// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/22/2019 17:08:22"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processor (
	DataIn,
	Reset,
	Clock,
	Dout,
	Daddress,
	W);
input 	[15:0] DataIn;
input 	Reset;
input 	Clock;
output 	[15:0] Dout;
output 	[15:0] Daddress;
output 	W;

// Design Ports Information
// Dout[0]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dout[1]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dout[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dout[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dout[4]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dout[5]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dout[6]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dout[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dout[8]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dout[9]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dout[10]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dout[11]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dout[12]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dout[13]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dout[14]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Dout[15]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Daddress[0]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Daddress[1]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Daddress[2]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Daddress[3]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Daddress[4]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Daddress[5]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Daddress[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Daddress[7]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Daddress[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Daddress[9]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Daddress[10]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Daddress[11]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Daddress[12]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Daddress[13]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Daddress[14]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Daddress[15]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// W	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataIn[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[3]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[4]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[5]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[6]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[7]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[8]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[9]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[10]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[11]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[12]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[13]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[14]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataIn[15]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reset	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("processor_v_fast.sdo");
// synopsys translate_on

wire \alu1|Add0~2_combout ;
wire \alu1|Add0~10_combout ;
wire \alu1|Add0~18_combout ;
wire \rf|PC|Q[12]~41_combout ;
wire \rf|Mux4~2_combout ;
wire \rf|Mux4~3_combout ;
wire \rf|Mux17~2_combout ;
wire \rf|Mux0~0_combout ;
wire \rf|Mux0~1_combout ;
wire \Equal0~2_combout ;
wire \Selector12~0_combout ;
wire \alu1|Mux14~0_combout ;
wire \alu1|Mux14~1_combout ;
wire \alu1|Mux10~0_combout ;
wire \alu1|Mux10~1_combout ;
wire \alu1|Mux6~0_combout ;
wire \alu1|Mux6~1_combout ;
wire \alu1|Mux2~0_combout ;
wire \alu1|Mux1~0_combout ;
wire \alu1|Mux0~0_combout ;
wire \WideOr1~0_combout ;
wire \Selector11~0_combout ;
wire \alu1|result~53_combout ;
wire \alu1|result~57_combout ;
wire \alu1|result~61_combout ;
wire \alu1|result~64_combout ;
wire \Selector26~3_combout ;
wire \rf|register2|Q[7]~feeder_combout ;
wire \rf|register4|Q[10]~feeder_combout ;
wire \Clock~combout ;
wire \Clock~clkctrl_outclk ;
wire \Reset~combout ;
wire \Step~11_combout ;
wire \Step.01~regout ;
wire \Step~10_combout ;
wire \Step.10~regout ;
wire \Step~8_combout ;
wire \Step.11~regout ;
wire \Step~9_combout ;
wire \Step.00~regout ;
wire \controlAlu[1]~0_combout ;
wire \controlAlu[1]~0clkctrl_outclk ;
wire \Selector12~1_combout ;
wire \Selector12~2_combout ;
wire \Selector15~0_combout ;
wire \Selector15~1_combout ;
wire \Mux11~0_combout ;
wire \Selector13~0_combout ;
wire \Selector13~0clkctrl_outclk ;
wire \rf|PC|Q[0]~16_combout ;
wire \Mux8~0_combout ;
wire \Selector33~0_combout ;
wire \Selector33~1_combout ;
wire \Selector33~2_combout ;
wire \writeEnableRegisterFile~combout ;
wire \rf|comb~3_combout ;
wire \Selector29~0_combout ;
wire \Selector29~1_combout ;
wire \Selector29~2_combout ;
wire \Selector26~6_combout ;
wire \incr_pc~combout ;
wire \rf|PC|Q[2]~18_combout ;
wire \rf|PC|Q[0]~17 ;
wire \rf|PC|Q[1]~19_combout ;
wire \Selector19~0_combout ;
wire \Selector19~0clkctrl_outclk ;
wire \Decoder0~0_combout ;
wire \Selector23~0_combout ;
wire \Selector18~0_combout ;
wire \rf|comb~6_combout ;
wire \rf|comb~5_combout ;
wire \rf|Mux14~2_combout ;
wire \rf|comb~7_combout ;
wire \Selector21~0_combout ;
wire \rf|Mux14~3_combout ;
wire \rf|register6|Q[1]~feeder_combout ;
wire \rf|comb~0_combout ;
wire \rf|comb~2_combout ;
wire \rf|Mux14~0_combout ;
wire \rf|Mux14~1_combout ;
wire \rf|Mux14~4_combout ;
wire \Mux8~1_combout ;
wire \Selector7~0_combout ;
wire \Selector6~0_combout ;
wire \Selector6~1_combout ;
wire \Selector12~3_combout ;
wire \rf|Mux30~2_combout ;
wire \rf|comb~4_combout ;
wire \rf|Mux30~3_combout ;
wire \rf|comb~1_combout ;
wire \rf|Mux30~0_combout ;
wire \rf|Mux30~1_combout ;
wire \rf|Mux30~4_combout ;
wire \mux1|Mux14~0_combout ;
wire \mux1|Mux14~1_combout ;
wire \rf|PC|Q[1]~20 ;
wire \rf|PC|Q[2]~21_combout ;
wire \rf|register4|Q[2]~feeder_combout ;
wire \rf|Mux13~2_combout ;
wire \rf|Mux13~3_combout ;
wire \rf|register6|Q[2]~feeder_combout ;
wire \rf|Mux13~0_combout ;
wire \rf|Mux13~1_combout ;
wire \alu1|result~54_combout ;
wire \rf|Mux13~4_combout ;
wire \rf|Mux15~2_combout ;
wire \rf|Mux15~3_combout ;
wire \rf|Mux15~0_combout ;
wire \rf|Mux15~1_combout ;
wire \rf|Mux15~4_combout ;
wire \alu1|Add0~1 ;
wire \alu1|Add0~3 ;
wire \alu1|Add0~4_combout ;
wire \alu1|Mux13~0_combout ;
wire \alu1|Mux13~1_combout ;
wire \Selector1~0_combout ;
wire \writeEnableRegALU~combout ;
wire \rf|Mux29~0_combout ;
wire \rf|Mux29~1_combout ;
wire \Selector14~0_combout ;
wire \Selector14~1_combout ;
wire \rf|Mux29~2_combout ;
wire \rf|Mux29~3_combout ;
wire \rf|Mux29~4_combout ;
wire \mux1|Mux13~0_combout ;
wire \mux1|Mux13~1_combout ;
wire \rf|PC|Q[2]~22 ;
wire \rf|PC|Q[3]~24 ;
wire \rf|PC|Q[4]~25_combout ;
wire \rf|register4|Q[4]~feeder_combout ;
wire \rf|register1|Q[4]~feeder_combout ;
wire \rf|Mux27~2_combout ;
wire \rf|Mux27~3_combout ;
wire \rf|Mux27~0_combout ;
wire \rf|Mux27~1_combout ;
wire \rf|Mux27~4_combout ;
wire \rf|Mux11~2_combout ;
wire \rf|Mux11~3_combout ;
wire \rf|Mux11~0_combout ;
wire \rf|Mux11~1_combout ;
wire \alu1|result~56_combout ;
wire \rf|Mux11~4_combout ;
wire \alu1|Add0~5 ;
wire \alu1|Add0~6_combout ;
wire \rf|PC|Q[3]~23_combout ;
wire \rf|Mux12~0_combout ;
wire \rf|Mux12~1_combout ;
wire \rf|register1|Q[3]~feeder_combout ;
wire \rf|Mux28~2_combout ;
wire \rf|Mux28~3_combout ;
wire \rf|register6|Q[3]~feeder_combout ;
wire \rf|Mux28~0_combout ;
wire \rf|Mux28~1_combout ;
wire \rf|Mux28~4_combout ;
wire \alu1|result~55_combout ;
wire \alu1|Mux12~0_combout ;
wire \alu1|Mux12~1_combout ;
wire \mux1|Mux12~0_combout ;
wire \mux1|Mux12~1_combout ;
wire \rf|Mux12~2_combout ;
wire \rf|Mux12~3_combout ;
wire \rf|Mux12~4_combout ;
wire \alu1|Add0~7 ;
wire \alu1|Add0~8_combout ;
wire \alu1|Mux11~0_combout ;
wire \alu1|Mux11~1_combout ;
wire \mux1|Mux11~0_combout ;
wire \mux1|Mux11~1_combout ;
wire \rf|PC|Q[4]~26 ;
wire \rf|PC|Q[5]~28 ;
wire \rf|PC|Q[6]~30 ;
wire \rf|PC|Q[7]~31_combout ;
wire \rf|register1|Q[7]~feeder_combout ;
wire \rf|Mux24~2_combout ;
wire \rf|Mux24~3_combout ;
wire \rf|Mux24~0_combout ;
wire \rf|Mux24~1_combout ;
wire \rf|Mux24~4_combout ;
wire \rf|Mux8~2_combout ;
wire \rf|Mux8~3_combout ;
wire \rf|register6|Q[7]~feeder_combout ;
wire \rf|Mux8~0_combout ;
wire \rf|Mux8~1_combout ;
wire \alu1|result~59_combout ;
wire \rf|Mux8~4_combout ;
wire \rf|PC|Q[6]~29_combout ;
wire \rf|Mux25~0_combout ;
wire \rf|Mux25~1_combout ;
wire \rf|register4|Q[6]~feeder_combout ;
wire \rf|register1|Q[6]~feeder_combout ;
wire \rf|Mux25~2_combout ;
wire \rf|Mux25~3_combout ;
wire \rf|Mux25~4_combout ;
wire \mux1|Mux9~0_combout ;
wire \mux1|Mux9~1_combout ;
wire \rf|Mux9~0_combout ;
wire \rf|Mux9~1_combout ;
wire \rf|register2|Q[6]~feeder_combout ;
wire \rf|Mux9~2_combout ;
wire \rf|Mux9~3_combout ;
wire \rf|Mux9~4_combout ;
wire \rf|register6|Q[5]~feeder_combout ;
wire \rf|PC|Q[5]~27_combout ;
wire \rf|Mux26~0_combout ;
wire \rf|Mux26~1_combout ;
wire \rf|Mux26~2_combout ;
wire \rf|Mux26~3_combout ;
wire \rf|Mux26~4_combout ;
wire \mux1|Mux10~0_combout ;
wire \mux1|Mux10~1_combout ;
wire \rf|Mux10~2_combout ;
wire \rf|Mux10~3_combout ;
wire \rf|Mux10~0_combout ;
wire \rf|Mux10~1_combout ;
wire \rf|Mux10~4_combout ;
wire \alu1|Add0~9 ;
wire \alu1|Add0~11 ;
wire \alu1|Add0~13 ;
wire \alu1|Add0~14_combout ;
wire \alu1|Mux8~0_combout ;
wire \alu1|Mux8~1_combout ;
wire \mux1|Mux8~0_combout ;
wire \mux1|Mux8~1_combout ;
wire \rf|PC|Q[7]~32 ;
wire \rf|PC|Q[8]~34 ;
wire \rf|PC|Q[9]~35_combout ;
wire \rf|register2|Q[9]~feeder_combout ;
wire \rf|Mux6~2_combout ;
wire \rf|Mux6~3_combout ;
wire \rf|Mux6~0_combout ;
wire \rf|Mux6~1_combout ;
wire \rf|Mux6~4_combout ;
wire \rf|Mux22~2_combout ;
wire \rf|Mux22~3_combout ;
wire \rf|register7|Q[9]~feeder_combout ;
wire \rf|Mux22~0_combout ;
wire \rf|Mux22~1_combout ;
wire \rf|Mux22~4_combout ;
wire \mux1|Mux6~0_combout ;
wire \mux1|Mux6~1_combout ;
wire \rf|PC|Q[9]~36 ;
wire \rf|PC|Q[10]~38 ;
wire \rf|PC|Q[11]~39_combout ;
wire \rf|Mux4~0_combout ;
wire \rf|Mux4~1_combout ;
wire \rf|Mux4~4_combout ;
wire \rf|Mux20~0_combout ;
wire \rf|Mux20~1_combout ;
wire \rf|Mux20~2_combout ;
wire \rf|Mux20~3_combout ;
wire \rf|Mux20~4_combout ;
wire \alu1|result~63_combout ;
wire \rf|PC|Q[10]~37_combout ;
wire \rf|register3|Q[10]~feeder_combout ;
wire \rf|Mux5~2_combout ;
wire \rf|Mux5~3_combout ;
wire \rf|Mux5~0_combout ;
wire \rf|Mux5~1_combout ;
wire \rf|Mux5~4_combout ;
wire \rf|Mux7~0_combout ;
wire \rf|Mux7~1_combout ;
wire \rf|register1|Q[8]~feeder_combout ;
wire \rf|Mux7~2_combout ;
wire \rf|Mux7~3_combout ;
wire \rf|Mux7~4_combout ;
wire \alu1|result~60_combout ;
wire \alu1|Add0~15 ;
wire \alu1|Add0~16_combout ;
wire \alu1|Mux7~0_combout ;
wire \alu1|Mux7~1_combout ;
wire \mux1|Mux7~0_combout ;
wire \mux1|Mux7~1_combout ;
wire \rf|Mux23~2_combout ;
wire \rf|Mux23~3_combout ;
wire \rf|PC|Q[8]~33_combout ;
wire \rf|Mux23~0_combout ;
wire \rf|Mux23~1_combout ;
wire \rf|Mux23~4_combout ;
wire \alu1|Add0~17 ;
wire \alu1|Add0~19 ;
wire \alu1|Add0~20_combout ;
wire \alu1|result~62_combout ;
wire \alu1|Mux5~0_combout ;
wire \alu1|Mux5~1_combout ;
wire \mux1|Mux5~0_combout ;
wire \mux1|Mux5~1_combout ;
wire \rf|Mux21~0_combout ;
wire \rf|Mux21~1_combout ;
wire \rf|Mux21~2_combout ;
wire \rf|Mux21~3_combout ;
wire \rf|Mux21~4_combout ;
wire \alu1|Add0~21 ;
wire \alu1|Add0~22_combout ;
wire \alu1|Mux4~0_combout ;
wire \alu1|Mux4~1_combout ;
wire \mux1|Mux4~0_combout ;
wire \mux1|Mux4~1_combout ;
wire \rf|PC|Q[11]~40 ;
wire \rf|PC|Q[12]~42 ;
wire \rf|PC|Q[13]~43_combout ;
wire \rf|Mux2~2_combout ;
wire \rf|Mux2~3_combout ;
wire \rf|Mux2~0_combout ;
wire \rf|Mux2~1_combout ;
wire \rf|Mux2~4_combout ;
wire \rf|Mux3~2_combout ;
wire \rf|Mux3~3_combout ;
wire \rf|Mux3~0_combout ;
wire \rf|Mux3~1_combout ;
wire \rf|Mux3~4_combout ;
wire \alu1|Add0~23 ;
wire \alu1|Add0~24_combout ;
wire \alu1|Mux3~0_combout ;
wire \alu1|Mux3~1_combout ;
wire \mux1|Mux3~0_combout ;
wire \mux1|Mux3~1_combout ;
wire \rf|register6|Q[12]~feeder_combout ;
wire \rf|Mux19~0_combout ;
wire \rf|Mux19~1_combout ;
wire \rf|Mux19~2_combout ;
wire \rf|Mux19~3_combout ;
wire \rf|Mux19~4_combout ;
wire \alu1|Add0~25 ;
wire \alu1|Add0~26_combout ;
wire \alu1|Mux2~1_combout ;
wire \rf|Mux18~2_combout ;
wire \rf|Mux18~3_combout ;
wire \rf|Mux18~0_combout ;
wire \rf|Mux18~1_combout ;
wire \rf|Mux18~4_combout ;
wire \mux1|Mux2~0_combout ;
wire \mux1|Mux2~1_combout ;
wire \rf|PC|Q[13]~44 ;
wire \rf|PC|Q[14]~45_combout ;
wire \rf|register3|Q[14]~feeder_combout ;
wire \rf|Mux1~2_combout ;
wire \rf|Mux1~3_combout ;
wire \rf|register6|Q[14]~feeder_combout ;
wire \rf|Mux1~0_combout ;
wire \rf|Mux1~1_combout ;
wire \rf|Mux1~4_combout ;
wire \mux1|Mux1~0_combout ;
wire \mux1|Mux1~1_combout ;
wire \rf|Mux17~0_combout ;
wire \rf|Mux17~1_combout ;
wire \rf|Mux17~3_combout ;
wire \rf|Mux17~4_combout ;
wire \alu1|Add0~27 ;
wire \alu1|Add0~28_combout ;
wire \alu1|Mux1~1_combout ;
wire \rf|PC|Q[14]~46 ;
wire \rf|PC|Q[15]~47_combout ;
wire \rf|Mux16~0_combout ;
wire \rf|Mux16~1_combout ;
wire \rf|Mux16~2_combout ;
wire \rf|Mux16~3_combout ;
wire \rf|Mux16~4_combout ;
wire \mux1|Mux0~0_combout ;
wire \mux1|Mux0~1_combout ;
wire \rf|Mux0~2_combout ;
wire \rf|Mux0~3_combout ;
wire \rf|Mux0~4_combout ;
wire \alu1|Add0~29 ;
wire \alu1|Add0~30_combout ;
wire \alu1|Mux0~1_combout ;
wire \Equal0~3_combout ;
wire \alu1|result~58_combout ;
wire \alu1|Add0~12_combout ;
wire \alu1|Mux9~0_combout ;
wire \alu1|Mux9~1_combout ;
wire \Equal0~1_combout ;
wire \alu1|Add0~0_combout ;
wire \rf|Mux31~2_combout ;
wire \rf|Mux31~3_combout ;
wire \rf|Mux31~0_combout ;
wire \rf|Mux31~1_combout ;
wire \rf|Mux31~4_combout ;
wire \alu1|result~52_combout ;
wire \alu1|Mux15~0_combout ;
wire \alu1|Mux15~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~4_combout ;
wire \Decoder0~1_combout ;
wire \Selector35~0_combout ;
wire \Selector35~1_combout ;
wire \writeEnableRegInstruction~combout ;
wire \Selector8~0_combout ;
wire \Selector8~1_combout ;
wire \Mux6~0_combout ;
wire \Selector9~0_combout ;
wire \Selector9~1_combout ;
wire \mux1|Mux15~0_combout ;
wire \mux1|Mux15~1_combout ;
wire \Selector3~0_combout ;
wire \writeEnableRegDout~combout ;
wire \RegDout|Q[2]~feeder_combout ;
wire \RegDout|Q[3]~feeder_combout ;
wire \RegDout|Q[4]~feeder_combout ;
wire \RegDout|Q[5]~feeder_combout ;
wire \RegDout|Q[6]~feeder_combout ;
wire \RegDout|Q[7]~feeder_combout ;
wire \RegDout|Q[8]~feeder_combout ;
wire \RegDout|Q[9]~feeder_combout ;
wire \RegDout|Q[10]~feeder_combout ;
wire \RegDout|Q[11]~feeder_combout ;
wire \RegDout|Q[12]~feeder_combout ;
wire \RegDout|Q[14]~feeder_combout ;
wire \RegDout|Q[15]~feeder_combout ;
wire \Selector10~0_combout ;
wire \writeEnableRegAddress~combout ;
wire \RegAddress|Q[1]~feeder_combout ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \W$latch~combout ;
wire [15:0] \RegAddress|Q ;
wire [15:0] \DataIn~combout ;
wire [15:0] \rf|PC|Q ;
wire [15:0] \rf|register7|Q ;
wire [15:0] \rf|register2|Q ;
wire [15:0] \rf|register3|Q ;
wire [15:0] \rf|register1|Q ;
wire [2:0] ReadAddressRF1;
wire [15:0] \RegInstruction|Q ;
wire [15:0] \rf|register6|Q ;
wire [15:0] \regALU|Q ;
wire [1:0] controlMux;
wire [15:0] \rf|register5|Q ;
wire [15:0] \RegDout|Q ;
wire [15:0] \rf|register4|Q ;
wire [1:0] controlAlu;
wire [2:0] ReadAddressRF2;


// Location: LCFF_X29_Y30_N25
cycloneii_lcell_ff \rf|PC|Q[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|PC|Q[12]~41_combout ),
	.sdata(\mux1|Mux3~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\rf|comb~3_combout ),
	.ena(\rf|PC|Q[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|PC|Q [12]));

// Location: LCCOMB_X31_Y28_N2
cycloneii_lcell_comb \alu1|Add0~2 (
// Equation(s):
// \alu1|Add0~2_combout  = (\rf|Mux14~4_combout  & ((\rf|Mux30~4_combout  & (\alu1|Add0~1  & VCC)) # (!\rf|Mux30~4_combout  & (!\alu1|Add0~1 )))) # (!\rf|Mux14~4_combout  & ((\rf|Mux30~4_combout  & (!\alu1|Add0~1 )) # (!\rf|Mux30~4_combout  & ((\alu1|Add0~1 
// ) # (GND)))))
// \alu1|Add0~3  = CARRY((\rf|Mux14~4_combout  & (!\rf|Mux30~4_combout  & !\alu1|Add0~1 )) # (!\rf|Mux14~4_combout  & ((!\alu1|Add0~1 ) # (!\rf|Mux30~4_combout ))))

	.dataa(\rf|Mux14~4_combout ),
	.datab(\rf|Mux30~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~1 ),
	.combout(\alu1|Add0~2_combout ),
	.cout(\alu1|Add0~3 ));
// synopsys translate_off
defparam \alu1|Add0~2 .lut_mask = 16'h9617;
defparam \alu1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N10
cycloneii_lcell_comb \alu1|Add0~10 (
// Equation(s):
// \alu1|Add0~10_combout  = (\rf|Mux26~4_combout  & ((\rf|Mux10~4_combout  & (\alu1|Add0~9  & VCC)) # (!\rf|Mux10~4_combout  & (!\alu1|Add0~9 )))) # (!\rf|Mux26~4_combout  & ((\rf|Mux10~4_combout  & (!\alu1|Add0~9 )) # (!\rf|Mux10~4_combout  & ((\alu1|Add0~9 
// ) # (GND)))))
// \alu1|Add0~11  = CARRY((\rf|Mux26~4_combout  & (!\rf|Mux10~4_combout  & !\alu1|Add0~9 )) # (!\rf|Mux26~4_combout  & ((!\alu1|Add0~9 ) # (!\rf|Mux10~4_combout ))))

	.dataa(\rf|Mux26~4_combout ),
	.datab(\rf|Mux10~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~9 ),
	.combout(\alu1|Add0~10_combout ),
	.cout(\alu1|Add0~11 ));
// synopsys translate_off
defparam \alu1|Add0~10 .lut_mask = 16'h9617;
defparam \alu1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N18
cycloneii_lcell_comb \alu1|Add0~18 (
// Equation(s):
// \alu1|Add0~18_combout  = (\rf|Mux6~4_combout  & ((\rf|Mux22~4_combout  & (\alu1|Add0~17  & VCC)) # (!\rf|Mux22~4_combout  & (!\alu1|Add0~17 )))) # (!\rf|Mux6~4_combout  & ((\rf|Mux22~4_combout  & (!\alu1|Add0~17 )) # (!\rf|Mux22~4_combout  & 
// ((\alu1|Add0~17 ) # (GND)))))
// \alu1|Add0~19  = CARRY((\rf|Mux6~4_combout  & (!\rf|Mux22~4_combout  & !\alu1|Add0~17 )) # (!\rf|Mux6~4_combout  & ((!\alu1|Add0~17 ) # (!\rf|Mux22~4_combout ))))

	.dataa(\rf|Mux6~4_combout ),
	.datab(\rf|Mux22~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~17 ),
	.combout(\alu1|Add0~18_combout ),
	.cout(\alu1|Add0~19 ));
// synopsys translate_off
defparam \alu1|Add0~18 .lut_mask = 16'h9617;
defparam \alu1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N24
cycloneii_lcell_comb \rf|PC|Q[12]~41 (
// Equation(s):
// \rf|PC|Q[12]~41_combout  = (\rf|PC|Q [12] & (\rf|PC|Q[11]~40  $ (GND))) # (!\rf|PC|Q [12] & (!\rf|PC|Q[11]~40  & VCC))
// \rf|PC|Q[12]~42  = CARRY((\rf|PC|Q [12] & !\rf|PC|Q[11]~40 ))

	.dataa(\rf|PC|Q [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\rf|PC|Q[11]~40 ),
	.combout(\rf|PC|Q[12]~41_combout ),
	.cout(\rf|PC|Q[12]~42 ));
// synopsys translate_off
defparam \rf|PC|Q[12]~41 .lut_mask = 16'hA50A;
defparam \rf|PC|Q[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y28_N13
cycloneii_lcell_ff \regALU|Q[1] (
	.clk(\Clock~combout ),
	.datain(\alu1|Mux14~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegALU~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regALU|Q [1]));

// Location: LCFF_X33_Y27_N17
cycloneii_lcell_ff \rf|register1|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux10~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register1|Q [5]));

// Location: LCFF_X32_Y29_N11
cycloneii_lcell_ff \regALU|Q[5] (
	.clk(\Clock~combout ),
	.datain(\alu1|Mux10~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegALU~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regALU|Q [5]));

// Location: LCFF_X34_Y27_N21
cycloneii_lcell_ff \rf|register2|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|register2|Q[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register2|Q [7]));

// Location: LCFF_X35_Y28_N15
cycloneii_lcell_ff \regALU|Q[9] (
	.clk(\Clock~combout ),
	.datain(\alu1|Mux6~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegALU~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regALU|Q [9]));

// Location: LCFF_X31_Y30_N11
cycloneii_lcell_ff \rf|register4|Q[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|register4|Q[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register4|Q [10]));

// Location: LCCOMB_X30_Y30_N2
cycloneii_lcell_comb \rf|Mux4~2 (
// Equation(s):
// \rf|Mux4~2_combout  = (ReadAddressRF1[0] & ((\rf|register2|Q [11]) # ((ReadAddressRF1[1])))) # (!ReadAddressRF1[0] & (((\rf|register1|Q [11] & !ReadAddressRF1[1]))))

	.dataa(\rf|register2|Q [11]),
	.datab(ReadAddressRF1[0]),
	.datac(\rf|register1|Q [11]),
	.datad(ReadAddressRF1[1]),
	.cin(gnd),
	.combout(\rf|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux4~2 .lut_mask = 16'hCCB8;
defparam \rf|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N0
cycloneii_lcell_comb \rf|Mux4~3 (
// Equation(s):
// \rf|Mux4~3_combout  = (ReadAddressRF1[1] & ((\rf|Mux4~2_combout  & (\rf|register4|Q [11])) # (!\rf|Mux4~2_combout  & ((\rf|register3|Q [11]))))) # (!ReadAddressRF1[1] & (((\rf|Mux4~2_combout ))))

	.dataa(ReadAddressRF1[1]),
	.datab(\rf|register4|Q [11]),
	.datac(\rf|register3|Q [11]),
	.datad(\rf|Mux4~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux4~3 .lut_mask = 16'hDDA0;
defparam \rf|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y27_N11
cycloneii_lcell_ff \rf|register7|Q[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux2~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register7|Q [13]));

// Location: LCFF_X30_Y30_N1
cycloneii_lcell_ff \rf|register1|Q[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux1~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register1|Q [14]));

// Location: LCCOMB_X30_Y30_N0
cycloneii_lcell_comb \rf|Mux17~2 (
// Equation(s):
// \rf|Mux17~2_combout  = (ReadAddressRF2[0] & ((ReadAddressRF2[1]) # ((\rf|register2|Q [14])))) # (!ReadAddressRF2[0] & (!ReadAddressRF2[1] & (\rf|register1|Q [14])))

	.dataa(ReadAddressRF2[0]),
	.datab(ReadAddressRF2[1]),
	.datac(\rf|register1|Q [14]),
	.datad(\rf|register2|Q [14]),
	.cin(gnd),
	.combout(\rf|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux17~2 .lut_mask = 16'hBA98;
defparam \rf|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N8
cycloneii_lcell_comb \rf|Mux0~0 (
// Equation(s):
// \rf|Mux0~0_combout  = (ReadAddressRF1[1] & ((\rf|register7|Q [15]) # ((ReadAddressRF1[0])))) # (!ReadAddressRF1[1] & (((\rf|register5|Q [15] & !ReadAddressRF1[0]))))

	.dataa(\rf|register7|Q [15]),
	.datab(\rf|register5|Q [15]),
	.datac(ReadAddressRF1[1]),
	.datad(ReadAddressRF1[0]),
	.cin(gnd),
	.combout(\rf|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux0~0 .lut_mask = 16'hF0AC;
defparam \rf|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N6
cycloneii_lcell_comb \rf|Mux0~1 (
// Equation(s):
// \rf|Mux0~1_combout  = (\rf|Mux0~0_combout  & ((\rf|PC|Q [15]) # ((!ReadAddressRF1[0])))) # (!\rf|Mux0~0_combout  & (((\rf|register6|Q [15] & ReadAddressRF1[0]))))

	.dataa(\rf|PC|Q [15]),
	.datab(\rf|register6|Q [15]),
	.datac(\rf|Mux0~0_combout ),
	.datad(ReadAddressRF1[0]),
	.cin(gnd),
	.combout(\rf|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux0~1 .lut_mask = 16'hACF0;
defparam \rf|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N18
cycloneii_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!\regALU|Q [11] & (!\regALU|Q [9] & (!\regALU|Q [10] & !\regALU|Q [8])))

	.dataa(\regALU|Q [11]),
	.datab(\regALU|Q [9]),
	.datac(\regALU|Q [10]),
	.datad(\regALU|Q [8]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y30_N17
cycloneii_lcell_ff \RegInstruction|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DataIn~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\writeEnableRegInstruction~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegInstruction|Q [6]));

// Location: LCFF_X34_Y29_N11
cycloneii_lcell_ff \RegInstruction|Q[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DataIn~combout [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\writeEnableRegInstruction~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegInstruction|Q [8]));

// Location: LCCOMB_X33_Y30_N16
cycloneii_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\RegInstruction|Q [6]) # (\RegInstruction|Q [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\RegInstruction|Q [6]),
	.datad(\RegInstruction|Q [13]),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hFFF0;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N6
cycloneii_lcell_comb \alu1|Mux14~0 (
// Equation(s):
// \alu1|Mux14~0_combout  = (controlAlu[0] & (((controlAlu[1])))) # (!controlAlu[0] & ((controlAlu[1] & (\alu1|result~53_combout )) # (!controlAlu[1] & ((\alu1|Add0~2_combout )))))

	.dataa(controlAlu[0]),
	.datab(\alu1|result~53_combout ),
	.datac(controlAlu[1]),
	.datad(\alu1|Add0~2_combout ),
	.cin(gnd),
	.combout(\alu1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux14~0 .lut_mask = 16'hE5E0;
defparam \alu1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N12
cycloneii_lcell_comb \alu1|Mux14~1 (
// Equation(s):
// \alu1|Mux14~1_combout  = (\rf|Mux14~4_combout  & ((controlAlu[0] $ (\alu1|Mux14~0_combout )))) # (!\rf|Mux14~4_combout  & ((\alu1|Mux14~0_combout ) # ((\rf|Mux30~4_combout  & controlAlu[0]))))

	.dataa(\rf|Mux14~4_combout ),
	.datab(\rf|Mux30~4_combout ),
	.datac(controlAlu[0]),
	.datad(\alu1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux14~1 .lut_mask = 16'h5FE0;
defparam \alu1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N0
cycloneii_lcell_comb \alu1|Mux10~0 (
// Equation(s):
// \alu1|Mux10~0_combout  = (controlAlu[0] & (controlAlu[1])) # (!controlAlu[0] & ((controlAlu[1] & (\alu1|result~57_combout )) # (!controlAlu[1] & ((\alu1|Add0~10_combout )))))

	.dataa(controlAlu[0]),
	.datab(controlAlu[1]),
	.datac(\alu1|result~57_combout ),
	.datad(\alu1|Add0~10_combout ),
	.cin(gnd),
	.combout(\alu1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux10~0 .lut_mask = 16'hD9C8;
defparam \alu1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N10
cycloneii_lcell_comb \alu1|Mux10~1 (
// Equation(s):
// \alu1|Mux10~1_combout  = (controlAlu[0] & ((\rf|Mux10~4_combout  & ((!\alu1|Mux10~0_combout ))) # (!\rf|Mux10~4_combout  & ((\rf|Mux26~4_combout ) # (\alu1|Mux10~0_combout ))))) # (!controlAlu[0] & (((\alu1|Mux10~0_combout ))))

	.dataa(controlAlu[0]),
	.datab(\rf|Mux26~4_combout ),
	.datac(\rf|Mux10~4_combout ),
	.datad(\alu1|Mux10~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux10~1 .lut_mask = 16'h5FA8;
defparam \alu1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N28
cycloneii_lcell_comb \alu1|Mux6~0 (
// Equation(s):
// \alu1|Mux6~0_combout  = (controlAlu[0] & (controlAlu[1])) # (!controlAlu[0] & ((controlAlu[1] & (\alu1|result~61_combout )) # (!controlAlu[1] & ((\alu1|Add0~18_combout )))))

	.dataa(controlAlu[0]),
	.datab(controlAlu[1]),
	.datac(\alu1|result~61_combout ),
	.datad(\alu1|Add0~18_combout ),
	.cin(gnd),
	.combout(\alu1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux6~0 .lut_mask = 16'hD9C8;
defparam \alu1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N14
cycloneii_lcell_comb \alu1|Mux6~1 (
// Equation(s):
// \alu1|Mux6~1_combout  = (\rf|Mux6~4_combout  & ((controlAlu[0] $ (\alu1|Mux6~0_combout )))) # (!\rf|Mux6~4_combout  & ((\alu1|Mux6~0_combout ) # ((\rf|Mux22~4_combout  & controlAlu[0]))))

	.dataa(\rf|Mux6~4_combout ),
	.datab(\rf|Mux22~4_combout ),
	.datac(controlAlu[0]),
	.datad(\alu1|Mux6~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux6~1 .lut_mask = 16'h5FE0;
defparam \alu1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N2
cycloneii_lcell_comb \alu1|Mux2~0 (
// Equation(s):
// \alu1|Mux2~0_combout  = (\rf|Mux18~4_combout  & ((\rf|Mux2~4_combout  $ (controlAlu[0])) # (!controlAlu[1]))) # (!\rf|Mux18~4_combout  & (controlAlu[1] $ (((\rf|Mux2~4_combout ) # (!controlAlu[0])))))

	.dataa(controlAlu[1]),
	.datab(\rf|Mux2~4_combout ),
	.datac(\rf|Mux18~4_combout ),
	.datad(controlAlu[0]),
	.cin(gnd),
	.combout(\alu1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux2~0 .lut_mask = 16'h76D5;
defparam \alu1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N6
cycloneii_lcell_comb \alu1|Mux1~0 (
// Equation(s):
// \alu1|Mux1~0_combout  = (\rf|Mux17~4_combout  & ((controlAlu[0] $ (\rf|Mux1~4_combout )) # (!controlAlu[1]))) # (!\rf|Mux17~4_combout  & (controlAlu[1] $ (((\rf|Mux1~4_combout ) # (!controlAlu[0])))))

	.dataa(controlAlu[0]),
	.datab(controlAlu[1]),
	.datac(\rf|Mux17~4_combout ),
	.datad(\rf|Mux1~4_combout ),
	.cin(gnd),
	.combout(\alu1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux1~0 .lut_mask = 16'h73B9;
defparam \alu1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N10
cycloneii_lcell_comb \alu1|Mux0~0 (
// Equation(s):
// \alu1|Mux0~0_combout  = (\rf|Mux16~4_combout  & ((\rf|Mux0~4_combout  $ (controlAlu[0])) # (!controlAlu[1]))) # (!\rf|Mux16~4_combout  & (controlAlu[1] $ (((\rf|Mux0~4_combout ) # (!controlAlu[0])))))

	.dataa(\rf|Mux0~4_combout ),
	.datab(controlAlu[1]),
	.datac(controlAlu[0]),
	.datad(\rf|Mux16~4_combout ),
	.cin(gnd),
	.combout(\alu1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux0~0 .lut_mask = 16'h7B63;
defparam \alu1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N28
cycloneii_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (\RegInstruction|Q [15] & (\RegInstruction|Q [14] & ((\RegInstruction|Q [12]) # (!\RegInstruction|Q [13]))))

	.dataa(\RegInstruction|Q [15]),
	.datab(\RegInstruction|Q [12]),
	.datac(\RegInstruction|Q [14]),
	.datad(\RegInstruction|Q [13]),
	.cin(gnd),
	.combout(\WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = 16'h80A0;
defparam \WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N30
cycloneii_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (!\WideOr1~0_combout  & ((\Step.10~regout ) # (\Step.01~regout )))

	.dataa(\Step.10~regout ),
	.datab(\Step.01~regout ),
	.datac(vcc),
	.datad(\WideOr1~0_combout ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'h00EE;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N16
cycloneii_lcell_comb \alu1|result~53 (
// Equation(s):
// \alu1|result~53_combout  = (\rf|Mux30~4_combout  & ((ReadAddressRF1[2] & ((\rf|Mux14~1_combout ))) # (!ReadAddressRF1[2] & (\rf|Mux14~3_combout ))))

	.dataa(\rf|Mux14~3_combout ),
	.datab(ReadAddressRF1[2]),
	.datac(\rf|Mux30~4_combout ),
	.datad(\rf|Mux14~1_combout ),
	.cin(gnd),
	.combout(\alu1|result~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|result~53 .lut_mask = 16'hE020;
defparam \alu1|result~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N0
cycloneii_lcell_comb \alu1|result~57 (
// Equation(s):
// \alu1|result~57_combout  = (\rf|Mux26~4_combout  & ((ReadAddressRF1[2] & ((\rf|Mux10~1_combout ))) # (!ReadAddressRF1[2] & (\rf|Mux10~3_combout ))))

	.dataa(\rf|Mux10~3_combout ),
	.datab(ReadAddressRF1[2]),
	.datac(\rf|Mux26~4_combout ),
	.datad(\rf|Mux10~1_combout ),
	.cin(gnd),
	.combout(\alu1|result~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|result~57 .lut_mask = 16'hE020;
defparam \alu1|result~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N26
cycloneii_lcell_comb \alu1|result~61 (
// Equation(s):
// \alu1|result~61_combout  = (\rf|Mux22~4_combout  & ((ReadAddressRF1[2] & (\rf|Mux6~1_combout )) # (!ReadAddressRF1[2] & ((\rf|Mux6~3_combout )))))

	.dataa(\rf|Mux6~1_combout ),
	.datab(\rf|Mux6~3_combout ),
	.datac(ReadAddressRF1[2]),
	.datad(\rf|Mux22~4_combout ),
	.cin(gnd),
	.combout(\alu1|result~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|result~61 .lut_mask = 16'hAC00;
defparam \alu1|result~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N20
cycloneii_lcell_comb \alu1|result~64 (
// Equation(s):
// \alu1|result~64_combout  = (\rf|Mux19~4_combout ) # ((ReadAddressRF1[2] & (\rf|Mux3~1_combout )) # (!ReadAddressRF1[2] & ((\rf|Mux3~3_combout ))))

	.dataa(\rf|Mux3~1_combout ),
	.datab(\rf|Mux3~3_combout ),
	.datac(ReadAddressRF1[2]),
	.datad(\rf|Mux19~4_combout ),
	.cin(gnd),
	.combout(\alu1|result~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|result~64 .lut_mask = 16'hFFAC;
defparam \alu1|result~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N20
cycloneii_lcell_comb \Selector26~3 (
// Equation(s):
// \Selector26~3_combout  = \RegInstruction|Q [14] $ (((\RegInstruction|Q [15] & ((!\RegInstruction|Q [12]) # (!\RegInstruction|Q [13])))))

	.dataa(\RegInstruction|Q [15]),
	.datab(\RegInstruction|Q [13]),
	.datac(\RegInstruction|Q [12]),
	.datad(\RegInstruction|Q [14]),
	.cin(gnd),
	.combout(\Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~3 .lut_mask = 16'hD52A;
defparam \Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[0]));
// synopsys translate_off
defparam \DataIn[0]~I .input_async_reset = "none";
defparam \DataIn[0]~I .input_power_up = "low";
defparam \DataIn[0]~I .input_register_mode = "none";
defparam \DataIn[0]~I .input_sync_reset = "none";
defparam \DataIn[0]~I .oe_async_reset = "none";
defparam \DataIn[0]~I .oe_power_up = "low";
defparam \DataIn[0]~I .oe_register_mode = "none";
defparam \DataIn[0]~I .oe_sync_reset = "none";
defparam \DataIn[0]~I .operation_mode = "input";
defparam \DataIn[0]~I .output_async_reset = "none";
defparam \DataIn[0]~I .output_power_up = "low";
defparam \DataIn[0]~I .output_register_mode = "none";
defparam \DataIn[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[2]));
// synopsys translate_off
defparam \DataIn[2]~I .input_async_reset = "none";
defparam \DataIn[2]~I .input_power_up = "low";
defparam \DataIn[2]~I .input_register_mode = "none";
defparam \DataIn[2]~I .input_sync_reset = "none";
defparam \DataIn[2]~I .oe_async_reset = "none";
defparam \DataIn[2]~I .oe_power_up = "low";
defparam \DataIn[2]~I .oe_register_mode = "none";
defparam \DataIn[2]~I .oe_sync_reset = "none";
defparam \DataIn[2]~I .operation_mode = "input";
defparam \DataIn[2]~I .output_async_reset = "none";
defparam \DataIn[2]~I .output_power_up = "low";
defparam \DataIn[2]~I .output_register_mode = "none";
defparam \DataIn[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N20
cycloneii_lcell_comb \rf|register2|Q[7]~feeder (
// Equation(s):
// \rf|register2|Q[7]~feeder_combout  = \mux1|Mux8~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\rf|register2|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|register2|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \rf|register2|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N10
cycloneii_lcell_comb \rf|register4|Q[10]~feeder (
// Equation(s):
// \rf|register4|Q[10]~feeder_combout  = \mux1|Mux5~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\rf|register4|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|register4|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \rf|register4|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clock));
// synopsys translate_off
defparam \Clock~I .input_async_reset = "none";
defparam \Clock~I .input_power_up = "low";
defparam \Clock~I .input_register_mode = "none";
defparam \Clock~I .input_sync_reset = "none";
defparam \Clock~I .oe_async_reset = "none";
defparam \Clock~I .oe_power_up = "low";
defparam \Clock~I .oe_register_mode = "none";
defparam \Clock~I .oe_sync_reset = "none";
defparam \Clock~I .operation_mode = "input";
defparam \Clock~I .output_async_reset = "none";
defparam \Clock~I .output_power_up = "low";
defparam \Clock~I .output_register_mode = "none";
defparam \Clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \Clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~clkctrl_outclk ));
// synopsys translate_off
defparam \Clock~clkctrl .clock_type = "global clock";
defparam \Clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reset));
// synopsys translate_off
defparam \Reset~I .input_async_reset = "none";
defparam \Reset~I .input_power_up = "low";
defparam \Reset~I .input_register_mode = "none";
defparam \Reset~I .input_sync_reset = "none";
defparam \Reset~I .oe_async_reset = "none";
defparam \Reset~I .oe_power_up = "low";
defparam \Reset~I .oe_register_mode = "none";
defparam \Reset~I .oe_sync_reset = "none";
defparam \Reset~I .operation_mode = "input";
defparam \Reset~I .output_async_reset = "none";
defparam \Reset~I .output_power_up = "low";
defparam \Reset~I .output_register_mode = "none";
defparam \Reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N16
cycloneii_lcell_comb \Step~11 (
// Equation(s):
// \Step~11_combout  = (!\Reset~combout  & !\Step.00~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Reset~combout ),
	.datad(\Step.00~regout ),
	.cin(gnd),
	.combout(\Step~11_combout ),
	.cout());
// synopsys translate_off
defparam \Step~11 .lut_mask = 16'h000F;
defparam \Step~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y29_N17
cycloneii_lcell_ff \Step.01 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Step~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Step.01~regout ));

// Location: LCCOMB_X35_Y28_N0
cycloneii_lcell_comb \Step~10 (
// Equation(s):
// \Step~10_combout  = (\Step.01~regout  & !\Reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Step.01~regout ),
	.datad(\Reset~combout ),
	.cin(gnd),
	.combout(\Step~10_combout ),
	.cout());
// synopsys translate_off
defparam \Step~10 .lut_mask = 16'h00F0;
defparam \Step~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y28_N1
cycloneii_lcell_ff \Step.10 (
	.clk(\Clock~combout ),
	.datain(\Step~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Step.10~regout ));

// Location: LCCOMB_X36_Y29_N12
cycloneii_lcell_comb \Step~8 (
// Equation(s):
// \Step~8_combout  = (!\Reset~combout  & \Step.10~regout )

	.dataa(vcc),
	.datab(\Reset~combout ),
	.datac(vcc),
	.datad(\Step.10~regout ),
	.cin(gnd),
	.combout(\Step~8_combout ),
	.cout());
// synopsys translate_off
defparam \Step~8 .lut_mask = 16'h3300;
defparam \Step~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y29_N13
cycloneii_lcell_ff \Step.11 (
	.clk(\Clock~combout ),
	.datain(\Step~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Step.11~regout ));

// Location: LCCOMB_X35_Y29_N2
cycloneii_lcell_comb \Step~9 (
// Equation(s):
// \Step~9_combout  = (!\Reset~combout  & !\Step.11~regout )

	.dataa(\Reset~combout ),
	.datab(vcc),
	.datac(\Step.11~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Step~9_combout ),
	.cout());
// synopsys translate_off
defparam \Step~9 .lut_mask = 16'h0505;
defparam \Step~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y29_N3
cycloneii_lcell_ff \Step.00 (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\Step~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Step.00~regout ));

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[14]));
// synopsys translate_off
defparam \DataIn[14]~I .input_async_reset = "none";
defparam \DataIn[14]~I .input_power_up = "low";
defparam \DataIn[14]~I .input_register_mode = "none";
defparam \DataIn[14]~I .input_sync_reset = "none";
defparam \DataIn[14]~I .oe_async_reset = "none";
defparam \DataIn[14]~I .oe_power_up = "low";
defparam \DataIn[14]~I .oe_register_mode = "none";
defparam \DataIn[14]~I .oe_sync_reset = "none";
defparam \DataIn[14]~I .operation_mode = "input";
defparam \DataIn[14]~I .output_async_reset = "none";
defparam \DataIn[14]~I .output_power_up = "low";
defparam \DataIn[14]~I .output_register_mode = "none";
defparam \DataIn[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[15]));
// synopsys translate_off
defparam \DataIn[15]~I .input_async_reset = "none";
defparam \DataIn[15]~I .input_power_up = "low";
defparam \DataIn[15]~I .input_register_mode = "none";
defparam \DataIn[15]~I .input_sync_reset = "none";
defparam \DataIn[15]~I .oe_async_reset = "none";
defparam \DataIn[15]~I .oe_power_up = "low";
defparam \DataIn[15]~I .oe_register_mode = "none";
defparam \DataIn[15]~I .oe_sync_reset = "none";
defparam \DataIn[15]~I .operation_mode = "input";
defparam \DataIn[15]~I .output_async_reset = "none";
defparam \DataIn[15]~I .output_power_up = "low";
defparam \DataIn[15]~I .output_register_mode = "none";
defparam \DataIn[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y29_N27
cycloneii_lcell_ff \RegInstruction|Q[15] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\DataIn~combout [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\writeEnableRegInstruction~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegInstruction|Q [15]));

// Location: LCCOMB_X34_Y29_N24
cycloneii_lcell_comb \controlAlu[1]~0 (
// Equation(s):
// \controlAlu[1]~0_combout  = (!\RegInstruction|Q [14] & (\Step.01~regout  & !\RegInstruction|Q [15]))

	.dataa(\RegInstruction|Q [14]),
	.datab(vcc),
	.datac(\Step.01~regout ),
	.datad(\RegInstruction|Q [15]),
	.cin(gnd),
	.combout(\controlAlu[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlAlu[1]~0 .lut_mask = 16'h0050;
defparam \controlAlu[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneii_clkctrl \controlAlu[1]~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\controlAlu[1]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\controlAlu[1]~0clkctrl_outclk ));
// synopsys translate_off
defparam \controlAlu[1]~0clkctrl .clock_type = "global clock";
defparam \controlAlu[1]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N14
cycloneii_lcell_comb \controlAlu[0] (
// Equation(s):
// controlAlu[0] = (GLOBAL(\controlAlu[1]~0clkctrl_outclk ) & (\RegInstruction|Q [12])) # (!GLOBAL(\controlAlu[1]~0clkctrl_outclk ) & ((controlAlu[0])))

	.dataa(\RegInstruction|Q [12]),
	.datab(vcc),
	.datac(controlAlu[0]),
	.datad(\controlAlu[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(controlAlu[0]),
	.cout());
// synopsys translate_off
defparam \controlAlu[0] .lut_mask = 16'hAAF0;
defparam \controlAlu[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[12]));
// synopsys translate_off
defparam \DataIn[12]~I .input_async_reset = "none";
defparam \DataIn[12]~I .input_power_up = "low";
defparam \DataIn[12]~I .input_register_mode = "none";
defparam \DataIn[12]~I .input_sync_reset = "none";
defparam \DataIn[12]~I .oe_async_reset = "none";
defparam \DataIn[12]~I .oe_power_up = "low";
defparam \DataIn[12]~I .oe_register_mode = "none";
defparam \DataIn[12]~I .oe_sync_reset = "none";
defparam \DataIn[12]~I .operation_mode = "input";
defparam \DataIn[12]~I .output_async_reset = "none";
defparam \DataIn[12]~I .output_power_up = "low";
defparam \DataIn[12]~I .output_register_mode = "none";
defparam \DataIn[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y29_N31
cycloneii_lcell_ff \RegInstruction|Q[12] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\DataIn~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\writeEnableRegInstruction~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegInstruction|Q [12]));

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[13]));
// synopsys translate_off
defparam \DataIn[13]~I .input_async_reset = "none";
defparam \DataIn[13]~I .input_power_up = "low";
defparam \DataIn[13]~I .input_register_mode = "none";
defparam \DataIn[13]~I .input_sync_reset = "none";
defparam \DataIn[13]~I .oe_async_reset = "none";
defparam \DataIn[13]~I .oe_power_up = "low";
defparam \DataIn[13]~I .oe_register_mode = "none";
defparam \DataIn[13]~I .oe_sync_reset = "none";
defparam \DataIn[13]~I .operation_mode = "input";
defparam \DataIn[13]~I .output_async_reset = "none";
defparam \DataIn[13]~I .output_power_up = "low";
defparam \DataIn[13]~I .output_register_mode = "none";
defparam \DataIn[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y29_N17
cycloneii_lcell_ff \RegInstruction|Q[13] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\DataIn~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\writeEnableRegInstruction~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegInstruction|Q [13]));

// Location: LCCOMB_X34_Y29_N16
cycloneii_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = (\RegInstruction|Q [15] & ((\RegInstruction|Q [12] & (\RegInstruction|Q [14] & \RegInstruction|Q [13])) # (!\RegInstruction|Q [12] & ((!\RegInstruction|Q [13])))))

	.dataa(\RegInstruction|Q [14]),
	.datab(\RegInstruction|Q [12]),
	.datac(\RegInstruction|Q [13]),
	.datad(\RegInstruction|Q [15]),
	.cin(gnd),
	.combout(\Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~1 .lut_mask = 16'h8300;
defparam \Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N14
cycloneii_lcell_comb \Selector12~2 (
// Equation(s):
// \Selector12~2_combout  = (\Step.01~regout  & \Selector12~1_combout )

	.dataa(vcc),
	.datab(\Step.01~regout ),
	.datac(vcc),
	.datad(\Selector12~1_combout ),
	.cin(gnd),
	.combout(\Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~2 .lut_mask = 16'hCC00;
defparam \Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[5]));
// synopsys translate_off
defparam \DataIn[5]~I .input_async_reset = "none";
defparam \DataIn[5]~I .input_power_up = "low";
defparam \DataIn[5]~I .input_register_mode = "none";
defparam \DataIn[5]~I .input_sync_reset = "none";
defparam \DataIn[5]~I .oe_async_reset = "none";
defparam \DataIn[5]~I .oe_power_up = "low";
defparam \DataIn[5]~I .oe_register_mode = "none";
defparam \DataIn[5]~I .oe_sync_reset = "none";
defparam \DataIn[5]~I .operation_mode = "input";
defparam \DataIn[5]~I .output_async_reset = "none";
defparam \DataIn[5]~I .output_power_up = "low";
defparam \DataIn[5]~I .output_register_mode = "none";
defparam \DataIn[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X33_Y30_N29
cycloneii_lcell_ff \RegInstruction|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DataIn~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\writeEnableRegInstruction~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegInstruction|Q [5]));

// Location: LCCOMB_X33_Y30_N22
cycloneii_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\RegInstruction|Q [8]) # (\RegInstruction|Q [13])

	.dataa(\RegInstruction|Q [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(\RegInstruction|Q [13]),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hFFAA;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N28
cycloneii_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = (\Step.11~regout ) # ((\Selector12~2_combout  & ((\Selector15~0_combout ))) # (!\Selector12~2_combout  & (\RegInstruction|Q [5])))

	.dataa(\Step.11~regout ),
	.datab(\Selector12~2_combout ),
	.datac(\RegInstruction|Q [5]),
	.datad(\Selector15~0_combout ),
	.cin(gnd),
	.combout(\Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~1 .lut_mask = 16'hFEBA;
defparam \Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N30
cycloneii_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\RegInstruction|Q [15] & (!\RegInstruction|Q [14] & ((!\RegInstruction|Q [13]) # (!\RegInstruction|Q [12])))) # (!\RegInstruction|Q [15] & (((\RegInstruction|Q [14]))))

	.dataa(\RegInstruction|Q [12]),
	.datab(\RegInstruction|Q [15]),
	.datac(\RegInstruction|Q [13]),
	.datad(\RegInstruction|Q [14]),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'h334C;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N24
cycloneii_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (!\Step.10~regout  & ((!\Step.01~regout ) # (!\Mux11~0_combout )))

	.dataa(vcc),
	.datab(\Mux11~0_combout ),
	.datac(\Step.01~regout ),
	.datad(\Step.10~regout ),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'h003F;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \Selector13~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Selector13~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Selector13~0clkctrl_outclk ));
// synopsys translate_off
defparam \Selector13~0clkctrl .clock_type = "global clock";
defparam \Selector13~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N24
cycloneii_lcell_comb \ReadAddressRF2[2] (
// Equation(s):
// ReadAddressRF2[2] = (GLOBAL(\Selector13~0clkctrl_outclk ) & (\Selector15~1_combout )) # (!GLOBAL(\Selector13~0clkctrl_outclk ) & ((ReadAddressRF2[2])))

	.dataa(vcc),
	.datab(\Selector15~1_combout ),
	.datac(ReadAddressRF2[2]),
	.datad(\Selector13~0clkctrl_outclk ),
	.cin(gnd),
	.combout(ReadAddressRF2[2]),
	.cout());
// synopsys translate_off
defparam \ReadAddressRF2[2] .lut_mask = 16'hCCF0;
defparam \ReadAddressRF2[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N0
cycloneii_lcell_comb \rf|PC|Q[0]~16 (
// Equation(s):
// \rf|PC|Q[0]~16_combout  = \rf|PC|Q [0] $ (VCC)
// \rf|PC|Q[0]~17  = CARRY(\rf|PC|Q [0])

	.dataa(vcc),
	.datab(\rf|PC|Q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\rf|PC|Q[0]~16_combout ),
	.cout(\rf|PC|Q[0]~17 ));
// synopsys translate_off
defparam \rf|PC|Q[0]~16 .lut_mask = 16'h33CC;
defparam \rf|PC|Q[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[9]));
// synopsys translate_off
defparam \DataIn[9]~I .input_async_reset = "none";
defparam \DataIn[9]~I .input_power_up = "low";
defparam \DataIn[9]~I .input_register_mode = "none";
defparam \DataIn[9]~I .input_sync_reset = "none";
defparam \DataIn[9]~I .oe_async_reset = "none";
defparam \DataIn[9]~I .oe_power_up = "low";
defparam \DataIn[9]~I .oe_register_mode = "none";
defparam \DataIn[9]~I .oe_sync_reset = "none";
defparam \DataIn[9]~I .operation_mode = "input";
defparam \DataIn[9]~I .output_async_reset = "none";
defparam \DataIn[9]~I .output_power_up = "low";
defparam \DataIn[9]~I .output_register_mode = "none";
defparam \DataIn[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y29_N23
cycloneii_lcell_ff \RegInstruction|Q[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DataIn~combout [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\writeEnableRegInstruction~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegInstruction|Q [9]));

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[11]));
// synopsys translate_off
defparam \DataIn[11]~I .input_async_reset = "none";
defparam \DataIn[11]~I .input_power_up = "low";
defparam \DataIn[11]~I .input_register_mode = "none";
defparam \DataIn[11]~I .input_sync_reset = "none";
defparam \DataIn[11]~I .oe_async_reset = "none";
defparam \DataIn[11]~I .oe_power_up = "low";
defparam \DataIn[11]~I .oe_register_mode = "none";
defparam \DataIn[11]~I .oe_sync_reset = "none";
defparam \DataIn[11]~I .operation_mode = "input";
defparam \DataIn[11]~I .output_async_reset = "none";
defparam \DataIn[11]~I .output_power_up = "low";
defparam \DataIn[11]~I .output_register_mode = "none";
defparam \DataIn[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y29_N3
cycloneii_lcell_ff \RegInstruction|Q[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DataIn~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\writeEnableRegInstruction~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegInstruction|Q [11]));

// Location: LCCOMB_X36_Y29_N4
cycloneii_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\RegInstruction|Q [15] & ((\RegInstruction|Q [14]) # ((\RegInstruction|Q [13] & !\Equal0~4_combout )))) # (!\RegInstruction|Q [15] & (((!\RegInstruction|Q [14]))))

	.dataa(\RegInstruction|Q [13]),
	.datab(\RegInstruction|Q [15]),
	.datac(\Equal0~4_combout ),
	.datad(\RegInstruction|Q [14]),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hCC3B;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N8
cycloneii_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (!\RegInstruction|Q [12] & ((\RegInstruction|Q [15] & (\RegInstruction|Q [14] & \RegInstruction|Q [13])) # (!\RegInstruction|Q [15] & (!\RegInstruction|Q [14]))))

	.dataa(\RegInstruction|Q [12]),
	.datab(\RegInstruction|Q [15]),
	.datac(\RegInstruction|Q [14]),
	.datad(\RegInstruction|Q [13]),
	.cin(gnd),
	.combout(\Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~0 .lut_mask = 16'h4101;
defparam \Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N16
cycloneii_lcell_comb \Selector33~1 (
// Equation(s):
// \Selector33~1_combout  = ((\Selector33~0_combout ) # ((\RegInstruction|Q [12] & \Mux8~0_combout ))) # (!\Step.10~regout )

	.dataa(\Step.10~regout ),
	.datab(\RegInstruction|Q [12]),
	.datac(\Mux8~0_combout ),
	.datad(\Selector33~0_combout ),
	.cin(gnd),
	.combout(\Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~1 .lut_mask = 16'hFFD5;
defparam \Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N24
cycloneii_lcell_comb \Selector33~2 (
// Equation(s):
// \Selector33~2_combout  = (\Selector33~1_combout  & (((!\RegInstruction|Q [15] & !\RegInstruction|Q [14])) # (!\Step.01~regout )))

	.dataa(\RegInstruction|Q [15]),
	.datab(\Step.01~regout ),
	.datac(\Selector33~1_combout ),
	.datad(\RegInstruction|Q [14]),
	.cin(gnd),
	.combout(\Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~2 .lut_mask = 16'h3070;
defparam \Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N6
cycloneii_lcell_comb writeEnableRegisterFile(
// Equation(s):
// \writeEnableRegisterFile~combout  = (\Selector33~2_combout  & (\Step.10~regout )) # (!\Selector33~2_combout  & ((\writeEnableRegisterFile~combout )))

	.dataa(\Step.10~regout ),
	.datab(vcc),
	.datac(\Selector33~2_combout ),
	.datad(\writeEnableRegisterFile~combout ),
	.cin(gnd),
	.combout(\writeEnableRegisterFile~combout ),
	.cout());
// synopsys translate_off
defparam writeEnableRegisterFile.lut_mask = 16'hAFA0;
defparam writeEnableRegisterFile.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N0
cycloneii_lcell_comb \rf|comb~3 (
// Equation(s):
// \rf|comb~3_combout  = (\RegInstruction|Q [10] & (\RegInstruction|Q [9] & (\RegInstruction|Q [11] & \writeEnableRegisterFile~combout )))

	.dataa(\RegInstruction|Q [10]),
	.datab(\RegInstruction|Q [9]),
	.datac(\RegInstruction|Q [11]),
	.datad(\writeEnableRegisterFile~combout ),
	.cin(gnd),
	.combout(\rf|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|comb~3 .lut_mask = 16'h8000;
defparam \rf|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N30
cycloneii_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (\RegInstruction|Q [15] & (\RegInstruction|Q [13] & \RegInstruction|Q [12]))

	.dataa(vcc),
	.datab(\RegInstruction|Q [15]),
	.datac(\RegInstruction|Q [13]),
	.datad(\RegInstruction|Q [12]),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = 16'hC000;
defparam \Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N10
cycloneii_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = ((\Selector29~0_combout  & ((\RegInstruction|Q [14]) # (\Equal0~4_combout )))) # (!\Step.10~regout )

	.dataa(\RegInstruction|Q [14]),
	.datab(\Equal0~4_combout ),
	.datac(\Selector29~0_combout ),
	.datad(\Step.10~regout ),
	.cin(gnd),
	.combout(\Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~1 .lut_mask = 16'hE0FF;
defparam \Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N12
cycloneii_lcell_comb \Selector29~2 (
// Equation(s):
// \Selector29~2_combout  = (\Selector29~1_combout  & ((!\Step.01~regout ) # (!\Mux11~0_combout )))

	.dataa(vcc),
	.datab(\Mux11~0_combout ),
	.datac(\Selector29~1_combout ),
	.datad(\Step.01~regout ),
	.cin(gnd),
	.combout(\Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~2 .lut_mask = 16'h30F0;
defparam \Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N10
cycloneii_lcell_comb \Selector26~6 (
// Equation(s):
// \Selector26~6_combout  = ((\Selector26~3_combout  & \Step.01~regout )) # (!\Step.00~regout )

	.dataa(\Selector26~3_combout ),
	.datab(\Step.01~regout ),
	.datac(vcc),
	.datad(\Step.00~regout ),
	.cin(gnd),
	.combout(\Selector26~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~6 .lut_mask = 16'h88FF;
defparam \Selector26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N14
cycloneii_lcell_comb incr_pc(
// Equation(s):
// \incr_pc~combout  = (\Selector29~2_combout  & ((\Selector26~6_combout ))) # (!\Selector29~2_combout  & (\incr_pc~combout ))

	.dataa(vcc),
	.datab(\incr_pc~combout ),
	.datac(\Selector29~2_combout ),
	.datad(\Selector26~6_combout ),
	.cin(gnd),
	.combout(\incr_pc~combout ),
	.cout());
// synopsys translate_off
defparam incr_pc.lut_mask = 16'hFC0C;
defparam incr_pc.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N4
cycloneii_lcell_comb \rf|PC|Q[2]~18 (
// Equation(s):
// \rf|PC|Q[2]~18_combout  = (\incr_pc~combout ) # (\rf|comb~3_combout )

	.dataa(vcc),
	.datab(\incr_pc~combout ),
	.datac(vcc),
	.datad(\rf|comb~3_combout ),
	.cin(gnd),
	.combout(\rf|PC|Q[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \rf|PC|Q[2]~18 .lut_mask = 16'hFFCC;
defparam \rf|PC|Q[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y30_N1
cycloneii_lcell_ff \rf|PC|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|PC|Q[0]~16_combout ),
	.sdata(\mux1|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\rf|comb~3_combout ),
	.ena(\rf|PC|Q[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|PC|Q [0]));

// Location: LCCOMB_X29_Y30_N2
cycloneii_lcell_comb \rf|PC|Q[1]~19 (
// Equation(s):
// \rf|PC|Q[1]~19_combout  = (\rf|PC|Q [1] & (!\rf|PC|Q[0]~17 )) # (!\rf|PC|Q [1] & ((\rf|PC|Q[0]~17 ) # (GND)))
// \rf|PC|Q[1]~20  = CARRY((!\rf|PC|Q[0]~17 ) # (!\rf|PC|Q [1]))

	.dataa(vcc),
	.datab(\rf|PC|Q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\rf|PC|Q[0]~17 ),
	.combout(\rf|PC|Q[1]~19_combout ),
	.cout(\rf|PC|Q[1]~20 ));
// synopsys translate_off
defparam \rf|PC|Q[1]~19 .lut_mask = 16'h3C3F;
defparam \rf|PC|Q[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N6
cycloneii_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ((!\Mux11~0_combout  & \Step.01~regout )) # (!\Step.00~regout )

	.dataa(vcc),
	.datab(\Mux11~0_combout ),
	.datac(\Step.01~regout ),
	.datad(\Step.00~regout ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'h30FF;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \Selector19~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Selector19~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Selector19~0clkctrl_outclk ));
// synopsys translate_off
defparam \Selector19~0clkctrl .clock_type = "global clock";
defparam \Selector19~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N6
cycloneii_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (!\RegInstruction|Q [13] & (\RegInstruction|Q [15] & (\RegInstruction|Q [14] & !\RegInstruction|Q [12])))

	.dataa(\RegInstruction|Q [13]),
	.datab(\RegInstruction|Q [15]),
	.datac(\RegInstruction|Q [14]),
	.datad(\RegInstruction|Q [12]),
	.cin(gnd),
	.combout(\Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = 16'h0040;
defparam \Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N2
cycloneii_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (\Step.01~regout  & ((\Decoder0~0_combout  & ((\RegInstruction|Q [11]))) # (!\Decoder0~0_combout  & (\RegInstruction|Q [8])))) # (!\Step.01~regout  & (\RegInstruction|Q [8]))

	.dataa(\RegInstruction|Q [8]),
	.datab(\Step.01~regout ),
	.datac(\RegInstruction|Q [11]),
	.datad(\Decoder0~0_combout ),
	.cin(gnd),
	.combout(\Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = 16'hE2AA;
defparam \Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N4
cycloneii_lcell_comb \ReadAddressRF1[2] (
// Equation(s):
// ReadAddressRF1[2] = (GLOBAL(\Selector19~0clkctrl_outclk ) & ((\Selector23~0_combout ))) # (!GLOBAL(\Selector19~0clkctrl_outclk ) & (ReadAddressRF1[2]))

	.dataa(vcc),
	.datab(ReadAddressRF1[2]),
	.datac(\Selector19~0clkctrl_outclk ),
	.datad(\Selector23~0_combout ),
	.cin(gnd),
	.combout(ReadAddressRF1[2]),
	.cout());
// synopsys translate_off
defparam \ReadAddressRF1[2] .lut_mask = 16'hFC0C;
defparam \ReadAddressRF1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N22
cycloneii_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (\Step.01~regout  & ((\Decoder0~0_combout  & ((\RegInstruction|Q [9]))) # (!\Decoder0~0_combout  & (\RegInstruction|Q [6])))) # (!\Step.01~regout  & (\RegInstruction|Q [6]))

	.dataa(\RegInstruction|Q [6]),
	.datab(\Step.01~regout ),
	.datac(\RegInstruction|Q [9]),
	.datad(\Decoder0~0_combout ),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'hE2AA;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N8
cycloneii_lcell_comb \ReadAddressRF1[0] (
// Equation(s):
// ReadAddressRF1[0] = (GLOBAL(\Selector19~0clkctrl_outclk ) & ((\Selector18~0_combout ))) # (!GLOBAL(\Selector19~0clkctrl_outclk ) & (ReadAddressRF1[0]))

	.dataa(ReadAddressRF1[0]),
	.datab(vcc),
	.datac(\Selector19~0clkctrl_outclk ),
	.datad(\Selector18~0_combout ),
	.cin(gnd),
	.combout(ReadAddressRF1[0]),
	.cout());
// synopsys translate_off
defparam \ReadAddressRF1[0] .lut_mask = 16'hFA0A;
defparam \ReadAddressRF1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N14
cycloneii_lcell_comb \rf|comb~6 (
// Equation(s):
// \rf|comb~6_combout  = (!\RegInstruction|Q [10] & (!\RegInstruction|Q [9] & (!\RegInstruction|Q [11] & \writeEnableRegisterFile~combout )))

	.dataa(\RegInstruction|Q [10]),
	.datab(\RegInstruction|Q [9]),
	.datac(\RegInstruction|Q [11]),
	.datad(\writeEnableRegisterFile~combout ),
	.cin(gnd),
	.combout(\rf|comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \rf|comb~6 .lut_mask = 16'h0100;
defparam \rf|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N15
cycloneii_lcell_ff \rf|register1|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux14~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register1|Q [1]));

// Location: LCCOMB_X29_Y28_N28
cycloneii_lcell_comb \rf|comb~5 (
// Equation(s):
// \rf|comb~5_combout  = (!\RegInstruction|Q [10] & (\RegInstruction|Q [9] & (!\RegInstruction|Q [11] & \writeEnableRegisterFile~combout )))

	.dataa(\RegInstruction|Q [10]),
	.datab(\RegInstruction|Q [9]),
	.datac(\RegInstruction|Q [11]),
	.datad(\writeEnableRegisterFile~combout ),
	.cin(gnd),
	.combout(\rf|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \rf|comb~5 .lut_mask = 16'h0400;
defparam \rf|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N19
cycloneii_lcell_ff \rf|register2|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux14~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register2|Q [1]));

// Location: LCCOMB_X34_Y28_N14
cycloneii_lcell_comb \rf|Mux14~2 (
// Equation(s):
// \rf|Mux14~2_combout  = (ReadAddressRF1[1] & (ReadAddressRF1[0])) # (!ReadAddressRF1[1] & ((ReadAddressRF1[0] & ((\rf|register2|Q [1]))) # (!ReadAddressRF1[0] & (\rf|register1|Q [1]))))

	.dataa(ReadAddressRF1[1]),
	.datab(ReadAddressRF1[0]),
	.datac(\rf|register1|Q [1]),
	.datad(\rf|register2|Q [1]),
	.cin(gnd),
	.combout(\rf|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux14~2 .lut_mask = 16'hDC98;
defparam \rf|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N4
cycloneii_lcell_comb \rf|comb~7 (
// Equation(s):
// \rf|comb~7_combout  = (\RegInstruction|Q [10] & (\RegInstruction|Q [9] & (!\RegInstruction|Q [11] & \writeEnableRegisterFile~combout )))

	.dataa(\RegInstruction|Q [10]),
	.datab(\RegInstruction|Q [9]),
	.datac(\RegInstruction|Q [11]),
	.datad(\writeEnableRegisterFile~combout ),
	.cin(gnd),
	.combout(\rf|comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \rf|comb~7 .lut_mask = 16'h0800;
defparam \rf|comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N13
cycloneii_lcell_ff \rf|register4|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux14~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register4|Q [1]));

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[7]));
// synopsys translate_off
defparam \DataIn[7]~I .input_async_reset = "none";
defparam \DataIn[7]~I .input_power_up = "low";
defparam \DataIn[7]~I .input_register_mode = "none";
defparam \DataIn[7]~I .input_sync_reset = "none";
defparam \DataIn[7]~I .oe_async_reset = "none";
defparam \DataIn[7]~I .oe_power_up = "low";
defparam \DataIn[7]~I .oe_register_mode = "none";
defparam \DataIn[7]~I .oe_sync_reset = "none";
defparam \DataIn[7]~I .operation_mode = "input";
defparam \DataIn[7]~I .output_async_reset = "none";
defparam \DataIn[7]~I .output_power_up = "low";
defparam \DataIn[7]~I .output_register_mode = "none";
defparam \DataIn[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X33_Y30_N3
cycloneii_lcell_ff \RegInstruction|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DataIn~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\writeEnableRegInstruction~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegInstruction|Q [7]));

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[10]));
// synopsys translate_off
defparam \DataIn[10]~I .input_async_reset = "none";
defparam \DataIn[10]~I .input_power_up = "low";
defparam \DataIn[10]~I .input_register_mode = "none";
defparam \DataIn[10]~I .input_sync_reset = "none";
defparam \DataIn[10]~I .oe_async_reset = "none";
defparam \DataIn[10]~I .oe_power_up = "low";
defparam \DataIn[10]~I .oe_register_mode = "none";
defparam \DataIn[10]~I .oe_sync_reset = "none";
defparam \DataIn[10]~I .operation_mode = "input";
defparam \DataIn[10]~I .output_async_reset = "none";
defparam \DataIn[10]~I .output_power_up = "low";
defparam \DataIn[10]~I .output_register_mode = "none";
defparam \DataIn[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X33_Y30_N23
cycloneii_lcell_ff \RegInstruction|Q[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DataIn~combout [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\writeEnableRegInstruction~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegInstruction|Q [10]));

// Location: LCCOMB_X34_Y29_N0
cycloneii_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (\Step.01~regout  & ((\Decoder0~0_combout  & ((\RegInstruction|Q [10]))) # (!\Decoder0~0_combout  & (\RegInstruction|Q [7])))) # (!\Step.01~regout  & (\RegInstruction|Q [7]))

	.dataa(\Step.01~regout ),
	.datab(\RegInstruction|Q [7]),
	.datac(\RegInstruction|Q [10]),
	.datad(\Decoder0~0_combout ),
	.cin(gnd),
	.combout(\Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = 16'hE4CC;
defparam \Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N12
cycloneii_lcell_comb \ReadAddressRF1[1] (
// Equation(s):
// ReadAddressRF1[1] = (GLOBAL(\Selector19~0clkctrl_outclk ) & ((\Selector21~0_combout ))) # (!GLOBAL(\Selector19~0clkctrl_outclk ) & (ReadAddressRF1[1]))

	.dataa(vcc),
	.datab(ReadAddressRF1[1]),
	.datac(\Selector19~0clkctrl_outclk ),
	.datad(\Selector21~0_combout ),
	.cin(gnd),
	.combout(ReadAddressRF1[1]),
	.cout());
// synopsys translate_off
defparam \ReadAddressRF1[1] .lut_mask = 16'hFC0C;
defparam \ReadAddressRF1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N12
cycloneii_lcell_comb \rf|Mux14~3 (
// Equation(s):
// \rf|Mux14~3_combout  = (\rf|Mux14~2_combout  & (((\rf|register4|Q [1]) # (!ReadAddressRF1[1])))) # (!\rf|Mux14~2_combout  & (\rf|register3|Q [1] & ((ReadAddressRF1[1]))))

	.dataa(\rf|register3|Q [1]),
	.datab(\rf|Mux14~2_combout ),
	.datac(\rf|register4|Q [1]),
	.datad(ReadAddressRF1[1]),
	.cin(gnd),
	.combout(\rf|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux14~3 .lut_mask = 16'hE2CC;
defparam \rf|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N30
cycloneii_lcell_comb \rf|register6|Q[1]~feeder (
// Equation(s):
// \rf|register6|Q[1]~feeder_combout  = \mux1|Mux14~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\rf|register6|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|register6|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \rf|register6|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N22
cycloneii_lcell_comb \rf|comb~0 (
// Equation(s):
// \rf|comb~0_combout  = (!\RegInstruction|Q [10] & (\RegInstruction|Q [9] & (\RegInstruction|Q [11] & \writeEnableRegisterFile~combout )))

	.dataa(\RegInstruction|Q [10]),
	.datab(\RegInstruction|Q [9]),
	.datac(\RegInstruction|Q [11]),
	.datad(\writeEnableRegisterFile~combout ),
	.cin(gnd),
	.combout(\rf|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|comb~0 .lut_mask = 16'h4000;
defparam \rf|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N31
cycloneii_lcell_ff \rf|register6|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|register6|Q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register6|Q [1]));

// Location: LCCOMB_X29_Y28_N26
cycloneii_lcell_comb \rf|comb~2 (
// Equation(s):
// \rf|comb~2_combout  = (!\RegInstruction|Q [10] & (!\RegInstruction|Q [9] & (\RegInstruction|Q [11] & \writeEnableRegisterFile~combout )))

	.dataa(\RegInstruction|Q [10]),
	.datab(\RegInstruction|Q [9]),
	.datac(\RegInstruction|Q [11]),
	.datad(\writeEnableRegisterFile~combout ),
	.cin(gnd),
	.combout(\rf|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|comb~2 .lut_mask = 16'h1000;
defparam \rf|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N15
cycloneii_lcell_ff \rf|register5|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux14~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register5|Q [1]));

// Location: LCCOMB_X31_Y29_N14
cycloneii_lcell_comb \rf|Mux14~0 (
// Equation(s):
// \rf|Mux14~0_combout  = (ReadAddressRF1[0] & (((ReadAddressRF1[1])))) # (!ReadAddressRF1[0] & ((ReadAddressRF1[1] & (\rf|register7|Q [1])) # (!ReadAddressRF1[1] & ((\rf|register5|Q [1])))))

	.dataa(\rf|register7|Q [1]),
	.datab(ReadAddressRF1[0]),
	.datac(\rf|register5|Q [1]),
	.datad(ReadAddressRF1[1]),
	.cin(gnd),
	.combout(\rf|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux14~0 .lut_mask = 16'hEE30;
defparam \rf|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N16
cycloneii_lcell_comb \rf|Mux14~1 (
// Equation(s):
// \rf|Mux14~1_combout  = (ReadAddressRF1[0] & ((\rf|Mux14~0_combout  & (\rf|PC|Q [1])) # (!\rf|Mux14~0_combout  & ((\rf|register6|Q [1]))))) # (!ReadAddressRF1[0] & (((\rf|Mux14~0_combout ))))

	.dataa(ReadAddressRF1[0]),
	.datab(\rf|PC|Q [1]),
	.datac(\rf|register6|Q [1]),
	.datad(\rf|Mux14~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux14~1 .lut_mask = 16'hDDA0;
defparam \rf|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N30
cycloneii_lcell_comb \rf|Mux14~4 (
// Equation(s):
// \rf|Mux14~4_combout  = (ReadAddressRF1[2] & ((\rf|Mux14~1_combout ))) # (!ReadAddressRF1[2] & (\rf|Mux14~3_combout ))

	.dataa(vcc),
	.datab(ReadAddressRF1[2]),
	.datac(\rf|Mux14~3_combout ),
	.datad(\rf|Mux14~1_combout ),
	.cin(gnd),
	.combout(\rf|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux14~4 .lut_mask = 16'hFC30;
defparam \rf|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N14
cycloneii_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (\RegInstruction|Q [12] & (((\Mux8~0_combout )))) # (!\RegInstruction|Q [12] & (\RegInstruction|Q [14] $ ((!\RegInstruction|Q [15]))))

	.dataa(\RegInstruction|Q [14]),
	.datab(\RegInstruction|Q [12]),
	.datac(\RegInstruction|Q [15]),
	.datad(\Mux8~0_combout ),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'hED21;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N16
cycloneii_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\Mux6~0_combout  & (!\Step.01~regout  & ((\Mux8~1_combout ) # (!\Step.10~regout )))) # (!\Mux6~0_combout  & (((\Mux8~1_combout )) # (!\Step.10~regout )))

	.dataa(\Mux6~0_combout ),
	.datab(\Step.10~regout ),
	.datac(\Step.01~regout ),
	.datad(\Mux8~1_combout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'h5F13;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N18
cycloneii_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\Step.01~regout  & (((!\RegInstruction|Q [13] & \RegInstruction|Q [12])) # (!\RegInstruction|Q [14])))

	.dataa(\RegInstruction|Q [13]),
	.datab(\RegInstruction|Q [14]),
	.datac(\Step.01~regout ),
	.datad(\RegInstruction|Q [12]),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'h7030;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N22
cycloneii_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (\Selector6~0_combout ) # ((\Step.10~regout  & ((!\RegInstruction|Q [14]) # (!\RegInstruction|Q [12]))))

	.dataa(\RegInstruction|Q [12]),
	.datab(\Step.10~regout ),
	.datac(\RegInstruction|Q [14]),
	.datad(\Selector6~0_combout ),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'hFF4C;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N26
cycloneii_lcell_comb \controlMux[0] (
// Equation(s):
// controlMux[0] = (\Selector7~0_combout  & ((\Selector6~1_combout ))) # (!\Selector7~0_combout  & (controlMux[0]))

	.dataa(vcc),
	.datab(controlMux[0]),
	.datac(\Selector7~0_combout ),
	.datad(\Selector6~1_combout ),
	.cin(gnd),
	.combout(controlMux[0]),
	.cout());
// synopsys translate_off
defparam \controlMux[0] .lut_mask = 16'hFC0C;
defparam \controlMux[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[1]));
// synopsys translate_off
defparam \DataIn[1]~I .input_async_reset = "none";
defparam \DataIn[1]~I .input_power_up = "low";
defparam \DataIn[1]~I .input_register_mode = "none";
defparam \DataIn[1]~I .input_sync_reset = "none";
defparam \DataIn[1]~I .oe_async_reset = "none";
defparam \DataIn[1]~I .oe_power_up = "low";
defparam \DataIn[1]~I .oe_register_mode = "none";
defparam \DataIn[1]~I .oe_sync_reset = "none";
defparam \DataIn[1]~I .operation_mode = "input";
defparam \DataIn[1]~I .output_async_reset = "none";
defparam \DataIn[1]~I .output_power_up = "low";
defparam \DataIn[1]~I .output_register_mode = "none";
defparam \DataIn[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[3]));
// synopsys translate_off
defparam \DataIn[3]~I .input_async_reset = "none";
defparam \DataIn[3]~I .input_power_up = "low";
defparam \DataIn[3]~I .input_register_mode = "none";
defparam \DataIn[3]~I .input_sync_reset = "none";
defparam \DataIn[3]~I .oe_async_reset = "none";
defparam \DataIn[3]~I .oe_power_up = "low";
defparam \DataIn[3]~I .oe_register_mode = "none";
defparam \DataIn[3]~I .oe_sync_reset = "none";
defparam \DataIn[3]~I .operation_mode = "input";
defparam \DataIn[3]~I .output_async_reset = "none";
defparam \DataIn[3]~I .output_power_up = "low";
defparam \DataIn[3]~I .output_register_mode = "none";
defparam \DataIn[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X33_Y30_N21
cycloneii_lcell_ff \RegInstruction|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DataIn~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\writeEnableRegInstruction~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegInstruction|Q [3]));

// Location: LCCOMB_X33_Y30_N20
cycloneii_lcell_comb \Selector12~3 (
// Equation(s):
// \Selector12~3_combout  = (\Step.11~regout ) # ((\Selector12~2_combout  & (\Selector12~0_combout )) # (!\Selector12~2_combout  & ((\RegInstruction|Q [3]))))

	.dataa(\Selector12~0_combout ),
	.datab(\Selector12~2_combout ),
	.datac(\RegInstruction|Q [3]),
	.datad(\Step.11~regout ),
	.cin(gnd),
	.combout(\Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~3 .lut_mask = 16'hFFB8;
defparam \Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N6
cycloneii_lcell_comb \ReadAddressRF2[0] (
// Equation(s):
// ReadAddressRF2[0] = (GLOBAL(\Selector13~0clkctrl_outclk ) & ((\Selector12~3_combout ))) # (!GLOBAL(\Selector13~0clkctrl_outclk ) & (ReadAddressRF2[0]))

	.dataa(ReadAddressRF2[0]),
	.datab(vcc),
	.datac(\Selector12~3_combout ),
	.datad(\Selector13~0clkctrl_outclk ),
	.cin(gnd),
	.combout(ReadAddressRF2[0]),
	.cout());
// synopsys translate_off
defparam \ReadAddressRF2[0] .lut_mask = 16'hF0AA;
defparam \ReadAddressRF2[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N18
cycloneii_lcell_comb \rf|Mux30~2 (
// Equation(s):
// \rf|Mux30~2_combout  = (ReadAddressRF2[1] & (((ReadAddressRF2[0])))) # (!ReadAddressRF2[1] & ((ReadAddressRF2[0] & ((\rf|register2|Q [1]))) # (!ReadAddressRF2[0] & (\rf|register1|Q [1]))))

	.dataa(ReadAddressRF2[1]),
	.datab(\rf|register1|Q [1]),
	.datac(\rf|register2|Q [1]),
	.datad(ReadAddressRF2[0]),
	.cin(gnd),
	.combout(\rf|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux30~2 .lut_mask = 16'hFA44;
defparam \rf|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N18
cycloneii_lcell_comb \rf|comb~4 (
// Equation(s):
// \rf|comb~4_combout  = (\RegInstruction|Q [10] & (!\RegInstruction|Q [9] & (!\RegInstruction|Q [11] & \writeEnableRegisterFile~combout )))

	.dataa(\RegInstruction|Q [10]),
	.datab(\RegInstruction|Q [9]),
	.datac(\RegInstruction|Q [11]),
	.datad(\writeEnableRegisterFile~combout ),
	.cin(gnd),
	.combout(\rf|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|comb~4 .lut_mask = 16'h0200;
defparam \rf|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N21
cycloneii_lcell_ff \rf|register3|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux14~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register3|Q [1]));

// Location: LCCOMB_X33_Y28_N20
cycloneii_lcell_comb \rf|Mux30~3 (
// Equation(s):
// \rf|Mux30~3_combout  = (ReadAddressRF2[1] & ((\rf|Mux30~2_combout  & ((\rf|register4|Q [1]))) # (!\rf|Mux30~2_combout  & (\rf|register3|Q [1])))) # (!ReadAddressRF2[1] & (\rf|Mux30~2_combout ))

	.dataa(ReadAddressRF2[1]),
	.datab(\rf|Mux30~2_combout ),
	.datac(\rf|register3|Q [1]),
	.datad(\rf|register4|Q [1]),
	.cin(gnd),
	.combout(\rf|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux30~3 .lut_mask = 16'hEC64;
defparam \rf|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N8
cycloneii_lcell_comb \rf|comb~1 (
// Equation(s):
// \rf|comb~1_combout  = (\RegInstruction|Q [10] & (!\RegInstruction|Q [9] & (\RegInstruction|Q [11] & \writeEnableRegisterFile~combout )))

	.dataa(\RegInstruction|Q [10]),
	.datab(\RegInstruction|Q [9]),
	.datac(\RegInstruction|Q [11]),
	.datad(\writeEnableRegisterFile~combout ),
	.cin(gnd),
	.combout(\rf|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|comb~1 .lut_mask = 16'h2000;
defparam \rf|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N17
cycloneii_lcell_ff \rf|register7|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux14~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register7|Q [1]));

// Location: LCCOMB_X31_Y29_N16
cycloneii_lcell_comb \rf|Mux30~0 (
// Equation(s):
// \rf|Mux30~0_combout  = (ReadAddressRF2[1] & (((\rf|register7|Q [1]) # (ReadAddressRF2[0])))) # (!ReadAddressRF2[1] & (\rf|register5|Q [1] & ((!ReadAddressRF2[0]))))

	.dataa(ReadAddressRF2[1]),
	.datab(\rf|register5|Q [1]),
	.datac(\rf|register7|Q [1]),
	.datad(ReadAddressRF2[0]),
	.cin(gnd),
	.combout(\rf|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux30~0 .lut_mask = 16'hAAE4;
defparam \rf|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N2
cycloneii_lcell_comb \rf|Mux30~1 (
// Equation(s):
// \rf|Mux30~1_combout  = (ReadAddressRF2[0] & ((\rf|Mux30~0_combout  & ((\rf|PC|Q [1]))) # (!\rf|Mux30~0_combout  & (\rf|register6|Q [1])))) # (!ReadAddressRF2[0] & (((\rf|Mux30~0_combout ))))

	.dataa(\rf|register6|Q [1]),
	.datab(ReadAddressRF2[0]),
	.datac(\rf|PC|Q [1]),
	.datad(\rf|Mux30~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux30~1 .lut_mask = 16'hF388;
defparam \rf|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N24
cycloneii_lcell_comb \rf|Mux30~4 (
// Equation(s):
// \rf|Mux30~4_combout  = (ReadAddressRF2[2] & ((\rf|Mux30~1_combout ))) # (!ReadAddressRF2[2] & (\rf|Mux30~3_combout ))

	.dataa(ReadAddressRF2[2]),
	.datab(vcc),
	.datac(\rf|Mux30~3_combout ),
	.datad(\rf|Mux30~1_combout ),
	.cin(gnd),
	.combout(\rf|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux30~4 .lut_mask = 16'hFA50;
defparam \rf|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N30
cycloneii_lcell_comb \mux1|Mux14~0 (
// Equation(s):
// \mux1|Mux14~0_combout  = (controlMux[0] & (((controlMux[1])))) # (!controlMux[0] & ((controlMux[1] & (\DataIn~combout [1])) # (!controlMux[1] & ((\rf|Mux30~4_combout )))))

	.dataa(controlMux[0]),
	.datab(\DataIn~combout [1]),
	.datac(\rf|Mux30~4_combout ),
	.datad(controlMux[1]),
	.cin(gnd),
	.combout(\mux1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux14~0 .lut_mask = 16'hEE50;
defparam \mux1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N10
cycloneii_lcell_comb \mux1|Mux14~1 (
// Equation(s):
// \mux1|Mux14~1_combout  = (controlMux[0] & ((\mux1|Mux14~0_combout  & (\regALU|Q [1])) # (!\mux1|Mux14~0_combout  & ((\rf|Mux14~4_combout ))))) # (!controlMux[0] & (((\mux1|Mux14~0_combout ))))

	.dataa(\regALU|Q [1]),
	.datab(\rf|Mux14~4_combout ),
	.datac(controlMux[0]),
	.datad(\mux1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\mux1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux14~1 .lut_mask = 16'hAFC0;
defparam \mux1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y30_N3
cycloneii_lcell_ff \rf|PC|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|PC|Q[1]~19_combout ),
	.sdata(\mux1|Mux14~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\rf|comb~3_combout ),
	.ena(\rf|PC|Q[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|PC|Q [1]));

// Location: LCCOMB_X29_Y30_N4
cycloneii_lcell_comb \rf|PC|Q[2]~21 (
// Equation(s):
// \rf|PC|Q[2]~21_combout  = (\rf|PC|Q [2] & (\rf|PC|Q[1]~20  $ (GND))) # (!\rf|PC|Q [2] & (!\rf|PC|Q[1]~20  & VCC))
// \rf|PC|Q[2]~22  = CARRY((\rf|PC|Q [2] & !\rf|PC|Q[1]~20 ))

	.dataa(vcc),
	.datab(\rf|PC|Q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\rf|PC|Q[1]~20 ),
	.combout(\rf|PC|Q[2]~21_combout ),
	.cout(\rf|PC|Q[2]~22 ));
// synopsys translate_off
defparam \rf|PC|Q[2]~21 .lut_mask = 16'hC30C;
defparam \rf|PC|Q[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N26
cycloneii_lcell_comb \controlAlu[1] (
// Equation(s):
// controlAlu[1] = (GLOBAL(\controlAlu[1]~0clkctrl_outclk ) & ((\RegInstruction|Q [13]))) # (!GLOBAL(\controlAlu[1]~0clkctrl_outclk ) & (controlAlu[1]))

	.dataa(\controlAlu[1]~0clkctrl_outclk ),
	.datab(controlAlu[1]),
	.datac(vcc),
	.datad(\RegInstruction|Q [13]),
	.cin(gnd),
	.combout(controlAlu[1]),
	.cout());
// synopsys translate_off
defparam \controlAlu[1] .lut_mask = 16'hEE44;
defparam \controlAlu[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N10
cycloneii_lcell_comb \rf|register4|Q[2]~feeder (
// Equation(s):
// \rf|register4|Q[2]~feeder_combout  = \mux1|Mux13~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux13~1_combout ),
	.cin(gnd),
	.combout(\rf|register4|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|register4|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \rf|register4|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N11
cycloneii_lcell_ff \rf|register4|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|register4|Q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register4|Q [2]));

// Location: LCFF_X33_Y28_N5
cycloneii_lcell_ff \rf|register3|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux13~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register3|Q [2]));

// Location: LCFF_X34_Y28_N5
cycloneii_lcell_ff \rf|register1|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux13~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register1|Q [2]));

// Location: LCFF_X33_Y28_N23
cycloneii_lcell_ff \rf|register2|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux13~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register2|Q [2]));

// Location: LCCOMB_X34_Y28_N4
cycloneii_lcell_comb \rf|Mux13~2 (
// Equation(s):
// \rf|Mux13~2_combout  = (ReadAddressRF1[0] & ((ReadAddressRF1[1]) # ((\rf|register2|Q [2])))) # (!ReadAddressRF1[0] & (!ReadAddressRF1[1] & (\rf|register1|Q [2])))

	.dataa(ReadAddressRF1[0]),
	.datab(ReadAddressRF1[1]),
	.datac(\rf|register1|Q [2]),
	.datad(\rf|register2|Q [2]),
	.cin(gnd),
	.combout(\rf|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux13~2 .lut_mask = 16'hBA98;
defparam \rf|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N4
cycloneii_lcell_comb \rf|Mux13~3 (
// Equation(s):
// \rf|Mux13~3_combout  = (ReadAddressRF1[1] & ((\rf|Mux13~2_combout  & (\rf|register4|Q [2])) # (!\rf|Mux13~2_combout  & ((\rf|register3|Q [2]))))) # (!ReadAddressRF1[1] & (((\rf|Mux13~2_combout ))))

	.dataa(ReadAddressRF1[1]),
	.datab(\rf|register4|Q [2]),
	.datac(\rf|register3|Q [2]),
	.datad(\rf|Mux13~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux13~3 .lut_mask = 16'hDDA0;
defparam \rf|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N2
cycloneii_lcell_comb \rf|register6|Q[2]~feeder (
// Equation(s):
// \rf|register6|Q[2]~feeder_combout  = \mux1|Mux13~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux13~1_combout ),
	.cin(gnd),
	.combout(\rf|register6|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|register6|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \rf|register6|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N3
cycloneii_lcell_ff \rf|register6|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|register6|Q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register6|Q [2]));

// Location: LCFF_X31_Y29_N9
cycloneii_lcell_ff \rf|register7|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux13~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register7|Q [2]));

// Location: LCFF_X31_Y29_N23
cycloneii_lcell_ff \rf|register5|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux13~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register5|Q [2]));

// Location: LCCOMB_X31_Y29_N22
cycloneii_lcell_comb \rf|Mux13~0 (
// Equation(s):
// \rf|Mux13~0_combout  = (ReadAddressRF1[1] & ((\rf|register7|Q [2]) # ((ReadAddressRF1[0])))) # (!ReadAddressRF1[1] & (((\rf|register5|Q [2] & !ReadAddressRF1[0]))))

	.dataa(ReadAddressRF1[1]),
	.datab(\rf|register7|Q [2]),
	.datac(\rf|register5|Q [2]),
	.datad(ReadAddressRF1[0]),
	.cin(gnd),
	.combout(\rf|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux13~0 .lut_mask = 16'hAAD8;
defparam \rf|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N12
cycloneii_lcell_comb \rf|Mux13~1 (
// Equation(s):
// \rf|Mux13~1_combout  = (ReadAddressRF1[0] & ((\rf|Mux13~0_combout  & ((\rf|PC|Q [2]))) # (!\rf|Mux13~0_combout  & (\rf|register6|Q [2])))) # (!ReadAddressRF1[0] & (((\rf|Mux13~0_combout ))))

	.dataa(ReadAddressRF1[0]),
	.datab(\rf|register6|Q [2]),
	.datac(\rf|PC|Q [2]),
	.datad(\rf|Mux13~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux13~1 .lut_mask = 16'hF588;
defparam \rf|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N16
cycloneii_lcell_comb \alu1|result~54 (
// Equation(s):
// \alu1|result~54_combout  = (\rf|Mux29~4_combout ) # ((ReadAddressRF1[2] & ((\rf|Mux13~1_combout ))) # (!ReadAddressRF1[2] & (\rf|Mux13~3_combout )))

	.dataa(\rf|Mux29~4_combout ),
	.datab(ReadAddressRF1[2]),
	.datac(\rf|Mux13~3_combout ),
	.datad(\rf|Mux13~1_combout ),
	.cin(gnd),
	.combout(\alu1|result~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|result~54 .lut_mask = 16'hFEBA;
defparam \alu1|result~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N6
cycloneii_lcell_comb \rf|Mux13~4 (
// Equation(s):
// \rf|Mux13~4_combout  = (ReadAddressRF1[2] & ((\rf|Mux13~1_combout ))) # (!ReadAddressRF1[2] & (\rf|Mux13~3_combout ))

	.dataa(vcc),
	.datab(ReadAddressRF1[2]),
	.datac(\rf|Mux13~3_combout ),
	.datad(\rf|Mux13~1_combout ),
	.cin(gnd),
	.combout(\rf|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux13~4 .lut_mask = 16'hFC30;
defparam \rf|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N9
cycloneii_lcell_ff \rf|register4|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register4|Q [0]));

// Location: LCFF_X33_Y28_N31
cycloneii_lcell_ff \rf|register2|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register2|Q [0]));

// Location: LCCOMB_X34_Y28_N18
cycloneii_lcell_comb \rf|Mux15~2 (
// Equation(s):
// \rf|Mux15~2_combout  = (ReadAddressRF1[1] & (((ReadAddressRF1[0])))) # (!ReadAddressRF1[1] & ((ReadAddressRF1[0] & ((\rf|register2|Q [0]))) # (!ReadAddressRF1[0] & (\rf|register1|Q [0]))))

	.dataa(\rf|register1|Q [0]),
	.datab(ReadAddressRF1[1]),
	.datac(\rf|register2|Q [0]),
	.datad(ReadAddressRF1[0]),
	.cin(gnd),
	.combout(\rf|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux15~2 .lut_mask = 16'hFC22;
defparam \rf|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N8
cycloneii_lcell_comb \rf|Mux15~3 (
// Equation(s):
// \rf|Mux15~3_combout  = (ReadAddressRF1[1] & ((\rf|Mux15~2_combout  & ((\rf|register4|Q [0]))) # (!\rf|Mux15~2_combout  & (\rf|register3|Q [0])))) # (!ReadAddressRF1[1] & (((\rf|Mux15~2_combout ))))

	.dataa(\rf|register3|Q [0]),
	.datab(ReadAddressRF1[1]),
	.datac(\rf|register4|Q [0]),
	.datad(\rf|Mux15~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux15~3 .lut_mask = 16'hF388;
defparam \rf|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N21
cycloneii_lcell_ff \rf|register6|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register6|Q [0]));

// Location: LCFF_X31_Y29_N13
cycloneii_lcell_ff \rf|register7|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register7|Q [0]));

// Location: LCFF_X31_Y29_N11
cycloneii_lcell_ff \rf|register5|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register5|Q [0]));

// Location: LCCOMB_X31_Y29_N10
cycloneii_lcell_comb \rf|Mux15~0 (
// Equation(s):
// \rf|Mux15~0_combout  = (ReadAddressRF1[0] & (((ReadAddressRF1[1])))) # (!ReadAddressRF1[0] & ((ReadAddressRF1[1] & (\rf|register7|Q [0])) # (!ReadAddressRF1[1] & ((\rf|register5|Q [0])))))

	.dataa(ReadAddressRF1[0]),
	.datab(\rf|register7|Q [0]),
	.datac(\rf|register5|Q [0]),
	.datad(ReadAddressRF1[1]),
	.cin(gnd),
	.combout(\rf|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux15~0 .lut_mask = 16'hEE50;
defparam \rf|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N22
cycloneii_lcell_comb \rf|Mux15~1 (
// Equation(s):
// \rf|Mux15~1_combout  = (ReadAddressRF1[0] & ((\rf|Mux15~0_combout  & (\rf|PC|Q [0])) # (!\rf|Mux15~0_combout  & ((\rf|register6|Q [0]))))) # (!ReadAddressRF1[0] & (((\rf|Mux15~0_combout ))))

	.dataa(\rf|PC|Q [0]),
	.datab(ReadAddressRF1[0]),
	.datac(\rf|register6|Q [0]),
	.datad(\rf|Mux15~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux15~1 .lut_mask = 16'hBBC0;
defparam \rf|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N28
cycloneii_lcell_comb \rf|Mux15~4 (
// Equation(s):
// \rf|Mux15~4_combout  = (ReadAddressRF1[2] & ((\rf|Mux15~1_combout ))) # (!ReadAddressRF1[2] & (\rf|Mux15~3_combout ))

	.dataa(vcc),
	.datab(ReadAddressRF1[2]),
	.datac(\rf|Mux15~3_combout ),
	.datad(\rf|Mux15~1_combout ),
	.cin(gnd),
	.combout(\rf|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux15~4 .lut_mask = 16'hFC30;
defparam \rf|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N0
cycloneii_lcell_comb \alu1|Add0~0 (
// Equation(s):
// \alu1|Add0~0_combout  = (\rf|Mux31~4_combout  & (\rf|Mux15~4_combout  $ (VCC))) # (!\rf|Mux31~4_combout  & (\rf|Mux15~4_combout  & VCC))
// \alu1|Add0~1  = CARRY((\rf|Mux31~4_combout  & \rf|Mux15~4_combout ))

	.dataa(\rf|Mux31~4_combout ),
	.datab(\rf|Mux15~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu1|Add0~0_combout ),
	.cout(\alu1|Add0~1 ));
// synopsys translate_off
defparam \alu1|Add0~0 .lut_mask = 16'h6688;
defparam \alu1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N4
cycloneii_lcell_comb \alu1|Add0~4 (
// Equation(s):
// \alu1|Add0~4_combout  = ((\rf|Mux29~4_combout  $ (\rf|Mux13~4_combout  $ (!\alu1|Add0~3 )))) # (GND)
// \alu1|Add0~5  = CARRY((\rf|Mux29~4_combout  & ((\rf|Mux13~4_combout ) # (!\alu1|Add0~3 ))) # (!\rf|Mux29~4_combout  & (\rf|Mux13~4_combout  & !\alu1|Add0~3 )))

	.dataa(\rf|Mux29~4_combout ),
	.datab(\rf|Mux13~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~3 ),
	.combout(\alu1|Add0~4_combout ),
	.cout(\alu1|Add0~5 ));
// synopsys translate_off
defparam \alu1|Add0~4 .lut_mask = 16'h698E;
defparam \alu1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N8
cycloneii_lcell_comb \alu1|Mux13~0 (
// Equation(s):
// \alu1|Mux13~0_combout  = (controlAlu[0] & ((controlAlu[1]) # ((\alu1|result~54_combout )))) # (!controlAlu[0] & (!controlAlu[1] & ((\alu1|Add0~4_combout ))))

	.dataa(controlAlu[0]),
	.datab(controlAlu[1]),
	.datac(\alu1|result~54_combout ),
	.datad(\alu1|Add0~4_combout ),
	.cin(gnd),
	.combout(\alu1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux13~0 .lut_mask = 16'hB9A8;
defparam \alu1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N20
cycloneii_lcell_comb \alu1|Mux13~1 (
// Equation(s):
// \alu1|Mux13~1_combout  = (controlAlu[1] & ((\alu1|Mux13~0_combout  & ((!\rf|Mux13~4_combout ))) # (!\alu1|Mux13~0_combout  & (\rf|Mux29~4_combout  & \rf|Mux13~4_combout )))) # (!controlAlu[1] & (((\alu1|Mux13~0_combout ))))

	.dataa(\rf|Mux29~4_combout ),
	.datab(controlAlu[1]),
	.datac(\alu1|Mux13~0_combout ),
	.datad(\rf|Mux13~4_combout ),
	.cin(gnd),
	.combout(\alu1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux13~1 .lut_mask = 16'h38F0;
defparam \alu1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N4
cycloneii_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ((\RegInstruction|Q [15]) # ((\Step.11~regout ) # (\RegInstruction|Q [14]))) # (!\Step.00~regout )

	.dataa(\Step.00~regout ),
	.datab(\RegInstruction|Q [15]),
	.datac(\Step.11~regout ),
	.datad(\RegInstruction|Q [14]),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hFFFD;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N22
cycloneii_lcell_comb writeEnableRegALU(
// Equation(s):
// \writeEnableRegALU~combout  = (\Selector1~0_combout  & (\writeEnableRegALU~combout )) # (!\Selector1~0_combout  & ((!\Step.10~regout )))

	.dataa(vcc),
	.datab(\writeEnableRegALU~combout ),
	.datac(\Step.10~regout ),
	.datad(\Selector1~0_combout ),
	.cin(gnd),
	.combout(\writeEnableRegALU~combout ),
	.cout());
// synopsys translate_off
defparam writeEnableRegALU.lut_mask = 16'hCC0F;
defparam writeEnableRegALU.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N21
cycloneii_lcell_ff \regALU|Q[2] (
	.clk(\Clock~combout ),
	.datain(\alu1|Mux13~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegALU~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regALU|Q [2]));

// Location: LCCOMB_X31_Y29_N8
cycloneii_lcell_comb \rf|Mux29~0 (
// Equation(s):
// \rf|Mux29~0_combout  = (ReadAddressRF2[1] & (((\rf|register7|Q [2]) # (ReadAddressRF2[0])))) # (!ReadAddressRF2[1] & (\rf|register5|Q [2] & ((!ReadAddressRF2[0]))))

	.dataa(ReadAddressRF2[1]),
	.datab(\rf|register5|Q [2]),
	.datac(\rf|register7|Q [2]),
	.datad(ReadAddressRF2[0]),
	.cin(gnd),
	.combout(\rf|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux29~0 .lut_mask = 16'hAAE4;
defparam \rf|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N4
cycloneii_lcell_comb \rf|Mux29~1 (
// Equation(s):
// \rf|Mux29~1_combout  = (ReadAddressRF2[0] & ((\rf|Mux29~0_combout  & ((\rf|PC|Q [2]))) # (!\rf|Mux29~0_combout  & (\rf|register6|Q [2])))) # (!ReadAddressRF2[0] & (((\rf|Mux29~0_combout ))))

	.dataa(\rf|register6|Q [2]),
	.datab(\rf|PC|Q [2]),
	.datac(ReadAddressRF2[0]),
	.datad(\rf|Mux29~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux29~1 .lut_mask = 16'hCFA0;
defparam \rf|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[4]));
// synopsys translate_off
defparam \DataIn[4]~I .input_async_reset = "none";
defparam \DataIn[4]~I .input_power_up = "low";
defparam \DataIn[4]~I .input_register_mode = "none";
defparam \DataIn[4]~I .input_sync_reset = "none";
defparam \DataIn[4]~I .oe_async_reset = "none";
defparam \DataIn[4]~I .oe_power_up = "low";
defparam \DataIn[4]~I .oe_register_mode = "none";
defparam \DataIn[4]~I .oe_sync_reset = "none";
defparam \DataIn[4]~I .operation_mode = "input";
defparam \DataIn[4]~I .output_async_reset = "none";
defparam \DataIn[4]~I .output_power_up = "low";
defparam \DataIn[4]~I .output_register_mode = "none";
defparam \DataIn[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X33_Y30_N31
cycloneii_lcell_ff \RegInstruction|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DataIn~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\writeEnableRegInstruction~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegInstruction|Q [4]));

// Location: LCCOMB_X33_Y30_N2
cycloneii_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\RegInstruction|Q [7]) # (\RegInstruction|Q [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\RegInstruction|Q [7]),
	.datad(\RegInstruction|Q [13]),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hFFF0;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N30
cycloneii_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = (\Step.11~regout ) # ((\Selector12~2_combout  & ((\Selector14~0_combout ))) # (!\Selector12~2_combout  & (\RegInstruction|Q [4])))

	.dataa(\Step.11~regout ),
	.datab(\Selector12~2_combout ),
	.datac(\RegInstruction|Q [4]),
	.datad(\Selector14~0_combout ),
	.cin(gnd),
	.combout(\Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~1 .lut_mask = 16'hFEBA;
defparam \Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N18
cycloneii_lcell_comb \ReadAddressRF2[1] (
// Equation(s):
// ReadAddressRF2[1] = (GLOBAL(\Selector13~0clkctrl_outclk ) & ((\Selector14~1_combout ))) # (!GLOBAL(\Selector13~0clkctrl_outclk ) & (ReadAddressRF2[1]))

	.dataa(vcc),
	.datab(ReadAddressRF2[1]),
	.datac(\Selector14~1_combout ),
	.datad(\Selector13~0clkctrl_outclk ),
	.cin(gnd),
	.combout(ReadAddressRF2[1]),
	.cout());
// synopsys translate_off
defparam \ReadAddressRF2[1] .lut_mask = 16'hF0CC;
defparam \ReadAddressRF2[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N22
cycloneii_lcell_comb \rf|Mux29~2 (
// Equation(s):
// \rf|Mux29~2_combout  = (ReadAddressRF2[1] & (ReadAddressRF2[0])) # (!ReadAddressRF2[1] & ((ReadAddressRF2[0] & (\rf|register2|Q [2])) # (!ReadAddressRF2[0] & ((\rf|register1|Q [2])))))

	.dataa(ReadAddressRF2[1]),
	.datab(ReadAddressRF2[0]),
	.datac(\rf|register2|Q [2]),
	.datad(\rf|register1|Q [2]),
	.cin(gnd),
	.combout(\rf|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux29~2 .lut_mask = 16'hD9C8;
defparam \rf|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N2
cycloneii_lcell_comb \rf|Mux29~3 (
// Equation(s):
// \rf|Mux29~3_combout  = (ReadAddressRF2[1] & ((\rf|Mux29~2_combout  & (\rf|register4|Q [2])) # (!\rf|Mux29~2_combout  & ((\rf|register3|Q [2]))))) # (!ReadAddressRF2[1] & (((\rf|Mux29~2_combout ))))

	.dataa(\rf|register4|Q [2]),
	.datab(ReadAddressRF2[1]),
	.datac(\rf|register3|Q [2]),
	.datad(\rf|Mux29~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux29~3 .lut_mask = 16'hBBC0;
defparam \rf|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N12
cycloneii_lcell_comb \rf|Mux29~4 (
// Equation(s):
// \rf|Mux29~4_combout  = (ReadAddressRF2[2] & (\rf|Mux29~1_combout )) # (!ReadAddressRF2[2] & ((\rf|Mux29~3_combout )))

	.dataa(ReadAddressRF2[2]),
	.datab(vcc),
	.datac(\rf|Mux29~1_combout ),
	.datad(\rf|Mux29~3_combout ),
	.cin(gnd),
	.combout(\rf|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux29~4 .lut_mask = 16'hF5A0;
defparam \rf|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N0
cycloneii_lcell_comb \mux1|Mux13~0 (
// Equation(s):
// \mux1|Mux13~0_combout  = (controlMux[0] & ((controlMux[1]) # ((\rf|Mux13~4_combout )))) # (!controlMux[0] & (!controlMux[1] & (\rf|Mux29~4_combout )))

	.dataa(controlMux[0]),
	.datab(controlMux[1]),
	.datac(\rf|Mux29~4_combout ),
	.datad(\rf|Mux13~4_combout ),
	.cin(gnd),
	.combout(\mux1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux13~0 .lut_mask = 16'hBA98;
defparam \mux1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N30
cycloneii_lcell_comb \mux1|Mux13~1 (
// Equation(s):
// \mux1|Mux13~1_combout  = (controlMux[1] & ((\mux1|Mux13~0_combout  & ((\regALU|Q [2]))) # (!\mux1|Mux13~0_combout  & (\DataIn~combout [2])))) # (!controlMux[1] & (((\mux1|Mux13~0_combout ))))

	.dataa(\DataIn~combout [2]),
	.datab(controlMux[1]),
	.datac(\regALU|Q [2]),
	.datad(\mux1|Mux13~0_combout ),
	.cin(gnd),
	.combout(\mux1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux13~1 .lut_mask = 16'hF388;
defparam \mux1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y30_N5
cycloneii_lcell_ff \rf|PC|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|PC|Q[2]~21_combout ),
	.sdata(\mux1|Mux13~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\rf|comb~3_combout ),
	.ena(\rf|PC|Q[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|PC|Q [2]));

// Location: LCCOMB_X29_Y30_N6
cycloneii_lcell_comb \rf|PC|Q[3]~23 (
// Equation(s):
// \rf|PC|Q[3]~23_combout  = (\rf|PC|Q [3] & (!\rf|PC|Q[2]~22 )) # (!\rf|PC|Q [3] & ((\rf|PC|Q[2]~22 ) # (GND)))
// \rf|PC|Q[3]~24  = CARRY((!\rf|PC|Q[2]~22 ) # (!\rf|PC|Q [3]))

	.dataa(\rf|PC|Q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\rf|PC|Q[2]~22 ),
	.combout(\rf|PC|Q[3]~23_combout ),
	.cout(\rf|PC|Q[3]~24 ));
// synopsys translate_off
defparam \rf|PC|Q[3]~23 .lut_mask = 16'h5A5F;
defparam \rf|PC|Q[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N8
cycloneii_lcell_comb \rf|PC|Q[4]~25 (
// Equation(s):
// \rf|PC|Q[4]~25_combout  = (\rf|PC|Q [4] & (\rf|PC|Q[3]~24  $ (GND))) # (!\rf|PC|Q [4] & (!\rf|PC|Q[3]~24  & VCC))
// \rf|PC|Q[4]~26  = CARRY((\rf|PC|Q [4] & !\rf|PC|Q[3]~24 ))

	.dataa(vcc),
	.datab(\rf|PC|Q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\rf|PC|Q[3]~24 ),
	.combout(\rf|PC|Q[4]~25_combout ),
	.cout(\rf|PC|Q[4]~26 ));
// synopsys translate_off
defparam \rf|PC|Q[4]~25 .lut_mask = 16'hC30C;
defparam \rf|PC|Q[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N0
cycloneii_lcell_comb \rf|register4|Q[4]~feeder (
// Equation(s):
// \rf|register4|Q[4]~feeder_combout  = \mux1|Mux11~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux11~1_combout ),
	.cin(gnd),
	.combout(\rf|register4|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|register4|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \rf|register4|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N1
cycloneii_lcell_ff \rf|register4|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|register4|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register4|Q [4]));

// Location: LCCOMB_X34_Y28_N28
cycloneii_lcell_comb \rf|register1|Q[4]~feeder (
// Equation(s):
// \rf|register1|Q[4]~feeder_combout  = \mux1|Mux11~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux11~1_combout ),
	.cin(gnd),
	.combout(\rf|register1|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|register1|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \rf|register1|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N29
cycloneii_lcell_ff \rf|register1|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|register1|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register1|Q [4]));

// Location: LCFF_X33_Y28_N13
cycloneii_lcell_ff \rf|register2|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux11~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register2|Q [4]));

// Location: LCCOMB_X33_Y28_N12
cycloneii_lcell_comb \rf|Mux27~2 (
// Equation(s):
// \rf|Mux27~2_combout  = (ReadAddressRF2[1] & (((ReadAddressRF2[0])))) # (!ReadAddressRF2[1] & ((ReadAddressRF2[0] & ((\rf|register2|Q [4]))) # (!ReadAddressRF2[0] & (\rf|register1|Q [4]))))

	.dataa(ReadAddressRF2[1]),
	.datab(\rf|register1|Q [4]),
	.datac(\rf|register2|Q [4]),
	.datad(ReadAddressRF2[0]),
	.cin(gnd),
	.combout(\rf|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux27~2 .lut_mask = 16'hFA44;
defparam \rf|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N2
cycloneii_lcell_comb \rf|Mux27~3 (
// Equation(s):
// \rf|Mux27~3_combout  = (ReadAddressRF2[1] & ((\rf|Mux27~2_combout  & ((\rf|register4|Q [4]))) # (!\rf|Mux27~2_combout  & (\rf|register3|Q [4])))) # (!ReadAddressRF2[1] & (((\rf|Mux27~2_combout ))))

	.dataa(\rf|register3|Q [4]),
	.datab(ReadAddressRF2[1]),
	.datac(\rf|register4|Q [4]),
	.datad(\rf|Mux27~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux27~3 .lut_mask = 16'hF388;
defparam \rf|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N13
cycloneii_lcell_ff \rf|register6|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux11~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register6|Q [4]));

// Location: LCFF_X34_Y30_N15
cycloneii_lcell_ff \rf|register5|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux11~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register5|Q [4]));

// Location: LCCOMB_X34_Y30_N30
cycloneii_lcell_comb \rf|Mux27~0 (
// Equation(s):
// \rf|Mux27~0_combout  = (ReadAddressRF2[0] & (((ReadAddressRF2[1])))) # (!ReadAddressRF2[0] & ((ReadAddressRF2[1] & (\rf|register7|Q [4])) # (!ReadAddressRF2[1] & ((\rf|register5|Q [4])))))

	.dataa(\rf|register7|Q [4]),
	.datab(\rf|register5|Q [4]),
	.datac(ReadAddressRF2[0]),
	.datad(ReadAddressRF2[1]),
	.cin(gnd),
	.combout(\rf|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux27~0 .lut_mask = 16'hFA0C;
defparam \rf|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N18
cycloneii_lcell_comb \rf|Mux27~1 (
// Equation(s):
// \rf|Mux27~1_combout  = (ReadAddressRF2[0] & ((\rf|Mux27~0_combout  & (\rf|PC|Q [4])) # (!\rf|Mux27~0_combout  & ((\rf|register6|Q [4]))))) # (!ReadAddressRF2[0] & (((\rf|Mux27~0_combout ))))

	.dataa(ReadAddressRF2[0]),
	.datab(\rf|PC|Q [4]),
	.datac(\rf|register6|Q [4]),
	.datad(\rf|Mux27~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux27~1 .lut_mask = 16'hDDA0;
defparam \rf|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N16
cycloneii_lcell_comb \rf|Mux27~4 (
// Equation(s):
// \rf|Mux27~4_combout  = (ReadAddressRF2[2] & ((\rf|Mux27~1_combout ))) # (!ReadAddressRF2[2] & (\rf|Mux27~3_combout ))

	.dataa(ReadAddressRF2[2]),
	.datab(vcc),
	.datac(\rf|Mux27~3_combout ),
	.datad(\rf|Mux27~1_combout ),
	.cin(gnd),
	.combout(\rf|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux27~4 .lut_mask = 16'hFA50;
defparam \rf|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N11
cycloneii_lcell_ff \rf|register3|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux11~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register3|Q [4]));

// Location: LCCOMB_X34_Y28_N26
cycloneii_lcell_comb \rf|Mux11~2 (
// Equation(s):
// \rf|Mux11~2_combout  = (ReadAddressRF1[1] & (((ReadAddressRF1[0])))) # (!ReadAddressRF1[1] & ((ReadAddressRF1[0] & (\rf|register2|Q [4])) # (!ReadAddressRF1[0] & ((\rf|register1|Q [4])))))

	.dataa(\rf|register2|Q [4]),
	.datab(ReadAddressRF1[1]),
	.datac(\rf|register1|Q [4]),
	.datad(ReadAddressRF1[0]),
	.cin(gnd),
	.combout(\rf|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux11~2 .lut_mask = 16'hEE30;
defparam \rf|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N10
cycloneii_lcell_comb \rf|Mux11~3 (
// Equation(s):
// \rf|Mux11~3_combout  = (ReadAddressRF1[1] & ((\rf|Mux11~2_combout  & (\rf|register4|Q [4])) # (!\rf|Mux11~2_combout  & ((\rf|register3|Q [4]))))) # (!ReadAddressRF1[1] & (((\rf|Mux11~2_combout ))))

	.dataa(ReadAddressRF1[1]),
	.datab(\rf|register4|Q [4]),
	.datac(\rf|register3|Q [4]),
	.datad(\rf|Mux11~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux11~3 .lut_mask = 16'hDDA0;
defparam \rf|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y30_N9
cycloneii_lcell_ff \rf|register7|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux11~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register7|Q [4]));

// Location: LCCOMB_X34_Y30_N20
cycloneii_lcell_comb \rf|Mux11~0 (
// Equation(s):
// \rf|Mux11~0_combout  = (ReadAddressRF1[0] & (((ReadAddressRF1[1])))) # (!ReadAddressRF1[0] & ((ReadAddressRF1[1] & ((\rf|register7|Q [4]))) # (!ReadAddressRF1[1] & (\rf|register5|Q [4]))))

	.dataa(ReadAddressRF1[0]),
	.datab(\rf|register5|Q [4]),
	.datac(\rf|register7|Q [4]),
	.datad(ReadAddressRF1[1]),
	.cin(gnd),
	.combout(\rf|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux11~0 .lut_mask = 16'hFA44;
defparam \rf|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N10
cycloneii_lcell_comb \rf|Mux11~1 (
// Equation(s):
// \rf|Mux11~1_combout  = (ReadAddressRF1[0] & ((\rf|Mux11~0_combout  & ((\rf|PC|Q [4]))) # (!\rf|Mux11~0_combout  & (\rf|register6|Q [4])))) # (!ReadAddressRF1[0] & (((\rf|Mux11~0_combout ))))

	.dataa(\rf|register6|Q [4]),
	.datab(ReadAddressRF1[0]),
	.datac(\rf|PC|Q [4]),
	.datad(\rf|Mux11~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux11~1 .lut_mask = 16'hF388;
defparam \rf|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N4
cycloneii_lcell_comb \alu1|result~56 (
// Equation(s):
// \alu1|result~56_combout  = (\rf|Mux27~4_combout ) # ((ReadAddressRF1[2] & ((\rf|Mux11~1_combout ))) # (!ReadAddressRF1[2] & (\rf|Mux11~3_combout )))

	.dataa(ReadAddressRF1[2]),
	.datab(\rf|Mux11~3_combout ),
	.datac(\rf|Mux27~4_combout ),
	.datad(\rf|Mux11~1_combout ),
	.cin(gnd),
	.combout(\alu1|result~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|result~56 .lut_mask = 16'hFEF4;
defparam \alu1|result~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N10
cycloneii_lcell_comb \rf|Mux11~4 (
// Equation(s):
// \rf|Mux11~4_combout  = (ReadAddressRF1[2] & ((\rf|Mux11~1_combout ))) # (!ReadAddressRF1[2] & (\rf|Mux11~3_combout ))

	.dataa(vcc),
	.datab(ReadAddressRF1[2]),
	.datac(\rf|Mux11~3_combout ),
	.datad(\rf|Mux11~1_combout ),
	.cin(gnd),
	.combout(\rf|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux11~4 .lut_mask = 16'hFC30;
defparam \rf|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N6
cycloneii_lcell_comb \alu1|Add0~6 (
// Equation(s):
// \alu1|Add0~6_combout  = (\rf|Mux28~4_combout  & ((\rf|Mux12~4_combout  & (\alu1|Add0~5  & VCC)) # (!\rf|Mux12~4_combout  & (!\alu1|Add0~5 )))) # (!\rf|Mux28~4_combout  & ((\rf|Mux12~4_combout  & (!\alu1|Add0~5 )) # (!\rf|Mux12~4_combout  & ((\alu1|Add0~5 
// ) # (GND)))))
// \alu1|Add0~7  = CARRY((\rf|Mux28~4_combout  & (!\rf|Mux12~4_combout  & !\alu1|Add0~5 )) # (!\rf|Mux28~4_combout  & ((!\alu1|Add0~5 ) # (!\rf|Mux12~4_combout ))))

	.dataa(\rf|Mux28~4_combout ),
	.datab(\rf|Mux12~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~5 ),
	.combout(\alu1|Add0~6_combout ),
	.cout(\alu1|Add0~7 ));
// synopsys translate_off
defparam \alu1|Add0~6 .lut_mask = 16'h9617;
defparam \alu1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y30_N7
cycloneii_lcell_ff \rf|PC|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|PC|Q[3]~23_combout ),
	.sdata(\mux1|Mux12~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\rf|comb~3_combout ),
	.ena(\rf|PC|Q[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|PC|Q [3]));

// Location: LCFF_X31_Y29_N1
cycloneii_lcell_ff \rf|register7|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux12~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register7|Q [3]));

// Location: LCFF_X31_Y29_N19
cycloneii_lcell_ff \rf|register5|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux12~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register5|Q [3]));

// Location: LCCOMB_X31_Y29_N18
cycloneii_lcell_comb \rf|Mux12~0 (
// Equation(s):
// \rf|Mux12~0_combout  = (ReadAddressRF1[1] & ((\rf|register7|Q [3]) # ((ReadAddressRF1[0])))) # (!ReadAddressRF1[1] & (((\rf|register5|Q [3] & !ReadAddressRF1[0]))))

	.dataa(ReadAddressRF1[1]),
	.datab(\rf|register7|Q [3]),
	.datac(\rf|register5|Q [3]),
	.datad(ReadAddressRF1[0]),
	.cin(gnd),
	.combout(\rf|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux12~0 .lut_mask = 16'hAAD8;
defparam \rf|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N8
cycloneii_lcell_comb \rf|Mux12~1 (
// Equation(s):
// \rf|Mux12~1_combout  = (ReadAddressRF1[0] & ((\rf|Mux12~0_combout  & ((\rf|PC|Q [3]))) # (!\rf|Mux12~0_combout  & (\rf|register6|Q [3])))) # (!ReadAddressRF1[0] & (((\rf|Mux12~0_combout ))))

	.dataa(\rf|register6|Q [3]),
	.datab(ReadAddressRF1[0]),
	.datac(\rf|PC|Q [3]),
	.datad(\rf|Mux12~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux12~1 .lut_mask = 16'hF388;
defparam \rf|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N6
cycloneii_lcell_comb \rf|register1|Q[3]~feeder (
// Equation(s):
// \rf|register1|Q[3]~feeder_combout  = \mux1|Mux12~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux12~1_combout ),
	.cin(gnd),
	.combout(\rf|register1|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|register1|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \rf|register1|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N7
cycloneii_lcell_ff \rf|register1|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|register1|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register1|Q [3]));

// Location: LCCOMB_X33_Y28_N14
cycloneii_lcell_comb \rf|Mux28~2 (
// Equation(s):
// \rf|Mux28~2_combout  = (ReadAddressRF2[1] & (ReadAddressRF2[0])) # (!ReadAddressRF2[1] & ((ReadAddressRF2[0] & (\rf|register2|Q [3])) # (!ReadAddressRF2[0] & ((\rf|register1|Q [3])))))

	.dataa(ReadAddressRF2[1]),
	.datab(ReadAddressRF2[0]),
	.datac(\rf|register2|Q [3]),
	.datad(\rf|register1|Q [3]),
	.cin(gnd),
	.combout(\rf|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux28~2 .lut_mask = 16'hD9C8;
defparam \rf|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N21
cycloneii_lcell_ff \rf|register4|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux12~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register4|Q [3]));

// Location: LCFF_X33_Y28_N17
cycloneii_lcell_ff \rf|register3|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux12~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register3|Q [3]));

// Location: LCCOMB_X32_Y28_N20
cycloneii_lcell_comb \rf|Mux28~3 (
// Equation(s):
// \rf|Mux28~3_combout  = (ReadAddressRF2[1] & ((\rf|Mux28~2_combout  & (\rf|register4|Q [3])) # (!\rf|Mux28~2_combout  & ((\rf|register3|Q [3]))))) # (!ReadAddressRF2[1] & (\rf|Mux28~2_combout ))

	.dataa(ReadAddressRF2[1]),
	.datab(\rf|Mux28~2_combout ),
	.datac(\rf|register4|Q [3]),
	.datad(\rf|register3|Q [3]),
	.cin(gnd),
	.combout(\rf|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux28~3 .lut_mask = 16'hE6C4;
defparam \rf|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N6
cycloneii_lcell_comb \rf|register6|Q[3]~feeder (
// Equation(s):
// \rf|register6|Q[3]~feeder_combout  = \mux1|Mux12~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux12~1_combout ),
	.cin(gnd),
	.combout(\rf|register6|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|register6|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \rf|register6|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N7
cycloneii_lcell_ff \rf|register6|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|register6|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register6|Q [3]));

// Location: LCCOMB_X31_Y29_N0
cycloneii_lcell_comb \rf|Mux28~0 (
// Equation(s):
// \rf|Mux28~0_combout  = (ReadAddressRF2[1] & (((\rf|register7|Q [3]) # (ReadAddressRF2[0])))) # (!ReadAddressRF2[1] & (\rf|register5|Q [3] & ((!ReadAddressRF2[0]))))

	.dataa(ReadAddressRF2[1]),
	.datab(\rf|register5|Q [3]),
	.datac(\rf|register7|Q [3]),
	.datad(ReadAddressRF2[0]),
	.cin(gnd),
	.combout(\rf|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux28~0 .lut_mask = 16'hAAE4;
defparam \rf|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N18
cycloneii_lcell_comb \rf|Mux28~1 (
// Equation(s):
// \rf|Mux28~1_combout  = (ReadAddressRF2[0] & ((\rf|Mux28~0_combout  & ((\rf|PC|Q [3]))) # (!\rf|Mux28~0_combout  & (\rf|register6|Q [3])))) # (!ReadAddressRF2[0] & (((\rf|Mux28~0_combout ))))

	.dataa(ReadAddressRF2[0]),
	.datab(\rf|register6|Q [3]),
	.datac(\rf|PC|Q [3]),
	.datad(\rf|Mux28~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux28~1 .lut_mask = 16'hF588;
defparam \rf|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N26
cycloneii_lcell_comb \rf|Mux28~4 (
// Equation(s):
// \rf|Mux28~4_combout  = (ReadAddressRF2[2] & ((\rf|Mux28~1_combout ))) # (!ReadAddressRF2[2] & (\rf|Mux28~3_combout ))

	.dataa(ReadAddressRF2[2]),
	.datab(vcc),
	.datac(\rf|Mux28~3_combout ),
	.datad(\rf|Mux28~1_combout ),
	.cin(gnd),
	.combout(\rf|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux28~4 .lut_mask = 16'hFA50;
defparam \rf|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N12
cycloneii_lcell_comb \alu1|result~55 (
// Equation(s):
// \alu1|result~55_combout  = (\rf|Mux28~4_combout  & ((ReadAddressRF1[2] & (\rf|Mux12~1_combout )) # (!ReadAddressRF1[2] & ((\rf|Mux12~3_combout )))))

	.dataa(ReadAddressRF1[2]),
	.datab(\rf|Mux12~1_combout ),
	.datac(\rf|Mux12~3_combout ),
	.datad(\rf|Mux28~4_combout ),
	.cin(gnd),
	.combout(\alu1|result~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|result~55 .lut_mask = 16'hD800;
defparam \alu1|result~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N6
cycloneii_lcell_comb \alu1|Mux12~0 (
// Equation(s):
// \alu1|Mux12~0_combout  = (controlAlu[1] & ((controlAlu[0]) # ((\alu1|result~55_combout )))) # (!controlAlu[1] & (!controlAlu[0] & (\alu1|Add0~6_combout )))

	.dataa(controlAlu[1]),
	.datab(controlAlu[0]),
	.datac(\alu1|Add0~6_combout ),
	.datad(\alu1|result~55_combout ),
	.cin(gnd),
	.combout(\alu1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux12~0 .lut_mask = 16'hBA98;
defparam \alu1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N28
cycloneii_lcell_comb \alu1|Mux12~1 (
// Equation(s):
// \alu1|Mux12~1_combout  = (controlAlu[0] & ((\rf|Mux12~4_combout  & ((!\alu1|Mux12~0_combout ))) # (!\rf|Mux12~4_combout  & ((\rf|Mux28~4_combout ) # (\alu1|Mux12~0_combout ))))) # (!controlAlu[0] & (((\alu1|Mux12~0_combout ))))

	.dataa(\rf|Mux28~4_combout ),
	.datab(controlAlu[0]),
	.datac(\rf|Mux12~4_combout ),
	.datad(\alu1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux12~1 .lut_mask = 16'h3FC8;
defparam \alu1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N29
cycloneii_lcell_ff \regALU|Q[3] (
	.clk(\Clock~combout ),
	.datain(\alu1|Mux12~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegALU~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regALU|Q [3]));

// Location: LCCOMB_X33_Y29_N14
cycloneii_lcell_comb \mux1|Mux12~0 (
// Equation(s):
// \mux1|Mux12~0_combout  = (controlMux[0] & (controlMux[1])) # (!controlMux[0] & ((controlMux[1] & (\DataIn~combout [3])) # (!controlMux[1] & ((\rf|Mux28~4_combout )))))

	.dataa(controlMux[0]),
	.datab(controlMux[1]),
	.datac(\DataIn~combout [3]),
	.datad(\rf|Mux28~4_combout ),
	.cin(gnd),
	.combout(\mux1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux12~0 .lut_mask = 16'hD9C8;
defparam \mux1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N0
cycloneii_lcell_comb \mux1|Mux12~1 (
// Equation(s):
// \mux1|Mux12~1_combout  = (controlMux[0] & ((\mux1|Mux12~0_combout  & (\regALU|Q [3])) # (!\mux1|Mux12~0_combout  & ((\rf|Mux12~4_combout ))))) # (!controlMux[0] & (((\mux1|Mux12~0_combout ))))

	.dataa(controlMux[0]),
	.datab(\regALU|Q [3]),
	.datac(\mux1|Mux12~0_combout ),
	.datad(\rf|Mux12~4_combout ),
	.cin(gnd),
	.combout(\mux1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux12~1 .lut_mask = 16'hDAD0;
defparam \mux1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N15
cycloneii_lcell_ff \rf|register2|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux12~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register2|Q [3]));

// Location: LCCOMB_X33_Y28_N8
cycloneii_lcell_comb \rf|Mux12~2 (
// Equation(s):
// \rf|Mux12~2_combout  = (ReadAddressRF1[1] & (((ReadAddressRF1[0])))) # (!ReadAddressRF1[1] & ((ReadAddressRF1[0] & ((\rf|register2|Q [3]))) # (!ReadAddressRF1[0] & (\rf|register1|Q [3]))))

	.dataa(\rf|register1|Q [3]),
	.datab(\rf|register2|Q [3]),
	.datac(ReadAddressRF1[1]),
	.datad(ReadAddressRF1[0]),
	.cin(gnd),
	.combout(\rf|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux12~2 .lut_mask = 16'hFC0A;
defparam \rf|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N16
cycloneii_lcell_comb \rf|Mux12~3 (
// Equation(s):
// \rf|Mux12~3_combout  = (ReadAddressRF1[1] & ((\rf|Mux12~2_combout  & ((\rf|register4|Q [3]))) # (!\rf|Mux12~2_combout  & (\rf|register3|Q [3])))) # (!ReadAddressRF1[1] & (\rf|Mux12~2_combout ))

	.dataa(ReadAddressRF1[1]),
	.datab(\rf|Mux12~2_combout ),
	.datac(\rf|register3|Q [3]),
	.datad(\rf|register4|Q [3]),
	.cin(gnd),
	.combout(\rf|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux12~3 .lut_mask = 16'hEC64;
defparam \rf|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N8
cycloneii_lcell_comb \rf|Mux12~4 (
// Equation(s):
// \rf|Mux12~4_combout  = (ReadAddressRF1[2] & ((\rf|Mux12~1_combout ))) # (!ReadAddressRF1[2] & (\rf|Mux12~3_combout ))

	.dataa(vcc),
	.datab(ReadAddressRF1[2]),
	.datac(\rf|Mux12~3_combout ),
	.datad(\rf|Mux12~1_combout ),
	.cin(gnd),
	.combout(\rf|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux12~4 .lut_mask = 16'hFC30;
defparam \rf|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N8
cycloneii_lcell_comb \alu1|Add0~8 (
// Equation(s):
// \alu1|Add0~8_combout  = ((\rf|Mux27~4_combout  $ (\rf|Mux11~4_combout  $ (!\alu1|Add0~7 )))) # (GND)
// \alu1|Add0~9  = CARRY((\rf|Mux27~4_combout  & ((\rf|Mux11~4_combout ) # (!\alu1|Add0~7 ))) # (!\rf|Mux27~4_combout  & (\rf|Mux11~4_combout  & !\alu1|Add0~7 )))

	.dataa(\rf|Mux27~4_combout ),
	.datab(\rf|Mux11~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~7 ),
	.combout(\alu1|Add0~8_combout ),
	.cout(\alu1|Add0~9 ));
// synopsys translate_off
defparam \alu1|Add0~8 .lut_mask = 16'h698E;
defparam \alu1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N30
cycloneii_lcell_comb \alu1|Mux11~0 (
// Equation(s):
// \alu1|Mux11~0_combout  = (controlAlu[1] & (controlAlu[0])) # (!controlAlu[1] & ((controlAlu[0] & (\alu1|result~56_combout )) # (!controlAlu[0] & ((\alu1|Add0~8_combout )))))

	.dataa(controlAlu[1]),
	.datab(controlAlu[0]),
	.datac(\alu1|result~56_combout ),
	.datad(\alu1|Add0~8_combout ),
	.cin(gnd),
	.combout(\alu1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux11~0 .lut_mask = 16'hD9C8;
defparam \alu1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N16
cycloneii_lcell_comb \alu1|Mux11~1 (
// Equation(s):
// \alu1|Mux11~1_combout  = (\rf|Mux11~4_combout  & ((controlAlu[1] & (\rf|Mux27~4_combout  & !\alu1|Mux11~0_combout )) # (!controlAlu[1] & ((\alu1|Mux11~0_combout ))))) # (!\rf|Mux11~4_combout  & (((\alu1|Mux11~0_combout ))))

	.dataa(\rf|Mux11~4_combout ),
	.datab(controlAlu[1]),
	.datac(\rf|Mux27~4_combout ),
	.datad(\alu1|Mux11~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux11~1 .lut_mask = 16'h7780;
defparam \alu1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N17
cycloneii_lcell_ff \regALU|Q[4] (
	.clk(\Clock~combout ),
	.datain(\alu1|Mux11~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegALU~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regALU|Q [4]));

// Location: LCCOMB_X33_Y30_N0
cycloneii_lcell_comb \mux1|Mux11~0 (
// Equation(s):
// \mux1|Mux11~0_combout  = (controlMux[1] & (controlMux[0])) # (!controlMux[1] & ((controlMux[0] & (\rf|Mux11~4_combout )) # (!controlMux[0] & ((\rf|Mux27~4_combout )))))

	.dataa(controlMux[1]),
	.datab(controlMux[0]),
	.datac(\rf|Mux11~4_combout ),
	.datad(\rf|Mux27~4_combout ),
	.cin(gnd),
	.combout(\mux1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux11~0 .lut_mask = 16'hD9C8;
defparam \mux1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N4
cycloneii_lcell_comb \mux1|Mux11~1 (
// Equation(s):
// \mux1|Mux11~1_combout  = (controlMux[1] & ((\mux1|Mux11~0_combout  & (\regALU|Q [4])) # (!\mux1|Mux11~0_combout  & ((\DataIn~combout [4]))))) # (!controlMux[1] & (((\mux1|Mux11~0_combout ))))

	.dataa(controlMux[1]),
	.datab(\regALU|Q [4]),
	.datac(\DataIn~combout [4]),
	.datad(\mux1|Mux11~0_combout ),
	.cin(gnd),
	.combout(\mux1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux11~1 .lut_mask = 16'hDDA0;
defparam \mux1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y30_N9
cycloneii_lcell_ff \rf|PC|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|PC|Q[4]~25_combout ),
	.sdata(\mux1|Mux11~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\rf|comb~3_combout ),
	.ena(\rf|PC|Q[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|PC|Q [4]));

// Location: LCCOMB_X29_Y30_N10
cycloneii_lcell_comb \rf|PC|Q[5]~27 (
// Equation(s):
// \rf|PC|Q[5]~27_combout  = (\rf|PC|Q [5] & (!\rf|PC|Q[4]~26 )) # (!\rf|PC|Q [5] & ((\rf|PC|Q[4]~26 ) # (GND)))
// \rf|PC|Q[5]~28  = CARRY((!\rf|PC|Q[4]~26 ) # (!\rf|PC|Q [5]))

	.dataa(\rf|PC|Q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\rf|PC|Q[4]~26 ),
	.combout(\rf|PC|Q[5]~27_combout ),
	.cout(\rf|PC|Q[5]~28 ));
// synopsys translate_off
defparam \rf|PC|Q[5]~27 .lut_mask = 16'h5A5F;
defparam \rf|PC|Q[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N12
cycloneii_lcell_comb \rf|PC|Q[6]~29 (
// Equation(s):
// \rf|PC|Q[6]~29_combout  = (\rf|PC|Q [6] & (\rf|PC|Q[5]~28  $ (GND))) # (!\rf|PC|Q [6] & (!\rf|PC|Q[5]~28  & VCC))
// \rf|PC|Q[6]~30  = CARRY((\rf|PC|Q [6] & !\rf|PC|Q[5]~28 ))

	.dataa(\rf|PC|Q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\rf|PC|Q[5]~28 ),
	.combout(\rf|PC|Q[6]~29_combout ),
	.cout(\rf|PC|Q[6]~30 ));
// synopsys translate_off
defparam \rf|PC|Q[6]~29 .lut_mask = 16'hA50A;
defparam \rf|PC|Q[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N14
cycloneii_lcell_comb \rf|PC|Q[7]~31 (
// Equation(s):
// \rf|PC|Q[7]~31_combout  = (\rf|PC|Q [7] & (!\rf|PC|Q[6]~30 )) # (!\rf|PC|Q [7] & ((\rf|PC|Q[6]~30 ) # (GND)))
// \rf|PC|Q[7]~32  = CARRY((!\rf|PC|Q[6]~30 ) # (!\rf|PC|Q [7]))

	.dataa(vcc),
	.datab(\rf|PC|Q [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\rf|PC|Q[6]~30 ),
	.combout(\rf|PC|Q[7]~31_combout ),
	.cout(\rf|PC|Q[7]~32 ));
// synopsys translate_off
defparam \rf|PC|Q[7]~31 .lut_mask = 16'h3C3F;
defparam \rf|PC|Q[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y27_N13
cycloneii_lcell_ff \rf|register4|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux8~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register4|Q [7]));

// Location: LCCOMB_X34_Y27_N14
cycloneii_lcell_comb \rf|register1|Q[7]~feeder (
// Equation(s):
// \rf|register1|Q[7]~feeder_combout  = \mux1|Mux8~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\rf|register1|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|register1|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \rf|register1|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N15
cycloneii_lcell_ff \rf|register1|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|register1|Q[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register1|Q [7]));

// Location: LCCOMB_X34_Y27_N6
cycloneii_lcell_comb \rf|Mux24~2 (
// Equation(s):
// \rf|Mux24~2_combout  = (ReadAddressRF2[0] & ((\rf|register2|Q [7]) # ((ReadAddressRF2[1])))) # (!ReadAddressRF2[0] & (((\rf|register1|Q [7] & !ReadAddressRF2[1]))))

	.dataa(\rf|register2|Q [7]),
	.datab(\rf|register1|Q [7]),
	.datac(ReadAddressRF2[0]),
	.datad(ReadAddressRF2[1]),
	.cin(gnd),
	.combout(\rf|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux24~2 .lut_mask = 16'hF0AC;
defparam \rf|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N12
cycloneii_lcell_comb \rf|Mux24~3 (
// Equation(s):
// \rf|Mux24~3_combout  = (ReadAddressRF2[1] & ((\rf|Mux24~2_combout  & ((\rf|register4|Q [7]))) # (!\rf|Mux24~2_combout  & (\rf|register3|Q [7])))) # (!ReadAddressRF2[1] & (((\rf|Mux24~2_combout ))))

	.dataa(\rf|register3|Q [7]),
	.datab(ReadAddressRF2[1]),
	.datac(\rf|register4|Q [7]),
	.datad(\rf|Mux24~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux24~3 .lut_mask = 16'hF388;
defparam \rf|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N27
cycloneii_lcell_ff \rf|register5|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux8~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register5|Q [7]));

// Location: LCFF_X31_Y29_N5
cycloneii_lcell_ff \rf|register7|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux8~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register7|Q [7]));

// Location: LCCOMB_X31_Y29_N4
cycloneii_lcell_comb \rf|Mux24~0 (
// Equation(s):
// \rf|Mux24~0_combout  = (ReadAddressRF2[1] & (((\rf|register7|Q [7]) # (ReadAddressRF2[0])))) # (!ReadAddressRF2[1] & (\rf|register5|Q [7] & ((!ReadAddressRF2[0]))))

	.dataa(ReadAddressRF2[1]),
	.datab(\rf|register5|Q [7]),
	.datac(\rf|register7|Q [7]),
	.datad(ReadAddressRF2[0]),
	.cin(gnd),
	.combout(\rf|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux24~0 .lut_mask = 16'hAAE4;
defparam \rf|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N12
cycloneii_lcell_comb \rf|Mux24~1 (
// Equation(s):
// \rf|Mux24~1_combout  = (ReadAddressRF2[0] & ((\rf|Mux24~0_combout  & ((\rf|PC|Q [7]))) # (!\rf|Mux24~0_combout  & (\rf|register6|Q [7])))) # (!ReadAddressRF2[0] & (((\rf|Mux24~0_combout ))))

	.dataa(\rf|register6|Q [7]),
	.datab(\rf|PC|Q [7]),
	.datac(ReadAddressRF2[0]),
	.datad(\rf|Mux24~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux24~1 .lut_mask = 16'hCFA0;
defparam \rf|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N10
cycloneii_lcell_comb \rf|Mux24~4 (
// Equation(s):
// \rf|Mux24~4_combout  = (ReadAddressRF2[2] & ((\rf|Mux24~1_combout ))) # (!ReadAddressRF2[2] & (\rf|Mux24~3_combout ))

	.dataa(vcc),
	.datab(ReadAddressRF2[2]),
	.datac(\rf|Mux24~3_combout ),
	.datad(\rf|Mux24~1_combout ),
	.cin(gnd),
	.combout(\rf|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux24~4 .lut_mask = 16'hFC30;
defparam \rf|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N27
cycloneii_lcell_ff \rf|register3|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux8~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register3|Q [7]));

// Location: LCCOMB_X34_Y27_N4
cycloneii_lcell_comb \rf|Mux8~2 (
// Equation(s):
// \rf|Mux8~2_combout  = (ReadAddressRF1[1] & (((ReadAddressRF1[0])))) # (!ReadAddressRF1[1] & ((ReadAddressRF1[0] & (\rf|register2|Q [7])) # (!ReadAddressRF1[0] & ((\rf|register1|Q [7])))))

	.dataa(\rf|register2|Q [7]),
	.datab(ReadAddressRF1[1]),
	.datac(\rf|register1|Q [7]),
	.datad(ReadAddressRF1[0]),
	.cin(gnd),
	.combout(\rf|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux8~2 .lut_mask = 16'hEE30;
defparam \rf|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N26
cycloneii_lcell_comb \rf|Mux8~3 (
// Equation(s):
// \rf|Mux8~3_combout  = (ReadAddressRF1[1] & ((\rf|Mux8~2_combout  & (\rf|register4|Q [7])) # (!\rf|Mux8~2_combout  & ((\rf|register3|Q [7]))))) # (!ReadAddressRF1[1] & (((\rf|Mux8~2_combout ))))

	.dataa(ReadAddressRF1[1]),
	.datab(\rf|register4|Q [7]),
	.datac(\rf|register3|Q [7]),
	.datad(\rf|Mux8~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux8~3 .lut_mask = 16'hDDA0;
defparam \rf|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N4
cycloneii_lcell_comb \rf|register6|Q[7]~feeder (
// Equation(s):
// \rf|register6|Q[7]~feeder_combout  = \mux1|Mux8~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\rf|register6|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|register6|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \rf|register6|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N5
cycloneii_lcell_ff \rf|register6|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|register6|Q[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register6|Q [7]));

// Location: LCCOMB_X31_Y29_N26
cycloneii_lcell_comb \rf|Mux8~0 (
// Equation(s):
// \rf|Mux8~0_combout  = (ReadAddressRF1[1] & ((\rf|register7|Q [7]) # ((ReadAddressRF1[0])))) # (!ReadAddressRF1[1] & (((\rf|register5|Q [7] & !ReadAddressRF1[0]))))

	.dataa(ReadAddressRF1[1]),
	.datab(\rf|register7|Q [7]),
	.datac(\rf|register5|Q [7]),
	.datad(ReadAddressRF1[0]),
	.cin(gnd),
	.combout(\rf|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux8~0 .lut_mask = 16'hAAD8;
defparam \rf|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N18
cycloneii_lcell_comb \rf|Mux8~1 (
// Equation(s):
// \rf|Mux8~1_combout  = (ReadAddressRF1[0] & ((\rf|Mux8~0_combout  & (\rf|PC|Q [7])) # (!\rf|Mux8~0_combout  & ((\rf|register6|Q [7]))))) # (!ReadAddressRF1[0] & (((\rf|Mux8~0_combout ))))

	.dataa(\rf|PC|Q [7]),
	.datab(\rf|register6|Q [7]),
	.datac(ReadAddressRF1[0]),
	.datad(\rf|Mux8~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux8~1 .lut_mask = 16'hAFC0;
defparam \rf|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N24
cycloneii_lcell_comb \alu1|result~59 (
// Equation(s):
// \alu1|result~59_combout  = (\rf|Mux24~4_combout  & ((ReadAddressRF1[2] & ((\rf|Mux8~1_combout ))) # (!ReadAddressRF1[2] & (\rf|Mux8~3_combout ))))

	.dataa(ReadAddressRF1[2]),
	.datab(\rf|Mux24~4_combout ),
	.datac(\rf|Mux8~3_combout ),
	.datad(\rf|Mux8~1_combout ),
	.cin(gnd),
	.combout(\alu1|result~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|result~59 .lut_mask = 16'hC840;
defparam \alu1|result~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N2
cycloneii_lcell_comb \rf|Mux8~4 (
// Equation(s):
// \rf|Mux8~4_combout  = (ReadAddressRF1[2] & ((\rf|Mux8~1_combout ))) # (!ReadAddressRF1[2] & (\rf|Mux8~3_combout ))

	.dataa(vcc),
	.datab(ReadAddressRF1[2]),
	.datac(\rf|Mux8~3_combout ),
	.datad(\rf|Mux8~1_combout ),
	.cin(gnd),
	.combout(\rf|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux8~4 .lut_mask = 16'hFC30;
defparam \rf|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[6]));
// synopsys translate_off
defparam \DataIn[6]~I .input_async_reset = "none";
defparam \DataIn[6]~I .input_power_up = "low";
defparam \DataIn[6]~I .input_register_mode = "none";
defparam \DataIn[6]~I .input_sync_reset = "none";
defparam \DataIn[6]~I .oe_async_reset = "none";
defparam \DataIn[6]~I .oe_power_up = "low";
defparam \DataIn[6]~I .oe_register_mode = "none";
defparam \DataIn[6]~I .oe_sync_reset = "none";
defparam \DataIn[6]~I .operation_mode = "input";
defparam \DataIn[6]~I .output_async_reset = "none";
defparam \DataIn[6]~I .output_power_up = "low";
defparam \DataIn[6]~I .output_register_mode = "none";
defparam \DataIn[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X33_Y29_N25
cycloneii_lcell_ff \rf|register6|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux9~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register6|Q [6]));

// Location: LCFF_X31_Y29_N25
cycloneii_lcell_ff \rf|register7|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux9~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register7|Q [6]));

// Location: LCCOMB_X31_Y29_N24
cycloneii_lcell_comb \rf|Mux25~0 (
// Equation(s):
// \rf|Mux25~0_combout  = (ReadAddressRF2[1] & (((\rf|register7|Q [6]) # (ReadAddressRF2[0])))) # (!ReadAddressRF2[1] & (\rf|register5|Q [6] & ((!ReadAddressRF2[0]))))

	.dataa(\rf|register5|Q [6]),
	.datab(ReadAddressRF2[1]),
	.datac(\rf|register7|Q [6]),
	.datad(ReadAddressRF2[0]),
	.cin(gnd),
	.combout(\rf|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux25~0 .lut_mask = 16'hCCE2;
defparam \rf|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N14
cycloneii_lcell_comb \rf|Mux25~1 (
// Equation(s):
// \rf|Mux25~1_combout  = (ReadAddressRF2[0] & ((\rf|Mux25~0_combout  & ((\rf|PC|Q [6]))) # (!\rf|Mux25~0_combout  & (\rf|register6|Q [6])))) # (!ReadAddressRF2[0] & (((\rf|Mux25~0_combout ))))

	.dataa(ReadAddressRF2[0]),
	.datab(\rf|register6|Q [6]),
	.datac(\rf|PC|Q [6]),
	.datad(\rf|Mux25~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux25~1 .lut_mask = 16'hF588;
defparam \rf|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N24
cycloneii_lcell_comb \rf|register4|Q[6]~feeder (
// Equation(s):
// \rf|register4|Q[6]~feeder_combout  = \mux1|Mux9~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\rf|register4|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|register4|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \rf|register4|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y27_N25
cycloneii_lcell_ff \rf|register4|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|register4|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register4|Q [6]));

// Location: LCFF_X33_Y28_N1
cycloneii_lcell_ff \rf|register3|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux9~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register3|Q [6]));

// Location: LCCOMB_X33_Y27_N20
cycloneii_lcell_comb \rf|register1|Q[6]~feeder (
// Equation(s):
// \rf|register1|Q[6]~feeder_combout  = \mux1|Mux9~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\rf|register1|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|register1|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \rf|register1|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y27_N21
cycloneii_lcell_ff \rf|register1|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|register1|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register1|Q [6]));

// Location: LCCOMB_X33_Y28_N28
cycloneii_lcell_comb \rf|Mux25~2 (
// Equation(s):
// \rf|Mux25~2_combout  = (ReadAddressRF2[0] & ((\rf|register2|Q [6]) # ((ReadAddressRF2[1])))) # (!ReadAddressRF2[0] & (((!ReadAddressRF2[1] & \rf|register1|Q [6]))))

	.dataa(\rf|register2|Q [6]),
	.datab(ReadAddressRF2[0]),
	.datac(ReadAddressRF2[1]),
	.datad(\rf|register1|Q [6]),
	.cin(gnd),
	.combout(\rf|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux25~2 .lut_mask = 16'hCBC8;
defparam \rf|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N0
cycloneii_lcell_comb \rf|Mux25~3 (
// Equation(s):
// \rf|Mux25~3_combout  = (ReadAddressRF2[1] & ((\rf|Mux25~2_combout  & (\rf|register4|Q [6])) # (!\rf|Mux25~2_combout  & ((\rf|register3|Q [6]))))) # (!ReadAddressRF2[1] & (((\rf|Mux25~2_combout ))))

	.dataa(ReadAddressRF2[1]),
	.datab(\rf|register4|Q [6]),
	.datac(\rf|register3|Q [6]),
	.datad(\rf|Mux25~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux25~3 .lut_mask = 16'hDDA0;
defparam \rf|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N24
cycloneii_lcell_comb \rf|Mux25~4 (
// Equation(s):
// \rf|Mux25~4_combout  = (ReadAddressRF2[2] & (\rf|Mux25~1_combout )) # (!ReadAddressRF2[2] & ((\rf|Mux25~3_combout )))

	.dataa(ReadAddressRF2[2]),
	.datab(vcc),
	.datac(\rf|Mux25~1_combout ),
	.datad(\rf|Mux25~3_combout ),
	.cin(gnd),
	.combout(\rf|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux25~4 .lut_mask = 16'hF5A0;
defparam \rf|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N12
cycloneii_lcell_comb \mux1|Mux9~0 (
// Equation(s):
// \mux1|Mux9~0_combout  = (controlMux[0] & ((controlMux[1]) # ((\rf|Mux9~4_combout )))) # (!controlMux[0] & (!controlMux[1] & (\rf|Mux25~4_combout )))

	.dataa(controlMux[0]),
	.datab(controlMux[1]),
	.datac(\rf|Mux25~4_combout ),
	.datad(\rf|Mux9~4_combout ),
	.cin(gnd),
	.combout(\mux1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux9~0 .lut_mask = 16'hBA98;
defparam \mux1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N6
cycloneii_lcell_comb \mux1|Mux9~1 (
// Equation(s):
// \mux1|Mux9~1_combout  = (controlMux[1] & ((\mux1|Mux9~0_combout  & (\regALU|Q [6])) # (!\mux1|Mux9~0_combout  & ((\DataIn~combout [6]))))) # (!controlMux[1] & (((\mux1|Mux9~0_combout ))))

	.dataa(\regALU|Q [6]),
	.datab(controlMux[1]),
	.datac(\DataIn~combout [6]),
	.datad(\mux1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\mux1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux9~1 .lut_mask = 16'hBBC0;
defparam \mux1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y30_N13
cycloneii_lcell_ff \rf|PC|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|PC|Q[6]~29_combout ),
	.sdata(\mux1|Mux9~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\rf|comb~3_combout ),
	.ena(\rf|PC|Q[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|PC|Q [6]));

// Location: LCFF_X31_Y29_N7
cycloneii_lcell_ff \rf|register5|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux9~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register5|Q [6]));

// Location: LCCOMB_X31_Y29_N6
cycloneii_lcell_comb \rf|Mux9~0 (
// Equation(s):
// \rf|Mux9~0_combout  = (ReadAddressRF1[0] & (((ReadAddressRF1[1])))) # (!ReadAddressRF1[0] & ((ReadAddressRF1[1] & (\rf|register7|Q [6])) # (!ReadAddressRF1[1] & ((\rf|register5|Q [6])))))

	.dataa(ReadAddressRF1[0]),
	.datab(\rf|register7|Q [6]),
	.datac(\rf|register5|Q [6]),
	.datad(ReadAddressRF1[1]),
	.cin(gnd),
	.combout(\rf|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux9~0 .lut_mask = 16'hEE50;
defparam \rf|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N26
cycloneii_lcell_comb \rf|Mux9~1 (
// Equation(s):
// \rf|Mux9~1_combout  = (ReadAddressRF1[0] & ((\rf|Mux9~0_combout  & ((\rf|PC|Q [6]))) # (!\rf|Mux9~0_combout  & (\rf|register6|Q [6])))) # (!ReadAddressRF1[0] & (((\rf|Mux9~0_combout ))))

	.dataa(\rf|register6|Q [6]),
	.datab(\rf|PC|Q [6]),
	.datac(ReadAddressRF1[0]),
	.datad(\rf|Mux9~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux9~1 .lut_mask = 16'hCFA0;
defparam \rf|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N6
cycloneii_lcell_comb \rf|register2|Q[6]~feeder (
// Equation(s):
// \rf|register2|Q[6]~feeder_combout  = \mux1|Mux9~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\rf|register2|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|register2|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \rf|register2|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N7
cycloneii_lcell_ff \rf|register2|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|register2|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register2|Q [6]));

// Location: LCCOMB_X33_Y27_N18
cycloneii_lcell_comb \rf|Mux9~2 (
// Equation(s):
// \rf|Mux9~2_combout  = (ReadAddressRF1[0] & ((ReadAddressRF1[1]) # ((\rf|register2|Q [6])))) # (!ReadAddressRF1[0] & (!ReadAddressRF1[1] & (\rf|register1|Q [6])))

	.dataa(ReadAddressRF1[0]),
	.datab(ReadAddressRF1[1]),
	.datac(\rf|register1|Q [6]),
	.datad(\rf|register2|Q [6]),
	.cin(gnd),
	.combout(\rf|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux9~2 .lut_mask = 16'hBA98;
defparam \rf|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N10
cycloneii_lcell_comb \rf|Mux9~3 (
// Equation(s):
// \rf|Mux9~3_combout  = (ReadAddressRF1[1] & ((\rf|Mux9~2_combout  & (\rf|register4|Q [6])) # (!\rf|Mux9~2_combout  & ((\rf|register3|Q [6]))))) # (!ReadAddressRF1[1] & (((\rf|Mux9~2_combout ))))

	.dataa(\rf|register4|Q [6]),
	.datab(\rf|register3|Q [6]),
	.datac(ReadAddressRF1[1]),
	.datad(\rf|Mux9~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux9~3 .lut_mask = 16'hAFC0;
defparam \rf|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N22
cycloneii_lcell_comb \rf|Mux9~4 (
// Equation(s):
// \rf|Mux9~4_combout  = (ReadAddressRF1[2] & (\rf|Mux9~1_combout )) # (!ReadAddressRF1[2] & ((\rf|Mux9~3_combout )))

	.dataa(vcc),
	.datab(ReadAddressRF1[2]),
	.datac(\rf|Mux9~1_combout ),
	.datad(\rf|Mux9~3_combout ),
	.cin(gnd),
	.combout(\rf|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux9~4 .lut_mask = 16'hF3C0;
defparam \rf|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N20
cycloneii_lcell_comb \rf|register6|Q[5]~feeder (
// Equation(s):
// \rf|register6|Q[5]~feeder_combout  = \mux1|Mux10~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux10~1_combout ),
	.cin(gnd),
	.combout(\rf|register6|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|register6|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \rf|register6|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N21
cycloneii_lcell_ff \rf|register6|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|register6|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register6|Q [5]));

// Location: LCFF_X29_Y30_N11
cycloneii_lcell_ff \rf|PC|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|PC|Q[5]~27_combout ),
	.sdata(\mux1|Mux10~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\rf|comb~3_combout ),
	.ena(\rf|PC|Q[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|PC|Q [5]));

// Location: LCFF_X31_Y29_N3
cycloneii_lcell_ff \rf|register5|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux10~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register5|Q [5]));

// Location: LCFF_X31_Y29_N29
cycloneii_lcell_ff \rf|register7|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux10~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register7|Q [5]));

// Location: LCCOMB_X31_Y29_N28
cycloneii_lcell_comb \rf|Mux26~0 (
// Equation(s):
// \rf|Mux26~0_combout  = (ReadAddressRF2[1] & (((\rf|register7|Q [5]) # (ReadAddressRF2[0])))) # (!ReadAddressRF2[1] & (\rf|register5|Q [5] & ((!ReadAddressRF2[0]))))

	.dataa(ReadAddressRF2[1]),
	.datab(\rf|register5|Q [5]),
	.datac(\rf|register7|Q [5]),
	.datad(ReadAddressRF2[0]),
	.cin(gnd),
	.combout(\rf|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux26~0 .lut_mask = 16'hAAE4;
defparam \rf|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N4
cycloneii_lcell_comb \rf|Mux26~1 (
// Equation(s):
// \rf|Mux26~1_combout  = (ReadAddressRF2[0] & ((\rf|Mux26~0_combout  & ((\rf|PC|Q [5]))) # (!\rf|Mux26~0_combout  & (\rf|register6|Q [5])))) # (!ReadAddressRF2[0] & (((\rf|Mux26~0_combout ))))

	.dataa(ReadAddressRF2[0]),
	.datab(\rf|register6|Q [5]),
	.datac(\rf|PC|Q [5]),
	.datad(\rf|Mux26~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux26~1 .lut_mask = 16'hF588;
defparam \rf|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y27_N1
cycloneii_lcell_ff \rf|register4|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux10~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register4|Q [5]));

// Location: LCFF_X32_Y27_N7
cycloneii_lcell_ff \rf|register2|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux10~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register2|Q [5]));

// Location: LCCOMB_X33_Y27_N22
cycloneii_lcell_comb \rf|Mux26~2 (
// Equation(s):
// \rf|Mux26~2_combout  = (ReadAddressRF2[0] & (((\rf|register2|Q [5]) # (ReadAddressRF2[1])))) # (!ReadAddressRF2[0] & (\rf|register1|Q [5] & ((!ReadAddressRF2[1]))))

	.dataa(\rf|register1|Q [5]),
	.datab(\rf|register2|Q [5]),
	.datac(ReadAddressRF2[0]),
	.datad(ReadAddressRF2[1]),
	.cin(gnd),
	.combout(\rf|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux26~2 .lut_mask = 16'hF0CA;
defparam \rf|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N0
cycloneii_lcell_comb \rf|Mux26~3 (
// Equation(s):
// \rf|Mux26~3_combout  = (ReadAddressRF2[1] & ((\rf|Mux26~2_combout  & ((\rf|register4|Q [5]))) # (!\rf|Mux26~2_combout  & (\rf|register3|Q [5])))) # (!ReadAddressRF2[1] & (((\rf|Mux26~2_combout ))))

	.dataa(ReadAddressRF2[1]),
	.datab(\rf|register3|Q [5]),
	.datac(\rf|register4|Q [5]),
	.datad(\rf|Mux26~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux26~3 .lut_mask = 16'hF588;
defparam \rf|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N26
cycloneii_lcell_comb \rf|Mux26~4 (
// Equation(s):
// \rf|Mux26~4_combout  = (ReadAddressRF2[2] & (\rf|Mux26~1_combout )) # (!ReadAddressRF2[2] & ((\rf|Mux26~3_combout )))

	.dataa(ReadAddressRF2[2]),
	.datab(vcc),
	.datac(\rf|Mux26~1_combout ),
	.datad(\rf|Mux26~3_combout ),
	.cin(gnd),
	.combout(\rf|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux26~4 .lut_mask = 16'hF5A0;
defparam \rf|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N20
cycloneii_lcell_comb \mux1|Mux10~0 (
// Equation(s):
// \mux1|Mux10~0_combout  = (controlMux[1] & ((\DataIn~combout [5]) # ((controlMux[0])))) # (!controlMux[1] & (((!controlMux[0] & \rf|Mux26~4_combout ))))

	.dataa(controlMux[1]),
	.datab(\DataIn~combout [5]),
	.datac(controlMux[0]),
	.datad(\rf|Mux26~4_combout ),
	.cin(gnd),
	.combout(\mux1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux10~0 .lut_mask = 16'hADA8;
defparam \mux1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N28
cycloneii_lcell_comb \mux1|Mux10~1 (
// Equation(s):
// \mux1|Mux10~1_combout  = (controlMux[0] & ((\mux1|Mux10~0_combout  & (\regALU|Q [5])) # (!\mux1|Mux10~0_combout  & ((\rf|Mux10~4_combout ))))) # (!controlMux[0] & (((\mux1|Mux10~0_combout ))))

	.dataa(\regALU|Q [5]),
	.datab(controlMux[0]),
	.datac(\mux1|Mux10~0_combout ),
	.datad(\rf|Mux10~4_combout ),
	.cin(gnd),
	.combout(\mux1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux10~1 .lut_mask = 16'hBCB0;
defparam \mux1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N5
cycloneii_lcell_ff \rf|register3|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux10~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register3|Q [5]));

// Location: LCCOMB_X33_Y27_N6
cycloneii_lcell_comb \rf|Mux10~2 (
// Equation(s):
// \rf|Mux10~2_combout  = (ReadAddressRF1[1] & (((ReadAddressRF1[0])))) # (!ReadAddressRF1[1] & ((ReadAddressRF1[0] & ((\rf|register2|Q [5]))) # (!ReadAddressRF1[0] & (\rf|register1|Q [5]))))

	.dataa(\rf|register1|Q [5]),
	.datab(ReadAddressRF1[1]),
	.datac(ReadAddressRF1[0]),
	.datad(\rf|register2|Q [5]),
	.cin(gnd),
	.combout(\rf|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux10~2 .lut_mask = 16'hF2C2;
defparam \rf|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N24
cycloneii_lcell_comb \rf|Mux10~3 (
// Equation(s):
// \rf|Mux10~3_combout  = (ReadAddressRF1[1] & ((\rf|Mux10~2_combout  & ((\rf|register4|Q [5]))) # (!\rf|Mux10~2_combout  & (\rf|register3|Q [5])))) # (!ReadAddressRF1[1] & (((\rf|Mux10~2_combout ))))

	.dataa(ReadAddressRF1[1]),
	.datab(\rf|register3|Q [5]),
	.datac(\rf|register4|Q [5]),
	.datad(\rf|Mux10~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux10~3 .lut_mask = 16'hF588;
defparam \rf|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N2
cycloneii_lcell_comb \rf|Mux10~0 (
// Equation(s):
// \rf|Mux10~0_combout  = (ReadAddressRF1[1] & ((\rf|register7|Q [5]) # ((ReadAddressRF1[0])))) # (!ReadAddressRF1[1] & (((\rf|register5|Q [5] & !ReadAddressRF1[0]))))

	.dataa(ReadAddressRF1[1]),
	.datab(\rf|register7|Q [5]),
	.datac(\rf|register5|Q [5]),
	.datad(ReadAddressRF1[0]),
	.cin(gnd),
	.combout(\rf|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux10~0 .lut_mask = 16'hAAD8;
defparam \rf|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N22
cycloneii_lcell_comb \rf|Mux10~1 (
// Equation(s):
// \rf|Mux10~1_combout  = (ReadAddressRF1[0] & ((\rf|Mux10~0_combout  & ((\rf|PC|Q [5]))) # (!\rf|Mux10~0_combout  & (\rf|register6|Q [5])))) # (!ReadAddressRF1[0] & (((\rf|Mux10~0_combout ))))

	.dataa(\rf|register6|Q [5]),
	.datab(ReadAddressRF1[0]),
	.datac(\rf|PC|Q [5]),
	.datad(\rf|Mux10~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux10~1 .lut_mask = 16'hF388;
defparam \rf|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N2
cycloneii_lcell_comb \rf|Mux10~4 (
// Equation(s):
// \rf|Mux10~4_combout  = (ReadAddressRF1[2] & ((\rf|Mux10~1_combout ))) # (!ReadAddressRF1[2] & (\rf|Mux10~3_combout ))

	.dataa(ReadAddressRF1[2]),
	.datab(vcc),
	.datac(\rf|Mux10~3_combout ),
	.datad(\rf|Mux10~1_combout ),
	.cin(gnd),
	.combout(\rf|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux10~4 .lut_mask = 16'hFA50;
defparam \rf|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N12
cycloneii_lcell_comb \alu1|Add0~12 (
// Equation(s):
// \alu1|Add0~12_combout  = ((\rf|Mux25~4_combout  $ (\rf|Mux9~4_combout  $ (!\alu1|Add0~11 )))) # (GND)
// \alu1|Add0~13  = CARRY((\rf|Mux25~4_combout  & ((\rf|Mux9~4_combout ) # (!\alu1|Add0~11 ))) # (!\rf|Mux25~4_combout  & (\rf|Mux9~4_combout  & !\alu1|Add0~11 )))

	.dataa(\rf|Mux25~4_combout ),
	.datab(\rf|Mux9~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~11 ),
	.combout(\alu1|Add0~12_combout ),
	.cout(\alu1|Add0~13 ));
// synopsys translate_off
defparam \alu1|Add0~12 .lut_mask = 16'h698E;
defparam \alu1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N14
cycloneii_lcell_comb \alu1|Add0~14 (
// Equation(s):
// \alu1|Add0~14_combout  = (\rf|Mux24~4_combout  & ((\rf|Mux8~4_combout  & (\alu1|Add0~13  & VCC)) # (!\rf|Mux8~4_combout  & (!\alu1|Add0~13 )))) # (!\rf|Mux24~4_combout  & ((\rf|Mux8~4_combout  & (!\alu1|Add0~13 )) # (!\rf|Mux8~4_combout  & ((\alu1|Add0~13 
// ) # (GND)))))
// \alu1|Add0~15  = CARRY((\rf|Mux24~4_combout  & (!\rf|Mux8~4_combout  & !\alu1|Add0~13 )) # (!\rf|Mux24~4_combout  & ((!\alu1|Add0~13 ) # (!\rf|Mux8~4_combout ))))

	.dataa(\rf|Mux24~4_combout ),
	.datab(\rf|Mux8~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~13 ),
	.combout(\alu1|Add0~14_combout ),
	.cout(\alu1|Add0~15 ));
// synopsys translate_off
defparam \alu1|Add0~14 .lut_mask = 16'h9617;
defparam \alu1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N22
cycloneii_lcell_comb \alu1|Mux8~0 (
// Equation(s):
// \alu1|Mux8~0_combout  = (controlAlu[1] & ((controlAlu[0]) # ((\alu1|result~59_combout )))) # (!controlAlu[1] & (!controlAlu[0] & ((\alu1|Add0~14_combout ))))

	.dataa(controlAlu[1]),
	.datab(controlAlu[0]),
	.datac(\alu1|result~59_combout ),
	.datad(\alu1|Add0~14_combout ),
	.cin(gnd),
	.combout(\alu1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux8~0 .lut_mask = 16'hB9A8;
defparam \alu1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N0
cycloneii_lcell_comb \alu1|Mux8~1 (
// Equation(s):
// \alu1|Mux8~1_combout  = (\rf|Mux8~4_combout  & (controlAlu[0] $ (((\alu1|Mux8~0_combout ))))) # (!\rf|Mux8~4_combout  & ((\alu1|Mux8~0_combout ) # ((controlAlu[0] & \rf|Mux24~4_combout ))))

	.dataa(\rf|Mux8~4_combout ),
	.datab(controlAlu[0]),
	.datac(\rf|Mux24~4_combout ),
	.datad(\alu1|Mux8~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux8~1 .lut_mask = 16'h77C8;
defparam \alu1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N1
cycloneii_lcell_ff \regALU|Q[7] (
	.clk(\Clock~combout ),
	.datain(\alu1|Mux8~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegALU~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regALU|Q [7]));

// Location: LCCOMB_X33_Y30_N26
cycloneii_lcell_comb \mux1|Mux8~0 (
// Equation(s):
// \mux1|Mux8~0_combout  = (controlMux[1] & ((\DataIn~combout [7]) # ((controlMux[0])))) # (!controlMux[1] & (((!controlMux[0] & \rf|Mux24~4_combout ))))

	.dataa(controlMux[1]),
	.datab(\DataIn~combout [7]),
	.datac(controlMux[0]),
	.datad(\rf|Mux24~4_combout ),
	.cin(gnd),
	.combout(\mux1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux8~0 .lut_mask = 16'hADA8;
defparam \mux1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N14
cycloneii_lcell_comb \mux1|Mux8~1 (
// Equation(s):
// \mux1|Mux8~1_combout  = (controlMux[0] & ((\mux1|Mux8~0_combout  & (\regALU|Q [7])) # (!\mux1|Mux8~0_combout  & ((\rf|Mux8~4_combout ))))) # (!controlMux[0] & (((\mux1|Mux8~0_combout ))))

	.dataa(controlMux[0]),
	.datab(\regALU|Q [7]),
	.datac(\rf|Mux8~4_combout ),
	.datad(\mux1|Mux8~0_combout ),
	.cin(gnd),
	.combout(\mux1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux8~1 .lut_mask = 16'hDDA0;
defparam \mux1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y30_N15
cycloneii_lcell_ff \rf|PC|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|PC|Q[7]~31_combout ),
	.sdata(\mux1|Mux8~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\rf|comb~3_combout ),
	.ena(\rf|PC|Q[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|PC|Q [7]));

// Location: LCCOMB_X29_Y30_N16
cycloneii_lcell_comb \rf|PC|Q[8]~33 (
// Equation(s):
// \rf|PC|Q[8]~33_combout  = (\rf|PC|Q [8] & (\rf|PC|Q[7]~32  $ (GND))) # (!\rf|PC|Q [8] & (!\rf|PC|Q[7]~32  & VCC))
// \rf|PC|Q[8]~34  = CARRY((\rf|PC|Q [8] & !\rf|PC|Q[7]~32 ))

	.dataa(\rf|PC|Q [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\rf|PC|Q[7]~32 ),
	.combout(\rf|PC|Q[8]~33_combout ),
	.cout(\rf|PC|Q[8]~34 ));
// synopsys translate_off
defparam \rf|PC|Q[8]~33 .lut_mask = 16'hA50A;
defparam \rf|PC|Q[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N18
cycloneii_lcell_comb \rf|PC|Q[9]~35 (
// Equation(s):
// \rf|PC|Q[9]~35_combout  = (\rf|PC|Q [9] & (!\rf|PC|Q[8]~34 )) # (!\rf|PC|Q [9] & ((\rf|PC|Q[8]~34 ) # (GND)))
// \rf|PC|Q[9]~36  = CARRY((!\rf|PC|Q[8]~34 ) # (!\rf|PC|Q [9]))

	.dataa(vcc),
	.datab(\rf|PC|Q [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\rf|PC|Q[8]~34 ),
	.combout(\rf|PC|Q[9]~35_combout ),
	.cout(\rf|PC|Q[9]~36 ));
// synopsys translate_off
defparam \rf|PC|Q[9]~35 .lut_mask = 16'h3C3F;
defparam \rf|PC|Q[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y27_N9
cycloneii_lcell_ff \rf|register4|Q[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux6~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register4|Q [9]));

// Location: LCFF_X32_Y27_N23
cycloneii_lcell_ff \rf|register3|Q[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux6~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register3|Q [9]));

// Location: LCFF_X33_Y27_N5
cycloneii_lcell_ff \rf|register1|Q[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux6~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register1|Q [9]));

// Location: LCCOMB_X34_Y27_N12
cycloneii_lcell_comb \rf|register2|Q[9]~feeder (
// Equation(s):
// \rf|register2|Q[9]~feeder_combout  = \mux1|Mux6~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux6~1_combout ),
	.cin(gnd),
	.combout(\rf|register2|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|register2|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \rf|register2|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N13
cycloneii_lcell_ff \rf|register2|Q[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|register2|Q[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register2|Q [9]));

// Location: LCCOMB_X33_Y27_N2
cycloneii_lcell_comb \rf|Mux6~2 (
// Equation(s):
// \rf|Mux6~2_combout  = (ReadAddressRF1[0] & ((ReadAddressRF1[1]) # ((\rf|register2|Q [9])))) # (!ReadAddressRF1[0] & (!ReadAddressRF1[1] & (\rf|register1|Q [9])))

	.dataa(ReadAddressRF1[0]),
	.datab(ReadAddressRF1[1]),
	.datac(\rf|register1|Q [9]),
	.datad(\rf|register2|Q [9]),
	.cin(gnd),
	.combout(\rf|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux6~2 .lut_mask = 16'hBA98;
defparam \rf|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N22
cycloneii_lcell_comb \rf|Mux6~3 (
// Equation(s):
// \rf|Mux6~3_combout  = (ReadAddressRF1[1] & ((\rf|Mux6~2_combout  & (\rf|register4|Q [9])) # (!\rf|Mux6~2_combout  & ((\rf|register3|Q [9]))))) # (!ReadAddressRF1[1] & (((\rf|Mux6~2_combout ))))

	.dataa(ReadAddressRF1[1]),
	.datab(\rf|register4|Q [9]),
	.datac(\rf|register3|Q [9]),
	.datad(\rf|Mux6~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux6~3 .lut_mask = 16'hDDA0;
defparam \rf|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N29
cycloneii_lcell_ff \rf|register6|Q[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux6~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register6|Q [9]));

// Location: LCFF_X34_Y30_N27
cycloneii_lcell_ff \rf|register5|Q[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux6~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register5|Q [9]));

// Location: LCCOMB_X34_Y30_N26
cycloneii_lcell_comb \rf|Mux6~0 (
// Equation(s):
// \rf|Mux6~0_combout  = (ReadAddressRF1[0] & (((ReadAddressRF1[1])))) # (!ReadAddressRF1[0] & ((ReadAddressRF1[1] & (\rf|register7|Q [9])) # (!ReadAddressRF1[1] & ((\rf|register5|Q [9])))))

	.dataa(\rf|register7|Q [9]),
	.datab(ReadAddressRF1[0]),
	.datac(\rf|register5|Q [9]),
	.datad(ReadAddressRF1[1]),
	.cin(gnd),
	.combout(\rf|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux6~0 .lut_mask = 16'hEE30;
defparam \rf|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N30
cycloneii_lcell_comb \rf|Mux6~1 (
// Equation(s):
// \rf|Mux6~1_combout  = (ReadAddressRF1[0] & ((\rf|Mux6~0_combout  & ((\rf|PC|Q [9]))) # (!\rf|Mux6~0_combout  & (\rf|register6|Q [9])))) # (!ReadAddressRF1[0] & (((\rf|Mux6~0_combout ))))

	.dataa(ReadAddressRF1[0]),
	.datab(\rf|register6|Q [9]),
	.datac(\rf|Mux6~0_combout ),
	.datad(\rf|PC|Q [9]),
	.cin(gnd),
	.combout(\rf|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux6~1 .lut_mask = 16'hF858;
defparam \rf|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N8
cycloneii_lcell_comb \rf|Mux6~4 (
// Equation(s):
// \rf|Mux6~4_combout  = (ReadAddressRF1[2] & ((\rf|Mux6~1_combout ))) # (!ReadAddressRF1[2] & (\rf|Mux6~3_combout ))

	.dataa(vcc),
	.datab(\rf|Mux6~3_combout ),
	.datac(ReadAddressRF1[2]),
	.datad(\rf|Mux6~1_combout ),
	.cin(gnd),
	.combout(\rf|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux6~4 .lut_mask = 16'hFC0C;
defparam \rf|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N22
cycloneii_lcell_comb \rf|Mux22~2 (
// Equation(s):
// \rf|Mux22~2_combout  = (ReadAddressRF2[0] & ((\rf|register2|Q [9]) # ((ReadAddressRF2[1])))) # (!ReadAddressRF2[0] & (((\rf|register1|Q [9] & !ReadAddressRF2[1]))))

	.dataa(\rf|register2|Q [9]),
	.datab(ReadAddressRF2[0]),
	.datac(\rf|register1|Q [9]),
	.datad(ReadAddressRF2[1]),
	.cin(gnd),
	.combout(\rf|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux22~2 .lut_mask = 16'hCCB8;
defparam \rf|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N8
cycloneii_lcell_comb \rf|Mux22~3 (
// Equation(s):
// \rf|Mux22~3_combout  = (ReadAddressRF2[1] & ((\rf|Mux22~2_combout  & ((\rf|register4|Q [9]))) # (!\rf|Mux22~2_combout  & (\rf|register3|Q [9])))) # (!ReadAddressRF2[1] & (((\rf|Mux22~2_combout ))))

	.dataa(ReadAddressRF2[1]),
	.datab(\rf|register3|Q [9]),
	.datac(\rf|register4|Q [9]),
	.datad(\rf|Mux22~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux22~3 .lut_mask = 16'hF588;
defparam \rf|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N24
cycloneii_lcell_comb \rf|register7|Q[9]~feeder (
// Equation(s):
// \rf|register7|Q[9]~feeder_combout  = \mux1|Mux6~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux6~1_combout ),
	.cin(gnd),
	.combout(\rf|register7|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|register7|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \rf|register7|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y30_N25
cycloneii_lcell_ff \rf|register7|Q[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|register7|Q[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register7|Q [9]));

// Location: LCCOMB_X34_Y30_N28
cycloneii_lcell_comb \rf|Mux22~0 (
// Equation(s):
// \rf|Mux22~0_combout  = (ReadAddressRF2[0] & (((ReadAddressRF2[1])))) # (!ReadAddressRF2[0] & ((ReadAddressRF2[1] & ((\rf|register7|Q [9]))) # (!ReadAddressRF2[1] & (\rf|register5|Q [9]))))

	.dataa(ReadAddressRF2[0]),
	.datab(\rf|register5|Q [9]),
	.datac(\rf|register7|Q [9]),
	.datad(ReadAddressRF2[1]),
	.cin(gnd),
	.combout(\rf|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux22~0 .lut_mask = 16'hFA44;
defparam \rf|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N30
cycloneii_lcell_comb \rf|Mux22~1 (
// Equation(s):
// \rf|Mux22~1_combout  = (ReadAddressRF2[0] & ((\rf|Mux22~0_combout  & ((\rf|PC|Q [9]))) # (!\rf|Mux22~0_combout  & (\rf|register6|Q [9])))) # (!ReadAddressRF2[0] & (((\rf|Mux22~0_combout ))))

	.dataa(ReadAddressRF2[0]),
	.datab(\rf|register6|Q [9]),
	.datac(\rf|PC|Q [9]),
	.datad(\rf|Mux22~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux22~1 .lut_mask = 16'hF588;
defparam \rf|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N30
cycloneii_lcell_comb \rf|Mux22~4 (
// Equation(s):
// \rf|Mux22~4_combout  = (ReadAddressRF2[2] & ((\rf|Mux22~1_combout ))) # (!ReadAddressRF2[2] & (\rf|Mux22~3_combout ))

	.dataa(vcc),
	.datab(ReadAddressRF2[2]),
	.datac(\rf|Mux22~3_combout ),
	.datad(\rf|Mux22~1_combout ),
	.cin(gnd),
	.combout(\rf|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux22~4 .lut_mask = 16'hFC30;
defparam \rf|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N20
cycloneii_lcell_comb \mux1|Mux6~0 (
// Equation(s):
// \mux1|Mux6~0_combout  = (controlMux[1] & ((\DataIn~combout [9]) # ((controlMux[0])))) # (!controlMux[1] & (((!controlMux[0] & \rf|Mux22~4_combout ))))

	.dataa(controlMux[1]),
	.datab(\DataIn~combout [9]),
	.datac(controlMux[0]),
	.datad(\rf|Mux22~4_combout ),
	.cin(gnd),
	.combout(\mux1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux6~0 .lut_mask = 16'hADA8;
defparam \mux1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N24
cycloneii_lcell_comb \mux1|Mux6~1 (
// Equation(s):
// \mux1|Mux6~1_combout  = (controlMux[0] & ((\mux1|Mux6~0_combout  & (\regALU|Q [9])) # (!\mux1|Mux6~0_combout  & ((\rf|Mux6~4_combout ))))) # (!controlMux[0] & (((\mux1|Mux6~0_combout ))))

	.dataa(\regALU|Q [9]),
	.datab(controlMux[0]),
	.datac(\rf|Mux6~4_combout ),
	.datad(\mux1|Mux6~0_combout ),
	.cin(gnd),
	.combout(\mux1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux6~1 .lut_mask = 16'hBBC0;
defparam \mux1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y30_N19
cycloneii_lcell_ff \rf|PC|Q[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|PC|Q[9]~35_combout ),
	.sdata(\mux1|Mux6~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\rf|comb~3_combout ),
	.ena(\rf|PC|Q[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|PC|Q [9]));

// Location: LCCOMB_X29_Y30_N20
cycloneii_lcell_comb \rf|PC|Q[10]~37 (
// Equation(s):
// \rf|PC|Q[10]~37_combout  = (\rf|PC|Q [10] & (\rf|PC|Q[9]~36  $ (GND))) # (!\rf|PC|Q [10] & (!\rf|PC|Q[9]~36  & VCC))
// \rf|PC|Q[10]~38  = CARRY((\rf|PC|Q [10] & !\rf|PC|Q[9]~36 ))

	.dataa(\rf|PC|Q [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\rf|PC|Q[9]~36 ),
	.combout(\rf|PC|Q[10]~37_combout ),
	.cout(\rf|PC|Q[10]~38 ));
// synopsys translate_off
defparam \rf|PC|Q[10]~37 .lut_mask = 16'hA50A;
defparam \rf|PC|Q[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N22
cycloneii_lcell_comb \rf|PC|Q[11]~39 (
// Equation(s):
// \rf|PC|Q[11]~39_combout  = (\rf|PC|Q [11] & (!\rf|PC|Q[10]~38 )) # (!\rf|PC|Q [11] & ((\rf|PC|Q[10]~38 ) # (GND)))
// \rf|PC|Q[11]~40  = CARRY((!\rf|PC|Q[10]~38 ) # (!\rf|PC|Q [11]))

	.dataa(vcc),
	.datab(\rf|PC|Q [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\rf|PC|Q[10]~38 ),
	.combout(\rf|PC|Q[11]~39_combout ),
	.cout(\rf|PC|Q[11]~40 ));
// synopsys translate_off
defparam \rf|PC|Q[11]~39 .lut_mask = 16'h3C3F;
defparam \rf|PC|Q[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y30_N1
cycloneii_lcell_ff \rf|register5|Q[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux4~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register5|Q [11]));

// Location: LCCOMB_X34_Y30_N0
cycloneii_lcell_comb \rf|Mux4~0 (
// Equation(s):
// \rf|Mux4~0_combout  = (ReadAddressRF1[0] & (((ReadAddressRF1[1])))) # (!ReadAddressRF1[0] & ((ReadAddressRF1[1] & (\rf|register7|Q [11])) # (!ReadAddressRF1[1] & ((\rf|register5|Q [11])))))

	.dataa(\rf|register7|Q [11]),
	.datab(ReadAddressRF1[0]),
	.datac(\rf|register5|Q [11]),
	.datad(ReadAddressRF1[1]),
	.cin(gnd),
	.combout(\rf|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux4~0 .lut_mask = 16'hEE30;
defparam \rf|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N18
cycloneii_lcell_comb \rf|Mux4~1 (
// Equation(s):
// \rf|Mux4~1_combout  = (ReadAddressRF1[0] & ((\rf|Mux4~0_combout  & ((\rf|PC|Q [11]))) # (!\rf|Mux4~0_combout  & (\rf|register6|Q [11])))) # (!ReadAddressRF1[0] & (((\rf|Mux4~0_combout ))))

	.dataa(\rf|register6|Q [11]),
	.datab(ReadAddressRF1[0]),
	.datac(\rf|PC|Q [11]),
	.datad(\rf|Mux4~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux4~1 .lut_mask = 16'hF388;
defparam \rf|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N16
cycloneii_lcell_comb \rf|Mux4~4 (
// Equation(s):
// \rf|Mux4~4_combout  = (ReadAddressRF1[2] & ((\rf|Mux4~1_combout ))) # (!ReadAddressRF1[2] & (\rf|Mux4~3_combout ))

	.dataa(\rf|Mux4~3_combout ),
	.datab(ReadAddressRF1[2]),
	.datac(vcc),
	.datad(\rf|Mux4~1_combout ),
	.cin(gnd),
	.combout(\rf|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux4~4 .lut_mask = 16'hEE22;
defparam \rf|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y30_N17
cycloneii_lcell_ff \rf|register6|Q[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux4~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register6|Q [11]));

// Location: LCFF_X34_Y30_N7
cycloneii_lcell_ff \rf|register7|Q[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux4~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register7|Q [11]));

// Location: LCCOMB_X34_Y30_N6
cycloneii_lcell_comb \rf|Mux20~0 (
// Equation(s):
// \rf|Mux20~0_combout  = (ReadAddressRF2[0] & (((ReadAddressRF2[1])))) # (!ReadAddressRF2[0] & ((ReadAddressRF2[1] & ((\rf|register7|Q [11]))) # (!ReadAddressRF2[1] & (\rf|register5|Q [11]))))

	.dataa(ReadAddressRF2[0]),
	.datab(\rf|register5|Q [11]),
	.datac(\rf|register7|Q [11]),
	.datad(ReadAddressRF2[1]),
	.cin(gnd),
	.combout(\rf|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux20~0 .lut_mask = 16'hFA44;
defparam \rf|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N12
cycloneii_lcell_comb \rf|Mux20~1 (
// Equation(s):
// \rf|Mux20~1_combout  = (ReadAddressRF2[0] & ((\rf|Mux20~0_combout  & ((\rf|PC|Q [11]))) # (!\rf|Mux20~0_combout  & (\rf|register6|Q [11])))) # (!ReadAddressRF2[0] & (((\rf|Mux20~0_combout ))))

	.dataa(ReadAddressRF2[0]),
	.datab(\rf|register6|Q [11]),
	.datac(\rf|PC|Q [11]),
	.datad(\rf|Mux20~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux20~1 .lut_mask = 16'hF588;
defparam \rf|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y30_N1
cycloneii_lcell_ff \rf|register3|Q[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux4~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register3|Q [11]));

// Location: LCFF_X31_Y30_N15
cycloneii_lcell_ff \rf|register4|Q[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux4~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register4|Q [11]));

// Location: LCFF_X30_Y30_N25
cycloneii_lcell_ff \rf|register2|Q[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux4~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register2|Q [11]));

// Location: LCFF_X30_Y30_N3
cycloneii_lcell_ff \rf|register1|Q[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux4~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register1|Q [11]));

// Location: LCCOMB_X30_Y30_N24
cycloneii_lcell_comb \rf|Mux20~2 (
// Equation(s):
// \rf|Mux20~2_combout  = (ReadAddressRF2[0] & ((ReadAddressRF2[1]) # ((\rf|register2|Q [11])))) # (!ReadAddressRF2[0] & (!ReadAddressRF2[1] & ((\rf|register1|Q [11]))))

	.dataa(ReadAddressRF2[0]),
	.datab(ReadAddressRF2[1]),
	.datac(\rf|register2|Q [11]),
	.datad(\rf|register1|Q [11]),
	.cin(gnd),
	.combout(\rf|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux20~2 .lut_mask = 16'hB9A8;
defparam \rf|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N14
cycloneii_lcell_comb \rf|Mux20~3 (
// Equation(s):
// \rf|Mux20~3_combout  = (ReadAddressRF2[1] & ((\rf|Mux20~2_combout  & ((\rf|register4|Q [11]))) # (!\rf|Mux20~2_combout  & (\rf|register3|Q [11])))) # (!ReadAddressRF2[1] & (((\rf|Mux20~2_combout ))))

	.dataa(ReadAddressRF2[1]),
	.datab(\rf|register3|Q [11]),
	.datac(\rf|register4|Q [11]),
	.datad(\rf|Mux20~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux20~3 .lut_mask = 16'hF588;
defparam \rf|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N20
cycloneii_lcell_comb \rf|Mux20~4 (
// Equation(s):
// \rf|Mux20~4_combout  = (ReadAddressRF2[2] & (\rf|Mux20~1_combout )) # (!ReadAddressRF2[2] & ((\rf|Mux20~3_combout )))

	.dataa(vcc),
	.datab(ReadAddressRF2[2]),
	.datac(\rf|Mux20~1_combout ),
	.datad(\rf|Mux20~3_combout ),
	.cin(gnd),
	.combout(\rf|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux20~4 .lut_mask = 16'hF3C0;
defparam \rf|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N2
cycloneii_lcell_comb \alu1|result~63 (
// Equation(s):
// \alu1|result~63_combout  = (\rf|Mux20~4_combout  & ((ReadAddressRF1[2] & ((\rf|Mux4~1_combout ))) # (!ReadAddressRF1[2] & (\rf|Mux4~3_combout ))))

	.dataa(\rf|Mux4~3_combout ),
	.datab(ReadAddressRF1[2]),
	.datac(\rf|Mux20~4_combout ),
	.datad(\rf|Mux4~1_combout ),
	.cin(gnd),
	.combout(\alu1|result~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|result~63 .lut_mask = 16'hE020;
defparam \alu1|result~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N16
cycloneii_lcell_comb \rf|register3|Q[10]~feeder (
// Equation(s):
// \rf|register3|Q[10]~feeder_combout  = \mux1|Mux5~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\rf|register3|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|register3|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \rf|register3|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y30_N17
cycloneii_lcell_ff \rf|register3|Q[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|register3|Q[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register3|Q [10]));

// Location: LCFF_X30_Y30_N9
cycloneii_lcell_ff \rf|register2|Q[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux5~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register2|Q [10]));

// Location: LCFF_X30_Y30_N11
cycloneii_lcell_ff \rf|register1|Q[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux5~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register1|Q [10]));

// Location: LCCOMB_X30_Y30_N10
cycloneii_lcell_comb \rf|Mux5~2 (
// Equation(s):
// \rf|Mux5~2_combout  = (ReadAddressRF1[1] & (((ReadAddressRF1[0])))) # (!ReadAddressRF1[1] & ((ReadAddressRF1[0] & (\rf|register2|Q [10])) # (!ReadAddressRF1[0] & ((\rf|register1|Q [10])))))

	.dataa(ReadAddressRF1[1]),
	.datab(\rf|register2|Q [10]),
	.datac(\rf|register1|Q [10]),
	.datad(ReadAddressRF1[0]),
	.cin(gnd),
	.combout(\rf|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux5~2 .lut_mask = 16'hEE50;
defparam \rf|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N24
cycloneii_lcell_comb \rf|Mux5~3 (
// Equation(s):
// \rf|Mux5~3_combout  = (ReadAddressRF1[1] & ((\rf|Mux5~2_combout  & (\rf|register4|Q [10])) # (!\rf|Mux5~2_combout  & ((\rf|register3|Q [10]))))) # (!ReadAddressRF1[1] & (((\rf|Mux5~2_combout ))))

	.dataa(\rf|register4|Q [10]),
	.datab(ReadAddressRF1[1]),
	.datac(\rf|register3|Q [10]),
	.datad(\rf|Mux5~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux5~3 .lut_mask = 16'hBBC0;
defparam \rf|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y30_N13
cycloneii_lcell_ff \rf|register5|Q[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux5~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register5|Q [10]));

// Location: LCCOMB_X34_Y30_N12
cycloneii_lcell_comb \rf|Mux5~0 (
// Equation(s):
// \rf|Mux5~0_combout  = (ReadAddressRF1[0] & (((ReadAddressRF1[1])))) # (!ReadAddressRF1[0] & ((ReadAddressRF1[1] & (\rf|register7|Q [10])) # (!ReadAddressRF1[1] & ((\rf|register5|Q [10])))))

	.dataa(\rf|register7|Q [10]),
	.datab(ReadAddressRF1[0]),
	.datac(\rf|register5|Q [10]),
	.datad(ReadAddressRF1[1]),
	.cin(gnd),
	.combout(\rf|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux5~0 .lut_mask = 16'hEE30;
defparam \rf|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N30
cycloneii_lcell_comb \rf|Mux5~1 (
// Equation(s):
// \rf|Mux5~1_combout  = (ReadAddressRF1[0] & ((\rf|Mux5~0_combout  & ((\rf|PC|Q [10]))) # (!\rf|Mux5~0_combout  & (\rf|register6|Q [10])))) # (!ReadAddressRF1[0] & (((\rf|Mux5~0_combout ))))

	.dataa(\rf|register6|Q [10]),
	.datab(\rf|PC|Q [10]),
	.datac(ReadAddressRF1[0]),
	.datad(\rf|Mux5~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux5~1 .lut_mask = 16'hCFA0;
defparam \rf|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N22
cycloneii_lcell_comb \rf|Mux5~4 (
// Equation(s):
// \rf|Mux5~4_combout  = (ReadAddressRF1[2] & ((\rf|Mux5~1_combout ))) # (!ReadAddressRF1[2] & (\rf|Mux5~3_combout ))

	.dataa(vcc),
	.datab(ReadAddressRF1[2]),
	.datac(\rf|Mux5~3_combout ),
	.datad(\rf|Mux5~1_combout ),
	.cin(gnd),
	.combout(\rf|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux5~4 .lut_mask = 16'hFC30;
defparam \rf|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DataIn[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DataIn~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataIn[8]));
// synopsys translate_off
defparam \DataIn[8]~I .input_async_reset = "none";
defparam \DataIn[8]~I .input_power_up = "low";
defparam \DataIn[8]~I .input_register_mode = "none";
defparam \DataIn[8]~I .input_sync_reset = "none";
defparam \DataIn[8]~I .oe_async_reset = "none";
defparam \DataIn[8]~I .oe_power_up = "low";
defparam \DataIn[8]~I .oe_register_mode = "none";
defparam \DataIn[8]~I .oe_sync_reset = "none";
defparam \DataIn[8]~I .operation_mode = "input";
defparam \DataIn[8]~I .output_async_reset = "none";
defparam \DataIn[8]~I .output_power_up = "low";
defparam \DataIn[8]~I .output_register_mode = "none";
defparam \DataIn[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X32_Y30_N23
cycloneii_lcell_ff \rf|register6|Q[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux7~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register6|Q [8]));

// Location: LCFF_X31_Y29_N31
cycloneii_lcell_ff \rf|register5|Q[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux7~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register5|Q [8]));

// Location: LCCOMB_X31_Y29_N30
cycloneii_lcell_comb \rf|Mux7~0 (
// Equation(s):
// \rf|Mux7~0_combout  = (ReadAddressRF1[0] & (((ReadAddressRF1[1])))) # (!ReadAddressRF1[0] & ((ReadAddressRF1[1] & (\rf|register7|Q [8])) # (!ReadAddressRF1[1] & ((\rf|register5|Q [8])))))

	.dataa(\rf|register7|Q [8]),
	.datab(ReadAddressRF1[0]),
	.datac(\rf|register5|Q [8]),
	.datad(ReadAddressRF1[1]),
	.cin(gnd),
	.combout(\rf|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux7~0 .lut_mask = 16'hEE30;
defparam \rf|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N22
cycloneii_lcell_comb \rf|Mux7~1 (
// Equation(s):
// \rf|Mux7~1_combout  = (ReadAddressRF1[0] & ((\rf|Mux7~0_combout  & (\rf|PC|Q [8])) # (!\rf|Mux7~0_combout  & ((\rf|register6|Q [8]))))) # (!ReadAddressRF1[0] & (((\rf|Mux7~0_combout ))))

	.dataa(\rf|PC|Q [8]),
	.datab(ReadAddressRF1[0]),
	.datac(\rf|register6|Q [8]),
	.datad(\rf|Mux7~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux7~1 .lut_mask = 16'hBBC0;
defparam \rf|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N14
cycloneii_lcell_comb \rf|register1|Q[8]~feeder (
// Equation(s):
// \rf|register1|Q[8]~feeder_combout  = \mux1|Mux7~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux7~1_combout ),
	.cin(gnd),
	.combout(\rf|register1|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|register1|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \rf|register1|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y27_N15
cycloneii_lcell_ff \rf|register1|Q[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|register1|Q[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register1|Q [8]));

// Location: LCCOMB_X33_Y27_N28
cycloneii_lcell_comb \rf|Mux7~2 (
// Equation(s):
// \rf|Mux7~2_combout  = (ReadAddressRF1[0] & ((\rf|register2|Q [8]) # ((ReadAddressRF1[1])))) # (!ReadAddressRF1[0] & (((\rf|register1|Q [8] & !ReadAddressRF1[1]))))

	.dataa(\rf|register2|Q [8]),
	.datab(\rf|register1|Q [8]),
	.datac(ReadAddressRF1[0]),
	.datad(ReadAddressRF1[1]),
	.cin(gnd),
	.combout(\rf|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux7~2 .lut_mask = 16'hF0AC;
defparam \rf|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N26
cycloneii_lcell_comb \rf|Mux7~3 (
// Equation(s):
// \rf|Mux7~3_combout  = (ReadAddressRF1[1] & ((\rf|Mux7~2_combout  & ((\rf|register4|Q [8]))) # (!\rf|Mux7~2_combout  & (\rf|register3|Q [8])))) # (!ReadAddressRF1[1] & (((\rf|Mux7~2_combout ))))

	.dataa(\rf|register3|Q [8]),
	.datab(ReadAddressRF1[1]),
	.datac(\rf|register4|Q [8]),
	.datad(\rf|Mux7~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux7~3 .lut_mask = 16'hF388;
defparam \rf|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N4
cycloneii_lcell_comb \rf|Mux7~4 (
// Equation(s):
// \rf|Mux7~4_combout  = (ReadAddressRF1[2] & (\rf|Mux7~1_combout )) # (!ReadAddressRF1[2] & ((\rf|Mux7~3_combout )))

	.dataa(vcc),
	.datab(\rf|Mux7~1_combout ),
	.datac(ReadAddressRF1[2]),
	.datad(\rf|Mux7~3_combout ),
	.cin(gnd),
	.combout(\rf|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux7~4 .lut_mask = 16'hCFC0;
defparam \rf|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N14
cycloneii_lcell_comb \alu1|result~60 (
// Equation(s):
// \alu1|result~60_combout  = (\rf|Mux23~4_combout ) # ((ReadAddressRF1[2] & ((\rf|Mux7~1_combout ))) # (!ReadAddressRF1[2] & (\rf|Mux7~3_combout )))

	.dataa(\rf|Mux7~3_combout ),
	.datab(ReadAddressRF1[2]),
	.datac(\rf|Mux7~1_combout ),
	.datad(\rf|Mux23~4_combout ),
	.cin(gnd),
	.combout(\alu1|result~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|result~60 .lut_mask = 16'hFFE2;
defparam \alu1|result~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N16
cycloneii_lcell_comb \alu1|Add0~16 (
// Equation(s):
// \alu1|Add0~16_combout  = ((\rf|Mux7~4_combout  $ (\rf|Mux23~4_combout  $ (!\alu1|Add0~15 )))) # (GND)
// \alu1|Add0~17  = CARRY((\rf|Mux7~4_combout  & ((\rf|Mux23~4_combout ) # (!\alu1|Add0~15 ))) # (!\rf|Mux7~4_combout  & (\rf|Mux23~4_combout  & !\alu1|Add0~15 )))

	.dataa(\rf|Mux7~4_combout ),
	.datab(\rf|Mux23~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~15 ),
	.combout(\alu1|Add0~16_combout ),
	.cout(\alu1|Add0~17 ));
// synopsys translate_off
defparam \alu1|Add0~16 .lut_mask = 16'h698E;
defparam \alu1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N10
cycloneii_lcell_comb \alu1|Mux7~0 (
// Equation(s):
// \alu1|Mux7~0_combout  = (controlAlu[0] & ((controlAlu[1]) # ((\alu1|result~60_combout )))) # (!controlAlu[0] & (!controlAlu[1] & ((\alu1|Add0~16_combout ))))

	.dataa(controlAlu[0]),
	.datab(controlAlu[1]),
	.datac(\alu1|result~60_combout ),
	.datad(\alu1|Add0~16_combout ),
	.cin(gnd),
	.combout(\alu1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux7~0 .lut_mask = 16'hB9A8;
defparam \alu1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N16
cycloneii_lcell_comb \alu1|Mux7~1 (
// Equation(s):
// \alu1|Mux7~1_combout  = (\rf|Mux7~4_combout  & ((controlAlu[1] & (\rf|Mux23~4_combout  & !\alu1|Mux7~0_combout )) # (!controlAlu[1] & ((\alu1|Mux7~0_combout ))))) # (!\rf|Mux7~4_combout  & (((\alu1|Mux7~0_combout ))))

	.dataa(\rf|Mux23~4_combout ),
	.datab(\rf|Mux7~4_combout ),
	.datac(controlAlu[1]),
	.datad(\alu1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux7~1 .lut_mask = 16'h3F80;
defparam \alu1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y28_N17
cycloneii_lcell_ff \regALU|Q[8] (
	.clk(\Clock~combout ),
	.datain(\alu1|Mux7~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegALU~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regALU|Q [8]));

// Location: LCCOMB_X32_Y30_N10
cycloneii_lcell_comb \mux1|Mux7~0 (
// Equation(s):
// \mux1|Mux7~0_combout  = (controlMux[1] & (controlMux[0])) # (!controlMux[1] & ((controlMux[0] & (\rf|Mux7~4_combout )) # (!controlMux[0] & ((\rf|Mux23~4_combout )))))

	.dataa(controlMux[1]),
	.datab(controlMux[0]),
	.datac(\rf|Mux7~4_combout ),
	.datad(\rf|Mux23~4_combout ),
	.cin(gnd),
	.combout(\mux1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux7~0 .lut_mask = 16'hD9C8;
defparam \mux1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N12
cycloneii_lcell_comb \mux1|Mux7~1 (
// Equation(s):
// \mux1|Mux7~1_combout  = (controlMux[1] & ((\mux1|Mux7~0_combout  & ((\regALU|Q [8]))) # (!\mux1|Mux7~0_combout  & (\DataIn~combout [8])))) # (!controlMux[1] & (((\mux1|Mux7~0_combout ))))

	.dataa(controlMux[1]),
	.datab(\DataIn~combout [8]),
	.datac(\regALU|Q [8]),
	.datad(\mux1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\mux1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux7~1 .lut_mask = 16'hF588;
defparam \mux1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y27_N27
cycloneii_lcell_ff \rf|register4|Q[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux7~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register4|Q [8]));

// Location: LCFF_X32_Y27_N21
cycloneii_lcell_ff \rf|register3|Q[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux7~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register3|Q [8]));

// Location: LCFF_X32_Y27_N15
cycloneii_lcell_ff \rf|register2|Q[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux7~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register2|Q [8]));

// Location: LCCOMB_X32_Y27_N18
cycloneii_lcell_comb \rf|Mux23~2 (
// Equation(s):
// \rf|Mux23~2_combout  = (ReadAddressRF2[1] & (((ReadAddressRF2[0])))) # (!ReadAddressRF2[1] & ((ReadAddressRF2[0] & ((\rf|register2|Q [8]))) # (!ReadAddressRF2[0] & (\rf|register1|Q [8]))))

	.dataa(ReadAddressRF2[1]),
	.datab(\rf|register1|Q [8]),
	.datac(\rf|register2|Q [8]),
	.datad(ReadAddressRF2[0]),
	.cin(gnd),
	.combout(\rf|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux23~2 .lut_mask = 16'hFA44;
defparam \rf|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N20
cycloneii_lcell_comb \rf|Mux23~3 (
// Equation(s):
// \rf|Mux23~3_combout  = (ReadAddressRF2[1] & ((\rf|Mux23~2_combout  & (\rf|register4|Q [8])) # (!\rf|Mux23~2_combout  & ((\rf|register3|Q [8]))))) # (!ReadAddressRF2[1] & (((\rf|Mux23~2_combout ))))

	.dataa(ReadAddressRF2[1]),
	.datab(\rf|register4|Q [8]),
	.datac(\rf|register3|Q [8]),
	.datad(\rf|Mux23~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux23~3 .lut_mask = 16'hDDA0;
defparam \rf|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y30_N17
cycloneii_lcell_ff \rf|PC|Q[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|PC|Q[8]~33_combout ),
	.sdata(\mux1|Mux7~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\rf|comb~3_combout ),
	.ena(\rf|PC|Q[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|PC|Q [8]));

// Location: LCFF_X31_Y29_N21
cycloneii_lcell_ff \rf|register7|Q[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux7~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register7|Q [8]));

// Location: LCCOMB_X31_Y29_N20
cycloneii_lcell_comb \rf|Mux23~0 (
// Equation(s):
// \rf|Mux23~0_combout  = (ReadAddressRF2[1] & (((\rf|register7|Q [8]) # (ReadAddressRF2[0])))) # (!ReadAddressRF2[1] & (\rf|register5|Q [8] & ((!ReadAddressRF2[0]))))

	.dataa(ReadAddressRF2[1]),
	.datab(\rf|register5|Q [8]),
	.datac(\rf|register7|Q [8]),
	.datad(ReadAddressRF2[0]),
	.cin(gnd),
	.combout(\rf|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux23~0 .lut_mask = 16'hAAE4;
defparam \rf|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N28
cycloneii_lcell_comb \rf|Mux23~1 (
// Equation(s):
// \rf|Mux23~1_combout  = (ReadAddressRF2[0] & ((\rf|Mux23~0_combout  & ((\rf|PC|Q [8]))) # (!\rf|Mux23~0_combout  & (\rf|register6|Q [8])))) # (!ReadAddressRF2[0] & (((\rf|Mux23~0_combout ))))

	.dataa(ReadAddressRF2[0]),
	.datab(\rf|register6|Q [8]),
	.datac(\rf|PC|Q [8]),
	.datad(\rf|Mux23~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux23~1 .lut_mask = 16'hF588;
defparam \rf|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N16
cycloneii_lcell_comb \rf|Mux23~4 (
// Equation(s):
// \rf|Mux23~4_combout  = (ReadAddressRF2[2] & ((\rf|Mux23~1_combout ))) # (!ReadAddressRF2[2] & (\rf|Mux23~3_combout ))

	.dataa(vcc),
	.datab(ReadAddressRF2[2]),
	.datac(\rf|Mux23~3_combout ),
	.datad(\rf|Mux23~1_combout ),
	.cin(gnd),
	.combout(\rf|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux23~4 .lut_mask = 16'hFC30;
defparam \rf|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N20
cycloneii_lcell_comb \alu1|Add0~20 (
// Equation(s):
// \alu1|Add0~20_combout  = ((\rf|Mux5~4_combout  $ (\rf|Mux21~4_combout  $ (!\alu1|Add0~19 )))) # (GND)
// \alu1|Add0~21  = CARRY((\rf|Mux5~4_combout  & ((\rf|Mux21~4_combout ) # (!\alu1|Add0~19 ))) # (!\rf|Mux5~4_combout  & (\rf|Mux21~4_combout  & !\alu1|Add0~19 )))

	.dataa(\rf|Mux5~4_combout ),
	.datab(\rf|Mux21~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~19 ),
	.combout(\alu1|Add0~20_combout ),
	.cout(\alu1|Add0~21 ));
// synopsys translate_off
defparam \alu1|Add0~20 .lut_mask = 16'h698E;
defparam \alu1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N2
cycloneii_lcell_comb \alu1|result~62 (
// Equation(s):
// \alu1|result~62_combout  = (\rf|Mux21~4_combout ) # ((ReadAddressRF1[2] & ((\rf|Mux5~1_combout ))) # (!ReadAddressRF1[2] & (\rf|Mux5~3_combout )))

	.dataa(\rf|Mux5~3_combout ),
	.datab(ReadAddressRF1[2]),
	.datac(\rf|Mux21~4_combout ),
	.datad(\rf|Mux5~1_combout ),
	.cin(gnd),
	.combout(\alu1|result~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|result~62 .lut_mask = 16'hFEF2;
defparam \alu1|result~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N2
cycloneii_lcell_comb \alu1|Mux5~0 (
// Equation(s):
// \alu1|Mux5~0_combout  = (controlAlu[0] & ((controlAlu[1]) # ((\alu1|result~62_combout )))) # (!controlAlu[0] & (!controlAlu[1] & (\alu1|Add0~20_combout )))

	.dataa(controlAlu[0]),
	.datab(controlAlu[1]),
	.datac(\alu1|Add0~20_combout ),
	.datad(\alu1|result~62_combout ),
	.cin(gnd),
	.combout(\alu1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux5~0 .lut_mask = 16'hBA98;
defparam \alu1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N20
cycloneii_lcell_comb \alu1|Mux5~1 (
// Equation(s):
// \alu1|Mux5~1_combout  = (\rf|Mux5~4_combout  & ((controlAlu[1] & (\rf|Mux21~4_combout  & !\alu1|Mux5~0_combout )) # (!controlAlu[1] & ((\alu1|Mux5~0_combout ))))) # (!\rf|Mux5~4_combout  & (((\alu1|Mux5~0_combout ))))

	.dataa(\rf|Mux21~4_combout ),
	.datab(\rf|Mux5~4_combout ),
	.datac(controlAlu[1]),
	.datad(\alu1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux5~1 .lut_mask = 16'h3F80;
defparam \alu1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y28_N21
cycloneii_lcell_ff \regALU|Q[10] (
	.clk(\Clock~combout ),
	.datain(\alu1|Mux5~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegALU~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regALU|Q [10]));

// Location: LCCOMB_X34_Y30_N4
cycloneii_lcell_comb \mux1|Mux5~0 (
// Equation(s):
// \mux1|Mux5~0_combout  = (controlMux[1] & (((controlMux[0])))) # (!controlMux[1] & ((controlMux[0] & ((\rf|Mux5~4_combout ))) # (!controlMux[0] & (\rf|Mux21~4_combout ))))

	.dataa(controlMux[1]),
	.datab(\rf|Mux21~4_combout ),
	.datac(controlMux[0]),
	.datad(\rf|Mux5~4_combout ),
	.cin(gnd),
	.combout(\mux1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux5~0 .lut_mask = 16'hF4A4;
defparam \mux1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N8
cycloneii_lcell_comb \mux1|Mux5~1 (
// Equation(s):
// \mux1|Mux5~1_combout  = (controlMux[1] & ((\mux1|Mux5~0_combout  & (\regALU|Q [10])) # (!\mux1|Mux5~0_combout  & ((\DataIn~combout [10]))))) # (!controlMux[1] & (((\mux1|Mux5~0_combout ))))

	.dataa(controlMux[1]),
	.datab(\regALU|Q [10]),
	.datac(\DataIn~combout [10]),
	.datad(\mux1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\mux1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux5~1 .lut_mask = 16'hDDA0;
defparam \mux1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y30_N21
cycloneii_lcell_ff \rf|PC|Q[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|PC|Q[10]~37_combout ),
	.sdata(\mux1|Mux5~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\rf|comb~3_combout ),
	.ena(\rf|PC|Q[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|PC|Q [10]));

// Location: LCFF_X35_Y30_N13
cycloneii_lcell_ff \rf|register6|Q[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux5~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register6|Q [10]));

// Location: LCFF_X34_Y30_N11
cycloneii_lcell_ff \rf|register7|Q[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux5~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register7|Q [10]));

// Location: LCCOMB_X34_Y30_N10
cycloneii_lcell_comb \rf|Mux21~0 (
// Equation(s):
// \rf|Mux21~0_combout  = (ReadAddressRF2[0] & (((ReadAddressRF2[1])))) # (!ReadAddressRF2[0] & ((ReadAddressRF2[1] & ((\rf|register7|Q [10]))) # (!ReadAddressRF2[1] & (\rf|register5|Q [10]))))

	.dataa(\rf|register5|Q [10]),
	.datab(ReadAddressRF2[0]),
	.datac(\rf|register7|Q [10]),
	.datad(ReadAddressRF2[1]),
	.cin(gnd),
	.combout(\rf|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux21~0 .lut_mask = 16'hFC22;
defparam \rf|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N16
cycloneii_lcell_comb \rf|Mux21~1 (
// Equation(s):
// \rf|Mux21~1_combout  = (ReadAddressRF2[0] & ((\rf|Mux21~0_combout  & (\rf|PC|Q [10])) # (!\rf|Mux21~0_combout  & ((\rf|register6|Q [10]))))) # (!ReadAddressRF2[0] & (((\rf|Mux21~0_combout ))))

	.dataa(ReadAddressRF2[0]),
	.datab(\rf|PC|Q [10]),
	.datac(\rf|register6|Q [10]),
	.datad(\rf|Mux21~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux21~1 .lut_mask = 16'hDDA0;
defparam \rf|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N8
cycloneii_lcell_comb \rf|Mux21~2 (
// Equation(s):
// \rf|Mux21~2_combout  = (ReadAddressRF2[1] & (((ReadAddressRF2[0])))) # (!ReadAddressRF2[1] & ((ReadAddressRF2[0] & ((\rf|register2|Q [10]))) # (!ReadAddressRF2[0] & (\rf|register1|Q [10]))))

	.dataa(\rf|register1|Q [10]),
	.datab(ReadAddressRF2[1]),
	.datac(\rf|register2|Q [10]),
	.datad(ReadAddressRF2[0]),
	.cin(gnd),
	.combout(\rf|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux21~2 .lut_mask = 16'hFC22;
defparam \rf|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N18
cycloneii_lcell_comb \rf|Mux21~3 (
// Equation(s):
// \rf|Mux21~3_combout  = (ReadAddressRF2[1] & ((\rf|Mux21~2_combout  & (\rf|register4|Q [10])) # (!\rf|Mux21~2_combout  & ((\rf|register3|Q [10]))))) # (!ReadAddressRF2[1] & (((\rf|Mux21~2_combout ))))

	.dataa(\rf|register4|Q [10]),
	.datab(ReadAddressRF2[1]),
	.datac(\rf|register3|Q [10]),
	.datad(\rf|Mux21~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux21~3 .lut_mask = 16'hBBC0;
defparam \rf|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N18
cycloneii_lcell_comb \rf|Mux21~4 (
// Equation(s):
// \rf|Mux21~4_combout  = (ReadAddressRF2[2] & (\rf|Mux21~1_combout )) # (!ReadAddressRF2[2] & ((\rf|Mux21~3_combout )))

	.dataa(vcc),
	.datab(ReadAddressRF2[2]),
	.datac(\rf|Mux21~1_combout ),
	.datad(\rf|Mux21~3_combout ),
	.cin(gnd),
	.combout(\rf|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux21~4 .lut_mask = 16'hF3C0;
defparam \rf|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N22
cycloneii_lcell_comb \alu1|Add0~22 (
// Equation(s):
// \alu1|Add0~22_combout  = (\rf|Mux4~4_combout  & ((\rf|Mux20~4_combout  & (\alu1|Add0~21  & VCC)) # (!\rf|Mux20~4_combout  & (!\alu1|Add0~21 )))) # (!\rf|Mux4~4_combout  & ((\rf|Mux20~4_combout  & (!\alu1|Add0~21 )) # (!\rf|Mux20~4_combout  & 
// ((\alu1|Add0~21 ) # (GND)))))
// \alu1|Add0~23  = CARRY((\rf|Mux4~4_combout  & (!\rf|Mux20~4_combout  & !\alu1|Add0~21 )) # (!\rf|Mux4~4_combout  & ((!\alu1|Add0~21 ) # (!\rf|Mux20~4_combout ))))

	.dataa(\rf|Mux4~4_combout ),
	.datab(\rf|Mux20~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~21 ),
	.combout(\alu1|Add0~22_combout ),
	.cout(\alu1|Add0~23 ));
// synopsys translate_off
defparam \alu1|Add0~22 .lut_mask = 16'h9617;
defparam \alu1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N30
cycloneii_lcell_comb \alu1|Mux4~0 (
// Equation(s):
// \alu1|Mux4~0_combout  = (controlAlu[0] & (controlAlu[1])) # (!controlAlu[0] & ((controlAlu[1] & (\alu1|result~63_combout )) # (!controlAlu[1] & ((\alu1|Add0~22_combout )))))

	.dataa(controlAlu[0]),
	.datab(controlAlu[1]),
	.datac(\alu1|result~63_combout ),
	.datad(\alu1|Add0~22_combout ),
	.cin(gnd),
	.combout(\alu1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux4~0 .lut_mask = 16'hD9C8;
defparam \alu1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N24
cycloneii_lcell_comb \alu1|Mux4~1 (
// Equation(s):
// \alu1|Mux4~1_combout  = (controlAlu[0] & ((\rf|Mux4~4_combout  & ((!\alu1|Mux4~0_combout ))) # (!\rf|Mux4~4_combout  & ((\rf|Mux20~4_combout ) # (\alu1|Mux4~0_combout ))))) # (!controlAlu[0] & (((\alu1|Mux4~0_combout ))))

	.dataa(controlAlu[0]),
	.datab(\rf|Mux20~4_combout ),
	.datac(\rf|Mux4~4_combout ),
	.datad(\alu1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux4~1 .lut_mask = 16'h5FA8;
defparam \alu1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y28_N25
cycloneii_lcell_ff \regALU|Q[11] (
	.clk(\Clock~combout ),
	.datain(\alu1|Mux4~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegALU~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regALU|Q [11]));

// Location: LCCOMB_X32_Y30_N26
cycloneii_lcell_comb \mux1|Mux4~0 (
// Equation(s):
// \mux1|Mux4~0_combout  = (controlMux[1] & ((controlMux[0]) # ((\DataIn~combout [11])))) # (!controlMux[1] & (!controlMux[0] & (\rf|Mux20~4_combout )))

	.dataa(controlMux[1]),
	.datab(controlMux[0]),
	.datac(\rf|Mux20~4_combout ),
	.datad(\DataIn~combout [11]),
	.cin(gnd),
	.combout(\mux1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux4~0 .lut_mask = 16'hBA98;
defparam \mux1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N14
cycloneii_lcell_comb \mux1|Mux4~1 (
// Equation(s):
// \mux1|Mux4~1_combout  = (controlMux[0] & ((\mux1|Mux4~0_combout  & ((\regALU|Q [11]))) # (!\mux1|Mux4~0_combout  & (\rf|Mux4~4_combout )))) # (!controlMux[0] & (((\mux1|Mux4~0_combout ))))

	.dataa(controlMux[0]),
	.datab(\rf|Mux4~4_combout ),
	.datac(\regALU|Q [11]),
	.datad(\mux1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\mux1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux4~1 .lut_mask = 16'hF588;
defparam \mux1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y30_N23
cycloneii_lcell_ff \rf|PC|Q[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|PC|Q[11]~39_combout ),
	.sdata(\mux1|Mux4~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\rf|comb~3_combout ),
	.ena(\rf|PC|Q[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|PC|Q [11]));

// Location: LCCOMB_X29_Y30_N26
cycloneii_lcell_comb \rf|PC|Q[13]~43 (
// Equation(s):
// \rf|PC|Q[13]~43_combout  = (\rf|PC|Q [13] & (!\rf|PC|Q[12]~42 )) # (!\rf|PC|Q [13] & ((\rf|PC|Q[12]~42 ) # (GND)))
// \rf|PC|Q[13]~44  = CARRY((!\rf|PC|Q[12]~42 ) # (!\rf|PC|Q [13]))

	.dataa(vcc),
	.datab(\rf|PC|Q [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\rf|PC|Q[12]~42 ),
	.combout(\rf|PC|Q[13]~43_combout ),
	.cout(\rf|PC|Q[13]~44 ));
// synopsys translate_off
defparam \rf|PC|Q[13]~43 .lut_mask = 16'h3C3F;
defparam \rf|PC|Q[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y30_N5
cycloneii_lcell_ff \rf|register3|Q[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux2~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register3|Q [13]));

// Location: LCFF_X30_Y30_N5
cycloneii_lcell_ff \rf|register2|Q[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux2~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register2|Q [13]));

// Location: LCCOMB_X31_Y30_N6
cycloneii_lcell_comb \rf|Mux2~2 (
// Equation(s):
// \rf|Mux2~2_combout  = (ReadAddressRF1[1] & (((ReadAddressRF1[0])))) # (!ReadAddressRF1[1] & ((ReadAddressRF1[0] & ((\rf|register2|Q [13]))) # (!ReadAddressRF1[0] & (\rf|register1|Q [13]))))

	.dataa(\rf|register1|Q [13]),
	.datab(\rf|register2|Q [13]),
	.datac(ReadAddressRF1[1]),
	.datad(ReadAddressRF1[0]),
	.cin(gnd),
	.combout(\rf|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux2~2 .lut_mask = 16'hFC0A;
defparam \rf|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N4
cycloneii_lcell_comb \rf|Mux2~3 (
// Equation(s):
// \rf|Mux2~3_combout  = (ReadAddressRF1[1] & ((\rf|Mux2~2_combout  & (\rf|register4|Q [13])) # (!\rf|Mux2~2_combout  & ((\rf|register3|Q [13]))))) # (!ReadAddressRF1[1] & (((\rf|Mux2~2_combout ))))

	.dataa(\rf|register4|Q [13]),
	.datab(ReadAddressRF1[1]),
	.datac(\rf|register3|Q [13]),
	.datad(\rf|Mux2~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux2~3 .lut_mask = 16'hBBC0;
defparam \rf|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y30_N1
cycloneii_lcell_ff \rf|register6|Q[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux2~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register6|Q [13]));

// Location: LCFF_X31_Y27_N29
cycloneii_lcell_ff \rf|register5|Q[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux2~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register5|Q [13]));

// Location: LCCOMB_X31_Y27_N26
cycloneii_lcell_comb \rf|Mux2~0 (
// Equation(s):
// \rf|Mux2~0_combout  = (ReadAddressRF1[1] & ((\rf|register7|Q [13]) # ((ReadAddressRF1[0])))) # (!ReadAddressRF1[1] & (((\rf|register5|Q [13] & !ReadAddressRF1[0]))))

	.dataa(\rf|register7|Q [13]),
	.datab(\rf|register5|Q [13]),
	.datac(ReadAddressRF1[1]),
	.datad(ReadAddressRF1[0]),
	.cin(gnd),
	.combout(\rf|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux2~0 .lut_mask = 16'hF0AC;
defparam \rf|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N6
cycloneii_lcell_comb \rf|Mux2~1 (
// Equation(s):
// \rf|Mux2~1_combout  = (ReadAddressRF1[0] & ((\rf|Mux2~0_combout  & (\rf|PC|Q [13])) # (!\rf|Mux2~0_combout  & ((\rf|register6|Q [13]))))) # (!ReadAddressRF1[0] & (((\rf|Mux2~0_combout ))))

	.dataa(\rf|PC|Q [13]),
	.datab(ReadAddressRF1[0]),
	.datac(\rf|register6|Q [13]),
	.datad(\rf|Mux2~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux2~1 .lut_mask = 16'hBBC0;
defparam \rf|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N28
cycloneii_lcell_comb \rf|Mux2~4 (
// Equation(s):
// \rf|Mux2~4_combout  = (ReadAddressRF1[2] & ((\rf|Mux2~1_combout ))) # (!ReadAddressRF1[2] & (\rf|Mux2~3_combout ))

	.dataa(ReadAddressRF1[2]),
	.datab(vcc),
	.datac(\rf|Mux2~3_combout ),
	.datad(\rf|Mux2~1_combout ),
	.cin(gnd),
	.combout(\rf|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux2~4 .lut_mask = 16'hFA50;
defparam \rf|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y30_N9
cycloneii_lcell_ff \rf|register3|Q[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux3~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register3|Q [12]));

// Location: LCFF_X30_Y30_N27
cycloneii_lcell_ff \rf|register1|Q[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux3~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register1|Q [12]));

// Location: LCFF_X30_Y30_N29
cycloneii_lcell_ff \rf|register2|Q[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux3~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register2|Q [12]));

// Location: LCCOMB_X30_Y30_N28
cycloneii_lcell_comb \rf|Mux3~2 (
// Equation(s):
// \rf|Mux3~2_combout  = (ReadAddressRF1[1] & (((ReadAddressRF1[0])))) # (!ReadAddressRF1[1] & ((ReadAddressRF1[0] & ((\rf|register2|Q [12]))) # (!ReadAddressRF1[0] & (\rf|register1|Q [12]))))

	.dataa(ReadAddressRF1[1]),
	.datab(\rf|register1|Q [12]),
	.datac(\rf|register2|Q [12]),
	.datad(ReadAddressRF1[0]),
	.cin(gnd),
	.combout(\rf|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux3~2 .lut_mask = 16'hFA44;
defparam \rf|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N8
cycloneii_lcell_comb \rf|Mux3~3 (
// Equation(s):
// \rf|Mux3~3_combout  = (ReadAddressRF1[1] & ((\rf|Mux3~2_combout  & (\rf|register4|Q [12])) # (!\rf|Mux3~2_combout  & ((\rf|register3|Q [12]))))) # (!ReadAddressRF1[1] & (((\rf|Mux3~2_combout ))))

	.dataa(\rf|register4|Q [12]),
	.datab(ReadAddressRF1[1]),
	.datac(\rf|register3|Q [12]),
	.datad(\rf|Mux3~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux3~3 .lut_mask = 16'hBBC0;
defparam \rf|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y27_N15
cycloneii_lcell_ff \rf|register7|Q[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux3~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register7|Q [12]));

// Location: LCFF_X31_Y27_N17
cycloneii_lcell_ff \rf|register5|Q[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux3~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register5|Q [12]));

// Location: LCCOMB_X30_Y27_N8
cycloneii_lcell_comb \rf|Mux3~0 (
// Equation(s):
// \rf|Mux3~0_combout  = (ReadAddressRF1[1] & ((\rf|register7|Q [12]) # ((ReadAddressRF1[0])))) # (!ReadAddressRF1[1] & (((\rf|register5|Q [12] & !ReadAddressRF1[0]))))

	.dataa(ReadAddressRF1[1]),
	.datab(\rf|register7|Q [12]),
	.datac(\rf|register5|Q [12]),
	.datad(ReadAddressRF1[0]),
	.cin(gnd),
	.combout(\rf|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux3~0 .lut_mask = 16'hAAD8;
defparam \rf|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N2
cycloneii_lcell_comb \rf|Mux3~1 (
// Equation(s):
// \rf|Mux3~1_combout  = (ReadAddressRF1[0] & ((\rf|Mux3~0_combout  & (\rf|PC|Q [12])) # (!\rf|Mux3~0_combout  & ((\rf|register6|Q [12]))))) # (!ReadAddressRF1[0] & (((\rf|Mux3~0_combout ))))

	.dataa(\rf|PC|Q [12]),
	.datab(ReadAddressRF1[0]),
	.datac(\rf|Mux3~0_combout ),
	.datad(\rf|register6|Q [12]),
	.cin(gnd),
	.combout(\rf|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux3~1 .lut_mask = 16'hBCB0;
defparam \rf|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N0
cycloneii_lcell_comb \rf|Mux3~4 (
// Equation(s):
// \rf|Mux3~4_combout  = (ReadAddressRF1[2] & ((\rf|Mux3~1_combout ))) # (!ReadAddressRF1[2] & (\rf|Mux3~3_combout ))

	.dataa(vcc),
	.datab(ReadAddressRF1[2]),
	.datac(\rf|Mux3~3_combout ),
	.datad(\rf|Mux3~1_combout ),
	.cin(gnd),
	.combout(\rf|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux3~4 .lut_mask = 16'hFC30;
defparam \rf|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N24
cycloneii_lcell_comb \alu1|Add0~24 (
// Equation(s):
// \alu1|Add0~24_combout  = ((\rf|Mux3~4_combout  $ (\rf|Mux19~4_combout  $ (!\alu1|Add0~23 )))) # (GND)
// \alu1|Add0~25  = CARRY((\rf|Mux3~4_combout  & ((\rf|Mux19~4_combout ) # (!\alu1|Add0~23 ))) # (!\rf|Mux3~4_combout  & (\rf|Mux19~4_combout  & !\alu1|Add0~23 )))

	.dataa(\rf|Mux3~4_combout ),
	.datab(\rf|Mux19~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~23 ),
	.combout(\alu1|Add0~24_combout ),
	.cout(\alu1|Add0~25 ));
// synopsys translate_off
defparam \alu1|Add0~24 .lut_mask = 16'h698E;
defparam \alu1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N18
cycloneii_lcell_comb \alu1|Mux3~0 (
// Equation(s):
// \alu1|Mux3~0_combout  = (controlAlu[0] & ((\alu1|result~64_combout ) # ((controlAlu[1])))) # (!controlAlu[0] & (((\alu1|Add0~24_combout  & !controlAlu[1]))))

	.dataa(\alu1|result~64_combout ),
	.datab(controlAlu[0]),
	.datac(\alu1|Add0~24_combout ),
	.datad(controlAlu[1]),
	.cin(gnd),
	.combout(\alu1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux3~0 .lut_mask = 16'hCCB8;
defparam \alu1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N24
cycloneii_lcell_comb \alu1|Mux3~1 (
// Equation(s):
// \alu1|Mux3~1_combout  = (controlAlu[1] & ((\rf|Mux3~4_combout  & (\rf|Mux19~4_combout  & !\alu1|Mux3~0_combout )) # (!\rf|Mux3~4_combout  & ((\alu1|Mux3~0_combout ))))) # (!controlAlu[1] & (((\alu1|Mux3~0_combout ))))

	.dataa(\rf|Mux19~4_combout ),
	.datab(controlAlu[1]),
	.datac(\rf|Mux3~4_combout ),
	.datad(\alu1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux3~1 .lut_mask = 16'h3F80;
defparam \alu1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y29_N25
cycloneii_lcell_ff \regALU|Q[12] (
	.clk(\Clock~combout ),
	.datain(\alu1|Mux3~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegALU~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regALU|Q [12]));

// Location: LCCOMB_X30_Y27_N22
cycloneii_lcell_comb \mux1|Mux3~0 (
// Equation(s):
// \mux1|Mux3~0_combout  = (controlMux[1] & (((controlMux[0])))) # (!controlMux[1] & ((controlMux[0] & ((\rf|Mux3~4_combout ))) # (!controlMux[0] & (\rf|Mux19~4_combout ))))

	.dataa(\rf|Mux19~4_combout ),
	.datab(controlMux[1]),
	.datac(controlMux[0]),
	.datad(\rf|Mux3~4_combout ),
	.cin(gnd),
	.combout(\mux1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux3~0 .lut_mask = 16'hF2C2;
defparam \mux1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N30
cycloneii_lcell_comb \mux1|Mux3~1 (
// Equation(s):
// \mux1|Mux3~1_combout  = (controlMux[1] & ((\mux1|Mux3~0_combout  & ((\regALU|Q [12]))) # (!\mux1|Mux3~0_combout  & (\DataIn~combout [12])))) # (!controlMux[1] & (((\mux1|Mux3~0_combout ))))

	.dataa(controlMux[1]),
	.datab(\DataIn~combout [12]),
	.datac(\regALU|Q [12]),
	.datad(\mux1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\mux1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux3~1 .lut_mask = 16'hF588;
defparam \mux1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N26
cycloneii_lcell_comb \rf|register6|Q[12]~feeder (
// Equation(s):
// \rf|register6|Q[12]~feeder_combout  = \mux1|Mux3~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux3~1_combout ),
	.cin(gnd),
	.combout(\rf|register6|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|register6|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \rf|register6|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N27
cycloneii_lcell_ff \rf|register6|Q[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|register6|Q[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register6|Q [12]));

// Location: LCCOMB_X31_Y27_N16
cycloneii_lcell_comb \rf|Mux19~0 (
// Equation(s):
// \rf|Mux19~0_combout  = (ReadAddressRF2[1] & ((\rf|register7|Q [12]) # ((ReadAddressRF2[0])))) # (!ReadAddressRF2[1] & (((\rf|register5|Q [12] & !ReadAddressRF2[0]))))

	.dataa(\rf|register7|Q [12]),
	.datab(ReadAddressRF2[1]),
	.datac(\rf|register5|Q [12]),
	.datad(ReadAddressRF2[0]),
	.cin(gnd),
	.combout(\rf|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux19~0 .lut_mask = 16'hCCB8;
defparam \rf|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N18
cycloneii_lcell_comb \rf|Mux19~1 (
// Equation(s):
// \rf|Mux19~1_combout  = (\rf|Mux19~0_combout  & ((\rf|PC|Q [12]) # ((!ReadAddressRF2[0])))) # (!\rf|Mux19~0_combout  & (((\rf|register6|Q [12] & ReadAddressRF2[0]))))

	.dataa(\rf|PC|Q [12]),
	.datab(\rf|register6|Q [12]),
	.datac(\rf|Mux19~0_combout ),
	.datad(ReadAddressRF2[0]),
	.cin(gnd),
	.combout(\rf|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux19~1 .lut_mask = 16'hACF0;
defparam \rf|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y30_N27
cycloneii_lcell_ff \rf|register4|Q[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux3~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register4|Q [12]));

// Location: LCCOMB_X30_Y30_N26
cycloneii_lcell_comb \rf|Mux19~2 (
// Equation(s):
// \rf|Mux19~2_combout  = (ReadAddressRF2[0] & ((ReadAddressRF2[1]) # ((\rf|register2|Q [12])))) # (!ReadAddressRF2[0] & (!ReadAddressRF2[1] & (\rf|register1|Q [12])))

	.dataa(ReadAddressRF2[0]),
	.datab(ReadAddressRF2[1]),
	.datac(\rf|register1|Q [12]),
	.datad(\rf|register2|Q [12]),
	.cin(gnd),
	.combout(\rf|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux19~2 .lut_mask = 16'hBA98;
defparam \rf|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N26
cycloneii_lcell_comb \rf|Mux19~3 (
// Equation(s):
// \rf|Mux19~3_combout  = (ReadAddressRF2[1] & ((\rf|Mux19~2_combout  & ((\rf|register4|Q [12]))) # (!\rf|Mux19~2_combout  & (\rf|register3|Q [12])))) # (!ReadAddressRF2[1] & (((\rf|Mux19~2_combout ))))

	.dataa(ReadAddressRF2[1]),
	.datab(\rf|register3|Q [12]),
	.datac(\rf|register4|Q [12]),
	.datad(\rf|Mux19~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux19~3 .lut_mask = 16'hF588;
defparam \rf|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N12
cycloneii_lcell_comb \rf|Mux19~4 (
// Equation(s):
// \rf|Mux19~4_combout  = (ReadAddressRF2[2] & (\rf|Mux19~1_combout )) # (!ReadAddressRF2[2] & ((\rf|Mux19~3_combout )))

	.dataa(vcc),
	.datab(\rf|Mux19~1_combout ),
	.datac(ReadAddressRF2[2]),
	.datad(\rf|Mux19~3_combout ),
	.cin(gnd),
	.combout(\rf|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux19~4 .lut_mask = 16'hCFC0;
defparam \rf|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N26
cycloneii_lcell_comb \alu1|Add0~26 (
// Equation(s):
// \alu1|Add0~26_combout  = (\rf|Mux18~4_combout  & ((\rf|Mux2~4_combout  & (\alu1|Add0~25  & VCC)) # (!\rf|Mux2~4_combout  & (!\alu1|Add0~25 )))) # (!\rf|Mux18~4_combout  & ((\rf|Mux2~4_combout  & (!\alu1|Add0~25 )) # (!\rf|Mux2~4_combout  & ((\alu1|Add0~25 
// ) # (GND)))))
// \alu1|Add0~27  = CARRY((\rf|Mux18~4_combout  & (!\rf|Mux2~4_combout  & !\alu1|Add0~25 )) # (!\rf|Mux18~4_combout  & ((!\alu1|Add0~25 ) # (!\rf|Mux2~4_combout ))))

	.dataa(\rf|Mux18~4_combout ),
	.datab(\rf|Mux2~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~25 ),
	.combout(\alu1|Add0~26_combout ),
	.cout(\alu1|Add0~27 ));
// synopsys translate_off
defparam \alu1|Add0~26 .lut_mask = 16'h9617;
defparam \alu1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N12
cycloneii_lcell_comb \alu1|Mux2~1 (
// Equation(s):
// \alu1|Mux2~1_combout  = (controlAlu[1] & (\alu1|Mux2~0_combout )) # (!controlAlu[1] & ((controlAlu[0] & (\alu1|Mux2~0_combout )) # (!controlAlu[0] & ((\alu1|Add0~26_combout )))))

	.dataa(\alu1|Mux2~0_combout ),
	.datab(controlAlu[1]),
	.datac(controlAlu[0]),
	.datad(\alu1|Add0~26_combout ),
	.cin(gnd),
	.combout(\alu1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux2~1 .lut_mask = 16'hABA8;
defparam \alu1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y29_N13
cycloneii_lcell_ff \regALU|Q[13] (
	.clk(\Clock~combout ),
	.datain(\alu1|Mux2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegALU~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regALU|Q [13]));

// Location: LCFF_X31_Y30_N21
cycloneii_lcell_ff \rf|register4|Q[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux2~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register4|Q [13]));

// Location: LCFF_X30_Y30_N15
cycloneii_lcell_ff \rf|register1|Q[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux2~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register1|Q [13]));

// Location: LCCOMB_X30_Y30_N14
cycloneii_lcell_comb \rf|Mux18~2 (
// Equation(s):
// \rf|Mux18~2_combout  = (ReadAddressRF2[1] & (((ReadAddressRF2[0])))) # (!ReadAddressRF2[1] & ((ReadAddressRF2[0] & (\rf|register2|Q [13])) # (!ReadAddressRF2[0] & ((\rf|register1|Q [13])))))

	.dataa(\rf|register2|Q [13]),
	.datab(ReadAddressRF2[1]),
	.datac(\rf|register1|Q [13]),
	.datad(ReadAddressRF2[0]),
	.cin(gnd),
	.combout(\rf|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux18~2 .lut_mask = 16'hEE30;
defparam \rf|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N20
cycloneii_lcell_comb \rf|Mux18~3 (
// Equation(s):
// \rf|Mux18~3_combout  = (ReadAddressRF2[1] & ((\rf|Mux18~2_combout  & ((\rf|register4|Q [13]))) # (!\rf|Mux18~2_combout  & (\rf|register3|Q [13])))) # (!ReadAddressRF2[1] & (((\rf|Mux18~2_combout ))))

	.dataa(ReadAddressRF2[1]),
	.datab(\rf|register3|Q [13]),
	.datac(\rf|register4|Q [13]),
	.datad(\rf|Mux18~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux18~3 .lut_mask = 16'hF588;
defparam \rf|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N28
cycloneii_lcell_comb \rf|Mux18~0 (
// Equation(s):
// \rf|Mux18~0_combout  = (ReadAddressRF2[1] & ((\rf|register7|Q [13]) # ((ReadAddressRF2[0])))) # (!ReadAddressRF2[1] & (((\rf|register5|Q [13] & !ReadAddressRF2[0]))))

	.dataa(\rf|register7|Q [13]),
	.datab(ReadAddressRF2[1]),
	.datac(\rf|register5|Q [13]),
	.datad(ReadAddressRF2[0]),
	.cin(gnd),
	.combout(\rf|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux18~0 .lut_mask = 16'hCCB8;
defparam \rf|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N0
cycloneii_lcell_comb \rf|Mux18~1 (
// Equation(s):
// \rf|Mux18~1_combout  = (ReadAddressRF2[0] & ((\rf|Mux18~0_combout  & (\rf|PC|Q [13])) # (!\rf|Mux18~0_combout  & ((\rf|register6|Q [13]))))) # (!ReadAddressRF2[0] & (((\rf|Mux18~0_combout ))))

	.dataa(ReadAddressRF2[0]),
	.datab(\rf|PC|Q [13]),
	.datac(\rf|register6|Q [13]),
	.datad(\rf|Mux18~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux18~1 .lut_mask = 16'hDDA0;
defparam \rf|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N30
cycloneii_lcell_comb \rf|Mux18~4 (
// Equation(s):
// \rf|Mux18~4_combout  = (ReadAddressRF2[2] & ((\rf|Mux18~1_combout ))) # (!ReadAddressRF2[2] & (\rf|Mux18~3_combout ))

	.dataa(vcc),
	.datab(ReadAddressRF2[2]),
	.datac(\rf|Mux18~3_combout ),
	.datad(\rf|Mux18~1_combout ),
	.cin(gnd),
	.combout(\rf|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux18~4 .lut_mask = 16'hFC30;
defparam \rf|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N24
cycloneii_lcell_comb \mux1|Mux2~0 (
// Equation(s):
// \mux1|Mux2~0_combout  = (controlMux[1] & ((\DataIn~combout [13]) # ((controlMux[0])))) # (!controlMux[1] & (((!controlMux[0] & \rf|Mux18~4_combout ))))

	.dataa(controlMux[1]),
	.datab(\DataIn~combout [13]),
	.datac(controlMux[0]),
	.datad(\rf|Mux18~4_combout ),
	.cin(gnd),
	.combout(\mux1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux2~0 .lut_mask = 16'hADA8;
defparam \mux1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N8
cycloneii_lcell_comb \mux1|Mux2~1 (
// Equation(s):
// \mux1|Mux2~1_combout  = (controlMux[0] & ((\mux1|Mux2~0_combout  & (\regALU|Q [13])) # (!\mux1|Mux2~0_combout  & ((\rf|Mux2~4_combout ))))) # (!controlMux[0] & (((\mux1|Mux2~0_combout ))))

	.dataa(controlMux[0]),
	.datab(\regALU|Q [13]),
	.datac(\mux1|Mux2~0_combout ),
	.datad(\rf|Mux2~4_combout ),
	.cin(gnd),
	.combout(\mux1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux2~1 .lut_mask = 16'hDAD0;
defparam \mux1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y30_N27
cycloneii_lcell_ff \rf|PC|Q[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|PC|Q[13]~43_combout ),
	.sdata(\mux1|Mux2~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\rf|comb~3_combout ),
	.ena(\rf|PC|Q[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|PC|Q [13]));

// Location: LCCOMB_X29_Y30_N28
cycloneii_lcell_comb \rf|PC|Q[14]~45 (
// Equation(s):
// \rf|PC|Q[14]~45_combout  = (\rf|PC|Q [14] & (\rf|PC|Q[13]~44  $ (GND))) # (!\rf|PC|Q [14] & (!\rf|PC|Q[13]~44  & VCC))
// \rf|PC|Q[14]~46  = CARRY((\rf|PC|Q [14] & !\rf|PC|Q[13]~44 ))

	.dataa(vcc),
	.datab(\rf|PC|Q [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\rf|PC|Q[13]~44 ),
	.combout(\rf|PC|Q[14]~45_combout ),
	.cout(\rf|PC|Q[14]~46 ));
// synopsys translate_off
defparam \rf|PC|Q[14]~45 .lut_mask = 16'hC30C;
defparam \rf|PC|Q[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N30
cycloneii_lcell_comb \rf|register3|Q[14]~feeder (
// Equation(s):
// \rf|register3|Q[14]~feeder_combout  = \mux1|Mux1~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux1~1_combout ),
	.cin(gnd),
	.combout(\rf|register3|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|register3|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \rf|register3|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y30_N31
cycloneii_lcell_ff \rf|register3|Q[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|register3|Q[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register3|Q [14]));

// Location: LCFF_X30_Y30_N19
cycloneii_lcell_ff \rf|register2|Q[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux1~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register2|Q [14]));

// Location: LCCOMB_X30_Y30_N18
cycloneii_lcell_comb \rf|Mux1~2 (
// Equation(s):
// \rf|Mux1~2_combout  = (ReadAddressRF1[0] & (((\rf|register2|Q [14]) # (ReadAddressRF1[1])))) # (!ReadAddressRF1[0] & (\rf|register1|Q [14] & ((!ReadAddressRF1[1]))))

	.dataa(\rf|register1|Q [14]),
	.datab(ReadAddressRF1[0]),
	.datac(\rf|register2|Q [14]),
	.datad(ReadAddressRF1[1]),
	.cin(gnd),
	.combout(\rf|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux1~2 .lut_mask = 16'hCCE2;
defparam \rf|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N22
cycloneii_lcell_comb \rf|Mux1~3 (
// Equation(s):
// \rf|Mux1~3_combout  = (ReadAddressRF1[1] & ((\rf|Mux1~2_combout  & (\rf|register4|Q [14])) # (!\rf|Mux1~2_combout  & ((\rf|register3|Q [14]))))) # (!ReadAddressRF1[1] & (((\rf|Mux1~2_combout ))))

	.dataa(\rf|register4|Q [14]),
	.datab(\rf|register3|Q [14]),
	.datac(ReadAddressRF1[1]),
	.datad(\rf|Mux1~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux1~3 .lut_mask = 16'hAFC0;
defparam \rf|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N20
cycloneii_lcell_comb \rf|register6|Q[14]~feeder (
// Equation(s):
// \rf|register6|Q[14]~feeder_combout  = \mux1|Mux1~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux1~1_combout ),
	.cin(gnd),
	.combout(\rf|register6|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rf|register6|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \rf|register6|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N21
cycloneii_lcell_ff \rf|register6|Q[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|register6|Q[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rf|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register6|Q [14]));

// Location: LCFF_X31_Y27_N19
cycloneii_lcell_ff \rf|register5|Q[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux1~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register5|Q [14]));

// Location: LCCOMB_X31_Y27_N4
cycloneii_lcell_comb \rf|Mux1~0 (
// Equation(s):
// \rf|Mux1~0_combout  = (ReadAddressRF1[1] & ((\rf|register7|Q [14]) # ((ReadAddressRF1[0])))) # (!ReadAddressRF1[1] & (((\rf|register5|Q [14] & !ReadAddressRF1[0]))))

	.dataa(\rf|register7|Q [14]),
	.datab(\rf|register5|Q [14]),
	.datac(ReadAddressRF1[1]),
	.datad(ReadAddressRF1[0]),
	.cin(gnd),
	.combout(\rf|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux1~0 .lut_mask = 16'hF0AC;
defparam \rf|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N12
cycloneii_lcell_comb \rf|Mux1~1 (
// Equation(s):
// \rf|Mux1~1_combout  = (ReadAddressRF1[0] & ((\rf|Mux1~0_combout  & (\rf|PC|Q [14])) # (!\rf|Mux1~0_combout  & ((\rf|register6|Q [14]))))) # (!ReadAddressRF1[0] & (((\rf|Mux1~0_combout ))))

	.dataa(\rf|PC|Q [14]),
	.datab(ReadAddressRF1[0]),
	.datac(\rf|register6|Q [14]),
	.datad(\rf|Mux1~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux1~1 .lut_mask = 16'hBBC0;
defparam \rf|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N20
cycloneii_lcell_comb \rf|Mux1~4 (
// Equation(s):
// \rf|Mux1~4_combout  = (ReadAddressRF1[2] & ((\rf|Mux1~1_combout ))) # (!ReadAddressRF1[2] & (\rf|Mux1~3_combout ))

	.dataa(vcc),
	.datab(\rf|Mux1~3_combout ),
	.datac(ReadAddressRF1[2]),
	.datad(\rf|Mux1~1_combout ),
	.cin(gnd),
	.combout(\rf|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux1~4 .lut_mask = 16'hFC0C;
defparam \rf|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N6
cycloneii_lcell_comb \mux1|Mux1~0 (
// Equation(s):
// \mux1|Mux1~0_combout  = (controlMux[1] & (controlMux[0])) # (!controlMux[1] & ((controlMux[0] & ((\rf|Mux1~4_combout ))) # (!controlMux[0] & (\rf|Mux17~4_combout ))))

	.dataa(controlMux[1]),
	.datab(controlMux[0]),
	.datac(\rf|Mux17~4_combout ),
	.datad(\rf|Mux1~4_combout ),
	.cin(gnd),
	.combout(\mux1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux1~0 .lut_mask = 16'hDC98;
defparam \mux1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N28
cycloneii_lcell_comb \mux1|Mux1~1 (
// Equation(s):
// \mux1|Mux1~1_combout  = (controlMux[1] & ((\mux1|Mux1~0_combout  & (\regALU|Q [14])) # (!\mux1|Mux1~0_combout  & ((\DataIn~combout [14]))))) # (!controlMux[1] & (((\mux1|Mux1~0_combout ))))

	.dataa(controlMux[1]),
	.datab(\regALU|Q [14]),
	.datac(\DataIn~combout [14]),
	.datad(\mux1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\mux1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux1~1 .lut_mask = 16'hDDA0;
defparam \mux1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y30_N29
cycloneii_lcell_ff \rf|PC|Q[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|PC|Q[14]~45_combout ),
	.sdata(\mux1|Mux1~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\rf|comb~3_combout ),
	.ena(\rf|PC|Q[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|PC|Q [14]));

// Location: LCFF_X31_Y27_N25
cycloneii_lcell_ff \rf|register7|Q[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux1~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register7|Q [14]));

// Location: LCCOMB_X31_Y27_N2
cycloneii_lcell_comb \rf|Mux17~0 (
// Equation(s):
// \rf|Mux17~0_combout  = (ReadAddressRF2[1] & (((\rf|register7|Q [14]) # (ReadAddressRF2[0])))) # (!ReadAddressRF2[1] & (\rf|register5|Q [14] & ((!ReadAddressRF2[0]))))

	.dataa(ReadAddressRF2[1]),
	.datab(\rf|register5|Q [14]),
	.datac(\rf|register7|Q [14]),
	.datad(ReadAddressRF2[0]),
	.cin(gnd),
	.combout(\rf|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux17~0 .lut_mask = 16'hAAE4;
defparam \rf|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N14
cycloneii_lcell_comb \rf|Mux17~1 (
// Equation(s):
// \rf|Mux17~1_combout  = (ReadAddressRF2[0] & ((\rf|Mux17~0_combout  & (\rf|PC|Q [14])) # (!\rf|Mux17~0_combout  & ((\rf|register6|Q [14]))))) # (!ReadAddressRF2[0] & (((\rf|Mux17~0_combout ))))

	.dataa(ReadAddressRF2[0]),
	.datab(\rf|PC|Q [14]),
	.datac(\rf|register6|Q [14]),
	.datad(\rf|Mux17~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux17~1 .lut_mask = 16'hDDA0;
defparam \rf|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y30_N13
cycloneii_lcell_ff \rf|register4|Q[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux1~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register4|Q [14]));

// Location: LCCOMB_X31_Y30_N12
cycloneii_lcell_comb \rf|Mux17~3 (
// Equation(s):
// \rf|Mux17~3_combout  = (\rf|Mux17~2_combout  & (((\rf|register4|Q [14]) # (!ReadAddressRF2[1])))) # (!\rf|Mux17~2_combout  & (\rf|register3|Q [14] & ((ReadAddressRF2[1]))))

	.dataa(\rf|Mux17~2_combout ),
	.datab(\rf|register3|Q [14]),
	.datac(\rf|register4|Q [14]),
	.datad(ReadAddressRF2[1]),
	.cin(gnd),
	.combout(\rf|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux17~3 .lut_mask = 16'hE4AA;
defparam \rf|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N16
cycloneii_lcell_comb \rf|Mux17~4 (
// Equation(s):
// \rf|Mux17~4_combout  = (ReadAddressRF2[2] & (\rf|Mux17~1_combout )) # (!ReadAddressRF2[2] & ((\rf|Mux17~3_combout )))

	.dataa(vcc),
	.datab(ReadAddressRF2[2]),
	.datac(\rf|Mux17~1_combout ),
	.datad(\rf|Mux17~3_combout ),
	.cin(gnd),
	.combout(\rf|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux17~4 .lut_mask = 16'hF3C0;
defparam \rf|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N28
cycloneii_lcell_comb \alu1|Add0~28 (
// Equation(s):
// \alu1|Add0~28_combout  = ((\rf|Mux1~4_combout  $ (\rf|Mux17~4_combout  $ (!\alu1|Add0~27 )))) # (GND)
// \alu1|Add0~29  = CARRY((\rf|Mux1~4_combout  & ((\rf|Mux17~4_combout ) # (!\alu1|Add0~27 ))) # (!\rf|Mux1~4_combout  & (\rf|Mux17~4_combout  & !\alu1|Add0~27 )))

	.dataa(\rf|Mux1~4_combout ),
	.datab(\rf|Mux17~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu1|Add0~27 ),
	.combout(\alu1|Add0~28_combout ),
	.cout(\alu1|Add0~29 ));
// synopsys translate_off
defparam \alu1|Add0~28 .lut_mask = 16'h698E;
defparam \alu1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N0
cycloneii_lcell_comb \alu1|Mux1~1 (
// Equation(s):
// \alu1|Mux1~1_combout  = (controlAlu[0] & (\alu1|Mux1~0_combout )) # (!controlAlu[0] & ((controlAlu[1] & (\alu1|Mux1~0_combout )) # (!controlAlu[1] & ((\alu1|Add0~28_combout )))))

	.dataa(\alu1|Mux1~0_combout ),
	.datab(controlAlu[0]),
	.datac(\alu1|Add0~28_combout ),
	.datad(controlAlu[1]),
	.cin(gnd),
	.combout(\alu1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux1~1 .lut_mask = 16'hAAB8;
defparam \alu1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y29_N1
cycloneii_lcell_ff \regALU|Q[14] (
	.clk(\Clock~combout ),
	.datain(\alu1|Mux1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegALU~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regALU|Q [14]));

// Location: LCCOMB_X29_Y30_N30
cycloneii_lcell_comb \rf|PC|Q[15]~47 (
// Equation(s):
// \rf|PC|Q[15]~47_combout  = \rf|PC|Q[14]~46  $ (\rf|PC|Q [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rf|PC|Q [15]),
	.cin(\rf|PC|Q[14]~46 ),
	.combout(\rf|PC|Q[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \rf|PC|Q[15]~47 .lut_mask = 16'h0FF0;
defparam \rf|PC|Q[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y30_N31
cycloneii_lcell_ff \rf|PC|Q[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\rf|PC|Q[15]~47_combout ),
	.sdata(\mux1|Mux0~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\rf|comb~3_combout ),
	.ena(\rf|PC|Q[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|PC|Q [15]));

// Location: LCFF_X30_Y27_N5
cycloneii_lcell_ff \rf|register6|Q[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux0~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register6|Q [15]));

// Location: LCFF_X31_Y27_N23
cycloneii_lcell_ff \rf|register5|Q[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux0~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register5|Q [15]));

// Location: LCFF_X31_Y27_N13
cycloneii_lcell_ff \rf|register7|Q[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux0~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register7|Q [15]));

// Location: LCCOMB_X31_Y27_N30
cycloneii_lcell_comb \rf|Mux16~0 (
// Equation(s):
// \rf|Mux16~0_combout  = (ReadAddressRF2[1] & (((\rf|register7|Q [15]) # (ReadAddressRF2[0])))) # (!ReadAddressRF2[1] & (\rf|register5|Q [15] & ((!ReadAddressRF2[0]))))

	.dataa(ReadAddressRF2[1]),
	.datab(\rf|register5|Q [15]),
	.datac(\rf|register7|Q [15]),
	.datad(ReadAddressRF2[0]),
	.cin(gnd),
	.combout(\rf|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux16~0 .lut_mask = 16'hAAE4;
defparam \rf|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N10
cycloneii_lcell_comb \rf|Mux16~1 (
// Equation(s):
// \rf|Mux16~1_combout  = (ReadAddressRF2[0] & ((\rf|Mux16~0_combout  & (\rf|PC|Q [15])) # (!\rf|Mux16~0_combout  & ((\rf|register6|Q [15]))))) # (!ReadAddressRF2[0] & (((\rf|Mux16~0_combout ))))

	.dataa(ReadAddressRF2[0]),
	.datab(\rf|PC|Q [15]),
	.datac(\rf|register6|Q [15]),
	.datad(\rf|Mux16~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux16~1 .lut_mask = 16'hDDA0;
defparam \rf|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y30_N17
cycloneii_lcell_ff \rf|register1|Q[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux0~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register1|Q [15]));

// Location: LCFF_X30_Y30_N31
cycloneii_lcell_ff \rf|register2|Q[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux0~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register2|Q [15]));

// Location: LCCOMB_X30_Y30_N16
cycloneii_lcell_comb \rf|Mux16~2 (
// Equation(s):
// \rf|Mux16~2_combout  = (ReadAddressRF2[0] & ((ReadAddressRF2[1]) # ((\rf|register2|Q [15])))) # (!ReadAddressRF2[0] & (!ReadAddressRF2[1] & (\rf|register1|Q [15])))

	.dataa(ReadAddressRF2[0]),
	.datab(ReadAddressRF2[1]),
	.datac(\rf|register1|Q [15]),
	.datad(\rf|register2|Q [15]),
	.cin(gnd),
	.combout(\rf|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux16~2 .lut_mask = 16'hBA98;
defparam \rf|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N22
cycloneii_lcell_comb \rf|Mux16~3 (
// Equation(s):
// \rf|Mux16~3_combout  = (\rf|Mux16~2_combout  & ((\rf|register4|Q [15]) # ((!ReadAddressRF2[1])))) # (!\rf|Mux16~2_combout  & (((\rf|register3|Q [15] & ReadAddressRF2[1]))))

	.dataa(\rf|register4|Q [15]),
	.datab(\rf|Mux16~2_combout ),
	.datac(\rf|register3|Q [15]),
	.datad(ReadAddressRF2[1]),
	.cin(gnd),
	.combout(\rf|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux16~3 .lut_mask = 16'hB8CC;
defparam \rf|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N2
cycloneii_lcell_comb \rf|Mux16~4 (
// Equation(s):
// \rf|Mux16~4_combout  = (ReadAddressRF2[2] & (\rf|Mux16~1_combout )) # (!ReadAddressRF2[2] & ((\rf|Mux16~3_combout )))

	.dataa(ReadAddressRF2[2]),
	.datab(vcc),
	.datac(\rf|Mux16~1_combout ),
	.datad(\rf|Mux16~3_combout ),
	.cin(gnd),
	.combout(\rf|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux16~4 .lut_mask = 16'hF5A0;
defparam \rf|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N4
cycloneii_lcell_comb \mux1|Mux0~0 (
// Equation(s):
// \mux1|Mux0~0_combout  = (controlMux[1] & ((\DataIn~combout [15]) # ((controlMux[0])))) # (!controlMux[1] & (((!controlMux[0] & \rf|Mux16~4_combout ))))

	.dataa(\DataIn~combout [15]),
	.datab(controlMux[1]),
	.datac(controlMux[0]),
	.datad(\rf|Mux16~4_combout ),
	.cin(gnd),
	.combout(\mux1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux0~0 .lut_mask = 16'hCBC8;
defparam \mux1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N28
cycloneii_lcell_comb \mux1|Mux0~1 (
// Equation(s):
// \mux1|Mux0~1_combout  = (controlMux[0] & ((\mux1|Mux0~0_combout  & (\regALU|Q [15])) # (!\mux1|Mux0~0_combout  & ((\rf|Mux0~4_combout ))))) # (!controlMux[0] & (((\mux1|Mux0~0_combout ))))

	.dataa(\regALU|Q [15]),
	.datab(controlMux[0]),
	.datac(\mux1|Mux0~0_combout ),
	.datad(\rf|Mux0~4_combout ),
	.cin(gnd),
	.combout(\mux1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux0~1 .lut_mask = 16'hBCB0;
defparam \mux1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y30_N23
cycloneii_lcell_ff \rf|register3|Q[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux0~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register3|Q [15]));

// Location: LCFF_X31_Y30_N29
cycloneii_lcell_ff \rf|register4|Q[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux0~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register4|Q [15]));

// Location: LCCOMB_X30_Y30_N30
cycloneii_lcell_comb \rf|Mux0~2 (
// Equation(s):
// \rf|Mux0~2_combout  = (ReadAddressRF1[0] & (((\rf|register2|Q [15]) # (ReadAddressRF1[1])))) # (!ReadAddressRF1[0] & (\rf|register1|Q [15] & ((!ReadAddressRF1[1]))))

	.dataa(\rf|register1|Q [15]),
	.datab(ReadAddressRF1[0]),
	.datac(\rf|register2|Q [15]),
	.datad(ReadAddressRF1[1]),
	.cin(gnd),
	.combout(\rf|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux0~2 .lut_mask = 16'hCCE2;
defparam \rf|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N6
cycloneii_lcell_comb \rf|Mux0~3 (
// Equation(s):
// \rf|Mux0~3_combout  = (ReadAddressRF1[1] & ((\rf|Mux0~2_combout  & ((\rf|register4|Q [15]))) # (!\rf|Mux0~2_combout  & (\rf|register3|Q [15])))) # (!ReadAddressRF1[1] & (((\rf|Mux0~2_combout ))))

	.dataa(ReadAddressRF1[1]),
	.datab(\rf|register3|Q [15]),
	.datac(\rf|register4|Q [15]),
	.datad(\rf|Mux0~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux0~3 .lut_mask = 16'hF588;
defparam \rf|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N0
cycloneii_lcell_comb \rf|Mux0~4 (
// Equation(s):
// \rf|Mux0~4_combout  = (ReadAddressRF1[2] & (\rf|Mux0~1_combout )) # (!ReadAddressRF1[2] & ((\rf|Mux0~3_combout )))

	.dataa(\rf|Mux0~1_combout ),
	.datab(vcc),
	.datac(\rf|Mux0~3_combout ),
	.datad(ReadAddressRF1[2]),
	.cin(gnd),
	.combout(\rf|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux0~4 .lut_mask = 16'hAAF0;
defparam \rf|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N30
cycloneii_lcell_comb \alu1|Add0~30 (
// Equation(s):
// \alu1|Add0~30_combout  = \rf|Mux16~4_combout  $ (\alu1|Add0~29  $ (\rf|Mux0~4_combout ))

	.dataa(\rf|Mux16~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\rf|Mux0~4_combout ),
	.cin(\alu1|Add0~29 ),
	.combout(\alu1|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Add0~30 .lut_mask = 16'hA55A;
defparam \alu1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N16
cycloneii_lcell_comb \alu1|Mux0~1 (
// Equation(s):
// \alu1|Mux0~1_combout  = (controlAlu[0] & (\alu1|Mux0~0_combout )) # (!controlAlu[0] & ((controlAlu[1] & (\alu1|Mux0~0_combout )) # (!controlAlu[1] & ((\alu1|Add0~30_combout )))))

	.dataa(\alu1|Mux0~0_combout ),
	.datab(controlAlu[0]),
	.datac(\alu1|Add0~30_combout ),
	.datad(controlAlu[1]),
	.cin(gnd),
	.combout(\alu1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux0~1 .lut_mask = 16'hAAB8;
defparam \alu1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y29_N17
cycloneii_lcell_ff \regALU|Q[15] (
	.clk(\Clock~combout ),
	.datain(\alu1|Mux0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegALU~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regALU|Q [15]));

// Location: LCCOMB_X30_Y29_N22
cycloneii_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!\regALU|Q [13] & (!\regALU|Q [14] & (!\regALU|Q [15] & !\regALU|Q [12])))

	.dataa(\regALU|Q [13]),
	.datab(\regALU|Q [14]),
	.datac(\regALU|Q [15]),
	.datad(\regALU|Q [12]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N8
cycloneii_lcell_comb \alu1|result~58 (
// Equation(s):
// \alu1|result~58_combout  = (\rf|Mux25~4_combout ) # ((ReadAddressRF1[2] & ((\rf|Mux9~1_combout ))) # (!ReadAddressRF1[2] & (\rf|Mux9~3_combout )))

	.dataa(\rf|Mux25~4_combout ),
	.datab(\rf|Mux9~3_combout ),
	.datac(ReadAddressRF1[2]),
	.datad(\rf|Mux9~1_combout ),
	.cin(gnd),
	.combout(\alu1|result~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|result~58 .lut_mask = 16'hFEAE;
defparam \alu1|result~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N18
cycloneii_lcell_comb \alu1|Mux9~0 (
// Equation(s):
// \alu1|Mux9~0_combout  = (controlAlu[0] & ((controlAlu[1]) # ((\alu1|result~58_combout )))) # (!controlAlu[0] & (!controlAlu[1] & ((\alu1|Add0~12_combout ))))

	.dataa(controlAlu[0]),
	.datab(controlAlu[1]),
	.datac(\alu1|result~58_combout ),
	.datad(\alu1|Add0~12_combout ),
	.cin(gnd),
	.combout(\alu1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux9~0 .lut_mask = 16'hB9A8;
defparam \alu1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N30
cycloneii_lcell_comb \alu1|Mux9~1 (
// Equation(s):
// \alu1|Mux9~1_combout  = (controlAlu[1] & ((\rf|Mux9~4_combout  & (\rf|Mux25~4_combout  & !\alu1|Mux9~0_combout )) # (!\rf|Mux9~4_combout  & ((\alu1|Mux9~0_combout ))))) # (!controlAlu[1] & (((\alu1|Mux9~0_combout ))))

	.dataa(controlAlu[1]),
	.datab(\rf|Mux9~4_combout ),
	.datac(\rf|Mux25~4_combout ),
	.datad(\alu1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux9~1 .lut_mask = 16'h7780;
defparam \alu1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y29_N31
cycloneii_lcell_ff \regALU|Q[6] (
	.clk(\Clock~combout ),
	.datain(\alu1|Mux9~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegALU~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regALU|Q [6]));

// Location: LCCOMB_X32_Y29_N2
cycloneii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!\regALU|Q [5] & (!\regALU|Q [7] & (!\regALU|Q [6] & !\regALU|Q [4])))

	.dataa(\regALU|Q [5]),
	.datab(\regALU|Q [7]),
	.datac(\regALU|Q [6]),
	.datad(\regALU|Q [4]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N25
cycloneii_lcell_ff \rf|register3|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register3|Q [0]));

// Location: LCFF_X34_Y28_N21
cycloneii_lcell_ff \rf|register1|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rf|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rf|register1|Q [0]));

// Location: LCCOMB_X33_Y28_N30
cycloneii_lcell_comb \rf|Mux31~2 (
// Equation(s):
// \rf|Mux31~2_combout  = (ReadAddressRF2[1] & (ReadAddressRF2[0])) # (!ReadAddressRF2[1] & ((ReadAddressRF2[0] & (\rf|register2|Q [0])) # (!ReadAddressRF2[0] & ((\rf|register1|Q [0])))))

	.dataa(ReadAddressRF2[1]),
	.datab(ReadAddressRF2[0]),
	.datac(\rf|register2|Q [0]),
	.datad(\rf|register1|Q [0]),
	.cin(gnd),
	.combout(\rf|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux31~2 .lut_mask = 16'hD9C8;
defparam \rf|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N24
cycloneii_lcell_comb \rf|Mux31~3 (
// Equation(s):
// \rf|Mux31~3_combout  = (ReadAddressRF2[1] & ((\rf|Mux31~2_combout  & (\rf|register4|Q [0])) # (!\rf|Mux31~2_combout  & ((\rf|register3|Q [0]))))) # (!ReadAddressRF2[1] & (((\rf|Mux31~2_combout ))))

	.dataa(\rf|register4|Q [0]),
	.datab(ReadAddressRF2[1]),
	.datac(\rf|register3|Q [0]),
	.datad(\rf|Mux31~2_combout ),
	.cin(gnd),
	.combout(\rf|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux31~3 .lut_mask = 16'hBBC0;
defparam \rf|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N12
cycloneii_lcell_comb \rf|Mux31~0 (
// Equation(s):
// \rf|Mux31~0_combout  = (ReadAddressRF2[1] & (((\rf|register7|Q [0]) # (ReadAddressRF2[0])))) # (!ReadAddressRF2[1] & (\rf|register5|Q [0] & ((!ReadAddressRF2[0]))))

	.dataa(\rf|register5|Q [0]),
	.datab(ReadAddressRF2[1]),
	.datac(\rf|register7|Q [0]),
	.datad(ReadAddressRF2[0]),
	.cin(gnd),
	.combout(\rf|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux31~0 .lut_mask = 16'hCCE2;
defparam \rf|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N26
cycloneii_lcell_comb \rf|Mux31~1 (
// Equation(s):
// \rf|Mux31~1_combout  = (ReadAddressRF2[0] & ((\rf|Mux31~0_combout  & (\rf|PC|Q [0])) # (!\rf|Mux31~0_combout  & ((\rf|register6|Q [0]))))) # (!ReadAddressRF2[0] & (((\rf|Mux31~0_combout ))))

	.dataa(\rf|PC|Q [0]),
	.datab(ReadAddressRF2[0]),
	.datac(\rf|register6|Q [0]),
	.datad(\rf|Mux31~0_combout ),
	.cin(gnd),
	.combout(\rf|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux31~1 .lut_mask = 16'hBBC0;
defparam \rf|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N14
cycloneii_lcell_comb \rf|Mux31~4 (
// Equation(s):
// \rf|Mux31~4_combout  = (ReadAddressRF2[2] & ((\rf|Mux31~1_combout ))) # (!ReadAddressRF2[2] & (\rf|Mux31~3_combout ))

	.dataa(ReadAddressRF2[2]),
	.datab(vcc),
	.datac(\rf|Mux31~3_combout ),
	.datad(\rf|Mux31~1_combout ),
	.cin(gnd),
	.combout(\rf|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \rf|Mux31~4 .lut_mask = 16'hFA50;
defparam \rf|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N10
cycloneii_lcell_comb \alu1|result~52 (
// Equation(s):
// \alu1|result~52_combout  = (\rf|Mux31~4_combout ) # ((ReadAddressRF1[2] & (\rf|Mux15~1_combout )) # (!ReadAddressRF1[2] & ((\rf|Mux15~3_combout ))))

	.dataa(\rf|Mux15~1_combout ),
	.datab(ReadAddressRF1[2]),
	.datac(\rf|Mux15~3_combout ),
	.datad(\rf|Mux31~4_combout ),
	.cin(gnd),
	.combout(\alu1|result~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|result~52 .lut_mask = 16'hFFB8;
defparam \alu1|result~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N26
cycloneii_lcell_comb \alu1|Mux15~0 (
// Equation(s):
// \alu1|Mux15~0_combout  = (controlAlu[0] & ((controlAlu[1]) # ((\alu1|result~52_combout )))) # (!controlAlu[0] & (!controlAlu[1] & (\alu1|Add0~0_combout )))

	.dataa(controlAlu[0]),
	.datab(controlAlu[1]),
	.datac(\alu1|Add0~0_combout ),
	.datad(\alu1|result~52_combout ),
	.cin(gnd),
	.combout(\alu1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux15~0 .lut_mask = 16'hBA98;
defparam \alu1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N22
cycloneii_lcell_comb \alu1|Mux15~1 (
// Equation(s):
// \alu1|Mux15~1_combout  = (\rf|Mux15~4_combout  & ((controlAlu[1] & (\rf|Mux31~4_combout  & !\alu1|Mux15~0_combout )) # (!controlAlu[1] & ((\alu1|Mux15~0_combout ))))) # (!\rf|Mux15~4_combout  & (((\alu1|Mux15~0_combout ))))

	.dataa(\rf|Mux31~4_combout ),
	.datab(\rf|Mux15~4_combout ),
	.datac(controlAlu[1]),
	.datad(\alu1|Mux15~0_combout ),
	.cin(gnd),
	.combout(\alu1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu1|Mux15~1 .lut_mask = 16'h3F80;
defparam \alu1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y28_N23
cycloneii_lcell_ff \regALU|Q[0] (
	.clk(\Clock~combout ),
	.datain(\alu1|Mux15~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegALU~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regALU|Q [0]));

// Location: LCCOMB_X36_Y28_N0
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\regALU|Q [1] & (!\regALU|Q [0] & (!\regALU|Q [3] & !\regALU|Q [2])))

	.dataa(\regALU|Q [1]),
	.datab(\regALU|Q [0]),
	.datac(\regALU|Q [3]),
	.datad(\regALU|Q [2]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N14
cycloneii_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~2_combout  & (\Equal0~3_combout  & (\Equal0~1_combout  & \Equal0~0_combout )))

	.dataa(\Equal0~2_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N18
cycloneii_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = (\RegInstruction|Q [12] & (\RegInstruction|Q [15] & (!\RegInstruction|Q [14] & \RegInstruction|Q [13])))

	.dataa(\RegInstruction|Q [12]),
	.datab(\RegInstruction|Q [15]),
	.datac(\RegInstruction|Q [14]),
	.datad(\RegInstruction|Q [13]),
	.cin(gnd),
	.combout(\Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~1 .lut_mask = 16'h0800;
defparam \Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N18
cycloneii_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = (\Step.10~regout  & \Decoder0~1_combout )

	.dataa(\Step.10~regout ),
	.datab(vcc),
	.datac(\Decoder0~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~0 .lut_mask = 16'hA0A0;
defparam \Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N0
cycloneii_lcell_comb \Selector35~1 (
// Equation(s):
// \Selector35~1_combout  = \Step.11~regout  $ (((\Selector13~0_combout ) # ((\Equal0~4_combout  & \Selector35~0_combout ))))

	.dataa(\Selector13~0_combout ),
	.datab(\Step.11~regout ),
	.datac(\Equal0~4_combout ),
	.datad(\Selector35~0_combout ),
	.cin(gnd),
	.combout(\Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~1 .lut_mask = 16'h3666;
defparam \Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N10
cycloneii_lcell_comb writeEnableRegInstruction(
// Equation(s):
// \writeEnableRegInstruction~combout  = (\Selector35~1_combout  & (!\Step.00~regout )) # (!\Selector35~1_combout  & ((\writeEnableRegInstruction~combout )))

	.dataa(\Step.00~regout ),
	.datab(\Selector35~1_combout ),
	.datac(vcc),
	.datad(\writeEnableRegInstruction~combout ),
	.cin(gnd),
	.combout(\writeEnableRegInstruction~combout ),
	.cout());
// synopsys translate_off
defparam writeEnableRegInstruction.lut_mask = 16'h7744;
defparam writeEnableRegInstruction.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y29_N29
cycloneii_lcell_ff \RegInstruction|Q[14] (
	.clk(\Clock~combout ),
	.datain(gnd),
	.sdata(\DataIn~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\writeEnableRegInstruction~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegInstruction|Q [14]));

// Location: LCCOMB_X35_Y29_N28
cycloneii_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\Step.10~regout  & (((\RegInstruction|Q [14] & \RegInstruction|Q [12])) # (!\RegInstruction|Q [15])))

	.dataa(\RegInstruction|Q [14]),
	.datab(\Step.10~regout ),
	.datac(\RegInstruction|Q [12]),
	.datad(\RegInstruction|Q [15]),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'h80CC;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N28
cycloneii_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = ((\Selector8~0_combout ) # ((\Step.01~regout  & !\RegInstruction|Q [14]))) # (!\Step.00~regout )

	.dataa(\Step.01~regout ),
	.datab(\Step.00~regout ),
	.datac(\RegInstruction|Q [14]),
	.datad(\Selector8~0_combout ),
	.cin(gnd),
	.combout(\Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~1 .lut_mask = 16'hFF3B;
defparam \Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N0
cycloneii_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\RegInstruction|Q [14] & (((!\RegInstruction|Q [12] & \RegInstruction|Q [13])) # (!\RegInstruction|Q [15]))) # (!\RegInstruction|Q [14] & (\RegInstruction|Q [15]))

	.dataa(\RegInstruction|Q [14]),
	.datab(\RegInstruction|Q [15]),
	.datac(\RegInstruction|Q [12]),
	.datad(\RegInstruction|Q [13]),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'h6E66;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N26
cycloneii_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\Step.11~regout ) # ((!\Step.10~regout  & ((!\Step.01~regout ) # (!\Mux6~0_combout ))))

	.dataa(\Step.11~regout ),
	.datab(\Mux6~0_combout ),
	.datac(\Step.01~regout ),
	.datad(\Step.10~regout ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hAABF;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N2
cycloneii_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = (\Selector9~0_combout ) # ((\Step.10~regout  & \Mux8~1_combout ))

	.dataa(\Step.10~regout ),
	.datab(vcc),
	.datac(\Selector9~0_combout ),
	.datad(\Mux8~1_combout ),
	.cin(gnd),
	.combout(\Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~1 .lut_mask = 16'hFAF0;
defparam \Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N20
cycloneii_lcell_comb \controlMux[1] (
// Equation(s):
// controlMux[1] = (\Selector9~1_combout  & ((\Selector8~1_combout ))) # (!\Selector9~1_combout  & (controlMux[1]))

	.dataa(controlMux[1]),
	.datab(\Selector8~1_combout ),
	.datac(vcc),
	.datad(\Selector9~1_combout ),
	.cin(gnd),
	.combout(controlMux[1]),
	.cout());
// synopsys translate_off
defparam \controlMux[1] .lut_mask = 16'hCCAA;
defparam \controlMux[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cycloneii_lcell_comb \mux1|Mux15~0 (
// Equation(s):
// \mux1|Mux15~0_combout  = (controlMux[0] & ((controlMux[1]) # ((\rf|Mux15~4_combout )))) # (!controlMux[0] & (!controlMux[1] & (\rf|Mux31~4_combout )))

	.dataa(controlMux[0]),
	.datab(controlMux[1]),
	.datac(\rf|Mux31~4_combout ),
	.datad(\rf|Mux15~4_combout ),
	.cin(gnd),
	.combout(\mux1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux15~0 .lut_mask = 16'hBA98;
defparam \mux1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N24
cycloneii_lcell_comb \mux1|Mux15~1 (
// Equation(s):
// \mux1|Mux15~1_combout  = (controlMux[1] & ((\mux1|Mux15~0_combout  & ((\regALU|Q [0]))) # (!\mux1|Mux15~0_combout  & (\DataIn~combout [0])))) # (!controlMux[1] & (((\mux1|Mux15~0_combout ))))

	.dataa(\DataIn~combout [0]),
	.datab(controlMux[1]),
	.datac(\regALU|Q [0]),
	.datad(\mux1|Mux15~0_combout ),
	.cin(gnd),
	.combout(\mux1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|Mux15~1 .lut_mask = 16'hF388;
defparam \mux1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N20
cycloneii_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\Step.11~regout ) # ((\Decoder0~0_combout  & ((\Step.01~regout ) # (\Step.10~regout ))))

	.dataa(\Decoder0~0_combout ),
	.datab(\Step.01~regout ),
	.datac(\Step.10~regout ),
	.datad(\Step.11~regout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hFFA8;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N8
cycloneii_lcell_comb writeEnableRegDout(
// Equation(s):
// \writeEnableRegDout~combout  = (\Selector3~0_combout  & ((\Step.10~regout ))) # (!\Selector3~0_combout  & (\writeEnableRegDout~combout ))

	.dataa(vcc),
	.datab(\Selector3~0_combout ),
	.datac(\writeEnableRegDout~combout ),
	.datad(\Step.10~regout ),
	.cin(gnd),
	.combout(\writeEnableRegDout~combout ),
	.cout());
// synopsys translate_off
defparam writeEnableRegDout.lut_mask = 16'hFC30;
defparam writeEnableRegDout.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N25
cycloneii_lcell_ff \RegDout|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\mux1|Mux15~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegDout~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegDout|Q [0]));

// Location: LCFF_X29_Y28_N11
cycloneii_lcell_ff \RegDout|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\mux1|Mux14~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegDout~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegDout|Q [1]));

// Location: LCCOMB_X29_Y29_N4
cycloneii_lcell_comb \RegDout|Q[2]~feeder (
// Equation(s):
// \RegDout|Q[2]~feeder_combout  = \mux1|Mux13~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux13~1_combout ),
	.cin(gnd),
	.combout(\RegDout|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegDout|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \RegDout|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y29_N5
cycloneii_lcell_ff \RegDout|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\RegDout|Q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegDout~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegDout|Q [2]));

// Location: LCCOMB_X29_Y29_N2
cycloneii_lcell_comb \RegDout|Q[3]~feeder (
// Equation(s):
// \RegDout|Q[3]~feeder_combout  = \mux1|Mux12~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux12~1_combout ),
	.cin(gnd),
	.combout(\RegDout|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegDout|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \RegDout|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y29_N3
cycloneii_lcell_ff \RegDout|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\RegDout|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegDout~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegDout|Q [3]));

// Location: LCCOMB_X28_Y30_N8
cycloneii_lcell_comb \RegDout|Q[4]~feeder (
// Equation(s):
// \RegDout|Q[4]~feeder_combout  = \mux1|Mux11~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux11~1_combout ),
	.cin(gnd),
	.combout(\RegDout|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegDout|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \RegDout|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y30_N9
cycloneii_lcell_ff \RegDout|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\RegDout|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegDout~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegDout|Q [4]));

// Location: LCCOMB_X29_Y29_N12
cycloneii_lcell_comb \RegDout|Q[5]~feeder (
// Equation(s):
// \RegDout|Q[5]~feeder_combout  = \mux1|Mux10~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux10~1_combout ),
	.cin(gnd),
	.combout(\RegDout|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegDout|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \RegDout|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y29_N13
cycloneii_lcell_ff \RegDout|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\RegDout|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegDout~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegDout|Q [5]));

// Location: LCCOMB_X29_Y29_N22
cycloneii_lcell_comb \RegDout|Q[6]~feeder (
// Equation(s):
// \RegDout|Q[6]~feeder_combout  = \mux1|Mux9~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\RegDout|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegDout|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \RegDout|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y29_N23
cycloneii_lcell_ff \RegDout|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\RegDout|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegDout~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegDout|Q [6]));

// Location: LCCOMB_X28_Y30_N10
cycloneii_lcell_comb \RegDout|Q[7]~feeder (
// Equation(s):
// \RegDout|Q[7]~feeder_combout  = \mux1|Mux8~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\RegDout|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegDout|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \RegDout|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y30_N11
cycloneii_lcell_ff \RegDout|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\RegDout|Q[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegDout~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegDout|Q [7]));

// Location: LCCOMB_X28_Y30_N12
cycloneii_lcell_comb \RegDout|Q[8]~feeder (
// Equation(s):
// \RegDout|Q[8]~feeder_combout  = \mux1|Mux7~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux7~1_combout ),
	.cin(gnd),
	.combout(\RegDout|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegDout|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \RegDout|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y30_N13
cycloneii_lcell_ff \RegDout|Q[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\RegDout|Q[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegDout~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegDout|Q [8]));

// Location: LCCOMB_X29_Y27_N28
cycloneii_lcell_comb \RegDout|Q[9]~feeder (
// Equation(s):
// \RegDout|Q[9]~feeder_combout  = \mux1|Mux6~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux6~1_combout ),
	.cin(gnd),
	.combout(\RegDout|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegDout|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \RegDout|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y27_N29
cycloneii_lcell_ff \RegDout|Q[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\RegDout|Q[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegDout~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegDout|Q [9]));

// Location: LCCOMB_X28_Y30_N26
cycloneii_lcell_comb \RegDout|Q[10]~feeder (
// Equation(s):
// \RegDout|Q[10]~feeder_combout  = \mux1|Mux5~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\RegDout|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegDout|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \RegDout|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y30_N27
cycloneii_lcell_ff \RegDout|Q[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\RegDout|Q[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegDout~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegDout|Q [10]));

// Location: LCCOMB_X28_Y30_N4
cycloneii_lcell_comb \RegDout|Q[11]~feeder (
// Equation(s):
// \RegDout|Q[11]~feeder_combout  = \mux1|Mux4~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\RegDout|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegDout|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \RegDout|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y30_N5
cycloneii_lcell_ff \RegDout|Q[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\RegDout|Q[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegDout~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegDout|Q [11]));

// Location: LCCOMB_X29_Y27_N10
cycloneii_lcell_comb \RegDout|Q[12]~feeder (
// Equation(s):
// \RegDout|Q[12]~feeder_combout  = \mux1|Mux3~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux3~1_combout ),
	.cin(gnd),
	.combout(\RegDout|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegDout|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \RegDout|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y27_N11
cycloneii_lcell_ff \RegDout|Q[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\RegDout|Q[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegDout~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegDout|Q [12]));

// Location: LCFF_X28_Y30_N23
cycloneii_lcell_ff \RegDout|Q[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux2~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\writeEnableRegDout~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegDout|Q [13]));

// Location: LCCOMB_X29_Y27_N12
cycloneii_lcell_comb \RegDout|Q[14]~feeder (
// Equation(s):
// \RegDout|Q[14]~feeder_combout  = \mux1|Mux1~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux1~1_combout ),
	.cin(gnd),
	.combout(\RegDout|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegDout|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \RegDout|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y27_N13
cycloneii_lcell_ff \RegDout|Q[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\RegDout|Q[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegDout~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegDout|Q [14]));

// Location: LCCOMB_X29_Y29_N8
cycloneii_lcell_comb \RegDout|Q[15]~feeder (
// Equation(s):
// \RegDout|Q[15]~feeder_combout  = \mux1|Mux0~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\RegDout|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegDout|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \RegDout|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y29_N9
cycloneii_lcell_ff \RegDout|Q[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\RegDout|Q[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegDout~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegDout|Q [15]));

// Location: LCCOMB_X33_Y29_N16
cycloneii_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\Step.01~regout ) # (\Step.11~regout )

	.dataa(vcc),
	.datab(\Step.01~regout ),
	.datac(vcc),
	.datad(\Step.11~regout ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hFFCC;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N2
cycloneii_lcell_comb writeEnableRegAddress(
// Equation(s):
// \writeEnableRegAddress~combout  = (\Selector11~0_combout  & ((\writeEnableRegAddress~combout ))) # (!\Selector11~0_combout  & (\Selector10~0_combout ))

	.dataa(\Selector11~0_combout ),
	.datab(vcc),
	.datac(\Selector10~0_combout ),
	.datad(\writeEnableRegAddress~combout ),
	.cin(gnd),
	.combout(\writeEnableRegAddress~combout ),
	.cout());
// synopsys translate_off
defparam writeEnableRegAddress.lut_mask = 16'hFA50;
defparam writeEnableRegAddress.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y29_N27
cycloneii_lcell_ff \RegAddress|Q[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux1|Mux15~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\writeEnableRegAddress~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegAddress|Q [0]));

// Location: LCCOMB_X30_Y29_N8
cycloneii_lcell_comb \RegAddress|Q[1]~feeder (
// Equation(s):
// \RegAddress|Q[1]~feeder_combout  = \mux1|Mux14~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\RegAddress|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegAddress|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \RegAddress|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y29_N9
cycloneii_lcell_ff \RegAddress|Q[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\RegAddress|Q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegAddress~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegAddress|Q [1]));

// Location: LCFF_X30_Y29_N31
cycloneii_lcell_ff \RegAddress|Q[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\mux1|Mux13~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegAddress~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegAddress|Q [2]));

// Location: LCFF_X33_Y29_N1
cycloneii_lcell_ff \RegAddress|Q[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\mux1|Mux12~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegAddress~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegAddress|Q [3]));

// Location: LCFF_X33_Y30_N5
cycloneii_lcell_ff \RegAddress|Q[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\mux1|Mux11~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegAddress~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegAddress|Q [4]));

// Location: LCFF_X32_Y29_N29
cycloneii_lcell_ff \RegAddress|Q[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\mux1|Mux10~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegAddress~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegAddress|Q [5]));

// Location: LCFF_X32_Y29_N7
cycloneii_lcell_ff \RegAddress|Q[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\mux1|Mux9~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegAddress~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegAddress|Q [6]));

// Location: LCFF_X33_Y30_N15
cycloneii_lcell_ff \RegAddress|Q[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\mux1|Mux8~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegAddress~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegAddress|Q [7]));

// Location: LCFF_X32_Y30_N13
cycloneii_lcell_ff \RegAddress|Q[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\mux1|Mux7~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegAddress~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegAddress|Q [8]));

// Location: LCFF_X30_Y27_N25
cycloneii_lcell_ff \RegAddress|Q[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\mux1|Mux6~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegAddress~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegAddress|Q [9]));

// Location: LCFF_X33_Y30_N9
cycloneii_lcell_ff \RegAddress|Q[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\mux1|Mux5~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegAddress~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegAddress|Q [10]));

// Location: LCFF_X32_Y30_N15
cycloneii_lcell_ff \RegAddress|Q[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\mux1|Mux4~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegAddress~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegAddress|Q [11]));

// Location: LCFF_X30_Y27_N31
cycloneii_lcell_ff \RegAddress|Q[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\mux1|Mux3~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegAddress~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegAddress|Q [12]));

// Location: LCFF_X32_Y30_N9
cycloneii_lcell_ff \RegAddress|Q[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\mux1|Mux2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegAddress~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegAddress|Q [13]));

// Location: LCFF_X30_Y27_N29
cycloneii_lcell_ff \RegAddress|Q[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\mux1|Mux1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegAddress~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegAddress|Q [14]));

// Location: LCFF_X30_Y29_N29
cycloneii_lcell_ff \RegAddress|Q[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(\mux1|Mux0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\writeEnableRegAddress~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RegAddress|Q [15]));

// Location: LCCOMB_X34_Y29_N26
cycloneii_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (!\RegInstruction|Q [13] & (!\RegInstruction|Q [12] & (\RegInstruction|Q [15] & \RegInstruction|Q [14])))

	.dataa(\RegInstruction|Q [13]),
	.datab(\RegInstruction|Q [12]),
	.datac(\RegInstruction|Q [15]),
	.datad(\RegInstruction|Q [14]),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'h1000;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N10
cycloneii_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = ((\Selector5~0_combout  & \Step.11~regout )) # (!\Step.00~regout )

	.dataa(\Step.00~regout ),
	.datab(vcc),
	.datac(\Selector5~0_combout ),
	.datad(\Step.11~regout ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'hF555;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N22
cycloneii_lcell_comb W$latch(
// Equation(s):
// \W$latch~combout  = (\Selector5~1_combout  & ((\Step.11~regout ))) # (!\Selector5~1_combout  & (\W$latch~combout ))

	.dataa(vcc),
	.datab(\W$latch~combout ),
	.datac(\Selector5~1_combout ),
	.datad(\Step.11~regout ),
	.cin(gnd),
	.combout(\W$latch~combout ),
	.cout());
// synopsys translate_off
defparam W$latch.lut_mask = 16'hFC0C;
defparam W$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dout[0]~I (
	.datain(\RegDout|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dout[0]));
// synopsys translate_off
defparam \Dout[0]~I .input_async_reset = "none";
defparam \Dout[0]~I .input_power_up = "low";
defparam \Dout[0]~I .input_register_mode = "none";
defparam \Dout[0]~I .input_sync_reset = "none";
defparam \Dout[0]~I .oe_async_reset = "none";
defparam \Dout[0]~I .oe_power_up = "low";
defparam \Dout[0]~I .oe_register_mode = "none";
defparam \Dout[0]~I .oe_sync_reset = "none";
defparam \Dout[0]~I .operation_mode = "output";
defparam \Dout[0]~I .output_async_reset = "none";
defparam \Dout[0]~I .output_power_up = "low";
defparam \Dout[0]~I .output_register_mode = "none";
defparam \Dout[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dout[1]~I (
	.datain(\RegDout|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dout[1]));
// synopsys translate_off
defparam \Dout[1]~I .input_async_reset = "none";
defparam \Dout[1]~I .input_power_up = "low";
defparam \Dout[1]~I .input_register_mode = "none";
defparam \Dout[1]~I .input_sync_reset = "none";
defparam \Dout[1]~I .oe_async_reset = "none";
defparam \Dout[1]~I .oe_power_up = "low";
defparam \Dout[1]~I .oe_register_mode = "none";
defparam \Dout[1]~I .oe_sync_reset = "none";
defparam \Dout[1]~I .operation_mode = "output";
defparam \Dout[1]~I .output_async_reset = "none";
defparam \Dout[1]~I .output_power_up = "low";
defparam \Dout[1]~I .output_register_mode = "none";
defparam \Dout[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dout[2]~I (
	.datain(\RegDout|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dout[2]));
// synopsys translate_off
defparam \Dout[2]~I .input_async_reset = "none";
defparam \Dout[2]~I .input_power_up = "low";
defparam \Dout[2]~I .input_register_mode = "none";
defparam \Dout[2]~I .input_sync_reset = "none";
defparam \Dout[2]~I .oe_async_reset = "none";
defparam \Dout[2]~I .oe_power_up = "low";
defparam \Dout[2]~I .oe_register_mode = "none";
defparam \Dout[2]~I .oe_sync_reset = "none";
defparam \Dout[2]~I .operation_mode = "output";
defparam \Dout[2]~I .output_async_reset = "none";
defparam \Dout[2]~I .output_power_up = "low";
defparam \Dout[2]~I .output_register_mode = "none";
defparam \Dout[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dout[3]~I (
	.datain(\RegDout|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dout[3]));
// synopsys translate_off
defparam \Dout[3]~I .input_async_reset = "none";
defparam \Dout[3]~I .input_power_up = "low";
defparam \Dout[3]~I .input_register_mode = "none";
defparam \Dout[3]~I .input_sync_reset = "none";
defparam \Dout[3]~I .oe_async_reset = "none";
defparam \Dout[3]~I .oe_power_up = "low";
defparam \Dout[3]~I .oe_register_mode = "none";
defparam \Dout[3]~I .oe_sync_reset = "none";
defparam \Dout[3]~I .operation_mode = "output";
defparam \Dout[3]~I .output_async_reset = "none";
defparam \Dout[3]~I .output_power_up = "low";
defparam \Dout[3]~I .output_register_mode = "none";
defparam \Dout[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dout[4]~I (
	.datain(\RegDout|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dout[4]));
// synopsys translate_off
defparam \Dout[4]~I .input_async_reset = "none";
defparam \Dout[4]~I .input_power_up = "low";
defparam \Dout[4]~I .input_register_mode = "none";
defparam \Dout[4]~I .input_sync_reset = "none";
defparam \Dout[4]~I .oe_async_reset = "none";
defparam \Dout[4]~I .oe_power_up = "low";
defparam \Dout[4]~I .oe_register_mode = "none";
defparam \Dout[4]~I .oe_sync_reset = "none";
defparam \Dout[4]~I .operation_mode = "output";
defparam \Dout[4]~I .output_async_reset = "none";
defparam \Dout[4]~I .output_power_up = "low";
defparam \Dout[4]~I .output_register_mode = "none";
defparam \Dout[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dout[5]~I (
	.datain(\RegDout|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dout[5]));
// synopsys translate_off
defparam \Dout[5]~I .input_async_reset = "none";
defparam \Dout[5]~I .input_power_up = "low";
defparam \Dout[5]~I .input_register_mode = "none";
defparam \Dout[5]~I .input_sync_reset = "none";
defparam \Dout[5]~I .oe_async_reset = "none";
defparam \Dout[5]~I .oe_power_up = "low";
defparam \Dout[5]~I .oe_register_mode = "none";
defparam \Dout[5]~I .oe_sync_reset = "none";
defparam \Dout[5]~I .operation_mode = "output";
defparam \Dout[5]~I .output_async_reset = "none";
defparam \Dout[5]~I .output_power_up = "low";
defparam \Dout[5]~I .output_register_mode = "none";
defparam \Dout[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dout[6]~I (
	.datain(\RegDout|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dout[6]));
// synopsys translate_off
defparam \Dout[6]~I .input_async_reset = "none";
defparam \Dout[6]~I .input_power_up = "low";
defparam \Dout[6]~I .input_register_mode = "none";
defparam \Dout[6]~I .input_sync_reset = "none";
defparam \Dout[6]~I .oe_async_reset = "none";
defparam \Dout[6]~I .oe_power_up = "low";
defparam \Dout[6]~I .oe_register_mode = "none";
defparam \Dout[6]~I .oe_sync_reset = "none";
defparam \Dout[6]~I .operation_mode = "output";
defparam \Dout[6]~I .output_async_reset = "none";
defparam \Dout[6]~I .output_power_up = "low";
defparam \Dout[6]~I .output_register_mode = "none";
defparam \Dout[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dout[7]~I (
	.datain(\RegDout|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dout[7]));
// synopsys translate_off
defparam \Dout[7]~I .input_async_reset = "none";
defparam \Dout[7]~I .input_power_up = "low";
defparam \Dout[7]~I .input_register_mode = "none";
defparam \Dout[7]~I .input_sync_reset = "none";
defparam \Dout[7]~I .oe_async_reset = "none";
defparam \Dout[7]~I .oe_power_up = "low";
defparam \Dout[7]~I .oe_register_mode = "none";
defparam \Dout[7]~I .oe_sync_reset = "none";
defparam \Dout[7]~I .operation_mode = "output";
defparam \Dout[7]~I .output_async_reset = "none";
defparam \Dout[7]~I .output_power_up = "low";
defparam \Dout[7]~I .output_register_mode = "none";
defparam \Dout[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dout[8]~I (
	.datain(\RegDout|Q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dout[8]));
// synopsys translate_off
defparam \Dout[8]~I .input_async_reset = "none";
defparam \Dout[8]~I .input_power_up = "low";
defparam \Dout[8]~I .input_register_mode = "none";
defparam \Dout[8]~I .input_sync_reset = "none";
defparam \Dout[8]~I .oe_async_reset = "none";
defparam \Dout[8]~I .oe_power_up = "low";
defparam \Dout[8]~I .oe_register_mode = "none";
defparam \Dout[8]~I .oe_sync_reset = "none";
defparam \Dout[8]~I .operation_mode = "output";
defparam \Dout[8]~I .output_async_reset = "none";
defparam \Dout[8]~I .output_power_up = "low";
defparam \Dout[8]~I .output_register_mode = "none";
defparam \Dout[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dout[9]~I (
	.datain(\RegDout|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dout[9]));
// synopsys translate_off
defparam \Dout[9]~I .input_async_reset = "none";
defparam \Dout[9]~I .input_power_up = "low";
defparam \Dout[9]~I .input_register_mode = "none";
defparam \Dout[9]~I .input_sync_reset = "none";
defparam \Dout[9]~I .oe_async_reset = "none";
defparam \Dout[9]~I .oe_power_up = "low";
defparam \Dout[9]~I .oe_register_mode = "none";
defparam \Dout[9]~I .oe_sync_reset = "none";
defparam \Dout[9]~I .operation_mode = "output";
defparam \Dout[9]~I .output_async_reset = "none";
defparam \Dout[9]~I .output_power_up = "low";
defparam \Dout[9]~I .output_register_mode = "none";
defparam \Dout[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dout[10]~I (
	.datain(\RegDout|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dout[10]));
// synopsys translate_off
defparam \Dout[10]~I .input_async_reset = "none";
defparam \Dout[10]~I .input_power_up = "low";
defparam \Dout[10]~I .input_register_mode = "none";
defparam \Dout[10]~I .input_sync_reset = "none";
defparam \Dout[10]~I .oe_async_reset = "none";
defparam \Dout[10]~I .oe_power_up = "low";
defparam \Dout[10]~I .oe_register_mode = "none";
defparam \Dout[10]~I .oe_sync_reset = "none";
defparam \Dout[10]~I .operation_mode = "output";
defparam \Dout[10]~I .output_async_reset = "none";
defparam \Dout[10]~I .output_power_up = "low";
defparam \Dout[10]~I .output_register_mode = "none";
defparam \Dout[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dout[11]~I (
	.datain(\RegDout|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dout[11]));
// synopsys translate_off
defparam \Dout[11]~I .input_async_reset = "none";
defparam \Dout[11]~I .input_power_up = "low";
defparam \Dout[11]~I .input_register_mode = "none";
defparam \Dout[11]~I .input_sync_reset = "none";
defparam \Dout[11]~I .oe_async_reset = "none";
defparam \Dout[11]~I .oe_power_up = "low";
defparam \Dout[11]~I .oe_register_mode = "none";
defparam \Dout[11]~I .oe_sync_reset = "none";
defparam \Dout[11]~I .operation_mode = "output";
defparam \Dout[11]~I .output_async_reset = "none";
defparam \Dout[11]~I .output_power_up = "low";
defparam \Dout[11]~I .output_register_mode = "none";
defparam \Dout[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dout[12]~I (
	.datain(\RegDout|Q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dout[12]));
// synopsys translate_off
defparam \Dout[12]~I .input_async_reset = "none";
defparam \Dout[12]~I .input_power_up = "low";
defparam \Dout[12]~I .input_register_mode = "none";
defparam \Dout[12]~I .input_sync_reset = "none";
defparam \Dout[12]~I .oe_async_reset = "none";
defparam \Dout[12]~I .oe_power_up = "low";
defparam \Dout[12]~I .oe_register_mode = "none";
defparam \Dout[12]~I .oe_sync_reset = "none";
defparam \Dout[12]~I .operation_mode = "output";
defparam \Dout[12]~I .output_async_reset = "none";
defparam \Dout[12]~I .output_power_up = "low";
defparam \Dout[12]~I .output_register_mode = "none";
defparam \Dout[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dout[13]~I (
	.datain(\RegDout|Q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dout[13]));
// synopsys translate_off
defparam \Dout[13]~I .input_async_reset = "none";
defparam \Dout[13]~I .input_power_up = "low";
defparam \Dout[13]~I .input_register_mode = "none";
defparam \Dout[13]~I .input_sync_reset = "none";
defparam \Dout[13]~I .oe_async_reset = "none";
defparam \Dout[13]~I .oe_power_up = "low";
defparam \Dout[13]~I .oe_register_mode = "none";
defparam \Dout[13]~I .oe_sync_reset = "none";
defparam \Dout[13]~I .operation_mode = "output";
defparam \Dout[13]~I .output_async_reset = "none";
defparam \Dout[13]~I .output_power_up = "low";
defparam \Dout[13]~I .output_register_mode = "none";
defparam \Dout[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dout[14]~I (
	.datain(\RegDout|Q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dout[14]));
// synopsys translate_off
defparam \Dout[14]~I .input_async_reset = "none";
defparam \Dout[14]~I .input_power_up = "low";
defparam \Dout[14]~I .input_register_mode = "none";
defparam \Dout[14]~I .input_sync_reset = "none";
defparam \Dout[14]~I .oe_async_reset = "none";
defparam \Dout[14]~I .oe_power_up = "low";
defparam \Dout[14]~I .oe_register_mode = "none";
defparam \Dout[14]~I .oe_sync_reset = "none";
defparam \Dout[14]~I .operation_mode = "output";
defparam \Dout[14]~I .output_async_reset = "none";
defparam \Dout[14]~I .output_power_up = "low";
defparam \Dout[14]~I .output_register_mode = "none";
defparam \Dout[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Dout[15]~I (
	.datain(\RegDout|Q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Dout[15]));
// synopsys translate_off
defparam \Dout[15]~I .input_async_reset = "none";
defparam \Dout[15]~I .input_power_up = "low";
defparam \Dout[15]~I .input_register_mode = "none";
defparam \Dout[15]~I .input_sync_reset = "none";
defparam \Dout[15]~I .oe_async_reset = "none";
defparam \Dout[15]~I .oe_power_up = "low";
defparam \Dout[15]~I .oe_register_mode = "none";
defparam \Dout[15]~I .oe_sync_reset = "none";
defparam \Dout[15]~I .operation_mode = "output";
defparam \Dout[15]~I .output_async_reset = "none";
defparam \Dout[15]~I .output_power_up = "low";
defparam \Dout[15]~I .output_register_mode = "none";
defparam \Dout[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Daddress[0]~I (
	.datain(\RegAddress|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Daddress[0]));
// synopsys translate_off
defparam \Daddress[0]~I .input_async_reset = "none";
defparam \Daddress[0]~I .input_power_up = "low";
defparam \Daddress[0]~I .input_register_mode = "none";
defparam \Daddress[0]~I .input_sync_reset = "none";
defparam \Daddress[0]~I .oe_async_reset = "none";
defparam \Daddress[0]~I .oe_power_up = "low";
defparam \Daddress[0]~I .oe_register_mode = "none";
defparam \Daddress[0]~I .oe_sync_reset = "none";
defparam \Daddress[0]~I .operation_mode = "output";
defparam \Daddress[0]~I .output_async_reset = "none";
defparam \Daddress[0]~I .output_power_up = "low";
defparam \Daddress[0]~I .output_register_mode = "none";
defparam \Daddress[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Daddress[1]~I (
	.datain(\RegAddress|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Daddress[1]));
// synopsys translate_off
defparam \Daddress[1]~I .input_async_reset = "none";
defparam \Daddress[1]~I .input_power_up = "low";
defparam \Daddress[1]~I .input_register_mode = "none";
defparam \Daddress[1]~I .input_sync_reset = "none";
defparam \Daddress[1]~I .oe_async_reset = "none";
defparam \Daddress[1]~I .oe_power_up = "low";
defparam \Daddress[1]~I .oe_register_mode = "none";
defparam \Daddress[1]~I .oe_sync_reset = "none";
defparam \Daddress[1]~I .operation_mode = "output";
defparam \Daddress[1]~I .output_async_reset = "none";
defparam \Daddress[1]~I .output_power_up = "low";
defparam \Daddress[1]~I .output_register_mode = "none";
defparam \Daddress[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Daddress[2]~I (
	.datain(\RegAddress|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Daddress[2]));
// synopsys translate_off
defparam \Daddress[2]~I .input_async_reset = "none";
defparam \Daddress[2]~I .input_power_up = "low";
defparam \Daddress[2]~I .input_register_mode = "none";
defparam \Daddress[2]~I .input_sync_reset = "none";
defparam \Daddress[2]~I .oe_async_reset = "none";
defparam \Daddress[2]~I .oe_power_up = "low";
defparam \Daddress[2]~I .oe_register_mode = "none";
defparam \Daddress[2]~I .oe_sync_reset = "none";
defparam \Daddress[2]~I .operation_mode = "output";
defparam \Daddress[2]~I .output_async_reset = "none";
defparam \Daddress[2]~I .output_power_up = "low";
defparam \Daddress[2]~I .output_register_mode = "none";
defparam \Daddress[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Daddress[3]~I (
	.datain(\RegAddress|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Daddress[3]));
// synopsys translate_off
defparam \Daddress[3]~I .input_async_reset = "none";
defparam \Daddress[3]~I .input_power_up = "low";
defparam \Daddress[3]~I .input_register_mode = "none";
defparam \Daddress[3]~I .input_sync_reset = "none";
defparam \Daddress[3]~I .oe_async_reset = "none";
defparam \Daddress[3]~I .oe_power_up = "low";
defparam \Daddress[3]~I .oe_register_mode = "none";
defparam \Daddress[3]~I .oe_sync_reset = "none";
defparam \Daddress[3]~I .operation_mode = "output";
defparam \Daddress[3]~I .output_async_reset = "none";
defparam \Daddress[3]~I .output_power_up = "low";
defparam \Daddress[3]~I .output_register_mode = "none";
defparam \Daddress[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Daddress[4]~I (
	.datain(\RegAddress|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Daddress[4]));
// synopsys translate_off
defparam \Daddress[4]~I .input_async_reset = "none";
defparam \Daddress[4]~I .input_power_up = "low";
defparam \Daddress[4]~I .input_register_mode = "none";
defparam \Daddress[4]~I .input_sync_reset = "none";
defparam \Daddress[4]~I .oe_async_reset = "none";
defparam \Daddress[4]~I .oe_power_up = "low";
defparam \Daddress[4]~I .oe_register_mode = "none";
defparam \Daddress[4]~I .oe_sync_reset = "none";
defparam \Daddress[4]~I .operation_mode = "output";
defparam \Daddress[4]~I .output_async_reset = "none";
defparam \Daddress[4]~I .output_power_up = "low";
defparam \Daddress[4]~I .output_register_mode = "none";
defparam \Daddress[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Daddress[5]~I (
	.datain(\RegAddress|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Daddress[5]));
// synopsys translate_off
defparam \Daddress[5]~I .input_async_reset = "none";
defparam \Daddress[5]~I .input_power_up = "low";
defparam \Daddress[5]~I .input_register_mode = "none";
defparam \Daddress[5]~I .input_sync_reset = "none";
defparam \Daddress[5]~I .oe_async_reset = "none";
defparam \Daddress[5]~I .oe_power_up = "low";
defparam \Daddress[5]~I .oe_register_mode = "none";
defparam \Daddress[5]~I .oe_sync_reset = "none";
defparam \Daddress[5]~I .operation_mode = "output";
defparam \Daddress[5]~I .output_async_reset = "none";
defparam \Daddress[5]~I .output_power_up = "low";
defparam \Daddress[5]~I .output_register_mode = "none";
defparam \Daddress[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Daddress[6]~I (
	.datain(\RegAddress|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Daddress[6]));
// synopsys translate_off
defparam \Daddress[6]~I .input_async_reset = "none";
defparam \Daddress[6]~I .input_power_up = "low";
defparam \Daddress[6]~I .input_register_mode = "none";
defparam \Daddress[6]~I .input_sync_reset = "none";
defparam \Daddress[6]~I .oe_async_reset = "none";
defparam \Daddress[6]~I .oe_power_up = "low";
defparam \Daddress[6]~I .oe_register_mode = "none";
defparam \Daddress[6]~I .oe_sync_reset = "none";
defparam \Daddress[6]~I .operation_mode = "output";
defparam \Daddress[6]~I .output_async_reset = "none";
defparam \Daddress[6]~I .output_power_up = "low";
defparam \Daddress[6]~I .output_register_mode = "none";
defparam \Daddress[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Daddress[7]~I (
	.datain(\RegAddress|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Daddress[7]));
// synopsys translate_off
defparam \Daddress[7]~I .input_async_reset = "none";
defparam \Daddress[7]~I .input_power_up = "low";
defparam \Daddress[7]~I .input_register_mode = "none";
defparam \Daddress[7]~I .input_sync_reset = "none";
defparam \Daddress[7]~I .oe_async_reset = "none";
defparam \Daddress[7]~I .oe_power_up = "low";
defparam \Daddress[7]~I .oe_register_mode = "none";
defparam \Daddress[7]~I .oe_sync_reset = "none";
defparam \Daddress[7]~I .operation_mode = "output";
defparam \Daddress[7]~I .output_async_reset = "none";
defparam \Daddress[7]~I .output_power_up = "low";
defparam \Daddress[7]~I .output_register_mode = "none";
defparam \Daddress[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Daddress[8]~I (
	.datain(\RegAddress|Q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Daddress[8]));
// synopsys translate_off
defparam \Daddress[8]~I .input_async_reset = "none";
defparam \Daddress[8]~I .input_power_up = "low";
defparam \Daddress[8]~I .input_register_mode = "none";
defparam \Daddress[8]~I .input_sync_reset = "none";
defparam \Daddress[8]~I .oe_async_reset = "none";
defparam \Daddress[8]~I .oe_power_up = "low";
defparam \Daddress[8]~I .oe_register_mode = "none";
defparam \Daddress[8]~I .oe_sync_reset = "none";
defparam \Daddress[8]~I .operation_mode = "output";
defparam \Daddress[8]~I .output_async_reset = "none";
defparam \Daddress[8]~I .output_power_up = "low";
defparam \Daddress[8]~I .output_register_mode = "none";
defparam \Daddress[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Daddress[9]~I (
	.datain(\RegAddress|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Daddress[9]));
// synopsys translate_off
defparam \Daddress[9]~I .input_async_reset = "none";
defparam \Daddress[9]~I .input_power_up = "low";
defparam \Daddress[9]~I .input_register_mode = "none";
defparam \Daddress[9]~I .input_sync_reset = "none";
defparam \Daddress[9]~I .oe_async_reset = "none";
defparam \Daddress[9]~I .oe_power_up = "low";
defparam \Daddress[9]~I .oe_register_mode = "none";
defparam \Daddress[9]~I .oe_sync_reset = "none";
defparam \Daddress[9]~I .operation_mode = "output";
defparam \Daddress[9]~I .output_async_reset = "none";
defparam \Daddress[9]~I .output_power_up = "low";
defparam \Daddress[9]~I .output_register_mode = "none";
defparam \Daddress[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Daddress[10]~I (
	.datain(\RegAddress|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Daddress[10]));
// synopsys translate_off
defparam \Daddress[10]~I .input_async_reset = "none";
defparam \Daddress[10]~I .input_power_up = "low";
defparam \Daddress[10]~I .input_register_mode = "none";
defparam \Daddress[10]~I .input_sync_reset = "none";
defparam \Daddress[10]~I .oe_async_reset = "none";
defparam \Daddress[10]~I .oe_power_up = "low";
defparam \Daddress[10]~I .oe_register_mode = "none";
defparam \Daddress[10]~I .oe_sync_reset = "none";
defparam \Daddress[10]~I .operation_mode = "output";
defparam \Daddress[10]~I .output_async_reset = "none";
defparam \Daddress[10]~I .output_power_up = "low";
defparam \Daddress[10]~I .output_register_mode = "none";
defparam \Daddress[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Daddress[11]~I (
	.datain(\RegAddress|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Daddress[11]));
// synopsys translate_off
defparam \Daddress[11]~I .input_async_reset = "none";
defparam \Daddress[11]~I .input_power_up = "low";
defparam \Daddress[11]~I .input_register_mode = "none";
defparam \Daddress[11]~I .input_sync_reset = "none";
defparam \Daddress[11]~I .oe_async_reset = "none";
defparam \Daddress[11]~I .oe_power_up = "low";
defparam \Daddress[11]~I .oe_register_mode = "none";
defparam \Daddress[11]~I .oe_sync_reset = "none";
defparam \Daddress[11]~I .operation_mode = "output";
defparam \Daddress[11]~I .output_async_reset = "none";
defparam \Daddress[11]~I .output_power_up = "low";
defparam \Daddress[11]~I .output_register_mode = "none";
defparam \Daddress[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Daddress[12]~I (
	.datain(\RegAddress|Q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Daddress[12]));
// synopsys translate_off
defparam \Daddress[12]~I .input_async_reset = "none";
defparam \Daddress[12]~I .input_power_up = "low";
defparam \Daddress[12]~I .input_register_mode = "none";
defparam \Daddress[12]~I .input_sync_reset = "none";
defparam \Daddress[12]~I .oe_async_reset = "none";
defparam \Daddress[12]~I .oe_power_up = "low";
defparam \Daddress[12]~I .oe_register_mode = "none";
defparam \Daddress[12]~I .oe_sync_reset = "none";
defparam \Daddress[12]~I .operation_mode = "output";
defparam \Daddress[12]~I .output_async_reset = "none";
defparam \Daddress[12]~I .output_power_up = "low";
defparam \Daddress[12]~I .output_register_mode = "none";
defparam \Daddress[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Daddress[13]~I (
	.datain(\RegAddress|Q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Daddress[13]));
// synopsys translate_off
defparam \Daddress[13]~I .input_async_reset = "none";
defparam \Daddress[13]~I .input_power_up = "low";
defparam \Daddress[13]~I .input_register_mode = "none";
defparam \Daddress[13]~I .input_sync_reset = "none";
defparam \Daddress[13]~I .oe_async_reset = "none";
defparam \Daddress[13]~I .oe_power_up = "low";
defparam \Daddress[13]~I .oe_register_mode = "none";
defparam \Daddress[13]~I .oe_sync_reset = "none";
defparam \Daddress[13]~I .operation_mode = "output";
defparam \Daddress[13]~I .output_async_reset = "none";
defparam \Daddress[13]~I .output_power_up = "low";
defparam \Daddress[13]~I .output_register_mode = "none";
defparam \Daddress[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Daddress[14]~I (
	.datain(\RegAddress|Q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Daddress[14]));
// synopsys translate_off
defparam \Daddress[14]~I .input_async_reset = "none";
defparam \Daddress[14]~I .input_power_up = "low";
defparam \Daddress[14]~I .input_register_mode = "none";
defparam \Daddress[14]~I .input_sync_reset = "none";
defparam \Daddress[14]~I .oe_async_reset = "none";
defparam \Daddress[14]~I .oe_power_up = "low";
defparam \Daddress[14]~I .oe_register_mode = "none";
defparam \Daddress[14]~I .oe_sync_reset = "none";
defparam \Daddress[14]~I .operation_mode = "output";
defparam \Daddress[14]~I .output_async_reset = "none";
defparam \Daddress[14]~I .output_power_up = "low";
defparam \Daddress[14]~I .output_register_mode = "none";
defparam \Daddress[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Daddress[15]~I (
	.datain(\RegAddress|Q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Daddress[15]));
// synopsys translate_off
defparam \Daddress[15]~I .input_async_reset = "none";
defparam \Daddress[15]~I .input_power_up = "low";
defparam \Daddress[15]~I .input_register_mode = "none";
defparam \Daddress[15]~I .input_sync_reset = "none";
defparam \Daddress[15]~I .oe_async_reset = "none";
defparam \Daddress[15]~I .oe_power_up = "low";
defparam \Daddress[15]~I .oe_register_mode = "none";
defparam \Daddress[15]~I .oe_sync_reset = "none";
defparam \Daddress[15]~I .operation_mode = "output";
defparam \Daddress[15]~I .output_async_reset = "none";
defparam \Daddress[15]~I .output_power_up = "low";
defparam \Daddress[15]~I .output_register_mode = "none";
defparam \Daddress[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \W~I (
	.datain(\W$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(W));
// synopsys translate_off
defparam \W~I .input_async_reset = "none";
defparam \W~I .input_power_up = "low";
defparam \W~I .input_register_mode = "none";
defparam \W~I .input_sync_reset = "none";
defparam \W~I .oe_async_reset = "none";
defparam \W~I .oe_power_up = "low";
defparam \W~I .oe_register_mode = "none";
defparam \W~I .oe_sync_reset = "none";
defparam \W~I .operation_mode = "output";
defparam \W~I .output_async_reset = "none";
defparam \W~I .output_power_up = "low";
defparam \W~I .output_register_mode = "none";
defparam \W~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
