
         Lattice Mapping Report File for Design Module 'TestVideoTop'


Design Information
------------------

Command line:   map -a LatticeECP3 -p LFE3-70E -t FPBGA672 -s 8 -oc Commercial
     Ext10GenDvi_A.ngd -o Ext10GenDvi_A_map.ncd -pr Ext10GenDvi_A.prf -mp
     Ext10GenDvi_A.mrp /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerR
     elationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/Ext10GenDvi.lpf -gui
     -msgset /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationshi
     p-master/ProjetsDiamonds/GenVideo/Diamond1.4/promote.xml 
Target Vendor:  LATTICE
Target Device:  LFE3-70EFPBGA672
Target Performance:   8
Mapper:  ep5c00,  version:  Diamond (64-bit) 3.11.3.469
Mapped on:  02/19/21  01:44:44

Design Summary
--------------

   Number of registers:    617 out of 52176 (1%)
      PFU registers:          613 out of 49896 (1%)
      PIO registers:            4 out of  2280 (0%)
   Number of SLICEs:      1325 out of 33264 (4%)
      SLICEs as Logic/ROM:   1205 out of 33264 (4%)
      SLICEs as RAM:          120 out of  6804 (2%)
      SLICEs as Carry:        189 out of 33264 (1%)
   Number of LUT4s:        2294 out of 66528 (3%)
      Number used as logic LUTs:        1676
      Number used as distributed RAM:   240
      Number used as ripple logic:      378
      Number used as shift registers:     0
   Number of PIO sites used: 36 out of 380 (9%)
   Number of PIO FIXEDDELAY:    0
   Number of PCS (SerDes):  0 out of 2 (0%) with bonded PIO sites
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  1 out of 10 (10%)
   Number of DLLs:  0 out of 2 (0%)
   Number of block RAMs:  8 out of 240 (3%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18C          0
   MULT9X9C            0
   ALU54A              0
   ALU24A              0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 256 (0 %)
   Number of Used DSP ALU Sites:  0 out of 128 (0 %)

                                    Page 1




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

Design Summary (cont)
---------------------
   Number of clocks:  2
     Net PinClk125_c: 1 loads, 1 rising, 0 falling (Driver: PIO PinClk125 )
     Net Clk50: 412 loads, 404 rising, 8 falling (Driver: uPll/PLLInst_0 )
   Number of Clock Enables:  30
     Net pSetReg.un23_ppwe: 4 loads, 4 LSLICEs
     Net N_26_i: 31 loads, 31 LSLICEs
     Net uMaster/uDevice/un1_state_12_i: 1 loads, 1 LSLICEs
     Net uMaster/uDevice/NumClk_93: 1 loads, 1 LSLICEs
     Net uMaster/I2cTrgDone: 2 loads, 2 LSLICEs
     Net uMaster/uDevice/un17_stated: 4 loads, 4 LSLICEs
     Net uMaster.uDevice.N_114_i: 5 loads, 4 LSLICEs
     Net uMaster/uDevice/un178_state: 4 loads, 4 LSLICEs
     Net uMaster.uDevice.pGenScl.un1_state_2: 1 loads, 0 LSLICEs
     Net uMaster/uFifoRxRaw/rden_i: 6 loads, 6 LSLICEs
     Net uMaster/uFifoRxRaw/wren_i: 2 loads, 2 LSLICEs
     Net uMaster/uFifoRxRaw/fcnt_en: 3 loads, 3 LSLICEs
     Net uMaster/StopVal_RNO: 1 loads, 1 LSLICEs
     Net uMaster/lTrg_1: 4 loads, 4 LSLICEs
     Net uMaster/un2_stated_2_i: 4 loads, 4 LSLICEs
     Net uForth/uart1/TrgTx: 4 loads, 4 LSLICEs
     Net uForth/uart1/uRx/XDat_RNO[7]: 1 loads, 1 LSLICEs
     Net uForth/uart1/uRx/N_254_i: 4 loads, 4 LSLICEs
     Net uForth/uart1/TrgRx: 5 loads, 5 LSLICEs
     Net uForth/uart1/uRx/RcvState_en_0: 1 loads, 1 LSLICEs
     Net uForth/uart1/uRx/un58_ce16: 4 loads, 4 LSLICEs
     Net uForth/uart1/N_105_i: 4 loads, 4 LSLICEs
     Net uForth/uart1/RxFull_en: 1 loads, 1 LSLICEs
     Net uForth/cpu1/re: 17 loads, 17 LSLICEs
     Net uForth/cpu1/tload_1: 24 loads, 24 LSLICEs
     Net uForth/cpu1/iload_1: 15 loads, 15 LSLICEs
     Net N_24_i: 16 loads, 16 LSLICEs
     Net uFifoRxRaw/rden_i: 6 loads, 6 LSLICEs
     Net uFifoRxRaw/wren_i: 2 loads, 2 LSLICEs
     Net uFifoRxRaw/fcnt_en: 3 loads, 3 LSLICEs
   Number of local set/reset loads for net SRst merged into GSR:  46
   Number of LSRs:  20
     Net SRst: 205 loads, 204 LSLICEs
     Net uForth.uart1.uTx.pGenDat.Tx_11: 1 loads, 0 LSLICEs
     Net uMaster/uDevice/NumClk_93: 2 loads, 2 LSLICEs
     Net uMaster/uDevice/DoneTrgc_i_i: 1 loads, 1 LSLICEs
     Net uMaster/uFifoRxRaw/wren_i: 2 loads, 2 LSLICEs
     Net uMaster/un3_stated: 1 loads, 1 LSLICEs
     Net uMaster/State[4]: 4 loads, 4 LSLICEs
     Net uMaster/lTrg_1_RNI8J6G7: 4 loads, 4 LSLICEs
     Net uMaster/un1_NumXfr[1]: 1 loads, 1 LSLICEs
     Net uForth/uart1/TrgTx: 1 loads, 1 LSLICEs
     Net uForth/uart1/uRx/N_264_i: 1 loads, 1 LSLICEs
     Net uForth/uart1/uRx/un12_rx0: 5 loads, 5 LSLICEs
     Net uForth/cpu1/r_stack_and_0: 9 loads, 9 LSLICEs
     Net uForth/cpu1/r_stack_and_2: 9 loads, 9 LSLICEs
     Net uForth/cpu1/s_stack_and_0: 9 loads, 9 LSLICEs
     Net uForth/cpu1/s_stack_and_2: 9 loads, 9 LSLICEs
     Net uSeq/N_1_1: 2 loads, 2 LSLICEs
     Net uSeq/Cnt16[0]: 1 loads, 1 LSLICEs
     Net uPll/PllLock: 18 loads, 18 LSLICEs
     Net uFifoRxRaw/wren_i: 2 loads, 2 LSLICEs

                                    Page 2




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

Design Summary (cont)
---------------------
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net SRst: 301 loads
     Net uMaster/VCC: 175 loads
     Net uForth/code[0]: 159 loads
     Net uForth/cpu1/code[1]: 87 loads
     Net uForth/cpu1/sp[1]: 85 loads
     Net uForth/cpu1/rp[1]: 84 loads
     Net uForth/cpu1/rp[3]: 84 loads
     Net uForth/cpu1/sp[3]: 84 loads
     Net uForth/cpu1/rp[0]: 82 loads
     Net uForth/cpu1/rp[2]: 81 loads




   Number of warnings:  9
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'SRst' to infer global GSR net.
WARNING - map: The reset of EBR
     'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_7_0' cannot be
     controlled. The local reset is not connected to any control signal and set
     to GND. The global reset is disabled via GSR property. To control the EBR
     reset, either connect the local reset to a control signal or force the GSR
     property to be enabled.
WARNING - map: The reset of EBR
     'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7' cannot be
     controlled. The local reset is not connected to any control signal and set
     to GND. The global reset is disabled via GSR property. To control the EBR
     reset, either connect the local reset to a control signal or force the GSR
     property to be enabled.
WARNING - map: The reset of EBR
     'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6' cannot be
     controlled. The local reset is not connected to any control signal and set
     to GND. The global reset is disabled via GSR property. To control the EBR
     reset, either connect the local reset to a control signal or force the GSR
     property to be enabled.
WARNING - map: The reset of EBR
     'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_2_5' cannot be
     controlled. The local reset is not connected to any control signal and set
     to GND. The global reset is disabled via GSR property. To control the EBR
     reset, either connect the local reset to a control signal or force the GSR
     property to be enabled.
WARNING - map: The reset of EBR
     'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_3_4' cannot be
     controlled. The local reset is not connected to any control signal and set
     to GND. The global reset is disabled via GSR property. To control the EBR
     reset, either connect the local reset to a control signal or force the GSR
     property to be enabled.
WARNING - map: The reset of EBR
     'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_4_3' cannot be

                                    Page 3




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

Design Errors/Warnings (cont)
-----------------------------
     controlled. The local reset is not connected to any control signal and set
     to GND. The global reset is disabled via GSR property. To control the EBR
     reset, either connect the local reset to a control signal or force the GSR
     property to be enabled.
WARNING - map: The reset of EBR
     'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2' cannot be
     controlled. The local reset is not connected to any control signal and set
     to GND. The global reset is disabled via GSR property. To control the EBR
     reset, either connect the local reset to a control signal or force the GSR
     property to be enabled.
WARNING - map: The reset of EBR
     'uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1' cannot be
     controlled. The local reset is not connected to any control signal and set
     to GND. The global reset is disabled via GSR property. To control the EBR
     reset, either connect the local reset to a control signal or force the GSR
     property to be enabled.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+------------+
| IO Name             | Direction | Levelmode | IO         | FIXEDDELAY |
|                     |           |  IO_TYPE  | Register   |            |
+---------------------+-----------+-----------+------------+------------+
| PinSda              | BIDIR     | LVCMOS33  | IN         |            |
+---------------------+-----------+-----------+------------+------------+
| PinLedXv            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinClk125           | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinScl              | OUTPUT    | LVCMOS33  | OUT        |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[23]          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[22]          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[21]          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[20]          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[19]          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[18]          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[17]          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[16]          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[15]          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[14]          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[13]          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[12]          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+

                                    Page 4




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

IO (PIO) Attributes (cont)
--------------------------
| PinDat[11]          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[10]          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[9]           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[8]           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[7]           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[6]           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[5]           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[4]           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[3]           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[2]           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[1]           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDat[0]           | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinTfpClkN          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinTfpClkP          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinDe               | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinHSync            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinVSync            | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinClk              | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| PinPortTx           | OUTPUT    | LVCMOS33  | OUT        |            |
+---------------------+-----------+-----------+------------+------------+
| PinPortRx           | INPUT     | LVCMOS33  | IN         |            |
+---------------------+-----------+-----------+------------+------------+

Removed logic
-------------

Block uFifoRxRaw/INV_1 undriven or does not drive anything - clipped.
Block uFifoRxRaw/INV_2 undriven or does not drive anything - clipped.
Block uFifoRxRaw/INV_3 undriven or does not drive anything - clipped.
Block uFifoRxRaw/INV_4 undriven or does not drive anything - clipped.
Block uFifoRxRaw/INV_0 undriven or does not drive anything - clipped.
Block uFifoRxRaw/AND2_t0 undriven or does not drive anything - clipped.
Block uFifoRxRaw/af_cmp_1 undriven or does not drive anything - clipped.
Block uFifoRxRaw/af_cmp_0 undriven or does not drive anything - clipped.
Block uFifoRxRaw/af_cmp_ci_a undriven or does not drive anything - clipped.
Block uFifoRxRaw/a2 undriven or does not drive anything - clipped.
Block uFifoRxRaw/ae_cmp_1 undriven or does not drive anything - clipped.
Block uFifoRxRaw/ae_cmp_0 undriven or does not drive anything - clipped.

                                    Page 5




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

Removed logic (cont)
--------------------
Block uFifoRxRaw/ae_cmp_ci_a undriven or does not drive anything - clipped.
Block uFifoRxRaw/w_ctr_2 undriven or does not drive anything - clipped.
Block uFifoRxRaw/FF_10 undriven or does not drive anything - clipped.
Block uFifoRxRaw/FF_15 undriven or does not drive anything - clipped.
Block uFifoRxRaw/FF_0 undriven or does not drive anything - clipped.
Block uFifoRxRaw/FF_1 undriven or does not drive anything - clipped.
Block uFifoRxRaw/a3 undriven or does not drive anything - clipped.
Block uFifoRxRaw/r_ctr_2 undriven or does not drive anything - clipped.
Block uFifoRxRaw/ae_cmp_2 undriven or does not drive anything - clipped.
Block uFifoRxRaw/af_cmp_2 undriven or does not drive anything - clipped.
Block uForth/cpu1/sync.r_stack_ram_7/RAM1 undriven or does not drive anything -
     clipped.
Block uForth/cpu1/sync.r_stack_ram_16/RAM1 undriven or does not drive anything -
     clipped.
Block uForth/cpu1/sync.s_stack_ram_7/RAM1 undriven or does not drive anything -
     clipped.
Block uForth/cpu1/sync.s_stack_ram_16/RAM1 undriven or does not drive anything -
     clipped.
Block uForth/uart1/GND undriven or does not drive anything - clipped.
Block uForth/uart1/VCC undriven or does not drive anything - clipped.
Block uForth/uart1/uTx/VCC undriven or does not drive anything - clipped.
Block uForth/uart1/uTx/GND undriven or does not drive anything - clipped.
Block uMaster/uFifoRxRaw/INV_1 undriven or does not drive anything - clipped.
Block uMaster/uFifoRxRaw/INV_2 undriven or does not drive anything - clipped.
Block uMaster/uFifoRxRaw/INV_3 undriven or does not drive anything - clipped.
Block uMaster/uFifoRxRaw/INV_4 undriven or does not drive anything - clipped.
Block uMaster/uFifoRxRaw/INV_0 undriven or does not drive anything - clipped.
Block uMaster/uFifoRxRaw/AND2_t0 undriven or does not drive anything - clipped.
Block uMaster/uFifoRxRaw/af_cmp_1 undriven or does not drive anything - clipped.
     
Block uMaster/uFifoRxRaw/af_cmp_0 undriven or does not drive anything - clipped.
     
Block uMaster/uFifoRxRaw/af_cmp_ci_a undriven or does not drive anything -
     clipped.
Block uMaster/uFifoRxRaw/a2 undriven or does not drive anything - clipped.
Block uMaster/uFifoRxRaw/ae_cmp_1 undriven or does not drive anything - clipped.
     
Block uMaster/uFifoRxRaw/ae_cmp_0 undriven or does not drive anything - clipped.
     
Block uMaster/uFifoRxRaw/ae_cmp_ci_a undriven or does not drive anything -
     clipped.
Block uMaster/uFifoRxRaw/w_ctr_2 undriven or does not drive anything - clipped.
Block uMaster/uFifoRxRaw/FF_10 undriven or does not drive anything - clipped.
Block uMaster/uFifoRxRaw/FF_15 undriven or does not drive anything - clipped.
Block uMaster/uFifoRxRaw/FF_0 undriven or does not drive anything - clipped.
Block uMaster/uFifoRxRaw/FF_1 undriven or does not drive anything - clipped.
Block uMaster/uFifoRxRaw/a3 undriven or does not drive anything - clipped.
Block uMaster/uFifoRxRaw/r_ctr_2 undriven or does not drive anything - clipped.
Block uMaster/uFifoRxRaw/ae_cmp_2 undriven or does not drive anything - clipped.
     
Block uMaster/uFifoRxRaw/af_cmp_2 undriven or does not drive anything - clipped.
     
Block uMaster/uDevice/GND undriven or does not drive anything - clipped.
Block uMaster/uDevice/VCC undriven or does not drive anything - clipped.
Signal uFifoRxRaw/wren_i_inv was merged into signal uFifoRxRaw/wren_i
Signal uFifoRxRaw/rden_i_inv was merged into signal uFifoRxRaw/rden_i

                                    Page 6




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

Removed logic (cont)
--------------------
Signal uFifoRxRaw/invout_1 was merged into signal Empty
Signal uFifoRxRaw/invout_2 was merged into signal Full
Signal uFifoRxRaw/dec0_wre3 was merged into signal uFifoRxRaw/wren_i
Signal Clk50_i was merged into signal Clk50
Signal PllLock_i was merged into signal uPll/PllLock
Signal uSeq/Cnt16_i[0] was merged into signal uSeq/Cnt16[0]
Signal uMaster/uFifoRxRaw/wren_i_inv was merged into signal
     uMaster/uFifoRxRaw/wren_i
Signal uMaster/uFifoRxRaw/rden_i_inv was merged into signal
     uMaster/uFifoRxRaw/rden_i
Signal uMaster/uFifoRxRaw/invout_1 was merged into signal uMaster/FifoEmpty
Signal uMaster/uFifoRxRaw/invout_2 was merged into signal uMaster/FifoFull
Signal uMaster/uFifoRxRaw/dec0_wre3 was merged into signal
     uMaster/uFifoRxRaw/wren_i
Signal lSda_cl_i was merged into signal uMaster/uDevice/lSda_cl
Signal uFifoRxRaw/scuba_vlo undriven or does not drive anything - clipped.
Signal uFifoRxRaw/scuba_vhi undriven or does not drive anything - clipped.
Signal uForth/VCC undriven or does not drive anything - clipped.
Signal uForth/GND undriven or does not drive anything - clipped.
Signal uForth/uForthMem/scuba_vhi undriven or does not drive anything - clipped.
     
Signal uMaster/uFifoRxRaw/scuba_vlo undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/scuba_vhi undriven or does not drive anything -
     clipped.
Signal uFifoRxRaw/r_nw_inv undriven or does not drive anything - clipped.
Signal uFifoRxRaw/fcnt_en_inv undriven or does not drive anything - clipped.
Signal uFifoRxRaw/r_nw undriven or does not drive anything - clipped.
Signal uFifoRxRaw/invout_0 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/co0_6 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/af_cmp_ci_a/S1 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/af_cmp_ci_a/S0 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/cmp_ci_3 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/a2/S1 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/a2/COUT undriven or does not drive anything - clipped.
Signal uFifoRxRaw/cnt_con_inv undriven or does not drive anything - clipped.
Signal uFifoRxRaw/co0_5 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/fcnt_en_inv_inv undriven or does not drive anything - clipped.
     
Signal uFifoRxRaw/ae_cmp_ci_a/S1 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/ae_cmp_ci_a/S0 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/cmp_ci_2 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/r_ctr_cia/S1 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/r_ctr_cia/S0 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/w_ctr_2/NC1 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/co2_1 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/co1_3 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/w_ctr_cia/S1 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/w_ctr_cia/S0 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/a1/S1 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/a1/COUT undriven or does not drive anything - clipped.
Signal uFifoRxRaw/g_cmp_ci_a/S1 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/g_cmp_ci_a/S0 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/a0/S1 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/a0/COUT undriven or does not drive anything - clipped.
Signal uFifoRxRaw/e_cmp_ci_a/S1 undriven or does not drive anything - clipped.

                                    Page 7




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

Removed logic (cont)
--------------------
Signal uFifoRxRaw/e_cmp_ci_a/S0 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/bdcnt_bctr_cia/S1 undriven or does not drive anything -
     clipped.
Signal uFifoRxRaw/bdcnt_bctr_cia/S0 undriven or does not drive anything -
     clipped.
Signal uFifoRxRaw/wcount_4 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/iwcount_4 undriven or does not drive anything - clipped.
Signal AlmostFull_0 undriven or does not drive anything - clipped.
Signal AlmostEmpty_0 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/ae_d undriven or does not drive anything - clipped.
Signal uFifoRxRaw/a3/S1 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/af_d undriven or does not drive anything - clipped.
Signal uFifoRxRaw/a3/COUT undriven or does not drive anything - clipped.
Signal uFifoRxRaw/bdcnt_bctr_2/S1 undriven or does not drive anything - clipped.
     
Signal uFifoRxRaw/co2 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/r_ctr_2/NC1 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/ircount_4 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/co2_2 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/co1_4 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/rcount_4 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/ae_d_c undriven or does not drive anything - clipped.
Signal uFifoRxRaw/co1_5 undriven or does not drive anything - clipped.
Signal uFifoRxRaw/af_d_c undriven or does not drive anything - clipped.
Signal uFifoRxRaw/co1_6 undriven or does not drive anything - clipped.
Signal uPll/CLKINTFB undriven or does not drive anything - clipped.
Signal uPll/CLKOK2 undriven or does not drive anything - clipped.
Signal uPll/CLKOS undriven or does not drive anything - clipped.
Signal uSeq/un9_cnt16_cry_0_0_S1 undriven or does not drive anything - clipped.
Signal uSeq/un9_cnt16_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal uSeq/N_36 undriven or does not drive anything - clipped.
Signal uSeq/lCnt32_s_0_S1[31] undriven or does not drive anything - clipped.
Signal uSeq/lCnt32_s_0_COUT[31] undriven or does not drive anything - clipped.
Signal uSeq/lCnt32_cry_0_S0[0] undriven or does not drive anything - clipped.
Signal uSeq/N_37 undriven or does not drive anything - clipped.
Signal uSeq/un9_cnt16_s_7_0_S1 undriven or does not drive anything - clipped.
Signal uSeq/un9_cnt16_s_7_0_COUT undriven or does not drive anything - clipped.
Signal uForth/cpu1/un1_t_0_cry_31_0_COUT undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/un1_t_0_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/un1_t_0_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/N_1 undriven or does not drive anything - clipped.
Signal uForth/cpu1/un1_t_cry_31_0_COUT undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/un1_t_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/un1_t_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/N_2 undriven or does not drive anything - clipped.
Signal uForth/cpu1/un4_sum_cry_31_0_COUT undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/un4_sum_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/un4_sum_cry_0_0_S0 undriven or does not drive anything -

                                    Page 8




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

Removed logic (cont)
--------------------
     clipped.
Signal uForth/cpu1/N_3 undriven or does not drive anything - clipped.
Signal uForth/cpu1/un1_p_s_31_0_S1 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/un1_p_s_31_0_COUT undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/un1_p_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/N_6 undriven or does not drive anything - clipped.
Signal uForth/cpu1/un1_rp1_cry_3_0_COUT undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/un1_rp1_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/un1_rp1_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/N_7 undriven or does not drive anything - clipped.
Signal uForth/cpu1/un1_rp_cry_3_0_COUT undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/un1_rp_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/un1_rp_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/N_8 undriven or does not drive anything - clipped.
Signal uForth/cpu1/un1_sp1_cry_3_0_COUT undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/un1_sp1_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/un1_sp1_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/N_9 undriven or does not drive anything - clipped.
Signal uForth/cpu1/un1_sp_cry_3_0_COUT undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/un1_sp_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/un1_sp_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/N_10 undriven or does not drive anything - clipped.
Signal uForth/cpu1/r_cry_0_COUT[31] undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/r_cry_0_S0[0] undriven or does not drive anything - clipped.
Signal uForth/cpu1/N_11 undriven or does not drive anything - clipped.
Signal uForth/cpu1/Timer_2_0_s_31_0_S1 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/Timer_2_0_s_31_0_COUT undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/Timer_2_0_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/Timer_2_0_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/N_12 undriven or does not drive anything - clipped.
Signal uForth/cpu1/r_stack_ram_7_DO2 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/r_stack_ram_7_DO3 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/r_stack_ram_7_DO1 undriven or does not drive anything -
     clipped.

                                    Page 9




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

Removed logic (cont)
--------------------
Signal uForth/cpu1/r_stack_ram_16_DO2 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/r_stack_ram_16_DO3 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/r_stack_ram_16_DO1 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/s_stack_ram_7_DO2 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/s_stack_ram_7_DO3 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/s_stack_ram_7_DO1 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/s_stack_ram_16_DO2 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/s_stack_ram_16_DO3 undriven or does not drive anything -
     clipped.
Signal uForth/cpu1/s_stack_ram_16_DO1 undriven or does not drive anything -
     clipped.
Signal uForth/uart1/uRx/un1_Cnt_1_s_7_0_S1 undriven or does not drive anything -
     clipped.
Signal uForth/uart1/uRx/un1_Cnt_1_s_7_0_COUT undriven or does not drive anything
     - clipped.
Signal uForth/uart1/uRx/un1_Cnt_1_cry_0_0_S0 undriven or does not drive anything
     - clipped.
Signal uForth/uart1/uRx/N_1 undriven or does not drive anything - clipped.
Signal uMaster/un73_state_0_I_9_0_S0 undriven or does not drive anything -
     clipped.
Signal uMaster/un73_state_0_I_9_0_COUT undriven or does not drive anything -
     clipped.
Signal uMaster/un73_state_0_I_21_0_S1 undriven or does not drive anything -
     clipped.
Signal uMaster/un73_state_0_I_21_0_S0 undriven or does not drive anything -
     clipped.
Signal uMaster/un73_state_0_I_1_0_S1 undriven or does not drive anything -
     clipped.
Signal uMaster/un73_state_0_I_1_0_S0 undriven or does not drive anything -
     clipped.
Signal uMaster/N_2 undriven or does not drive anything - clipped.
Signal uMaster/un1_NumXfr_s_7_0_S1 undriven or does not drive anything -
     clipped.
Signal uMaster/un1_NumXfr_s_7_0_COUT undriven or does not drive anything -
     clipped.
Signal uMaster/un1_NumXfr_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal uMaster/N_3 undriven or does not drive anything - clipped.
Signal uMaster/uFifoRxRaw/r_nw_inv undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/fcnt_en_inv undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/r_nw undriven or does not drive anything - clipped.
Signal uMaster/uFifoRxRaw/invout_0 undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/co0_6 undriven or does not drive anything - clipped.
Signal uMaster/uFifoRxRaw/af_cmp_ci_a/S1 undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/af_cmp_ci_a/S0 undriven or does not drive anything -

                                   Page 10




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

Removed logic (cont)
--------------------
     clipped.
Signal uMaster/uFifoRxRaw/cmp_ci_3 undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/a2/S1 undriven or does not drive anything - clipped.
Signal uMaster/uFifoRxRaw/a2/COUT undriven or does not drive anything - clipped.
     
Signal uMaster/uFifoRxRaw/cnt_con_inv undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/co0_5 undriven or does not drive anything - clipped.
Signal uMaster/uFifoRxRaw/fcnt_en_inv_inv undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/ae_cmp_ci_a/S1 undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/ae_cmp_ci_a/S0 undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/cmp_ci_2 undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/r_ctr_cia/S1 undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/r_ctr_cia/S0 undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/w_ctr_2/NC1 undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/co2_1 undriven or does not drive anything - clipped.
Signal uMaster/uFifoRxRaw/co1_3 undriven or does not drive anything - clipped.
Signal uMaster/uFifoRxRaw/w_ctr_cia/S1 undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/w_ctr_cia/S0 undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/a1/S1 undriven or does not drive anything - clipped.
Signal uMaster/uFifoRxRaw/a1/COUT undriven or does not drive anything - clipped.
     
Signal uMaster/uFifoRxRaw/g_cmp_ci_a/S1 undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/g_cmp_ci_a/S0 undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/a0/S1 undriven or does not drive anything - clipped.
Signal uMaster/uFifoRxRaw/a0/COUT undriven or does not drive anything - clipped.
     
Signal uMaster/uFifoRxRaw/e_cmp_ci_a/S1 undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/e_cmp_ci_a/S0 undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/bdcnt_bctr_cia/S1 undriven or does not drive anything
     - clipped.
Signal uMaster/uFifoRxRaw/bdcnt_bctr_cia/S0 undriven or does not drive anything
     - clipped.
Signal uMaster/uFifoRxRaw/wcount_4 undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/iwcount_4 undriven or does not drive anything -
     clipped.
Signal uMaster/AlmostFull undriven or does not drive anything - clipped.
Signal uMaster/AlmostEmpty undriven or does not drive anything - clipped.
Signal uMaster/uFifoRxRaw/ae_d undriven or does not drive anything - clipped.
Signal uMaster/uFifoRxRaw/a3/S1 undriven or does not drive anything - clipped.
Signal uMaster/uFifoRxRaw/af_d undriven or does not drive anything - clipped.

                                   Page 11




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

Removed logic (cont)
--------------------
Signal uMaster/uFifoRxRaw/a3/COUT undriven or does not drive anything - clipped.
     
Signal uMaster/uFifoRxRaw/bdcnt_bctr_2/S1 undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/co2 undriven or does not drive anything - clipped.
Signal uMaster/uFifoRxRaw/r_ctr_2/NC1 undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/ircount_4 undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/co2_2 undriven or does not drive anything - clipped.
Signal uMaster/uFifoRxRaw/co1_4 undriven or does not drive anything - clipped.
Signal uMaster/uFifoRxRaw/rcount_4 undriven or does not drive anything -
     clipped.
Signal uMaster/uFifoRxRaw/ae_d_c undriven or does not drive anything - clipped.
Signal uMaster/uFifoRxRaw/co1_5 undriven or does not drive anything - clipped.
Signal uMaster/uFifoRxRaw/af_d_c undriven or does not drive anything - clipped.
Signal uMaster/uFifoRxRaw/co1_6 undriven or does not drive anything - clipped.
Block uFifoRxRaw/INV_5 was optimized away.
Block uFifoRxRaw/INV_6 was optimized away.
Block uFifoRxRaw/INV_7 was optimized away.
Block uFifoRxRaw/INV_8 was optimized away.
Block uFifoRxRaw/LUT4_0 was optimized away.
Block uPll/CLKOK_inferred_clock_RNIOBP2 was optimized away.
Block uPll/PLLInst_0_RNI0JS7 was optimized away.
Block uSeq/Cnt16_RNO[0] was optimized away.
Block uMaster/uFifoRxRaw/INV_5 was optimized away.
Block uMaster/uFifoRxRaw/INV_6 was optimized away.
Block uMaster/uFifoRxRaw/INV_7 was optimized away.
Block uMaster/uFifoRxRaw/INV_8 was optimized away.
Block uMaster/uFifoRxRaw/LUT4_0 was optimized away.
Block uMaster/uDevice/lSda_cl_RNIKIGB was optimized away.
Block uFifoRxRaw/scuba_vlo_inst was optimized away.
Block uFifoRxRaw/scuba_vhi_inst was optimized away.
Block uForth/VCC was optimized away.
Block uForth/GND was optimized away.
Block uForth/uForthMem/scuba_vhi_inst was optimized away.
Block uMaster/uFifoRxRaw/scuba_vlo_inst was optimized away.
Block uMaster/uFifoRxRaw/scuba_vhi_inst was optimized away.

Memory Usage
------------

/uFifoRxRaw:
    EBRs: 0
    RAM SLICEs: 6
    Logic SLICEs: 22
    PFU Registers: 22
/uForth/cpu1/sync.r_stack_ram:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.r_stack_ram_0:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0

                                   Page 12




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

Memory Usage (cont)
-------------------
    PFU Registers: 0
/uForth/cpu1/sync.r_stack_ram_1:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.r_stack_ram_10:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.r_stack_ram_11:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.r_stack_ram_12:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.r_stack_ram_13:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.r_stack_ram_14:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.r_stack_ram_15:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.r_stack_ram_16:
    EBRs: 0
    RAM SLICEs: 2
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.r_stack_ram_16/RAMW:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.r_stack_ram_2:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.r_stack_ram_3:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0

                                   Page 13




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

Memory Usage (cont)
-------------------
/uForth/cpu1/sync.r_stack_ram_4:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.r_stack_ram_5:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.r_stack_ram_6:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.r_stack_ram_7:
    EBRs: 0
    RAM SLICEs: 2
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.r_stack_ram_7/RAMW:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.r_stack_ram_8:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.r_stack_ram_9:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.s_stack_ram:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.s_stack_ram_0:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.s_stack_ram_1:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.s_stack_ram_10:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.s_stack_ram_11:

                                   Page 14




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

Memory Usage (cont)
-------------------
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.s_stack_ram_12:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.s_stack_ram_13:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.s_stack_ram_14:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.s_stack_ram_15:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.s_stack_ram_16:
    EBRs: 0
    RAM SLICEs: 2
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.s_stack_ram_16/RAMW:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.s_stack_ram_2:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.s_stack_ram_3:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.s_stack_ram_4:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.s_stack_ram_5:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.s_stack_ram_6:
    EBRs: 0

                                   Page 15




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

Memory Usage (cont)
-------------------
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.s_stack_ram_7:
    EBRs: 0
    RAM SLICEs: 2
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.s_stack_ram_7/RAMW:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.s_stack_ram_8:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/cpu1/sync.s_stack_ram_9:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/uForth/uForthMem:
    EBRs: 8
    RAM SLICEs: 0
    Logic SLICEs: 1
    PFU Registers: 0
    -Contains EBR pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_7_0:  TYPE= DP16KC,
         Width_A= 4,  Depth_A= 4096,  REGMODE_A= NOREG,  REGMODE_B= NOREG,
         WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,  GSR= DISABLED,
         MEM_INIT_FILE= ep32q.hex,  MEM_LPC_FILE=
         pmi_ram_dq40961232ndssep32qhnEp1057aae6__PMIS__4096__32__32H
    -Contains EBR pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7:  TYPE= DP16KC,
         Width_A= 4,  Depth_A= 4096,  REGMODE_A= NOREG,  REGMODE_B= NOREG,
         WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,  GSR= DISABLED,
         MEM_INIT_FILE= ep32q.hex,  MEM_LPC_FILE=
         pmi_ram_dq40961232ndssep32qhnEp1057aae6__PMIS__4096__32__32H
    -Contains EBR pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6:  TYPE= DP16KC,
         Width_A= 4,  Depth_A= 4096,  REGMODE_A= NOREG,  REGMODE_B= NOREG,
         WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,  GSR= DISABLED,
         MEM_INIT_FILE= ep32q.hex,  MEM_LPC_FILE=
         pmi_ram_dq40961232ndssep32qhnEp1057aae6__PMIS__4096__32__32H
    -Contains EBR pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_2_5:  TYPE= DP16KC,
         Width_A= 4,  Depth_A= 4096,  REGMODE_A= NOREG,  REGMODE_B= NOREG,
         WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,  GSR= DISABLED,
         MEM_INIT_FILE= ep32q.hex,  MEM_LPC_FILE=
         pmi_ram_dq40961232ndssep32qhnEp1057aae6__PMIS__4096__32__32H
    -Contains EBR pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_3_4:  TYPE= DP16KC,
         Width_A= 4,  Depth_A= 4096,  REGMODE_A= NOREG,  REGMODE_B= NOREG,
         WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,  GSR= DISABLED,
         MEM_INIT_FILE= ep32q.hex,  MEM_LPC_FILE=
         pmi_ram_dq40961232ndssep32qhnEp1057aae6__PMIS__4096__32__32H
    -Contains EBR pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_4_3:  TYPE= DP16KC,
         Width_A= 4,  Depth_A= 4096,  REGMODE_A= NOREG,  REGMODE_B= NOREG,
         WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,  GSR= DISABLED,

                                   Page 16




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

Memory Usage (cont)
-------------------
         MEM_INIT_FILE= ep32q.hex,  MEM_LPC_FILE=
         pmi_ram_dq40961232ndssep32qhnEp1057aae6__PMIS__4096__32__32H
    -Contains EBR pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2:  TYPE= DP16KC,
         Width_A= 4,  Depth_A= 4096,  REGMODE_A= NOREG,  REGMODE_B= NOREG,
         WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,  GSR= DISABLED,
         MEM_INIT_FILE= ep32q.hex,  MEM_LPC_FILE=
         pmi_ram_dq40961232ndssep32qhnEp1057aae6__PMIS__4096__32__32H
    -Contains EBR pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1:  TYPE= DP16KC,
         Width_A= 4,  Depth_A= 4096,  REGMODE_A= NOREG,  REGMODE_B= NOREG,
         WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,  GSR= DISABLED,
         MEM_INIT_FILE= ep32q.hex,  MEM_LPC_FILE=
         pmi_ram_dq40961232ndssep32qhnEp1057aae6__PMIS__4096__32__32H
/uMaster/uFifoRxRaw:
    EBRs: 0
    RAM SLICEs: 6
    Logic SLICEs: 23
    PFU Registers: 23

PLL/DLL Summary
---------------

PLL 1:                                     Pin/Node Value
  PLL Instance Name:                                uPll/PLLInst_0
  PLL Type:                                         EHXPLLF
  Input Clock:                             PIN      PinClk125_c
  Output Clock(P):                         NODE     uPll/CLKOP
  Output Clock(K2):                                 NONE
  Output Clock(S):                                  NONE
  Output Clock(K):                         NODE     Clk50
  PLL Feedback Signal:                     NODE     uPll/CLKOP
  PLL Reset Signal:                                 NONE
  PLL K Divider Reset Signal:                       NONE
  PLL LOCK Signal:                         NODE     uPll/PllLock
  Dynamic Phase Adjust Input 0:            NODE     uPll/GND
  Dynamic Phase Adjust Input 1:            NODE     uPll/GND
  Dynamic Phase Adjust Input 2:            NODE     uPll/GND
  Dynamic Phase Adjust Input 3:            NODE     uPll/GND
  Dynamic Duty Adjust Input 0:             NODE     uPll/GND
  Dynamic Duty Adjust Input 1:             NODE     uPll/GND
  Dynamic Duty Adjust Input 2:             NODE     uPll/GND
  Dynamic Duty Adjust Input 3:             NODE     uPll/GND
  Dynamic CLKOS Delay Adjust Input 0:      NODE     uPll/GND
  Dynamic CLKOS Delay Adjust Input 1:      NODE     uPll/GND
  Dynamic CLKOS Delay Adjust Input 2:      NODE     uPll/GND
  Dynamic CLKOS Delay Adjust Input 3:      NODE     uPll/GND
  Dynamic CLKOS Single Step Delay Adjust:  NODE     uPll/GND
  Input Clock Frequency (MHz):                      125.0000
  Output Clock(P) Frequency (MHz):                  100.0000
  Output Clock(K2) Frequency (MHz):                 NA
  Output Clock(K) Frequency (MHz):                  50.0000
  Output Clock(P) Actual Frequency:                 100.0000
  Output Clock(P) Frequency Tolerance:              NONE
  CLKOP BYPASS:                                     DISABLED
  CLKOS BYPASS:                                     DISABLED
  CLKOK BYPASS:                                     DISABLED
  CLKOK Input:                                      CLKOP

                                   Page 17




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

PLL/DLL Summary (cont)
----------------------
  FB_MODE:                                          CLKOP
  CLKI Divider:                                     5
  CLKFB Divider:                                    4
  CLKOP Divider:                                    8
  CLKOK Divider:                                    2
  Phase_Duty Control:                               STATIC
  CLKOS Phase Shift (degree):                       0.0
  CLKOS Duty Cycle:                                 8
  CLKOS Delay Adjust:                               NONE
  CLKOS Delay Adjust Power Down:                    DISABLED
  CLKOS Delay Adjust Static Delay (ps):             0
  CLKOP Duty Trim Polarity:                         RISING
  CLKOP Duty Trim Polarity Delay (ps):              0
  CLKOS Duty Trim Polarity:                         RISING
  CLKOS Duty Trim Polarity Delay (ps):              0

ASIC Components
---------------

Instance Name: uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_7_0
         Type: DP16KC
Instance Name: uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7
         Type: DP16KC
Instance Name: uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6
         Type: DP16KC
Instance Name: uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_2_5
         Type: DP16KC
Instance Name: uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_3_4
         Type: DP16KC
Instance Name: uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_4_3
         Type: DP16KC
Instance Name: uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2
         Type: DP16KC
Instance Name: uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1
         Type: DP16KC
Instance Name: uPll/PLLInst_0
         Type: EHXPLLF

GSR Usage
---------

GSR Component:
   The local reset signal 'SRst' of the design has been inferred as Global Set
        Reset (GSR). The reset signal used for GSR control is 'SRst'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components on inferred reset domain with GSR Property disabled
--------------------------------------------------------------

     These components have the GSR property set to DISABLED and are on the

                                   Page 18




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

GSR Usage (cont)
----------------
     inferred reset domain. The components will respond to the reset signal
     'SRst' via the local reset on the component and not the GSR component.

     Type and number of components of the type: 
   Register = 343 

     Type and instance name of component: 
   Register : MiscReg1[30]
   Register : MiscReg1[29]
   Register : MiscReg1[28]
   Register : MiscReg1[27]
   Register : MiscReg1[26]
   Register : MiscReg1[25]
   Register : MiscReg1[24]
   Register : MiscReg1[23]
   Register : MiscReg1[22]
   Register : MiscReg1[21]
   Register : MiscReg1[20]
   Register : MiscReg1[19]
   Register : MiscReg1[18]
   Register : MiscReg1[17]
   Register : MiscReg1[16]
   Register : MiscReg1[15]
   Register : MiscReg1[14]
   Register : MiscReg1[13]
   Register : MiscReg1[12]
   Register : MiscReg1[11]
   Register : MiscReg1[10]
   Register : MiscReg1[9]
   Register : MiscReg1[8]
   Register : MiscReg1[7]
   Register : MiscReg1[6]
   Register : MiscReg1[5]
   Register : MiscReg1[4]
   Register : MiscReg1[3]
   Register : MiscReg1[2]
   Register : MiscReg1[1]
   Register : MiscReg1[0]
   Register : MiscReg2[31]
   Register : MiscReg2[30]
   Register : MiscReg2[29]
   Register : MiscReg2[28]
   Register : MiscReg2[27]
   Register : MiscReg2[26]
   Register : MiscReg2[25]
   Register : MiscReg2[24]
   Register : MiscReg2[23]
   Register : MiscReg2[22]
   Register : MiscReg2[21]
   Register : MiscReg2[20]
   Register : MiscReg2[19]
   Register : MiscReg2[18]
   Register : MiscReg2[17]
   Register : MiscReg2[16]
   Register : MiscReg2[15]
   Register : MiscReg2[14]

                                   Page 19




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

GSR Usage (cont)
----------------
   Register : MiscReg2[13]
   Register : MiscReg2[12]
   Register : MiscReg2[11]
   Register : MiscReg2[10]
   Register : MiscReg2[9]
   Register : MiscReg2[8]
   Register : MiscReg2[7]
   Register : MiscReg2[6]
   Register : MiscReg2[5]
   Register : MiscReg2[4]
   Register : MiscReg2[3]
   Register : MiscReg2[2]
   Register : MiscReg2[1]
   Register : MiscReg2[0]
   Register : RdLen[7]
   Register : RdLen[6]
   Register : RdLen[5]
   Register : RdLen[4]
   Register : RdLen[3]
   Register : RdLen[1]
   Register : RdLen[0]
   Register : Timer[30]
   Register : Timer[29]
   Register : Timer[28]
   Register : Timer[27]
   Register : Timer[26]
   Register : Timer[25]
   Register : Timer[24]
   Register : Timer[23]
   Register : Timer[22]
   Register : Timer[21]
   Register : Timer[20]
   Register : Timer[19]
   Register : Timer[18]
   Register : Timer[17]
   Register : Timer[16]
   Register : Timer[15]
   Register : Timer[14]
   Register : Timer[13]
   Register : Timer[12]
   Register : Timer[11]
   Register : Timer[10]
   Register : Timer[9]
   Register : Timer[8]
   Register : Timer[7]
   Register : Timer[6]
   Register : Timer[5]
   Register : Timer[4]
   Register : Timer[3]
   Register : Timer[2]
   Register : Timer[1]
   Register : Timer[0]
   Register : uMaster_uDevice_lSclio
   Register : uSeq/Ce16
   Register : uSeq/Cnt16[7]
   Register : uSeq/Cnt16[6]

                                   Page 20




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

GSR Usage (cont)
----------------
   Register : uSeq/Cnt16[5]
   Register : uSeq/Cnt16[1]
   Register : uForth/cpu1/i[29]
   Register : uForth/cpu1/i[28]
   Register : uForth/cpu1/i[27]
   Register : uForth/cpu1/i[26]
   Register : uForth/cpu1/i[25]
   Register : uForth/cpu1/i[24]
   Register : uForth/cpu1/i[23]
   Register : uForth/cpu1/i[22]
   Register : uForth/cpu1/i[21]
   Register : uForth/cpu1/i[20]
   Register : uForth/cpu1/i[19]
   Register : uForth/cpu1/i[18]
   Register : uForth/cpu1/i[17]
   Register : uForth/cpu1/i[16]
   Register : uForth/cpu1/i[15]
   Register : uForth/cpu1/i[14]
   Register : uForth/cpu1/i[13]
   Register : uForth/cpu1/i[12]
   Register : uForth/cpu1/i[11]
   Register : uForth/cpu1/i[10]
   Register : uForth/cpu1/i[9]
   Register : uForth/cpu1/i[8]
   Register : uForth/cpu1/i[7]
   Register : uForth/cpu1/i[6]
   Register : uForth/cpu1/i[5]
   Register : uForth/cpu1/i[4]
   Register : uForth/cpu1/i[3]
   Register : uForth/cpu1/i[2]
   Register : uForth/cpu1/i[1]
   Register : uForth/cpu1/i[0]
   Register : uForth/cpu1/p[31]
   Register : uForth/cpu1/p[30]
   Register : uForth/cpu1/p[29]
   Register : uForth/cpu1/p[28]
   Register : uForth/cpu1/p[27]
   Register : uForth/cpu1/p[26]
   Register : uForth/cpu1/p[25]
   Register : uForth/cpu1/p[24]
   Register : uForth/cpu1/p[23]
   Register : uForth/cpu1/p[22]
   Register : uForth/cpu1/p[21]
   Register : uForth/cpu1/p[20]
   Register : uForth/cpu1/p[19]
   Register : uForth/cpu1/p[18]
   Register : uForth/cpu1/p[17]
   Register : uForth/cpu1/p[16]
   Register : uForth/cpu1/p[15]
   Register : uForth/cpu1/p[14]
   Register : uForth/cpu1/p[13]
   Register : uForth/cpu1/p[12]
   Register : uForth/cpu1/p[11]
   Register : uForth/cpu1/p[10]
   Register : uForth/cpu1/p[9]
   Register : uForth/cpu1/p[8]

                                   Page 21




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

GSR Usage (cont)
----------------
   Register : uForth/cpu1/p[7]
   Register : uForth/cpu1/p[6]
   Register : uForth/cpu1/p[5]
   Register : uForth/cpu1/p[4]
   Register : uForth/cpu1/p[3]
   Register : uForth/cpu1/p[2]
   Register : uForth/cpu1/p[1]
   Register : uForth/cpu1/p[0]
   Register : uForth/cpu1/rp1_pipe
   Register : uForth/cpu1/rp1_pipe_1
   Register : uForth/cpu1/rp1_pipe_2
   Register : uForth/cpu1/rp1_pipe_3
   Register : uForth/cpu1/rp1_pipe_4
   Register : uForth/cpu1/rp1_pipe_5
   Register : uForth/cpu1/rp1_pipe_6
   Register : uForth/cpu1/rp[4]
   Register : uForth/cpu1/rp[3]
   Register : uForth/cpu1/rp[2]
   Register : uForth/cpu1/rp[1]
   Register : uForth/cpu1/rp[0]
   Register : uForth/cpu1/slot[2]
   Register : uForth/cpu1/slot[1]
   Register : uForth/cpu1/slot_fast[1]
   Register : uForth/cpu1/slot[0]
   Register : uForth/cpu1/slot_fast[0]
   Register : uForth/cpu1/sp1_pipe
   Register : uForth/cpu1/sp1_pipe_1
   Register : uForth/cpu1/sp1_pipe_2
   Register : uForth/cpu1/sp1_pipe_3
   Register : uForth/cpu1/sp1_pipe_4
   Register : uForth/cpu1/sp1_pipe_5
   Register : uForth/cpu1/sp1_pipe_6
   Register : uForth/cpu1/sp[4]
   Register : uForth/cpu1/sp[3]
   Register : uForth/cpu1/sp[2]
   Register : uForth/cpu1/sp[1]
   Register : uForth/cpu1/sp[0]
   Register : uForth/cpu1/sync.r_stackrff_0
   Register : uForth/cpu1/sync.r_stackrff_1
   Register : uForth/cpu1/sync.r_stackrff_10
   Register : uForth/cpu1/sync.r_stackrff_11
   Register : uForth/cpu1/sync.r_stackrff_12
   Register : uForth/cpu1/sync.r_stackrff_13
   Register : uForth/cpu1/sync.r_stackrff_14
   Register : uForth/cpu1/sync.r_stackrff_15
   Register : uForth/cpu1/sync.r_stackrff_16
   Register : uForth/cpu1/sync.r_stackrff_17
   Register : uForth/cpu1/sync.r_stackrff_18
   Register : uForth/cpu1/sync.r_stackrff_19
   Register : uForth/cpu1/sync.r_stackrff_2
   Register : uForth/cpu1/sync.r_stackrff_20
   Register : uForth/cpu1/sync.r_stackrff_21
   Register : uForth/cpu1/sync.r_stackrff_22
   Register : uForth/cpu1/sync.r_stackrff_23
   Register : uForth/cpu1/sync.r_stackrff_24
   Register : uForth/cpu1/sync.r_stackrff_25

                                   Page 22




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

GSR Usage (cont)
----------------
   Register : uForth/cpu1/sync.r_stackrff_26
   Register : uForth/cpu1/sync.r_stackrff_27
   Register : uForth/cpu1/sync.r_stackrff_28
   Register : uForth/cpu1/sync.r_stackrff_29
   Register : uForth/cpu1/sync.r_stackrff_3
   Register : uForth/cpu1/sync.r_stackrff_30
   Register : uForth/cpu1/sync.r_stackrff_31
   Register : uForth/cpu1/sync.r_stackrff_4
   Register : uForth/cpu1/sync.r_stackrff_5
   Register : uForth/cpu1/sync.r_stackrff_6
   Register : uForth/cpu1/sync.r_stackrff_7
   Register : uForth/cpu1/sync.r_stackrff_8
   Register : uForth/cpu1/sync.r_stackrff_9
   Register : uForth/cpu1/sync.s_stackrff_0
   Register : uForth/cpu1/sync.s_stackrff_1
   Register : uForth/cpu1/sync.s_stackrff_10
   Register : uForth/cpu1/sync.s_stackrff_11
   Register : uForth/cpu1/sync.s_stackrff_12
   Register : uForth/cpu1/sync.s_stackrff_13
   Register : uForth/cpu1/sync.s_stackrff_14
   Register : uForth/cpu1/sync.s_stackrff_15
   Register : uForth/cpu1/sync.s_stackrff_16
   Register : uForth/cpu1/sync.s_stackrff_17
   Register : uForth/cpu1/sync.s_stackrff_18
   Register : uForth/cpu1/sync.s_stackrff_19
   Register : uForth/cpu1/sync.s_stackrff_2
   Register : uForth/cpu1/sync.s_stackrff_20
   Register : uForth/cpu1/sync.s_stackrff_21
   Register : uForth/cpu1/sync.s_stackrff_22
   Register : uForth/cpu1/sync.s_stackrff_23
   Register : uForth/cpu1/sync.s_stackrff_24
   Register : uForth/cpu1/sync.s_stackrff_25
   Register : uForth/cpu1/sync.s_stackrff_26
   Register : uForth/cpu1/sync.s_stackrff_27
   Register : uForth/cpu1/sync.s_stackrff_28
   Register : uForth/cpu1/sync.s_stackrff_29
   Register : uForth/cpu1/sync.s_stackrff_3
   Register : uForth/cpu1/sync.s_stackrff_30
   Register : uForth/cpu1/sync.s_stackrff_31
   Register : uForth/cpu1/sync.s_stackrff_4
   Register : uForth/cpu1/sync.s_stackrff_5
   Register : uForth/cpu1/sync.s_stackrff_6
   Register : uForth/cpu1/sync.s_stackrff_7
   Register : uForth/cpu1/sync.s_stackrff_8
   Register : uForth/cpu1/sync.s_stackrff_9
   Register : uForth/cpu1/t[32]
   Register : uForth/cpu1/t[31]
   Register : uForth/cpu1/t[30]
   Register : uForth/cpu1/t[29]
   Register : uForth/cpu1/t[28]
   Register : uForth/cpu1/t[27]
   Register : uForth/cpu1/t[26]
   Register : uForth/cpu1/t[25]
   Register : uForth/cpu1/t[24]
   Register : uForth/cpu1/t[23]
   Register : uForth/cpu1/t[22]

                                   Page 23




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

GSR Usage (cont)
----------------
   Register : uForth/cpu1/t[21]
   Register : uForth/cpu1/t[20]
   Register : uForth/cpu1/t[19]
   Register : uForth/cpu1/t[18]
   Register : uForth/cpu1/t[17]
   Register : uForth/cpu1/t[16]
   Register : uForth/cpu1/t[15]
   Register : uForth/cpu1/t[14]
   Register : uForth/cpu1/t[13]
   Register : uForth/cpu1/t[12]
   Register : uForth/cpu1/t[11]
   Register : uForth/cpu1/t[10]
   Register : uForth/cpu1/t[9]
   Register : uForth/cpu1/t[8]
   Register : uForth/cpu1/t[7]
   Register : uForth/cpu1/t[6]
   Register : uForth/cpu1/t[5]
   Register : uForth/cpu1/t[4]
   Register : uForth/cpu1/t[3]
   Register : uForth/cpu1/t[2]
   Register : uForth/cpu1/t[1]
   Register : uForth/cpu1/t[0]
   Register : uForth/uart1/RxFull
   Register : uForth/uart1/uRx/RcvState
   Register : uForth/uart1/uTx/Cnt[7]
   Register : uForth/uart1/uTx/Cnt[6]
   Register : uForth/uart1/uTx/Cnt[5]
   Register : uForth/uart1/uTx/Cnt[4]
   Register : uForth/uart1/uTx/Cnt[3]
   Register : uForth/uart1/uTx/Cnt[2]
   Register : uForth/uart1/uTx/Cnt[1]
   Register : uForth/uart1/uTx/Cnt[0]
   Register : uMaster/Busy
   Register : uMaster/CmdStateD[1]
   Register : uMaster/CmdStateD[0]
   Register : uMaster/DeviceIdR[4]
   Register : uMaster/State[9]
   Register : uMaster/State[7]
   Register : uMaster/State[6]
   Register : uMaster/State[5]
   Register : uMaster/State[3]
   Register : uMaster/State[2]
   Register : uMaster/State[1]
   Register : uMaster/State[0]
   Register : uMaster/StopVal
   Register : uMaster/lAddress[7]
   Register : uMaster/lAddress[6]
   Register : uMaster/lAddress[5]
   Register : uMaster/lAddress[4]
   Register : uMaster/lAddress[3]
   Register : uMaster/lAddress[2]
   Register : uMaster/lAddress[1]
   Register : uMaster/lAddress[0]
   Register : uMaster/uDevice/CntDly[7]
   Register : uMaster/uDevice/CntDly[6]
   Register : uMaster/uDevice/CntDly[5]

                                   Page 24




Design:  TestVideoTop                                  Date:  02/19/21  01:44:44

GSR Usage (cont)
----------------
   Register : uMaster/uDevice/CntDly[4]
   Register : uMaster/uDevice/CntDly[3]
   Register : uMaster/uDevice/CntDly[2]
   Register : uMaster/uDevice/CntDly[1]
   Register : uMaster/uDevice/CntDly[0]
   Register : uMaster/uDevice/ModeW
   Register : uMaster/uDevice/State[10]
   Register : uMaster/uDevice/StateD[3]
   Register : uMaster/uDevice/StateD[2]
   Register : uMaster/uDevice/StateD[1]
   Register : uMaster/uDevice/StateD[0]
   Register : MiscReg1[31]
   Register : RdLen[2]
   Register : Timer[31]

Run Time and Memory Usage
-------------------------

   Total CPU Time: 5 secs  
   Total REAL Time: 6 secs  
   Peak Memory Usage: 560 MB
        



































                                   Page 25


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
