// Seed: 2654058473
module module_0 #(
    parameter id_4 = 32'd27
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  output logic [7:0] id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  assign id_3[id_4] = id_2[1 : id_4];
endmodule
module module_1 #(
    parameter id_9 = 32'd64
) (
    output uwire id_0,
    input supply0 id_1,
    input wire id_2,
    output tri0 id_3,
    output uwire id_4
    , id_7,
    input tri1 id_5
);
  logic [7:0] id_8;
  localparam id_9 = 1 | 1;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_8,
      id_9
  );
  assign id_8[-1-id_9==-1] = id_1;
endmodule
