Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
<<<<<<< HEAD
| Date         : Thu Nov 24 16:09:21 2022
=======
| Date         : Mon Nov 21 18:00:26 2022
>>>>>>> parent of ae750207 (shfcuidtf7)
| Host         : DESKTOP-FRUK6JR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_wrapper_control_sets_placed.rpt
| Design       : top_level_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
<<<<<<< HEAD
| Total control sets                                       |   175 |
|    Minimum number of control sets                        |   175 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   105 |
=======
| Total control sets                                       |   256 |
|    Minimum number of control sets                        |   256 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   337 |
>>>>>>> parent of ae750207 (shfcuidtf7)
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
<<<<<<< HEAD
| Total control sets |   175 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |   131 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     3 |
| >= 16              |    20 |
=======
| Total control sets |   256 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    34 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |   137 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |    22 |
| >= 16              |    35 |
>>>>>>> parent of ae750207 (shfcuidtf7)
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
<<<<<<< HEAD
| No           | No                    | No                     |             197 |           72 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             718 |          234 |
| Yes          | No                    | No                     |             457 |          111 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1203 |          410 |
=======
| No           | No                    | No                     |             338 |          108 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             631 |          233 |
| Yes          | No                    | No                     |             904 |          248 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1630 |          498 |
>>>>>>> parent of ae750207 (shfcuidtf7)
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

<<<<<<< HEAD
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                                                          Enable Signal                                                                          |                                                                    Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | top_level_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | top_level_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                1 |              4 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | top_level_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              4 |         1.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                1 |              4 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/axi_awready0                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              6 |         6.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | top_level_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                2 |              6 |         3.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                7 |              8 |         1.14 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | top_level_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                                  |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                            | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                5 |              8 |         1.60 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                            | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                6 |              8 |         1.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/p_1_in[5]                                                                      | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                6 |              8 |         1.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/p_1_in[8]                                                                      | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                5 |              8 |         1.60 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/p_1_in[23]                                                                     | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | top_level_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                5 |              8 |         1.60 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                6 |              8 |         1.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                5 |              8 |         1.60 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                7 |              8 |         1.14 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                6 |              8 |         1.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                            | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                5 |              8 |         1.60 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                5 |              8 |         1.60 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                6 |              8 |         1.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/p_1_in[31]                                                                     | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                            | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                            | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                6 |              8 |         1.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                5 |              8 |         1.60 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                5 |              8 |         1.60 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                            | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                5 |              8 |         1.60 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                5 |              8 |         1.60 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                            | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                6 |              8 |         1.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                           | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                            | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                            | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/axi_arready0                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |             10 |         5.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                5 |             11 |         2.20 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | top_level_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                5 |             12 |         2.40 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                        |                7 |             12 |         1.71 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                        |                3 |             12 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                        |                4 |             12 |         3.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                        |                3 |             12 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                        |                4 |             13 |         3.25 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                        |                3 |             14 |         4.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                        |                3 |             14 |         4.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                        |                7 |             15 |         2.14 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                        |                3 |             16 |         5.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/epsilon                                                     | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/FSM_onehot_cs_reg[0]_0[0]                          |                4 |             16 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/FSM_onehot_cs_reg_n_0_[9]                                   | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step                                               |                4 |             16 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/episode[15]_i_2_n_0                                         | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/episode[15]_i_1_n_0                                |                4 |             16 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | top_level_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                6 |             19 |         3.17 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                        |                8 |             21 |         2.62 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | top_level_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                8 |             23 |         2.88 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                        |               10 |             24 |         2.40 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg_rden                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |               17 |             32 |         1.88 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                        |                9 |             34 |         3.78 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                        |                8 |             35 |         4.38 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                        |               10 |             47 |         4.70 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                        |               11 |             47 |         4.27 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                        |                7 |             48 |         6.86 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                        |               10 |             48 |         4.80 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                        |                8 |             48 |         6.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                        |                9 |             48 |         5.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 |                                                                                                                                                        |               73 |            210 |         2.88 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |               81 |            262 |         3.23 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | top_level_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                                      |              129 |            399 |         3.09 |
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
=======
+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                                                                       Enable Signal                                                                                      |                                                                    Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in_0                                                                         | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1__4_n_0                     |                1 |              1 |         1.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                         |                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                         |                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                     |                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                         |                                                                                                                                                        |                1 |              2 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                   | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | top_level_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5[0]    | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                               | top_level_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                1 |              4 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]    | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4[0]    | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]    | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]    | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | top_level_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              4 |         1.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                    | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                4 |              4 |         1.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]      | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]    | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              4 |         1.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[2][0]                                                                | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                   | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                 |                2 |              4 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                       | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                       | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[10][0]                                                               | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[51][0] | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[41][0] | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[1][0]  | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[33][0] | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              4 |         1.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[49][0] | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[9][0]  | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[11][0] | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                               | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                     | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                       | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                     | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                       | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/s_axi_bready[0][0]                                                               | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              6 |         3.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                             | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              6 |         3.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/axi_awready0                                                                                            | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              6 |         3.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                             | top_level_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                            | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              6 |         3.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                             | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              6 |         3.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                     | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                6 |              8 |         1.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                6 |              8 |         1.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                7 |              8 |         1.14 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                     | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                6 |              8 |         1.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                     | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                5 |              8 |         1.60 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                     | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                5 |              8 |         1.60 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                     | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                     | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                     | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                5 |              8 |         1.60 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                7 |              8 |         1.14 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                     | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                7 |              8 |         1.14 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                5 |              8 |         1.60 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                5 |              8 |         1.60 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                5 |              8 |         1.60 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                     | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/p_1_in[31]                                                                                              | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/p_1_in[5]                                                                                               | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/p_1_in[8]                                                                                               | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                6 |              8 |         1.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/p_1_in[23]                                                                                              | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                    | top_level_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | top_level_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                                  |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                  | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                6 |              8 |         1.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                             | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                            |                                                                                                                                                        |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                          |                                                                                                                                                        |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                2 |              8 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                  | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                |                                                                                                                                                        |                5 |              8 |         1.60 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                            |                                                                                                                                                        |                1 |              8 |         8.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                   | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                4 |              8 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                    | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |              8 |         2.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/axi_arready0                                                                                            | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |                3 |             10 |         3.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                            |                                                                                                                                                        |                6 |             12 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                          |                                                                                                                                                        |                4 |             12 |         3.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                         | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |         6.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[11]_i_1_n_0                                                         | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |         6.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                |                                                                                                                                                        |                6 |             12 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/E[0]                                                                             |                                                                                                                                                        |                6 |             12 |         2.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                            |                                                                                                                                                        |                3 |             12 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/p_1_in                                         |                7 |             12 |         1.71 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/p_0_in                                         |                7 |             12 |         1.71 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | top_level_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                5 |             12 |         2.40 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in_0                                                                         |                                                                                                                                                        |                4 |             13 |         3.25 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                      |                                                                                                                                                        |                4 |             13 |         3.25 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                        |                3 |             13 |         4.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                      |                                                                                                                                                        |                4 |             13 |         3.25 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                               | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                               | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                               | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                               | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                             |                                                                                                                                                        |                2 |             14 |         7.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |         3.50 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                             |                                                                                                                                                        |                3 |             14 |         4.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                               | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |         3.50 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                       |                                                                                                                                                        |                3 |             14 |         4.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                              |                                                                                                                                                        |                3 |             14 |         4.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                               | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |         7.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                              |                                                                                                                                                        |                3 |             14 |         4.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                               | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                               | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |         7.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                       |                                                                                                                                                        |                2 |             14 |         7.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/step                                                                                 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/FSM_onehot_cs_reg_n_0_[8]                          |                4 |             16 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/FSM_onehot_cs_reg_n_0_[14]                                                           | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/epsilon                                            |                4 |             16 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/episode[15]_i_2_n_0                                                                  | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/accelerator_0/CU_0/episode[15]_i_1_n_0                                |                3 |             16 |         5.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                          |                                                                                                                                                        |                3 |             16 |         5.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                          |                                                                                                                                                        |                3 |             16 |         5.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                9 |             16 |         1.78 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                      | top_level_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                5 |             19 |         3.80 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                              |                                                                                                                                                        |                9 |             22 |         2.44 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                              |                                                                                                                                                        |                9 |             22 |         2.44 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                              |                                                                                                                                                        |               10 |             26 |         2.60 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                              |                                                                                                                                                        |               10 |             26 |         2.60 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                |                                                                                                                                                        |                7 |             28 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                |                                                                                                                                                        |                8 |             28 |         3.50 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                            |                                                                                                                                                        |                6 |             28 |         4.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                            |                                                                                                                                                        |                7 |             28 |         4.00 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                         |                                                                                                                                                        |                9 |             32 |         3.56 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                |                                                                                                                                                        |                6 |             32 |         5.33 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                |                                                                                                                                                        |                7 |             32 |         4.57 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                     | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                7 |             32 |         4.57 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                            |                                                                                                                                                        |                7 |             32 |         4.57 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                            |                                                                                                                                                        |                7 |             32 |         4.57 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/Intellight_Accelerat_0/inst/Intellight_Accelerator_v1_0_S00_AXI_inst/slv_reg_rden                                                                                            | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |               13 |             32 |         2.46 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                     | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                7 |             32 |         4.57 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                         |                                                                                                                                                        |                9 |             33 |         3.67 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_1[0]                      |                                                                                                                                                        |               11 |             45 |         4.09 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                        |               11 |             45 |         4.09 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                              |                                                                                                                                                        |               11 |             45 |         4.09 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                       |                                                                                                                                                        |               10 |             45 |         4.50 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                      |                                                                                                                                                        |               14 |             46 |         3.29 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                        |               15 |             46 |         3.07 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                       |                                                                                                                                                        |               11 |             46 |         4.18 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 | top_level_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                              |                                                                                                                                                        |               11 |             46 |         4.18 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | top_level_i/Intellight_Accelerat_0/inst/p_0_in                                                                                                         |               76 |            262 |         3.45 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          | top_level_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                                      |              103 |            265 |         2.57 |
|  top_level_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                          |                                                                                                                                                        |              109 |            414 |         3.80 |
+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
>>>>>>> parent of ae750207 (shfcuidtf7)


