{
    "files.associations": {
        "*.v": "verilog",
        "iostream": "cpp",
        "span": "cpp",
        "fstream": "cpp"
    }
}