16-bit Counter Design and Verification
ğŸ“Œ Project Overview

This project implements and verifies a 16-bit synchronous counter in SystemVerilog. The goal is to ensure functional correctness of the design through directed and random stimulus.

ğŸ› ï¸ Features

16-bit counter (0 to 65535)

Supports:

Reset

.Enable control

.Up-counting mode

.Verification environment built in SystemVerilog
â”œâ”€â”€ rtl/
â”‚   â””â”€â”€ counter16.v           # 16-bit Counter RTL
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ counter_tb.sv         # Testbench top
â”‚   â”œâ”€â”€ stimulus_gen.sv       # Random/directed stimulus generator
â”‚   â”œâ”€â”€ monitor.sv            # Output monitor
â”‚   â”œâ”€â”€ scoreboard.sv         # Self-checking scoreboard
â”œâ”€â”€ waves/
â”‚   â””â”€â”€ simulation.vcd        # Sample waveform dump
â”œâ”€â”€ docs/
â””â”€â”€ README.md                 # Project description
ğŸ“Š Verification Methodology

Stimulus: Random and directed testcases

Scoreboard: Compares DUT output against reference model

Coverage:

Reset behavior

Enable functionality

Counter wrapping at max value (65535 â†’ 0)

âœ… Results

Counter functionality verified for:

Reset (proper initialization)

Enable/disable behavior

Correct counting sequence including rollover


