Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 10 23:07:19 2023
| Host         : DESKTOP-QTJ7392 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1739 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[5] (HIGH)

 There are 1739 register/latch pins with no clock driven by root clock pin: clkdiv_reg[0]/Q (HIGH)

 There are 1739 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/exmemreg/MemOp_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/exmemreg/MemOp_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/exmemreg/MemOp_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/exmemreg/MemRead_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/idexreg/ALUOp_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/idexreg/ALUOp_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/idexreg/funct_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/idexreg/funct_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/idexreg/funct_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/idexreg/funct_reg[3]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/ifidreg/instruction_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/ifidreg/instruction_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/ifidreg/instruction_reg[14]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/ifidreg/instruction_reg[1]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/ifidreg/instruction_reg[2]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/ifidreg/instruction_reg[3]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/ifidreg/instruction_reg[4]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/ifidreg/instruction_reg[5]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/ifidreg/instruction_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5977 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.608        0.000                      0                   48        0.170        0.000                      0                   48       49.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.608        0.000                      0                   48        0.170        0.000                      0                   48       49.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.608ns  (required time - arrival time)
  Source:                 seg/i_data_store_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 1.227ns (36.429%)  route 2.141ns (63.571%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.223    seg/clk_IBUF_BUFG
    SLICE_X36Y75         FDCE                                         r  seg/i_data_store_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDCE (Prop_fdce_C_Q)         0.419     5.642 r  seg/i_data_store_reg[4]/Q
                         net (fo=1, routed)           1.156     6.797    seg/i_data_store_reg_n_4_[4]
    SLICE_X39Y76         LUT6 (Prop_lut6_I3_O)        0.297     7.094 r  seg/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     7.094    seg/o_seg_r[6]_i_8_n_4
    SLICE_X39Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     7.306 r  seg/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           0.985     8.292    seg/o_seg_r_reg[6]_i_3_n_4
    SLICE_X35Y76         LUT4 (Prop_lut4_I1_O)        0.299     8.591 r  seg/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.591    seg/o_seg_r[6]_i_1_n_4
    SLICE_X35Y76         FDPE                                         r  seg/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504   104.927    seg/clk_IBUF_BUFG
    SLICE_X35Y76         FDPE                                         r  seg/o_seg_r_reg[6]/C
                         clock pessimism              0.276   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X35Y76         FDPE (Setup_fdpe_C_D)        0.032   105.199    seg/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.199    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                 96.608    

Slack (MET) :             96.612ns  (required time - arrival time)
  Source:                 seg/i_data_store_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 1.227ns (36.483%)  route 2.136ns (63.517%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.223    seg/clk_IBUF_BUFG
    SLICE_X36Y75         FDCE                                         r  seg/i_data_store_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDCE (Prop_fdce_C_Q)         0.419     5.642 r  seg/i_data_store_reg[4]/Q
                         net (fo=1, routed)           1.156     6.797    seg/i_data_store_reg_n_4_[4]
    SLICE_X39Y76         LUT6 (Prop_lut6_I3_O)        0.297     7.094 r  seg/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     7.094    seg/o_seg_r[6]_i_8_n_4
    SLICE_X39Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     7.306 r  seg/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           0.980     8.287    seg/o_seg_r_reg[6]_i_3_n_4
    SLICE_X35Y76         LUT4 (Prop_lut4_I3_O)        0.299     8.586 r  seg/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.586    seg/o_seg_r[4]_i_1_n_4
    SLICE_X35Y76         FDPE                                         r  seg/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504   104.927    seg/clk_IBUF_BUFG
    SLICE_X35Y76         FDPE                                         r  seg/o_seg_r_reg[4]/C
                         clock pessimism              0.276   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X35Y76         FDPE (Setup_fdpe_C_D)        0.031   105.198    seg/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.198    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                 96.612    

Slack (MET) :             96.626ns  (required time - arrival time)
  Source:                 seg/i_data_store_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 1.257ns (37.045%)  route 2.136ns (62.955%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.620     5.223    seg/clk_IBUF_BUFG
    SLICE_X36Y75         FDCE                                         r  seg/i_data_store_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDCE (Prop_fdce_C_Q)         0.419     5.642 r  seg/i_data_store_reg[4]/Q
                         net (fo=1, routed)           1.156     6.797    seg/i_data_store_reg_n_4_[4]
    SLICE_X39Y76         LUT6 (Prop_lut6_I3_O)        0.297     7.094 r  seg/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     7.094    seg/o_seg_r[6]_i_8_n_4
    SLICE_X39Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     7.306 r  seg/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           0.980     8.287    seg/o_seg_r_reg[6]_i_3_n_4
    SLICE_X35Y76         LUT4 (Prop_lut4_I2_O)        0.329     8.616 r  seg/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.616    seg/o_seg_r[5]_i_1_n_4
    SLICE_X35Y76         FDPE                                         r  seg/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504   104.927    seg/clk_IBUF_BUFG
    SLICE_X35Y76         FDPE                                         r  seg/o_seg_r_reg[5]/C
                         clock pessimism              0.276   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X35Y76         FDPE (Setup_fdpe_C_D)        0.075   105.242    seg/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.242    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                 96.626    

Slack (MET) :             96.687ns  (required time - arrival time)
  Source:                 seg/i_data_store_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 1.229ns (37.167%)  route 2.078ns (62.833%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.622     5.225    seg/clk_IBUF_BUFG
    SLICE_X35Y76         FDCE                                         r  seg/i_data_store_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDCE (Prop_fdce_C_Q)         0.419     5.644 r  seg/i_data_store_reg[6]/Q
                         net (fo=1, routed)           1.098     6.741    seg/i_data_store_reg_n_4_[6]
    SLICE_X39Y77         LUT6 (Prop_lut6_I3_O)        0.299     7.040 r  seg/o_seg_r[6]_i_10/O
                         net (fo=1, routed)           0.000     7.040    seg/o_seg_r[6]_i_10_n_4
    SLICE_X39Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     7.252 r  seg/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           0.980     8.232    seg/o_seg_r_reg[6]_i_4_n_4
    SLICE_X35Y76         LUT4 (Prop_lut4_I1_O)        0.299     8.531 r  seg/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.531    seg/o_seg_r[0]_i_1_n_4
    SLICE_X35Y76         FDPE                                         r  seg/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504   104.927    seg/clk_IBUF_BUFG
    SLICE_X35Y76         FDPE                                         r  seg/o_seg_r_reg[0]/C
                         clock pessimism              0.298   105.225    
                         clock uncertainty           -0.035   105.189    
    SLICE_X35Y76         FDPE (Setup_fdpe_C_D)        0.029   105.218    seg/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.218    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                 96.687    

Slack (MET) :             96.705ns  (required time - arrival time)
  Source:                 seg/i_data_store_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 1.257ns (37.694%)  route 2.078ns (62.306%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.622     5.225    seg/clk_IBUF_BUFG
    SLICE_X35Y76         FDCE                                         r  seg/i_data_store_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDCE (Prop_fdce_C_Q)         0.419     5.644 r  seg/i_data_store_reg[6]/Q
                         net (fo=1, routed)           1.098     6.741    seg/i_data_store_reg_n_4_[6]
    SLICE_X39Y77         LUT6 (Prop_lut6_I3_O)        0.299     7.040 r  seg/o_seg_r[6]_i_10/O
                         net (fo=1, routed)           0.000     7.040    seg/o_seg_r[6]_i_10_n_4
    SLICE_X39Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     7.252 r  seg/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           0.980     8.232    seg/o_seg_r_reg[6]_i_4_n_4
    SLICE_X35Y76         LUT4 (Prop_lut4_I1_O)        0.327     8.559 r  seg/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.559    seg/o_seg_r[1]_i_1_n_4
    SLICE_X35Y76         FDPE                                         r  seg/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504   104.927    seg/clk_IBUF_BUFG
    SLICE_X35Y76         FDPE                                         r  seg/o_seg_r_reg[1]/C
                         clock pessimism              0.298   105.225    
                         clock uncertainty           -0.035   105.189    
    SLICE_X35Y76         FDPE (Setup_fdpe_C_D)        0.075   105.264    seg/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.264    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 96.705    

Slack (MET) :             96.914ns  (required time - arrival time)
  Source:                 seg/i_data_store_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 1.229ns (39.880%)  route 1.853ns (60.120%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.622     5.225    seg/clk_IBUF_BUFG
    SLICE_X35Y76         FDCE                                         r  seg/i_data_store_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDCE (Prop_fdce_C_Q)         0.419     5.644 r  seg/i_data_store_reg[6]/Q
                         net (fo=1, routed)           1.098     6.741    seg/i_data_store_reg_n_4_[6]
    SLICE_X39Y77         LUT6 (Prop_lut6_I3_O)        0.299     7.040 r  seg/o_seg_r[6]_i_10/O
                         net (fo=1, routed)           0.000     7.040    seg/o_seg_r[6]_i_10_n_4
    SLICE_X39Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     7.252 r  seg/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           0.755     8.007    seg/o_seg_r_reg[6]_i_4_n_4
    SLICE_X35Y76         LUT4 (Prop_lut4_I3_O)        0.299     8.306 r  seg/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.306    seg/o_seg_r[2]_i_1_n_4
    SLICE_X35Y76         FDPE                                         r  seg/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504   104.927    seg/clk_IBUF_BUFG
    SLICE_X35Y76         FDPE                                         r  seg/o_seg_r_reg[2]/C
                         clock pessimism              0.298   105.225    
                         clock uncertainty           -0.035   105.189    
    SLICE_X35Y76         FDPE (Setup_fdpe_C_D)        0.031   105.220    seg/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.220    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                 96.914    

Slack (MET) :             96.932ns  (required time - arrival time)
  Source:                 seg/i_data_store_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 1.255ns (40.383%)  route 1.853ns (59.617%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.622     5.225    seg/clk_IBUF_BUFG
    SLICE_X35Y76         FDCE                                         r  seg/i_data_store_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDCE (Prop_fdce_C_Q)         0.419     5.644 r  seg/i_data_store_reg[6]/Q
                         net (fo=1, routed)           1.098     6.741    seg/i_data_store_reg_n_4_[6]
    SLICE_X39Y77         LUT6 (Prop_lut6_I3_O)        0.299     7.040 r  seg/o_seg_r[6]_i_10/O
                         net (fo=1, routed)           0.000     7.040    seg/o_seg_r[6]_i_10_n_4
    SLICE_X39Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     7.252 r  seg/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           0.755     8.007    seg/o_seg_r_reg[6]_i_4_n_4
    SLICE_X35Y76         LUT4 (Prop_lut4_I1_O)        0.325     8.332 r  seg/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.332    seg/o_seg_r[3]_i_1_n_4
    SLICE_X35Y76         FDPE                                         r  seg/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504   104.927    seg/clk_IBUF_BUFG
    SLICE_X35Y76         FDPE                                         r  seg/o_seg_r_reg[3]/C
                         clock pessimism              0.298   105.225    
                         clock uncertainty           -0.035   105.189    
    SLICE_X35Y76         FDPE (Setup_fdpe_C_D)        0.075   105.264    seg/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.264    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                 96.932    

Slack (MET) :             97.126ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 2.034ns (73.654%)  route 0.728ns (26.345%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.626     5.229    clk_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.727     6.412    clkdiv_reg_n_4_[1]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.086 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    clkdiv_reg[0]_i_1_n_4
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    clkdiv_reg[4]_i_1_n_4
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.314    clkdiv_reg[8]_i_1_n_4
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.428    clkdiv_reg[12]_i_1_n_4
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.542    clkdiv_reg[16]_i_1_n_4
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.656 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.656    clkdiv_reg[20]_i_1_n_4
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.990 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.990    clkdiv_reg[24]_i_1_n_10
    SLICE_X52Y103        FDRE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.488   104.910    clk_IBUF_BUFG
    SLICE_X52Y103        FDRE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.180   105.090    
                         clock uncertainty           -0.035   105.055    
    SLICE_X52Y103        FDRE (Setup_fdre_C_D)        0.062   105.117    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.117    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                 97.126    

Slack (MET) :             97.237ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 1.923ns (72.551%)  route 0.728ns (27.449%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.626     5.229    clk_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.727     6.412    clkdiv_reg_n_4_[1]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.086 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    clkdiv_reg[0]_i_1_n_4
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    clkdiv_reg[4]_i_1_n_4
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.314    clkdiv_reg[8]_i_1_n_4
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.428    clkdiv_reg[12]_i_1_n_4
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.542    clkdiv_reg[16]_i_1_n_4
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.656 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.656    clkdiv_reg[20]_i_1_n_4
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.879 r  clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.879    clkdiv_reg[24]_i_1_n_11
    SLICE_X52Y103        FDRE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.488   104.910    clk_IBUF_BUFG
    SLICE_X52Y103        FDRE                                         r  clkdiv_reg[24]/C
                         clock pessimism              0.180   105.090    
                         clock uncertainty           -0.035   105.055    
    SLICE_X52Y103        FDRE (Setup_fdre_C_D)        0.062   105.117    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.117    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                 97.237    

Slack (MET) :             97.241ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 1.920ns (72.520%)  route 0.728ns (27.480%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.626     5.229    clk_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.727     6.412    clkdiv_reg_n_4_[1]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.086 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    clkdiv_reg[0]_i_1_n_4
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    clkdiv_reg[4]_i_1_n_4
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.314    clkdiv_reg[8]_i_1_n_4
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.428    clkdiv_reg[12]_i_1_n_4
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.542    clkdiv_reg[16]_i_1_n_4
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.876 r  clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.876    clkdiv_reg[20]_i_1_n_10
    SLICE_X52Y102        FDRE                                         r  clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.489   104.911    clk_IBUF_BUFG
    SLICE_X52Y102        FDRE                                         r  clkdiv_reg[21]/C
                         clock pessimism              0.180   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X52Y102        FDRE (Setup_fdre_C_D)        0.062   105.118    clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.118    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                 97.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.355ns (65.918%)  route 0.184ns (34.082%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.183     1.808    clkdiv_reg_n_4_[11]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.968 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    clkdiv_reg[8]_i_1_n_4
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.023 r  clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.023    clkdiv_reg[12]_i_1_n_11
    SLICE_X52Y100        FDRE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     1.994    clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clkdiv_reg[12]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.366ns (66.600%)  route 0.184ns (33.400%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.183     1.808    clkdiv_reg_n_4_[11]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.968 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    clkdiv_reg[8]_i_1_n_4
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.034 r  clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.034    clkdiv_reg[12]_i_1_n_9
    SLICE_X52Y100        FDRE                                         r  clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     1.994    clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clkdiv_reg[14]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.391ns (68.053%)  route 0.184ns (31.947%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.183     1.808    clkdiv_reg_n_4_[11]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.968 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    clkdiv_reg[8]_i_1_n_4
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.059 r  clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.059    clkdiv_reg[12]_i_1_n_10
    SLICE_X52Y100        FDRE                                         r  clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     1.994    clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clkdiv_reg[13]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.391ns (68.053%)  route 0.184ns (31.947%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.183     1.808    clkdiv_reg_n_4_[11]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.968 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    clkdiv_reg[8]_i_1_n_4
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.059 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.059    clkdiv_reg[12]_i_1_n_8
    SLICE_X52Y100        FDRE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     1.994    clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clkdiv_reg[15]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.394ns (68.219%)  route 0.184ns (31.781%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.183     1.808    clkdiv_reg_n_4_[11]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.968 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    clkdiv_reg[8]_i_1_n_4
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.008 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.008    clkdiv_reg[12]_i_1_n_4
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.062 r  clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.062    clkdiv_reg[16]_i_1_n_11
    SLICE_X52Y101        FDRE                                         r  clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     1.994    clk_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  clkdiv_reg[16]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.405ns (68.813%)  route 0.184ns (31.187%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.183     1.808    clkdiv_reg_n_4_[11]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.968 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    clkdiv_reg[8]_i_1_n_4
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.008 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.008    clkdiv_reg[12]_i_1_n_4
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.073 r  clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.073    clkdiv_reg[16]_i_1_n_9
    SLICE_X52Y101        FDRE                                         r  clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     1.994    clk_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  clkdiv_reg[18]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.430ns (70.084%)  route 0.184ns (29.916%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.183     1.808    clkdiv_reg_n_4_[11]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.968 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    clkdiv_reg[8]_i_1_n_4
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.008 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.008    clkdiv_reg[12]_i_1_n_4
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.098 r  clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.098    clkdiv_reg[16]_i_1_n_10
    SLICE_X52Y101        FDRE                                         r  clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     1.994    clk_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  clkdiv_reg[17]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.430ns (70.084%)  route 0.184ns (29.916%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.183     1.808    clkdiv_reg_n_4_[11]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.968 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    clkdiv_reg[8]_i_1_n_4
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.008 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.008    clkdiv_reg[12]_i_1_n_4
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.098 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.098    clkdiv_reg[16]_i_1_n_8
    SLICE_X52Y101        FDRE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     1.994    clk_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  clkdiv_reg[19]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.433ns (70.230%)  route 0.184ns (29.770%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.183     1.808    clkdiv_reg_n_4_[11]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.968 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    clkdiv_reg[8]_i_1_n_4
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.008 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.008    clkdiv_reg[12]_i_1_n_4
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.047 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.047    clkdiv_reg[16]_i_1_n_4
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.101 r  clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.101    clkdiv_reg[20]_i_1_n_11
    SLICE_X52Y102        FDRE                                         r  clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     1.994    clk_IBUF_BUFG
    SLICE_X52Y102        FDRE                                         r  clkdiv_reg[20]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y102        FDRE (Hold_fdre_C_D)         0.105     1.853    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.444ns (70.751%)  route 0.184ns (29.249%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.565     1.484    clk_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.183     1.808    clkdiv_reg_n_4_[11]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.968 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    clkdiv_reg[8]_i_1_n_4
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.008 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.008    clkdiv_reg[12]_i_1_n_4
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.047 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.047    clkdiv_reg[16]_i_1_n_4
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.112 r  clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.112    clkdiv_reg[20]_i_1_n_9
    SLICE_X52Y102        FDRE                                         r  clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.828     1.994    clk_IBUF_BUFG
    SLICE_X52Y102        FDRE                                         r  clkdiv_reg[22]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y102        FDRE (Hold_fdre_C_D)         0.105     1.853    clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y97    clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y99    clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y99    clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y100   clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y100   clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y100   clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y100   clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y101   clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y101   clkdiv_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y103   clkdiv_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y103   clkdiv_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y76    seg/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y76    seg/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y76    seg/cnt_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y76    seg/cnt_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y76    seg/i_data_store_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y76    seg/i_data_store_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y76    seg/i_data_store_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y76    seg/i_data_store_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y103   clkdiv_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y103   clkdiv_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X39Y76    seg/i_data_store_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y76    seg/i_data_store_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X39Y76    seg/i_data_store_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X39Y76    seg/i_data_store_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y76    seg/i_data_store_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X39Y76    seg/i_data_store_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y76    seg/i_data_store_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y76    seg/i_data_store_reg[25]/C



