ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	__NVIC_EnableIRQ:
  24              	.LFB46:
  25              		.file 1 "Drivers/CMSIS/core_cm3.h"
   1:Drivers/CMSIS/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/core_cm3.h **** /*
   8:Drivers/CMSIS/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/core_cm3.h ****  *
  10:Drivers/CMSIS/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/core_cm3.h ****  *
  12:Drivers/CMSIS/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/core_cm3.h ****  *
  16:Drivers/CMSIS/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/core_cm3.h ****  *
  18:Drivers/CMSIS/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/core_cm3.h ****  */
  24:Drivers/CMSIS/core_cm3.h **** 
  25:Drivers/CMSIS/core_cm3.h **** #include "stm32f103xb.h"
  26:Drivers/CMSIS/core_cm3.h **** #if   defined ( __ICCARM__ )
  27:Drivers/CMSIS/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  28:Drivers/CMSIS/core_cm3.h **** #elif defined (__clang__)
  29:Drivers/CMSIS/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  30:Drivers/CMSIS/core_cm3.h **** #endif
  31:Drivers/CMSIS/core_cm3.h **** 
  32:Drivers/CMSIS/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  33:Drivers/CMSIS/core_cm3.h **** #define __CORE_CM3_H_GENERIC
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 2


  34:Drivers/CMSIS/core_cm3.h **** 
  35:Drivers/CMSIS/core_cm3.h **** #include <stdint.h>
  36:Drivers/CMSIS/core_cm3.h **** 
  37:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
  38:Drivers/CMSIS/core_cm3.h ****  extern "C" {
  39:Drivers/CMSIS/core_cm3.h **** #endif
  40:Drivers/CMSIS/core_cm3.h **** 
  41:Drivers/CMSIS/core_cm3.h **** /**
  42:Drivers/CMSIS/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  43:Drivers/CMSIS/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  44:Drivers/CMSIS/core_cm3.h **** 
  45:Drivers/CMSIS/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  46:Drivers/CMSIS/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  47:Drivers/CMSIS/core_cm3.h **** 
  48:Drivers/CMSIS/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  49:Drivers/CMSIS/core_cm3.h ****      Unions are used for effective representation of core registers.
  50:Drivers/CMSIS/core_cm3.h **** 
  51:Drivers/CMSIS/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  52:Drivers/CMSIS/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  53:Drivers/CMSIS/core_cm3.h ****  */
  54:Drivers/CMSIS/core_cm3.h **** 
  55:Drivers/CMSIS/core_cm3.h **** 
  56:Drivers/CMSIS/core_cm3.h **** /*******************************************************************************
  57:Drivers/CMSIS/core_cm3.h ****  *                 CMSIS definitions
  58:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
  59:Drivers/CMSIS/core_cm3.h **** /**
  60:Drivers/CMSIS/core_cm3.h ****   \ingroup Cortex_M3
  61:Drivers/CMSIS/core_cm3.h ****   @{
  62:Drivers/CMSIS/core_cm3.h ****  */
  63:Drivers/CMSIS/core_cm3.h **** 
  64:Drivers/CMSIS/core_cm3.h **** #include "cmsis_version.h"
  65:Drivers/CMSIS/core_cm3.h **** 
  66:Drivers/CMSIS/core_cm3.h **** /*  CMSIS CM3 definitions */
  67:Drivers/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  68:Drivers/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  69:Drivers/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  70:Drivers/CMSIS/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  71:Drivers/CMSIS/core_cm3.h **** 
  72:Drivers/CMSIS/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  73:Drivers/CMSIS/core_cm3.h **** 
  74:Drivers/CMSIS/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  75:Drivers/CMSIS/core_cm3.h ****     This core does not support an FPU at all
  76:Drivers/CMSIS/core_cm3.h **** */
  77:Drivers/CMSIS/core_cm3.h **** #define __FPU_USED       0U
  78:Drivers/CMSIS/core_cm3.h **** 
  79:Drivers/CMSIS/core_cm3.h **** #if defined ( __CC_ARM )
  80:Drivers/CMSIS/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  81:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  82:Drivers/CMSIS/core_cm3.h ****   #endif
  83:Drivers/CMSIS/core_cm3.h **** 
  84:Drivers/CMSIS/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  85:Drivers/CMSIS/core_cm3.h ****   #if defined __ARM_PCS_VFP
  86:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  87:Drivers/CMSIS/core_cm3.h ****   #endif
  88:Drivers/CMSIS/core_cm3.h **** 
  89:Drivers/CMSIS/core_cm3.h **** #elif defined ( __GNUC__ )
  90:Drivers/CMSIS/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 3


  91:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  92:Drivers/CMSIS/core_cm3.h ****   #endif
  93:Drivers/CMSIS/core_cm3.h **** 
  94:Drivers/CMSIS/core_cm3.h **** #elif defined ( __ICCARM__ )
  95:Drivers/CMSIS/core_cm3.h ****   #if defined __ARMVFP__
  96:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  97:Drivers/CMSIS/core_cm3.h ****   #endif
  98:Drivers/CMSIS/core_cm3.h **** 
  99:Drivers/CMSIS/core_cm3.h **** #elif defined ( __TI_ARM__ )
 100:Drivers/CMSIS/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 101:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 102:Drivers/CMSIS/core_cm3.h ****   #endif
 103:Drivers/CMSIS/core_cm3.h **** 
 104:Drivers/CMSIS/core_cm3.h **** #elif defined ( __TASKING__ )
 105:Drivers/CMSIS/core_cm3.h ****   #if defined __FPU_VFP__
 106:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 107:Drivers/CMSIS/core_cm3.h ****   #endif
 108:Drivers/CMSIS/core_cm3.h **** 
 109:Drivers/CMSIS/core_cm3.h **** #elif defined ( __CSMC__ )
 110:Drivers/CMSIS/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 111:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 112:Drivers/CMSIS/core_cm3.h ****   #endif
 113:Drivers/CMSIS/core_cm3.h **** 
 114:Drivers/CMSIS/core_cm3.h **** #endif
 115:Drivers/CMSIS/core_cm3.h **** 
 116:Drivers/CMSIS/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 117:Drivers/CMSIS/core_cm3.h **** 
 118:Drivers/CMSIS/core_cm3.h **** 
 119:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
 120:Drivers/CMSIS/core_cm3.h **** }
 121:Drivers/CMSIS/core_cm3.h **** #endif
 122:Drivers/CMSIS/core_cm3.h **** 
 123:Drivers/CMSIS/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 124:Drivers/CMSIS/core_cm3.h **** 
 125:Drivers/CMSIS/core_cm3.h **** #ifndef __CMSIS_GENERIC
 126:Drivers/CMSIS/core_cm3.h **** 
 127:Drivers/CMSIS/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 129:Drivers/CMSIS/core_cm3.h **** 
 130:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
 131:Drivers/CMSIS/core_cm3.h ****  extern "C" {
 132:Drivers/CMSIS/core_cm3.h **** #endif
 133:Drivers/CMSIS/core_cm3.h **** 
 134:Drivers/CMSIS/core_cm3.h **** /* check device defines and use defaults */
 135:Drivers/CMSIS/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 136:Drivers/CMSIS/core_cm3.h ****   #ifndef __CM3_REV
 137:Drivers/CMSIS/core_cm3.h ****     #define __CM3_REV               0x0200U
 138:Drivers/CMSIS/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 139:Drivers/CMSIS/core_cm3.h ****   #endif
 140:Drivers/CMSIS/core_cm3.h **** 
 141:Drivers/CMSIS/core_cm3.h ****   #ifndef __MPU_PRESENT
 142:Drivers/CMSIS/core_cm3.h ****     #define __MPU_PRESENT             0U
 143:Drivers/CMSIS/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 144:Drivers/CMSIS/core_cm3.h ****   #endif
 145:Drivers/CMSIS/core_cm3.h **** 
 146:Drivers/CMSIS/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 147:Drivers/CMSIS/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 4


 148:Drivers/CMSIS/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 149:Drivers/CMSIS/core_cm3.h ****   #endif
 150:Drivers/CMSIS/core_cm3.h **** 
 151:Drivers/CMSIS/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 152:Drivers/CMSIS/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 153:Drivers/CMSIS/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 154:Drivers/CMSIS/core_cm3.h ****   #endif
 155:Drivers/CMSIS/core_cm3.h **** #endif
 156:Drivers/CMSIS/core_cm3.h **** 
 157:Drivers/CMSIS/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 158:Drivers/CMSIS/core_cm3.h **** /**
 159:Drivers/CMSIS/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 160:Drivers/CMSIS/core_cm3.h **** 
 161:Drivers/CMSIS/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 162:Drivers/CMSIS/core_cm3.h ****     \li to specify the access to peripheral variables.
 163:Drivers/CMSIS/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 164:Drivers/CMSIS/core_cm3.h **** */
 165:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 167:Drivers/CMSIS/core_cm3.h **** #else
 168:Drivers/CMSIS/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 169:Drivers/CMSIS/core_cm3.h **** #endif
 170:Drivers/CMSIS/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 171:Drivers/CMSIS/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 172:Drivers/CMSIS/core_cm3.h **** 
 173:Drivers/CMSIS/core_cm3.h **** /* following defines should be used for structure members */
 174:Drivers/CMSIS/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 175:Drivers/CMSIS/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 176:Drivers/CMSIS/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 177:Drivers/CMSIS/core_cm3.h **** 
 178:Drivers/CMSIS/core_cm3.h **** /*@} end of group Cortex_M3 */
 179:Drivers/CMSIS/core_cm3.h **** 
 180:Drivers/CMSIS/core_cm3.h **** 
 181:Drivers/CMSIS/core_cm3.h **** 
 182:Drivers/CMSIS/core_cm3.h **** /*******************************************************************************
 183:Drivers/CMSIS/core_cm3.h ****  *                 Register Abstraction
 184:Drivers/CMSIS/core_cm3.h ****   Core Register contain:
 185:Drivers/CMSIS/core_cm3.h ****   - Core Register
 186:Drivers/CMSIS/core_cm3.h ****   - Core NVIC Register
 187:Drivers/CMSIS/core_cm3.h ****   - Core SCB Register
 188:Drivers/CMSIS/core_cm3.h ****   - Core SysTick Register
 189:Drivers/CMSIS/core_cm3.h ****   - Core Debug Register
 190:Drivers/CMSIS/core_cm3.h ****   - Core MPU Register
 191:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
 192:Drivers/CMSIS/core_cm3.h **** /**
 193:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 194:Drivers/CMSIS/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 195:Drivers/CMSIS/core_cm3.h **** */
 196:Drivers/CMSIS/core_cm3.h **** 
 197:Drivers/CMSIS/core_cm3.h **** /**
 198:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
 199:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 200:Drivers/CMSIS/core_cm3.h ****   \brief      Core Register type definitions.
 201:Drivers/CMSIS/core_cm3.h ****   @{
 202:Drivers/CMSIS/core_cm3.h ****  */
 203:Drivers/CMSIS/core_cm3.h **** 
 204:Drivers/CMSIS/core_cm3.h **** /**
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 5


 205:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 206:Drivers/CMSIS/core_cm3.h ****  */
 207:Drivers/CMSIS/core_cm3.h **** typedef union
 208:Drivers/CMSIS/core_cm3.h **** {
 209:Drivers/CMSIS/core_cm3.h ****   struct
 210:Drivers/CMSIS/core_cm3.h ****   {
 211:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 212:Drivers/CMSIS/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 213:Drivers/CMSIS/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 214:Drivers/CMSIS/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 215:Drivers/CMSIS/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 216:Drivers/CMSIS/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 217:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 218:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 219:Drivers/CMSIS/core_cm3.h **** } APSR_Type;
 220:Drivers/CMSIS/core_cm3.h **** 
 221:Drivers/CMSIS/core_cm3.h **** /* APSR Register Definitions */
 222:Drivers/CMSIS/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 223:Drivers/CMSIS/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 224:Drivers/CMSIS/core_cm3.h **** 
 225:Drivers/CMSIS/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 226:Drivers/CMSIS/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 227:Drivers/CMSIS/core_cm3.h **** 
 228:Drivers/CMSIS/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 229:Drivers/CMSIS/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 230:Drivers/CMSIS/core_cm3.h **** 
 231:Drivers/CMSIS/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 232:Drivers/CMSIS/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 233:Drivers/CMSIS/core_cm3.h **** 
 234:Drivers/CMSIS/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 235:Drivers/CMSIS/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 236:Drivers/CMSIS/core_cm3.h **** 
 237:Drivers/CMSIS/core_cm3.h **** 
 238:Drivers/CMSIS/core_cm3.h **** /**
 239:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 240:Drivers/CMSIS/core_cm3.h ****  */
 241:Drivers/CMSIS/core_cm3.h **** typedef union
 242:Drivers/CMSIS/core_cm3.h **** {
 243:Drivers/CMSIS/core_cm3.h ****   struct
 244:Drivers/CMSIS/core_cm3.h ****   {
 245:Drivers/CMSIS/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 246:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 247:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 248:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 249:Drivers/CMSIS/core_cm3.h **** } IPSR_Type;
 250:Drivers/CMSIS/core_cm3.h **** 
 251:Drivers/CMSIS/core_cm3.h **** /* IPSR Register Definitions */
 252:Drivers/CMSIS/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 253:Drivers/CMSIS/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 254:Drivers/CMSIS/core_cm3.h **** 
 255:Drivers/CMSIS/core_cm3.h **** 
 256:Drivers/CMSIS/core_cm3.h **** /**
 257:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 258:Drivers/CMSIS/core_cm3.h ****  */
 259:Drivers/CMSIS/core_cm3.h **** typedef union
 260:Drivers/CMSIS/core_cm3.h **** {
 261:Drivers/CMSIS/core_cm3.h ****   struct
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 6


 262:Drivers/CMSIS/core_cm3.h ****   {
 263:Drivers/CMSIS/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 264:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 265:Drivers/CMSIS/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 266:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 267:Drivers/CMSIS/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 268:Drivers/CMSIS/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 269:Drivers/CMSIS/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 270:Drivers/CMSIS/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 271:Drivers/CMSIS/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 272:Drivers/CMSIS/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 273:Drivers/CMSIS/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 274:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 275:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 276:Drivers/CMSIS/core_cm3.h **** } xPSR_Type;
 277:Drivers/CMSIS/core_cm3.h **** 
 278:Drivers/CMSIS/core_cm3.h **** /* xPSR Register Definitions */
 279:Drivers/CMSIS/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 280:Drivers/CMSIS/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 281:Drivers/CMSIS/core_cm3.h **** 
 282:Drivers/CMSIS/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 283:Drivers/CMSIS/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 284:Drivers/CMSIS/core_cm3.h **** 
 285:Drivers/CMSIS/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 286:Drivers/CMSIS/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 287:Drivers/CMSIS/core_cm3.h **** 
 288:Drivers/CMSIS/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 289:Drivers/CMSIS/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 290:Drivers/CMSIS/core_cm3.h **** 
 291:Drivers/CMSIS/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 292:Drivers/CMSIS/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 293:Drivers/CMSIS/core_cm3.h **** 
 294:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 295:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 296:Drivers/CMSIS/core_cm3.h **** 
 297:Drivers/CMSIS/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 298:Drivers/CMSIS/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 299:Drivers/CMSIS/core_cm3.h **** 
 300:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 301:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 302:Drivers/CMSIS/core_cm3.h **** 
 303:Drivers/CMSIS/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 304:Drivers/CMSIS/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 305:Drivers/CMSIS/core_cm3.h **** 
 306:Drivers/CMSIS/core_cm3.h **** 
 307:Drivers/CMSIS/core_cm3.h **** /**
 308:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 309:Drivers/CMSIS/core_cm3.h ****  */
 310:Drivers/CMSIS/core_cm3.h **** typedef union
 311:Drivers/CMSIS/core_cm3.h **** {
 312:Drivers/CMSIS/core_cm3.h ****   struct
 313:Drivers/CMSIS/core_cm3.h ****   {
 314:Drivers/CMSIS/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 315:Drivers/CMSIS/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 316:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 317:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 318:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 7


 319:Drivers/CMSIS/core_cm3.h **** } CONTROL_Type;
 320:Drivers/CMSIS/core_cm3.h **** 
 321:Drivers/CMSIS/core_cm3.h **** /* CONTROL Register Definitions */
 322:Drivers/CMSIS/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 323:Drivers/CMSIS/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 324:Drivers/CMSIS/core_cm3.h **** 
 325:Drivers/CMSIS/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 326:Drivers/CMSIS/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 327:Drivers/CMSIS/core_cm3.h **** 
 328:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_CORE */
 329:Drivers/CMSIS/core_cm3.h **** 
 330:Drivers/CMSIS/core_cm3.h **** 
 331:Drivers/CMSIS/core_cm3.h **** /**
 332:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
 333:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 334:Drivers/CMSIS/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 335:Drivers/CMSIS/core_cm3.h ****   @{
 336:Drivers/CMSIS/core_cm3.h ****  */
 337:Drivers/CMSIS/core_cm3.h **** 
 338:Drivers/CMSIS/core_cm3.h **** /**
 339:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 340:Drivers/CMSIS/core_cm3.h ****  */
 341:Drivers/CMSIS/core_cm3.h **** typedef struct
 342:Drivers/CMSIS/core_cm3.h **** {
 343:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 344:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[24U];
 345:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 346:Drivers/CMSIS/core_cm3.h ****         uint32_t RSERVED1[24U];
 347:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 348:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[24U];
 349:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 350:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED3[24U];
 351:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 352:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED4[56U];
 353:Drivers/CMSIS/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 354:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED5[644U];
 355:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 356:Drivers/CMSIS/core_cm3.h **** }  NVIC_Type;
 357:Drivers/CMSIS/core_cm3.h **** 
 358:Drivers/CMSIS/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 359:Drivers/CMSIS/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 360:Drivers/CMSIS/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 361:Drivers/CMSIS/core_cm3.h **** 
 362:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 363:Drivers/CMSIS/core_cm3.h **** 
 364:Drivers/CMSIS/core_cm3.h **** 
 365:Drivers/CMSIS/core_cm3.h **** /**
 366:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 367:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 368:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 369:Drivers/CMSIS/core_cm3.h ****   @{
 370:Drivers/CMSIS/core_cm3.h ****  */
 371:Drivers/CMSIS/core_cm3.h **** 
 372:Drivers/CMSIS/core_cm3.h **** /**
 373:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 374:Drivers/CMSIS/core_cm3.h ****  */
 375:Drivers/CMSIS/core_cm3.h **** typedef struct
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 8


 376:Drivers/CMSIS/core_cm3.h **** {
 377:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 378:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 379:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 380:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 381:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 382:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 383:Drivers/CMSIS/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 384:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 385:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 386:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 387:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 388:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 389:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 390:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 391:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 392:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 393:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 394:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 395:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 396:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[5U];
 397:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 398:Drivers/CMSIS/core_cm3.h **** } SCB_Type;
 399:Drivers/CMSIS/core_cm3.h **** 
 400:Drivers/CMSIS/core_cm3.h **** /* SCB CPUID Register Definitions */
 401:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 402:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 403:Drivers/CMSIS/core_cm3.h **** 
 404:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 405:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 406:Drivers/CMSIS/core_cm3.h **** 
 407:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 408:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 409:Drivers/CMSIS/core_cm3.h **** 
 410:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 411:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 412:Drivers/CMSIS/core_cm3.h **** 
 413:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 414:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 415:Drivers/CMSIS/core_cm3.h **** 
 416:Drivers/CMSIS/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 417:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 418:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 419:Drivers/CMSIS/core_cm3.h **** 
 420:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 421:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 422:Drivers/CMSIS/core_cm3.h **** 
 423:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 424:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 425:Drivers/CMSIS/core_cm3.h **** 
 426:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 427:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 428:Drivers/CMSIS/core_cm3.h **** 
 429:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 430:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 431:Drivers/CMSIS/core_cm3.h **** 
 432:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 9


 433:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 434:Drivers/CMSIS/core_cm3.h **** 
 435:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 436:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 437:Drivers/CMSIS/core_cm3.h **** 
 438:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 439:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 440:Drivers/CMSIS/core_cm3.h **** 
 441:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 442:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 443:Drivers/CMSIS/core_cm3.h **** 
 444:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 445:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 446:Drivers/CMSIS/core_cm3.h **** 
 447:Drivers/CMSIS/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 448:Drivers/CMSIS/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 449:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 450:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 451:Drivers/CMSIS/core_cm3.h **** 
 452:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 453:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 454:Drivers/CMSIS/core_cm3.h **** #else
 455:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 456:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 457:Drivers/CMSIS/core_cm3.h **** #endif
 458:Drivers/CMSIS/core_cm3.h **** 
 459:Drivers/CMSIS/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 460:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 461:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 462:Drivers/CMSIS/core_cm3.h **** 
 463:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 464:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 465:Drivers/CMSIS/core_cm3.h **** 
 466:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 467:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 468:Drivers/CMSIS/core_cm3.h **** 
 469:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 470:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 471:Drivers/CMSIS/core_cm3.h **** 
 472:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 473:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 474:Drivers/CMSIS/core_cm3.h **** 
 475:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 476:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 477:Drivers/CMSIS/core_cm3.h **** 
 478:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 479:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 480:Drivers/CMSIS/core_cm3.h **** 
 481:Drivers/CMSIS/core_cm3.h **** /* SCB System Control Register Definitions */
 482:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 483:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 484:Drivers/CMSIS/core_cm3.h **** 
 485:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 486:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 487:Drivers/CMSIS/core_cm3.h **** 
 488:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 489:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 10


 490:Drivers/CMSIS/core_cm3.h **** 
 491:Drivers/CMSIS/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 492:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 493:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 494:Drivers/CMSIS/core_cm3.h **** 
 495:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 496:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 497:Drivers/CMSIS/core_cm3.h **** 
 498:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 499:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 500:Drivers/CMSIS/core_cm3.h **** 
 501:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 502:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 503:Drivers/CMSIS/core_cm3.h **** 
 504:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 505:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 506:Drivers/CMSIS/core_cm3.h **** 
 507:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 508:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 509:Drivers/CMSIS/core_cm3.h **** 
 510:Drivers/CMSIS/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 511:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 512:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 513:Drivers/CMSIS/core_cm3.h **** 
 514:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 515:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 516:Drivers/CMSIS/core_cm3.h **** 
 517:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 518:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 519:Drivers/CMSIS/core_cm3.h **** 
 520:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 521:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 522:Drivers/CMSIS/core_cm3.h **** 
 523:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 524:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 525:Drivers/CMSIS/core_cm3.h **** 
 526:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 527:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 528:Drivers/CMSIS/core_cm3.h **** 
 529:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 530:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 531:Drivers/CMSIS/core_cm3.h **** 
 532:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 533:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 534:Drivers/CMSIS/core_cm3.h **** 
 535:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 536:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 537:Drivers/CMSIS/core_cm3.h **** 
 538:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 539:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 540:Drivers/CMSIS/core_cm3.h **** 
 541:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 542:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 543:Drivers/CMSIS/core_cm3.h **** 
 544:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 545:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 546:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 11


 547:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 548:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 549:Drivers/CMSIS/core_cm3.h **** 
 550:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 551:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 552:Drivers/CMSIS/core_cm3.h **** 
 553:Drivers/CMSIS/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 554:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 555:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 556:Drivers/CMSIS/core_cm3.h **** 
 557:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 558:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 559:Drivers/CMSIS/core_cm3.h **** 
 560:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 561:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 562:Drivers/CMSIS/core_cm3.h **** 
 563:Drivers/CMSIS/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 564:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 565:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 566:Drivers/CMSIS/core_cm3.h **** 
 567:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 568:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 569:Drivers/CMSIS/core_cm3.h **** 
 570:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 571:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 572:Drivers/CMSIS/core_cm3.h **** 
 573:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 574:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 575:Drivers/CMSIS/core_cm3.h **** 
 576:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 577:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 578:Drivers/CMSIS/core_cm3.h **** 
 579:Drivers/CMSIS/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 580:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 581:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 582:Drivers/CMSIS/core_cm3.h **** 
 583:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 584:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 585:Drivers/CMSIS/core_cm3.h **** 
 586:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 587:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 588:Drivers/CMSIS/core_cm3.h **** 
 589:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 590:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 591:Drivers/CMSIS/core_cm3.h **** 
 592:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 593:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 594:Drivers/CMSIS/core_cm3.h **** 
 595:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 596:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 597:Drivers/CMSIS/core_cm3.h **** 
 598:Drivers/CMSIS/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 599:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 600:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 601:Drivers/CMSIS/core_cm3.h **** 
 602:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 603:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 12


 604:Drivers/CMSIS/core_cm3.h **** 
 605:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 606:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 607:Drivers/CMSIS/core_cm3.h **** 
 608:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 609:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 610:Drivers/CMSIS/core_cm3.h **** 
 611:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 612:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 613:Drivers/CMSIS/core_cm3.h **** 
 614:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 615:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 616:Drivers/CMSIS/core_cm3.h **** 
 617:Drivers/CMSIS/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 618:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 619:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 620:Drivers/CMSIS/core_cm3.h **** 
 621:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 622:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 623:Drivers/CMSIS/core_cm3.h **** 
 624:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 625:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/core_cm3.h **** 
 627:Drivers/CMSIS/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 628:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 629:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 630:Drivers/CMSIS/core_cm3.h **** 
 631:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 632:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 633:Drivers/CMSIS/core_cm3.h **** 
 634:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 635:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 636:Drivers/CMSIS/core_cm3.h **** 
 637:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 638:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 639:Drivers/CMSIS/core_cm3.h **** 
 640:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 641:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 642:Drivers/CMSIS/core_cm3.h **** 
 643:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_SCB */
 644:Drivers/CMSIS/core_cm3.h **** 
 645:Drivers/CMSIS/core_cm3.h **** 
 646:Drivers/CMSIS/core_cm3.h **** /**
 647:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 648:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 649:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 650:Drivers/CMSIS/core_cm3.h ****   @{
 651:Drivers/CMSIS/core_cm3.h ****  */
 652:Drivers/CMSIS/core_cm3.h **** 
 653:Drivers/CMSIS/core_cm3.h **** /**
 654:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 655:Drivers/CMSIS/core_cm3.h ****  */
 656:Drivers/CMSIS/core_cm3.h **** typedef struct
 657:Drivers/CMSIS/core_cm3.h **** {
 658:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[1U];
 659:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 660:Drivers/CMSIS/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 13


 661:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 662:Drivers/CMSIS/core_cm3.h **** #else
 663:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[1U];
 664:Drivers/CMSIS/core_cm3.h **** #endif
 665:Drivers/CMSIS/core_cm3.h **** } SCnSCB_Type;
 666:Drivers/CMSIS/core_cm3.h **** 
 667:Drivers/CMSIS/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 668:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 669:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 670:Drivers/CMSIS/core_cm3.h **** 
 671:Drivers/CMSIS/core_cm3.h **** /* Auxiliary Control Register Definitions */
 672:Drivers/CMSIS/core_cm3.h **** 
 673:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 674:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 675:Drivers/CMSIS/core_cm3.h **** 
 676:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 677:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 678:Drivers/CMSIS/core_cm3.h **** 
 679:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 680:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 681:Drivers/CMSIS/core_cm3.h **** 
 682:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 683:Drivers/CMSIS/core_cm3.h **** 
 684:Drivers/CMSIS/core_cm3.h **** 
 685:Drivers/CMSIS/core_cm3.h **** /**
 686:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 687:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 688:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 689:Drivers/CMSIS/core_cm3.h ****   @{
 690:Drivers/CMSIS/core_cm3.h ****  */
 691:Drivers/CMSIS/core_cm3.h **** 
 692:Drivers/CMSIS/core_cm3.h **** /**
 693:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 694:Drivers/CMSIS/core_cm3.h ****  */
 695:Drivers/CMSIS/core_cm3.h **** typedef struct
 696:Drivers/CMSIS/core_cm3.h **** {
 697:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 698:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 699:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 700:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 701:Drivers/CMSIS/core_cm3.h **** } SysTick_Type;
 702:Drivers/CMSIS/core_cm3.h **** 
 703:Drivers/CMSIS/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 704:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 705:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 706:Drivers/CMSIS/core_cm3.h **** 
 707:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 708:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 709:Drivers/CMSIS/core_cm3.h **** 
 710:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 711:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 712:Drivers/CMSIS/core_cm3.h **** 
 713:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 714:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 715:Drivers/CMSIS/core_cm3.h **** 
 716:Drivers/CMSIS/core_cm3.h **** /* SysTick Reload Register Definitions */
 717:Drivers/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 14


 718:Drivers/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 719:Drivers/CMSIS/core_cm3.h **** 
 720:Drivers/CMSIS/core_cm3.h **** /* SysTick Current Register Definitions */
 721:Drivers/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 722:Drivers/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 723:Drivers/CMSIS/core_cm3.h **** 
 724:Drivers/CMSIS/core_cm3.h **** /* SysTick Calibration Register Definitions */
 725:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 726:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 727:Drivers/CMSIS/core_cm3.h **** 
 728:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 729:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 730:Drivers/CMSIS/core_cm3.h **** 
 731:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 732:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 733:Drivers/CMSIS/core_cm3.h **** 
 734:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 735:Drivers/CMSIS/core_cm3.h **** 
 736:Drivers/CMSIS/core_cm3.h **** 
 737:Drivers/CMSIS/core_cm3.h **** /**
 738:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 739:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 741:Drivers/CMSIS/core_cm3.h ****   @{
 742:Drivers/CMSIS/core_cm3.h ****  */
 743:Drivers/CMSIS/core_cm3.h **** 
 744:Drivers/CMSIS/core_cm3.h **** /**
 745:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 746:Drivers/CMSIS/core_cm3.h ****  */
 747:Drivers/CMSIS/core_cm3.h **** typedef struct
 748:Drivers/CMSIS/core_cm3.h **** {
 749:Drivers/CMSIS/core_cm3.h ****   __OM  union
 750:Drivers/CMSIS/core_cm3.h ****   {
 751:Drivers/CMSIS/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 752:Drivers/CMSIS/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 753:Drivers/CMSIS/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 754:Drivers/CMSIS/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 755:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[864U];
 756:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 757:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[15U];
 758:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 759:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[15U];
 760:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 761:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED3[29U];
 762:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 763:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 764:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 765:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED4[43U];
 766:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 767:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 768:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED5[6U];
 769:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 773:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 774:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 15


 775:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 777:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 781:Drivers/CMSIS/core_cm3.h **** } ITM_Type;
 782:Drivers/CMSIS/core_cm3.h **** 
 783:Drivers/CMSIS/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 784:Drivers/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 785:Drivers/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 786:Drivers/CMSIS/core_cm3.h **** 
 787:Drivers/CMSIS/core_cm3.h **** /* ITM Trace Control Register Definitions */
 788:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 789:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 790:Drivers/CMSIS/core_cm3.h **** 
 791:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 792:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 793:Drivers/CMSIS/core_cm3.h **** 
 794:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 795:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 796:Drivers/CMSIS/core_cm3.h **** 
 797:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 798:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 799:Drivers/CMSIS/core_cm3.h **** 
 800:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 801:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 802:Drivers/CMSIS/core_cm3.h **** 
 803:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 804:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 805:Drivers/CMSIS/core_cm3.h **** 
 806:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 807:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 808:Drivers/CMSIS/core_cm3.h **** 
 809:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 810:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 811:Drivers/CMSIS/core_cm3.h **** 
 812:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 813:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 814:Drivers/CMSIS/core_cm3.h **** 
 815:Drivers/CMSIS/core_cm3.h **** /* ITM Integration Write Register Definitions */
 816:Drivers/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 817:Drivers/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 818:Drivers/CMSIS/core_cm3.h **** 
 819:Drivers/CMSIS/core_cm3.h **** /* ITM Integration Read Register Definitions */
 820:Drivers/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 821:Drivers/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 822:Drivers/CMSIS/core_cm3.h **** 
 823:Drivers/CMSIS/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 824:Drivers/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 825:Drivers/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 826:Drivers/CMSIS/core_cm3.h **** 
 827:Drivers/CMSIS/core_cm3.h **** /* ITM Lock Status Register Definitions */
 828:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 829:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 830:Drivers/CMSIS/core_cm3.h **** 
 831:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 16


 832:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 833:Drivers/CMSIS/core_cm3.h **** 
 834:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 835:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 836:Drivers/CMSIS/core_cm3.h **** 
 837:Drivers/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 838:Drivers/CMSIS/core_cm3.h **** 
 839:Drivers/CMSIS/core_cm3.h **** 
 840:Drivers/CMSIS/core_cm3.h **** /**
 841:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 842:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 844:Drivers/CMSIS/core_cm3.h ****   @{
 845:Drivers/CMSIS/core_cm3.h ****  */
 846:Drivers/CMSIS/core_cm3.h **** 
 847:Drivers/CMSIS/core_cm3.h **** /**
 848:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 849:Drivers/CMSIS/core_cm3.h ****  */
 850:Drivers/CMSIS/core_cm3.h **** typedef struct
 851:Drivers/CMSIS/core_cm3.h **** {
 852:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 853:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 854:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 855:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 856:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 857:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 858:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 859:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 860:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 861:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 862:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 863:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[1U];
 864:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 865:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 866:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 867:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[1U];
 868:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 869:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 870:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 871:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[1U];
 872:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 873:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 874:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 875:Drivers/CMSIS/core_cm3.h **** } DWT_Type;
 876:Drivers/CMSIS/core_cm3.h **** 
 877:Drivers/CMSIS/core_cm3.h **** /* DWT Control Register Definitions */
 878:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 879:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 880:Drivers/CMSIS/core_cm3.h **** 
 881:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 882:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 883:Drivers/CMSIS/core_cm3.h **** 
 884:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 885:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 886:Drivers/CMSIS/core_cm3.h **** 
 887:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 888:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 17


 889:Drivers/CMSIS/core_cm3.h **** 
 890:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 891:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 892:Drivers/CMSIS/core_cm3.h **** 
 893:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 894:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 895:Drivers/CMSIS/core_cm3.h **** 
 896:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 897:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 898:Drivers/CMSIS/core_cm3.h **** 
 899:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 900:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 901:Drivers/CMSIS/core_cm3.h **** 
 902:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 903:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 904:Drivers/CMSIS/core_cm3.h **** 
 905:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 906:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 907:Drivers/CMSIS/core_cm3.h **** 
 908:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 909:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 910:Drivers/CMSIS/core_cm3.h **** 
 911:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 912:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 913:Drivers/CMSIS/core_cm3.h **** 
 914:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 915:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 916:Drivers/CMSIS/core_cm3.h **** 
 917:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 918:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 919:Drivers/CMSIS/core_cm3.h **** 
 920:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 921:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 922:Drivers/CMSIS/core_cm3.h **** 
 923:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 924:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 925:Drivers/CMSIS/core_cm3.h **** 
 926:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 927:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 928:Drivers/CMSIS/core_cm3.h **** 
 929:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 930:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 931:Drivers/CMSIS/core_cm3.h **** 
 932:Drivers/CMSIS/core_cm3.h **** /* DWT CPI Count Register Definitions */
 933:Drivers/CMSIS/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 934:Drivers/CMSIS/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 935:Drivers/CMSIS/core_cm3.h **** 
 936:Drivers/CMSIS/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 937:Drivers/CMSIS/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 938:Drivers/CMSIS/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 939:Drivers/CMSIS/core_cm3.h **** 
 940:Drivers/CMSIS/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 941:Drivers/CMSIS/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 942:Drivers/CMSIS/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 943:Drivers/CMSIS/core_cm3.h **** 
 944:Drivers/CMSIS/core_cm3.h **** /* DWT LSU Count Register Definitions */
 945:Drivers/CMSIS/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 18


 946:Drivers/CMSIS/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 947:Drivers/CMSIS/core_cm3.h **** 
 948:Drivers/CMSIS/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 949:Drivers/CMSIS/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 950:Drivers/CMSIS/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 951:Drivers/CMSIS/core_cm3.h **** 
 952:Drivers/CMSIS/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 953:Drivers/CMSIS/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 954:Drivers/CMSIS/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 955:Drivers/CMSIS/core_cm3.h **** 
 956:Drivers/CMSIS/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 957:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 958:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 959:Drivers/CMSIS/core_cm3.h **** 
 960:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 961:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 962:Drivers/CMSIS/core_cm3.h **** 
 963:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 964:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 965:Drivers/CMSIS/core_cm3.h **** 
 966:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 967:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 968:Drivers/CMSIS/core_cm3.h **** 
 969:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 970:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 971:Drivers/CMSIS/core_cm3.h **** 
 972:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 973:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 974:Drivers/CMSIS/core_cm3.h **** 
 975:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 976:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 977:Drivers/CMSIS/core_cm3.h **** 
 978:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 979:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 980:Drivers/CMSIS/core_cm3.h **** 
 981:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 982:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 983:Drivers/CMSIS/core_cm3.h **** 
 984:Drivers/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 985:Drivers/CMSIS/core_cm3.h **** 
 986:Drivers/CMSIS/core_cm3.h **** 
 987:Drivers/CMSIS/core_cm3.h **** /**
 988:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 989:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 990:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 991:Drivers/CMSIS/core_cm3.h ****   @{
 992:Drivers/CMSIS/core_cm3.h ****  */
 993:Drivers/CMSIS/core_cm3.h **** 
 994:Drivers/CMSIS/core_cm3.h **** /**
 995:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 996:Drivers/CMSIS/core_cm3.h ****  */
 997:Drivers/CMSIS/core_cm3.h **** typedef struct
 998:Drivers/CMSIS/core_cm3.h **** {
 999:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1000:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1001:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[2U];
1002:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 19


1003:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[55U];
1004:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1005:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[131U];
1006:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1007:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1008:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1009:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED3[759U];
1010:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1011:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1012:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1013:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED4[1U];
1014:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1015:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1016:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1017:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED5[39U];
1018:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1019:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1020:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED7[8U];
1021:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1022:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1023:Drivers/CMSIS/core_cm3.h **** } TPI_Type;
1024:Drivers/CMSIS/core_cm3.h **** 
1025:Drivers/CMSIS/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1026:Drivers/CMSIS/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1027:Drivers/CMSIS/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1028:Drivers/CMSIS/core_cm3.h **** 
1029:Drivers/CMSIS/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1030:Drivers/CMSIS/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1031:Drivers/CMSIS/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1032:Drivers/CMSIS/core_cm3.h **** 
1033:Drivers/CMSIS/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1034:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1035:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1036:Drivers/CMSIS/core_cm3.h **** 
1037:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1038:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1039:Drivers/CMSIS/core_cm3.h **** 
1040:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1041:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1042:Drivers/CMSIS/core_cm3.h **** 
1043:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1044:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1045:Drivers/CMSIS/core_cm3.h **** 
1046:Drivers/CMSIS/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1047:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1048:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1049:Drivers/CMSIS/core_cm3.h **** 
1050:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1051:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1052:Drivers/CMSIS/core_cm3.h **** 
1053:Drivers/CMSIS/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1054:Drivers/CMSIS/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1055:Drivers/CMSIS/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1056:Drivers/CMSIS/core_cm3.h **** 
1057:Drivers/CMSIS/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1058:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1059:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 20


1060:Drivers/CMSIS/core_cm3.h **** 
1061:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1062:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1063:Drivers/CMSIS/core_cm3.h **** 
1064:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1065:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1066:Drivers/CMSIS/core_cm3.h **** 
1067:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1068:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1069:Drivers/CMSIS/core_cm3.h **** 
1070:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1071:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1072:Drivers/CMSIS/core_cm3.h **** 
1073:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1074:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1075:Drivers/CMSIS/core_cm3.h **** 
1076:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1077:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1078:Drivers/CMSIS/core_cm3.h **** 
1079:Drivers/CMSIS/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1080:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1081:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1082:Drivers/CMSIS/core_cm3.h **** 
1083:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1084:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1085:Drivers/CMSIS/core_cm3.h **** 
1086:Drivers/CMSIS/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1087:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1088:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1089:Drivers/CMSIS/core_cm3.h **** 
1090:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1091:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1092:Drivers/CMSIS/core_cm3.h **** 
1093:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1094:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1095:Drivers/CMSIS/core_cm3.h **** 
1096:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1097:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1098:Drivers/CMSIS/core_cm3.h **** 
1099:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1100:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1101:Drivers/CMSIS/core_cm3.h **** 
1102:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1103:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1104:Drivers/CMSIS/core_cm3.h **** 
1105:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1106:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1107:Drivers/CMSIS/core_cm3.h **** 
1108:Drivers/CMSIS/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1109:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1110:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1111:Drivers/CMSIS/core_cm3.h **** 
1112:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1113:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1114:Drivers/CMSIS/core_cm3.h **** 
1115:Drivers/CMSIS/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1116:Drivers/CMSIS/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 21


1117:Drivers/CMSIS/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1118:Drivers/CMSIS/core_cm3.h **** 
1119:Drivers/CMSIS/core_cm3.h **** /* TPI DEVID Register Definitions */
1120:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1121:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1122:Drivers/CMSIS/core_cm3.h **** 
1123:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1124:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1125:Drivers/CMSIS/core_cm3.h **** 
1126:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1127:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1128:Drivers/CMSIS/core_cm3.h **** 
1129:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1130:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1131:Drivers/CMSIS/core_cm3.h **** 
1132:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1133:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1134:Drivers/CMSIS/core_cm3.h **** 
1135:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1136:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1137:Drivers/CMSIS/core_cm3.h **** 
1138:Drivers/CMSIS/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1139:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1140:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1141:Drivers/CMSIS/core_cm3.h **** 
1142:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1143:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1144:Drivers/CMSIS/core_cm3.h **** 
1145:Drivers/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1146:Drivers/CMSIS/core_cm3.h **** 
1147:Drivers/CMSIS/core_cm3.h **** 
1148:Drivers/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1149:Drivers/CMSIS/core_cm3.h **** /**
1150:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
1151:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1152:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1153:Drivers/CMSIS/core_cm3.h ****   @{
1154:Drivers/CMSIS/core_cm3.h ****  */
1155:Drivers/CMSIS/core_cm3.h **** 
1156:Drivers/CMSIS/core_cm3.h **** /**
1157:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1158:Drivers/CMSIS/core_cm3.h ****  */
1159:Drivers/CMSIS/core_cm3.h **** typedef struct
1160:Drivers/CMSIS/core_cm3.h **** {
1161:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1162:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1163:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1164:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1165:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1166:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1167:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1168:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1169:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1170:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1171:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1172:Drivers/CMSIS/core_cm3.h **** } MPU_Type;
1173:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 22


1174:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1175:Drivers/CMSIS/core_cm3.h **** 
1176:Drivers/CMSIS/core_cm3.h **** /* MPU Type Register Definitions */
1177:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1178:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1179:Drivers/CMSIS/core_cm3.h **** 
1180:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1181:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1182:Drivers/CMSIS/core_cm3.h **** 
1183:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1184:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1185:Drivers/CMSIS/core_cm3.h **** 
1186:Drivers/CMSIS/core_cm3.h **** /* MPU Control Register Definitions */
1187:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1188:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1189:Drivers/CMSIS/core_cm3.h **** 
1190:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1191:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1192:Drivers/CMSIS/core_cm3.h **** 
1193:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1194:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1195:Drivers/CMSIS/core_cm3.h **** 
1196:Drivers/CMSIS/core_cm3.h **** /* MPU Region Number Register Definitions */
1197:Drivers/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1198:Drivers/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1199:Drivers/CMSIS/core_cm3.h **** 
1200:Drivers/CMSIS/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1201:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1202:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1203:Drivers/CMSIS/core_cm3.h **** 
1204:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1205:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1206:Drivers/CMSIS/core_cm3.h **** 
1207:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1208:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1209:Drivers/CMSIS/core_cm3.h **** 
1210:Drivers/CMSIS/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1211:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1212:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1213:Drivers/CMSIS/core_cm3.h **** 
1214:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1215:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1216:Drivers/CMSIS/core_cm3.h **** 
1217:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1218:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1219:Drivers/CMSIS/core_cm3.h **** 
1220:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1221:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1222:Drivers/CMSIS/core_cm3.h **** 
1223:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1224:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1225:Drivers/CMSIS/core_cm3.h **** 
1226:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1227:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1228:Drivers/CMSIS/core_cm3.h **** 
1229:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1230:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 23


1231:Drivers/CMSIS/core_cm3.h **** 
1232:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1233:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1234:Drivers/CMSIS/core_cm3.h **** 
1235:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1236:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1237:Drivers/CMSIS/core_cm3.h **** 
1238:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1239:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1240:Drivers/CMSIS/core_cm3.h **** 
1241:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_MPU */
1242:Drivers/CMSIS/core_cm3.h **** #endif
1243:Drivers/CMSIS/core_cm3.h **** 
1244:Drivers/CMSIS/core_cm3.h **** 
1245:Drivers/CMSIS/core_cm3.h **** /**
1246:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
1247:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1248:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1249:Drivers/CMSIS/core_cm3.h ****   @{
1250:Drivers/CMSIS/core_cm3.h ****  */
1251:Drivers/CMSIS/core_cm3.h **** 
1252:Drivers/CMSIS/core_cm3.h **** /**
1253:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1254:Drivers/CMSIS/core_cm3.h ****  */
1255:Drivers/CMSIS/core_cm3.h **** typedef struct
1256:Drivers/CMSIS/core_cm3.h **** {
1257:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1258:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1259:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1260:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1261:Drivers/CMSIS/core_cm3.h **** } CoreDebug_Type;
1262:Drivers/CMSIS/core_cm3.h **** 
1263:Drivers/CMSIS/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1264:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1265:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1266:Drivers/CMSIS/core_cm3.h **** 
1267:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1268:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1269:Drivers/CMSIS/core_cm3.h **** 
1270:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1271:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1272:Drivers/CMSIS/core_cm3.h **** 
1273:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1274:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1275:Drivers/CMSIS/core_cm3.h **** 
1276:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1277:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1278:Drivers/CMSIS/core_cm3.h **** 
1279:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1280:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1281:Drivers/CMSIS/core_cm3.h **** 
1282:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1283:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1284:Drivers/CMSIS/core_cm3.h **** 
1285:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1286:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1287:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 24


1288:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1289:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1290:Drivers/CMSIS/core_cm3.h **** 
1291:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1292:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1293:Drivers/CMSIS/core_cm3.h **** 
1294:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1295:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1296:Drivers/CMSIS/core_cm3.h **** 
1297:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1298:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1299:Drivers/CMSIS/core_cm3.h **** 
1300:Drivers/CMSIS/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1301:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1302:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1303:Drivers/CMSIS/core_cm3.h **** 
1304:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1305:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1306:Drivers/CMSIS/core_cm3.h **** 
1307:Drivers/CMSIS/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1308:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1309:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1310:Drivers/CMSIS/core_cm3.h **** 
1311:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1312:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1313:Drivers/CMSIS/core_cm3.h **** 
1314:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1315:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1316:Drivers/CMSIS/core_cm3.h **** 
1317:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1318:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1319:Drivers/CMSIS/core_cm3.h **** 
1320:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1321:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1322:Drivers/CMSIS/core_cm3.h **** 
1323:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1324:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1325:Drivers/CMSIS/core_cm3.h **** 
1326:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1327:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1328:Drivers/CMSIS/core_cm3.h **** 
1329:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1330:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1331:Drivers/CMSIS/core_cm3.h **** 
1332:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1333:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1334:Drivers/CMSIS/core_cm3.h **** 
1335:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1336:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1337:Drivers/CMSIS/core_cm3.h **** 
1338:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1339:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1340:Drivers/CMSIS/core_cm3.h **** 
1341:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1342:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1343:Drivers/CMSIS/core_cm3.h **** 
1344:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 25


1345:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1346:Drivers/CMSIS/core_cm3.h **** 
1347:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1348:Drivers/CMSIS/core_cm3.h **** 
1349:Drivers/CMSIS/core_cm3.h **** 
1350:Drivers/CMSIS/core_cm3.h **** /**
1351:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
1352:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1353:Drivers/CMSIS/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1354:Drivers/CMSIS/core_cm3.h ****   @{
1355:Drivers/CMSIS/core_cm3.h ****  */
1356:Drivers/CMSIS/core_cm3.h **** 
1357:Drivers/CMSIS/core_cm3.h **** /**
1358:Drivers/CMSIS/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1359:Drivers/CMSIS/core_cm3.h ****   \param[in] field  Name of the register bit field.
1360:Drivers/CMSIS/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1361:Drivers/CMSIS/core_cm3.h ****   \return           Masked and shifted value.
1362:Drivers/CMSIS/core_cm3.h **** */
1363:Drivers/CMSIS/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1364:Drivers/CMSIS/core_cm3.h **** 
1365:Drivers/CMSIS/core_cm3.h **** /**
1366:Drivers/CMSIS/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1367:Drivers/CMSIS/core_cm3.h ****   \param[in] field  Name of the register bit field.
1368:Drivers/CMSIS/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1369:Drivers/CMSIS/core_cm3.h ****   \return           Masked and shifted bit field value.
1370:Drivers/CMSIS/core_cm3.h **** */
1371:Drivers/CMSIS/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1372:Drivers/CMSIS/core_cm3.h **** 
1373:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1374:Drivers/CMSIS/core_cm3.h **** 
1375:Drivers/CMSIS/core_cm3.h **** 
1376:Drivers/CMSIS/core_cm3.h **** /**
1377:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
1378:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1379:Drivers/CMSIS/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1380:Drivers/CMSIS/core_cm3.h ****   @{
1381:Drivers/CMSIS/core_cm3.h ****  */
1382:Drivers/CMSIS/core_cm3.h **** 
1383:Drivers/CMSIS/core_cm3.h **** /* Memory mapping of Core Hardware */
1384:Drivers/CMSIS/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1385:Drivers/CMSIS/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1386:Drivers/CMSIS/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1387:Drivers/CMSIS/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1388:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1389:Drivers/CMSIS/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1390:Drivers/CMSIS/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1391:Drivers/CMSIS/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1392:Drivers/CMSIS/core_cm3.h **** 
1393:Drivers/CMSIS/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1394:Drivers/CMSIS/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1395:Drivers/CMSIS/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1396:Drivers/CMSIS/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1397:Drivers/CMSIS/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1398:Drivers/CMSIS/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1399:Drivers/CMSIS/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1400:Drivers/CMSIS/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1401:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 26


1402:Drivers/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1403:Drivers/CMSIS/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1404:Drivers/CMSIS/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1405:Drivers/CMSIS/core_cm3.h **** #endif
1406:Drivers/CMSIS/core_cm3.h **** 
1407:Drivers/CMSIS/core_cm3.h **** /*@} */
1408:Drivers/CMSIS/core_cm3.h **** 
1409:Drivers/CMSIS/core_cm3.h **** 
1410:Drivers/CMSIS/core_cm3.h **** 
1411:Drivers/CMSIS/core_cm3.h **** /*******************************************************************************
1412:Drivers/CMSIS/core_cm3.h ****  *                Hardware Abstraction Layer
1413:Drivers/CMSIS/core_cm3.h ****   Core Function Interface contains:
1414:Drivers/CMSIS/core_cm3.h ****   - Core NVIC Functions
1415:Drivers/CMSIS/core_cm3.h ****   - Core SysTick Functions
1416:Drivers/CMSIS/core_cm3.h ****   - Core Debug Functions
1417:Drivers/CMSIS/core_cm3.h ****   - Core Register Access Functions
1418:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
1419:Drivers/CMSIS/core_cm3.h **** /**
1420:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1421:Drivers/CMSIS/core_cm3.h **** */
1422:Drivers/CMSIS/core_cm3.h **** 
1423:Drivers/CMSIS/core_cm3.h **** 
1424:Drivers/CMSIS/core_cm3.h **** 
1425:Drivers/CMSIS/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1426:Drivers/CMSIS/core_cm3.h **** /**
1427:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1428:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1429:Drivers/CMSIS/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1430:Drivers/CMSIS/core_cm3.h ****   @{
1431:Drivers/CMSIS/core_cm3.h ****  */
1432:Drivers/CMSIS/core_cm3.h **** 
1433:Drivers/CMSIS/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1434:Drivers/CMSIS/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1435:Drivers/CMSIS/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1436:Drivers/CMSIS/core_cm3.h ****   #endif
1437:Drivers/CMSIS/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1438:Drivers/CMSIS/core_cm3.h **** #else
1439:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1440:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1441:Drivers/CMSIS/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1442:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1443:Drivers/CMSIS/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1444:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1445:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1446:Drivers/CMSIS/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1447:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1448:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1449:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1450:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1451:Drivers/CMSIS/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1452:Drivers/CMSIS/core_cm3.h **** 
1453:Drivers/CMSIS/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1454:Drivers/CMSIS/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1455:Drivers/CMSIS/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1456:Drivers/CMSIS/core_cm3.h ****   #endif
1457:Drivers/CMSIS/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1458:Drivers/CMSIS/core_cm3.h **** #else
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 27


1459:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1460:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1461:Drivers/CMSIS/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1462:Drivers/CMSIS/core_cm3.h **** 
1463:Drivers/CMSIS/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1464:Drivers/CMSIS/core_cm3.h **** 
1465:Drivers/CMSIS/core_cm3.h **** 
1466:Drivers/CMSIS/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1467:Drivers/CMSIS/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1468:Drivers/CMSIS/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1469:Drivers/CMSIS/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1470:Drivers/CMSIS/core_cm3.h **** 
1471:Drivers/CMSIS/core_cm3.h **** 
1472:Drivers/CMSIS/core_cm3.h **** /**
1473:Drivers/CMSIS/core_cm3.h ****   \brief   Set Priority Grouping
1474:Drivers/CMSIS/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1475:Drivers/CMSIS/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1476:Drivers/CMSIS/core_cm3.h ****            Only values from 0..7 are used.
1477:Drivers/CMSIS/core_cm3.h ****            In case of a conflict between priority grouping and available
1478:Drivers/CMSIS/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1479:Drivers/CMSIS/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1480:Drivers/CMSIS/core_cm3.h ****  */
1481:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1482:Drivers/CMSIS/core_cm3.h **** {
1483:Drivers/CMSIS/core_cm3.h ****   uint32_t reg_value;
1484:Drivers/CMSIS/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1485:Drivers/CMSIS/core_cm3.h **** 
1486:Drivers/CMSIS/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1487:Drivers/CMSIS/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1488:Drivers/CMSIS/core_cm3.h ****   reg_value  =  (reg_value                                   |
1489:Drivers/CMSIS/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1490:Drivers/CMSIS/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1491:Drivers/CMSIS/core_cm3.h ****   SCB->AIRCR =  reg_value;
1492:Drivers/CMSIS/core_cm3.h **** }
1493:Drivers/CMSIS/core_cm3.h **** 
1494:Drivers/CMSIS/core_cm3.h **** 
1495:Drivers/CMSIS/core_cm3.h **** /**
1496:Drivers/CMSIS/core_cm3.h ****   \brief   Get Priority Grouping
1497:Drivers/CMSIS/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1498:Drivers/CMSIS/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1499:Drivers/CMSIS/core_cm3.h ****  */
1500:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1501:Drivers/CMSIS/core_cm3.h **** {
1502:Drivers/CMSIS/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1503:Drivers/CMSIS/core_cm3.h **** }
1504:Drivers/CMSIS/core_cm3.h **** 
1505:Drivers/CMSIS/core_cm3.h **** 
1506:Drivers/CMSIS/core_cm3.h **** /**
1507:Drivers/CMSIS/core_cm3.h ****   \brief   Enable Interrupt
1508:Drivers/CMSIS/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1509:Drivers/CMSIS/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1510:Drivers/CMSIS/core_cm3.h ****   \note    IRQn must not be negative.
1511:Drivers/CMSIS/core_cm3.h ****  */
1512:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1513:Drivers/CMSIS/core_cm3.h **** {
  26              		.loc 1 1513 1
  27              		.cfi_startproc
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 28


  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 83B0     		sub	sp, sp, #12
  35              		.cfi_def_cfa_offset 16
  36 0004 00AF     		add	r7, sp, #0
  37              		.cfi_def_cfa_register 7
  38 0006 0346     		mov	r3, r0
  39 0008 FB71     		strb	r3, [r7, #7]
1514:Drivers/CMSIS/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
  40              		.loc 1 1514 6
  41 000a 97F90730 		ldrsb	r3, [r7, #7]
  42 000e 002B     		cmp	r3, #0
  43 0010 0BDB     		blt	.L3
1515:Drivers/CMSIS/core_cm3.h ****   {
1516:Drivers/CMSIS/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  44              		.loc 1 1516 81
  45 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  46 0014 03F01F02 		and	r2, r3, #31
  47              		.loc 1 1516 9
  48 0018 0649     		ldr	r1, .L4
  49              		.loc 1 1516 18
  50 001a 97F90730 		ldrsb	r3, [r7, #7]
  51              		.loc 1 1516 34
  52 001e 5B09     		lsrs	r3, r3, #5
  53              		.loc 1 1516 45
  54 0020 0120     		movs	r0, #1
  55 0022 00FA02F2 		lsl	r2, r0, r2
  56              		.loc 1 1516 43
  57 0026 41F82320 		str	r2, [r1, r3, lsl #2]
  58              	.L3:
1517:Drivers/CMSIS/core_cm3.h ****   }
1518:Drivers/CMSIS/core_cm3.h **** }
  59              		.loc 1 1518 1
  60 002a 00BF     		nop
  61 002c 0C37     		adds	r7, r7, #12
  62              		.cfi_def_cfa_offset 4
  63 002e BD46     		mov	sp, r7
  64              		.cfi_def_cfa_register 13
  65              		@ sp needed
  66 0030 80BC     		pop	{r7}
  67              		.cfi_restore 7
  68              		.cfi_def_cfa_offset 0
  69 0032 7047     		bx	lr
  70              	.L5:
  71              		.align	2
  72              	.L4:
  73 0034 00E100E0 		.word	-536813312
  74              		.cfi_endproc
  75              	.LFE46:
  77              		.section	.text.__NVIC_SetPriority,"ax",%progbits
  78              		.align	1
  79              		.syntax unified
  80              		.thumb
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 29


  81              		.thumb_func
  83              	__NVIC_SetPriority:
  84              	.LFB53:
1519:Drivers/CMSIS/core_cm3.h **** 
1520:Drivers/CMSIS/core_cm3.h **** 
1521:Drivers/CMSIS/core_cm3.h **** /**
1522:Drivers/CMSIS/core_cm3.h ****   \brief   Get Interrupt Enable status
1523:Drivers/CMSIS/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1524:Drivers/CMSIS/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1525:Drivers/CMSIS/core_cm3.h ****   \return             0  Interrupt is not enabled.
1526:Drivers/CMSIS/core_cm3.h ****   \return             1  Interrupt is enabled.
1527:Drivers/CMSIS/core_cm3.h ****   \note    IRQn must not be negative.
1528:Drivers/CMSIS/core_cm3.h ****  */
1529:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1530:Drivers/CMSIS/core_cm3.h **** {
1531:Drivers/CMSIS/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1532:Drivers/CMSIS/core_cm3.h ****   {
1533:Drivers/CMSIS/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1534:Drivers/CMSIS/core_cm3.h ****   }
1535:Drivers/CMSIS/core_cm3.h ****   else
1536:Drivers/CMSIS/core_cm3.h ****   {
1537:Drivers/CMSIS/core_cm3.h ****     return(0U);
1538:Drivers/CMSIS/core_cm3.h ****   }
1539:Drivers/CMSIS/core_cm3.h **** }
1540:Drivers/CMSIS/core_cm3.h **** 
1541:Drivers/CMSIS/core_cm3.h **** 
1542:Drivers/CMSIS/core_cm3.h **** /**
1543:Drivers/CMSIS/core_cm3.h ****   \brief   Disable Interrupt
1544:Drivers/CMSIS/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1545:Drivers/CMSIS/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1546:Drivers/CMSIS/core_cm3.h ****   \note    IRQn must not be negative.
1547:Drivers/CMSIS/core_cm3.h ****  */
1548:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1549:Drivers/CMSIS/core_cm3.h **** {
1550:Drivers/CMSIS/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1551:Drivers/CMSIS/core_cm3.h ****   {
1552:Drivers/CMSIS/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1553:Drivers/CMSIS/core_cm3.h ****     __DSB();
1554:Drivers/CMSIS/core_cm3.h ****     __ISB();
1555:Drivers/CMSIS/core_cm3.h ****   }
1556:Drivers/CMSIS/core_cm3.h **** }
1557:Drivers/CMSIS/core_cm3.h **** 
1558:Drivers/CMSIS/core_cm3.h **** 
1559:Drivers/CMSIS/core_cm3.h **** /**
1560:Drivers/CMSIS/core_cm3.h ****   \brief   Get Pending Interrupt
1561:Drivers/CMSIS/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1562:Drivers/CMSIS/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1563:Drivers/CMSIS/core_cm3.h ****   \return             0  Interrupt status is not pending.
1564:Drivers/CMSIS/core_cm3.h ****   \return             1  Interrupt status is pending.
1565:Drivers/CMSIS/core_cm3.h ****   \note    IRQn must not be negative.
1566:Drivers/CMSIS/core_cm3.h ****  */
1567:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1568:Drivers/CMSIS/core_cm3.h **** {
1569:Drivers/CMSIS/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1570:Drivers/CMSIS/core_cm3.h ****   {
1571:Drivers/CMSIS/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1572:Drivers/CMSIS/core_cm3.h ****   }
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 30


1573:Drivers/CMSIS/core_cm3.h ****   else
1574:Drivers/CMSIS/core_cm3.h ****   {
1575:Drivers/CMSIS/core_cm3.h ****     return(0U);
1576:Drivers/CMSIS/core_cm3.h ****   }
1577:Drivers/CMSIS/core_cm3.h **** }
1578:Drivers/CMSIS/core_cm3.h **** 
1579:Drivers/CMSIS/core_cm3.h **** 
1580:Drivers/CMSIS/core_cm3.h **** /**
1581:Drivers/CMSIS/core_cm3.h ****   \brief   Set Pending Interrupt
1582:Drivers/CMSIS/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1583:Drivers/CMSIS/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1584:Drivers/CMSIS/core_cm3.h ****   \note    IRQn must not be negative.
1585:Drivers/CMSIS/core_cm3.h ****  */
1586:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1587:Drivers/CMSIS/core_cm3.h **** {
1588:Drivers/CMSIS/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1589:Drivers/CMSIS/core_cm3.h ****   {
1590:Drivers/CMSIS/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1591:Drivers/CMSIS/core_cm3.h ****   }
1592:Drivers/CMSIS/core_cm3.h **** }
1593:Drivers/CMSIS/core_cm3.h **** 
1594:Drivers/CMSIS/core_cm3.h **** 
1595:Drivers/CMSIS/core_cm3.h **** /**
1596:Drivers/CMSIS/core_cm3.h ****   \brief   Clear Pending Interrupt
1597:Drivers/CMSIS/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1598:Drivers/CMSIS/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1599:Drivers/CMSIS/core_cm3.h ****   \note    IRQn must not be negative.
1600:Drivers/CMSIS/core_cm3.h ****  */
1601:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1602:Drivers/CMSIS/core_cm3.h **** {
1603:Drivers/CMSIS/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1604:Drivers/CMSIS/core_cm3.h ****   {
1605:Drivers/CMSIS/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1606:Drivers/CMSIS/core_cm3.h ****   }
1607:Drivers/CMSIS/core_cm3.h **** }
1608:Drivers/CMSIS/core_cm3.h **** 
1609:Drivers/CMSIS/core_cm3.h **** 
1610:Drivers/CMSIS/core_cm3.h **** /**
1611:Drivers/CMSIS/core_cm3.h ****   \brief   Get Active Interrupt
1612:Drivers/CMSIS/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1613:Drivers/CMSIS/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1614:Drivers/CMSIS/core_cm3.h ****   \return             0  Interrupt status is not active.
1615:Drivers/CMSIS/core_cm3.h ****   \return             1  Interrupt status is active.
1616:Drivers/CMSIS/core_cm3.h ****   \note    IRQn must not be negative.
1617:Drivers/CMSIS/core_cm3.h ****  */
1618:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1619:Drivers/CMSIS/core_cm3.h **** {
1620:Drivers/CMSIS/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1621:Drivers/CMSIS/core_cm3.h ****   {
1622:Drivers/CMSIS/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1623:Drivers/CMSIS/core_cm3.h ****   }
1624:Drivers/CMSIS/core_cm3.h ****   else
1625:Drivers/CMSIS/core_cm3.h ****   {
1626:Drivers/CMSIS/core_cm3.h ****     return(0U);
1627:Drivers/CMSIS/core_cm3.h ****   }
1628:Drivers/CMSIS/core_cm3.h **** }
1629:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 31


1630:Drivers/CMSIS/core_cm3.h **** 
1631:Drivers/CMSIS/core_cm3.h **** /**
1632:Drivers/CMSIS/core_cm3.h ****   \brief   Set Interrupt Priority
1633:Drivers/CMSIS/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1634:Drivers/CMSIS/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1635:Drivers/CMSIS/core_cm3.h ****            or negative to specify a processor exception.
1636:Drivers/CMSIS/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1637:Drivers/CMSIS/core_cm3.h ****   \param [in]  priority  Priority to set.
1638:Drivers/CMSIS/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1639:Drivers/CMSIS/core_cm3.h ****  */
1640:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1641:Drivers/CMSIS/core_cm3.h **** {
  85              		.loc 1 1641 1
  86              		.cfi_startproc
  87              		@ args = 0, pretend = 0, frame = 8
  88              		@ frame_needed = 1, uses_anonymous_args = 0
  89              		@ link register save eliminated.
  90 0000 80B4     		push	{r7}
  91              		.cfi_def_cfa_offset 4
  92              		.cfi_offset 7, -4
  93 0002 83B0     		sub	sp, sp, #12
  94              		.cfi_def_cfa_offset 16
  95 0004 00AF     		add	r7, sp, #0
  96              		.cfi_def_cfa_register 7
  97 0006 0346     		mov	r3, r0
  98 0008 3960     		str	r1, [r7]
  99 000a FB71     		strb	r3, [r7, #7]
1642:Drivers/CMSIS/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
 100              		.loc 1 1642 6
 101 000c 97F90730 		ldrsb	r3, [r7, #7]
 102 0010 002B     		cmp	r3, #0
 103 0012 0ADB     		blt	.L7
1643:Drivers/CMSIS/core_cm3.h ****   {
1644:Drivers/CMSIS/core_cm3.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 104              		.loc 1 1644 48
 105 0014 3B68     		ldr	r3, [r7]
 106 0016 DAB2     		uxtb	r2, r3
 107              		.loc 1 1644 9
 108 0018 0C49     		ldr	r1, .L10
 109              		.loc 1 1644 15
 110 001a 97F90730 		ldrsb	r3, [r7, #7]
 111              		.loc 1 1644 48
 112 001e 1201     		lsls	r2, r2, #4
 113 0020 D2B2     		uxtb	r2, r2
 114              		.loc 1 1644 46
 115 0022 0B44     		add	r3, r3, r1
 116 0024 83F80023 		strb	r2, [r3, #768]
1645:Drivers/CMSIS/core_cm3.h ****   }
1646:Drivers/CMSIS/core_cm3.h ****   else
1647:Drivers/CMSIS/core_cm3.h ****   {
1648:Drivers/CMSIS/core_cm3.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1649:Drivers/CMSIS/core_cm3.h ****   }
1650:Drivers/CMSIS/core_cm3.h **** }
 117              		.loc 1 1650 1
 118 0028 0AE0     		b	.L9
 119              	.L7:
1648:Drivers/CMSIS/core_cm3.h ****   }
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 32


 120              		.loc 1 1648 48
 121 002a 3B68     		ldr	r3, [r7]
 122 002c DAB2     		uxtb	r2, r3
1648:Drivers/CMSIS/core_cm3.h ****   }
 123              		.loc 1 1648 8
 124 002e 0849     		ldr	r1, .L10+4
1648:Drivers/CMSIS/core_cm3.h ****   }
 125              		.loc 1 1648 32
 126 0030 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 127 0032 03F00F03 		and	r3, r3, #15
1648:Drivers/CMSIS/core_cm3.h ****   }
 128              		.loc 1 1648 40
 129 0036 043B     		subs	r3, r3, #4
1648:Drivers/CMSIS/core_cm3.h ****   }
 130              		.loc 1 1648 48
 131 0038 1201     		lsls	r2, r2, #4
 132 003a D2B2     		uxtb	r2, r2
1648:Drivers/CMSIS/core_cm3.h ****   }
 133              		.loc 1 1648 46
 134 003c 0B44     		add	r3, r3, r1
 135 003e 1A76     		strb	r2, [r3, #24]
 136              	.L9:
 137              		.loc 1 1650 1
 138 0040 00BF     		nop
 139 0042 0C37     		adds	r7, r7, #12
 140              		.cfi_def_cfa_offset 4
 141 0044 BD46     		mov	sp, r7
 142              		.cfi_def_cfa_register 13
 143              		@ sp needed
 144 0046 80BC     		pop	{r7}
 145              		.cfi_restore 7
 146              		.cfi_def_cfa_offset 0
 147 0048 7047     		bx	lr
 148              	.L11:
 149 004a 00BF     		.align	2
 150              	.L10:
 151 004c 00E100E0 		.word	-536813312
 152 0050 00ED00E0 		.word	-536810240
 153              		.cfi_endproc
 154              	.LFE53:
 156              		.global	IC_FM_TIM3_CH1
 157              		.section	.bss.IC_FM_TIM3_CH1,"aw",%nobits
 158              		.align	2
 161              	IC_FM_TIM3_CH1:
 162 0000 00000000 		.space	28
 162      00000000 
 162      00000000 
 162      00000000 
 162      00000000 
 163              		.section	.text.SysTick_Handler,"ax",%progbits
 164              		.align	1
 165              		.global	SysTick_Handler
 166              		.syntax unified
 167              		.thumb
 168              		.thumb_func
 170              	SysTick_Handler:
 171              	.LFB68:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 33


 172              		.file 2 "Core/Src/main.c"
   1:Core/Src/main.c **** #include "main.h"
   2:Core/Src/main.c **** #include <stdio.h>
   3:Core/Src/main.c **** 
   4:Core/Src/main.c **** //    Input Capture , 
   5:Core/Src/main.c **** struct Input_capture_frequencymeter_struct IC_FM_TIM3_CH1;
   6:Core/Src/main.c **** 
   7:Core/Src/main.c **** extern volatile uint32_t SysTimer_ms;         // ,  HAL_G
   8:Core/Src/main.c **** extern volatile uint32_t Delay_counter_ms;    //    Delay_ms
   9:Core/Src/main.c **** extern volatile uint32_t Timeout_counter_ms;  //    
  10:Core/Src/main.c **** 
  11:Core/Src/main.c **** void SysTick_Handler(void) {
 173              		.loc 2 11 28
 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 0
 176              		@ frame_needed = 1, uses_anonymous_args = 0
 177              		@ link register save eliminated.
 178 0000 80B4     		push	{r7}
 179              		.cfi_def_cfa_offset 4
 180              		.cfi_offset 7, -4
 181 0002 00AF     		add	r7, sp, #0
 182              		.cfi_def_cfa_register 7
  12:Core/Src/main.c ****     SysTimer_ms++;
 183              		.loc 2 12 16
 184 0004 154B     		ldr	r3, .L18
 185 0006 1B68     		ldr	r3, [r3]
 186 0008 0133     		adds	r3, r3, #1
 187 000a 144A     		ldr	r2, .L18
 188 000c 1360     		str	r3, [r2]
  13:Core/Src/main.c **** 
  14:Core/Src/main.c ****     if (Delay_counter_ms) {
 189              		.loc 2 14 9
 190 000e 144B     		ldr	r3, .L18+4
 191 0010 1B68     		ldr	r3, [r3]
 192              		.loc 2 14 8
 193 0012 002B     		cmp	r3, #0
 194 0014 04D0     		beq	.L13
  15:Core/Src/main.c ****         Delay_counter_ms--;
 195              		.loc 2 15 25
 196 0016 124B     		ldr	r3, .L18+4
 197 0018 1B68     		ldr	r3, [r3]
 198 001a 013B     		subs	r3, r3, #1
 199 001c 104A     		ldr	r2, .L18+4
 200 001e 1360     		str	r3, [r2]
 201              	.L13:
  16:Core/Src/main.c ****     }
  17:Core/Src/main.c ****     if (Timeout_counter_ms) {
 202              		.loc 2 17 9
 203 0020 104B     		ldr	r3, .L18+8
 204 0022 1B68     		ldr	r3, [r3]
 205              		.loc 2 17 8
 206 0024 002B     		cmp	r3, #0
 207 0026 04D0     		beq	.L14
  18:Core/Src/main.c ****         Timeout_counter_ms--;
 208              		.loc 2 18 27
 209 0028 0E4B     		ldr	r3, .L18+8
 210 002a 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 34


 211 002c 013B     		subs	r3, r3, #1
 212 002e 0D4A     		ldr	r2, .L18+8
 213 0030 1360     		str	r3, [r2]
 214              	.L14:
  19:Core/Src/main.c ****     }
  20:Core/Src/main.c **** 
  21:Core/Src/main.c ****     if (IC_FM_TIM3_CH1.Timer_0_Hz) {
 215              		.loc 2 21 23
 216 0032 0D4B     		ldr	r3, .L18+12
 217 0034 9B69     		ldr	r3, [r3, #24]
 218              		.loc 2 21 8
 219 0036 002B     		cmp	r3, #0
 220 0038 05D0     		beq	.L15
  22:Core/Src/main.c ****         IC_FM_TIM3_CH1.Timer_0_Hz--;
 221              		.loc 2 22 23
 222 003a 0B4B     		ldr	r3, .L18+12
 223 003c 9B69     		ldr	r3, [r3, #24]
 224              		.loc 2 22 34
 225 003e 013B     		subs	r3, r3, #1
 226 0040 094A     		ldr	r2, .L18+12
 227 0042 9361     		str	r3, [r2, #24]
  23:Core/Src/main.c ****     } else {
  24:Core/Src/main.c ****         IC_FM_TIM3_CH1.Frequency = 0;
  25:Core/Src/main.c ****         IC_FM_TIM3_CH1.TIM_OVF = 0;
  26:Core/Src/main.c ****     }
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** #if defined FreeRTOS_USE
  29:Core/Src/main.c ****     xPortSysTickHandler();
  30:Core/Src/main.c **** #endif
  31:Core/Src/main.c **** }
 228              		.loc 2 31 1
 229 0044 06E0     		b	.L17
 230              	.L15:
  24:Core/Src/main.c ****         IC_FM_TIM3_CH1.TIM_OVF = 0;
 231              		.loc 2 24 34
 232 0046 084B     		ldr	r3, .L18+12
 233 0048 4FF00002 		mov	r2, #0
 234 004c 5A61     		str	r2, [r3, #20]	@ float
  25:Core/Src/main.c ****     }
 235              		.loc 2 25 32
 236 004e 064B     		ldr	r3, .L18+12
 237 0050 0022     		movs	r2, #0
 238 0052 1A60     		str	r2, [r3]
 239              	.L17:
 240              		.loc 2 31 1
 241 0054 00BF     		nop
 242 0056 BD46     		mov	sp, r7
 243              		.cfi_def_cfa_register 13
 244              		@ sp needed
 245 0058 80BC     		pop	{r7}
 246              		.cfi_restore 7
 247              		.cfi_def_cfa_offset 0
 248 005a 7047     		bx	lr
 249              	.L19:
 250              		.align	2
 251              	.L18:
 252 005c 00000000 		.word	SysTimer_ms
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 35


 253 0060 00000000 		.word	Delay_counter_ms
 254 0064 00000000 		.word	Timeout_counter_ms
 255 0068 00000000 		.word	IC_FM_TIM3_CH1
 256              		.cfi_endproc
 257              	.LFE68:
 259              		.global	__aeabi_ui2f
 260              		.global	__aeabi_fdiv
 261              		.section	.text.TIM3_IRQHandler,"ax",%progbits
 262              		.align	1
 263              		.global	TIM3_IRQHandler
 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 268              	TIM3_IRQHandler:
 269              	.LFB69:
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** void TIM3_IRQHandler(void) {
 270              		.loc 2 33 28
 271              		.cfi_startproc
 272              		@ args = 0, pretend = 0, frame = 8
 273              		@ frame_needed = 1, uses_anonymous_args = 0
 274 0000 80B5     		push	{r7, lr}
 275              		.cfi_def_cfa_offset 8
 276              		.cfi_offset 7, -8
 277              		.cfi_offset 14, -4
 278 0002 82B0     		sub	sp, sp, #8
 279              		.cfi_def_cfa_offset 16
 280 0004 00AF     		add	r7, sp, #0
 281              		.cfi_def_cfa_register 7
  34:Core/Src/main.c ****     //    
  35:Core/Src/main.c ****     if (READ_BIT(TIM3->SR, TIM_SR_UIF)) {
 282              		.loc 2 35 9
 283 0006 2F4B     		ldr	r3, .L26
 284 0008 1B69     		ldr	r3, [r3, #16]
 285 000a 03F00103 		and	r3, r3, #1
 286              		.loc 2 35 8
 287 000e 002B     		cmp	r3, #0
 288 0010 0AD0     		beq	.L21
  36:Core/Src/main.c ****         CLEAR_BIT(TIM3->SR, TIM_SR_UIF);  //   
 289              		.loc 2 36 9
 290 0012 2C4B     		ldr	r3, .L26
 291 0014 1B69     		ldr	r3, [r3, #16]
 292 0016 2B4A     		ldr	r2, .L26
 293 0018 23F00103 		bic	r3, r3, #1
 294 001c 1361     		str	r3, [r2, #16]
  37:Core/Src/main.c ****         IC_FM_TIM3_CH1.TIM_OVF++;         //   
 295              		.loc 2 37 23
 296 001e 2A4B     		ldr	r3, .L26+4
 297 0020 1B68     		ldr	r3, [r3]
 298              		.loc 2 37 31
 299 0022 0133     		adds	r3, r3, #1
 300 0024 284A     		ldr	r2, .L26+4
 301 0026 1360     		str	r3, [r2]
 302              	.L21:
  38:Core/Src/main.c ****     }
  39:Core/Src/main.c **** 
  40:Core/Src/main.c ****     //   
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 36


  41:Core/Src/main.c ****     if (READ_BIT(TIM3->SR, TIM_SR_CC1IF)) {
 303              		.loc 2 41 9
 304 0028 264B     		ldr	r3, .L26
 305 002a 1B69     		ldr	r3, [r3, #16]
 306 002c 03F00203 		and	r3, r3, #2
 307              		.loc 2 41 8
 308 0030 002B     		cmp	r3, #0
 309 0032 42D0     		beq	.L25
  42:Core/Src/main.c ****         //    2000 ,    
  43:Core/Src/main.c ****         IC_FM_TIM3_CH1.Timer_0_Hz = TIMEOUT_0_HZ;
 310              		.loc 2 43 35
 311 0034 244B     		ldr	r3, .L26+4
 312 0036 4FF47A72 		mov	r2, #1000
 313 003a 9A61     		str	r2, [r3, #24]
  44:Core/Src/main.c ****         CLEAR_BIT(TIM3->SR, TIM_SR_CC1IF);  //   
 314              		.loc 2 44 9
 315 003c 214B     		ldr	r3, .L26
 316 003e 1B69     		ldr	r3, [r3, #16]
 317 0040 204A     		ldr	r2, .L26
 318 0042 23F00203 		bic	r3, r3, #2
 319 0046 1361     		str	r3, [r2, #16]
  45:Core/Src/main.c **** 
  46:Core/Src/main.c ****         //   
  47:Core/Src/main.c ****         if (IC_FM_TIM3_CH1.flag_is_first_captured == false) {
 320              		.loc 2 47 27
 321 0048 1F4B     		ldr	r3, .L26+4
 322 004a 1B7B     		ldrb	r3, [r3, #12]
 323 004c DBB2     		uxtb	r3, r3
 324              		.loc 2 47 12
 325 004e 002B     		cmp	r3, #0
 326 0050 0AD1     		bne	.L23
  48:Core/Src/main.c ****             //     
  49:Core/Src/main.c ****             IC_FM_TIM3_CH1.Input_capture[0] = TIM3->CCR1;  //  , 
 327              		.loc 2 49 51
 328 0052 1C4B     		ldr	r3, .L26
 329 0054 5B6B     		ldr	r3, [r3, #52]
 330              		.loc 2 49 45
 331 0056 1C4A     		ldr	r2, .L26+4
 332 0058 5360     		str	r3, [r2, #4]
  50:Core/Src/main.c ****             IC_FM_TIM3_CH1.TIM_OVF = 0;                    //   
 333              		.loc 2 50 36
 334 005a 1B4B     		ldr	r3, .L26+4
 335 005c 0022     		movs	r2, #0
 336 005e 1A60     		str	r2, [r3]
  51:Core/Src/main.c ****             IC_FM_TIM3_CH1.flag_is_first_captured = true;
 337              		.loc 2 51 51
 338 0060 194B     		ldr	r3, .L26+4
 339 0062 0122     		movs	r2, #1
 340 0064 1A73     		strb	r2, [r3, #12]
  52:Core/Src/main.c ****         } else {
  53:Core/Src/main.c ****             //   
  54:Core/Src/main.c ****             IC_FM_TIM3_CH1.Input_capture[1] = TIM3->CCR1;  //  , 
  55:Core/Src/main.c **** 
  56:Core/Src/main.c ****             // ,      
  57:Core/Src/main.c ****             uint32_t Total_Ticks = (IC_FM_TIM3_CH1.TIM_OVF * TIM3->ARR) + IC_FM_TIM3_CH1.Input_capt
  58:Core/Src/main.c ****             // ,     
  59:Core/Src/main.c ****             IC_FM_TIM3_CH1.Delta_ticks = Total_Ticks - IC_FM_TIM3_CH1.Input_capture[0];
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 37


  60:Core/Src/main.c **** 
  61:Core/Src/main.c ****             if (IC_FM_TIM3_CH1.Delta_ticks != 0) {
  62:Core/Src/main.c ****                 //   
  63:Core/Src/main.c ****                 IC_FM_TIM3_CH1.Frequency = TICK_1_HZ / IC_FM_TIM3_CH1.Delta_ticks;  // 
  64:Core/Src/main.c ****             }
  65:Core/Src/main.c ****             //     
  66:Core/Src/main.c ****             IC_FM_TIM3_CH1.flag_is_first_captured = false;
  67:Core/Src/main.c ****         }
  68:Core/Src/main.c ****     }
  69:Core/Src/main.c **** }
 341              		.loc 2 69 1
 342 0066 28E0     		b	.L25
 343              	.L23:
 344              	.LBB2:
  54:Core/Src/main.c **** 
 345              		.loc 2 54 51
 346 0068 164B     		ldr	r3, .L26
 347 006a 5B6B     		ldr	r3, [r3, #52]
  54:Core/Src/main.c **** 
 348              		.loc 2 54 45
 349 006c 164A     		ldr	r2, .L26+4
 350 006e 9360     		str	r3, [r2, #8]
  57:Core/Src/main.c ****             // ,     
 351              		.loc 2 57 51
 352 0070 154B     		ldr	r3, .L26+4
 353 0072 1B68     		ldr	r3, [r3]
  57:Core/Src/main.c ****             // ,     
 354              		.loc 2 57 66
 355 0074 134A     		ldr	r2, .L26
 356 0076 D26A     		ldr	r2, [r2, #44]
  57:Core/Src/main.c ****             // ,     
 357              		.loc 2 57 60
 358 0078 03FB02F2 		mul	r2, r3, r2
  57:Core/Src/main.c ****             // ,     
 359              		.loc 2 57 103
 360 007c 124B     		ldr	r3, .L26+4
 361 007e 9B68     		ldr	r3, [r3, #8]
  57:Core/Src/main.c ****             // ,     
 362              		.loc 2 57 22
 363 0080 1344     		add	r3, r3, r2
 364 0082 7B60     		str	r3, [r7, #4]
  59:Core/Src/main.c **** 
 365              		.loc 2 59 84
 366 0084 104B     		ldr	r3, .L26+4
 367 0086 5B68     		ldr	r3, [r3, #4]
  59:Core/Src/main.c **** 
 368              		.loc 2 59 54
 369 0088 7A68     		ldr	r2, [r7, #4]
 370 008a D31A     		subs	r3, r2, r3
  59:Core/Src/main.c **** 
 371              		.loc 2 59 40
 372 008c 0E4A     		ldr	r2, .L26+4
 373 008e 1361     		str	r3, [r2, #16]
  61:Core/Src/main.c ****                 //   
 374              		.loc 2 61 31
 375 0090 0D4B     		ldr	r3, .L26+4
 376 0092 1B69     		ldr	r3, [r3, #16]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 38


  61:Core/Src/main.c ****                 //   
 377              		.loc 2 61 16
 378 0094 002B     		cmp	r3, #0
 379 0096 0DD0     		beq	.L24
  63:Core/Src/main.c ****             }
 380              		.loc 2 63 70
 381 0098 0B4B     		ldr	r3, .L26+4
 382 009a 1B69     		ldr	r3, [r3, #16]
  63:Core/Src/main.c ****             }
 383              		.loc 2 63 54
 384 009c 1846     		mov	r0, r3
 385 009e FFF7FEFF 		bl	__aeabi_ui2f
 386 00a2 0346     		mov	r3, r0
 387 00a4 1946     		mov	r1, r3
 388 00a6 0948     		ldr	r0, .L26+8
 389 00a8 FFF7FEFF 		bl	__aeabi_fdiv
 390 00ac 0346     		mov	r3, r0
 391 00ae 1A46     		mov	r2, r3
  63:Core/Src/main.c ****             }
 392              		.loc 2 63 42
 393 00b0 054B     		ldr	r3, .L26+4
 394 00b2 5A61     		str	r2, [r3, #20]	@ float
 395              	.L24:
  66:Core/Src/main.c ****         }
 396              		.loc 2 66 51
 397 00b4 044B     		ldr	r3, .L26+4
 398 00b6 0022     		movs	r2, #0
 399 00b8 1A73     		strb	r2, [r3, #12]
 400              	.L25:
 401              	.LBE2:
 402              		.loc 2 69 1
 403 00ba 00BF     		nop
 404 00bc 0837     		adds	r7, r7, #8
 405              		.cfi_def_cfa_offset 8
 406 00be BD46     		mov	sp, r7
 407              		.cfi_def_cfa_register 13
 408              		@ sp needed
 409 00c0 80BD     		pop	{r7, pc}
 410              	.L27:
 411 00c2 00BF     		.align	2
 412              	.L26:
 413 00c4 00040040 		.word	1073742848
 414 00c8 00000000 		.word	IC_FM_TIM3_CH1
 415 00cc 2657894C 		.word	1284069158
 416              		.cfi_endproc
 417              	.LFE69:
 419              		.section	.text.CMSIS_TIM3_Capture_mode,"ax",%progbits
 420              		.align	1
 421              		.global	CMSIS_TIM3_Capture_mode
 422              		.syntax unified
 423              		.thumb
 424              		.thumb_func
 426              	CMSIS_TIM3_Capture_mode:
 427              	.LFB70:
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** void CMSIS_TIM3_Capture_mode(void) {
 428              		.loc 2 71 36
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 39


 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 0
 431              		@ frame_needed = 1, uses_anonymous_args = 0
 432 0000 80B5     		push	{r7, lr}
 433              		.cfi_def_cfa_offset 8
 434              		.cfi_offset 7, -8
 435              		.cfi_offset 14, -4
 436 0002 00AF     		add	r7, sp, #0
 437              		.cfi_def_cfa_register 7
  72:Core/Src/main.c ****     SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);  //   TIM3
 438              		.loc 2 72 5
 439 0004 4B4B     		ldr	r3, .L29
 440 0006 DB69     		ldr	r3, [r3, #28]
 441 0008 4A4A     		ldr	r2, .L29
 442 000a 43F00203 		orr	r3, r3, #2
 443 000e D361     		str	r3, [r2, #28]
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****     //   TIM3_CH1(PA6)    
  75:Core/Src/main.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN);                               //  
 444              		.loc 2 75 5
 445 0010 484B     		ldr	r3, .L29
 446 0012 9B69     		ldr	r3, [r3, #24]
 447 0014 474A     		ldr	r2, .L29
 448 0016 43F00403 		orr	r3, r3, #4
 449 001a 9361     		str	r3, [r2, #24]
  76:Core/Src/main.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF6_Msk, 0b01 << GPIO_CRL_CNF6_Pos);    // Input floating
 450              		.loc 2 76 5
 451 001c 464B     		ldr	r3, .L29+4
 452 001e 1B68     		ldr	r3, [r3]
 453 0020 23F04063 		bic	r3, r3, #201326592
 454 0024 444A     		ldr	r2, .L29+4
 455 0026 43F08063 		orr	r3, r3, #67108864
 456 002a 1360     		str	r3, [r2]
  77:Core/Src/main.c ****     MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE6_Msk, 0b00 << GPIO_CRL_MODE6_Pos);  // Reserved
 457              		.loc 2 77 5
 458 002c 424B     		ldr	r3, .L29+4
 459 002e 1B68     		ldr	r3, [r3]
 460 0030 414A     		ldr	r2, .L29+4
 461 0032 23F04073 		bic	r3, r3, #50331648
 462 0036 1360     		str	r3, [r2]
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****     //    
  80:Core/Src/main.c ****     TIM3->CR1 = 0;  //       CR1
 463              		.loc 2 80 9
 464 0038 404B     		ldr	r3, .L29+8
 465              		.loc 2 80 15
 466 003a 0022     		movs	r2, #0
 467 003c 1A60     		str	r2, [r3]
  81:Core/Src/main.c ****     TIM3->CR2 = 0;  //       CR2
 468              		.loc 2 81 9
 469 003e 3F4B     		ldr	r3, .L29+8
 470              		.loc 2 81 15
 471 0040 0022     		movs	r2, #0
 472 0042 5A60     		str	r2, [r3, #4]
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****     CLEAR_BIT(TIM3->CR1, TIM_CR1_CEN);                                //  
 473              		.loc 2 83 5
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 40


 474 0044 3D4B     		ldr	r3, .L29+8
 475 0046 1B68     		ldr	r3, [r3]
 476 0048 3C4A     		ldr	r2, .L29+8
 477 004a 23F00103 		bic	r3, r3, #1
 478 004e 1360     		str	r3, [r2]
  84:Core/Src/main.c ****     CLEAR_BIT(TIM3->CR1, TIM_CR1_UDIS);                               // UEV enabled
 479              		.loc 2 84 5
 480 0050 3A4B     		ldr	r3, .L29+8
 481 0052 1B68     		ldr	r3, [r3]
 482 0054 394A     		ldr	r2, .L29+8
 483 0056 23F00203 		bic	r3, r3, #2
 484 005a 1360     		str	r3, [r2]
  85:Core/Src/main.c ****     CLEAR_BIT(TIM3->CR1, TIM_CR1_URS);                                // Any of the following event
 485              		.loc 2 85 5
 486 005c 374B     		ldr	r3, .L29+8
 487 005e 1B68     		ldr	r3, [r3]
 488 0060 364A     		ldr	r2, .L29+8
 489 0062 23F00403 		bic	r3, r3, #4
 490 0066 1360     		str	r3, [r2]
  86:Core/Src/main.c ****     CLEAR_BIT(TIM3->CR1, TIM_CR1_OPM);                                // One-pulse mode off
 491              		.loc 2 86 5
 492 0068 344B     		ldr	r3, .L29+8
 493 006a 1B68     		ldr	r3, [r3]
 494 006c 334A     		ldr	r2, .L29+8
 495 006e 23F00803 		bic	r3, r3, #8
 496 0072 1360     		str	r3, [r2]
  87:Core/Src/main.c ****     CLEAR_BIT(TIM3->CR1, TIM_CR1_DIR);                                //  
 497              		.loc 2 87 5
 498 0074 314B     		ldr	r3, .L29+8
 499 0076 1B68     		ldr	r3, [r3]
 500 0078 304A     		ldr	r2, .L29+8
 501 007a 23F01003 		bic	r3, r3, #16
 502 007e 1360     		str	r3, [r2]
  88:Core/Src/main.c ****     MODIFY_REG(TIM3->CR1, TIM_CR1_CMS_Msk, 0b00 << TIM_CR1_CMS_Pos);  //  
 503              		.loc 2 88 5
 504 0080 2E4B     		ldr	r3, .L29+8
 505 0082 1B68     		ldr	r3, [r3]
 506 0084 2D4A     		ldr	r2, .L29+8
 507 0086 23F06003 		bic	r3, r3, #96
 508 008a 1360     		str	r3, [r2]
  89:Core/Src/main.c ****     CLEAR_BIT(TIM3->CR1, TIM_CR1_ARPE);                               // TIMx_ARR register is not b
 509              		.loc 2 89 5
 510 008c 2B4B     		ldr	r3, .L29+8
 511 008e 1B68     		ldr	r3, [r3]
 512 0090 2A4A     		ldr	r2, .L29+8
 513 0092 23F08003 		bic	r3, r3, #128
 514 0096 1360     		str	r3, [r2]
  90:Core/Src/main.c ****     MODIFY_REG(TIM3->CR1, TIM_CR1_CKD_Msk, 0b00 << TIM_CR1_CKD_Pos);  //  
 515              		.loc 2 90 5
 516 0098 284B     		ldr	r3, .L29+8
 517 009a 1B68     		ldr	r3, [r3]
 518 009c 274A     		ldr	r2, .L29+8
 519 009e 23F44073 		bic	r3, r3, #768
 520 00a2 1360     		str	r3, [r2]
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****     //    
  93:Core/Src/main.c ****     TIM3->PSC = 0;       //  SysClk = 72 MHz, CK_CNT = 72 MHz
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 41


 521              		.loc 2 93 9
 522 00a4 254B     		ldr	r3, .L29+8
 523              		.loc 2 93 15
 524 00a6 0022     		movs	r2, #0
 525 00a8 9A62     		str	r2, [r3, #40]
  94:Core/Src/main.c ****     TIM3->ARR = 0xFFFF;  //    16- 
 526              		.loc 2 94 9
 527 00aa 244B     		ldr	r3, .L29+8
 528              		.loc 2 94 15
 529 00ac 4FF6FF72 		movw	r2, #65535
 530 00b0 DA62     		str	r2, [r3, #44]
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****     //  CH1 TIM3   Input Capture:
  97:Core/Src/main.c ****     TIM3->CCMR1 = 0;                                                          //  
 531              		.loc 2 97 9
 532 00b2 224B     		ldr	r3, .L29+8
 533              		.loc 2 97 17
 534 00b4 0022     		movs	r2, #0
 535 00b6 9A61     		str	r2, [r3, #24]
  98:Core/Src/main.c ****     MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_CC1S_Msk, 0b01 << TIM_CCMR1_CC1S_Pos);  // CC1 channel is con
 536              		.loc 2 98 5
 537 00b8 204B     		ldr	r3, .L29+8
 538 00ba 9B69     		ldr	r3, [r3, #24]
 539 00bc 23F00303 		bic	r3, r3, #3
 540 00c0 1E4A     		ldr	r2, .L29+8
 541 00c2 43F00103 		orr	r3, r3, #1
 542 00c6 9361     		str	r3, [r2, #24]
  99:Core/Src/main.c ****     //  :
 100:Core/Src/main.c ****     MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_IC1PSC_Msk, 0b01 << TIM_CCMR1_IC1PSC_Pos);  // no prescaler
 543              		.loc 2 100 5
 544 00c8 1C4B     		ldr	r3, .L29+8
 545 00ca 9B69     		ldr	r3, [r3, #24]
 546 00cc 23F00C03 		bic	r3, r3, #12
 547 00d0 1A4A     		ldr	r2, .L29+8
 548 00d2 43F00403 		orr	r3, r3, #4
 549 00d6 9361     		str	r3, [r2, #24]
 101:Core/Src/main.c ****     /*  This bit-field defines the ratio of the prescaler acting on CC1 input (IC1).
 102:Core/Src/main.c ****         The prescaler is reset as soon as CC1E=0 (TIMx_CCER register).
 103:Core/Src/main.c ****         00: no prescaler, capture is done each time an edge is detected on the capture input
 104:Core/Src/main.c ****         01: capture is done once every 2 events
 105:Core/Src/main.c ****         10: capture is done once every 4 events
 106:Core/Src/main.c ****         11: capture is done once every 8 events
 107:Core/Src/main.c ****     */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****     //  :
 110:Core/Src/main.c ****     MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_IC1F_Msk, 0b0000 << TIM_CCMR1_IC1F_Pos);
 550              		.loc 2 110 5
 551 00d8 184B     		ldr	r3, .L29+8
 552 00da 9B69     		ldr	r3, [r3, #24]
 553 00dc 174A     		ldr	r2, .L29+8
 554 00de 23F0F003 		bic	r3, r3, #240
 555 00e2 9361     		str	r3, [r2, #24]
 111:Core/Src/main.c ****     /*  IC1F: Input capture 1 filter
 112:Core/Src/main.c ****         This bit-field defines the frequency used to sample TI1 input and the length of the digital
 113:Core/Src/main.c ****         applied to TI1. The digital filter is made of an event counter in which N consecutive event
 114:Core/Src/main.c ****         are needed to validate a transition on the output:
 115:Core/Src/main.c ****         0000: No filter, sampling is done at fDTS
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 42


 116:Core/Src/main.c ****         0001: fSAMPLING=fCK_INT, N=2
 117:Core/Src/main.c ****         0010: fSAMPLING=fCK_INT, N=4
 118:Core/Src/main.c ****         0011: fSAMPLING=fCK_INT, N=8
 119:Core/Src/main.c ****         0100: fSAMPLING=fDTS/2, N=6
 120:Core/Src/main.c ****         0101: fSAMPLING=fDTS/2, N=8
 121:Core/Src/main.c ****         0110: fSAMPLING=fDTS/4, N=6
 122:Core/Src/main.c ****         0111: fSAMPLING=fDTS/4, N=8
 123:Core/Src/main.c ****         1000: fSAMPLING=fDTS/8, N=6
 124:Core/Src/main.c ****         1001: fSAMPLING=fDTS/8, N=8
 125:Core/Src/main.c ****         1010: fSAMPLING=fDTS/16, N=5
 126:Core/Src/main.c ****         1011: fSAMPLING=fDTS/16, N=6
 127:Core/Src/main.c ****         1100: fSAMPLING=fDTS/16, N=8
 128:Core/Src/main.c ****         1101: fSAMPLING=fDTS/32, N=5
 129:Core/Src/main.c ****         1110: fSAMPLING=fDTS/32, N=6
 130:Core/Src/main.c ****         1111: fSAMPLING=fDTS/32, N=8
 131:Core/Src/main.c ****     */
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****     //     
 134:Core/Src/main.c ****     SET_BIT(TIM3->CCER, TIM_CCER_CC1E);  // Capture enabled.
 556              		.loc 2 134 5
 557 00e4 154B     		ldr	r3, .L29+8
 558 00e6 1B6A     		ldr	r3, [r3, #32]
 559 00e8 144A     		ldr	r2, .L29+8
 560 00ea 43F00103 		orr	r3, r3, #1
 561 00ee 1362     		str	r3, [r2, #32]
 135:Core/Src/main.c ****     //    
 136:Core/Src/main.c ****     SET_BIT(TIM3->CCER, TIM_CCER_CC1P);  // non-inverted: capture is done on a rising edge of IC1. 
 562              		.loc 2 136 5
 563 00f0 124B     		ldr	r3, .L29+8
 564 00f2 1B6A     		ldr	r3, [r3, #32]
 565 00f4 114A     		ldr	r2, .L29+8
 566 00f6 43F00203 		orr	r3, r3, #2
 567 00fa 1362     		str	r3, [r2, #32]
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****     //  
 139:Core/Src/main.c ****     SET_BIT(TIM3->DIER, TIM_DIER_CC1IE);  // Capture/Compare 1 interrupt enable
 568              		.loc 2 139 5
 569 00fc 0F4B     		ldr	r3, .L29+8
 570 00fe DB68     		ldr	r3, [r3, #12]
 571 0100 0E4A     		ldr	r2, .L29+8
 572 0102 43F00203 		orr	r3, r3, #2
 573 0106 D360     		str	r3, [r2, #12]
 140:Core/Src/main.c ****     SET_BIT(TIM3->DIER, TIM_DIER_UIE);    // Update interrupt enabled.  
 574              		.loc 2 140 5
 575 0108 0C4B     		ldr	r3, .L29+8
 576 010a DB68     		ldr	r3, [r3, #12]
 577 010c 0B4A     		ldr	r2, .L29+8
 578 010e 43F00103 		orr	r3, r3, #1
 579 0112 D360     		str	r3, [r2, #12]
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****     //       NVIC
 143:Core/Src/main.c ****     NVIC_EnableIRQ(TIM3_IRQn);
 580              		.loc 2 143 5
 581 0114 1D20     		movs	r0, #29
 582 0116 FFF7FEFF 		bl	__NVIC_EnableIRQ
 144:Core/Src/main.c ****     NVIC_SetPriority(TIM3_IRQn, 0);
 583              		.loc 2 144 5
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 43


 584 011a 0021     		movs	r1, #0
 585 011c 1D20     		movs	r0, #29
 586 011e FFF7FEFF 		bl	__NVIC_SetPriority
 145:Core/Src/main.c **** 
 146:Core/Src/main.c ****     //  
 147:Core/Src/main.c ****     SET_BIT(TIM3->CR1, TIM_CR1_CEN);  //  
 587              		.loc 2 147 5
 588 0122 064B     		ldr	r3, .L29+8
 589 0124 1B68     		ldr	r3, [r3]
 590 0126 054A     		ldr	r2, .L29+8
 591 0128 43F00103 		orr	r3, r3, #1
 592 012c 1360     		str	r3, [r2]
 148:Core/Src/main.c **** }
 593              		.loc 2 148 1
 594 012e 00BF     		nop
 595 0130 80BD     		pop	{r7, pc}
 596              	.L30:
 597 0132 00BF     		.align	2
 598              	.L29:
 599 0134 00100240 		.word	1073876992
 600 0138 00080140 		.word	1073809408
 601 013c 00040040 		.word	1073742848
 602              		.cfi_endproc
 603              	.LFE70:
 605              		.section	.text.main,"ax",%progbits
 606              		.align	1
 607              		.global	main
 608              		.syntax unified
 609              		.thumb
 610              		.thumb_func
 612              	main:
 613              	.LFB71:
 149:Core/Src/main.c **** 
 150:Core/Src/main.c **** int main(void) {
 614              		.loc 2 150 16
 615              		.cfi_startproc
 616              		@ args = 0, pretend = 0, frame = 0
 617              		@ frame_needed = 1, uses_anonymous_args = 0
 618 0000 80B5     		push	{r7, lr}
 619              		.cfi_def_cfa_offset 8
 620              		.cfi_offset 7, -8
 621              		.cfi_offset 14, -4
 622 0002 00AF     		add	r7, sp, #0
 623              		.cfi_def_cfa_register 7
 151:Core/Src/main.c ****     CMSIS_Debug_init();
 624              		.loc 2 151 5
 625 0004 FFF7FEFF 		bl	CMSIS_Debug_init
 152:Core/Src/main.c ****     CMSIS_RCC_SystemClock_72MHz();
 626              		.loc 2 152 5
 627 0008 FFF7FEFF 		bl	CMSIS_RCC_SystemClock_72MHz
 153:Core/Src/main.c ****     CMSIS_SysTick_Timer_init();
 628              		.loc 2 153 5
 629 000c FFF7FEFF 		bl	CMSIS_SysTick_Timer_init
 154:Core/Src/main.c ****     CMSIS_TIM3_Capture_mode();
 630              		.loc 2 154 5
 631 0010 FFF7FEFF 		bl	CMSIS_TIM3_Capture_mode
 632              	.L32:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 44


 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****     while (1) {
 633              		.loc 2 156 11 discriminator 1
 634 0014 FEE7     		b	.L32
 635              		.cfi_endproc
 636              	.LFE71:
 638              		.text
 639              	.Letext0:
 640              		.file 3 "Drivers/CMSIS/stm32f103xb.h"
 641              		.file 4 "c:\\dev_tools\\stm32_tools\\gnu-tools-for-stm32.12.3\\tools\\arm-none-eabi\\include\\mach
 642              		.file 5 "c:\\dev_tools\\stm32_tools\\gnu-tools-for-stm32.12.3\\tools\\arm-none-eabi\\include\\sys\
 643              		.file 6 "Core/Inc/main.h"
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 45


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s:18     .text.__NVIC_EnableIRQ:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s:23     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s:73     .text.__NVIC_EnableIRQ:00000034 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s:78     .text.__NVIC_SetPriority:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s:83     .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s:151    .text.__NVIC_SetPriority:0000004c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s:161    .bss.IC_FM_TIM3_CH1:00000000 IC_FM_TIM3_CH1
C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s:158    .bss.IC_FM_TIM3_CH1:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s:164    .text.SysTick_Handler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s:170    .text.SysTick_Handler:00000000 SysTick_Handler
C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s:252    .text.SysTick_Handler:0000005c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s:262    .text.TIM3_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s:268    .text.TIM3_IRQHandler:00000000 TIM3_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s:413    .text.TIM3_IRQHandler:000000c4 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s:420    .text.CMSIS_TIM3_Capture_mode:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s:426    .text.CMSIS_TIM3_Capture_mode:00000000 CMSIS_TIM3_Capture_mode
C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s:599    .text.CMSIS_TIM3_Capture_mode:00000134 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s:606    .text.main:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s:612    .text.main:00000000 main
                           .group:00000000 wm4.0.57948b105342b2a9a91afe6dac72b4ef
                           .group:00000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:00000000 wm4.stm32f1xx.h.39.208bb8a61c892b7c37d899c49a031330
                           .group:00000000 wm4.stm32f103xb.h.38.ec967d5ad9d3269cb0788eebda048e38
                           .group:00000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:00000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.4d5822004c01a829a975260e854b5f8e
                           .group:00000000 wm4.core_cm3.h.67.b6eeac091bd5021affc70d37cb61b8a9
                           .group:00000000 wm4.cmsis_gcc.h.26.4f5798e999d5690b80e6ded3ecc94b37
                           .group:00000000 wm4.core_cm3.h.128.e04db33ca09c4e9955b79cb06c844157
                           .group:00000000 wm4.stm32f103xb.h.573.10249aa7473ca93be896fed94046a725
                           .group:00000000 wm4.stm32f1xx.h.162.96b09079a093c34dbd7f0b85cbd0ddee
                           .group:00000000 wm4.main.h.12.86b8b049dc25373394803537fe28a665
                           .group:00000000 wm4.newlib.h.8.4679f89e52c9f69cd44f3a27cd28c759
                           .group:00000000 wm4.ieeefp.h.77.25247dc27dbe3b23bfe98c2dc18f6ac5
                           .group:00000000 wm4.config.h.224.79362c3cdb280fe0b8d95bd0bc4d5c54
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4.stddef.h.181.c3f52a3b0f4c288bddb5dda1562858e2
                           .group:00000000 wm4.cdefs.h.49.39045112216f6a021dbdffe3bf5accce
                           .group:00000000 wm4.stddef.h.39.b727a6c3269d9d6ef9fc646b721a8287
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:00000000 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.32fd7d280fc2a40b0797abce5beaf6e3
                           .group:00000000 wm4.assert.h.11.db24e541f16414db224bf986d21017e2
                           .group:00000000 wm4.reent.h.504.40d20ade344680fbcb6a0178bf7ae09e
                           .group:00000000 wm4.types.h.40.8b6acba56cefbb11746718204edc8f5e
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccfhwhJv.s 			page 46


                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.32.bec3221fa7a9bb0bdde696c9c57e47d2
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.19.40cd3f2bfc456b193b790c2754690ebf
                           .group:00000000 wm4.types.h.51.5571ec98f267d17d3c670b7a3ba33afa
                           .group:00000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:00000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.60a2ded7dae310b81f9d6907fe5e3dbf

UNDEFINED SYMBOLS
SysTimer_ms
Delay_counter_ms
Timeout_counter_ms
__aeabi_ui2f
__aeabi_fdiv
CMSIS_Debug_init
CMSIS_RCC_SystemClock_72MHz
CMSIS_SysTick_Timer_init
