Fitter report for ula_mips
Thu Nov 22 22:12:40 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Fitter Resource Usage Summary
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Fitter RAM Summary
 23. |mips_teste|memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM
 24. I/O Rules Summary
 25. I/O Rules Details
 26. I/O Rules Matrix
 27. Fitter Device Options
 28. Operating Settings and Conditions
 29. Fitter Messages
 30. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Failed - Thu Nov 22 22:12:35 2018           ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; ula_mips                                    ;
; Top-level Entity Name              ; mips_teste                                  ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29C8                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 683 / 114,480 ( < 1 % )                     ;
;     Total combinational functions  ; 485 / 114,480 ( < 1 % )                     ;
;     Dedicated logic registers      ; 414 / 114,480 ( < 1 % )                     ;
; Total registers                    ; 526                                         ;
; Total pins                         ; 487 / 529 ( 92 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,096 / 3,981,312 ( < 1 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE115F29C8                         ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                  ;
+--------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+---------------------------------------+------------------+-----------------------+
; Node                                                   ; Action          ; Operation        ; Reason                          ; Node Port ; Node Port Name ; Destination Node                      ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+---------------------------------------+------------------+-----------------------+
; PC:PC|q[2]                                             ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[2]~_Duplicate_1               ; Q                ;                       ;
; PC:PC|q[2]                                             ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[2]~output                    ; I                ;                       ;
; PC:PC|q[3]                                             ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[3]~_Duplicate_1               ; Q                ;                       ;
; PC:PC|q[3]                                             ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[3]~output                    ; I                ;                       ;
; PC:PC|q[4]                                             ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[4]~_Duplicate_1               ; Q                ;                       ;
; PC:PC|q[4]                                             ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[4]~output                    ; I                ;                       ;
; PC:PC|q[5]                                             ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[5]~_Duplicate_1               ; Q                ;                       ;
; PC:PC|q[5]                                             ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[5]~output                    ; I                ;                       ;
; PC:PC|q[6]                                             ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[6]~_Duplicate_1               ; Q                ;                       ;
; PC:PC|q[6]                                             ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[6]~output                    ; I                ;                       ;
; PC:PC|q[7]                                             ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[7]~_Duplicate_1               ; Q                ;                       ;
; PC:PC|q[7]                                             ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[7]~output                    ; I                ;                       ;
; PC:PC|q[8]                                             ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[8]~_Duplicate_1               ; Q                ;                       ;
; PC:PC|q[8]                                             ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[8]~output                    ; I                ;                       ;
; PC:PC|q[9]                                             ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[9]~_Duplicate_1               ; Q                ;                       ;
; PC:PC|q[9]                                             ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[9]~output                    ; I                ;                       ;
; PC:PC|q[10]                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[10]~_Duplicate_1              ; Q                ;                       ;
; PC:PC|q[10]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[10]~output                   ; I                ;                       ;
; PC:PC|q[11]                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[11]~_Duplicate_1              ; Q                ;                       ;
; PC:PC|q[11]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[11]~output                   ; I                ;                       ;
; PC:PC|q[12]                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[12]~_Duplicate_1              ; Q                ;                       ;
; PC:PC|q[12]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[12]~output                   ; I                ;                       ;
; PC:PC|q[13]                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[13]~_Duplicate_1              ; Q                ;                       ;
; PC:PC|q[13]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[13]~output                   ; I                ;                       ;
; PC:PC|q[14]                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[14]~_Duplicate_1              ; Q                ;                       ;
; PC:PC|q[14]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[14]~output                   ; I                ;                       ;
; PC:PC|q[15]                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[15]~_Duplicate_1              ; Q                ;                       ;
; PC:PC|q[15]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[15]~output                   ; I                ;                       ;
; PC:PC|q[16]                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[16]~_Duplicate_1              ; Q                ;                       ;
; PC:PC|q[16]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[16]~output                   ; I                ;                       ;
; PC:PC|q[17]                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[17]~_Duplicate_1              ; Q                ;                       ;
; PC:PC|q[17]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[17]~output                   ; I                ;                       ;
; PC:PC|q[18]                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[18]~_Duplicate_1              ; Q                ;                       ;
; PC:PC|q[18]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[18]~output                   ; I                ;                       ;
; PC:PC|q[19]                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[19]~_Duplicate_1              ; Q                ;                       ;
; PC:PC|q[19]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[19]~output                   ; I                ;                       ;
; PC:PC|q[20]                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[20]~_Duplicate_1              ; Q                ;                       ;
; PC:PC|q[20]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[20]~output                   ; I                ;                       ;
; PC:PC|q[21]                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[21]~_Duplicate_1              ; Q                ;                       ;
; PC:PC|q[21]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[21]~output                   ; I                ;                       ;
; PC:PC|q[22]                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[22]~_Duplicate_1              ; Q                ;                       ;
; PC:PC|q[22]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[22]~output                   ; I                ;                       ;
; PC:PC|q[23]                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[23]~_Duplicate_1              ; Q                ;                       ;
; PC:PC|q[23]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[23]~output                   ; I                ;                       ;
; PC:PC|q[24]                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[24]~_Duplicate_1              ; Q                ;                       ;
; PC:PC|q[24]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[24]~output                   ; I                ;                       ;
; PC:PC|q[25]                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[25]~_Duplicate_1              ; Q                ;                       ;
; PC:PC|q[25]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[25]~output                   ; I                ;                       ;
; PC:PC|q[26]                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[26]~_Duplicate_1              ; Q                ;                       ;
; PC:PC|q[26]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[26]~output                   ; I                ;                       ;
; PC:PC|q[27]                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[27]~_Duplicate_1              ; Q                ;                       ;
; PC:PC|q[27]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[27]~output                   ; I                ;                       ;
; PC:PC|q[28]                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[28]~_Duplicate_1              ; Q                ;                       ;
; PC:PC|q[28]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[28]~output                   ; I                ;                       ;
; PC:PC|q[29]                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[29]~_Duplicate_1              ; Q                ;                       ;
; PC:PC|q[29]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[29]~output                   ; I                ;                       ;
; PC:PC|q[30]                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[30]~_Duplicate_1              ; Q                ;                       ;
; PC:PC|q[30]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[30]~output                   ; I                ;                       ;
; PC:PC|q[31]                                            ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; PC:PC|q[31]~_Duplicate_1              ; Q                ;                       ;
; PC:PC|q[31]                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; teste_PC[31]~output                   ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[0]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDG[0]~output                        ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[1]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDG[1]~output                        ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[2]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDG[2]~output                        ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[3]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDG[3]~output                        ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[4]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDG[4]~output                        ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[5]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDG[5]~output                        ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[6]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDG[6]~output                        ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[7]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDG[7]~output                        ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[8]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDR[0]~output                        ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[9]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDR[1]~output                        ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[10] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDR[2]~output                        ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[11] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDR[3]~output                        ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[12] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDR[4]~output                        ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[13] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDR[5]~output                        ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[14] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDR[6]~output                        ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[15] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDR[7]~output                        ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[16] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDR[8]~output                        ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[17] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDR[9]~output                        ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[18] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDR[10]~output                       ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[19] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDR[11]~output                       ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[20] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDR[12]~output                       ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[21] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDR[13]~output                       ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[22] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDR[14]~output                       ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[23] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDR[15]~output                       ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[24] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDR[16]~output                       ; I                ;                       ;
; controlador_io:controlador1|registrador:reg_leds|q[25] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDR[17]~output                       ; I                ;                       ;
; registrador:ID_EX|q[74]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[74]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[74]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[0]~output                ; I                ;                       ;
; registrador:ID_EX|q[75]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[75]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[75]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[1]~output                ; I                ;                       ;
; registrador:ID_EX|q[76]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[76]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[76]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[2]~output                ; I                ;                       ;
; registrador:ID_EX|q[77]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[77]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[77]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[3]~output                ; I                ;                       ;
; registrador:ID_EX|q[78]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[78]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[78]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[4]~output                ; I                ;                       ;
; registrador:ID_EX|q[79]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[79]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[79]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[5]~output                ; I                ;                       ;
; registrador:ID_EX|q[80]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[80]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[80]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[6]~output                ; I                ;                       ;
; registrador:ID_EX|q[81]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[81]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[81]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[7]~output                ; I                ;                       ;
; registrador:ID_EX|q[82]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[82]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[82]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[8]~output                ; I                ;                       ;
; registrador:ID_EX|q[83]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[83]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[83]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[9]~output                ; I                ;                       ;
; registrador:ID_EX|q[84]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[84]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[84]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[10]~output               ; I                ;                       ;
; registrador:ID_EX|q[85]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[85]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[85]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[11]~output               ; I                ;                       ;
; registrador:ID_EX|q[86]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[86]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[86]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[12]~output               ; I                ;                       ;
; registrador:ID_EX|q[87]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[87]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[87]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[13]~output               ; I                ;                       ;
; registrador:ID_EX|q[88]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[88]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[88]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[14]~output               ; I                ;                       ;
; registrador:ID_EX|q[89]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[89]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[89]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[15]~output               ; I                ;                       ;
; registrador:ID_EX|q[90]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[90]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[90]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[16]~output               ; I                ;                       ;
; registrador:ID_EX|q[91]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[91]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[91]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[17]~output               ; I                ;                       ;
; registrador:ID_EX|q[92]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[92]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[92]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[18]~output               ; I                ;                       ;
; registrador:ID_EX|q[93]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[93]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[93]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[19]~output               ; I                ;                       ;
; registrador:ID_EX|q[94]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[94]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[94]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[20]~output               ; I                ;                       ;
; registrador:ID_EX|q[95]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[95]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[95]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[21]~output               ; I                ;                       ;
; registrador:ID_EX|q[96]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[96]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[96]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[22]~output               ; I                ;                       ;
; registrador:ID_EX|q[97]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[97]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[97]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[23]~output               ; I                ;                       ;
; registrador:ID_EX|q[98]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[98]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[98]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[24]~output               ; I                ;                       ;
; registrador:ID_EX|q[99]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[99]~_Duplicate_1  ; Q                ;                       ;
; registrador:ID_EX|q[99]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[25]~output               ; I                ;                       ;
; registrador:ID_EX|q[100]                               ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[100]~_Duplicate_1 ; Q                ;                       ;
; registrador:ID_EX|q[100]                               ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[26]~output               ; I                ;                       ;
; registrador:ID_EX|q[101]                               ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[101]~_Duplicate_1 ; Q                ;                       ;
; registrador:ID_EX|q[101]                               ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[27]~output               ; I                ;                       ;
; registrador:ID_EX|q[102]                               ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[102]~_Duplicate_1 ; Q                ;                       ;
; registrador:ID_EX|q[102]                               ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[28]~output               ; I                ;                       ;
; registrador:ID_EX|q[103]                               ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[103]~_Duplicate_1 ; Q                ;                       ;
; registrador:ID_EX|q[103]                               ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[29]~output               ; I                ;                       ;
; registrador:ID_EX|q[104]                               ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[104]~_Duplicate_1 ; Q                ;                       ;
; registrador:ID_EX|q[104]                               ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[30]~output               ; I                ;                       ;
; registrador:ID_EX|q[105]                               ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:ID_EX|q[105]~_Duplicate_1 ; Q                ;                       ;
; registrador:ID_EX|q[105]                               ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; entrada1_ULA[31]~output               ; I                ;                       ;
; registrador:IF_ID|q[0]                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:IF_ID|q[0]~_Duplicate_1   ; Q                ;                       ;
; registrador:IF_ID|q[0]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; saidaExtensor[0]~output               ; I                ;                       ;
; registrador:IF_ID|q[1]                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:IF_ID|q[1]~_Duplicate_1   ; Q                ;                       ;
; registrador:IF_ID|q[1]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; saidaExtensor[1]~output               ; I                ;                       ;
; registrador:IF_ID|q[2]                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:IF_ID|q[2]~_Duplicate_1   ; Q                ;                       ;
; registrador:IF_ID|q[2]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; saidaExtensor[2]~output               ; I                ;                       ;
; registrador:IF_ID|q[3]                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:IF_ID|q[3]~_Duplicate_1   ; Q                ;                       ;
; registrador:IF_ID|q[3]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; saidaExtensor[3]~output               ; I                ;                       ;
; registrador:IF_ID|q[5]                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:IF_ID|q[5]~_Duplicate_1   ; Q                ;                       ;
; registrador:IF_ID|q[5]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; saidaExtensor[5]~output               ; I                ;                       ;
; registrador:IF_ID|q[11]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:IF_ID|q[11]~_Duplicate_1  ; Q                ;                       ;
; registrador:IF_ID|q[11]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; saidaExtensor[11]~output              ; I                ;                       ;
; registrador:IF_ID|q[12]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:IF_ID|q[12]~_Duplicate_1  ; Q                ;                       ;
; registrador:IF_ID|q[12]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; saidaExtensor[12]~output              ; I                ;                       ;
; registrador:IF_ID|q[14]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:IF_ID|q[14]~_Duplicate_1  ; Q                ;                       ;
; registrador:IF_ID|q[14]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; saidaExtensor[14]~output              ; I                ;                       ;
; registrador:IF_ID|q[16]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:IF_ID|q[16]~_Duplicate_1  ; Q                ;                       ;
; registrador:IF_ID|q[16]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; end2[0]~output                        ; I                ;                       ;
; registrador:IF_ID|q[17]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:IF_ID|q[17]~_Duplicate_1  ; Q                ;                       ;
; registrador:IF_ID|q[17]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; end2[1]~output                        ; I                ;                       ;
; registrador:IF_ID|q[19]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:IF_ID|q[19]~_Duplicate_1  ; Q                ;                       ;
; registrador:IF_ID|q[19]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; end2[3]~output                        ; I                ;                       ;
; registrador:IF_ID|q[20]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:IF_ID|q[20]~_Duplicate_1  ; Q                ;                       ;
; registrador:IF_ID|q[20]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; end2[4]~output                        ; I                ;                       ;
; registrador:IF_ID|q[21]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:IF_ID|q[21]~_Duplicate_1  ; Q                ;                       ;
; registrador:IF_ID|q[21]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; end1[0]~output                        ; I                ;                       ;
; registrador:IF_ID|q[22]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:IF_ID|q[22]~_Duplicate_1  ; Q                ;                       ;
; registrador:IF_ID|q[22]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; end1[1]~output                        ; I                ;                       ;
; registrador:IF_ID|q[24]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:IF_ID|q[24]~_Duplicate_1  ; Q                ;                       ;
; registrador:IF_ID|q[24]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; end1[3]~output                        ; I                ;                       ;
; registrador:IF_ID|q[25]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:IF_ID|q[25]~_Duplicate_1  ; Q                ;                       ;
; registrador:IF_ID|q[25]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; end1[4]~output                        ; I                ;                       ;
; registrador:IF_ID|q[26]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:IF_ID|q[26]~_Duplicate_1  ; Q                ;                       ;
; registrador:IF_ID|q[26]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; op[0]~output                          ; I                ;                       ;
; registrador:IF_ID|q[26]~_Duplicate_1                   ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:IF_ID|q[26]~_Duplicate_2  ; Q                ;                       ;
; registrador:IF_ID|q[26]~_Duplicate_1                   ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; op[1]~output                          ; I                ;                       ;
; registrador:IF_ID|q[31]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:IF_ID|q[31]~_Duplicate_1  ; Q                ;                       ;
; registrador:IF_ID|q[31]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; op[5]~output                          ; I                ;                       ;
; registrador:MEM_WB|q[0]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:MEM_WB|q[0]~_Duplicate_1  ; Q                ;                       ;
; registrador:MEM_WB|q[0]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; end3[0]~output                        ; I                ;                       ;
; registrador:MEM_WB|q[1]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:MEM_WB|q[1]~_Duplicate_1  ; Q                ;                       ;
; registrador:MEM_WB|q[1]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; end3[1]~output                        ; I                ;                       ;
; registrador:MEM_WB|q[3]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:MEM_WB|q[3]~_Duplicate_1  ; Q                ;                       ;
; registrador:MEM_WB|q[3]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; end3[3]~output                        ; I                ;                       ;
; registrador:MEM_WB|q[4]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:MEM_WB|q[4]~_Duplicate_1  ; Q                ;                       ;
; registrador:MEM_WB|q[4]                                ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; end3[4]~output                        ; I                ;                       ;
; registrador:MEM_WB|q[70]                               ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; registrador:MEM_WB|q[70]~_Duplicate_1 ; Q                ;                       ;
; registrador:MEM_WB|q[70]                               ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; saida_habEscReg~output                ; I                ;                       ;
+--------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+---------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                              ;
+--------------+----------------+--------------+------------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+------------------+---------------+----------------+
; Location     ;                ;              ; AUD_ADCDAT       ; PIN_D2        ; QSF Assignment ;
; Location     ;                ;              ; AUD_ADCLRCK      ; PIN_C2        ; QSF Assignment ;
; Location     ;                ;              ; AUD_BCLK         ; PIN_F2        ; QSF Assignment ;
; Location     ;                ;              ; AUD_DACDAT       ; PIN_D1        ; QSF Assignment ;
; Location     ;                ;              ; AUD_DACLRCK      ; PIN_E3        ; QSF Assignment ;
; Location     ;                ;              ; AUD_XCK          ; PIN_E1        ; QSF Assignment ;
; Location     ;                ;              ; BENCHMARK_PCP[0] ; PIN_AE22      ; QSF Assignment ;
; Location     ;                ;              ; BENCHMARK_PCP[1] ; PIN_AF21      ; QSF Assignment ;
; Location     ;                ;              ; BENCHMARK_PCP[2] ; PIN_AF22      ; QSF Assignment ;
; Location     ;                ;              ; BENCHMARK_PCP[3] ; PIN_AD22      ; QSF Assignment ;
; Location     ;                ;              ; BENCHMARK_PCP[4] ; PIN_AG25      ; QSF Assignment ;
; Location     ;                ;              ; BENCHMARK_PCP[5] ; PIN_AD25      ; QSF Assignment ;
; Location     ;                ;              ; BENCHMARK_PCP[6] ; PIN_AH25      ; QSF Assignment ;
; Location     ;                ;              ; BENCHMARK_PCP[7] ; PIN_AE25      ; QSF Assignment ;
; Location     ;                ;              ; CLOCK2_50        ; PIN_AG14      ; QSF Assignment ;
; Location     ;                ;              ; CLOCK3_50        ; PIN_AG15      ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[0]     ; PIN_R6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[10]    ; PIN_R5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[11]    ; PIN_AA5       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[12]    ; PIN_Y7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[1]     ; PIN_V8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[2]     ; PIN_U8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[3]     ; PIN_P1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[4]     ; PIN_V5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[5]     ; PIN_W8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[6]     ; PIN_W7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[7]     ; PIN_AA7       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[8]     ; PIN_Y5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[9]     ; PIN_Y6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_BA[0]       ; PIN_U7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_BA[1]       ; PIN_R4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CAS_N       ; PIN_V7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CKE         ; PIN_AA6       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CLK         ; PIN_AE5       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CS_N        ; PIN_T4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQM[0]      ; PIN_U2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQM[1]      ; PIN_W4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQM[2]      ; PIN_K8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQM[3]      ; PIN_N8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[0]       ; PIN_W3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[10]      ; PIN_AB1       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[11]      ; PIN_AA3       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[12]      ; PIN_AB2       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[13]      ; PIN_AC1       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[14]      ; PIN_AB3       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[15]      ; PIN_AC2       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[16]      ; PIN_M8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[17]      ; PIN_L8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[18]      ; PIN_P2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[19]      ; PIN_N3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[1]       ; PIN_W2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[20]      ; PIN_N4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[21]      ; PIN_M4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[22]      ; PIN_M7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[23]      ; PIN_L7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[24]      ; PIN_U5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[25]      ; PIN_R7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[26]      ; PIN_R1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[27]      ; PIN_R2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[28]      ; PIN_R3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[29]      ; PIN_T3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[2]       ; PIN_V4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[30]      ; PIN_U4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[31]      ; PIN_U1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[3]       ; PIN_W1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[4]       ; PIN_V3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[5]       ; PIN_V2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[6]       ; PIN_V1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[7]       ; PIN_U3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[8]       ; PIN_Y3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[9]       ; PIN_Y4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_RAS_N       ; PIN_U6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_WE_N        ; PIN_V6        ; QSF Assignment ;
; Location     ;                ;              ; EEP_I2C_SCLK     ; PIN_D14       ; QSF Assignment ;
; Location     ;                ;              ; EEP_I2C_SDAT     ; PIN_E14       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_GTX_CLK    ; PIN_A17       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_INT_N      ; PIN_A21       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_LINK100    ; PIN_C14       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_MDC        ; PIN_C20       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_MDIO       ; PIN_B21       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_RESET_N    ; PIN_C19       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_RX_CLK     ; PIN_A15       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_RX_COL     ; PIN_E15       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_RX_CRS     ; PIN_D15       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_RX_DATA[0] ; PIN_C16       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_RX_DATA[1] ; PIN_D16       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_RX_DATA[2] ; PIN_D17       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_RX_DATA[3] ; PIN_C15       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_RX_DV      ; PIN_C17       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_RX_ER      ; PIN_D18       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_TX_CLK     ; PIN_B17       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_TX_DATA[0] ; PIN_C18       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_TX_DATA[1] ; PIN_D19       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_TX_DATA[2] ; PIN_A19       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_TX_DATA[3] ; PIN_B19       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_TX_EN      ; PIN_A18       ; QSF Assignment ;
; Location     ;                ;              ; ENET0_TX_ER      ; PIN_B18       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_GTX_CLK    ; PIN_C23       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_INT_N      ; PIN_D24       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_LINK100    ; PIN_D13       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_MDC        ; PIN_D23       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_MDIO       ; PIN_D25       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_RESET_N    ; PIN_D22       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_RX_CLK     ; PIN_B15       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_RX_COL     ; PIN_B22       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_RX_CRS     ; PIN_D20       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_RX_DATA[0] ; PIN_B23       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_RX_DATA[1] ; PIN_C21       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_RX_DATA[2] ; PIN_A23       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_RX_DATA[3] ; PIN_D21       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_RX_DV      ; PIN_A22       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_RX_ER      ; PIN_C24       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_TX_CLK     ; PIN_C22       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_TX_DATA[0] ; PIN_C25       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_TX_DATA[1] ; PIN_A26       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_TX_DATA[2] ; PIN_B26       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_TX_DATA[3] ; PIN_C26       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_TX_EN      ; PIN_B25       ; QSF Assignment ;
; Location     ;                ;              ; ENET1_TX_ER      ; PIN_A25       ; QSF Assignment ;
; Location     ;                ;              ; EPCS_DATA0       ; PIN_N7        ; QSF Assignment ;
; Location     ;                ;              ; EPCS_DCLK        ; PIN_P3        ; QSF Assignment ;
; Location     ;                ;              ; EPCS_SCE         ; PIN_E2        ; QSF Assignment ;
; Location     ;                ;              ; EPCS_SDO         ; PIN_F4        ; QSF Assignment ;
; Location     ;                ;              ; EXT_CLK          ; PIN_Y2        ; QSF Assignment ;
; Location     ;                ;              ; EXT_IO[0]        ; PIN_J10       ; QSF Assignment ;
; Location     ;                ;              ; EXT_IO[1]        ; PIN_J14       ; QSF Assignment ;
; Location     ;                ;              ; EXT_IO[2]        ; PIN_H13       ; QSF Assignment ;
; Location     ;                ;              ; EXT_IO[3]        ; PIN_H14       ; QSF Assignment ;
; Location     ;                ;              ; EXT_IO[4]        ; PIN_F14       ; QSF Assignment ;
; Location     ;                ;              ; EXT_IO[5]        ; PIN_E10       ; QSF Assignment ;
; Location     ;                ;              ; EXT_IO[6]        ; PIN_D9        ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[0]       ; PIN_AG12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[10]      ; PIN_AE9       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[11]      ; PIN_AF9       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[12]      ; PIN_AA10      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[13]      ; PIN_AD8       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[14]      ; PIN_AC8       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[15]      ; PIN_Y10       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[16]      ; PIN_AA8       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[17]      ; PIN_AH12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[18]      ; PIN_AC12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[19]      ; PIN_AD12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[1]       ; PIN_AH7       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[20]      ; PIN_AE10      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[21]      ; PIN_AD10      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[22]      ; PIN_AD11      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[2]       ; PIN_Y13       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[3]       ; PIN_Y14       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[4]       ; PIN_Y12       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[5]       ; PIN_AA13      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[6]       ; PIN_AA12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[7]       ; PIN_AB13      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[8]       ; PIN_AB12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[9]       ; PIN_AB10      ; QSF Assignment ;
; Location     ;                ;              ; FL_CE_N          ; PIN_AG7       ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[0]         ; PIN_AH8       ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[1]         ; PIN_AF10      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[2]         ; PIN_AG10      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[3]         ; PIN_AH10      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[4]         ; PIN_AF11      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[5]         ; PIN_AG11      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[6]         ; PIN_AH11      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[7]         ; PIN_AF12      ; QSF Assignment ;
; Location     ;                ;              ; FL_OE_N          ; PIN_AG8       ; QSF Assignment ;
; Location     ;                ;              ; FL_RESET_N       ; PIN_AE11      ; QSF Assignment ;
; Location     ;                ;              ; FL_RY            ; PIN_Y1        ; QSF Assignment ;
; Location     ;                ;              ; FL_WE_N          ; PIN_AC10      ; QSF Assignment ;
; Location     ;                ;              ; FL_WP_N          ; PIN_AE12      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[0]          ; PIN_AB22      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[10]         ; PIN_AC19      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[11]         ; PIN_AF16      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[12]         ; PIN_AD19      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[13]         ; PIN_AF15      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[14]         ; PIN_AF24      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[15]         ; PIN_AE21      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[16]         ; PIN_AF25      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[17]         ; PIN_AC22      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[18]         ; PIN_AE22      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[19]         ; PIN_AF21      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[1]          ; PIN_AC15      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[20]         ; PIN_AF22      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[21]         ; PIN_AD22      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[22]         ; PIN_AG25      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[23]         ; PIN_AD25      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[24]         ; PIN_AH25      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[25]         ; PIN_AE25      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[26]         ; PIN_AG22      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[27]         ; PIN_AE24      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[28]         ; PIN_AH22      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[29]         ; PIN_AF26      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[2]          ; PIN_AB21      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[30]         ; PIN_AE20      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[31]         ; PIN_AG23      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[32]         ; PIN_AF20      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[33]         ; PIN_AH26      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[34]         ; PIN_AH23      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[35]         ; PIN_AG26      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[3]          ; PIN_Y17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO[4]          ; PIN_AC21      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[5]          ; PIN_Y16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO[6]          ; PIN_AD21      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[7]          ; PIN_AE16      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[8]          ; PIN_AD15      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[9]          ; PIN_AE15      ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKIN0      ; PIN_AH15      ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKIN_N1    ; PIN_J28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKIN_N2    ; PIN_Y28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKIN_P1    ; PIN_J27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKIN_P2    ; PIN_Y27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKOUT0     ; PIN_AD28      ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKOUT_N1   ; PIN_G24       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKOUT_N2   ; PIN_V24       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKOUT_P1   ; PIN_G23       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKOUT_P2   ; PIN_V23       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_D[0]        ; PIN_AE26      ; QSF Assignment ;
; Location     ;                ;              ; HSMC_D[1]        ; PIN_AE28      ; QSF Assignment ;
; Location     ;                ;              ; HSMC_D[2]        ; PIN_AE27      ; QSF Assignment ;
; Location     ;                ;              ; HSMC_D[3]        ; PIN_AF27      ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[0]   ; PIN_F25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[10]  ; PIN_U26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[11]  ; PIN_L22       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[12]  ; PIN_N26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[13]  ; PIN_P26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[14]  ; PIN_R21       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[15]  ; PIN_R23       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[16]  ; PIN_T22       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[1]   ; PIN_C27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[2]   ; PIN_E26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[3]   ; PIN_G26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[4]   ; PIN_H26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[5]   ; PIN_K26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[6]   ; PIN_L24       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[7]   ; PIN_M26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[8]   ; PIN_R26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[9]   ; PIN_T26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[0]   ; PIN_F24       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[10]  ; PIN_U25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[11]  ; PIN_L21       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[12]  ; PIN_N25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[13]  ; PIN_P25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[14]  ; PIN_P21       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[15]  ; PIN_R22       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[16]  ; PIN_T21       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[1]   ; PIN_D26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[2]   ; PIN_F26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[3]   ; PIN_G25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[4]   ; PIN_H25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[5]   ; PIN_K25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[6]   ; PIN_L23       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[7]   ; PIN_M25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[8]   ; PIN_R25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[9]   ; PIN_T25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[0]   ; PIN_D28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[10]  ; PIN_J26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[11]  ; PIN_L28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[12]  ; PIN_V26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[13]  ; PIN_R28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[14]  ; PIN_U28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[15]  ; PIN_V28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[16]  ; PIN_V22       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[1]   ; PIN_E28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[2]   ; PIN_F28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[3]   ; PIN_G28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[4]   ; PIN_K28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[5]   ; PIN_M28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[6]   ; PIN_K22       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[7]   ; PIN_H24       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[8]   ; PIN_J24       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[9]   ; PIN_P28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[0]   ; PIN_D27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[10]  ; PIN_J25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[11]  ; PIN_L27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[12]  ; PIN_V25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[13]  ; PIN_R27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[14]  ; PIN_U27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[15]  ; PIN_V27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[16]  ; PIN_U22       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[1]   ; PIN_E27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[2]   ; PIN_F27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[3]   ; PIN_G27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[4]   ; PIN_K27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[5]   ; PIN_M27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[6]   ; PIN_K21       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[7]   ; PIN_H23       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[8]   ; PIN_J23       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[9]   ; PIN_P27       ; QSF Assignment ;
; Location     ;                ;              ; I2C_SCLK         ; PIN_B7        ; QSF Assignment ;
; Location     ;                ;              ; I2C_SDAT         ; PIN_A8        ; QSF Assignment ;
; Location     ;                ;              ; IRDA_RXD         ; PIN_Y15       ; QSF Assignment ;
; Location     ;                ;              ; LCD_BLON         ; PIN_L6        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[0]      ; PIN_L3        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[1]      ; PIN_L1        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[2]      ; PIN_L2        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[3]      ; PIN_K7        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[4]      ; PIN_K1        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[5]      ; PIN_K2        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[6]      ; PIN_M3        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[7]      ; PIN_M5        ; QSF Assignment ;
; Location     ;                ;              ; LCD_EN           ; PIN_L4        ; QSF Assignment ;
; Location     ;                ;              ; LCD_ON           ; PIN_L5        ; QSF Assignment ;
; Location     ;                ;              ; LCD_RS           ; PIN_M2        ; QSF Assignment ;
; Location     ;                ;              ; LCD_RW           ; PIN_M1        ; QSF Assignment ;
; Location     ;                ;              ; LEDG[8]          ; PIN_F17       ; QSF Assignment ;
; Location     ;                ;              ; NETCLK_25        ; PIN_A14       ; QSF Assignment ;
; Location     ;                ;              ; NODE_SWITCH[0]   ; PIN_AC24      ; QSF Assignment ;
; Location     ;                ;              ; NODE_SWITCH[1]   ; PIN_AB24      ; QSF Assignment ;
; Location     ;                ;              ; NODE_SWITCH[2]   ; PIN_AB23      ; QSF Assignment ;
; Location     ;                ;              ; NODE_SWITCH[3]   ; PIN_AA24      ; QSF Assignment ;
; Location     ;                ;              ; NODE_SWITCH[4]   ; PIN_AA23      ; QSF Assignment ;
; Location     ;                ;              ; NODE_SWITCH[5]   ; PIN_AA22      ; QSF Assignment ;
; Location     ;                ;              ; NODE_SWITCH[6]   ; PIN_Y24       ; QSF Assignment ;
; Location     ;                ;              ; NODE_SWITCH[7]   ; PIN_Y23       ; QSF Assignment ;
; Location     ;                ;              ; OTG_ADDR[0]      ; PIN_H7        ; QSF Assignment ;
; Location     ;                ;              ; OTG_ADDR[1]      ; PIN_C3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_CS_N         ; PIN_A3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DACK_N[0]    ; PIN_C4        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DACK_N[1]    ; PIN_D4        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[0]      ; PIN_J6        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[10]     ; PIN_G1        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[11]     ; PIN_G2        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[12]     ; PIN_G3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[13]     ; PIN_F1        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[14]     ; PIN_F3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[15]     ; PIN_G4        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[1]      ; PIN_K4        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[2]      ; PIN_J5        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[3]      ; PIN_K3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[4]      ; PIN_J4        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[5]      ; PIN_J3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[6]      ; PIN_J7        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[7]      ; PIN_H6        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[8]      ; PIN_H3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[9]      ; PIN_H4        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DREQ[0]      ; PIN_J1        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DREQ[1]      ; PIN_B4        ; QSF Assignment ;
; Location     ;                ;              ; OTG_FSPEED       ; PIN_C6        ; QSF Assignment ;
; Location     ;                ;              ; OTG_INT[0]       ; PIN_A6        ; QSF Assignment ;
; Location     ;                ;              ; OTG_INT[1]       ; PIN_D5        ; QSF Assignment ;
; Location     ;                ;              ; OTG_LSPEED       ; PIN_B6        ; QSF Assignment ;
; Location     ;                ;              ; OTG_OE_N         ; PIN_B3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_RST_N        ; PIN_C5        ; QSF Assignment ;
; Location     ;                ;              ; OTG_WE_N         ; PIN_A4        ; QSF Assignment ;
; Location     ;                ;              ; PHY_GXCLK[0]     ; PIN_A17       ; QSF Assignment ;
; Location     ;                ;              ; PHY_GXCLK[1]     ; PIN_C23       ; QSF Assignment ;
; Location     ;                ;              ; PHY_LINK_n[0]    ; PIN_C14       ; QSF Assignment ;
; Location     ;                ;              ; PHY_LINK_n[1]    ; PIN_D13       ; QSF Assignment ;
; Location     ;                ;              ; PHY_MDC[0]       ; PIN_C20       ; QSF Assignment ;
; Location     ;                ;              ; PHY_MDC[1]       ; PIN_D23       ; QSF Assignment ;
; Location     ;                ;              ; PHY_MDIO[0]      ; PIN_B21       ; QSF Assignment ;
; Location     ;                ;              ; PHY_MDIO[1]      ; PIN_D25       ; QSF Assignment ;
; Location     ;                ;              ; PHY_RESET_n[0]   ; PIN_C19       ; QSF Assignment ;
; Location     ;                ;              ; PHY_RESET_n[1]   ; PIN_D22       ; QSF Assignment ;
; Location     ;                ;              ; PHY_RXCLK[0]     ; PIN_A15       ; QSF Assignment ;
; Location     ;                ;              ; PHY_RXCLK[1]     ; PIN_B15       ; QSF Assignment ;
; Location     ;                ;              ; PHY_RXDV[0]      ; PIN_C17       ; QSF Assignment ;
; Location     ;                ;              ; PHY_RXDV[1]      ; PIN_A22       ; QSF Assignment ;
; Location     ;                ;              ; PHY_RXD[0]       ; PIN_C16       ; QSF Assignment ;
; Location     ;                ;              ; PHY_RXD[1]       ; PIN_D16       ; QSF Assignment ;
; Location     ;                ;              ; PHY_RXD[2]       ; PIN_D17       ; QSF Assignment ;
; Location     ;                ;              ; PHY_RXD[3]       ; PIN_C15       ; QSF Assignment ;
; Location     ;                ;              ; PHY_RXD[4]       ; PIN_B23       ; QSF Assignment ;
; Location     ;                ;              ; PHY_RXD[5]       ; PIN_C21       ; QSF Assignment ;
; Location     ;                ;              ; PHY_RXD[6]       ; PIN_A23       ; QSF Assignment ;
; Location     ;                ;              ; PHY_RXD[7]       ; PIN_D21       ; QSF Assignment ;
; Location     ;                ;              ; PHY_RXER[0]      ; PIN_D18       ; QSF Assignment ;
; Location     ;                ;              ; PHY_RXER[1]      ; PIN_C24       ; QSF Assignment ;
; Location     ;                ;              ; PHY_TXCLK[0]     ; PIN_B17       ; QSF Assignment ;
; Location     ;                ;              ; PHY_TXCLK[1]     ; PIN_C22       ; QSF Assignment ;
; Location     ;                ;              ; PHY_TXD[0]       ; PIN_C18       ; QSF Assignment ;
; Location     ;                ;              ; PHY_TXD[1]       ; PIN_D19       ; QSF Assignment ;
; Location     ;                ;              ; PHY_TXD[2]       ; PIN_A19       ; QSF Assignment ;
; Location     ;                ;              ; PHY_TXD[3]       ; PIN_B19       ; QSF Assignment ;
; Location     ;                ;              ; PHY_TXD[4]       ; PIN_C25       ; QSF Assignment ;
; Location     ;                ;              ; PHY_TXD[5]       ; PIN_A26       ; QSF Assignment ;
; Location     ;                ;              ; PHY_TXD[6]       ; PIN_B26       ; QSF Assignment ;
; Location     ;                ;              ; PHY_TXD[7]       ; PIN_C26       ; QSF Assignment ;
; Location     ;                ;              ; PHY_TXEN[0]      ; PIN_A18       ; QSF Assignment ;
; Location     ;                ;              ; PHY_TXEN[1]      ; PIN_B25       ; QSF Assignment ;
; Location     ;                ;              ; PHY_TXER[0]      ; PIN_B18       ; QSF Assignment ;
; Location     ;                ;              ; PHY_TXER[1]      ; PIN_A25       ; QSF Assignment ;
; Location     ;                ;              ; PS2_KBCLK        ; PIN_G6        ; QSF Assignment ;
; Location     ;                ;              ; PS2_KBDAT        ; PIN_H5        ; QSF Assignment ;
; Location     ;                ;              ; PS2_MSCLK        ; PIN_G5        ; QSF Assignment ;
; Location     ;                ;              ; PS2_MSDAT        ; PIN_F5        ; QSF Assignment ;
; Location     ;                ;              ; SD_CLK           ; PIN_AE13      ; QSF Assignment ;
; Location     ;                ;              ; SD_CMD           ; PIN_AD14      ; QSF Assignment ;
; Location     ;                ;              ; SD_DAT[0]        ; PIN_AE14      ; QSF Assignment ;
; Location     ;                ;              ; SD_DAT[1]        ; PIN_AF13      ; QSF Assignment ;
; Location     ;                ;              ; SD_DAT[2]        ; PIN_AB14      ; QSF Assignment ;
; Location     ;                ;              ; SD_DAT[3]        ; PIN_AC14      ; QSF Assignment ;
; Location     ;                ;              ; SD_WP_N          ; PIN_AF14      ; QSF Assignment ;
; Location     ;                ;              ; SMA_CLKIN        ; PIN_AH14      ; QSF Assignment ;
; Location     ;                ;              ; SMA_CLKOUT       ; PIN_AE23      ; QSF Assignment ;
; Location     ;                ;              ; SPI_CLK          ; PIN_AE15      ; QSF Assignment ;
; Location     ;                ;              ; SPI_MISO         ; PIN_AE16      ; QSF Assignment ;
; Location     ;                ;              ; SPI_MOSI         ; PIN_Y16       ; QSF Assignment ;
; Location     ;                ;              ; SPI_SEL_n        ; PIN_Y17       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[0]     ; PIN_AB7       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[10]    ; PIN_T7        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[11]    ; PIN_AF2       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[12]    ; PIN_AD3       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[13]    ; PIN_AB4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[14]    ; PIN_AC3       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[15]    ; PIN_AA4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[16]    ; PIN_AB11      ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[17]    ; PIN_AC11      ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[18]    ; PIN_AB9       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[19]    ; PIN_AB8       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[1]     ; PIN_AB7       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[20]    ; PIN_T8        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[2]     ; PIN_AD7       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[3]     ; PIN_AE7       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[4]     ; PIN_AC7       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[5]     ; PIN_AB6       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[6]     ; PIN_AE6       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[7]     ; PIN_AB5       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[8]     ; PIN_AC5       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[9]     ; PIN_AF5       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_BE_n[0]     ; PIN_AD4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_BE_n[1]     ; PIN_AC4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_CE_N        ; PIN_AF8       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_CE_n        ; PIN_AF8       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[0]       ; PIN_AH3       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[10]      ; PIN_AE2       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[11]      ; PIN_AE1       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[12]      ; PIN_AE3       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[13]      ; PIN_AE4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[14]      ; PIN_AF3       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[15]      ; PIN_AG3       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[1]       ; PIN_AF4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[2]       ; PIN_AG4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[3]       ; PIN_AH4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[4]       ; PIN_AF6       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[5]       ; PIN_AG6       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[6]       ; PIN_AH6       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[7]       ; PIN_AF7       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[8]       ; PIN_AD1       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[9]       ; PIN_AD2       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_LB_N        ; PIN_AD4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_OE_N        ; PIN_AD5       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_OE_n        ; PIN_AD5       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_UB_N        ; PIN_AC4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_WE_N        ; PIN_AE8       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_WE_n        ; PIN_AE8       ; QSF Assignment ;
; Location     ;                ;              ; SYNC_IRQ         ; PIN_AC15      ; QSF Assignment ;
; Location     ;                ;              ; TD_CLK27         ; PIN_B14       ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[0]       ; PIN_E8        ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[1]       ; PIN_A7        ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[2]       ; PIN_D8        ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[3]       ; PIN_C7        ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[4]       ; PIN_D7        ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[5]       ; PIN_D6        ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[6]       ; PIN_E7        ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[7]       ; PIN_F7        ; QSF Assignment ;
; Location     ;                ;              ; TD_HS            ; PIN_E5        ; QSF Assignment ;
; Location     ;                ;              ; TD_RESET_N       ; PIN_G7        ; QSF Assignment ;
; Location     ;                ;              ; TD_VS            ; PIN_E4        ; QSF Assignment ;
; Location     ;                ;              ; UART_CTS         ; PIN_G14       ; QSF Assignment ;
; Location     ;                ;              ; UART_RTS         ; PIN_J13       ; QSF Assignment ;
; Location     ;                ;              ; UART_RXD         ; PIN_G12       ; QSF Assignment ;
; Location     ;                ;              ; UART_TXD         ; PIN_G9        ; QSF Assignment ;
; Location     ;                ;              ; VGA_BLANK_N      ; PIN_F11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[0]         ; PIN_B10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[1]         ; PIN_A10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[2]         ; PIN_C11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[3]         ; PIN_B11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[4]         ; PIN_A11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[5]         ; PIN_C12       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[6]         ; PIN_D11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[7]         ; PIN_D12       ; QSF Assignment ;
; Location     ;                ;              ; VGA_CLK          ; PIN_A12       ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[0]         ; PIN_G8        ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[1]         ; PIN_G11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[2]         ; PIN_F8        ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[3]         ; PIN_H12       ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[4]         ; PIN_C8        ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[5]         ; PIN_B8        ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[6]         ; PIN_F10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[7]         ; PIN_C9        ; QSF Assignment ;
; Location     ;                ;              ; VGA_HS           ; PIN_G13       ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[0]         ; PIN_E12       ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[1]         ; PIN_E11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[2]         ; PIN_D10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[3]         ; PIN_F12       ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[4]         ; PIN_G10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[5]         ; PIN_J12       ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[6]         ; PIN_H8        ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[7]         ; PIN_H10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_SYNC_N       ; PIN_C10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_VS           ; PIN_C13       ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; AUD_ADCDAT       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; AUD_ADCLRCK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; AUD_BCLK         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; AUD_DACDAT       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; AUD_DACLRCK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; AUD_XCK          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; CLOCK2_50        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; CLOCK3_50        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_ADDR[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_ADDR[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_ADDR[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_ADDR[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_ADDR[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_ADDR[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_ADDR[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_ADDR[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_ADDR[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_ADDR[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_ADDR[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_ADDR[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_ADDR[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_BA[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_BA[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_CAS_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_CKE         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_CLK         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_CS_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQM[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQM[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQM[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQM[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[10]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[11]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[12]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[13]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[14]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[15]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[16]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[17]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[18]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[19]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[20]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[21]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[22]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[23]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[24]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[25]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[26]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[27]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[28]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[29]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[30]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[31]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[7]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[8]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_DQ[9]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_RAS_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; DRAM_WE_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; EEP_I2C_SCLK     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; EEP_I2C_SDAT     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET0_GTX_CLK    ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET0_INT_N      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET0_LINK100    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET0_MDC        ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET0_MDIO       ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET0_RESET_N    ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET0_RX_CLK     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET0_RX_COL     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET0_RX_CRS     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET0_RX_DATA[0] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET0_RX_DATA[1] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET0_RX_DATA[2] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET0_RX_DATA[3] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET0_RX_DV      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET0_RX_ER      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET0_TX_CLK     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET0_TX_DATA[0] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET0_TX_DATA[1] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET0_TX_DATA[2] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET0_TX_DATA[3] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET0_TX_EN      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET0_TX_ER      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET1_GTX_CLK    ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET1_INT_N      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET1_LINK100    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET1_MDC        ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET1_MDIO       ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET1_RESET_N    ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET1_RX_CLK     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET1_RX_COL     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET1_RX_CRS     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET1_RX_DATA[0] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET1_RX_DATA[1] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET1_RX_DATA[2] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET1_RX_DATA[3] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET1_RX_DV      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET1_RX_ER      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET1_TX_CLK     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET1_TX_DATA[0] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET1_TX_DATA[1] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET1_TX_DATA[2] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET1_TX_DATA[3] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET1_TX_EN      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; ENET1_TX_ER      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; EXT_IO[0]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; EXT_IO[1]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; EXT_IO[2]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; EXT_IO[3]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; EXT_IO[4]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; EXT_IO[5]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; EXT_IO[6]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[10]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[11]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[12]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[13]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[14]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[15]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[16]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[17]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[18]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[19]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[20]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[21]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[22]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[7]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[8]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_ADDR[9]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_CE_N          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_DQ[0]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_DQ[1]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_DQ[2]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_DQ[3]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_DQ[4]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_DQ[5]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_DQ[6]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_DQ[7]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_OE_N          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_RESET_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_RY            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_WE_N          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; FL_WP_N          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[0]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[10]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[11]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[12]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[13]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[14]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[15]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[16]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[17]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[18]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[19]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[1]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[20]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[21]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[22]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[23]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[24]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[25]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[26]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[27]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[28]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[29]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[2]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[30]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[31]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[32]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[33]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[34]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[35]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[3]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[4]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[5]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[6]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[7]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[8]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; GPIO[9]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_CLKIN0      ; 3.0-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_CLKIN_N1    ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_CLKIN_N2    ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_CLKIN_P1    ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_CLKIN_P2    ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_CLKOUT0     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_CLKOUT_N1   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_CLKOUT_N2   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_CLKOUT_P1   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_CLKOUT_P2   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_D[0]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_D[1]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_D[2]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_D[3]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_N[0]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_N[10]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_N[11]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_N[12]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_N[13]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_N[14]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_N[15]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_N[16]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_N[1]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_N[2]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_N[3]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_N[4]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_N[5]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_N[6]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_N[7]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_N[8]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_N[9]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_P[0]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_P[10]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_P[11]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_P[12]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_P[13]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_P[14]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_P[15]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_P[16]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_P[1]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_P[2]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_P[3]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_P[4]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_P[5]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_P[6]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_P[7]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_P[8]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_RX_D_P[9]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_N[0]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_N[10]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_N[11]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_N[12]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_N[13]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_N[14]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_N[15]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_N[16]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_N[1]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_N[2]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_N[3]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_N[4]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_N[5]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_N[6]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_N[7]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_N[8]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_N[9]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_P[0]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_P[10]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_P[11]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_P[12]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_P[13]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_P[14]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_P[15]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_P[16]  ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_P[1]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_P[2]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_P[3]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_P[4]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_P[5]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_P[6]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_P[7]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_P[8]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; HSMC_TX_D_P[9]   ; LVDS          ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; I2C_SCLK         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; I2C_SDAT         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; IRDA_RXD         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; LCD_BLON         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; LCD_DATA[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; LCD_DATA[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; LCD_DATA[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; LCD_DATA[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; LCD_DATA[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; LCD_DATA[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; LCD_DATA[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; LCD_DATA[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; LCD_EN           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; LCD_ON           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; LCD_RS           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; LCD_RW           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; LEDG[8]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; NETCLK_25        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_ADDR[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_ADDR[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_CS_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_DACK_N[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_DACK_N[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_DATA[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_DATA[10]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_DATA[11]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_DATA[12]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_DATA[13]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_DATA[14]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_DATA[15]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_DATA[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_DATA[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_DATA[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_DATA[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_DATA[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_DATA[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_DATA[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_DATA[8]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_DATA[9]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_DREQ[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_DREQ[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_FSPEED       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_INT[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_INT[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_LSPEED       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_OE_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_RST_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; OTG_WE_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; PS2_KBCLK        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; PS2_KBDAT        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; PS2_MSCLK        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; PS2_MSDAT        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SD_CLK           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SD_CMD           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SD_DAT[0]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SD_DAT[1]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SD_DAT[2]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SD_DAT[3]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SD_WP_N          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SMA_CLKIN        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SMA_CLKOUT       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_ADDR[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_ADDR[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_ADDR[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_ADDR[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_ADDR[13]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_ADDR[14]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_ADDR[15]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_ADDR[16]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_ADDR[17]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_ADDR[18]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_ADDR[19]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_ADDR[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_ADDR[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_ADDR[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_ADDR[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_ADDR[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_ADDR[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_ADDR[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_ADDR[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_ADDR[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_CE_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_DQ[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_DQ[10]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_DQ[11]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_DQ[12]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_DQ[13]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_DQ[14]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_DQ[15]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_DQ[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_DQ[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_DQ[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_DQ[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_DQ[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_DQ[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_DQ[7]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_DQ[8]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_DQ[9]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_LB_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_OE_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_UB_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; SRAM_WE_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; TD_CLK27         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; TD_DATA[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; TD_DATA[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; TD_DATA[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; TD_DATA[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; TD_DATA[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; TD_DATA[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; TD_DATA[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; TD_DATA[7]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; TD_HS            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; TD_RESET_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; TD_VS            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; UART_CTS         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; UART_RTS         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; UART_RXD         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; UART_TXD         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_BLANK_N      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_B[0]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_B[1]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_B[2]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_B[3]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_B[4]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_B[5]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_B[6]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_B[7]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_CLK          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_G[0]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_G[1]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_G[2]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_G[3]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_G[4]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_G[5]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_G[6]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_G[7]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_HS           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_R[0]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_R[1]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_R[2]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_R[3]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_R[4]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_R[5]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_R[6]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_R[7]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_SYNC_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; mips_teste     ;              ; VGA_VS           ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+------------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2004 ) ; 0.00 % ( 0 / 2004 )        ; 0.00 % ( 0 / 2004 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2004 ) ; 0.00 % ( 0 / 2004 )        ; 0.00 % ( 0 / 2004 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1996 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 8 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 683 / 114,480 ( < 1 % )      ;
;     -- Combinational with no register       ; 269                          ;
;     -- Register only                        ; 198                          ;
;     -- Combinational with a register        ; 216                          ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 325                          ;
;     -- 3 input functions                    ; 94                           ;
;     -- <=2 input functions                  ; 66                           ;
;     -- Register only                        ; 198                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 456                          ;
;     -- arithmetic mode                      ; 29                           ;
;                                             ;                              ;
; Total registers*                            ; 526 / 117,053 ( < 1 % )      ;
;     -- Dedicated logic registers            ; 414 / 114,480 ( < 1 % )      ;
;     -- I/O registers                        ; 112 / 2,573 ( 4 % )          ;
;                                             ;                              ;
; Total LABs                                  ; Not available                ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 487 / 529 ( 92 % )           ;
;     -- Clock pins                           ; 0 / 7 ( 0 % )                ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )                ;
;                                             ;                              ;
; M9Ks                                        ; 3 / 432 ( < 1 % )            ;
; Total block memory bits                     ; 4,096 / 3,981,312 ( < 1 % )  ;
; Total block memory implementation bits      ; 27,648 / 3,981,312 ( < 1 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )              ;
; PLLs                                        ; 0 / 4 ( 0 % )                ;
; Global signals                              ; 1                            ;
;     -- Global clocks                        ; 1 / 20 ( 5 % )               ;
; JTAGs                                       ; 0 / 1 ( 0 % )                ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                ;
; Maximum fan-out                             ; 654                          ;
; Highest non-global fan-out                  ; 128                          ;
; Total fan-out                               ; 4852                         ;
; Average fan-out                             ; 2.32                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                        ;
+----------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; Unassigned ; --       ; 654                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[0]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[1]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[2]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[3]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[0]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[10]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[11]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[12]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[13]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[14]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[15]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[16]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[17]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[1]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[2]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[3]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[4]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[5]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[6]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[7]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[8]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[9]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+----------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin #      ; I/O Bank ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; HEX0[0]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[1]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[2]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[3]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[4]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[5]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[6]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[0]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[1]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[2]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[3]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[4]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[5]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[6]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[0]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[1]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[2]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[3]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[4]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[5]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[6]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[0]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[1]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[2]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[3]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[4]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[5]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[6]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[0]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[1]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[2]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[3]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[4]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[5]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[6]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[0]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[1]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[2]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[3]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[4]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[5]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[6]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[0]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[1]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[2]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[3]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[4]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[5]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[6]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[0]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[1]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[2]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[3]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[4]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[5]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[6]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[0]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[1]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[2]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[3]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[4]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[5]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[6]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[7]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[0]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[10]          ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[11]          ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[12]          ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[13]          ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[14]          ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[15]          ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[16]          ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[17]          ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[1]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[2]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[3]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[4]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[5]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[6]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[7]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[8]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[9]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Reg3[0]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[10]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[11]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[12]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[13]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[14]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[15]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[16]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[17]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[18]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[19]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[1]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[20]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[21]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[22]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[23]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[24]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[25]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[26]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[27]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[28]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[29]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[2]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[30]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[31]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[3]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[4]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[5]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[6]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[7]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[8]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Reg3[9]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; clko              ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[0]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[10]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[11]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[12]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[13]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[14]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[15]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[16]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[17]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[18]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[19]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[1]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[20]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[21]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[22]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[23]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[24]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[25]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[26]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[27]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[28]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[29]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[2]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[30]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[31]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[3]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[4]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[5]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[6]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[7]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[8]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dadolido[9]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; end1[0]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; end1[1]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; end1[2]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; end1[3]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; end1[4]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; end2[0]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; end2[1]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; end2[2]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; end2[3]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; end2[4]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; end3[0]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; end3[1]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; end3[2]           ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; end3[3]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; end3[4]           ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[0]   ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[10]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[11]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[12]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[13]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[14]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[15]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[16]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[17]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[18]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[19]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[1]   ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[20]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[21]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[22]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[23]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[24]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[25]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[26]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[27]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[28]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[29]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[2]   ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[30]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[31]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[3]   ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[4]   ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[5]   ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[6]   ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[7]   ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[8]   ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada1_ULA[9]   ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[0]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[10]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[11]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[12]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[13]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[14]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[15]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[16]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[17]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[18]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[19]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[1]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[20]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[21]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[22]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[23]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[24]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[25]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[26]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[27]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[28]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[29]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[2]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[30]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[31]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[3]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[4]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[5]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[6]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[7]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[8]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; entrada2_ULA[9]   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[0]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[10]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[11]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[12]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[13]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[14]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[15]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[16]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[17]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[18]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[19]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[1]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[20]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[21]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[22]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[23]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[24]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[25]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[26]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[27]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[28]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[29]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[2]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[30]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[31]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[3]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[4]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[5]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[6]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[7]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[8]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instrucao[9]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[0]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[10]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[11]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[12]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[13]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[14]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[15]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[16]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[17]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[18]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[19]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[1]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[20]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[21]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[22]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[23]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[24]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[25]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[26]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[27]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[28]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[29]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[2]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[30]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[31]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[3]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[4]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[5]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[6]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[7]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[8]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mux_ulamem[9]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; op[0]             ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; op[1]             ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; op[2]             ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; op[3]             ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; op[4]             ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; op[5]             ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[0]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[10]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[11]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[12]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[13]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[14]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[15]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[16]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[17]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[18]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[19]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[1]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[20]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[21]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[22]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[23]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[24]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[25]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[26]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[27]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[28]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[29]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[2]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[30]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[31]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[3]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[4]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[5]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[6]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[7]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[8]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida1reg[9]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[0]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[10]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[11]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[12]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[13]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[14]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[15]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[16]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[17]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[18]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[19]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[1]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[20]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[21]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[22]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[23]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[24]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[25]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[26]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[27]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[28]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[29]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[2]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[30]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[31]     ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[3]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[4]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[5]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[6]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[7]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[8]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida2reg[9]      ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[0]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[10] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[11] ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[12] ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[13] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[14] ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[15] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[16] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[17] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[18] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[19] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[1]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[20] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[21] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[22] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[23] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[24] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[25] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[26] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[27] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[28] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[29] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[2]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[30] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[31] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[3]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[4]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[5]  ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[6]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[7]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[8]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saidaExtensor[9]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[0]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[10]         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[11]         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[12]         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[13]         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[14]         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[15]         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[16]         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[17]         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[18]         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[19]         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[1]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[20]         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[21]         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[22]         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[23]         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[24]         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[25]         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[26]         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[27]         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[28]         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[29]         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[2]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[30]         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[31]         ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[3]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[4]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[5]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[6]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[7]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[8]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida[9]          ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida_habEscReg   ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida_habLeMem    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; saida_mux2        ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[0]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[10]      ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[11]      ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[12]      ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[13]      ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[14]      ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[15]      ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[16]      ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[17]      ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[18]      ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[19]      ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[1]       ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[20]      ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[21]      ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[22]      ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[23]      ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[24]      ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[25]      ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[26]      ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[27]      ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[28]      ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[29]      ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[2]       ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[30]      ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[31]      ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[3]       ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[4]       ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[5]       ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[6]       ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[7]       ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[8]       ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; teste_PC[9]       ; Unassigned ; --       ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ula_control[0]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ula_control[1]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ula_control[2]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ula_control[3]    ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; zero              ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                   ;
+----------+-----------+-------------+------------------+---------------------------+
; Location ; Pin Name  ; Reserved As ; User Signal Name ; Pin Type                  ;
+----------+-----------+-------------+------------------+---------------------------+
; M6       ; nSTATUS   ; -           ; -                ; Dedicated Programming Pin ;
; P4       ; nCONFIG   ; -           ; -                ; Dedicated Programming Pin ;
; R8       ; nCE       ; -           ; -                ; Dedicated Programming Pin ;
; P24      ; CONF_DONE ; -           ; -                ; Dedicated Programming Pin ;
; N22      ; MSEL0     ; -           ; -                ; Dedicated Programming Pin ;
; P23      ; MSEL1     ; -           ; -                ; Dedicated Programming Pin ;
; M22      ; MSEL2     ; -           ; -                ; Dedicated Programming Pin ;
; P22      ; MSEL3     ; -           ; -                ; Dedicated Programming Pin ;
+----------+-----------+-------------+------------------+---------------------------+


+----------------------------------------------------------+
; I/O Bank Usage                                           ;
+----------+----------------+---------------+--------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ;
+----------+----------------+---------------+--------------+
; 1        ; 0 / 56 ( 0 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 63 ( 0 % ) ; 2.5V          ; --           ;
; 3        ; 0 / 73 ( 0 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 71 ( 0 % ) ; 3.3V          ; --           ;
; 5        ; 0 / 65 ( 0 % ) ; 2.5V          ; --           ;
; 6        ; 0 / 58 ( 0 % ) ; 2.5V          ; --           ;
; 7        ; 0 / 72 ( 0 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 71 ( 0 % ) ; 2.5V          ; --           ;
; Unknown  ; 491            ; --            ;              ;
+----------+----------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 482        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA4      ; 101        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 119        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA6      ; 118        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA7      ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 191        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ;            ;          ; GNDA4                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA22     ; 275        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA23     ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA24     ; 279        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AA25     ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA26     ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA27     ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB2      ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB3      ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 173        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 180        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 181        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB14     ; 192        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 254        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 257        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ; 276        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB24     ; 274        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB25     ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB26     ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB27     ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB28     ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC1      ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC2      ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC3      ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC6      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC8      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC11     ; 185        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC12     ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC13     ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC16     ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC18     ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC25     ; 272        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC26     ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC27     ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC28     ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD1      ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD2      ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD3      ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD6      ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD9      ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD11     ; 186        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD12     ; 182        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD13     ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD15     ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD18     ; 237        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD27     ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE2      ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE3      ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE4      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE5      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE8      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE9      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE10     ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE11     ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE12     ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE13     ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE14     ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE19     ; 231        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE20     ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 238        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 251        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF7      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF8      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF9      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF10     ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF11     ; 172        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF12     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF13     ; 178        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF18     ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF19     ; 232        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF20     ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 262        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF24     ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF25     ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG7      ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG8      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG11     ; 175        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG12     ; 193        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG13     ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG15     ; 201        ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG16     ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG18     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG19     ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG20     ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH7      ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH8      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH9      ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH11     ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH12     ; 194        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH13     ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH19     ; 220        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH20     ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 510        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C22      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ; 509        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E18      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E19      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E20      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E22      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E23      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E25      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 466        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F18      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F19      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F22      ; 409        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; F23      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 513        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 503        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G13      ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G16      ; 453        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G18      ; 452        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G19      ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G20      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G21      ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G22      ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H9       ;            ;          ; GNDA3                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 464        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 459        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H17      ; 454        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H18      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H20      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H22      ; 399        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J15      ; 465        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J16      ; 458        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J17      ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J18      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J20      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J24      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J25      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J26      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J27      ; 338        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 39         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 40         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L26      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L27      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 33         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 342        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M24      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ; 54         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N22      ; 340        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N26      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N27      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 55         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 61         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; P7       ; 58         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P8       ; 60         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 343        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P26      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P27      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 62         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R25      ; 327        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R26      ; 326        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R27      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 328        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 322        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U7       ; 103        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U8       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U24      ; 316        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U25      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U27      ; 318        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 108        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V6       ; 107        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V7       ; 110        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V8       ; 109        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 112        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W4       ; 111        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W5       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W8       ; 116        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 321        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W23      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W26      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W27      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W28      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 66         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y3       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y4       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y5       ; 114        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y6       ; 113        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y7       ; 117        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y8       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y13      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 197        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ;            ;          ; VCCD_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y23      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y24      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y25      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y26      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y27      ; 336        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------+
; I/O Assignment Warnings                                  ;
+-------------------+--------------------------------------+
; Pin Name          ; Reason                               ;
+-------------------+--------------------------------------+
; clko              ; Incomplete set of assignments        ;
; Reg3[0]           ; Incomplete set of assignments        ;
; Reg3[1]           ; Incomplete set of assignments        ;
; Reg3[2]           ; Incomplete set of assignments        ;
; Reg3[3]           ; Incomplete set of assignments        ;
; Reg3[4]           ; Incomplete set of assignments        ;
; Reg3[5]           ; Incomplete set of assignments        ;
; Reg3[6]           ; Incomplete set of assignments        ;
; Reg3[7]           ; Incomplete set of assignments        ;
; Reg3[8]           ; Incomplete set of assignments        ;
; Reg3[9]           ; Incomplete set of assignments        ;
; Reg3[10]          ; Incomplete set of assignments        ;
; Reg3[11]          ; Incomplete set of assignments        ;
; Reg3[12]          ; Incomplete set of assignments        ;
; Reg3[13]          ; Incomplete set of assignments        ;
; Reg3[14]          ; Incomplete set of assignments        ;
; Reg3[15]          ; Incomplete set of assignments        ;
; Reg3[16]          ; Incomplete set of assignments        ;
; Reg3[17]          ; Incomplete set of assignments        ;
; Reg3[18]          ; Incomplete set of assignments        ;
; Reg3[19]          ; Incomplete set of assignments        ;
; Reg3[20]          ; Incomplete set of assignments        ;
; Reg3[21]          ; Incomplete set of assignments        ;
; Reg3[22]          ; Incomplete set of assignments        ;
; Reg3[23]          ; Incomplete set of assignments        ;
; Reg3[24]          ; Incomplete set of assignments        ;
; Reg3[25]          ; Incomplete set of assignments        ;
; Reg3[26]          ; Incomplete set of assignments        ;
; Reg3[27]          ; Incomplete set of assignments        ;
; Reg3[28]          ; Incomplete set of assignments        ;
; Reg3[29]          ; Incomplete set of assignments        ;
; Reg3[30]          ; Incomplete set of assignments        ;
; Reg3[31]          ; Incomplete set of assignments        ;
; mux_ulamem[0]     ; Incomplete set of assignments        ;
; mux_ulamem[1]     ; Incomplete set of assignments        ;
; mux_ulamem[2]     ; Incomplete set of assignments        ;
; mux_ulamem[3]     ; Incomplete set of assignments        ;
; mux_ulamem[4]     ; Incomplete set of assignments        ;
; mux_ulamem[5]     ; Incomplete set of assignments        ;
; mux_ulamem[6]     ; Incomplete set of assignments        ;
; mux_ulamem[7]     ; Incomplete set of assignments        ;
; mux_ulamem[8]     ; Incomplete set of assignments        ;
; mux_ulamem[9]     ; Incomplete set of assignments        ;
; mux_ulamem[10]    ; Incomplete set of assignments        ;
; mux_ulamem[11]    ; Incomplete set of assignments        ;
; mux_ulamem[12]    ; Incomplete set of assignments        ;
; mux_ulamem[13]    ; Incomplete set of assignments        ;
; mux_ulamem[14]    ; Incomplete set of assignments        ;
; mux_ulamem[15]    ; Incomplete set of assignments        ;
; mux_ulamem[16]    ; Incomplete set of assignments        ;
; mux_ulamem[17]    ; Incomplete set of assignments        ;
; mux_ulamem[18]    ; Incomplete set of assignments        ;
; mux_ulamem[19]    ; Incomplete set of assignments        ;
; mux_ulamem[20]    ; Incomplete set of assignments        ;
; mux_ulamem[21]    ; Incomplete set of assignments        ;
; mux_ulamem[22]    ; Incomplete set of assignments        ;
; mux_ulamem[23]    ; Incomplete set of assignments        ;
; mux_ulamem[24]    ; Incomplete set of assignments        ;
; mux_ulamem[25]    ; Incomplete set of assignments        ;
; mux_ulamem[26]    ; Incomplete set of assignments        ;
; mux_ulamem[27]    ; Incomplete set of assignments        ;
; mux_ulamem[28]    ; Incomplete set of assignments        ;
; mux_ulamem[29]    ; Incomplete set of assignments        ;
; mux_ulamem[30]    ; Incomplete set of assignments        ;
; mux_ulamem[31]    ; Incomplete set of assignments        ;
; saida1reg[0]      ; Incomplete set of assignments        ;
; saida1reg[1]      ; Incomplete set of assignments        ;
; saida1reg[2]      ; Incomplete set of assignments        ;
; saida1reg[3]      ; Incomplete set of assignments        ;
; saida1reg[4]      ; Incomplete set of assignments        ;
; saida1reg[5]      ; Incomplete set of assignments        ;
; saida1reg[6]      ; Incomplete set of assignments        ;
; saida1reg[7]      ; Incomplete set of assignments        ;
; saida1reg[8]      ; Incomplete set of assignments        ;
; saida1reg[9]      ; Incomplete set of assignments        ;
; saida1reg[10]     ; Incomplete set of assignments        ;
; saida1reg[11]     ; Incomplete set of assignments        ;
; saida1reg[12]     ; Incomplete set of assignments        ;
; saida1reg[13]     ; Incomplete set of assignments        ;
; saida1reg[14]     ; Incomplete set of assignments        ;
; saida1reg[15]     ; Incomplete set of assignments        ;
; saida1reg[16]     ; Incomplete set of assignments        ;
; saida1reg[17]     ; Incomplete set of assignments        ;
; saida1reg[18]     ; Incomplete set of assignments        ;
; saida1reg[19]     ; Incomplete set of assignments        ;
; saida1reg[20]     ; Incomplete set of assignments        ;
; saida1reg[21]     ; Incomplete set of assignments        ;
; saida1reg[22]     ; Incomplete set of assignments        ;
; saida1reg[23]     ; Incomplete set of assignments        ;
; saida1reg[24]     ; Incomplete set of assignments        ;
; saida1reg[25]     ; Incomplete set of assignments        ;
; saida1reg[26]     ; Incomplete set of assignments        ;
; saida1reg[27]     ; Incomplete set of assignments        ;
; saida1reg[28]     ; Incomplete set of assignments        ;
; saida1reg[29]     ; Incomplete set of assignments        ;
; saida1reg[30]     ; Incomplete set of assignments        ;
; saida1reg[31]     ; Incomplete set of assignments        ;
; saida2reg[0]      ; Incomplete set of assignments        ;
; saida2reg[1]      ; Incomplete set of assignments        ;
; saida2reg[2]      ; Incomplete set of assignments        ;
; saida2reg[3]      ; Incomplete set of assignments        ;
; saida2reg[4]      ; Incomplete set of assignments        ;
; saida2reg[5]      ; Incomplete set of assignments        ;
; saida2reg[6]      ; Incomplete set of assignments        ;
; saida2reg[7]      ; Incomplete set of assignments        ;
; saida2reg[8]      ; Incomplete set of assignments        ;
; saida2reg[9]      ; Incomplete set of assignments        ;
; saida2reg[10]     ; Incomplete set of assignments        ;
; saida2reg[11]     ; Incomplete set of assignments        ;
; saida2reg[12]     ; Incomplete set of assignments        ;
; saida2reg[13]     ; Incomplete set of assignments        ;
; saida2reg[14]     ; Incomplete set of assignments        ;
; saida2reg[15]     ; Incomplete set of assignments        ;
; saida2reg[16]     ; Incomplete set of assignments        ;
; saida2reg[17]     ; Incomplete set of assignments        ;
; saida2reg[18]     ; Incomplete set of assignments        ;
; saida2reg[19]     ; Incomplete set of assignments        ;
; saida2reg[20]     ; Incomplete set of assignments        ;
; saida2reg[21]     ; Incomplete set of assignments        ;
; saida2reg[22]     ; Incomplete set of assignments        ;
; saida2reg[23]     ; Incomplete set of assignments        ;
; saida2reg[24]     ; Incomplete set of assignments        ;
; saida2reg[25]     ; Incomplete set of assignments        ;
; saida2reg[26]     ; Incomplete set of assignments        ;
; saida2reg[27]     ; Incomplete set of assignments        ;
; saida2reg[28]     ; Incomplete set of assignments        ;
; saida2reg[29]     ; Incomplete set of assignments        ;
; saida2reg[30]     ; Incomplete set of assignments        ;
; saida2reg[31]     ; Incomplete set of assignments        ;
; instrucao[0]      ; Incomplete set of assignments        ;
; instrucao[1]      ; Incomplete set of assignments        ;
; instrucao[2]      ; Incomplete set of assignments        ;
; instrucao[3]      ; Incomplete set of assignments        ;
; instrucao[4]      ; Incomplete set of assignments        ;
; instrucao[5]      ; Incomplete set of assignments        ;
; instrucao[6]      ; Incomplete set of assignments        ;
; instrucao[7]      ; Incomplete set of assignments        ;
; instrucao[8]      ; Incomplete set of assignments        ;
; instrucao[9]      ; Incomplete set of assignments        ;
; instrucao[10]     ; Incomplete set of assignments        ;
; instrucao[11]     ; Incomplete set of assignments        ;
; instrucao[12]     ; Incomplete set of assignments        ;
; instrucao[13]     ; Incomplete set of assignments        ;
; instrucao[14]     ; Incomplete set of assignments        ;
; instrucao[15]     ; Incomplete set of assignments        ;
; instrucao[16]     ; Incomplete set of assignments        ;
; instrucao[17]     ; Incomplete set of assignments        ;
; instrucao[18]     ; Incomplete set of assignments        ;
; instrucao[19]     ; Incomplete set of assignments        ;
; instrucao[20]     ; Incomplete set of assignments        ;
; instrucao[21]     ; Incomplete set of assignments        ;
; instrucao[22]     ; Incomplete set of assignments        ;
; instrucao[23]     ; Incomplete set of assignments        ;
; instrucao[24]     ; Incomplete set of assignments        ;
; instrucao[25]     ; Incomplete set of assignments        ;
; instrucao[26]     ; Incomplete set of assignments        ;
; instrucao[27]     ; Incomplete set of assignments        ;
; instrucao[28]     ; Incomplete set of assignments        ;
; instrucao[29]     ; Incomplete set of assignments        ;
; instrucao[30]     ; Incomplete set of assignments        ;
; instrucao[31]     ; Incomplete set of assignments        ;
; entrada1_ULA[0]   ; Incomplete set of assignments        ;
; entrada1_ULA[1]   ; Incomplete set of assignments        ;
; entrada1_ULA[2]   ; Incomplete set of assignments        ;
; entrada1_ULA[3]   ; Incomplete set of assignments        ;
; entrada1_ULA[4]   ; Incomplete set of assignments        ;
; entrada1_ULA[5]   ; Incomplete set of assignments        ;
; entrada1_ULA[6]   ; Incomplete set of assignments        ;
; entrada1_ULA[7]   ; Incomplete set of assignments        ;
; entrada1_ULA[8]   ; Incomplete set of assignments        ;
; entrada1_ULA[9]   ; Incomplete set of assignments        ;
; entrada1_ULA[10]  ; Incomplete set of assignments        ;
; entrada1_ULA[11]  ; Incomplete set of assignments        ;
; entrada1_ULA[12]  ; Incomplete set of assignments        ;
; entrada1_ULA[13]  ; Incomplete set of assignments        ;
; entrada1_ULA[14]  ; Incomplete set of assignments        ;
; entrada1_ULA[15]  ; Incomplete set of assignments        ;
; entrada1_ULA[16]  ; Incomplete set of assignments        ;
; entrada1_ULA[17]  ; Incomplete set of assignments        ;
; entrada1_ULA[18]  ; Incomplete set of assignments        ;
; entrada1_ULA[19]  ; Incomplete set of assignments        ;
; entrada1_ULA[20]  ; Incomplete set of assignments        ;
; entrada1_ULA[21]  ; Incomplete set of assignments        ;
; entrada1_ULA[22]  ; Incomplete set of assignments        ;
; entrada1_ULA[23]  ; Incomplete set of assignments        ;
; entrada1_ULA[24]  ; Incomplete set of assignments        ;
; entrada1_ULA[25]  ; Incomplete set of assignments        ;
; entrada1_ULA[26]  ; Incomplete set of assignments        ;
; entrada1_ULA[27]  ; Incomplete set of assignments        ;
; entrada1_ULA[28]  ; Incomplete set of assignments        ;
; entrada1_ULA[29]  ; Incomplete set of assignments        ;
; entrada1_ULA[30]  ; Incomplete set of assignments        ;
; entrada1_ULA[31]  ; Incomplete set of assignments        ;
; entrada2_ULA[0]   ; Incomplete set of assignments        ;
; entrada2_ULA[1]   ; Incomplete set of assignments        ;
; entrada2_ULA[2]   ; Incomplete set of assignments        ;
; entrada2_ULA[3]   ; Incomplete set of assignments        ;
; entrada2_ULA[4]   ; Incomplete set of assignments        ;
; entrada2_ULA[5]   ; Incomplete set of assignments        ;
; entrada2_ULA[6]   ; Incomplete set of assignments        ;
; entrada2_ULA[7]   ; Incomplete set of assignments        ;
; entrada2_ULA[8]   ; Incomplete set of assignments        ;
; entrada2_ULA[9]   ; Incomplete set of assignments        ;
; entrada2_ULA[10]  ; Incomplete set of assignments        ;
; entrada2_ULA[11]  ; Incomplete set of assignments        ;
; entrada2_ULA[12]  ; Incomplete set of assignments        ;
; entrada2_ULA[13]  ; Incomplete set of assignments        ;
; entrada2_ULA[14]  ; Incomplete set of assignments        ;
; entrada2_ULA[15]  ; Incomplete set of assignments        ;
; entrada2_ULA[16]  ; Incomplete set of assignments        ;
; entrada2_ULA[17]  ; Incomplete set of assignments        ;
; entrada2_ULA[18]  ; Incomplete set of assignments        ;
; entrada2_ULA[19]  ; Incomplete set of assignments        ;
; entrada2_ULA[20]  ; Incomplete set of assignments        ;
; entrada2_ULA[21]  ; Incomplete set of assignments        ;
; entrada2_ULA[22]  ; Incomplete set of assignments        ;
; entrada2_ULA[23]  ; Incomplete set of assignments        ;
; entrada2_ULA[24]  ; Incomplete set of assignments        ;
; entrada2_ULA[25]  ; Incomplete set of assignments        ;
; entrada2_ULA[26]  ; Incomplete set of assignments        ;
; entrada2_ULA[27]  ; Incomplete set of assignments        ;
; entrada2_ULA[28]  ; Incomplete set of assignments        ;
; entrada2_ULA[29]  ; Incomplete set of assignments        ;
; entrada2_ULA[30]  ; Incomplete set of assignments        ;
; entrada2_ULA[31]  ; Incomplete set of assignments        ;
; saida[0]          ; Incomplete set of assignments        ;
; saida[1]          ; Incomplete set of assignments        ;
; saida[2]          ; Incomplete set of assignments        ;
; saida[3]          ; Incomplete set of assignments        ;
; saida[4]          ; Incomplete set of assignments        ;
; saida[5]          ; Incomplete set of assignments        ;
; saida[6]          ; Incomplete set of assignments        ;
; saida[7]          ; Incomplete set of assignments        ;
; saida[8]          ; Incomplete set of assignments        ;
; saida[9]          ; Incomplete set of assignments        ;
; saida[10]         ; Incomplete set of assignments        ;
; saida[11]         ; Incomplete set of assignments        ;
; saida[12]         ; Incomplete set of assignments        ;
; saida[13]         ; Incomplete set of assignments        ;
; saida[14]         ; Incomplete set of assignments        ;
; saida[15]         ; Incomplete set of assignments        ;
; saida[16]         ; Incomplete set of assignments        ;
; saida[17]         ; Incomplete set of assignments        ;
; saida[18]         ; Incomplete set of assignments        ;
; saida[19]         ; Incomplete set of assignments        ;
; saida[20]         ; Incomplete set of assignments        ;
; saida[21]         ; Incomplete set of assignments        ;
; saida[22]         ; Incomplete set of assignments        ;
; saida[23]         ; Incomplete set of assignments        ;
; saida[24]         ; Incomplete set of assignments        ;
; saida[25]         ; Incomplete set of assignments        ;
; saida[26]         ; Incomplete set of assignments        ;
; saida[27]         ; Incomplete set of assignments        ;
; saida[28]         ; Incomplete set of assignments        ;
; saida[29]         ; Incomplete set of assignments        ;
; saida[30]         ; Incomplete set of assignments        ;
; saida[31]         ; Incomplete set of assignments        ;
; saidaExtensor[0]  ; Incomplete set of assignments        ;
; saidaExtensor[1]  ; Incomplete set of assignments        ;
; saidaExtensor[2]  ; Incomplete set of assignments        ;
; saidaExtensor[3]  ; Incomplete set of assignments        ;
; saidaExtensor[4]  ; Incomplete set of assignments        ;
; saidaExtensor[5]  ; Incomplete set of assignments        ;
; saidaExtensor[6]  ; Incomplete set of assignments        ;
; saidaExtensor[7]  ; Incomplete set of assignments        ;
; saidaExtensor[8]  ; Incomplete set of assignments        ;
; saidaExtensor[9]  ; Incomplete set of assignments        ;
; saidaExtensor[10] ; Incomplete set of assignments        ;
; saidaExtensor[11] ; Incomplete set of assignments        ;
; saidaExtensor[12] ; Incomplete set of assignments        ;
; saidaExtensor[13] ; Incomplete set of assignments        ;
; saidaExtensor[14] ; Incomplete set of assignments        ;
; saidaExtensor[15] ; Incomplete set of assignments        ;
; saidaExtensor[16] ; Incomplete set of assignments        ;
; saidaExtensor[17] ; Incomplete set of assignments        ;
; saidaExtensor[18] ; Incomplete set of assignments        ;
; saidaExtensor[19] ; Incomplete set of assignments        ;
; saidaExtensor[20] ; Incomplete set of assignments        ;
; saidaExtensor[21] ; Incomplete set of assignments        ;
; saidaExtensor[22] ; Incomplete set of assignments        ;
; saidaExtensor[23] ; Incomplete set of assignments        ;
; saidaExtensor[24] ; Incomplete set of assignments        ;
; saidaExtensor[25] ; Incomplete set of assignments        ;
; saidaExtensor[26] ; Incomplete set of assignments        ;
; saidaExtensor[27] ; Incomplete set of assignments        ;
; saidaExtensor[28] ; Incomplete set of assignments        ;
; saidaExtensor[29] ; Incomplete set of assignments        ;
; saidaExtensor[30] ; Incomplete set of assignments        ;
; saidaExtensor[31] ; Incomplete set of assignments        ;
; dadolido[0]       ; Incomplete set of assignments        ;
; dadolido[1]       ; Incomplete set of assignments        ;
; dadolido[2]       ; Incomplete set of assignments        ;
; dadolido[3]       ; Incomplete set of assignments        ;
; dadolido[4]       ; Incomplete set of assignments        ;
; dadolido[5]       ; Incomplete set of assignments        ;
; dadolido[6]       ; Incomplete set of assignments        ;
; dadolido[7]       ; Incomplete set of assignments        ;
; dadolido[8]       ; Incomplete set of assignments        ;
; dadolido[9]       ; Incomplete set of assignments        ;
; dadolido[10]      ; Incomplete set of assignments        ;
; dadolido[11]      ; Incomplete set of assignments        ;
; dadolido[12]      ; Incomplete set of assignments        ;
; dadolido[13]      ; Incomplete set of assignments        ;
; dadolido[14]      ; Incomplete set of assignments        ;
; dadolido[15]      ; Incomplete set of assignments        ;
; dadolido[16]      ; Incomplete set of assignments        ;
; dadolido[17]      ; Incomplete set of assignments        ;
; dadolido[18]      ; Incomplete set of assignments        ;
; dadolido[19]      ; Incomplete set of assignments        ;
; dadolido[20]      ; Incomplete set of assignments        ;
; dadolido[21]      ; Incomplete set of assignments        ;
; dadolido[22]      ; Incomplete set of assignments        ;
; dadolido[23]      ; Incomplete set of assignments        ;
; dadolido[24]      ; Incomplete set of assignments        ;
; dadolido[25]      ; Incomplete set of assignments        ;
; dadolido[26]      ; Incomplete set of assignments        ;
; dadolido[27]      ; Incomplete set of assignments        ;
; dadolido[28]      ; Incomplete set of assignments        ;
; dadolido[29]      ; Incomplete set of assignments        ;
; dadolido[30]      ; Incomplete set of assignments        ;
; dadolido[31]      ; Incomplete set of assignments        ;
; zero              ; Incomplete set of assignments        ;
; ula_control[0]    ; Incomplete set of assignments        ;
; ula_control[1]    ; Incomplete set of assignments        ;
; ula_control[2]    ; Incomplete set of assignments        ;
; ula_control[3]    ; Incomplete set of assignments        ;
; end1[0]           ; Incomplete set of assignments        ;
; end1[1]           ; Incomplete set of assignments        ;
; end1[2]           ; Incomplete set of assignments        ;
; end1[3]           ; Incomplete set of assignments        ;
; end1[4]           ; Incomplete set of assignments        ;
; end2[0]           ; Incomplete set of assignments        ;
; end2[1]           ; Incomplete set of assignments        ;
; end2[2]           ; Incomplete set of assignments        ;
; end2[3]           ; Incomplete set of assignments        ;
; end2[4]           ; Incomplete set of assignments        ;
; end3[0]           ; Incomplete set of assignments        ;
; end3[1]           ; Incomplete set of assignments        ;
; end3[2]           ; Incomplete set of assignments        ;
; end3[3]           ; Incomplete set of assignments        ;
; end3[4]           ; Incomplete set of assignments        ;
; saida_habLeMem    ; Incomplete set of assignments        ;
; teste_PC[0]       ; Incomplete set of assignments        ;
; teste_PC[1]       ; Incomplete set of assignments        ;
; teste_PC[2]       ; Incomplete set of assignments        ;
; teste_PC[3]       ; Incomplete set of assignments        ;
; teste_PC[4]       ; Incomplete set of assignments        ;
; teste_PC[5]       ; Incomplete set of assignments        ;
; teste_PC[6]       ; Incomplete set of assignments        ;
; teste_PC[7]       ; Incomplete set of assignments        ;
; teste_PC[8]       ; Incomplete set of assignments        ;
; teste_PC[9]       ; Incomplete set of assignments        ;
; teste_PC[10]      ; Incomplete set of assignments        ;
; teste_PC[11]      ; Incomplete set of assignments        ;
; teste_PC[12]      ; Incomplete set of assignments        ;
; teste_PC[13]      ; Incomplete set of assignments        ;
; teste_PC[14]      ; Incomplete set of assignments        ;
; teste_PC[15]      ; Incomplete set of assignments        ;
; teste_PC[16]      ; Incomplete set of assignments        ;
; teste_PC[17]      ; Incomplete set of assignments        ;
; teste_PC[18]      ; Incomplete set of assignments        ;
; teste_PC[19]      ; Incomplete set of assignments        ;
; teste_PC[20]      ; Incomplete set of assignments        ;
; teste_PC[21]      ; Incomplete set of assignments        ;
; teste_PC[22]      ; Incomplete set of assignments        ;
; teste_PC[23]      ; Incomplete set of assignments        ;
; teste_PC[24]      ; Incomplete set of assignments        ;
; teste_PC[25]      ; Incomplete set of assignments        ;
; teste_PC[26]      ; Incomplete set of assignments        ;
; teste_PC[27]      ; Incomplete set of assignments        ;
; teste_PC[28]      ; Incomplete set of assignments        ;
; teste_PC[29]      ; Incomplete set of assignments        ;
; teste_PC[30]      ; Incomplete set of assignments        ;
; teste_PC[31]      ; Incomplete set of assignments        ;
; saida_habEscReg   ; Incomplete set of assignments        ;
; saida_mux2        ; Incomplete set of assignments        ;
; op[0]             ; Incomplete set of assignments        ;
; op[1]             ; Incomplete set of assignments        ;
; op[2]             ; Incomplete set of assignments        ;
; op[3]             ; Incomplete set of assignments        ;
; op[4]             ; Incomplete set of assignments        ;
; op[5]             ; Incomplete set of assignments        ;
; LEDR[0]           ; Missing drive strength and slew rate ;
; LEDR[1]           ; Missing drive strength and slew rate ;
; LEDR[2]           ; Missing drive strength and slew rate ;
; LEDR[3]           ; Missing drive strength and slew rate ;
; LEDR[4]           ; Missing drive strength and slew rate ;
; LEDR[5]           ; Missing drive strength and slew rate ;
; LEDR[6]           ; Missing drive strength and slew rate ;
; LEDR[7]           ; Missing drive strength and slew rate ;
; LEDR[8]           ; Missing drive strength and slew rate ;
; LEDR[9]           ; Missing drive strength and slew rate ;
; LEDR[10]          ; Missing drive strength and slew rate ;
; LEDR[11]          ; Missing drive strength and slew rate ;
; LEDR[12]          ; Missing drive strength and slew rate ;
; LEDR[13]          ; Missing drive strength and slew rate ;
; LEDR[14]          ; Missing drive strength and slew rate ;
; LEDR[15]          ; Missing drive strength and slew rate ;
; LEDR[16]          ; Missing drive strength and slew rate ;
; LEDR[17]          ; Missing drive strength and slew rate ;
; LEDG[0]           ; Missing drive strength and slew rate ;
; LEDG[1]           ; Missing drive strength and slew rate ;
; LEDG[2]           ; Missing drive strength and slew rate ;
; LEDG[3]           ; Missing drive strength and slew rate ;
; LEDG[4]           ; Missing drive strength and slew rate ;
; LEDG[5]           ; Missing drive strength and slew rate ;
; LEDG[6]           ; Missing drive strength and slew rate ;
; LEDG[7]           ; Missing drive strength and slew rate ;
; HEX0[0]           ; Missing drive strength and slew rate ;
; HEX0[1]           ; Missing drive strength and slew rate ;
; HEX0[2]           ; Missing drive strength and slew rate ;
; HEX0[3]           ; Missing drive strength and slew rate ;
; HEX0[4]           ; Missing drive strength and slew rate ;
; HEX0[5]           ; Missing drive strength and slew rate ;
; HEX0[6]           ; Missing drive strength and slew rate ;
; HEX1[0]           ; Missing drive strength and slew rate ;
; HEX1[1]           ; Missing drive strength and slew rate ;
; HEX1[2]           ; Missing drive strength and slew rate ;
; HEX1[3]           ; Missing drive strength and slew rate ;
; HEX1[4]           ; Missing drive strength and slew rate ;
; HEX1[5]           ; Missing drive strength and slew rate ;
; HEX1[6]           ; Missing drive strength and slew rate ;
; HEX2[0]           ; Missing drive strength and slew rate ;
; HEX2[1]           ; Missing drive strength and slew rate ;
; HEX2[2]           ; Missing drive strength and slew rate ;
; HEX2[3]           ; Missing drive strength and slew rate ;
; HEX2[4]           ; Missing drive strength and slew rate ;
; HEX2[5]           ; Missing drive strength and slew rate ;
; HEX2[6]           ; Missing drive strength and slew rate ;
; HEX3[0]           ; Missing drive strength and slew rate ;
; HEX3[1]           ; Missing drive strength and slew rate ;
; HEX3[2]           ; Missing drive strength               ;
; HEX3[3]           ; Missing drive strength               ;
; HEX3[4]           ; Missing drive strength               ;
; HEX3[5]           ; Missing drive strength               ;
; HEX3[6]           ; Missing drive strength               ;
; HEX4[0]           ; Missing drive strength               ;
; HEX4[1]           ; Missing drive strength               ;
; HEX4[2]           ; Missing drive strength               ;
; HEX4[3]           ; Missing drive strength               ;
; HEX4[4]           ; Missing drive strength               ;
; HEX4[5]           ; Missing drive strength               ;
; HEX4[6]           ; Missing drive strength               ;
; HEX5[0]           ; Missing drive strength               ;
; HEX5[1]           ; Missing drive strength               ;
; HEX5[2]           ; Missing drive strength               ;
; HEX5[3]           ; Missing drive strength               ;
; HEX5[4]           ; Missing drive strength               ;
; HEX5[5]           ; Missing drive strength               ;
; HEX5[6]           ; Missing drive strength               ;
; HEX6[0]           ; Missing drive strength               ;
; HEX6[1]           ; Missing drive strength               ;
; HEX6[2]           ; Missing drive strength               ;
; HEX6[3]           ; Missing drive strength               ;
; HEX6[4]           ; Missing drive strength               ;
; HEX6[5]           ; Missing drive strength               ;
; HEX6[6]           ; Missing drive strength               ;
; HEX7[0]           ; Missing drive strength               ;
; HEX7[1]           ; Missing drive strength               ;
; HEX7[2]           ; Missing drive strength               ;
; HEX7[3]           ; Missing drive strength               ;
; HEX7[4]           ; Missing drive strength               ;
; HEX7[5]           ; Missing drive strength               ;
; HEX7[6]           ; Missing drive strength               ;
; clko              ; Missing location assignment          ;
; Reg3[0]           ; Missing location assignment          ;
; Reg3[1]           ; Missing location assignment          ;
; Reg3[2]           ; Missing location assignment          ;
; Reg3[3]           ; Missing location assignment          ;
; Reg3[4]           ; Missing location assignment          ;
; Reg3[5]           ; Missing location assignment          ;
; Reg3[6]           ; Missing location assignment          ;
; Reg3[7]           ; Missing location assignment          ;
; Reg3[8]           ; Missing location assignment          ;
; Reg3[9]           ; Missing location assignment          ;
; Reg3[10]          ; Missing location assignment          ;
; Reg3[11]          ; Missing location assignment          ;
; Reg3[12]          ; Missing location assignment          ;
; Reg3[13]          ; Missing location assignment          ;
; Reg3[14]          ; Missing location assignment          ;
; Reg3[15]          ; Missing location assignment          ;
; Reg3[16]          ; Missing location assignment          ;
; Reg3[17]          ; Missing location assignment          ;
; Reg3[18]          ; Missing location assignment          ;
; Reg3[19]          ; Missing location assignment          ;
; Reg3[20]          ; Missing location assignment          ;
; Reg3[21]          ; Missing location assignment          ;
; Reg3[22]          ; Missing location assignment          ;
; Reg3[23]          ; Missing location assignment          ;
; Reg3[24]          ; Missing location assignment          ;
; Reg3[25]          ; Missing location assignment          ;
; Reg3[26]          ; Missing location assignment          ;
; Reg3[27]          ; Missing location assignment          ;
; Reg3[28]          ; Missing location assignment          ;
; Reg3[29]          ; Missing location assignment          ;
; Reg3[30]          ; Missing location assignment          ;
; Reg3[31]          ; Missing location assignment          ;
; mux_ulamem[0]     ; Missing location assignment          ;
; mux_ulamem[1]     ; Missing location assignment          ;
; mux_ulamem[2]     ; Missing location assignment          ;
; mux_ulamem[3]     ; Missing location assignment          ;
; mux_ulamem[4]     ; Missing location assignment          ;
; mux_ulamem[5]     ; Missing location assignment          ;
; mux_ulamem[6]     ; Missing location assignment          ;
; mux_ulamem[7]     ; Missing location assignment          ;
; mux_ulamem[8]     ; Missing location assignment          ;
; mux_ulamem[9]     ; Missing location assignment          ;
; mux_ulamem[10]    ; Missing location assignment          ;
; mux_ulamem[11]    ; Missing location assignment          ;
; mux_ulamem[12]    ; Missing location assignment          ;
; mux_ulamem[13]    ; Missing location assignment          ;
; mux_ulamem[14]    ; Missing location assignment          ;
; mux_ulamem[15]    ; Missing location assignment          ;
; mux_ulamem[16]    ; Missing location assignment          ;
; mux_ulamem[17]    ; Missing location assignment          ;
; mux_ulamem[18]    ; Missing location assignment          ;
; mux_ulamem[19]    ; Missing location assignment          ;
; mux_ulamem[20]    ; Missing location assignment          ;
; mux_ulamem[21]    ; Missing location assignment          ;
; mux_ulamem[22]    ; Missing location assignment          ;
; mux_ulamem[23]    ; Missing location assignment          ;
; mux_ulamem[24]    ; Missing location assignment          ;
; mux_ulamem[25]    ; Missing location assignment          ;
; mux_ulamem[26]    ; Missing location assignment          ;
; mux_ulamem[27]    ; Missing location assignment          ;
; mux_ulamem[28]    ; Missing location assignment          ;
; mux_ulamem[29]    ; Missing location assignment          ;
; mux_ulamem[30]    ; Missing location assignment          ;
; mux_ulamem[31]    ; Missing location assignment          ;
; saida1reg[0]      ; Missing location assignment          ;
; saida1reg[1]      ; Missing location assignment          ;
; saida1reg[2]      ; Missing location assignment          ;
; saida1reg[3]      ; Missing location assignment          ;
; saida1reg[4]      ; Missing location assignment          ;
; saida1reg[5]      ; Missing location assignment          ;
; saida1reg[6]      ; Missing location assignment          ;
; saida1reg[7]      ; Missing location assignment          ;
; saida1reg[8]      ; Missing location assignment          ;
; saida1reg[9]      ; Missing location assignment          ;
; saida1reg[10]     ; Missing location assignment          ;
; saida1reg[11]     ; Missing location assignment          ;
; saida1reg[12]     ; Missing location assignment          ;
; saida1reg[13]     ; Missing location assignment          ;
; saida1reg[14]     ; Missing location assignment          ;
; saida1reg[15]     ; Missing location assignment          ;
; saida1reg[16]     ; Missing location assignment          ;
; saida1reg[17]     ; Missing location assignment          ;
; saida1reg[18]     ; Missing location assignment          ;
; saida1reg[19]     ; Missing location assignment          ;
; saida1reg[20]     ; Missing location assignment          ;
; saida1reg[21]     ; Missing location assignment          ;
; saida1reg[22]     ; Missing location assignment          ;
; saida1reg[23]     ; Missing location assignment          ;
; saida1reg[24]     ; Missing location assignment          ;
; saida1reg[25]     ; Missing location assignment          ;
; saida1reg[26]     ; Missing location assignment          ;
; saida1reg[27]     ; Missing location assignment          ;
; saida1reg[28]     ; Missing location assignment          ;
; saida1reg[29]     ; Missing location assignment          ;
; saida1reg[30]     ; Missing location assignment          ;
; saida1reg[31]     ; Missing location assignment          ;
; saida2reg[0]      ; Missing location assignment          ;
; saida2reg[1]      ; Missing location assignment          ;
; saida2reg[2]      ; Missing location assignment          ;
; saida2reg[3]      ; Missing location assignment          ;
; saida2reg[4]      ; Missing location assignment          ;
; saida2reg[5]      ; Missing location assignment          ;
; saida2reg[6]      ; Missing location assignment          ;
; saida2reg[7]      ; Missing location assignment          ;
; saida2reg[8]      ; Missing location assignment          ;
; saida2reg[9]      ; Missing location assignment          ;
; saida2reg[10]     ; Missing location assignment          ;
; saida2reg[11]     ; Missing location assignment          ;
; saida2reg[12]     ; Missing location assignment          ;
; saida2reg[13]     ; Missing location assignment          ;
; saida2reg[14]     ; Missing location assignment          ;
; saida2reg[15]     ; Missing location assignment          ;
; saida2reg[16]     ; Missing location assignment          ;
; saida2reg[17]     ; Missing location assignment          ;
; saida2reg[18]     ; Missing location assignment          ;
; saida2reg[19]     ; Missing location assignment          ;
; saida2reg[20]     ; Missing location assignment          ;
; saida2reg[21]     ; Missing location assignment          ;
; saida2reg[22]     ; Missing location assignment          ;
; saida2reg[23]     ; Missing location assignment          ;
; saida2reg[24]     ; Missing location assignment          ;
; saida2reg[25]     ; Missing location assignment          ;
; saida2reg[26]     ; Missing location assignment          ;
; saida2reg[27]     ; Missing location assignment          ;
; saida2reg[28]     ; Missing location assignment          ;
; saida2reg[29]     ; Missing location assignment          ;
; saida2reg[30]     ; Missing location assignment          ;
; saida2reg[31]     ; Missing location assignment          ;
; instrucao[0]      ; Missing location assignment          ;
; instrucao[1]      ; Missing location assignment          ;
; instrucao[2]      ; Missing location assignment          ;
; instrucao[3]      ; Missing location assignment          ;
; instrucao[4]      ; Missing location assignment          ;
; instrucao[5]      ; Missing location assignment          ;
; instrucao[6]      ; Missing location assignment          ;
; instrucao[7]      ; Missing location assignment          ;
; instrucao[8]      ; Missing location assignment          ;
; instrucao[9]      ; Missing location assignment          ;
; instrucao[10]     ; Missing location assignment          ;
; instrucao[11]     ; Missing location assignment          ;
; instrucao[12]     ; Missing location assignment          ;
; instrucao[13]     ; Missing location assignment          ;
; instrucao[14]     ; Missing location assignment          ;
; instrucao[15]     ; Missing location assignment          ;
; instrucao[16]     ; Missing location assignment          ;
; instrucao[17]     ; Missing location assignment          ;
; instrucao[18]     ; Missing location assignment          ;
; instrucao[19]     ; Missing location assignment          ;
; instrucao[20]     ; Missing location assignment          ;
; instrucao[21]     ; Missing location assignment          ;
; instrucao[22]     ; Missing location assignment          ;
; instrucao[23]     ; Missing location assignment          ;
; instrucao[24]     ; Missing location assignment          ;
; instrucao[25]     ; Missing location assignment          ;
; instrucao[26]     ; Missing location assignment          ;
; instrucao[27]     ; Missing location assignment          ;
; instrucao[28]     ; Missing location assignment          ;
; instrucao[29]     ; Missing location assignment          ;
; instrucao[30]     ; Missing location assignment          ;
; instrucao[31]     ; Missing location assignment          ;
; entrada1_ULA[0]   ; Missing location assignment          ;
; entrada1_ULA[1]   ; Missing location assignment          ;
; entrada1_ULA[2]   ; Missing location assignment          ;
; entrada1_ULA[3]   ; Missing location assignment          ;
; entrada1_ULA[4]   ; Missing location assignment          ;
; entrada1_ULA[5]   ; Missing location assignment          ;
; entrada1_ULA[6]   ; Missing location assignment          ;
; entrada1_ULA[7]   ; Missing location assignment          ;
; entrada1_ULA[8]   ; Missing location assignment          ;
; entrada1_ULA[9]   ; Missing location assignment          ;
; entrada1_ULA[10]  ; Missing location assignment          ;
; entrada1_ULA[11]  ; Missing location assignment          ;
; entrada1_ULA[12]  ; Missing location assignment          ;
; entrada1_ULA[13]  ; Missing location assignment          ;
; entrada1_ULA[14]  ; Missing location assignment          ;
; entrada1_ULA[15]  ; Missing location assignment          ;
; entrada1_ULA[16]  ; Missing location assignment          ;
; entrada1_ULA[17]  ; Missing location assignment          ;
; entrada1_ULA[18]  ; Missing location assignment          ;
; entrada1_ULA[19]  ; Missing location assignment          ;
; entrada1_ULA[20]  ; Missing location assignment          ;
; entrada1_ULA[21]  ; Missing location assignment          ;
; entrada1_ULA[22]  ; Missing location assignment          ;
; entrada1_ULA[23]  ; Missing location assignment          ;
; entrada1_ULA[24]  ; Missing location assignment          ;
; entrada1_ULA[25]  ; Missing location assignment          ;
; entrada1_ULA[26]  ; Missing location assignment          ;
; entrada1_ULA[27]  ; Missing location assignment          ;
; entrada1_ULA[28]  ; Missing location assignment          ;
; entrada1_ULA[29]  ; Missing location assignment          ;
; entrada1_ULA[30]  ; Missing location assignment          ;
; entrada1_ULA[31]  ; Missing location assignment          ;
; entrada2_ULA[0]   ; Missing location assignment          ;
; entrada2_ULA[1]   ; Missing location assignment          ;
; entrada2_ULA[2]   ; Missing location assignment          ;
; entrada2_ULA[3]   ; Missing location assignment          ;
; entrada2_ULA[4]   ; Missing location assignment          ;
; entrada2_ULA[5]   ; Missing location assignment          ;
; entrada2_ULA[6]   ; Missing location assignment          ;
; entrada2_ULA[7]   ; Missing location assignment          ;
; entrada2_ULA[8]   ; Missing location assignment          ;
; entrada2_ULA[9]   ; Missing location assignment          ;
; entrada2_ULA[10]  ; Missing location assignment          ;
; entrada2_ULA[11]  ; Missing location assignment          ;
; entrada2_ULA[12]  ; Missing location assignment          ;
; entrada2_ULA[13]  ; Missing location assignment          ;
; entrada2_ULA[14]  ; Missing location assignment          ;
; entrada2_ULA[15]  ; Missing location assignment          ;
; entrada2_ULA[16]  ; Missing location assignment          ;
; entrada2_ULA[17]  ; Missing location assignment          ;
; entrada2_ULA[18]  ; Missing location assignment          ;
; entrada2_ULA[19]  ; Missing location assignment          ;
; entrada2_ULA[20]  ; Missing location assignment          ;
; entrada2_ULA[21]  ; Missing location assignment          ;
; entrada2_ULA[22]  ; Missing location assignment          ;
; entrada2_ULA[23]  ; Missing location assignment          ;
; entrada2_ULA[24]  ; Missing location assignment          ;
; entrada2_ULA[25]  ; Missing location assignment          ;
; entrada2_ULA[26]  ; Missing location assignment          ;
; entrada2_ULA[27]  ; Missing location assignment          ;
; entrada2_ULA[28]  ; Missing location assignment          ;
; entrada2_ULA[29]  ; Missing location assignment          ;
; entrada2_ULA[30]  ; Missing location assignment          ;
; entrada2_ULA[31]  ; Missing location assignment          ;
; saida[0]          ; Missing location assignment          ;
; saida[1]          ; Missing location assignment          ;
; saida[2]          ; Missing location assignment          ;
; saida[3]          ; Missing location assignment          ;
; saida[4]          ; Missing location assignment          ;
; saida[5]          ; Missing location assignment          ;
; saida[6]          ; Missing location assignment          ;
; saida[7]          ; Missing location assignment          ;
; saida[8]          ; Missing location assignment          ;
; saida[9]          ; Missing location assignment          ;
; saida[10]         ; Missing location assignment          ;
; saida[11]         ; Missing location assignment          ;
; saida[12]         ; Missing location assignment          ;
; saida[13]         ; Missing location assignment          ;
; saida[14]         ; Missing location assignment          ;
; saida[15]         ; Missing location assignment          ;
; saida[16]         ; Missing location assignment          ;
; saida[17]         ; Missing location assignment          ;
; saida[18]         ; Missing location assignment          ;
; saida[19]         ; Missing location assignment          ;
; saida[20]         ; Missing location assignment          ;
; saida[21]         ; Missing location assignment          ;
; saida[22]         ; Missing location assignment          ;
; saida[23]         ; Missing location assignment          ;
; saida[24]         ; Missing location assignment          ;
; saida[25]         ; Missing location assignment          ;
; saida[26]         ; Missing location assignment          ;
; saida[27]         ; Missing location assignment          ;
; saida[28]         ; Missing location assignment          ;
; saida[29]         ; Missing location assignment          ;
; saida[30]         ; Missing location assignment          ;
; saida[31]         ; Missing location assignment          ;
; saidaExtensor[0]  ; Missing location assignment          ;
; saidaExtensor[1]  ; Missing location assignment          ;
; saidaExtensor[2]  ; Missing location assignment          ;
; saidaExtensor[3]  ; Missing location assignment          ;
; saidaExtensor[4]  ; Missing location assignment          ;
; saidaExtensor[5]  ; Missing location assignment          ;
; saidaExtensor[6]  ; Missing location assignment          ;
; saidaExtensor[7]  ; Missing location assignment          ;
; saidaExtensor[8]  ; Missing location assignment          ;
; saidaExtensor[9]  ; Missing location assignment          ;
; saidaExtensor[10] ; Missing location assignment          ;
; saidaExtensor[11] ; Missing location assignment          ;
; saidaExtensor[12] ; Missing location assignment          ;
; saidaExtensor[13] ; Missing location assignment          ;
; saidaExtensor[14] ; Missing location assignment          ;
; saidaExtensor[15] ; Missing location assignment          ;
; saidaExtensor[16] ; Missing location assignment          ;
; saidaExtensor[17] ; Missing location assignment          ;
; saidaExtensor[18] ; Missing location assignment          ;
; saidaExtensor[19] ; Missing location assignment          ;
; saidaExtensor[20] ; Missing location assignment          ;
; saidaExtensor[21] ; Missing location assignment          ;
; saidaExtensor[22] ; Missing location assignment          ;
; saidaExtensor[23] ; Missing location assignment          ;
; saidaExtensor[24] ; Missing location assignment          ;
; saidaExtensor[25] ; Missing location assignment          ;
; saidaExtensor[26] ; Missing location assignment          ;
; saidaExtensor[27] ; Missing location assignment          ;
; saidaExtensor[28] ; Missing location assignment          ;
; saidaExtensor[29] ; Missing location assignment          ;
; saidaExtensor[30] ; Missing location assignment          ;
; saidaExtensor[31] ; Missing location assignment          ;
; dadolido[0]       ; Missing location assignment          ;
; dadolido[1]       ; Missing location assignment          ;
; dadolido[2]       ; Missing location assignment          ;
; dadolido[3]       ; Missing location assignment          ;
; dadolido[4]       ; Missing location assignment          ;
; dadolido[5]       ; Missing location assignment          ;
; dadolido[6]       ; Missing location assignment          ;
; dadolido[7]       ; Missing location assignment          ;
; dadolido[8]       ; Missing location assignment          ;
; dadolido[9]       ; Missing location assignment          ;
; dadolido[10]      ; Missing location assignment          ;
; dadolido[11]      ; Missing location assignment          ;
; dadolido[12]      ; Missing location assignment          ;
; dadolido[13]      ; Missing location assignment          ;
; dadolido[14]      ; Missing location assignment          ;
; dadolido[15]      ; Missing location assignment          ;
; dadolido[16]      ; Missing location assignment          ;
; dadolido[17]      ; Missing location assignment          ;
; dadolido[18]      ; Missing location assignment          ;
; dadolido[19]      ; Missing location assignment          ;
; dadolido[20]      ; Missing location assignment          ;
; dadolido[21]      ; Missing location assignment          ;
; dadolido[22]      ; Missing location assignment          ;
; dadolido[23]      ; Missing location assignment          ;
; dadolido[24]      ; Missing location assignment          ;
; dadolido[25]      ; Missing location assignment          ;
; dadolido[26]      ; Missing location assignment          ;
; dadolido[27]      ; Missing location assignment          ;
; dadolido[28]      ; Missing location assignment          ;
; dadolido[29]      ; Missing location assignment          ;
; dadolido[30]      ; Missing location assignment          ;
; dadolido[31]      ; Missing location assignment          ;
; zero              ; Missing location assignment          ;
; ula_control[0]    ; Missing location assignment          ;
; ula_control[1]    ; Missing location assignment          ;
; ula_control[2]    ; Missing location assignment          ;
; ula_control[3]    ; Missing location assignment          ;
; end1[0]           ; Missing location assignment          ;
; end1[1]           ; Missing location assignment          ;
; end1[2]           ; Missing location assignment          ;
; end1[3]           ; Missing location assignment          ;
; end1[4]           ; Missing location assignment          ;
; end2[0]           ; Missing location assignment          ;
; end2[1]           ; Missing location assignment          ;
; end2[2]           ; Missing location assignment          ;
; end2[3]           ; Missing location assignment          ;
; end2[4]           ; Missing location assignment          ;
; end3[0]           ; Missing location assignment          ;
; end3[1]           ; Missing location assignment          ;
; end3[2]           ; Missing location assignment          ;
; end3[3]           ; Missing location assignment          ;
; end3[4]           ; Missing location assignment          ;
; saida_habLeMem    ; Missing location assignment          ;
; teste_PC[0]       ; Missing location assignment          ;
; teste_PC[1]       ; Missing location assignment          ;
; teste_PC[2]       ; Missing location assignment          ;
; teste_PC[3]       ; Missing location assignment          ;
; teste_PC[4]       ; Missing location assignment          ;
; teste_PC[5]       ; Missing location assignment          ;
; teste_PC[6]       ; Missing location assignment          ;
; teste_PC[7]       ; Missing location assignment          ;
; teste_PC[8]       ; Missing location assignment          ;
; teste_PC[9]       ; Missing location assignment          ;
; teste_PC[10]      ; Missing location assignment          ;
; teste_PC[11]      ; Missing location assignment          ;
; teste_PC[12]      ; Missing location assignment          ;
; teste_PC[13]      ; Missing location assignment          ;
; teste_PC[14]      ; Missing location assignment          ;
; teste_PC[15]      ; Missing location assignment          ;
; teste_PC[16]      ; Missing location assignment          ;
; teste_PC[17]      ; Missing location assignment          ;
; teste_PC[18]      ; Missing location assignment          ;
; teste_PC[19]      ; Missing location assignment          ;
; teste_PC[20]      ; Missing location assignment          ;
; teste_PC[21]      ; Missing location assignment          ;
; teste_PC[22]      ; Missing location assignment          ;
; teste_PC[23]      ; Missing location assignment          ;
; teste_PC[24]      ; Missing location assignment          ;
; teste_PC[25]      ; Missing location assignment          ;
; teste_PC[26]      ; Missing location assignment          ;
; teste_PC[27]      ; Missing location assignment          ;
; teste_PC[28]      ; Missing location assignment          ;
; teste_PC[29]      ; Missing location assignment          ;
; teste_PC[30]      ; Missing location assignment          ;
; teste_PC[31]      ; Missing location assignment          ;
; saida_habEscReg   ; Missing location assignment          ;
; saida_mux2        ; Missing location assignment          ;
; op[0]             ; Missing location assignment          ;
; op[1]             ; Missing location assignment          ;
; op[2]             ; Missing location assignment          ;
; op[3]             ; Missing location assignment          ;
; op[4]             ; Missing location assignment          ;
; op[5]             ; Missing location assignment          ;
+-------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                             ; Entity Name           ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |mips_teste                               ; 0 (0)       ; 414 (0)                   ; 112 (112)     ; 4096        ; 0            ; 0       ; 0         ; 487  ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste                                                                                     ; mips_teste            ; work         ;
;    |PC:PC|                                ; 0 (0)       ; 30 (30)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|PC:PC                                                                               ; PC                    ; work         ;
;    |bancoRegistradores:regs|              ; 0 (0)       ; 82 (82)                   ; 0 (0)         ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|bancoRegistradores:regs                                                             ; bancoRegistradores    ; work         ;
;       |altsyncram:registrador_rtl_0|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|bancoRegistradores:regs|altsyncram:registrador_rtl_0                                ; altsyncram            ; work         ;
;          |altsyncram_mcc1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated ; altsyncram_mcc1       ; work         ;
;       |altsyncram:registrador_rtl_1|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|bancoRegistradores:regs|altsyncram:registrador_rtl_1                                ; altsyncram            ; work         ;
;          |altsyncram_mcc1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated ; altsyncram_mcc1       ; work         ;
;    |controlador_io:controlador1|          ; 0 (0)       ; 32 (0)                    ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|controlador_io:controlador1                                                         ; controlador_io        ; work         ;
;       |conversorHex7Seg:conv_HEX0|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|controlador_io:controlador1|conversorHex7Seg:conv_HEX0                              ; conversorHex7Seg      ; work         ;
;       |conversorHex7Seg:conv_HEX1|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|controlador_io:controlador1|conversorHex7Seg:conv_HEX1                              ; conversorHex7Seg      ; work         ;
;       |conversorHex7Seg:conv_HEX2|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|controlador_io:controlador1|conversorHex7Seg:conv_HEX2                              ; conversorHex7Seg      ; work         ;
;       |conversorHex7Seg:conv_HEX3|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|controlador_io:controlador1|conversorHex7Seg:conv_HEX3                              ; conversorHex7Seg      ; work         ;
;       |conversorHex7Seg:conv_HEX4|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|controlador_io:controlador1|conversorHex7Seg:conv_HEX4                              ; conversorHex7Seg      ; work         ;
;       |conversorHex7Seg:conv_HEX5|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|controlador_io:controlador1|conversorHex7Seg:conv_HEX5                              ; conversorHex7Seg      ; work         ;
;       |conversorHex7Seg:conv_HEX6|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|controlador_io:controlador1|conversorHex7Seg:conv_HEX6                              ; conversorHex7Seg      ; work         ;
;       |conversorHex7Seg:conv_HEX7|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|controlador_io:controlador1|conversorHex7Seg:conv_HEX7                              ; conversorHex7Seg      ; work         ;
;       |decodificador:decodificador1|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|controlador_io:controlador1|decodificador:decodificador1                            ; decodificador         ; work         ;
;       |registrador:reg_leds|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|controlador_io:controlador1|registrador:reg_leds                                    ; registrador           ; work         ;
;       |registrador:reg_seg7|              ; 0 (0)       ; 32 (32)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|controlador_io:controlador1|registrador:reg_seg7                                    ; registrador           ; work         ;
;    |fd_ctrl:fd_ctrl|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|fd_ctrl:fd_ctrl                                                                     ; fd_ctrl               ; work         ;
;    |memoria_de_dados:memoriaDados|        ; 0 (0)       ; 64 (64)                   ; 0 (0)         ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|memoria_de_dados:memoriaDados                                                       ; memoria_de_dados      ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0                                  ; altsyncram            ; work         ;
;          |altsyncram_7ch1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated   ; altsyncram_7ch1       ; work         ;
;    |memoria_de_instrucoes:memoriaInst|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|memoria_de_instrucoes:memoriaInst                                                   ; memoria_de_instrucoes ; work         ;
;    |mux2:mux_Rt_im|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|mux2:mux_Rt_im                                                                      ; mux2                  ; work         ;
;    |mux2:mux_ULA|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|mux2:mux_ULA                                                                        ; mux2                  ; work         ;
;    |mux2de5:mux_RtRd|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|mux2de5:mux_RtRd                                                                    ; mux2de5               ; work         ;
;    |registrador:EX_MEM|                   ; 0 (0)       ; 70 (70)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|registrador:EX_MEM                                                                  ; registrador           ; work         ;
;    |registrador:ID_EX|                    ; 0 (0)       ; 48 (48)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|registrador:ID_EX                                                                   ; registrador           ; work         ;
;    |registrador:IF_ID|                    ; 0 (0)       ; 18 (18)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|registrador:IF_ID                                                                   ; registrador           ; work         ;
;    |registrador:MEM_WB|                   ; 0 (0)       ; 70 (70)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|registrador:MEM_WB                                                                  ; registrador           ; work         ;
;    |ula_ctrl:ula_ctrl|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|ula_ctrl:ula_ctrl                                                                   ; ula_ctrl              ; work         ;
;    |ula_mips:ula|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|ula_mips:ula                                                                        ; ula_mips              ; work         ;
;       |full_adder:full_adder|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|ula_mips:ula|full_adder:full_adder                                                  ; full_adder            ; work         ;
;       |mux2:mux2B|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|ula_mips:ula|mux2:mux2B                                                             ; mux2                  ; work         ;
;       |mux4:mux4|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |mips_teste|ula_mips:ula|mux4:mux4                                                              ; mux4                  ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                               ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; clko              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[0]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[1]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[2]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[3]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[4]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[5]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[6]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[7]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[8]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[9]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[10]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[11]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[12]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[13]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[14]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[15]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[16]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[17]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[18]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[19]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[20]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[21]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[22]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[23]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[24]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[25]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[26]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[27]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[28]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[29]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[30]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reg3[31]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[13]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[14]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[15]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[16]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[17]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[18]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[19]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[20]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[21]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[22]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[23]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[24]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[25]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[26]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[27]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[28]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[29]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[30]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mux_ulamem[31]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[8]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[9]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[10]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[11]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[12]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[13]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[14]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[15]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[16]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[17]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[18]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[19]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[20]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[21]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[22]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[23]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[24]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[25]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[26]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[27]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[28]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[29]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[30]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida1reg[31]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[8]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[9]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[10]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[11]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[12]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[13]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[14]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[15]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[16]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[17]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[18]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[19]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[20]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[21]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[22]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[23]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[24]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[25]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[26]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[27]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[28]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[29]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[30]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida2reg[31]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[8]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[9]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[10]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[11]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[12]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[13]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[14]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[15]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[16]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[17]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[18]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[19]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[20]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[21]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[22]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[23]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[24]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[25]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[26]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[27]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[28]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[29]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[30]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instrucao[31]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada1_ULA[0]   ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[1]   ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[2]   ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[3]   ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[4]   ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[5]   ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[6]   ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[7]   ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[8]   ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[9]   ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[10]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[11]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[12]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[13]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[14]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[15]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[16]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[17]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[18]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[19]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[20]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[21]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[22]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[23]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[24]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[25]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[26]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[27]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[28]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[29]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[30]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada1_ULA[31]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; entrada2_ULA[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[8]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[9]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[10]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[11]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[12]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[13]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[14]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[15]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[16]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[17]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[18]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[19]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[20]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[21]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[22]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[23]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[24]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[25]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[26]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[27]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[28]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[29]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[30]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; entrada2_ULA[31]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[5]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[6]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[7]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[8]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[9]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[10]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[11]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[12]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[13]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[14]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[15]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[16]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[17]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[18]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[19]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[20]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[21]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[22]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[23]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[24]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[25]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[26]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[27]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[28]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[29]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[30]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saida[31]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[0]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; saidaExtensor[1]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; saidaExtensor[2]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; saidaExtensor[3]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; saidaExtensor[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[5]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; saidaExtensor[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[11] ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; saidaExtensor[12] ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; saidaExtensor[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[14] ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; saidaExtensor[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[27] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[28] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[29] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[30] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; saidaExtensor[31] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[8]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[9]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[10]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[11]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[12]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[13]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[14]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[15]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[16]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[17]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[18]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[19]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[20]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[21]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[22]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[23]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[24]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[25]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[26]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[27]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[28]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[29]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[30]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dadolido[31]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; zero              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ula_control[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ula_control[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ula_control[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ula_control[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; end1[0]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; end1[1]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; end1[2]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; end1[3]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; end1[4]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; end2[0]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; end2[1]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; end2[2]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; end2[3]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; end2[4]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; end3[0]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; end3[1]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; end3[2]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; end3[3]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; end3[4]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; saida_habLeMem    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; teste_PC[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; teste_PC[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; teste_PC[2]       ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[3]       ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[4]       ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[5]       ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[6]       ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[7]       ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[8]       ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[9]       ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[10]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[11]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[12]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[13]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[14]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[15]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[16]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[17]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[18]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[19]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[20]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[21]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[22]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[23]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[24]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[25]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[26]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[27]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[28]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[29]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[30]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; teste_PC[31]      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; saida_habEscReg   ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; saida_mux2        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; op[0]             ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; op[1]             ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; op[2]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; op[3]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; op[4]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; op[5]             ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDR[0]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDR[1]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDR[2]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDR[3]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDR[4]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDR[5]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDR[6]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDR[7]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDR[8]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDR[9]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDR[10]          ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDR[11]          ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDR[12]          ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDR[13]          ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDR[14]          ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDR[15]          ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDR[16]          ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDR[17]          ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDG[0]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDG[1]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDG[2]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDG[3]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDG[4]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDG[5]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDG[6]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; LEDG[7]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; HEX0[0]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[1]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[2]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[3]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[4]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[5]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[6]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[0]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[1]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[2]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[3]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[4]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[5]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[6]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[0]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[1]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[2]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[3]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[4]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[5]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[6]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[0]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[1]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[2]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[3]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[4]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[5]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[6]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[0]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[1]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[2]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[3]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[4]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[5]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[6]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[0]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[1]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[2]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[3]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[4]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[5]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[6]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[0]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[1]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[2]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[3]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[4]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[5]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[6]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[0]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[1]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[2]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[3]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[4]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[5]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[6]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SW[0]             ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; KEY[0]            ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; SW[1]             ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; KEY[1]            ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; SW[2]             ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; KEY[2]            ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; SW[3]             ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; KEY[3]            ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; SW[4]             ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; SW[5]             ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; SW[6]             ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; SW[7]             ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; SW[8]             ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; SW[9]             ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; SW[10]            ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; SW[11]            ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; SW[12]            ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; SW[13]            ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; SW[14]            ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; SW[15]            ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; SW[16]            ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; SW[17]            ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; CLOCK_50          ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; SW[0]               ;                   ;         ;
; KEY[0]              ;                   ;         ;
; SW[1]               ;                   ;         ;
; KEY[1]              ;                   ;         ;
; SW[2]               ;                   ;         ;
; KEY[2]              ;                   ;         ;
; SW[3]               ;                   ;         ;
; KEY[3]              ;                   ;         ;
; SW[4]               ;                   ;         ;
; SW[5]               ;                   ;         ;
; SW[6]               ;                   ;         ;
; SW[7]               ;                   ;         ;
; SW[8]               ;                   ;         ;
; SW[9]               ;                   ;         ;
; SW[10]              ;                   ;         ;
; SW[11]              ;                   ;         ;
; SW[12]              ;                   ;         ;
; SW[13]              ;                   ;         ;
; SW[14]              ;                   ;         ;
; SW[15]              ;                   ;         ;
; SW[16]              ;                   ;         ;
; SW[17]              ;                   ;         ;
; CLOCK_50            ;                   ;         ;
+---------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                            ;
+---------------------------------------+------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                  ; Location   ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------+------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                              ; Unassigned ; 622     ; Clock        ; yes    ; Global Clock         ; Not Available    ; --                        ;
; registrador:MEM_WB|q[70]~_Duplicate_1 ; Unassigned ; 66      ; Write enable ; no     ; --                   ; --               ; --                        ;
+---------------------------------------+------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                  ;
+----------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name     ; Location   ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50 ; Unassigned ; 622     ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
+----------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------------------+------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                ; Location   ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------------------+------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; bancoRegistradores:regs|altsyncram:registrador_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                               ; Unassigned ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; Yes           ;
; bancoRegistradores:regs|altsyncram:registrador_rtl_1|altsyncram_mcc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                               ; Unassigned ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; Yes           ;
; memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1    ; db/ula_mips.ram0_memoria_de_dados_a9f5452f.hdl.mif ; Unassigned ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; Yes           ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------------------+------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |mips_teste|memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ALTSYNCRAM                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000001) (1) (1) (01)    ;(00000000000000000000000000000100) (4) (4) (04)   ;(00000000000000000000000000001100) (14) (12) (0C)   ;(00000000000000000000000000000100) (4) (4) (04)   ;(00000000000000000000000000000100) (4) (4) (04)   ;(00000000000000000000000000010100) (24) (20) (14)   ;(00000000000000000000000000001100) (14) (12) (0C)   ;(00000000000000000000000000011100) (34) (28) (1C)   ;
;8;(00000000000000000000000000001000) (10) (8) (08)    ;(00000000000000000000000000100100) (44) (36) (24)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 7     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                                       ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+---------------------------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information                     ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+---------------------------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Unchecked    ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                                       ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                                       ;
; Unchecked    ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                                       ;
; Unchecked    ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Unchecked    ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                       ;
; Unchecked    ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                                       ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                                       ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                       ;
; Unchecked    ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                                       ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                                       ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                                       ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                                       ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                       ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                       ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                       ;
; Unchecked    ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ; 50 I/O(s) were assigned a toggle rate ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ; 50 I/O(s) were assigned a toggle rate ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                                       ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 105          ; 26           ; 105          ; 0            ; 0            ; 105       ; 105          ; 0            ; 105       ; 105       ; 0            ; 49           ; 0            ; 0            ; 23           ; 0            ; 49           ; 23           ; 0            ; 0            ; 0            ; 431          ; 0            ; 0            ; 0            ; 0            ; 0            ; 105       ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 86           ; 0            ; 0            ; 0            ; 382       ; 0            ; 0            ; 382       ; 382       ; 0            ; 382          ; 0            ; 0            ; 0            ; 0            ; 382          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 382       ; 0            ; 0            ;
; Total Inapplicable ; 382          ; 375          ; 382          ; 487          ; 487          ; 0         ; 382          ; 487          ; 0         ; 0         ; 487          ; 56           ; 487          ; 487          ; 464          ; 487          ; 56           ; 464          ; 487          ; 487          ; 487          ; 56           ; 487          ; 487          ; 487          ; 487          ; 487          ; 0         ; 487          ; 487          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; clko               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[8]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[9]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[10]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[11]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[12]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[13]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[14]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[15]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[16]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[17]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[18]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[19]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[20]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[21]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[22]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[23]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[24]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[25]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[26]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[27]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[28]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[29]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[30]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; Reg3[31]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; mux_ulamem[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[16]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[17]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[18]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[19]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[20]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[21]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[22]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[23]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[24]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[25]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[26]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[27]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[28]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[29]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[30]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida1reg[31]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[16]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[17]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[18]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[19]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[20]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[21]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[22]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[23]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[24]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[25]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[26]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[27]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[28]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[29]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[30]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida2reg[31]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[16]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[17]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[18]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[19]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[20]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[21]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[22]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[23]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[24]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[25]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[26]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[27]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[28]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[29]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[30]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; instrucao[31]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[0]    ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[1]    ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[2]    ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[3]    ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[4]    ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[5]    ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[6]    ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[7]    ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[8]    ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[9]    ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[10]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[11]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[12]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[13]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[14]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[15]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[16]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[17]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[18]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[19]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[20]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[21]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[22]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[23]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[24]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[25]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[26]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[27]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[28]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[29]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[30]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada1_ULA[31]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[15]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[16]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[17]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[18]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[19]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[20]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[21]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[22]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[23]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[24]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[25]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[26]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[27]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[28]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[29]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[30]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; entrada2_ULA[31]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[16]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[17]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[18]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[19]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[20]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[21]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[22]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[23]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[24]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[25]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[26]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[27]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[28]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[29]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[30]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida[31]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[0]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[1]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[2]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[3]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[5]   ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[6]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[7]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[8]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[9]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[10]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[11]  ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[12]  ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[13]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[14]  ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[15]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[16]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[17]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[18]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[19]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[20]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[21]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[22]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[23]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[24]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[25]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[26]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[27]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[28]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[29]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[30]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saidaExtensor[31]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[16]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[17]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[18]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[19]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[20]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[21]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[22]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[23]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[24]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[25]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[26]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[27]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[28]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[29]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[30]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; dadolido[31]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; zero               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; ula_control[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; ula_control[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; ula_control[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; ula_control[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; end1[0]            ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; end1[1]            ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; end1[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; end1[3]            ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; end1[4]            ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; end2[0]            ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; end2[1]            ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; end2[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; end2[3]            ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; end2[4]            ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; end3[0]            ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; end3[1]            ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; end3[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; end3[3]            ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; end3[4]            ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida_habLeMem     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[2]        ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[3]        ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[4]        ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[5]        ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[6]        ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[7]        ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[8]        ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[9]        ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[10]       ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[11]       ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[12]       ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[13]       ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[14]       ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[15]       ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[16]       ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[17]       ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[18]       ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[19]       ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[20]       ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[21]       ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[22]       ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[23]       ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[24]       ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[25]       ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[26]       ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[27]       ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[28]       ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[29]       ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[30]       ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; teste_PC[31]       ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida_habEscReg    ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; saida_mux2         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; op[0]              ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; op[1]              ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; op[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; op[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; op[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; op[5]              ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ; Unchecked ; Unchecked ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Unchecked ; Inapplicable ; Inapplicable ;
; LEDR[0]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[1]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[2]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[3]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[4]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[5]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[6]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[7]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[8]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[9]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[10]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[11]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[12]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[13]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[14]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[15]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[16]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[17]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[0]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[3]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[4]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[5]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[6]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[7]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[10]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[11]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[12]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[13]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[14]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[15]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[16]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[17]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP4CE115F29C8 for design "ula_mips"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "memoria_de_dados:memoriaDados|altsyncram:ram_rtl_0|altsyncram_7ch1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C8 is compatible
    Info (176445): Device EP4CE30F29C8 is compatible
    Info (176445): Device EP4CE55F29C8 is compatible
    Info (176445): Device EP4CE75F29C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 382 pins of 487 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ula_mips.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 22
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 112 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 86 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 382 (unused VREF, 2.5V VCCIO, 0 input, 382 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  39 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  50 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  43 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Info (176215): I/O bank details after I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 55 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 62 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  39 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 63 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 56 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 70 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 69 total pin(s) used --  2 pins available
Error (176208): Design has 487 pins, but Fitter can't place 83 pins
Error (176210): Can't place pin dadolido[10] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[10] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[10] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin dadolido[10] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin dadolido[10] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin dadolido[10] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[10] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[10] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[10] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[10] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[10] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin dadolido[11] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[11] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[11] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin dadolido[11] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin dadolido[11] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin dadolido[11] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[11] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[11] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[11] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[11] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[11] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin dadolido[12] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[12] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[12] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin dadolido[12] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin dadolido[12] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin dadolido[12] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[12] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[12] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[12] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[12] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[12] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin dadolido[13] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[13] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[13] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin dadolido[13] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin dadolido[13] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin dadolido[13] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[13] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[13] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[13] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[13] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[13] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin dadolido[14] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[14] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[14] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin dadolido[14] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin dadolido[14] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin dadolido[14] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[14] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[14] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[14] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[14] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[14] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin dadolido[15] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[15] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[15] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin dadolido[15] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin dadolido[15] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin dadolido[15] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[15] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[15] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[15] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[15] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[15] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin dadolido[16] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[16] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[16] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin dadolido[16] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin dadolido[16] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin dadolido[16] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[16] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[16] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[16] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[16] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[16] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin dadolido[17] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[17] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[17] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin dadolido[17] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin dadolido[17] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin dadolido[17] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[17] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[17] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[17] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[17] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[17] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin dadolido[18] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[18] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[18] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin dadolido[18] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin dadolido[18] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin dadolido[18] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[18] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[18] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[18] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[18] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[18] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin dadolido[19] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[19] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[19] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin dadolido[19] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin dadolido[19] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin dadolido[19] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[19] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[19] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[19] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[19] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[19] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin dadolido[20] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[20] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[20] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin dadolido[20] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin dadolido[20] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin dadolido[20] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[20] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[20] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[20] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[20] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[20] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin dadolido[21] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[21] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[21] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin dadolido[21] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin dadolido[21] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin dadolido[21] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[21] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[21] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[21] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[21] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[21] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin dadolido[22] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[22] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[22] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin dadolido[22] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin dadolido[22] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin dadolido[22] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[22] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[22] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[22] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[22] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[22] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin dadolido[23] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[23] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[23] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin dadolido[23] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin dadolido[23] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin dadolido[23] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[23] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[23] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[23] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[23] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[23] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin dadolido[24] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[24] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[24] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin dadolido[24] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin dadolido[24] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin dadolido[24] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[24] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[24] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[24] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[24] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[24] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin dadolido[25] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[25] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[25] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin dadolido[25] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin dadolido[25] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin dadolido[25] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[25] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[25] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[25] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[25] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[25] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin dadolido[26] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[26] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[26] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin dadolido[26] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin dadolido[26] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin dadolido[26] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[26] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[26] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[26] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[26] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[26] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin dadolido[27] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[27] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[27] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin dadolido[27] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin dadolido[27] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin dadolido[27] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[27] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[27] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[27] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[27] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[27] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin dadolido[28] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[28] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[28] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin dadolido[28] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin dadolido[28] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin dadolido[28] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[28] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[28] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[28] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[28] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[28] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin dadolido[29] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[29] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[29] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin dadolido[29] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin dadolido[29] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin dadolido[29] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[29] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[29] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[29] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[29] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[29] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin dadolido[30] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[30] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[30] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin dadolido[30] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin dadolido[30] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin dadolido[30] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[30] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[30] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[30] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[30] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[30] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin dadolido[31] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[31] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[31] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin dadolido[31] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin dadolido[31] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin dadolido[31] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[31] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[31] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (176207): Can't place pin dadolido[31] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[31] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Error (169009): Cannot place output or bidirectional pin dadolido[31] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin zero with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 9
    Error (176207): Can't place pin zero in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 9
        Error (169009): Cannot place output or bidirectional pin zero in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 9
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin zero with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 9
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin zero with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 9
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin zero in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 9
        Error (169009): Cannot place output or bidirectional pin zero in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 9
        Error (169009): Cannot place output or bidirectional pin zero in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 9
    Error (176207): Can't place pin zero in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 9
        Error (169009): Cannot place output or bidirectional pin zero in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 9
        Error (169009): Cannot place output or bidirectional pin zero in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 9
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin ula_control[0] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
    Error (176207): Can't place pin ula_control[0] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Error (169009): Cannot place output or bidirectional pin ula_control[0] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin ula_control[0] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin ula_control[0] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin ula_control[0] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Error (169009): Cannot place output or bidirectional pin ula_control[0] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Error (169009): Cannot place output or bidirectional pin ula_control[0] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
    Error (176207): Can't place pin ula_control[0] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Error (169009): Cannot place output or bidirectional pin ula_control[0] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Error (169009): Cannot place output or bidirectional pin ula_control[0] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin ula_control[1] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
    Error (176207): Can't place pin ula_control[1] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Error (169009): Cannot place output or bidirectional pin ula_control[1] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin ula_control[1] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin ula_control[1] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin ula_control[1] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Error (169009): Cannot place output or bidirectional pin ula_control[1] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Error (169009): Cannot place output or bidirectional pin ula_control[1] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
    Error (176207): Can't place pin ula_control[1] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Error (169009): Cannot place output or bidirectional pin ula_control[1] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Error (169009): Cannot place output or bidirectional pin ula_control[1] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin ula_control[2] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
    Error (176207): Can't place pin ula_control[2] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Error (169009): Cannot place output or bidirectional pin ula_control[2] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin ula_control[2] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin ula_control[2] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin ula_control[2] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Error (169009): Cannot place output or bidirectional pin ula_control[2] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Error (169009): Cannot place output or bidirectional pin ula_control[2] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
    Error (176207): Can't place pin ula_control[2] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Error (169009): Cannot place output or bidirectional pin ula_control[2] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Error (169009): Cannot place output or bidirectional pin ula_control[2] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin ula_control[3] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
    Error (176207): Can't place pin ula_control[3] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Error (169009): Cannot place output or bidirectional pin ula_control[3] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin ula_control[3] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin ula_control[3] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin ula_control[3] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Error (169009): Cannot place output or bidirectional pin ula_control[3] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Error (169009): Cannot place output or bidirectional pin ula_control[3] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
    Error (176207): Can't place pin ula_control[3] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Error (169009): Cannot place output or bidirectional pin ula_control[3] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
        Error (169009): Cannot place output or bidirectional pin ula_control[3] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin end1[0] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end1[0] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[0] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin end1[0] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin end1[0] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin end1[0] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[0] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[0] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end1[0] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[0] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[0] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin end1[1] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end1[1] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[1] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin end1[1] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin end1[1] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin end1[1] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[1] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[1] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end1[1] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[1] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[1] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin end1[2] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end1[2] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[2] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin end1[2] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin end1[2] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin end1[2] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[2] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[2] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end1[2] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[2] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[2] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin end1[3] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end1[3] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[3] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin end1[3] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin end1[3] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin end1[3] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[3] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[3] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end1[3] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[3] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[3] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin end1[4] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end1[4] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[4] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin end1[4] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin end1[4] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin end1[4] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[4] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[4] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end1[4] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[4] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end1[4] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin end2[0] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end2[0] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[0] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin end2[0] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin end2[0] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin end2[0] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[0] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[0] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end2[0] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[0] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[0] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin end2[1] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end2[1] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[1] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin end2[1] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin end2[1] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin end2[1] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[1] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[1] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end2[1] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[1] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[1] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin end2[2] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end2[2] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[2] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin end2[2] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin end2[2] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin end2[2] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[2] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[2] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end2[2] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[2] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[2] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin end2[3] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end2[3] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[3] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin end2[3] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin end2[3] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin end2[3] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[3] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[3] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end2[3] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[3] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[3] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin end2[4] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end2[4] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[4] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin end2[4] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin end2[4] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin end2[4] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[4] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[4] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end2[4] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[4] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end2[4] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin end3[0] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end3[0] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[0] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin end3[0] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin end3[0] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin end3[0] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[0] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[0] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end3[0] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[0] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[0] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin end3[1] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end3[1] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[1] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin end3[1] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin end3[1] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin end3[1] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[1] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[1] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end3[1] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[1] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[1] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin end3[2] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end3[2] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[2] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin end3[2] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin end3[2] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin end3[2] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[2] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[2] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end3[2] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[2] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[2] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin end3[3] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end3[3] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[3] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin end3[3] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin end3[3] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin end3[3] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[3] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[3] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end3[3] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[3] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[3] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin end3[4] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end3[4] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[4] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin end3[4] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin end3[4] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin end3[4] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[4] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[4] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (176207): Can't place pin end3[4] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[4] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
        Error (169009): Cannot place output or bidirectional pin end3[4] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin saida_habLeMem with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 12
    Error (176207): Can't place pin saida_habLeMem in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 12
        Error (169009): Cannot place output or bidirectional pin saida_habLeMem in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 12
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin saida_habLeMem with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 12
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin saida_habLeMem with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 12
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin saida_habLeMem in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 12
        Error (169009): Cannot place output or bidirectional pin saida_habLeMem in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 12
        Error (169009): Cannot place output or bidirectional pin saida_habLeMem in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 12
    Error (176207): Can't place pin saida_habLeMem in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 12
        Error (169009): Cannot place output or bidirectional pin saida_habLeMem in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 12
        Error (169009): Cannot place output or bidirectional pin saida_habLeMem in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 12
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[0] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[0] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[0] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[0] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[0] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[0] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[0] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[0] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[0] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[0] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[0] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[1] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[1] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[1] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[1] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[1] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[1] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[1] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[1] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[1] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[1] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[1] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[2] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[2] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[2] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[2] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[2] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[2] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[2] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[2] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[2] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[2] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[2] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[3] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[3] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[3] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[3] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[3] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[3] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[3] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[3] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[3] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[3] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[3] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[4] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[4] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[4] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[4] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[4] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[4] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[4] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[4] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[4] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[4] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[4] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[5] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[5] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[5] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[5] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[5] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[5] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[5] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[5] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[5] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[5] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[5] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[6] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[6] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[6] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[6] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[6] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[6] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[6] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[6] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[6] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[6] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[6] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[7] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[7] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[7] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[7] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[7] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[7] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[7] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[7] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[7] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[7] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[7] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[8] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[8] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[8] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[8] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[8] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[8] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[8] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[8] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[8] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[8] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[8] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[9] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[9] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[9] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[9] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[9] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[9] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[9] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[9] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[9] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[9] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[9] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[10] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[10] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[10] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[10] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[10] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[10] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[10] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[10] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[10] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[10] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[10] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[11] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[11] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[11] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[11] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[11] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[11] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[11] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[11] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[11] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[11] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[11] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[12] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[12] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[12] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[12] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[12] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[12] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[12] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[12] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[12] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[12] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[12] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[13] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[13] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[13] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[13] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[13] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[13] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[13] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[13] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[13] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[13] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[13] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[14] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[14] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[14] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[14] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[14] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[14] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[14] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[14] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[14] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[14] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[14] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[15] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[15] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[15] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[15] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[15] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[15] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[15] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[15] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[15] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[15] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[15] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[16] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[16] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[16] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[16] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[16] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[16] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[16] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[16] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[16] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[16] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[16] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[17] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[17] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[17] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[17] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[17] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[17] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[17] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[17] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[17] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[17] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[17] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[18] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[18] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[18] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[18] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[18] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[18] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[18] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[18] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[18] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[18] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[18] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[19] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[19] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[19] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[19] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[19] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[19] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[19] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[19] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[19] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[19] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[19] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[20] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[20] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[20] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[20] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[20] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[20] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[20] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[20] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[20] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[20] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[20] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[21] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[21] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[21] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[21] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[21] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[21] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[21] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[21] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[21] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[21] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[21] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[22] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[22] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[22] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[22] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[22] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[22] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[22] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[22] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[22] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[22] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[22] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[23] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[23] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[23] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[23] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[23] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[23] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[23] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[23] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[23] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[23] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[23] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[24] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[24] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[24] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[24] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[24] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[24] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[24] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[24] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[24] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[24] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[24] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[25] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[25] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[25] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[25] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[25] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[25] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[25] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[25] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[25] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[25] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[25] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[26] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[26] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[26] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[26] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[26] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[26] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[26] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[26] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[26] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[26] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[26] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[27] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[27] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[27] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[27] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[27] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[27] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[27] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[27] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[27] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[27] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[27] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[28] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[28] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[28] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[28] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[28] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[28] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[28] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[28] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[28] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[28] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[28] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[29] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[29] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[29] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[29] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[29] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[29] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[29] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[29] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[29] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[29] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[29] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[30] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[30] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[30] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[30] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[30] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[30] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[30] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[30] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[30] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[30] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[30] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin teste_PC[31] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[31] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[31] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin teste_PC[31] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin teste_PC[31] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin teste_PC[31] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[31] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[31] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (176207): Can't place pin teste_PC[31] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[31] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
        Error (169009): Cannot place output or bidirectional pin teste_PC[31] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin saida_habEscReg with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
    Error (176207): Can't place pin saida_habEscReg in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
        Error (169009): Cannot place output or bidirectional pin saida_habEscReg in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin saida_habEscReg with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin saida_habEscReg with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin saida_habEscReg in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
        Error (169009): Cannot place output or bidirectional pin saida_habEscReg in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
        Error (169009): Cannot place output or bidirectional pin saida_habEscReg in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
    Error (176207): Can't place pin saida_habEscReg in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
        Error (169009): Cannot place output or bidirectional pin saida_habEscReg in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
        Error (169009): Cannot place output or bidirectional pin saida_habEscReg in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin saida_mux2 with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
    Error (176207): Can't place pin saida_mux2 in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
        Error (169009): Cannot place output or bidirectional pin saida_mux2 in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin saida_mux2 with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin saida_mux2 with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin saida_mux2 in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
        Error (169009): Cannot place output or bidirectional pin saida_mux2 in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
        Error (169009): Cannot place output or bidirectional pin saida_mux2 in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
    Error (176207): Can't place pin saida_mux2 in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
        Error (169009): Cannot place output or bidirectional pin saida_mux2 in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
        Error (169009): Cannot place output or bidirectional pin saida_mux2 in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin op[0] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (176207): Can't place pin op[0] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[0] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin op[0] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin op[0] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin op[0] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[0] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[0] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (176207): Can't place pin op[0] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[0] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[0] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin op[1] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (176207): Can't place pin op[1] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[1] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin op[1] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin op[1] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin op[1] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[1] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[1] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (176207): Can't place pin op[1] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[1] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[1] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin op[2] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (176207): Can't place pin op[2] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[2] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin op[2] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin op[2] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin op[2] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[2] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[2] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (176207): Can't place pin op[2] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[2] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[2] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin op[3] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (176207): Can't place pin op[3] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[3] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin op[3] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin op[3] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin op[3] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[3] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[3] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (176207): Can't place pin op[3] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[3] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[3] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin op[4] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (176207): Can't place pin op[4] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[4] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin op[4] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin op[4] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin op[4] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[4] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[4] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (176207): Can't place pin op[4] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[4] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[4] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176210): Can't place pin op[5] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (176207): Can't place pin op[5] in I/O bank 1 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[5] in input pin location J1 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (169286): Too many output or bidirectional pins (62) are assigned in I/O bank 2. The I/O bank has only 61 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin mux_ulamem[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida1reg[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida2reg[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169026): Pin op[5] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Info (169073): Pin HEX7[6] in I/O bank 3 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (169026): Pin op[5] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Info (169073): Pin HEX3[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX3[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX4[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX5[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX6[6] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[0] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[1] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[2] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[3] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[4] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169073): Pin HEX7[5] in I/O bank 4 uses VCCIO 3.3V File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
    Error (176207): Can't place pin op[5] in I/O bank 5 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[5] in input pin location Y28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[5] in input pin location Y27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (176207): Can't place pin op[5] in I/O bank 6 due to the following reasons File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[5] in input pin location J28 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
        Error (169009): Cannot place output or bidirectional pin op[5] in input pin location J27 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Error (169286): Too many output or bidirectional pins (71) are assigned in I/O bank 7. The I/O bank has only 70 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDR[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 18
        Info (169112): Pin LEDG[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin LEDG[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 19
        Info (169112): Pin HEX0[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin HEX0[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 21
        Info (169112): Pin entrada1_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada1_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
    Error (169286): Too many output or bidirectional pins (70) are assigned in I/O bank 8. The I/O bank has only 69 pin location(s) supporting output operation. File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin entrada2_ULA[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saida[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[4] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[5] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[6] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[7] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[8] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[9] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[10] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[11] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[12] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[13] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[14] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[15] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[16] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[17] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[18] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[19] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[20] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[21] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[22] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[23] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[24] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[25] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[26] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[27] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[28] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[29] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[30] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin saidaExtensor[31] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[0] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[1] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[2] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
        Info (169112): Pin dadolido[3] File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 8
Error (176204): Can't place pins due to device constraints
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:08
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Error (171000): Can't fit design in device
Warning (169177): 1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2 File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 22
Warning (169069): Following 12 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info (169070): Pin zero has GND driving its datain port File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 9
    Info (169070): Pin ula_control[3] has GND driving its datain port File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 10
    Info (169070): Pin end1[2] has GND driving its datain port File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Info (169070): Pin end2[2] has GND driving its datain port File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Info (169070): Pin end3[2] has GND driving its datain port File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 11
    Info (169070): Pin saida_habLeMem has GND driving its datain port File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 12
    Info (169070): Pin teste_PC[0] has GND driving its datain port File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Info (169070): Pin teste_PC[1] has GND driving its datain port File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 13
    Info (169070): Pin saida_mux2 has GND driving its datain port File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 14
    Info (169070): Pin op[2] has GND driving its datain port File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Info (169070): Pin op[3] has GND driving its datain port File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
    Info (169070): Pin op[4] has GND driving its datain port File: C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd Line: 15
Info (144001): Generated suppressed messages file C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/output_files/ula_mips.fit.smsg
Error: Quartus Prime Fitter was unsuccessful. 1165 errors, 11 warnings
    Error: Peak virtual memory: 5165 megabytes
    Error: Processing ended: Thu Nov 22 22:12:40 2018
    Error: Elapsed time: 00:00:18
    Error: Total CPU time (on all processors): 00:00:17


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/output_files/ula_mips.fit.smsg.


