// Seed: 4042199300
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  output wire id_27;
  inout logic [7:0] id_26;
  module_0 modCall_1 (
      id_21,
      id_9,
      id_15,
      id_9,
      id_13,
      id_9,
      id_8,
      id_15
  );
  input wire id_25;
  input wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output tri id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  nand primCall (
      id_15,
      id_25,
      id_16,
      id_23,
      id_6,
      id_11,
      id_7,
      id_5,
      id_20,
      id_26,
      id_24,
      id_13,
      id_1,
      id_12,
      id_9,
      id_19,
      id_17
  );
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_10 = -1;
  assign id_26[-1] = -1'b0;
  wire id_28, id_29;
  logic id_30, id_31;
endmodule
