$date
  Mon Apr  7 03:06:58 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb $end
$var reg 16 ! a[15:0] $end
$var reg 1 " y1 $end
$var reg 1 # y2 $end
$var reg 1 $ y3 $end
$var reg 1 % y4 $end
$scope module uut $end
$var reg 16 & a[15:0] $end
$var reg 1 ' y1 $end
$var reg 1 ( y2 $end
$var reg 1 ) y3 $end
$var reg 1 * y4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000000000000000 !
0"
0#
0$
1%
b0000000000000000 &
0'
0(
0)
1*
#10000000
b1100010000100001 !
1"
1#
1$
0%
b1100010000100001 &
1'
1(
1)
0*
#20000000
b0000000000000000 !
0"
0#
0$
1%
b0000000000000000 &
0'
0(
0)
1*
#30000000
