

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Mon May 13 18:06:51 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        c_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    43.750|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  174049|  174049|  174049|  174049|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                  |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_chout_loop_hout_loop_wout  |  174048|  174048|        37|          -|          -|  4704|    no    |
        | + loop_chin_loop_ky_loop_kx      |      33|      33|        10|          1|          1|    25|    yes   |
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    911|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     305|    705|
|Memory           |        1|      -|      32|      3|
|Multiplexer      |        -|      -|       -|    234|
|Register         |        0|      -|     844|    128|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|    1181|   1981|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |top_net_fadd_32nsbkb_U1  |top_net_fadd_32nsbkb  |        0|      2|  177|  385|
    |top_net_fmul_32nscud_U2  |top_net_fmul_32nscud  |        0|      3|  128|  320|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  305|  705|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+------------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |      Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+------------------+---------+----+----+------+-----+------+-------------+
    |c1_bias_U    |conv_1_c1_bias    |        0|  32|   3|     6|   32|     1|          192|
    |c1_weight_U  |conv_1_c1_weight  |        1|   0|   0|   150|   32|     1|         4800|
    +-------------+------------------+---------+----+----+------+-----+------+-------------+
    |Total        |                  |        1|  32|   3|   156|   64|     2|         4992|
    +-------------+------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |cout_s_fu_430_p2                   |     +    |      0|  0|  12|           3|           1|
    |h_1_fu_539_p2                      |     +    |      0|  0|  15|           5|           1|
    |indvar_flatten63_op_fu_1242_p2     |     +    |      0|  0|  14|          10|           1|
    |indvar_flatten_next1_5_fu_410_p2   |     +    |      0|  0|  17|          13|           1|
    |indvar_flatten_next1_fu_776_p2     |     +    |      0|  0|  15|           5|           1|
    |indvar_flatten_op_fu_1168_p2       |     +    |      0|  0|  15|           6|           1|
    |sum_fu_1147_p2                     |     +    |      0|  0|  40|          33|          33|
    |tmp2_fu_681_p2                     |     +    |      0|  0|  12|           3|           3|
    |tmp2_mid1_fu_961_p2                |     +    |      0|  0|  12|           3|           2|
    |tmp3_fu_748_p2                     |     +    |      0|  0|  13|           4|           4|
    |tmp3_mid1_fu_1036_p2               |     +    |      0|  0|  13|           4|           4|
    |tmp4_fu_1082_p2                    |     +    |      0|  0|  12|           3|           3|
    |tmp7_fu_1199_p2                    |     +    |      0|  0|  15|           6|           6|
    |tmp_45_fu_372_p2                   |     +    |      0|  0|  15|           9|           9|
    |tmp_45_mid1_fu_571_p2              |     +    |      0|  0|  15|           9|           9|
    |tmp_53_fu_660_p2                   |     +    |      0|  0|  12|           3|           3|
    |tmp_53_mid1_fu_822_p2              |     +    |      0|  0|  12|           3|           3|
    |tmp_56_fu_1224_p2                  |     +    |      0|  0|  19|          14|          14|
    |tmp_61_fu_716_p2                   |     +    |      0|  0|  15|           6|           6|
    |tmp_61_mid1_fu_996_p2              |     +    |      0|  0|  15|           6|           6|
    |tmp_61_mid_fu_859_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_65_fu_1133_p2                  |     +    |      0|  0|  13|          11|          11|
    |tmp_66_fu_1209_p2                  |     +    |      0|  0|  15|           8|           8|
    |tmp_fu_758_p2                      |     +    |      0|  0|  15|           5|           5|
    |tmp_mid1_10_fu_1046_p2             |     +    |      0|  0|  15|           5|           5|
    |tmp_mid_fu_898_p2                  |     +    |      0|  0|  15|           5|           5|
    |w_1_fu_1237_p2                     |     +    |      0|  0|  15|           5|           1|
    |x_1_fu_1162_p2                     |     +    |      0|  0|  12|           3|           1|
    |xi_fu_1092_p2                      |     +    |      0|  0|  15|           6|           6|
    |y_1_fu_937_p2                      |     +    |      0|  0|  12|           3|           1|
    |yi_fu_691_p2                       |     +    |      0|  0|  15|           6|           6|
    |yi_mid1_fu_971_p2                  |     +    |      0|  0|  15|           6|           6|
    |yi_mid_fu_620_p2                   |     +    |      0|  0|  15|           6|           3|
    |tmp_42_fu_362_p2                   |     -    |      0|  0|  15|           9|           9|
    |tmp_42_mid1_fu_460_p2              |     -    |      0|  0|  15|           9|           9|
    |tmp_46_fu_398_p2                   |     -    |      0|  0|  19|          14|          14|
    |tmp_46_mid1_fu_597_p2              |     -    |      0|  0|  19|          14|          14|
    |tmp_46_mid_fu_507_p2               |     -    |      0|  0|  19|          14|          14|
    |tmp_62_fu_742_p2                   |     -    |      0|  0|  13|          11|          11|
    |tmp_62_mid1_fu_1022_p2             |     -    |      0|  0|  13|          11|          11|
    |tmp_62_mid_fu_884_p2               |     -    |      0|  0|  13|          11|          11|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter8  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1046                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_231                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op184_readreq_state5  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op195_read_state12    |    and   |      0|  0|   2|           1|           1|
    |exitcond1_mid_fu_533_p2            |    and   |      0|  0|   2|           1|           1|
    |exitcond_mid_fu_931_p2             |    and   |      0|  0|   2|           1|           1|
    |or_cond2_fu_1127_p2                |    and   |      0|  0|   2|           1|           1|
    |tmp5_fu_1121_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp6_fu_764_p2                     |    and   |      0|  0|   2|           1|           1|
    |tmp6_mid1_fu_1060_p2               |    and   |      0|  0|   2|           1|           1|
    |tmp6_mid_fu_646_p2                 |    and   |      0|  0|   2|           1|           1|
    |exitcond2_fu_925_p2                |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_flatten10_fu_770_p2       |   icmp   |      0|  0|  11|           5|           4|
    |exitcond_flatten11_fu_782_p2       |   icmp   |      0|  0|  11|           6|           5|
    |exitcond_flatten9_fu_416_p2        |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_flatten_fu_404_p2         |   icmp   |      0|  0|  13|          13|          13|
    |exitcond_fu_527_p2                 |   icmp   |      0|  0|  11|           5|           4|
    |tmp_64_fu_1115_p2                  |   icmp   |      0|  0|  11|           6|           5|
    |tmp_mid1_fu_990_p2                 |   icmp   |      0|  0|  11|           6|           5|
    |tmp_mid_12_fu_640_p2               |   icmp   |      0|  0|  11|           6|           5|
    |tmp_s_fu_710_p2                    |   icmp   |      0|  0|  11|           6|           5|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |tmp_14_fu_545_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_15_fu_943_p2                   |    or    |      0|  0|   2|           1|           1|
    |c1_bias_load_mid2_v_fu_474_p3      |  select  |      0|  0|   3|           1|           3|
    |h_cast_mid2_fu_563_p3              |  select  |      0|  0|   5|           1|           5|
    |h_mid_fu_422_p3                    |  select  |      0|  0|   5|           1|           1|
    |indvar_flatten_next1_4_fu_1248_p3  |  select  |      0|  0|  10|           1|           1|
    |indvar_flatten_next_fu_1174_p3     |  select  |      0|  0|   6|           1|           1|
    |p_shl4_mid2_fu_851_p3              |  select  |      0|  0|   5|           1|           5|
    |tmp6_mid2_fu_1066_p3               |  select  |      0|  0|   2|           1|           1|
    |tmp6_mid3_fu_912_p3                |  select  |      0|  0|   2|           1|           1|
    |tmp_42_mid2_fu_466_p3              |  select  |      0|  0|   9|           1|           9|
    |tmp_46_mid2_fu_603_p3              |  select  |      0|  0|  14|           1|          14|
    |tmp_46_mid3_fu_513_p3              |  select  |      0|  0|  14|           1|          14|
    |tmp_52_cast_mid2_fu_810_p3         |  select  |      0|  0|   2|           1|           1|
    |tmp_53_cast1_mid2_fu_827_p3        |  select  |      0|  0|   3|           1|           3|
    |tmp_62_mid2_fu_1028_p3             |  select  |      0|  0|  11|           1|          11|
    |tmp_62_mid3_fu_890_p3              |  select  |      0|  0|  11|           1|          11|
    |tmp_cast9_mid244_v_fu_904_p3       |  select  |      0|  0|   5|           1|           5|
    |tmp_cast9_mid2_v_fu_1052_p3        |  select  |      0|  0|   5|           1|           5|
    |w_mid2_fu_551_p3                   |  select  |      0|  0|   5|           1|           1|
    |x_mid2_fu_949_p3                   |  select  |      0|  0|   3|           1|           1|
    |y_mid2_fu_1074_p3                  |  select  |      0|  0|   3|           1|           3|
    |y_mid_fu_788_p3                    |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |cin_s_fu_796_p2                    |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_8_fu_521_p2   |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_919_p2     |    xor   |      0|  0|   2|           1|           2|
    |rev1_fu_634_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev5_fu_984_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev8_fu_1109_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_704_p2                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 911|         430|         457|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9                     |   9|          2|    1|          2|
    |ap_phi_mux_cin_phi_fu_258_p4                |   9|          2|    1|          2|
    |ap_phi_mux_input_buffer1_phi_fu_314_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_input_buffer1_reg_310  |   9|          2|   32|         64|
    |ap_sig_ioackin_m_axi_in_r_ARREADY           |   9|          2|    1|          2|
    |cin_reg_254                                 |   9|          2|    1|          2|
    |cout_reg_198                                |   9|          2|    3|          6|
    |grp_fu_321_p0                               |  15|          3|   32|         96|
    |grp_fu_321_p1                               |  15|          3|   32|         96|
    |h_reg_221                                   |   9|          2|    5|         10|
    |in_r_blk_n_AR                               |   9|          2|    1|          2|
    |in_r_blk_n_R                                |   9|          2|    1|          2|
    |indvar_flatten6_reg_187                     |   9|          2|   13|         26|
    |indvar_flatten7_reg_209                     |   9|          2|   10|         20|
    |indvar_flatten8_reg_243                     |   9|          2|    5|         10|
    |indvar_flatten_reg_265                      |   9|          2|    6|         12|
    |output_buffer_2_reg_287                     |   9|          2|   32|         64|
    |w_reg_232                                   |   9|          2|    5|         10|
    |x_reg_299                                   |   9|          2|    3|          6|
    |y_reg_276                                   |   9|          2|    3|          6|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 234|         50|  221|        510|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_input_buffer1_reg_310  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_input_buffer1_reg_310  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_input_buffer1_reg_310  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_input_buffer1_reg_310  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_input_buffer1_reg_310  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_input_buffer1_reg_310  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_input_buffer1_reg_310  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_input_buffer1_reg_310  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_input_buffer1_reg_310  |  32|   0|   32|          0|
    |ap_reg_ioackin_m_axi_in_r_ARREADY           |   1|   0|    1|          0|
    |c1_bias_load_mid2_v_reg_1273                |   3|   0|    3|          0|
    |c1_bias_load_reg_1303                       |  32|   0|   32|          0|
    |cin_reg_254                                 |   1|   0|    1|          0|
    |cout_reg_198                                |   3|   0|    3|          0|
    |exitcond_flatten10_reg_1334                 |   1|   0|    1|          0|
    |exitcond_flatten9_reg_1268                  |   1|   0|    1|          0|
    |h_cast_mid2_cast_reg_1308                   |   5|   0|    6|          1|
    |h_cast_mid2_reg_1292                        |   5|   0|    5|          0|
    |h_reg_221                                   |   5|   0|    5|          0|
    |in_addr41_read_reg_1384                     |  32|   0|   32|          0|
    |in_addr41_reg_1368                          |  32|   0|   32|          0|
    |indvar_flatten6_reg_187                     |  13|   0|   13|          0|
    |indvar_flatten7_reg_209                     |  10|   0|   10|          0|
    |indvar_flatten8_reg_243                     |   5|   0|    5|          0|
    |indvar_flatten_next1_5_reg_1263             |  13|   0|   13|          0|
    |indvar_flatten_reg_265                      |   6|   0|    6|          0|
    |or_cond2_reg_1364                           |   1|   0|    1|          0|
    |output_buffer_2_reg_287                     |  32|   0|   32|          0|
    |sext_cast_reg_1255                          |  30|   0|   33|          3|
    |tmp6_mid_reg_1329                           |   1|   0|    1|          0|
    |tmp_46_mid2_reg_1298                        |  12|   0|   14|          2|
    |tmp_52_cast_mid2_reg_1343                   |   1|   0|    1|          0|
    |tmp_cast9_mid2_v_reg_1353                   |   5|   0|    5|          0|
    |w_cast3_reg_1314                            |   5|   0|   14|          9|
    |w_cast_reg_1319                             |   5|   0|    6|          1|
    |w_mid2_reg_1285                             |   5|   0|    5|          0|
    |w_reg_232                                   |   5|   0|    5|          0|
    |x_mid2_reg_1348                             |   3|   0|    3|          0|
    |x_reg_299                                   |   3|   0|    3|          0|
    |y_reg_276                                   |   3|   0|    3|          0|
    |yi_mid_reg_1324                             |   6|   0|    6|          0|
    |exitcond_flatten10_reg_1334                 |  64|  32|    1|          0|
    |or_cond2_reg_1364                           |  64|  32|    1|          0|
    |tmp_cast9_mid2_v_reg_1353                   |  64|  32|    5|          0|
    |x_mid2_reg_1348                             |  64|  32|    3|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 844| 128|  614|         16|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv.1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv.1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv.1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv.1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv.1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv.1    | return value |
|m_axi_in_r_AWVALID   | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWREADY   |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWADDR    | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWID      | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWLEN     | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWSIZE    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWBURST   | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWLOCK    | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWCACHE   | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWPROT    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWQOS     | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWREGION  | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWUSER    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WVALID    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WREADY    |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WDATA     | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WSTRB     | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WLAST     | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WID       | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WUSER     | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARVALID   | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARREADY   |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARADDR    | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARID      | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARLEN     | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARSIZE    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARBURST   | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARLOCK    | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARCACHE   | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARPROT    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARQOS     | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARREGION  | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARUSER    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RVALID    |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RREADY    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RDATA     |  in |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RLAST     |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RID       |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RUSER     |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RRESP     |  in |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BVALID    |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BREADY    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BRESP     |  in |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BID       |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BUSER     |  in |    1|    m_axi   |     in_r     |    pointer   |
|in_offset            |  in |   30|   ap_none  |   in_offset  |    scalar    |
|output_r_address0    | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0         | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0         | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0          | out |   32|  ap_memory |   output_r   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	14  / (exitcond_flatten10)
	5  / (!exitcond_flatten10)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	4  / true
14 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %in_offset)"   --->   Operation 15 'read' 'in_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_r, [6 x i8]* @p_str221, i32 0, i32 0, [1 x i8]* @p_str120, i32 0, i32 99999999, [5 x i8]* @p_str322, [6 x i8]* @p_str423, [1 x i8]* @p_str120, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str120, [1 x i8]* @p_str120)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_cast = zext i30 %in_offset_read to i33" [c_cnn/conv_core.cpp:28]   --->   Operation 17 'zext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %1" [c_cnn/conv_core.cpp:28]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 9.10>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i13 [ 0, %0 ], [ %indvar_flatten_next1_5, %4 ]"   --->   Operation 19 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%cout = phi i3 [ 0, %0 ], [ %c1_bias_load_mid2_v, %4 ]" [c_cnn/conv_core.cpp:66]   --->   Operation 20 'phi' 'cout' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i10 [ 0, %0 ], [ %indvar_flatten_next1_4, %4 ]"   --->   Operation 21 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%h = phi i5 [ 0, %0 ], [ %h_cast_mid2, %4 ]" [c_cnn/conv_core.cpp:36]   --->   Operation 22 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%w = phi i5 [ 0, %0 ], [ %w_1, %4 ]"   --->   Operation 23 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %cout, i5 0)" [c_cnn/conv_core.cpp:66]   --->   Operation 24 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl to i9" [c_cnn/conv_core.cpp:66]   --->   Operation 25 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %cout, i2 0)" [c_cnn/conv_core.cpp:66]   --->   Operation 26 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i5 %p_shl1 to i9" [c_cnn/conv_core.cpp:66]   --->   Operation 27 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.91ns)   --->   "%tmp_42 = sub i9 %p_shl_cast, %p_shl1_cast" [c_cnn/conv_core.cpp:66]   --->   Operation 28 'sub' 'tmp_42' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%h_cast3 = zext i5 %h to i9" [c_cnn/conv_core.cpp:36]   --->   Operation 29 'zext' 'h_cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.82ns)   --->   "%tmp_45 = add i9 %h_cast3, %tmp_42" [c_cnn/conv_core.cpp:66]   --->   Operation 30 'add' 'tmp_45' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl2 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_45, i5 0)" [c_cnn/conv_core.cpp:66]   --->   Operation 31 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl3 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_45, i2 0)" [c_cnn/conv_core.cpp:66]   --->   Operation 32 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl3_cast = sext i11 %p_shl3 to i14" [c_cnn/conv_core.cpp:66]   --->   Operation 33 'sext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.81ns)   --->   "%tmp_46 = sub i14 %p_shl2, %p_shl3_cast" [c_cnn/conv_core.cpp:66]   --->   Operation 34 'sub' 'tmp_46' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (2.09ns)   --->   "%exitcond_flatten = icmp eq i13 %indvar_flatten6, -3488"   --->   Operation 35 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4704, i64 4704, i64 4704)"   --->   Operation 36 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.67ns)   --->   "%indvar_flatten_next1_5 = add i13 %indvar_flatten6, 1"   --->   Operation 37 'add' 'indvar_flatten_next1_5' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %5, label %.reset71"   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.77ns)   --->   "%exitcond_flatten9 = icmp eq i10 %indvar_flatten7, -240"   --->   Operation 39 'icmp' 'exitcond_flatten9' <Predicate = (!exitcond_flatten)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.21ns)   --->   "%h_mid = select i1 %exitcond_flatten9, i5 0, i5 %h" [c_cnn/conv_core.cpp:36]   --->   Operation 40 'select' 'h_mid' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.65ns)   --->   "%cout_s = add i3 %cout, 1" [c_cnn/conv_core.cpp:28]   --->   Operation 41 'add' 'cout_s' <Predicate = (!exitcond_flatten)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %cout_s, i5 0)" [c_cnn/conv_core.cpp:66]   --->   Operation 42 'bitconcatenate' 'p_shl_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i8 %p_shl_mid1 to i9" [c_cnn/conv_core.cpp:66]   --->   Operation 43 'zext' 'p_shl_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %cout_s, i2 0)" [c_cnn/conv_core.cpp:66]   --->   Operation 44 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i5 %p_shl1_mid1 to i9" [c_cnn/conv_core.cpp:66]   --->   Operation 45 'zext' 'p_shl1_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.91ns)   --->   "%tmp_42_mid1 = sub i9 %p_shl_cast_mid1, %p_shl1_cast_mid1" [c_cnn/conv_core.cpp:66]   --->   Operation 46 'sub' 'tmp_42_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_45_mid1)   --->   "%tmp_42_mid2 = select i1 %exitcond_flatten9, i9 %tmp_42_mid1, i9 %tmp_42" [c_cnn/conv_core.cpp:66]   --->   Operation 47 'select' 'tmp_42_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.98ns)   --->   "%c1_bias_load_mid2_v = select i1 %exitcond_flatten9, i3 %cout_s, i3 %cout" [c_cnn/conv_core.cpp:66]   --->   Operation 48 'select' 'c1_bias_load_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%c1_bias_load_mid2 = zext i3 %c1_bias_load_mid2_v to i64" [c_cnn/conv_core.cpp:66]   --->   Operation 49 'zext' 'c1_bias_load_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%c1_bias_addr = getelementptr [6 x float]* @c1_bias, i64 0, i64 %c1_bias_load_mid2" [c_cnn/conv_core.cpp:66]   --->   Operation 50 'getelementptr' 'c1_bias_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (3.25ns)   --->   "%c1_bias_load = load float* %c1_bias_addr, align 4" [c_cnn/conv_core.cpp:66]   --->   Operation 51 'load' 'c1_bias_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl2_mid = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_42_mid1, i5 0)" [c_cnn/conv_core.cpp:66]   --->   Operation 52 'bitconcatenate' 'p_shl2_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl3_mid = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_42_mid1, i2 0)" [c_cnn/conv_core.cpp:66]   --->   Operation 53 'bitconcatenate' 'p_shl3_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl3_cast_mid = sext i11 %p_shl3_mid to i14" [c_cnn/conv_core.cpp:66]   --->   Operation 54 'sext' 'p_shl3_cast_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.81ns)   --->   "%tmp_46_mid = sub i14 %p_shl2_mid, %p_shl3_cast_mid" [c_cnn/conv_core.cpp:66]   --->   Operation 55 'sub' 'tmp_46_mid' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node tmp_46_mid2)   --->   "%tmp_46_mid3 = select i1 %exitcond_flatten9, i14 %tmp_46_mid, i14 %tmp_46" [c_cnn/conv_core.cpp:66]   --->   Operation 56 'select' 'tmp_46_mid3' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_mid)   --->   "%not_exitcond_flatten_8 = xor i1 %exitcond_flatten9, true" [c_cnn/conv_core.cpp:36]   --->   Operation 57 'xor' 'not_exitcond_flatten_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %w, -4" [c_cnn/conv_core.cpp:36]   --->   Operation 58 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond1_mid = and i1 %exitcond, %not_exitcond_flatten_8" [c_cnn/conv_core.cpp:36]   --->   Operation 59 'and' 'exitcond1_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.78ns)   --->   "%h_1 = add i5 %h_mid, 1" [c_cnn/conv_core.cpp:32]   --->   Operation 60 'add' 'h_1' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node w_mid2)   --->   "%tmp_14 = or i1 %exitcond1_mid, %exitcond_flatten9" [c_cnn/conv_core.cpp:36]   --->   Operation 61 'or' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.21ns) (out node of the LUT)   --->   "%w_mid2 = select i1 %tmp_14, i5 0, i5 %w" [c_cnn/conv_core.cpp:36]   --->   Operation 62 'select' 'w_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_45_mid1)   --->   "%h_cast3_mid1 = zext i5 %h_1 to i9" [c_cnn/conv_core.cpp:32]   --->   Operation 63 'zext' 'h_cast3_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.21ns)   --->   "%h_cast_mid2 = select i1 %exitcond1_mid, i5 %h_1, i5 %h_mid" [c_cnn/conv_core.cpp:36]   --->   Operation 64 'select' 'h_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_45_mid1 = add i9 %tmp_42_mid2, %h_cast3_mid1" [c_cnn/conv_core.cpp:66]   --->   Operation 65 'add' 'tmp_45_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl2_mid1 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_45_mid1, i5 0)" [c_cnn/conv_core.cpp:66]   --->   Operation 66 'bitconcatenate' 'p_shl2_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl3_mid1 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_45_mid1, i2 0)" [c_cnn/conv_core.cpp:66]   --->   Operation 67 'bitconcatenate' 'p_shl3_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl3_cast_mid1 = sext i11 %p_shl3_mid1 to i14" [c_cnn/conv_core.cpp:66]   --->   Operation 68 'sext' 'p_shl3_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.81ns)   --->   "%tmp_46_mid1 = sub i14 %p_shl2_mid1, %p_shl3_cast_mid1" [c_cnn/conv_core.cpp:66]   --->   Operation 69 'sub' 'tmp_46_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.70ns) (out node of the LUT)   --->   "%tmp_46_mid2 = select i1 %exitcond1_mid, i14 %tmp_46_mid1, i14 %tmp_46_mid3" [c_cnn/conv_core.cpp:66]   --->   Operation 70 'select' 'tmp_46_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "ret void" [c_cnn/conv_core.cpp:70]   --->   Operation 71 'ret' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.18>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @loop_chout_loop_hout)"   --->   Operation 72 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (3.25ns)   --->   "%c1_bias_load = load float* %c1_bias_addr, align 4" [c_cnn/conv_core.cpp:66]   --->   Operation 73 'load' 'c1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @loop_hout_loop_wout_s)"   --->   Operation 74 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%h_cast_mid2_cast = zext i5 %h_cast_mid2 to i6" [c_cnn/conv_core.cpp:36]   --->   Operation 75 'zext' 'h_cast_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%w_cast3 = zext i5 %w_mid2 to i14" [c_cnn/conv_core.cpp:36]   --->   Operation 76 'zext' 'w_cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%w_cast = zext i5 %w_mid2 to i6" [c_cnn/conv_core.cpp:36]   --->   Operation 77 'zext' 'w_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind" [c_cnn/conv_core.cpp:36]   --->   Operation 78 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3)" [c_cnn/conv_core.cpp:36]   --->   Operation 79 'specregionbegin' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.78ns)   --->   "%yi_mid = add i6 %h_cast_mid2_cast, -2" [c_cnn/conv_core.cpp:54]   --->   Operation 80 'add' 'yi_mid' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp6_mid)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %yi_mid, i32 5)" [c_cnn/conv_core.cpp:56]   --->   Operation 81 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp6_mid)   --->   "%rev1 = xor i1 %tmp_9, true" [c_cnn/conv_core.cpp:56]   --->   Operation 82 'xor' 'rev1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.42ns)   --->   "%tmp_mid_12 = icmp slt i6 %yi_mid, 28" [c_cnn/conv_core.cpp:56]   --->   Operation 83 'icmp' 'tmp_mid_12' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp6_mid = and i1 %tmp_mid_12, %rev1" [c_cnn/conv_core.cpp:56]   --->   Operation 84 'and' 'tmp6_mid' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.76ns)   --->   "br label %2" [c_cnn/conv_core.cpp:41]   --->   Operation 85 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 14.1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i5 [ 0, %.reset71 ], [ %indvar_flatten_next1, %._crit_edge ]"   --->   Operation 86 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%cin = phi i1 [ false, %.reset71 ], [ %tmp_52_cast_mid2, %._crit_edge ]" [c_cnn/conv_core.cpp:57]   --->   Operation 87 'phi' 'cin' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %.reset71 ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 88 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%y = phi i3 [ 0, %.reset71 ], [ %y_mid2, %._crit_edge ]" [c_cnn/conv_core.cpp:49]   --->   Operation 89 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%output_buffer_2 = phi float [ 0.000000e+00, %.reset71 ], [ %output_buffer, %._crit_edge ]"   --->   Operation 90 'phi' 'output_buffer_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%x = phi i3 [ 0, %.reset71 ], [ %x_1, %._crit_edge ]"   --->   Operation 91 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%cin_cast = zext i1 %cin to i3" [c_cnn/conv_core.cpp:57]   --->   Operation 92 'zext' 'cin_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_52_cast = zext i1 %cin to i6" [c_cnn/conv_core.cpp:57]   --->   Operation 93 'zext' 'tmp_52_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.65ns)   --->   "%tmp_53 = add i3 %c1_bias_load_mid2_v, %cin_cast" [c_cnn/conv_core.cpp:62]   --->   Operation 94 'add' 'tmp_53' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_53_cast1 = zext i3 %tmp_53 to i4" [c_cnn/conv_core.cpp:62]   --->   Operation 95 'zext' 'tmp_53_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_53, i2 0)" [c_cnn/conv_core.cpp:62]   --->   Operation 96 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%y_cast = zext i3 %y to i4" [c_cnn/conv_core.cpp:45]   --->   Operation 97 'zext' 'y_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.65ns)   --->   "%tmp2 = add i3 %y, -2" [c_cnn/conv_core.cpp:54]   --->   Operation 98 'add' 'tmp2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i3 %tmp2 to i6" [c_cnn/conv_core.cpp:54]   --->   Operation 99 'sext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.78ns)   --->   "%yi = add i6 %tmp2_cast, %h_cast_mid2_cast" [c_cnn/conv_core.cpp:54]   --->   Operation 100 'add' 'yi' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp6)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %yi, i32 5)" [c_cnn/conv_core.cpp:56]   --->   Operation 101 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp6)   --->   "%rev = xor i1 %tmp_10, true" [c_cnn/conv_core.cpp:56]   --->   Operation 102 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.42ns)   --->   "%tmp_s = icmp slt i6 %yi, 28" [c_cnn/conv_core.cpp:56]   --->   Operation 103 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.82ns)   --->   "%tmp_61 = add i6 %tmp_52_cast, %yi" [c_cnn/conv_core.cpp:57]   --->   Operation 104 'add' 'tmp_61' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl8 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_61, i5 0)" [c_cnn/conv_core.cpp:57]   --->   Operation 105 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl9 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_61, i2 0)" [c_cnn/conv_core.cpp:57]   --->   Operation 106 'bitconcatenate' 'p_shl9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl9_cast = sext i8 %p_shl9 to i11" [c_cnn/conv_core.cpp:57]   --->   Operation 107 'sext' 'p_shl9_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.63ns)   --->   "%tmp_62 = sub i11 %p_shl8, %p_shl9_cast" [c_cnn/conv_core.cpp:57]   --->   Operation 108 'sub' 'tmp_62' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.65ns)   --->   "%tmp3 = add i4 %tmp_53_cast1, %y_cast" [c_cnn/conv_core.cpp:62]   --->   Operation 109 'add' 'tmp3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i4 %tmp3 to i5" [c_cnn/conv_core.cpp:62]   --->   Operation 110 'zext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (1.78ns)   --->   "%tmp = add i5 %tmp3_cast, %p_shl4" [c_cnn/conv_core.cpp:62]   --->   Operation 111 'add' 'tmp' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp6 = and i1 %tmp_s, %rev" [c_cnn/conv_core.cpp:56]   --->   Operation 112 'and' 'tmp6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (1.36ns)   --->   "%exitcond_flatten10 = icmp eq i5 %indvar_flatten8, -7"   --->   Operation 113 'icmp' 'exitcond_flatten10' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 114 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.78ns)   --->   "%indvar_flatten_next1 = add i5 %indvar_flatten8, 1"   --->   Operation 115 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten10, label %4, label %.reset6"   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (1.42ns)   --->   "%exitcond_flatten11 = icmp eq i6 %indvar_flatten, 25"   --->   Operation 117 'icmp' 'exitcond_flatten11' <Predicate = (!exitcond_flatten10)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.98ns)   --->   "%y_mid = select i1 %exitcond_flatten11, i3 0, i3 %y" [c_cnn/conv_core.cpp:49]   --->   Operation 118 'select' 'y_mid' <Predicate = (!exitcond_flatten10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.97ns)   --->   "%cin_s = xor i1 %cin, true" [c_cnn/conv_core.cpp:41]   --->   Operation 119 'xor' 'cin_s' <Predicate = (!exitcond_flatten10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%cin_cast_mid1 = zext i1 %cin_s to i3" [c_cnn/conv_core.cpp:41]   --->   Operation 120 'zext' 'cin_cast_mid1' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_52_cast_mid1 = zext i1 %cin_s to i6" [c_cnn/conv_core.cpp:57]   --->   Operation 121 'zext' 'tmp_52_cast_mid1' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.99ns)   --->   "%tmp_52_cast_mid2 = select i1 %exitcond_flatten11, i1 %cin_s, i1 %cin" [c_cnn/conv_core.cpp:57]   --->   Operation 122 'select' 'tmp_52_cast_mid2' <Predicate = (!exitcond_flatten10)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_52_cast_mid2_cas = zext i1 %tmp_52_cast_mid2 to i6" [c_cnn/conv_core.cpp:57]   --->   Operation 123 'zext' 'tmp_52_cast_mid2_cas' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (1.65ns)   --->   "%tmp_53_mid1 = add i3 %c1_bias_load_mid2_v, %cin_cast_mid1" [c_cnn/conv_core.cpp:62]   --->   Operation 124 'add' 'tmp_53_mid1' <Predicate = (!exitcond_flatten10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tmp3_mid1)   --->   "%tmp_53_cast1_mid2 = select i1 %exitcond_flatten11, i3 %tmp_53_mid1, i3 %tmp_53" [c_cnn/conv_core.cpp:62]   --->   Operation 125 'select' 'tmp_53_cast1_mid2' <Predicate = (!exitcond_flatten10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tmp3_mid1)   --->   "%tmp_53_cast1_mid2_ca = zext i3 %tmp_53_cast1_mid2 to i4" [c_cnn/conv_core.cpp:62]   --->   Operation 126 'zext' 'tmp_53_cast1_mid2_ca' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_53_cast_mid1 = zext i3 %tmp_53_mid1 to i5" [c_cnn/conv_core.cpp:62]   --->   Operation 127 'zext' 'tmp_53_cast_mid1' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%p_shl4_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_53_mid1, i2 0)" [c_cnn/conv_core.cpp:62]   --->   Operation 128 'bitconcatenate' 'p_shl4_mid1' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1_10)   --->   "%p_shl4_mid2 = select i1 %exitcond_flatten11, i5 %p_shl4_mid1, i5 %p_shl4" [c_cnn/conv_core.cpp:62]   --->   Operation 129 'select' 'p_shl4_mid2' <Predicate = (!exitcond_flatten10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (1.82ns)   --->   "%tmp_61_mid = add i6 %tmp_52_cast_mid1, %yi_mid" [c_cnn/conv_core.cpp:57]   --->   Operation 130 'add' 'tmp_61_mid' <Predicate = (!exitcond_flatten10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%p_shl8_mid = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_61_mid, i5 0)" [c_cnn/conv_core.cpp:57]   --->   Operation 131 'bitconcatenate' 'p_shl8_mid' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%p_shl9_mid = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_61_mid, i2 0)" [c_cnn/conv_core.cpp:57]   --->   Operation 132 'bitconcatenate' 'p_shl9_mid' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%p_shl9_cast_mid = sext i8 %p_shl9_mid to i11" [c_cnn/conv_core.cpp:57]   --->   Operation 133 'sext' 'p_shl9_cast_mid' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (1.63ns)   --->   "%tmp_62_mid = sub i11 %p_shl8_mid, %p_shl9_cast_mid" [c_cnn/conv_core.cpp:57]   --->   Operation 134 'sub' 'tmp_62_mid' <Predicate = (!exitcond_flatten10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node tmp_62_mid2)   --->   "%tmp_62_mid3 = select i1 %exitcond_flatten11, i11 %tmp_62_mid, i11 %tmp_62" [c_cnn/conv_core.cpp:57]   --->   Operation 135 'select' 'tmp_62_mid3' <Predicate = (!exitcond_flatten10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (1.78ns)   --->   "%tmp_mid = add i5 %tmp_53_cast_mid1, %p_shl4_mid1" [c_cnn/conv_core.cpp:62]   --->   Operation 136 'add' 'tmp_mid' <Predicate = (!exitcond_flatten10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tmp_cast9_mid2_v)   --->   "%tmp_cast9_mid244_v = select i1 %exitcond_flatten11, i5 %tmp_mid, i5 %tmp" [c_cnn/conv_core.cpp:62]   --->   Operation 137 'select' 'tmp_cast9_mid244_v' <Predicate = (!exitcond_flatten10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp6_mid2)   --->   "%tmp6_mid3 = select i1 %exitcond_flatten11, i1 %tmp6_mid, i1 %tmp6" [c_cnn/conv_core.cpp:56]   --->   Operation 138 'select' 'tmp6_mid3' <Predicate = (!exitcond_flatten10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten11, true" [c_cnn/conv_core.cpp:49]   --->   Operation 139 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %x, -3" [c_cnn/conv_core.cpp:49]   --->   Operation 140 'icmp' 'exitcond2' <Predicate = (!exitcond_flatten10)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_mid = and i1 %exitcond2, %not_exitcond_flatten" [c_cnn/conv_core.cpp:49]   --->   Operation 141 'and' 'exitcond_mid' <Predicate = (!exitcond_flatten10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (1.65ns)   --->   "%y_1 = add i3 %y_mid, 1" [c_cnn/conv_core.cpp:45]   --->   Operation 142 'add' 'y_1' <Predicate = (!exitcond_flatten10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node x_mid2)   --->   "%tmp_15 = or i1 %exitcond_mid, %exitcond_flatten11" [c_cnn/conv_core.cpp:49]   --->   Operation 143 'or' 'tmp_15' <Predicate = (!exitcond_flatten10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.98ns) (out node of the LUT)   --->   "%x_mid2 = select i1 %tmp_15, i3 0, i3 %x" [c_cnn/conv_core.cpp:49]   --->   Operation 144 'select' 'x_mid2' <Predicate = (!exitcond_flatten10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp3_mid1)   --->   "%y_cast_mid1 = zext i3 %y_1 to i4" [c_cnn/conv_core.cpp:45]   --->   Operation 145 'zext' 'y_cast_mid1' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (1.65ns)   --->   "%tmp2_mid1 = add i3 %y_mid, -1" [c_cnn/conv_core.cpp:54]   --->   Operation 146 'add' 'tmp2_mid1' <Predicate = (!exitcond_flatten10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%tmp2_cast_mid1 = sext i3 %tmp2_mid1 to i6" [c_cnn/conv_core.cpp:54]   --->   Operation 147 'sext' 'tmp2_cast_mid1' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (1.78ns)   --->   "%yi_mid1 = add i6 %tmp2_cast_mid1, %h_cast_mid2_cast" [c_cnn/conv_core.cpp:54]   --->   Operation 148 'add' 'yi_mid1' <Predicate = (!exitcond_flatten10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node tmp6_mid2)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %yi_mid1, i32 5)" [c_cnn/conv_core.cpp:56]   --->   Operation 149 'bitselect' 'tmp_11' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node tmp6_mid2)   --->   "%rev5 = xor i1 %tmp_11, true" [c_cnn/conv_core.cpp:56]   --->   Operation 150 'xor' 'rev5' <Predicate = (!exitcond_flatten10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (1.42ns)   --->   "%tmp_mid1 = icmp slt i6 %yi_mid1, 28" [c_cnn/conv_core.cpp:56]   --->   Operation 151 'icmp' 'tmp_mid1' <Predicate = (!exitcond_flatten10)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (1.82ns)   --->   "%tmp_61_mid1 = add i6 %tmp_52_cast_mid2_cas, %yi_mid1" [c_cnn/conv_core.cpp:57]   --->   Operation 152 'add' 'tmp_61_mid1' <Predicate = (!exitcond_flatten10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%p_shl8_mid1 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_61_mid1, i5 0)" [c_cnn/conv_core.cpp:57]   --->   Operation 153 'bitconcatenate' 'p_shl8_mid1' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%p_shl9_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_61_mid1, i2 0)" [c_cnn/conv_core.cpp:57]   --->   Operation 154 'bitconcatenate' 'p_shl9_mid1' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%p_shl9_cast_mid1 = sext i8 %p_shl9_mid1 to i11" [c_cnn/conv_core.cpp:57]   --->   Operation 155 'sext' 'p_shl9_cast_mid1' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (1.63ns)   --->   "%tmp_62_mid1 = sub i11 %p_shl8_mid1, %p_shl9_cast_mid1" [c_cnn/conv_core.cpp:57]   --->   Operation 156 'sub' 'tmp_62_mid1' <Predicate = (!exitcond_flatten10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp_62_mid2 = select i1 %exitcond_mid, i11 %tmp_62_mid1, i11 %tmp_62_mid3" [c_cnn/conv_core.cpp:57]   --->   Operation 157 'select' 'tmp_62_mid2' <Predicate = (!exitcond_flatten10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (1.65ns) (out node of the LUT)   --->   "%tmp3_mid1 = add i4 %tmp_53_cast1_mid2_ca, %y_cast_mid1" [c_cnn/conv_core.cpp:62]   --->   Operation 158 'add' 'tmp3_mid1' <Predicate = (!exitcond_flatten10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node tmp_mid1_10)   --->   "%tmp3_cast_mid1 = zext i4 %tmp3_mid1 to i5" [c_cnn/conv_core.cpp:62]   --->   Operation 159 'zext' 'tmp3_cast_mid1' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (1.78ns) (out node of the LUT)   --->   "%tmp_mid1_10 = add i5 %tmp3_cast_mid1, %p_shl4_mid2" [c_cnn/conv_core.cpp:62]   --->   Operation 160 'add' 'tmp_mid1_10' <Predicate = (!exitcond_flatten10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (1.21ns) (out node of the LUT)   --->   "%tmp_cast9_mid2_v = select i1 %exitcond_mid, i5 %tmp_mid1_10, i5 %tmp_cast9_mid244_v" [c_cnn/conv_core.cpp:49]   --->   Operation 161 'select' 'tmp_cast9_mid2_v' <Predicate = (!exitcond_flatten10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp6_mid2)   --->   "%tmp6_mid1 = and i1 %tmp_mid1, %rev5" [c_cnn/conv_core.cpp:56]   --->   Operation 162 'and' 'tmp6_mid1' <Predicate = (!exitcond_flatten10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp6_mid2 = select i1 %exitcond_mid, i1 %tmp6_mid1, i1 %tmp6_mid3" [c_cnn/conv_core.cpp:56]   --->   Operation 163 'select' 'tmp6_mid2' <Predicate = (!exitcond_flatten10)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.98ns)   --->   "%y_mid2 = select i1 %exitcond_mid, i3 %y_1, i3 %y_mid" [c_cnn/conv_core.cpp:49]   --->   Operation 164 'select' 'y_mid2' <Predicate = (!exitcond_flatten10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (1.65ns)   --->   "%tmp4 = add i3 %x_mid2, -2" [c_cnn/conv_core.cpp:53]   --->   Operation 165 'add' 'tmp4' <Predicate = (!exitcond_flatten10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i3 %tmp4 to i6" [c_cnn/conv_core.cpp:53]   --->   Operation 166 'sext' 'tmp4_cast' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (1.78ns)   --->   "%xi = add i6 %tmp4_cast, %w_cast" [c_cnn/conv_core.cpp:53]   --->   Operation 167 'add' 'xi' <Predicate = (!exitcond_flatten10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%xi_cast = sext i6 %xi to i11" [c_cnn/conv_core.cpp:53]   --->   Operation 168 'sext' 'xi_cast' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %xi, i32 5)" [c_cnn/conv_core.cpp:56]   --->   Operation 169 'bitselect' 'tmp_12' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%rev8 = xor i1 %tmp_12, true" [c_cnn/conv_core.cpp:56]   --->   Operation 170 'xor' 'rev8' <Predicate = (!exitcond_flatten10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (1.42ns)   --->   "%tmp_64 = icmp slt i6 %xi, 28" [c_cnn/conv_core.cpp:56]   --->   Operation 171 'icmp' 'tmp_64' <Predicate = (!exitcond_flatten10)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%tmp5 = and i1 %tmp_64, %rev8" [c_cnn/conv_core.cpp:56]   --->   Operation 172 'and' 'tmp5' <Predicate = (!exitcond_flatten10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond2 = and i1 %tmp6_mid2, %tmp5" [c_cnn/conv_core.cpp:56]   --->   Operation 173 'and' 'or_cond2' <Predicate = (!exitcond_flatten10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (1.76ns)   --->   "br i1 %or_cond2, label %3, label %._crit_edge" [c_cnn/conv_core.cpp:56]   --->   Operation 174 'br' <Predicate = (!exitcond_flatten10)> <Delay = 1.76>
ST_4 : Operation 175 [1/1] (1.63ns)   --->   "%tmp_65 = add i11 %xi_cast, %tmp_62_mid2" [c_cnn/conv_core.cpp:57]   --->   Operation 175 'add' 'tmp_65' <Predicate = (!exitcond_flatten10 & or_cond2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_66_cast = sext i11 %tmp_65 to i32" [c_cnn/conv_core.cpp:57]   --->   Operation 176 'sext' 'tmp_66_cast' <Predicate = (!exitcond_flatten10 & or_cond2)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_67_cast = zext i32 %tmp_66_cast to i33" [c_cnn/conv_core.cpp:57]   --->   Operation 177 'zext' 'tmp_67_cast' <Predicate = (!exitcond_flatten10 & or_cond2)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (2.55ns)   --->   "%sum = add i33 %sext_cast, %tmp_67_cast" [c_cnn/conv_core.cpp:28]   --->   Operation 178 'add' 'sum' <Predicate = (!exitcond_flatten10 & or_cond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%sum_cast = zext i33 %sum to i64" [c_cnn/conv_core.cpp:28]   --->   Operation 179 'zext' 'sum_cast' <Predicate = (!exitcond_flatten10 & or_cond2)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%in_addr41 = getelementptr i32* %in_r, i64 %sum_cast" [c_cnn/conv_core.cpp:28]   --->   Operation 180 'getelementptr' 'in_addr41' <Predicate = (!exitcond_flatten10 & or_cond2)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (1.65ns)   --->   "%x_1 = add i3 %x_mid2, 1" [c_cnn/conv_core.cpp:49]   --->   Operation 181 'add' 'x_1' <Predicate = (!exitcond_flatten10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (1.82ns)   --->   "%indvar_flatten_op = add i6 %indvar_flatten, 1"   --->   Operation 182 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (1.18ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten11, i6 1, i6 %indvar_flatten_op"   --->   Operation 183 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten10)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 43.7>
ST_5 : Operation 184 [7/7] (43.7ns)   --->   "%in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %in_addr41, i32 1)" [c_cnn/conv_core.cpp:28]   --->   Operation 184 'readreq' 'in_load_req' <Predicate = (!exitcond_flatten10 & or_cond2)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 43.7>
ST_6 : Operation 185 [6/7] (43.7ns)   --->   "%in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %in_addr41, i32 1)" [c_cnn/conv_core.cpp:28]   --->   Operation 185 'readreq' 'in_load_req' <Predicate = (!exitcond_flatten10 & or_cond2)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 43.7>
ST_7 : Operation 186 [5/7] (43.7ns)   --->   "%in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %in_addr41, i32 1)" [c_cnn/conv_core.cpp:28]   --->   Operation 186 'readreq' 'in_load_req' <Predicate = (!exitcond_flatten10 & or_cond2)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 43.7>
ST_8 : Operation 187 [4/7] (43.7ns)   --->   "%in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %in_addr41, i32 1)" [c_cnn/conv_core.cpp:28]   --->   Operation 187 'readreq' 'in_load_req' <Predicate = (!exitcond_flatten10 & or_cond2)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 43.7>
ST_9 : Operation 188 [3/7] (43.7ns)   --->   "%in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %in_addr41, i32 1)" [c_cnn/conv_core.cpp:28]   --->   Operation 188 'readreq' 'in_load_req' <Predicate = (!exitcond_flatten10 & or_cond2)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 43.7>
ST_10 : Operation 189 [2/7] (43.7ns)   --->   "%in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %in_addr41, i32 1)" [c_cnn/conv_core.cpp:28]   --->   Operation 189 'readreq' 'in_load_req' <Predicate = (!exitcond_flatten10 & or_cond2)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 43.7>
ST_11 : Operation 190 [1/7] (43.7ns)   --->   "%in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %in_addr41, i32 1)" [c_cnn/conv_core.cpp:28]   --->   Operation 190 'readreq' 'in_load_req' <Predicate = (!exitcond_flatten10 & or_cond2)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 43.7>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_cast9_mid2 = zext i5 %tmp_cast9_mid2_v to i6" [c_cnn/conv_core.cpp:49]   --->   Operation 191 'zext' 'tmp_cast9_mid2' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%p_shl7_cast_mid2_v = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_cast9_mid2_v, i2 0)" [c_cnn/conv_core.cpp:49]   --->   Operation 192 'bitconcatenate' 'p_shl7_cast_mid2_v' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%p_shl7_cast_mid2 = zext i7 %p_shl7_cast_mid2_v to i8" [c_cnn/conv_core.cpp:49]   --->   Operation 193 'zext' 'p_shl7_cast_mid2' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%x_cast8 = zext i3 %x_mid2 to i6" [c_cnn/conv_core.cpp:49]   --->   Operation 194 'zext' 'x_cast8' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (43.7ns)   --->   "%in_addr41_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %in_addr41)" [c_cnn/conv_core.cpp:28]   --->   Operation 195 'read' 'in_addr41_read' <Predicate = (!exitcond_flatten10 & or_cond2)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 196 [1/1] (1.78ns)   --->   "%tmp7 = add i6 %tmp_cast9_mid2, %x_cast8" [c_cnn/conv_core.cpp:62]   --->   Operation 196 'add' 'tmp7' <Predicate = (!exitcond_flatten10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i6 %tmp7 to i8" [c_cnn/conv_core.cpp:62]   --->   Operation 197 'zext' 'tmp7_cast' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (1.87ns)   --->   "%tmp_66 = add i8 %tmp7_cast, %p_shl7_cast_mid2" [c_cnn/conv_core.cpp:62]   --->   Operation 198 'add' 'tmp_66' <Predicate = (!exitcond_flatten10)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_67 = zext i8 %tmp_66 to i64" [c_cnn/conv_core.cpp:62]   --->   Operation 199 'zext' 'tmp_67' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%c1_weight_addr = getelementptr [150 x float]* @c1_weight, i64 0, i64 %tmp_67" [c_cnn/conv_core.cpp:62]   --->   Operation 200 'getelementptr' 'c1_weight_addr' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_12 : Operation 201 [2/2] (3.25ns)   --->   "%c1_weight_load = load float* %c1_weight_addr, align 4" [c_cnn/conv_core.cpp:62]   --->   Operation 201 'load' 'c1_weight_load' <Predicate = (!exitcond_flatten10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 13 <SV = 12> <Delay = 31.4>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @loop_chin_loop_ky_lo)"   --->   Operation 202 'specloopname' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @loop_ky_loop_kx_str)"   --->   Operation 203 'specloopname' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind" [c_cnn/conv_core.cpp:49]   --->   Operation 204 'specloopname' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6)" [c_cnn/conv_core.cpp:49]   --->   Operation 205 'specregionbegin' 'tmp_63' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [c_cnn/conv_core.cpp:51]   --->   Operation 206 'specpipeline' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%input_buffer = bitcast i32 %in_addr41_read to float" [c_cnn/conv_core.cpp:28]   --->   Operation 207 'bitcast' 'input_buffer' <Predicate = (!exitcond_flatten10 & or_cond2)> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (1.76ns)   --->   "br label %._crit_edge" [c_cnn/conv_core.cpp:58]   --->   Operation 208 'br' <Predicate = (!exitcond_flatten10 & or_cond2)> <Delay = 1.76>
ST_13 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node output_buffer)   --->   "%input_buffer1 = phi float [ %input_buffer, %3 ], [ 0.000000e+00, %.reset6 ]"   --->   Operation 209 'phi' 'input_buffer1' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_13 : Operation 210 [1/2] (3.25ns)   --->   "%c1_weight_load = load float* %c1_weight_addr, align 4" [c_cnn/conv_core.cpp:62]   --->   Operation 210 'load' 'c1_weight_load' <Predicate = (!exitcond_flatten10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_13 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node output_buffer)   --->   "%tmp_68 = fmul float %c1_weight_load, %input_buffer1" [c_cnn/conv_core.cpp:62]   --->   Operation 211 'fmul' 'tmp_68' <Predicate = (!exitcond_flatten10)> <Delay = 0.00> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 0> <II = 1> <Delay = 15.4> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 212 [1/1] (28.2ns) (out node of the LUT)   --->   "%output_buffer = fadd float %tmp_68, %output_buffer_2" [c_cnn/conv_core.cpp:62]   --->   Operation 212 'fadd' 'output_buffer' <Predicate = (!exitcond_flatten10)> <Delay = 28.2> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 0> <II = 1> <Delay = 28.2> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_63)" [c_cnn/conv_core.cpp:63]   --->   Operation 213 'specregionend' 'empty' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 214 'br' <Predicate = (!exitcond_flatten10)> <Delay = 0.00>

State 14 <SV = 4> <Delay = 31.4>
ST_14 : Operation 215 [1/1] (28.2ns)   --->   "%tmp_55 = fadd float %c1_bias_load, %output_buffer_2" [c_cnn/conv_core.cpp:66]   --->   Operation 215 'fadd' 'tmp_55' <Predicate = true> <Delay = 28.2> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 0> <II = 1> <Delay = 28.2> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [1/1] (1.81ns)   --->   "%tmp_56 = add i14 %tmp_46_mid2, %w_cast3" [c_cnn/conv_core.cpp:66]   --->   Operation 216 'add' 'tmp_56' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_56_cast = sext i14 %tmp_56 to i32" [c_cnn/conv_core.cpp:66]   --->   Operation 217 'sext' 'tmp_56_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_57 = zext i32 %tmp_56_cast to i64" [c_cnn/conv_core.cpp:66]   --->   Operation 218 'zext' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [4704 x float]* %output_r, i64 0, i64 %tmp_57" [c_cnn/conv_core.cpp:66]   --->   Operation 219 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (3.25ns)   --->   "store float %tmp_55, float* %output_addr, align 4" [c_cnn/conv_core.cpp:66]   --->   Operation 220 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_60)" [c_cnn/conv_core.cpp:67]   --->   Operation 221 'specregionend' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (1.78ns)   --->   "%w_1 = add i5 %w_mid2, 1" [c_cnn/conv_core.cpp:36]   --->   Operation 222 'add' 'w_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 223 [1/1] (1.73ns)   --->   "%indvar_flatten63_op = add i10 %indvar_flatten7, 1"   --->   Operation 223 'add' 'indvar_flatten63_op' <Predicate = (!exitcond_flatten9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [1/1] (0.68ns)   --->   "%indvar_flatten_next1_4 = select i1 %exitcond_flatten9, i10 1, i10 %indvar_flatten63_op"   --->   Operation 224 'select' 'indvar_flatten_next1_4' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "br label %1" [c_cnn/conv_core.cpp:36]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ c1_weight]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ c1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_offset_read         (read             ) [ 000000000000000]
StgValue_16            (specinterface    ) [ 000000000000000]
sext_cast              (zext             ) [ 001111111111111]
StgValue_18            (br               ) [ 011111111111111]
indvar_flatten6        (phi              ) [ 001000000000000]
cout                   (phi              ) [ 001000000000000]
indvar_flatten7        (phi              ) [ 001111111111111]
h                      (phi              ) [ 001000000000000]
w                      (phi              ) [ 001000000000000]
p_shl                  (bitconcatenate   ) [ 000000000000000]
p_shl_cast             (zext             ) [ 000000000000000]
p_shl1                 (bitconcatenate   ) [ 000000000000000]
p_shl1_cast            (zext             ) [ 000000000000000]
tmp_42                 (sub              ) [ 000000000000000]
h_cast3                (zext             ) [ 000000000000000]
tmp_45                 (add              ) [ 000000000000000]
p_shl2                 (bitconcatenate   ) [ 000000000000000]
p_shl3                 (bitconcatenate   ) [ 000000000000000]
p_shl3_cast            (sext             ) [ 000000000000000]
tmp_46                 (sub              ) [ 000000000000000]
exitcond_flatten       (icmp             ) [ 001111111111111]
StgValue_36            (speclooptripcount) [ 000000000000000]
indvar_flatten_next1_5 (add              ) [ 011111111111111]
StgValue_38            (br               ) [ 000000000000000]
exitcond_flatten9      (icmp             ) [ 000111111111111]
h_mid                  (select           ) [ 000000000000000]
cout_s                 (add              ) [ 000000000000000]
p_shl_mid1             (bitconcatenate   ) [ 000000000000000]
p_shl_cast_mid1        (zext             ) [ 000000000000000]
p_shl1_mid1            (bitconcatenate   ) [ 000000000000000]
p_shl1_cast_mid1       (zext             ) [ 000000000000000]
tmp_42_mid1            (sub              ) [ 000000000000000]
tmp_42_mid2            (select           ) [ 000000000000000]
c1_bias_load_mid2_v    (select           ) [ 011111111111111]
c1_bias_load_mid2      (zext             ) [ 000000000000000]
c1_bias_addr           (getelementptr    ) [ 000100000000000]
p_shl2_mid             (bitconcatenate   ) [ 000000000000000]
p_shl3_mid             (bitconcatenate   ) [ 000000000000000]
p_shl3_cast_mid        (sext             ) [ 000000000000000]
tmp_46_mid             (sub              ) [ 000000000000000]
tmp_46_mid3            (select           ) [ 000000000000000]
not_exitcond_flatten_8 (xor              ) [ 000000000000000]
exitcond               (icmp             ) [ 000000000000000]
exitcond1_mid          (and              ) [ 000000000000000]
h_1                    (add              ) [ 000000000000000]
tmp_14                 (or               ) [ 000000000000000]
w_mid2                 (select           ) [ 000111111111111]
h_cast3_mid1           (zext             ) [ 000000000000000]
h_cast_mid2            (select           ) [ 011111111111111]
tmp_45_mid1            (add              ) [ 000000000000000]
p_shl2_mid1            (bitconcatenate   ) [ 000000000000000]
p_shl3_mid1            (bitconcatenate   ) [ 000000000000000]
p_shl3_cast_mid1       (sext             ) [ 000000000000000]
tmp_46_mid1            (sub              ) [ 000000000000000]
tmp_46_mid2            (select           ) [ 000111111111111]
StgValue_71            (ret              ) [ 000000000000000]
StgValue_72            (specloopname     ) [ 000000000000000]
c1_bias_load           (load             ) [ 000011111111111]
StgValue_74            (specloopname     ) [ 000000000000000]
h_cast_mid2_cast       (zext             ) [ 000011111111110]
w_cast3                (zext             ) [ 000011111111111]
w_cast                 (zext             ) [ 000011111111110]
StgValue_78            (specloopname     ) [ 000000000000000]
tmp_60                 (specregionbegin  ) [ 000011111111111]
yi_mid                 (add              ) [ 000011111111110]
tmp_9                  (bitselect        ) [ 000000000000000]
rev1                   (xor              ) [ 000000000000000]
tmp_mid_12             (icmp             ) [ 000000000000000]
tmp6_mid               (and              ) [ 000011111111110]
StgValue_85            (br               ) [ 001111111111111]
indvar_flatten8        (phi              ) [ 000010000000000]
cin                    (phi              ) [ 000010000000000]
indvar_flatten         (phi              ) [ 000010000000000]
y                      (phi              ) [ 000010000000000]
output_buffer_2        (phi              ) [ 000011111111111]
x                      (phi              ) [ 000010000000000]
cin_cast               (zext             ) [ 000000000000000]
tmp_52_cast            (zext             ) [ 000000000000000]
tmp_53                 (add              ) [ 000000000000000]
tmp_53_cast1           (zext             ) [ 000000000000000]
p_shl4                 (bitconcatenate   ) [ 000000000000000]
y_cast                 (zext             ) [ 000000000000000]
tmp2                   (add              ) [ 000000000000000]
tmp2_cast              (sext             ) [ 000000000000000]
yi                     (add              ) [ 000000000000000]
tmp_10                 (bitselect        ) [ 000000000000000]
rev                    (xor              ) [ 000000000000000]
tmp_s                  (icmp             ) [ 000000000000000]
tmp_61                 (add              ) [ 000000000000000]
p_shl8                 (bitconcatenate   ) [ 000000000000000]
p_shl9                 (bitconcatenate   ) [ 000000000000000]
p_shl9_cast            (sext             ) [ 000000000000000]
tmp_62                 (sub              ) [ 000000000000000]
tmp3                   (add              ) [ 000000000000000]
tmp3_cast              (zext             ) [ 000000000000000]
tmp                    (add              ) [ 000000000000000]
tmp6                   (and              ) [ 000000000000000]
exitcond_flatten10     (icmp             ) [ 001111111111111]
StgValue_114           (speclooptripcount) [ 000000000000000]
indvar_flatten_next1   (add              ) [ 001111111111111]
StgValue_116           (br               ) [ 000000000000000]
exitcond_flatten11     (icmp             ) [ 000000000000000]
y_mid                  (select           ) [ 000000000000000]
cin_s                  (xor              ) [ 000000000000000]
cin_cast_mid1          (zext             ) [ 000000000000000]
tmp_52_cast_mid1       (zext             ) [ 000000000000000]
tmp_52_cast_mid2       (select           ) [ 001111111111111]
tmp_52_cast_mid2_cas   (zext             ) [ 000000000000000]
tmp_53_mid1            (add              ) [ 000000000000000]
tmp_53_cast1_mid2      (select           ) [ 000000000000000]
tmp_53_cast1_mid2_ca   (zext             ) [ 000000000000000]
tmp_53_cast_mid1       (zext             ) [ 000000000000000]
p_shl4_mid1            (bitconcatenate   ) [ 000000000000000]
p_shl4_mid2            (select           ) [ 000000000000000]
tmp_61_mid             (add              ) [ 000000000000000]
p_shl8_mid             (bitconcatenate   ) [ 000000000000000]
p_shl9_mid             (bitconcatenate   ) [ 000000000000000]
p_shl9_cast_mid        (sext             ) [ 000000000000000]
tmp_62_mid             (sub              ) [ 000000000000000]
tmp_62_mid3            (select           ) [ 000000000000000]
tmp_mid                (add              ) [ 000000000000000]
tmp_cast9_mid244_v     (select           ) [ 000000000000000]
tmp6_mid3              (select           ) [ 000000000000000]
not_exitcond_flatten   (xor              ) [ 000000000000000]
exitcond2              (icmp             ) [ 000000000000000]
exitcond_mid           (and              ) [ 000000000000000]
y_1                    (add              ) [ 000000000000000]
tmp_15                 (or               ) [ 000000000000000]
x_mid2                 (select           ) [ 000011111111100]
y_cast_mid1            (zext             ) [ 000000000000000]
tmp2_mid1              (add              ) [ 000000000000000]
tmp2_cast_mid1         (sext             ) [ 000000000000000]
yi_mid1                (add              ) [ 000000000000000]
tmp_11                 (bitselect        ) [ 000000000000000]
rev5                   (xor              ) [ 000000000000000]
tmp_mid1               (icmp             ) [ 000000000000000]
tmp_61_mid1            (add              ) [ 000000000000000]
p_shl8_mid1            (bitconcatenate   ) [ 000000000000000]
p_shl9_mid1            (bitconcatenate   ) [ 000000000000000]
p_shl9_cast_mid1       (sext             ) [ 000000000000000]
tmp_62_mid1            (sub              ) [ 000000000000000]
tmp_62_mid2            (select           ) [ 000000000000000]
tmp3_mid1              (add              ) [ 000000000000000]
tmp3_cast_mid1         (zext             ) [ 000000000000000]
tmp_mid1_10            (add              ) [ 000000000000000]
tmp_cast9_mid2_v       (select           ) [ 000011111111100]
tmp6_mid1              (and              ) [ 000000000000000]
tmp6_mid2              (select           ) [ 000000000000000]
y_mid2                 (select           ) [ 001111111111111]
tmp4                   (add              ) [ 000000000000000]
tmp4_cast              (sext             ) [ 000000000000000]
xi                     (add              ) [ 000000000000000]
xi_cast                (sext             ) [ 000000000000000]
tmp_12                 (bitselect        ) [ 000000000000000]
rev8                   (xor              ) [ 000000000000000]
tmp_64                 (icmp             ) [ 000000000000000]
tmp5                   (and              ) [ 000000000000000]
or_cond2               (and              ) [ 001111111111111]
StgValue_174           (br               ) [ 001111111111111]
tmp_65                 (add              ) [ 000000000000000]
tmp_66_cast            (sext             ) [ 000000000000000]
tmp_67_cast            (zext             ) [ 000000000000000]
sum                    (add              ) [ 000000000000000]
sum_cast               (zext             ) [ 000000000000000]
in_addr41              (getelementptr    ) [ 000011111111100]
x_1                    (add              ) [ 001111111111111]
indvar_flatten_op      (add              ) [ 000000000000000]
indvar_flatten_next    (select           ) [ 001111111111111]
in_load_req            (readreq          ) [ 000000000000000]
tmp_cast9_mid2         (zext             ) [ 000000000000000]
p_shl7_cast_mid2_v     (bitconcatenate   ) [ 000000000000000]
p_shl7_cast_mid2       (zext             ) [ 000000000000000]
x_cast8                (zext             ) [ 000000000000000]
in_addr41_read         (read             ) [ 000010000000010]
tmp7                   (add              ) [ 000000000000000]
tmp7_cast              (zext             ) [ 000000000000000]
tmp_66                 (add              ) [ 000000000000000]
tmp_67                 (zext             ) [ 000000000000000]
c1_weight_addr         (getelementptr    ) [ 000010000000010]
StgValue_202           (specloopname     ) [ 000000000000000]
StgValue_203           (specloopname     ) [ 000000000000000]
StgValue_204           (specloopname     ) [ 000000000000000]
tmp_63                 (specregionbegin  ) [ 000000000000000]
StgValue_206           (specpipeline     ) [ 000000000000000]
input_buffer           (bitcast          ) [ 000000000000000]
StgValue_208           (br               ) [ 000000000000000]
input_buffer1          (phi              ) [ 000011111111110]
c1_weight_load         (load             ) [ 000000000000000]
tmp_68                 (fmul             ) [ 000000000000000]
output_buffer          (fadd             ) [ 001111111111111]
empty                  (specregionend    ) [ 000000000000000]
StgValue_214           (br               ) [ 001111111111111]
tmp_55                 (fadd             ) [ 000000000000000]
tmp_56                 (add              ) [ 000000000000000]
tmp_56_cast            (sext             ) [ 000000000000000]
tmp_57                 (zext             ) [ 000000000000000]
output_addr            (getelementptr    ) [ 000000000000000]
StgValue_220           (store            ) [ 000000000000000]
empty_11               (specregionend    ) [ 000000000000000]
w_1                    (add              ) [ 011111111111111]
indvar_flatten63_op    (add              ) [ 000000000000000]
indvar_flatten_next1_4 (select           ) [ 011111111111111]
StgValue_225           (br               ) [ 011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c1_weight">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c1_bias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str221"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str423"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_chout_loop_hout"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_hout_loop_wout_s"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_chin_loop_ky_lo"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ky_loop_kx_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="in_offset_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="30" slack="0"/>
<pin id="132" dir="0" index="1" bw="30" slack="0"/>
<pin id="133" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_offset_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_readreq_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="1"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="in_load_req/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="in_addr41_read_read_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="8"/>
<pin id="146" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_addr41_read/12 "/>
</bind>
</comp>

<comp id="148" class="1004" name="c1_bias_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c1_bias_addr/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c1_bias_load/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="c1_weight_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="8" slack="0"/>
<pin id="165" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c1_weight_addr/12 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c1_weight_load/12 "/>
</bind>
</comp>

<comp id="174" class="1004" name="output_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/14 "/>
</bind>
</comp>

<comp id="181" class="1004" name="StgValue_220_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="13" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_220/14 "/>
</bind>
</comp>

<comp id="187" class="1005" name="indvar_flatten6_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="13" slack="1"/>
<pin id="189" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="indvar_flatten6_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="13" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="cout_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="1"/>
<pin id="200" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="cout (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="cout_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="3" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cout/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="indvar_flatten7_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="1"/>
<pin id="211" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="indvar_flatten7_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="10" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="h_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="1"/>
<pin id="223" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="h_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="5" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="w_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="1"/>
<pin id="234" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="w_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="5" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="indvar_flatten8_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="1"/>
<pin id="245" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten8 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="indvar_flatten8_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="5" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten8/4 "/>
</bind>
</comp>

<comp id="254" class="1005" name="cin_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cin (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="cin_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cin/4 "/>
</bind>
</comp>

<comp id="265" class="1005" name="indvar_flatten_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="1"/>
<pin id="267" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="indvar_flatten_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="276" class="1005" name="y_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="1"/>
<pin id="278" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="y_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="3" slack="0"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="287" class="1005" name="output_buffer_2_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_buffer_2 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="output_buffer_2_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="32" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_buffer_2/4 "/>
</bind>
</comp>

<comp id="299" class="1005" name="x_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="1"/>
<pin id="301" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="x_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="3" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="310" class="1005" name="input_buffer1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="9"/>
<pin id="312" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="input_buffer1 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="input_buffer1_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="32" slack="9"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_buffer1/13 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="1"/>
<pin id="324" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="output_buffer/13 tmp_55/14 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_68_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_68/13 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sext_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="30" slack="0"/>
<pin id="336" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_shl_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="3" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_shl_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_shl1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="0" index="1" bw="3" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_shl1_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_42_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="5" slack="0"/>
<pin id="365" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_42/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="h_cast3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="0"/>
<pin id="370" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast3/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_45_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="0" index="1" bw="9" slack="0"/>
<pin id="375" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_shl2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="14" slack="0"/>
<pin id="380" dir="0" index="1" bw="9" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_shl3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="11" slack="0"/>
<pin id="388" dir="0" index="1" bw="9" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_shl3_cast_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="11" slack="0"/>
<pin id="396" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_46_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="14" slack="0"/>
<pin id="400" dir="0" index="1" bw="11" slack="0"/>
<pin id="401" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_46/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="exitcond_flatten_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="13" slack="0"/>
<pin id="406" dir="0" index="1" bw="13" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="indvar_flatten_next1_5_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="13" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1_5/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="exitcond_flatten9_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="10" slack="0"/>
<pin id="418" dir="0" index="1" bw="10" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten9/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="h_mid_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="5" slack="0"/>
<pin id="425" dir="0" index="2" bw="5" slack="0"/>
<pin id="426" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="h_mid/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="cout_s_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cout_s/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_shl_mid1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="3" slack="0"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="p_shl_cast_mid1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_mid1/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_shl1_mid1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="0"/>
<pin id="450" dir="0" index="1" bw="3" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_mid1/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="p_shl1_cast_mid1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="0"/>
<pin id="458" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_mid1/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_42_mid1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="5" slack="0"/>
<pin id="463" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_42_mid1/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_42_mid2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="9" slack="0"/>
<pin id="469" dir="0" index="2" bw="9" slack="0"/>
<pin id="470" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_42_mid2/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="c1_bias_load_mid2_v_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="3" slack="0"/>
<pin id="477" dir="0" index="2" bw="3" slack="0"/>
<pin id="478" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c1_bias_load_mid2_v/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="c1_bias_load_mid2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c1_bias_load_mid2/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="p_shl2_mid_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="14" slack="0"/>
<pin id="489" dir="0" index="1" bw="9" slack="0"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_mid/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="p_shl3_mid_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="11" slack="0"/>
<pin id="497" dir="0" index="1" bw="9" slack="0"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_mid/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="p_shl3_cast_mid_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="11" slack="0"/>
<pin id="505" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl3_cast_mid/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_46_mid_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="14" slack="0"/>
<pin id="509" dir="0" index="1" bw="11" slack="0"/>
<pin id="510" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_46_mid/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_46_mid3_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="14" slack="0"/>
<pin id="516" dir="0" index="2" bw="14" slack="0"/>
<pin id="517" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_46_mid3/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="not_exitcond_flatten_8_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten_8/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="exitcond_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="0"/>
<pin id="529" dir="0" index="1" bw="5" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="exitcond1_mid_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond1_mid/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="h_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="5" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_1/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_14_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="w_mid2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="5" slack="0"/>
<pin id="554" dir="0" index="2" bw="5" slack="0"/>
<pin id="555" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_mid2/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="h_cast3_mid1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="5" slack="0"/>
<pin id="561" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast3_mid1/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="h_cast_mid2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="5" slack="0"/>
<pin id="566" dir="0" index="2" bw="5" slack="0"/>
<pin id="567" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="h_cast_mid2/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_45_mid1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="9" slack="0"/>
<pin id="573" dir="0" index="1" bw="5" slack="0"/>
<pin id="574" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45_mid1/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="p_shl2_mid1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="14" slack="0"/>
<pin id="579" dir="0" index="1" bw="9" slack="0"/>
<pin id="580" dir="0" index="2" bw="1" slack="0"/>
<pin id="581" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_mid1/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="p_shl3_mid1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="11" slack="0"/>
<pin id="587" dir="0" index="1" bw="9" slack="0"/>
<pin id="588" dir="0" index="2" bw="1" slack="0"/>
<pin id="589" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_mid1/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="p_shl3_cast_mid1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="11" slack="0"/>
<pin id="595" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl3_cast_mid1/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_46_mid1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="14" slack="0"/>
<pin id="599" dir="0" index="1" bw="11" slack="0"/>
<pin id="600" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_46_mid1/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_46_mid2_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="14" slack="0"/>
<pin id="606" dir="0" index="2" bw="14" slack="0"/>
<pin id="607" dir="1" index="3" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_46_mid2/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="h_cast_mid2_cast_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="5" slack="1"/>
<pin id="613" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast_mid2_cast/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="w_cast3_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="5" slack="1"/>
<pin id="616" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast3/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="w_cast_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="5" slack="1"/>
<pin id="619" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="yi_mid_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="5" slack="0"/>
<pin id="622" dir="0" index="1" bw="2" slack="0"/>
<pin id="623" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi_mid/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_9_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="6" slack="0"/>
<pin id="629" dir="0" index="2" bw="4" slack="0"/>
<pin id="630" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="rev1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_mid_12_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="6" slack="0"/>
<pin id="642" dir="0" index="1" bw="6" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid_12/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp6_mid_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp6_mid/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="cin_cast_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cin_cast/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_52_cast_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_52_cast/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_53_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="3" slack="2"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_53_cast1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="3" slack="0"/>
<pin id="667" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53_cast1/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="p_shl4_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="5" slack="0"/>
<pin id="671" dir="0" index="1" bw="3" slack="0"/>
<pin id="672" dir="0" index="2" bw="1" slack="0"/>
<pin id="673" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/4 "/>
</bind>
</comp>

<comp id="677" class="1004" name="y_cast_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="3" slack="0"/>
<pin id="679" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="3" slack="0"/>
<pin id="683" dir="0" index="1" bw="2" slack="0"/>
<pin id="684" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp2_cast_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="3" slack="0"/>
<pin id="689" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="yi_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="3" slack="0"/>
<pin id="693" dir="0" index="1" bw="5" slack="1"/>
<pin id="694" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_10_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="6" slack="0"/>
<pin id="699" dir="0" index="2" bw="4" slack="0"/>
<pin id="700" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="rev_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_s_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="6" slack="0"/>
<pin id="712" dir="0" index="1" bw="6" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_61_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="6" slack="0"/>
<pin id="719" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_61/4 "/>
</bind>
</comp>

<comp id="722" class="1004" name="p_shl8_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="11" slack="0"/>
<pin id="724" dir="0" index="1" bw="6" slack="0"/>
<pin id="725" dir="0" index="2" bw="1" slack="0"/>
<pin id="726" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/4 "/>
</bind>
</comp>

<comp id="730" class="1004" name="p_shl9_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="0"/>
<pin id="732" dir="0" index="1" bw="6" slack="0"/>
<pin id="733" dir="0" index="2" bw="1" slack="0"/>
<pin id="734" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="p_shl9_cast_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="0"/>
<pin id="740" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl9_cast/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_62_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="11" slack="0"/>
<pin id="744" dir="0" index="1" bw="8" slack="0"/>
<pin id="745" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_62/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp3_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="3" slack="0"/>
<pin id="750" dir="0" index="1" bw="3" slack="0"/>
<pin id="751" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp3_cast_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="4" slack="0"/>
<pin id="756" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="4" slack="0"/>
<pin id="760" dir="0" index="1" bw="5" slack="0"/>
<pin id="761" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp6_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp6/4 "/>
</bind>
</comp>

<comp id="770" class="1004" name="exitcond_flatten10_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="5" slack="0"/>
<pin id="772" dir="0" index="1" bw="5" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten10/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="indvar_flatten_next1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="5" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/4 "/>
</bind>
</comp>

<comp id="782" class="1004" name="exitcond_flatten11_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="6" slack="0"/>
<pin id="784" dir="0" index="1" bw="6" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten11/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="y_mid_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="3" slack="0"/>
<pin id="791" dir="0" index="2" bw="3" slack="0"/>
<pin id="792" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_mid/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="cin_s_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="cin_s/4 "/>
</bind>
</comp>

<comp id="802" class="1004" name="cin_cast_mid1_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cin_cast_mid1/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_52_cast_mid1_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_52_cast_mid1/4 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_52_cast_mid2_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="0" index="2" bw="1" slack="0"/>
<pin id="814" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_52_cast_mid2/4 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_52_cast_mid2_cas_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_52_cast_mid2_cas/4 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_53_mid1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="3" slack="2"/>
<pin id="824" dir="0" index="1" bw="1" slack="0"/>
<pin id="825" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_53_mid1/4 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_53_cast1_mid2_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="3" slack="0"/>
<pin id="830" dir="0" index="2" bw="3" slack="0"/>
<pin id="831" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_53_cast1_mid2/4 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_53_cast1_mid2_ca_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="3" slack="0"/>
<pin id="837" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53_cast1_mid2_ca/4 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_53_cast_mid1_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="3" slack="0"/>
<pin id="841" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53_cast_mid1/4 "/>
</bind>
</comp>

<comp id="843" class="1004" name="p_shl4_mid1_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="5" slack="0"/>
<pin id="845" dir="0" index="1" bw="3" slack="0"/>
<pin id="846" dir="0" index="2" bw="1" slack="0"/>
<pin id="847" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_mid1/4 "/>
</bind>
</comp>

<comp id="851" class="1004" name="p_shl4_mid2_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="5" slack="0"/>
<pin id="854" dir="0" index="2" bw="5" slack="0"/>
<pin id="855" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_shl4_mid2/4 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_61_mid_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="6" slack="1"/>
<pin id="862" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_61_mid/4 "/>
</bind>
</comp>

<comp id="864" class="1004" name="p_shl8_mid_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="11" slack="0"/>
<pin id="866" dir="0" index="1" bw="6" slack="0"/>
<pin id="867" dir="0" index="2" bw="1" slack="0"/>
<pin id="868" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_mid/4 "/>
</bind>
</comp>

<comp id="872" class="1004" name="p_shl9_mid_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="8" slack="0"/>
<pin id="874" dir="0" index="1" bw="6" slack="0"/>
<pin id="875" dir="0" index="2" bw="1" slack="0"/>
<pin id="876" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_mid/4 "/>
</bind>
</comp>

<comp id="880" class="1004" name="p_shl9_cast_mid_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="0"/>
<pin id="882" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl9_cast_mid/4 "/>
</bind>
</comp>

<comp id="884" class="1004" name="tmp_62_mid_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="11" slack="0"/>
<pin id="886" dir="0" index="1" bw="8" slack="0"/>
<pin id="887" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_62_mid/4 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_62_mid3_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="11" slack="0"/>
<pin id="893" dir="0" index="2" bw="11" slack="0"/>
<pin id="894" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_62_mid3/4 "/>
</bind>
</comp>

<comp id="898" class="1004" name="tmp_mid_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="3" slack="0"/>
<pin id="900" dir="0" index="1" bw="5" slack="0"/>
<pin id="901" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid/4 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp_cast9_mid244_v_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="0" index="1" bw="5" slack="0"/>
<pin id="907" dir="0" index="2" bw="5" slack="0"/>
<pin id="908" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_cast9_mid244_v/4 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp6_mid3_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="1" slack="1"/>
<pin id="915" dir="0" index="2" bw="1" slack="0"/>
<pin id="916" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp6_mid3/4 "/>
</bind>
</comp>

<comp id="919" class="1004" name="not_exitcond_flatten_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="925" class="1004" name="exitcond2_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="3" slack="0"/>
<pin id="927" dir="0" index="1" bw="3" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="931" class="1004" name="exitcond_mid_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_mid/4 "/>
</bind>
</comp>

<comp id="937" class="1004" name="y_1_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="3" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/4 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_15_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="1" slack="0"/>
<pin id="946" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="949" class="1004" name="x_mid2_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="3" slack="0"/>
<pin id="952" dir="0" index="2" bw="3" slack="0"/>
<pin id="953" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_mid2/4 "/>
</bind>
</comp>

<comp id="957" class="1004" name="y_cast_mid1_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="3" slack="0"/>
<pin id="959" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast_mid1/4 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp2_mid1_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="3" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="0"/>
<pin id="964" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2_mid1/4 "/>
</bind>
</comp>

<comp id="967" class="1004" name="tmp2_cast_mid1_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="3" slack="0"/>
<pin id="969" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast_mid1/4 "/>
</bind>
</comp>

<comp id="971" class="1004" name="yi_mid1_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="3" slack="0"/>
<pin id="973" dir="0" index="1" bw="5" slack="1"/>
<pin id="974" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi_mid1/4 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_11_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="6" slack="0"/>
<pin id="979" dir="0" index="2" bw="4" slack="0"/>
<pin id="980" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="984" class="1004" name="rev5_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="0"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev5/4 "/>
</bind>
</comp>

<comp id="990" class="1004" name="tmp_mid1_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="6" slack="0"/>
<pin id="992" dir="0" index="1" bw="6" slack="0"/>
<pin id="993" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/4 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_61_mid1_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="0" index="1" bw="6" slack="0"/>
<pin id="999" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_61_mid1/4 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="p_shl8_mid1_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="11" slack="0"/>
<pin id="1004" dir="0" index="1" bw="6" slack="0"/>
<pin id="1005" dir="0" index="2" bw="1" slack="0"/>
<pin id="1006" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_mid1/4 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="p_shl9_mid1_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="8" slack="0"/>
<pin id="1012" dir="0" index="1" bw="6" slack="0"/>
<pin id="1013" dir="0" index="2" bw="1" slack="0"/>
<pin id="1014" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_mid1/4 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="p_shl9_cast_mid1_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="8" slack="0"/>
<pin id="1020" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl9_cast_mid1/4 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="tmp_62_mid1_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="11" slack="0"/>
<pin id="1024" dir="0" index="1" bw="8" slack="0"/>
<pin id="1025" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_62_mid1/4 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="tmp_62_mid2_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="0"/>
<pin id="1030" dir="0" index="1" bw="11" slack="0"/>
<pin id="1031" dir="0" index="2" bw="11" slack="0"/>
<pin id="1032" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_62_mid2/4 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="tmp3_mid1_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="3" slack="0"/>
<pin id="1038" dir="0" index="1" bw="3" slack="0"/>
<pin id="1039" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3_mid1/4 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="tmp3_cast_mid1_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="4" slack="0"/>
<pin id="1044" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast_mid1/4 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="tmp_mid1_10_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="4" slack="0"/>
<pin id="1048" dir="0" index="1" bw="5" slack="0"/>
<pin id="1049" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid1_10/4 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_cast9_mid2_v_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="0"/>
<pin id="1054" dir="0" index="1" bw="5" slack="0"/>
<pin id="1055" dir="0" index="2" bw="5" slack="0"/>
<pin id="1056" dir="1" index="3" bw="5" slack="8"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_cast9_mid2_v/4 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp6_mid1_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="0"/>
<pin id="1062" dir="0" index="1" bw="1" slack="0"/>
<pin id="1063" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp6_mid1/4 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="tmp6_mid2_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="0"/>
<pin id="1068" dir="0" index="1" bw="1" slack="0"/>
<pin id="1069" dir="0" index="2" bw="1" slack="0"/>
<pin id="1070" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp6_mid2/4 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="y_mid2_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="0"/>
<pin id="1076" dir="0" index="1" bw="3" slack="0"/>
<pin id="1077" dir="0" index="2" bw="3" slack="0"/>
<pin id="1078" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_mid2/4 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="tmp4_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="3" slack="0"/>
<pin id="1084" dir="0" index="1" bw="2" slack="0"/>
<pin id="1085" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/4 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="tmp4_cast_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="3" slack="0"/>
<pin id="1090" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/4 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="xi_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="3" slack="0"/>
<pin id="1094" dir="0" index="1" bw="5" slack="1"/>
<pin id="1095" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xi/4 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="xi_cast_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="6" slack="0"/>
<pin id="1099" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="xi_cast/4 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="tmp_12_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="0"/>
<pin id="1103" dir="0" index="1" bw="6" slack="0"/>
<pin id="1104" dir="0" index="2" bw="4" slack="0"/>
<pin id="1105" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="rev8_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="0"/>
<pin id="1111" dir="0" index="1" bw="1" slack="0"/>
<pin id="1112" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev8/4 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="tmp_64_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="6" slack="0"/>
<pin id="1117" dir="0" index="1" bw="6" slack="0"/>
<pin id="1118" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_64/4 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="tmp5_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="0"/>
<pin id="1123" dir="0" index="1" bw="1" slack="0"/>
<pin id="1124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp5/4 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="or_cond2_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129" dir="0" index="1" bw="1" slack="0"/>
<pin id="1130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond2/4 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="tmp_65_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="6" slack="0"/>
<pin id="1135" dir="0" index="1" bw="11" slack="0"/>
<pin id="1136" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_65/4 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="tmp_66_cast_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="11" slack="0"/>
<pin id="1141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_66_cast/4 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="tmp_67_cast_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="11" slack="0"/>
<pin id="1145" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_67_cast/4 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="sum_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="30" slack="3"/>
<pin id="1149" dir="0" index="1" bw="32" slack="0"/>
<pin id="1150" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="sum_cast_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="33" slack="0"/>
<pin id="1154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/4 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="in_addr41_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="0"/>
<pin id="1158" dir="0" index="1" bw="32" slack="0"/>
<pin id="1159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr41/4 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="x_1_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="3" slack="0"/>
<pin id="1164" dir="0" index="1" bw="1" slack="0"/>
<pin id="1165" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/4 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="indvar_flatten_op_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="6" slack="0"/>
<pin id="1170" dir="0" index="1" bw="1" slack="0"/>
<pin id="1171" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/4 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="indvar_flatten_next_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="0"/>
<pin id="1176" dir="0" index="1" bw="6" slack="0"/>
<pin id="1177" dir="0" index="2" bw="6" slack="0"/>
<pin id="1178" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="tmp_cast9_mid2_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="5" slack="8"/>
<pin id="1184" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast9_mid2/12 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="p_shl7_cast_mid2_v_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="7" slack="0"/>
<pin id="1187" dir="0" index="1" bw="5" slack="8"/>
<pin id="1188" dir="0" index="2" bw="1" slack="0"/>
<pin id="1189" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast_mid2_v/12 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="p_shl7_cast_mid2_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="7" slack="0"/>
<pin id="1194" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast_mid2/12 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="x_cast8_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="3" slack="8"/>
<pin id="1198" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast8/12 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="tmp7_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="5" slack="0"/>
<pin id="1201" dir="0" index="1" bw="3" slack="0"/>
<pin id="1202" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/12 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="tmp7_cast_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="6" slack="0"/>
<pin id="1207" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp7_cast/12 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="tmp_66_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="6" slack="0"/>
<pin id="1211" dir="0" index="1" bw="7" slack="0"/>
<pin id="1212" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_66/12 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="tmp_67_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="8" slack="0"/>
<pin id="1217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_67/12 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="input_buffer_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="1"/>
<pin id="1222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="input_buffer/13 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="tmp_56_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="14" slack="3"/>
<pin id="1226" dir="0" index="1" bw="5" slack="2"/>
<pin id="1227" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_56/14 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="tmp_56_cast_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="14" slack="0"/>
<pin id="1230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_56_cast/14 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="tmp_57_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="14" slack="0"/>
<pin id="1234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57/14 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="w_1_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="5" slack="3"/>
<pin id="1239" dir="0" index="1" bw="1" slack="0"/>
<pin id="1240" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_1/14 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="indvar_flatten63_op_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="10" slack="3"/>
<pin id="1244" dir="0" index="1" bw="1" slack="0"/>
<pin id="1245" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten63_op/14 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="indvar_flatten_next1_4_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="3"/>
<pin id="1250" dir="0" index="1" bw="10" slack="0"/>
<pin id="1251" dir="0" index="2" bw="10" slack="0"/>
<pin id="1252" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next1_4/14 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="sext_cast_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="33" slack="3"/>
<pin id="1257" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="1263" class="1005" name="indvar_flatten_next1_5_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="13" slack="0"/>
<pin id="1265" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1_5 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="exitcond_flatten9_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="3"/>
<pin id="1270" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="exitcond_flatten9 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="c1_bias_load_mid2_v_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="3" slack="0"/>
<pin id="1275" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c1_bias_load_mid2_v "/>
</bind>
</comp>

<comp id="1280" class="1005" name="c1_bias_addr_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="3" slack="1"/>
<pin id="1282" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_bias_addr "/>
</bind>
</comp>

<comp id="1285" class="1005" name="w_mid2_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="5" slack="1"/>
<pin id="1287" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_mid2 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="h_cast_mid2_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="5" slack="0"/>
<pin id="1294" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h_cast_mid2 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="tmp_46_mid2_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="14" slack="3"/>
<pin id="1300" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="tmp_46_mid2 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="c1_bias_load_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="32" slack="2"/>
<pin id="1305" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="c1_bias_load "/>
</bind>
</comp>

<comp id="1308" class="1005" name="h_cast_mid2_cast_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="6" slack="1"/>
<pin id="1310" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="h_cast_mid2_cast "/>
</bind>
</comp>

<comp id="1314" class="1005" name="w_cast3_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="14" slack="2"/>
<pin id="1316" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="w_cast3 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="w_cast_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="6" slack="1"/>
<pin id="1321" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_cast "/>
</bind>
</comp>

<comp id="1324" class="1005" name="yi_mid_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="6" slack="1"/>
<pin id="1326" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="yi_mid "/>
</bind>
</comp>

<comp id="1329" class="1005" name="tmp6_mid_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="1" slack="1"/>
<pin id="1331" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp6_mid "/>
</bind>
</comp>

<comp id="1334" class="1005" name="exitcond_flatten10_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="1" slack="1"/>
<pin id="1336" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten10 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="indvar_flatten_next1_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="5" slack="0"/>
<pin id="1340" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="tmp_52_cast_mid2_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="0"/>
<pin id="1345" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_52_cast_mid2 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="x_mid2_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="3" slack="8"/>
<pin id="1350" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="x_mid2 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="tmp_cast9_mid2_v_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="5" slack="8"/>
<pin id="1355" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opset="tmp_cast9_mid2_v "/>
</bind>
</comp>

<comp id="1359" class="1005" name="y_mid2_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="3" slack="0"/>
<pin id="1361" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y_mid2 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="or_cond2_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="1"/>
<pin id="1366" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond2 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="in_addr41_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="32" slack="1"/>
<pin id="1370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_addr41 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="x_1_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="3" slack="0"/>
<pin id="1376" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="indvar_flatten_next_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="6" slack="0"/>
<pin id="1381" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1384" class="1005" name="in_addr41_read_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="32" slack="1"/>
<pin id="1386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_addr41_read "/>
</bind>
</comp>

<comp id="1389" class="1005" name="c1_weight_addr_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="8" slack="1"/>
<pin id="1391" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c1_weight_addr "/>
</bind>
</comp>

<comp id="1394" class="1005" name="output_buffer_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="32" slack="1"/>
<pin id="1396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_buffer "/>
</bind>
</comp>

<comp id="1399" class="1005" name="w_1_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="5" slack="1"/>
<pin id="1401" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_1 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="indvar_flatten_next1_4_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="10" slack="1"/>
<pin id="1406" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="134"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="108" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="110" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="114" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="58" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="58" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="58" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="213" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="84" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="86" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="88" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="291" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="302"><net_src comp="30" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="88" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="287" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="326"><net_src comp="321" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="331"><net_src comp="168" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="314" pin="4"/><net_sink comp="327" pin=1"/></net>

<net id="333"><net_src comp="327" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="337"><net_src comp="130" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="202" pin="4"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="34" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="338" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="38" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="202" pin="4"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="40" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="361"><net_src comp="350" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="346" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="225" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="362" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="42" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="34" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="391"><net_src comp="44" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="372" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="40" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="386" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="378" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="191" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="46" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="191" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="52" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="213" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="54" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="34" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="225" pin="4"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="202" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="56" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="36" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="430" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="34" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="38" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="430" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="40" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="448" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="444" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="456" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="416" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="460" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="362" pin="2"/><net_sink comp="466" pin=2"/></net>

<net id="479"><net_src comp="416" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="430" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="202" pin="4"/><net_sink comp="474" pin=2"/></net>

<net id="485"><net_src comp="474" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="492"><net_src comp="42" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="460" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="34" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="500"><net_src comp="44" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="460" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="40" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="506"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="487" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="503" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="416" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="507" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="398" pin="2"/><net_sink comp="513" pin=2"/></net>

<net id="525"><net_src comp="416" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="60" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="236" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="62" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="521" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="422" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="64" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="533" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="416" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="556"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="34" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="236" pin="4"/><net_sink comp="551" pin=2"/></net>

<net id="562"><net_src comp="539" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="533" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="539" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="422" pin="3"/><net_sink comp="563" pin=2"/></net>

<net id="575"><net_src comp="466" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="559" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="582"><net_src comp="42" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="571" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="34" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="590"><net_src comp="44" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="571" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="40" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="596"><net_src comp="585" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="577" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="593" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="608"><net_src comp="533" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="597" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="513" pin="3"/><net_sink comp="603" pin=2"/></net>

<net id="624"><net_src comp="611" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="76" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="631"><net_src comp="78" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="620" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="80" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="638"><net_src comp="626" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="60" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="620" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="82" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="640" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="634" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="258" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="258" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="652" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="660" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="674"><net_src comp="38" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="660" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="40" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="680"><net_src comp="280" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="280" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="90" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="681" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="687" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="701"><net_src comp="78" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="691" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="80" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="708"><net_src comp="696" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="60" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="691" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="82" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="656" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="691" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="727"><net_src comp="92" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="716" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="729"><net_src comp="34" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="735"><net_src comp="94" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="716" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="40" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="741"><net_src comp="730" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="722" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="738" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="665" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="677" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="748" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="754" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="669" pin="3"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="710" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="704" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="247" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="96" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="247" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="64" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="269" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="100" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="793"><net_src comp="782" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="30" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="280" pin="4"/><net_sink comp="788" pin=2"/></net>

<net id="800"><net_src comp="258" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="60" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="805"><net_src comp="796" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="796" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="815"><net_src comp="782" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="816"><net_src comp="796" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="817"><net_src comp="258" pin="4"/><net_sink comp="810" pin=2"/></net>

<net id="821"><net_src comp="810" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="802" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="832"><net_src comp="782" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="822" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="834"><net_src comp="660" pin="2"/><net_sink comp="827" pin=2"/></net>

<net id="838"><net_src comp="827" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="822" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="848"><net_src comp="38" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="822" pin="2"/><net_sink comp="843" pin=1"/></net>

<net id="850"><net_src comp="40" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="856"><net_src comp="782" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="843" pin="3"/><net_sink comp="851" pin=1"/></net>

<net id="858"><net_src comp="669" pin="3"/><net_sink comp="851" pin=2"/></net>

<net id="863"><net_src comp="806" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="869"><net_src comp="92" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="859" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="871"><net_src comp="34" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="877"><net_src comp="94" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="859" pin="2"/><net_sink comp="872" pin=1"/></net>

<net id="879"><net_src comp="40" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="883"><net_src comp="872" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="888"><net_src comp="864" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="880" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="895"><net_src comp="782" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="884" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="742" pin="2"/><net_sink comp="890" pin=2"/></net>

<net id="902"><net_src comp="839" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="843" pin="3"/><net_sink comp="898" pin=1"/></net>

<net id="909"><net_src comp="782" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="898" pin="2"/><net_sink comp="904" pin=1"/></net>

<net id="911"><net_src comp="758" pin="2"/><net_sink comp="904" pin=2"/></net>

<net id="917"><net_src comp="782" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="918"><net_src comp="764" pin="2"/><net_sink comp="912" pin=2"/></net>

<net id="923"><net_src comp="782" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="60" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="303" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="102" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="925" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="919" pin="2"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="788" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="56" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="931" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="782" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="954"><net_src comp="943" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="955"><net_src comp="30" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="956"><net_src comp="303" pin="4"/><net_sink comp="949" pin=2"/></net>

<net id="960"><net_src comp="937" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="965"><net_src comp="788" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="104" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="970"><net_src comp="961" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="975"><net_src comp="967" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="981"><net_src comp="78" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="971" pin="2"/><net_sink comp="976" pin=1"/></net>

<net id="983"><net_src comp="80" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="988"><net_src comp="976" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="60" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="971" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="82" pin="0"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="818" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="971" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1007"><net_src comp="92" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1008"><net_src comp="996" pin="2"/><net_sink comp="1002" pin=1"/></net>

<net id="1009"><net_src comp="34" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1015"><net_src comp="94" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1016"><net_src comp="996" pin="2"/><net_sink comp="1010" pin=1"/></net>

<net id="1017"><net_src comp="40" pin="0"/><net_sink comp="1010" pin=2"/></net>

<net id="1021"><net_src comp="1010" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1026"><net_src comp="1002" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="1018" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1033"><net_src comp="931" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1034"><net_src comp="1022" pin="2"/><net_sink comp="1028" pin=1"/></net>

<net id="1035"><net_src comp="890" pin="3"/><net_sink comp="1028" pin=2"/></net>

<net id="1040"><net_src comp="835" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="957" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1045"><net_src comp="1036" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1050"><net_src comp="1042" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="851" pin="3"/><net_sink comp="1046" pin=1"/></net>

<net id="1057"><net_src comp="931" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1058"><net_src comp="1046" pin="2"/><net_sink comp="1052" pin=1"/></net>

<net id="1059"><net_src comp="904" pin="3"/><net_sink comp="1052" pin=2"/></net>

<net id="1064"><net_src comp="990" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="984" pin="2"/><net_sink comp="1060" pin=1"/></net>

<net id="1071"><net_src comp="931" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1072"><net_src comp="1060" pin="2"/><net_sink comp="1066" pin=1"/></net>

<net id="1073"><net_src comp="912" pin="3"/><net_sink comp="1066" pin=2"/></net>

<net id="1079"><net_src comp="931" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1080"><net_src comp="937" pin="2"/><net_sink comp="1074" pin=1"/></net>

<net id="1081"><net_src comp="788" pin="3"/><net_sink comp="1074" pin=2"/></net>

<net id="1086"><net_src comp="949" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="90" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1091"><net_src comp="1082" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1096"><net_src comp="1088" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1100"><net_src comp="1092" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1106"><net_src comp="78" pin="0"/><net_sink comp="1101" pin=0"/></net>

<net id="1107"><net_src comp="1092" pin="2"/><net_sink comp="1101" pin=1"/></net>

<net id="1108"><net_src comp="80" pin="0"/><net_sink comp="1101" pin=2"/></net>

<net id="1113"><net_src comp="1101" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="60" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1119"><net_src comp="1092" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="82" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1125"><net_src comp="1115" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="1109" pin="2"/><net_sink comp="1121" pin=1"/></net>

<net id="1131"><net_src comp="1066" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="1121" pin="2"/><net_sink comp="1127" pin=1"/></net>

<net id="1137"><net_src comp="1097" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="1028" pin="3"/><net_sink comp="1133" pin=1"/></net>

<net id="1142"><net_src comp="1133" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1146"><net_src comp="1139" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1151"><net_src comp="1143" pin="1"/><net_sink comp="1147" pin=1"/></net>

<net id="1155"><net_src comp="1147" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1160"><net_src comp="0" pin="0"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="1152" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1166"><net_src comp="949" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="56" pin="0"/><net_sink comp="1162" pin=1"/></net>

<net id="1172"><net_src comp="269" pin="4"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="106" pin="0"/><net_sink comp="1168" pin=1"/></net>

<net id="1179"><net_src comp="782" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1180"><net_src comp="106" pin="0"/><net_sink comp="1174" pin=1"/></net>

<net id="1181"><net_src comp="1168" pin="2"/><net_sink comp="1174" pin=2"/></net>

<net id="1190"><net_src comp="112" pin="0"/><net_sink comp="1185" pin=0"/></net>

<net id="1191"><net_src comp="40" pin="0"/><net_sink comp="1185" pin=2"/></net>

<net id="1195"><net_src comp="1185" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1203"><net_src comp="1182" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1204"><net_src comp="1196" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="1208"><net_src comp="1199" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1213"><net_src comp="1205" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1214"><net_src comp="1192" pin="1"/><net_sink comp="1209" pin=1"/></net>

<net id="1218"><net_src comp="1209" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="1223"><net_src comp="1220" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1231"><net_src comp="1224" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1235"><net_src comp="1228" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="1241"><net_src comp="64" pin="0"/><net_sink comp="1237" pin=1"/></net>

<net id="1246"><net_src comp="209" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1247"><net_src comp="128" pin="0"/><net_sink comp="1242" pin=1"/></net>

<net id="1253"><net_src comp="128" pin="0"/><net_sink comp="1248" pin=1"/></net>

<net id="1254"><net_src comp="1242" pin="2"/><net_sink comp="1248" pin=2"/></net>

<net id="1258"><net_src comp="334" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1266"><net_src comp="410" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="1271"><net_src comp="416" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1276"><net_src comp="474" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1278"><net_src comp="1273" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1279"><net_src comp="1273" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1283"><net_src comp="148" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="1288"><net_src comp="551" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1290"><net_src comp="1285" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1291"><net_src comp="1285" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1295"><net_src comp="563" pin="3"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="1297"><net_src comp="1292" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1301"><net_src comp="603" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1306"><net_src comp="155" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1311"><net_src comp="611" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="1313"><net_src comp="1308" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="1317"><net_src comp="614" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="1322"><net_src comp="617" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="1327"><net_src comp="620" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="1332"><net_src comp="646" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1337"><net_src comp="770" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1341"><net_src comp="776" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1346"><net_src comp="810" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1351"><net_src comp="949" pin="3"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1356"><net_src comp="1052" pin="3"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1358"><net_src comp="1353" pin="1"/><net_sink comp="1185" pin=1"/></net>

<net id="1362"><net_src comp="1074" pin="3"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="1367"><net_src comp="1127" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1371"><net_src comp="1156" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="1373"><net_src comp="1368" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="1377"><net_src comp="1162" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1382"><net_src comp="1174" pin="3"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1387"><net_src comp="143" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1392"><net_src comp="161" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="1397"><net_src comp="321" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="1402"><net_src comp="1237" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1407"><net_src comp="1248" pin="3"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="213" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_r | {}
	Port: output_r | {14 }
	Port: c1_weight | {}
	Port: c1_bias | {}
 - Input state : 
	Port: conv.1 : in_r | {5 6 7 8 9 10 11 12 }
	Port: conv.1 : in_offset | {1 }
	Port: conv.1 : c1_weight | {12 13 }
	Port: conv.1 : c1_bias | {2 3 }
  - Chain level:
	State 1
	State 2
		p_shl : 1
		p_shl_cast : 2
		p_shl1 : 1
		p_shl1_cast : 2
		tmp_42 : 3
		h_cast3 : 1
		tmp_45 : 4
		p_shl2 : 5
		p_shl3 : 5
		p_shl3_cast : 6
		tmp_46 : 7
		exitcond_flatten : 1
		indvar_flatten_next1_5 : 1
		StgValue_38 : 2
		exitcond_flatten9 : 1
		h_mid : 2
		cout_s : 1
		p_shl_mid1 : 2
		p_shl_cast_mid1 : 3
		p_shl1_mid1 : 2
		p_shl1_cast_mid1 : 3
		tmp_42_mid1 : 4
		tmp_42_mid2 : 5
		c1_bias_load_mid2_v : 2
		c1_bias_load_mid2 : 3
		c1_bias_addr : 4
		c1_bias_load : 5
		p_shl2_mid : 5
		p_shl3_mid : 5
		p_shl3_cast_mid : 6
		tmp_46_mid : 7
		tmp_46_mid3 : 8
		not_exitcond_flatten_8 : 2
		exitcond : 1
		exitcond1_mid : 2
		h_1 : 3
		tmp_14 : 2
		w_mid2 : 2
		h_cast3_mid1 : 4
		h_cast_mid2 : 2
		tmp_45_mid1 : 6
		p_shl2_mid1 : 7
		p_shl3_mid1 : 7
		p_shl3_cast_mid1 : 8
		tmp_46_mid1 : 9
		tmp_46_mid2 : 10
	State 3
		yi_mid : 1
		tmp_9 : 2
		rev1 : 3
		tmp_mid_12 : 2
		tmp6_mid : 3
	State 4
		cin_cast : 1
		tmp_52_cast : 1
		tmp_53 : 2
		tmp_53_cast1 : 3
		p_shl4 : 3
		y_cast : 1
		tmp2 : 1
		tmp2_cast : 2
		yi : 3
		tmp_10 : 4
		rev : 5
		tmp_s : 4
		tmp_61 : 4
		p_shl8 : 5
		p_shl9 : 5
		p_shl9_cast : 6
		tmp_62 : 7
		tmp3 : 4
		tmp3_cast : 5
		tmp : 6
		tmp6 : 5
		exitcond_flatten10 : 1
		indvar_flatten_next1 : 1
		StgValue_116 : 2
		exitcond_flatten11 : 1
		y_mid : 2
		cin_s : 1
		cin_cast_mid1 : 1
		tmp_52_cast_mid1 : 1
		tmp_52_cast_mid2 : 2
		tmp_52_cast_mid2_cas : 3
		tmp_53_mid1 : 2
		tmp_53_cast1_mid2 : 3
		tmp_53_cast1_mid2_ca : 4
		tmp_53_cast_mid1 : 3
		p_shl4_mid1 : 3
		p_shl4_mid2 : 4
		tmp_61_mid : 2
		p_shl8_mid : 3
		p_shl9_mid : 3
		p_shl9_cast_mid : 4
		tmp_62_mid : 5
		tmp_62_mid3 : 8
		tmp_mid : 4
		tmp_cast9_mid244_v : 7
		tmp6_mid3 : 5
		not_exitcond_flatten : 2
		exitcond2 : 1
		exitcond_mid : 2
		y_1 : 3
		tmp_15 : 2
		x_mid2 : 2
		y_cast_mid1 : 4
		tmp2_mid1 : 3
		tmp2_cast_mid1 : 4
		yi_mid1 : 5
		tmp_11 : 6
		rev5 : 7
		tmp_mid1 : 6
		tmp_61_mid1 : 6
		p_shl8_mid1 : 7
		p_shl9_mid1 : 7
		p_shl9_cast_mid1 : 8
		tmp_62_mid1 : 9
		tmp_62_mid2 : 10
		tmp3_mid1 : 5
		tmp3_cast_mid1 : 6
		tmp_mid1_10 : 7
		tmp_cast9_mid2_v : 8
		tmp6_mid1 : 7
		tmp6_mid2 : 7
		y_mid2 : 2
		tmp4 : 3
		tmp4_cast : 4
		xi : 5
		xi_cast : 6
		tmp_12 : 6
		rev8 : 7
		tmp_64 : 6
		tmp5 : 7
		or_cond2 : 7
		StgValue_174 : 7
		tmp_65 : 11
		tmp_66_cast : 12
		tmp_67_cast : 13
		sum : 14
		sum_cast : 15
		in_addr41 : 16
		x_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		p_shl7_cast_mid2 : 1
		tmp7 : 1
		tmp7_cast : 2
		tmp_66 : 3
		tmp_67 : 4
		c1_weight_addr : 5
		c1_weight_load : 6
	State 13
		input_buffer1 : 1
		tmp_68 : 2
		output_buffer : 3
		empty : 1
	State 14
		tmp_56_cast : 1
		tmp_57 : 2
		output_addr : 3
		StgValue_220 : 4
		indvar_flatten_next1_4 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_321           |    2    |   177   |   385   |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_45_fu_372         |    0    |    0    |    15   |
|          |  indvar_flatten_next1_5_fu_410 |    0    |    0    |    17   |
|          |          cout_s_fu_430         |    0    |    0    |    12   |
|          |           h_1_fu_539           |    0    |    0    |    15   |
|          |       tmp_45_mid1_fu_571       |    0    |    0    |    15   |
|          |          yi_mid_fu_620         |    0    |    0    |    15   |
|          |          tmp_53_fu_660         |    0    |    0    |    12   |
|          |           tmp2_fu_681          |    0    |    0    |    12   |
|          |            yi_fu_691           |    0    |    0    |    15   |
|          |          tmp_61_fu_716         |    0    |    0    |    15   |
|          |           tmp3_fu_748          |    0    |    0    |    12   |
|          |           tmp_fu_758           |    0    |    0    |    15   |
|          |   indvar_flatten_next1_fu_776  |    0    |    0    |    15   |
|          |       tmp_53_mid1_fu_822       |    0    |    0    |    12   |
|          |        tmp_61_mid_fu_859       |    0    |    0    |    15   |
|          |         tmp_mid_fu_898         |    0    |    0    |    15   |
|    add   |           y_1_fu_937           |    0    |    0    |    12   |
|          |        tmp2_mid1_fu_961        |    0    |    0    |    12   |
|          |         yi_mid1_fu_971         |    0    |    0    |    15   |
|          |       tmp_61_mid1_fu_996       |    0    |    0    |    15   |
|          |        tmp3_mid1_fu_1036       |    0    |    0    |    12   |
|          |       tmp_mid1_10_fu_1046      |    0    |    0    |    15   |
|          |          tmp4_fu_1082          |    0    |    0    |    12   |
|          |           xi_fu_1092           |    0    |    0    |    15   |
|          |         tmp_65_fu_1133         |    0    |    0    |    13   |
|          |           sum_fu_1147          |    0    |    0    |    39   |
|          |           x_1_fu_1162          |    0    |    0    |    12   |
|          |    indvar_flatten_op_fu_1168   |    0    |    0    |    15   |
|          |          tmp7_fu_1199          |    0    |    0    |    15   |
|          |         tmp_66_fu_1209         |    0    |    0    |    15   |
|          |         tmp_56_fu_1224         |    0    |    0    |    19   |
|          |           w_1_fu_1237          |    0    |    0    |    15   |
|          |   indvar_flatten63_op_fu_1242  |    0    |    0    |    14   |
|----------|--------------------------------|---------|---------|---------|
|   fmul   |          tmp_68_fu_327         |    3    |   128   |   320   |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_42_fu_362         |    0    |    0    |    15   |
|          |          tmp_46_fu_398         |    0    |    0    |    19   |
|          |       tmp_42_mid1_fu_460       |    0    |    0    |    15   |
|    sub   |        tmp_46_mid_fu_507       |    0    |    0    |    19   |
|          |       tmp_46_mid1_fu_597       |    0    |    0    |    19   |
|          |          tmp_62_fu_742         |    0    |    0    |    13   |
|          |        tmp_62_mid_fu_884       |    0    |    0    |    13   |
|          |       tmp_62_mid1_fu_1022      |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|          |          h_mid_fu_422          |    0    |    0    |    5    |
|          |       tmp_42_mid2_fu_466       |    0    |    0    |    9    |
|          |   c1_bias_load_mid2_v_fu_474   |    0    |    0    |    3    |
|          |       tmp_46_mid3_fu_513       |    0    |    0    |    14   |
|          |          w_mid2_fu_551         |    0    |    0    |    5    |
|          |       h_cast_mid2_fu_563       |    0    |    0    |    5    |
|          |       tmp_46_mid2_fu_603       |    0    |    0    |    14   |
|          |          y_mid_fu_788          |    0    |    0    |    3    |
|          |     tmp_52_cast_mid2_fu_810    |    0    |    0    |    2    |
|          |    tmp_53_cast1_mid2_fu_827    |    0    |    0    |    3    |
|  select  |       p_shl4_mid2_fu_851       |    0    |    0    |    5    |
|          |       tmp_62_mid3_fu_890       |    0    |    0    |    11   |
|          |    tmp_cast9_mid244_v_fu_904   |    0    |    0    |    5    |
|          |        tmp6_mid3_fu_912        |    0    |    0    |    2    |
|          |          x_mid2_fu_949         |    0    |    0    |    3    |
|          |       tmp_62_mid2_fu_1028      |    0    |    0    |    11   |
|          |    tmp_cast9_mid2_v_fu_1052    |    0    |    0    |    5    |
|          |        tmp6_mid2_fu_1066       |    0    |    0    |    2    |
|          |         y_mid2_fu_1074         |    0    |    0    |    3    |
|          |   indvar_flatten_next_fu_1174  |    0    |    0    |    6    |
|          | indvar_flatten_next1_4_fu_1248 |    0    |    0    |    10   |
|----------|--------------------------------|---------|---------|---------|
|          |     exitcond_flatten_fu_404    |    0    |    0    |    13   |
|          |    exitcond_flatten9_fu_416    |    0    |    0    |    13   |
|          |         exitcond_fu_527        |    0    |    0    |    11   |
|          |        tmp_mid_12_fu_640       |    0    |    0    |    11   |
|   icmp   |          tmp_s_fu_710          |    0    |    0    |    11   |
|          |    exitcond_flatten10_fu_770   |    0    |    0    |    11   |
|          |    exitcond_flatten11_fu_782   |    0    |    0    |    11   |
|          |        exitcond2_fu_925        |    0    |    0    |    9    |
|          |         tmp_mid1_fu_990        |    0    |    0    |    11   |
|          |         tmp_64_fu_1115         |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|
|          |  not_exitcond_flatten_8_fu_521 |    0    |    0    |    2    |
|          |           rev1_fu_634          |    0    |    0    |    2    |
|          |           rev_fu_704           |    0    |    0    |    2    |
|    xor   |          cin_s_fu_796          |    0    |    0    |    2    |
|          |   not_exitcond_flatten_fu_919  |    0    |    0    |    2    |
|          |           rev5_fu_984          |    0    |    0    |    2    |
|          |          rev8_fu_1109          |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |      exitcond1_mid_fu_533      |    0    |    0    |    2    |
|          |         tmp6_mid_fu_646        |    0    |    0    |    2    |
|          |           tmp6_fu_764          |    0    |    0    |    2    |
|    and   |       exitcond_mid_fu_931      |    0    |    0    |    2    |
|          |        tmp6_mid1_fu_1060       |    0    |    0    |    2    |
|          |          tmp5_fu_1121          |    0    |    0    |    2    |
|          |        or_cond2_fu_1127        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    or    |          tmp_14_fu_545         |    0    |    0    |    2    |
|          |          tmp_15_fu_943         |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|   read   |   in_offset_read_read_fu_130   |    0    |    0    |    0    |
|          |   in_addr41_read_read_fu_143   |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_136       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        sext_cast_fu_334        |    0    |    0    |    0    |
|          |        p_shl_cast_fu_346       |    0    |    0    |    0    |
|          |       p_shl1_cast_fu_358       |    0    |    0    |    0    |
|          |         h_cast3_fu_368         |    0    |    0    |    0    |
|          |     p_shl_cast_mid1_fu_444     |    0    |    0    |    0    |
|          |     p_shl1_cast_mid1_fu_456    |    0    |    0    |    0    |
|          |    c1_bias_load_mid2_fu_482    |    0    |    0    |    0    |
|          |       h_cast3_mid1_fu_559      |    0    |    0    |    0    |
|          |     h_cast_mid2_cast_fu_611    |    0    |    0    |    0    |
|          |         w_cast3_fu_614         |    0    |    0    |    0    |
|          |          w_cast_fu_617         |    0    |    0    |    0    |
|          |         cin_cast_fu_652        |    0    |    0    |    0    |
|          |       tmp_52_cast_fu_656       |    0    |    0    |    0    |
|          |       tmp_53_cast1_fu_665      |    0    |    0    |    0    |
|          |          y_cast_fu_677         |    0    |    0    |    0    |
|   zext   |        tmp3_cast_fu_754        |    0    |    0    |    0    |
|          |      cin_cast_mid1_fu_802      |    0    |    0    |    0    |
|          |     tmp_52_cast_mid1_fu_806    |    0    |    0    |    0    |
|          |   tmp_52_cast_mid2_cas_fu_818  |    0    |    0    |    0    |
|          |   tmp_53_cast1_mid2_ca_fu_835  |    0    |    0    |    0    |
|          |     tmp_53_cast_mid1_fu_839    |    0    |    0    |    0    |
|          |       y_cast_mid1_fu_957       |    0    |    0    |    0    |
|          |     tmp3_cast_mid1_fu_1042     |    0    |    0    |    0    |
|          |       tmp_67_cast_fu_1143      |    0    |    0    |    0    |
|          |        sum_cast_fu_1152        |    0    |    0    |    0    |
|          |     tmp_cast9_mid2_fu_1182     |    0    |    0    |    0    |
|          |    p_shl7_cast_mid2_fu_1192    |    0    |    0    |    0    |
|          |         x_cast8_fu_1196        |    0    |    0    |    0    |
|          |        tmp7_cast_fu_1205       |    0    |    0    |    0    |
|          |         tmp_67_fu_1215         |    0    |    0    |    0    |
|          |         tmp_57_fu_1232         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          p_shl_fu_338          |    0    |    0    |    0    |
|          |          p_shl1_fu_350         |    0    |    0    |    0    |
|          |          p_shl2_fu_378         |    0    |    0    |    0    |
|          |          p_shl3_fu_386         |    0    |    0    |    0    |
|          |        p_shl_mid1_fu_436       |    0    |    0    |    0    |
|          |       p_shl1_mid1_fu_448       |    0    |    0    |    0    |
|          |        p_shl2_mid_fu_487       |    0    |    0    |    0    |
|          |        p_shl3_mid_fu_495       |    0    |    0    |    0    |
|          |       p_shl2_mid1_fu_577       |    0    |    0    |    0    |
|bitconcatenate|       p_shl3_mid1_fu_585       |    0    |    0    |    0    |
|          |          p_shl4_fu_669         |    0    |    0    |    0    |
|          |          p_shl8_fu_722         |    0    |    0    |    0    |
|          |          p_shl9_fu_730         |    0    |    0    |    0    |
|          |       p_shl4_mid1_fu_843       |    0    |    0    |    0    |
|          |        p_shl8_mid_fu_864       |    0    |    0    |    0    |
|          |        p_shl9_mid_fu_872       |    0    |    0    |    0    |
|          |       p_shl8_mid1_fu_1002      |    0    |    0    |    0    |
|          |       p_shl9_mid1_fu_1010      |    0    |    0    |    0    |
|          |   p_shl7_cast_mid2_v_fu_1185   |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       p_shl3_cast_fu_394       |    0    |    0    |    0    |
|          |     p_shl3_cast_mid_fu_503     |    0    |    0    |    0    |
|          |     p_shl3_cast_mid1_fu_593    |    0    |    0    |    0    |
|          |        tmp2_cast_fu_687        |    0    |    0    |    0    |
|          |       p_shl9_cast_fu_738       |    0    |    0    |    0    |
|   sext   |     p_shl9_cast_mid_fu_880     |    0    |    0    |    0    |
|          |      tmp2_cast_mid1_fu_967     |    0    |    0    |    0    |
|          |    p_shl9_cast_mid1_fu_1018    |    0    |    0    |    0    |
|          |        tmp4_cast_fu_1088       |    0    |    0    |    0    |
|          |         xi_cast_fu_1097        |    0    |    0    |    0    |
|          |       tmp_66_cast_fu_1139      |    0    |    0    |    0    |
|          |       tmp_56_cast_fu_1228      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_9_fu_626          |    0    |    0    |    0    |
| bitselect|          tmp_10_fu_696         |    0    |    0    |    0    |
|          |          tmp_11_fu_976         |    0    |    0    |    0    |
|          |         tmp_12_fu_1101         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    5    |   305   |   1593  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|     c1_bias_addr_reg_1280     |    3   |
|  c1_bias_load_mid2_v_reg_1273 |    3   |
|     c1_bias_load_reg_1303     |   32   |
|    c1_weight_addr_reg_1389    |    8   |
|          cin_reg_254          |    1   |
|          cout_reg_198         |    3   |
|  exitcond_flatten10_reg_1334  |    1   |
|   exitcond_flatten9_reg_1268  |    1   |
|   h_cast_mid2_cast_reg_1308   |    6   |
|      h_cast_mid2_reg_1292     |    5   |
|           h_reg_221           |    5   |
|    in_addr41_read_reg_1384    |   32   |
|       in_addr41_reg_1368      |   32   |
|    indvar_flatten6_reg_187    |   13   |
|    indvar_flatten7_reg_209    |   10   |
|    indvar_flatten8_reg_243    |    5   |
|indvar_flatten_next1_4_reg_1404|   10   |
|indvar_flatten_next1_5_reg_1263|   13   |
| indvar_flatten_next1_reg_1338 |    5   |
|  indvar_flatten_next_reg_1379 |    6   |
|     indvar_flatten_reg_265    |    6   |
|     input_buffer1_reg_310     |   32   |
|       or_cond2_reg_1364       |    1   |
|    output_buffer_2_reg_287    |   32   |
|     output_buffer_reg_1394    |   32   |
|       sext_cast_reg_1255      |   33   |
|       tmp6_mid_reg_1329       |    1   |
|      tmp_46_mid2_reg_1298     |   14   |
|   tmp_52_cast_mid2_reg_1343   |    1   |
|   tmp_cast9_mid2_v_reg_1353   |    5   |
|          w_1_reg_1399         |    5   |
|        w_cast3_reg_1314       |   14   |
|        w_cast_reg_1319        |    6   |
|        w_mid2_reg_1285        |    5   |
|           w_reg_232           |    5   |
|          x_1_reg_1374         |    3   |
|        x_mid2_reg_1348        |    3   |
|           x_reg_299           |    3   |
|        y_mid2_reg_1359        |    3   |
|           y_reg_276           |    3   |
|        yi_mid_reg_1324        |    6   |
+-------------------------------+--------+
|             Total             |   407  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_155    |  p0  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_168    |  p0  |   2  |   8  |   16   ||    9    |
| indvar_flatten7_reg_209 |  p0  |   2  |  10  |   20   ||    9    |
| output_buffer_2_reg_287 |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_321       |  p0  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   170  ||  8.845  ||    45   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   305  |  1593  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   407  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    8   |   712  |  1638  |
+-----------+--------+--------+--------+--------+
