
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 134563
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2321.793 ; gain = 0.000 ; free physical = 668 ; free virtual = 3713
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/top.v:2]
INFO: [Synth 8-6157] synthesizing module 'echoProgram' [/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/top.v:19]
INFO: [Synth 8-6157] synthesizing module 'uart_RX' [/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/uart.v:55]
INFO: [Synth 8-6157] synthesizing module 'baudrate_generator' [/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/uart.v:112]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_generator' (1#1) [/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/uart.v:112]
INFO: [Synth 8-6157] synthesizing module 'Receiver' [/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/uart.v:268]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/uart.v:313]
INFO: [Synth 8-6155] done synthesizing module 'Receiver' (2#1) [/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/uart.v:268]
INFO: [Synth 8-6155] done synthesizing module 'uart_RX' (3#1) [/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/uart.v:55]
INFO: [Synth 8-6157] synthesizing module 'uart_TX' [/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/uart.v:83]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/uart.v:186]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (4#1) [/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/uart.v:186]
INFO: [Synth 8-6155] done synthesizing module 'uart_TX' (5#1) [/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/uart.v:83]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/top.v:45]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/yonn/vivado_project/20240517_UART/20240517_UART.runs/synth_1/.Xil/Vivado-134524-DESKTOP-7CFQ9ND/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (6#1) [/home/yonn/vivado_project/20240517_UART/20240517_UART.runs/synth_1/.Xil/Vivado-134524-DESKTOP-7CFQ9ND/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_ila'. This will prevent further optimization [/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/top.v:45]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_UART_RX'. This will prevent further optimization [/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/top.v:28]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_UART_TX'. This will prevent further optimization [/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/top.v:36]
INFO: [Synth 8-6155] done synthesizing module 'echoProgram' (7#1) [/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/top.v:19]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/top.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2321.793 ; gain = 0.000 ; free physical = 649 ; free virtual = 3694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2321.793 ; gain = 0.000 ; free physical = 1335 ; free virtual = 4380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2321.793 ; gain = 0.000 ; free physical = 1335 ; free virtual = 4380
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2321.793 ; gain = 0.000 ; free physical = 1392 ; free virtual = 4437
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yonn/vivado_project/20240517_UART/20240517_UART.gen/sources_1/ip/ila_0_1/ila_0/ila_0_in_context.xdc] for cell 'U_echoProgram/U_ila'
Finished Parsing XDC File [/home/yonn/vivado_project/20240517_UART/20240517_UART.gen/sources_1/ip/ila_0_1/ila_0/ila_0_in_context.xdc] for cell 'U_echoProgram/U_ila'
Parsing XDC File [/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2385.789 ; gain = 0.000 ; free physical = 1228 ; free virtual = 4274
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2385.789 ; gain = 0.000 ; free physical = 1228 ; free virtual = 4274
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2385.789 ; gain = 63.996 ; free physical = 1366 ; free virtual = 4412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2385.789 ; gain = 63.996 ; free physical = 1366 ; free virtual = 4412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U_echoProgram/U_ila. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2385.789 ; gain = 63.996 ; free physical = 1366 ; free virtual = 4412
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Receiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    DATA |                               01 |                               01
                    STOP |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               11
                    STOP |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2385.789 ; gain = 63.996 ; free physical = 1234 ; free virtual = 4280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   14 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2385.789 ; gain = 63.996 ; free physical = 1343 ; free virtual = 4393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2385.789 ; gain = 63.996 ; free physical = 1220 ; free virtual = 4269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2385.789 ; gain = 63.996 ; free physical = 1220 ; free virtual = 4270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2385.789 ; gain = 63.996 ; free physical = 1221 ; free virtual = 4271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2385.789 ; gain = 63.996 ; free physical = 1221 ; free virtual = 4271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2385.789 ; gain = 63.996 ; free physical = 1221 ; free virtual = 4271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2385.789 ; gain = 63.996 ; free physical = 1221 ; free virtual = 4271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2385.789 ; gain = 63.996 ; free physical = 1221 ; free virtual = 4271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2385.789 ; gain = 63.996 ; free physical = 1221 ; free virtual = 4271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2385.789 ; gain = 63.996 ; free physical = 1221 ; free virtual = 4271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |ila    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     8|
|4     |LUT1   |     4|
|5     |LUT2   |    29|
|6     |LUT3   |    12|
|7     |LUT4   |     5|
|8     |LUT5   |     4|
|9     |LUT6   |    15|
|10    |FDCE   |    57|
|11    |FDPE   |     1|
|12    |IBUF   |     3|
|13    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2385.789 ; gain = 63.996 ; free physical = 1221 ; free virtual = 4271
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2385.789 ; gain = 0.000 ; free physical = 1272 ; free virtual = 4321
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2385.789 ; gain = 63.996 ; free physical = 1272 ; free virtual = 4321
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2385.789 ; gain = 0.000 ; free physical = 1361 ; free virtual = 4410
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2385.789 ; gain = 0.000 ; free physical = 1310 ; free virtual = 4360
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2385.789 ; gain = 64.031 ; free physical = 1369 ; free virtual = 4419
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/yonn/vivado_project/20240517_UART/20240517_UART.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 19 14:59:01 2024...
