#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002302dff3e60 .scope module, "CPU_testbench" "CPU_testbench" 2 1;
 .timescale 0 0;
v000002302e391ed0_0 .var "clk", 0 0;
v000002302e390c10_0 .net "o_led", 5 0, v000002302e391cf0_0;  1 drivers
v000002302e391110_0 .var "reset", 0 0;
S_000002302dfa9620 .scope module, "CPU" "CPU" 2 15, 3 1 0, S_000002302dff3e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 6 "o_led";
P_000002302dfe9850 .param/l "LED_ADDRESS" 1 3 293, C4<00000000000000000000000001111010>;
L_000002302dfd8e20 .functor OR 1, L_000002302e392150, L_000002302e390fd0, C4<0>, C4<0>;
L_000002302dfd8aa0 .functor OR 1, L_000002302dfd8e20, L_000002302e391890, C4<0>, C4<0>;
L_000002302e3f10b0 .functor AND 1, v000002302e01afa0_0, L_000002302e3f32f0, C4<1>, C4<1>;
v000002302e01ba40_0 .var "Ex_Mem_ALU_Result", 31 0;
v000002302e01aa00_0 .var "Ex_Mem_Mem_Read", 0 0;
v000002302e01afa0_0 .var "Ex_Mem_Mem_Write", 0 0;
v000002302e01a6e0_0 .var "Ex_Mem_Mem_to_Reg", 0 0;
v000002302e01a780_0 .var "Ex_Mem_Reg_Write", 0 0;
v000002302e01b9a0_0 .var "Ex_Mem_rd_index", 4 0;
v000002302e01b040_0 .var "Ex_Mem_rs2_data", 31 0;
v000002302e01a820_0 .var "ID_Ex_ALU_Control", 3 0;
v000002302e01abe0_0 .var "ID_Ex_ALU_Src", 0 0;
v000002302e01bcc0_0 .var "ID_Ex_ALU_Src_A", 0 0;
v000002302e01b0e0_0 .var "ID_Ex_Is_Link", 0 0;
v000002302e01bd60_0 .var "ID_Ex_Mem_Read", 0 0;
v000002302e01b400_0 .var "ID_Ex_Mem_Write", 0 0;
v000002302e01bb80_0 .var "ID_Ex_Mem_to_Reg", 0 0;
v000002302e01b4a0_0 .var "ID_Ex_PC", 31 0;
v000002302e01b5e0_0 .var "ID_Ex_Reg_Write", 0 0;
v000002302e01be00_0 .var "ID_Ex_imm", 31 0;
v000002302e01bea0_0 .var "ID_Ex_rd_index", 4 0;
v000002302e01dd70_0 .var "ID_Ex_rs1_data", 31 0;
v000002302e01d910_0 .var "ID_Ex_rs1_index", 4 0;
v000002302e01cab0_0 .var "ID_Ex_rs2_data", 31 0;
v000002302e01de10_0 .var "ID_Ex_rs2_index", 4 0;
v000002302e01dcd0_0 .var "IF_ID_Instruction", 31 0;
v000002302e01cbf0_0 .var "IF_ID_PC", 31 0;
v000002302e01deb0_0 .var "Mem_WB_ALU_Result", 31 0;
v000002302e01df50_0 .var "Mem_WB_Mem_to_Reg", 0 0;
v000002302e01c470_0 .var "Mem_WB_Read_Data", 31 0;
v000002302e01cc90_0 .var "Mem_WB_Reg_Write", 0 0;
v000002302e01c790_0 .var "Mem_WB_rd_index", 4 0;
v000002302e01db90_0 .net *"_ivl_11", 0 0, L_000002302dfd8e20;  1 drivers
L_000002302e396ac0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000002302e01d870_0 .net/2u *"_ivl_12", 6 0, L_000002302e396ac0;  1 drivers
v000002302e01d4b0_0 .net *"_ivl_14", 0 0, L_000002302e391890;  1 drivers
L_000002302e396a30 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000002302e01c5b0_0 .net/2u *"_ivl_2", 6 0, L_000002302e396a30;  1 drivers
L_000002302e396c70 .functor BUFT 1, C4<00000000000000000000000001111010>, C4<0>, C4<0>, C4<0>;
v000002302e01dff0_0 .net/2u *"_ivl_24", 31 0, L_000002302e396c70;  1 drivers
v000002302e01e090_0 .net *"_ivl_29", 0 0, L_000002302e3f32f0;  1 drivers
v000002302e01c510_0 .net *"_ivl_4", 0 0, L_000002302e392150;  1 drivers
L_000002302e396a78 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000002302e01d550_0 .net/2u *"_ivl_6", 6 0, L_000002302e396a78;  1 drivers
v000002302e01d410_0 .net *"_ivl_8", 0 0, L_000002302e390fd0;  1 drivers
v000002302e01c6f0_0 .net "alu_control", 3 0, v000002302dfd5de0_0;  1 drivers
v000002302e01da50_0 .var "alu_input1", 31 0;
v000002302e01cd30_0 .var "alu_input2", 31 0;
v000002302e01d0f0_0 .net "alu_result", 31 0, v000002302dfd4580_0;  1 drivers
v000002302e01d5f0_0 .var "alu_src_a_ctrl", 1 0;
v000002302e01e270_0 .var "alu_src_ctrl", 0 0;
v000002302e01c3d0_0 .var "branch_op1", 31 0;
v000002302e01cdd0_0 .var "branch_op2", 31 0;
v000002302e01d690_0 .var "branch_taken", 0 0;
v000002302e01e130_0 .net "clk", 0 0, v000002302e391ed0_0;  1 drivers
v000002302e01d7d0_0 .net "current_pc", 31 0, v000002302e01b680_0;  1 drivers
v000002302e01ce70_0 .net "dmem_write_enable", 0 0, L_000002302e3f10b0;  1 drivers
v000002302e01e1d0_0 .var "forward_a", 1 0;
v000002302e01cf10_0 .var "forward_b", 1 0;
v000002302e01d730_0 .var "forwarded_rs1_data", 31 0;
v000002302e01c650_0 .var "forwarded_rs2_data", 31 0;
v000002302e01cfb0_0 .net "funct3", 2 0, L_000002302e3923d0;  1 drivers
v000002302e01c830_0 .net "funct7", 6 0, L_000002302e390ad0;  1 drivers
v000002302e01d9b0_0 .net "imm", 31 0, v000002302e018630_0;  1 drivers
v000002302e01c8d0_0 .net "instruction", 31 0, L_000002302dfd88e0;  1 drivers
v000002302e01ca10_0 .net "is_branch_instruction", 0 0, L_000002302dfd8aa0;  1 drivers
v000002302e01cb50_0 .net "is_equal", 0 0, L_000002302e3f2170;  1 drivers
v000002302e01daf0_0 .net "is_led_access", 0 0, L_000002302e3f2350;  1 drivers
v000002302e01c970_0 .net "is_less_signed", 0 0, L_000002302e3f2e90;  1 drivers
v000002302e01dc30_0 .net "is_less_unsigned", 0 0, L_000002302e3f1a90;  1 drivers
v000002302e01d050_0 .var "is_link_control", 0 0;
v000002302e01d190_0 .net "mem_read_data", 31 0, L_000002302e3f2ad0;  1 drivers
v000002302e01d230_0 .var "mem_to_reg_ctrl", 0 0;
v000002302e01d2d0_0 .var "next_pc", 31 0;
v000002302e01d370_0 .var "next_pc_final", 31 0;
v000002302e391cf0_0 .var "o_led", 5 0;
v000002302e3911b0_0 .net "opcode", 6 0, L_000002302e392470;  1 drivers
v000002302e390e90_0 .var "pc_branch", 31 0;
v000002302e392790_0 .var "pc_plus_4", 31 0;
v000002302e391430_0 .net "rd", 4 0, L_000002302e390a30;  1 drivers
v000002302e392010_0 .net "reg_read_data1", 31 0, L_000002302e391570;  1 drivers
v000002302e3914d0_0 .net "reg_read_data2", 31 0, L_000002302e3920b0;  1 drivers
v000002302e390990_0 .var "reg_write_ctrl", 0 0;
v000002302e391e30_0 .var "reg_write_data", 31 0;
v000002302e390cb0_0 .net "reset", 0 0, v000002302e391110_0;  1 drivers
v000002302e390f30_0 .net "rs1", 4 0, L_000002302e3919d0;  1 drivers
v000002302e3916b0_0 .net "rs2", 4 0, L_000002302e392330;  1 drivers
v000002302e391930_0 .net "stall", 0 0, L_000002302e3f1660;  1 drivers
E_000002302dfe8ad0 .event anyedge, v000002302e01df50_0, v000002302e01c470_0, v000002302e01deb0_0;
E_000002302dfe8cd0/0 .event anyedge, v000002302e01e1d0_0, v000002302e01dd70_0, v000002302dfd4300_0, v000002302e01aaa0_0;
E_000002302dfe8cd0/1 .event anyedge, v000002302e01cf10_0, v000002302e01cab0_0, v000002302e01bcc0_0, v000002302e01d730_0;
E_000002302dfe8cd0/2 .event anyedge, v000002302e01b4a0_0, v000002302e01abe0_0, v000002302e01be00_0, v000002302e01c650_0;
E_000002302dfe8cd0 .event/or E_000002302dfe8cd0/0, E_000002302dfe8cd0/1, E_000002302dfe8cd0/2;
E_000002302dfe8f10/0 .event anyedge, v000002302e019d50_0, v000002302e019990_0, v000002302e01d910_0, v000002302e01a500_0;
E_000002302dfe8f10/1 .event anyedge, v000002302e01a8c0_0, v000002302e01de10_0;
E_000002302dfe8f10 .event/or E_000002302dfe8f10/0, E_000002302dfe8f10/1;
E_000002302dfe9050/0 .event anyedge, v000002302e019350_0, v000002302dfd5c00_0, v000002302e01cbf0_0, v000002302e018630_0;
E_000002302dfe9050/1 .event anyedge, v000002302e01c3d0_0, v000002302dfd5a20_0, v000002302e01cb50_0, v000002302e01c970_0;
E_000002302dfe9050/2 .event anyedge, v000002302e01dc30_0, v000002302e01d690_0, v000002302e390e90_0, v000002302e392790_0;
E_000002302dfe9050 .event/or E_000002302dfe9050/0, E_000002302dfe9050/1, E_000002302dfe9050/2;
E_000002302dfe9790/0 .event anyedge, v000002302e019530_0, v000002302e019710_0, v000002302e018950_0, v000002302dfd4580_0;
E_000002302dfe9790/1 .event anyedge, v000002302e019d50_0, v000002302e019990_0, v000002302dfd4300_0, v000002302e01a3c0_0;
E_000002302dfe9790/2 .event anyedge, v000002302e019850_0, v000002302e01adc0_0;
E_000002302dfe9790 .event/or E_000002302dfe9790/0, E_000002302dfe9790/1, E_000002302dfe9790/2;
E_000002302dfe9090 .event anyedge, v000002302dfd5c00_0;
E_000002302dfe8b10 .event anyedge, v000002302e0197b0_0, v000002302e019350_0, v000002302e01d2d0_0;
L_000002302e391f70 .reduce/nor L_000002302e3f1660;
L_000002302e392150 .cmp/eq 7, L_000002302e392470, L_000002302e396a30;
L_000002302e390fd0 .cmp/eq 7, L_000002302e392470, L_000002302e396a78;
L_000002302e391890 .cmp/eq 7, L_000002302e392470, L_000002302e396ac0;
L_000002302e3f2170 .cmp/eq 32, v000002302e01c3d0_0, v000002302e01cdd0_0;
L_000002302e3f2e90 .cmp/gt.s 32, v000002302e01cdd0_0, v000002302e01c3d0_0;
L_000002302e3f1a90 .cmp/gt 32, v000002302e01cdd0_0, v000002302e01c3d0_0;
L_000002302e3f2350 .cmp/eq 32, v000002302e01ba40_0, L_000002302e396c70;
L_000002302e3f32f0 .reduce/nor L_000002302e3f2350;
S_000002302dfa97b0 .scope module, "ALU" "ALU" 3 276, 4 1 0, S_000002302dfa9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "operand1";
    .port_info 2 /INPUT 32 "operand2";
    .port_info 3 /INPUT 4 "alu_control";
    .port_info 4 /OUTPUT 32 "alu_result";
v000002302dfd57a0_0 .net "alu_control", 3 0, v000002302e01a820_0;  1 drivers
v000002302dfd4580_0 .var "alu_result", 31 0;
v000002302dfd4800_0 .net "clk", 0 0, v000002302e391ed0_0;  alias, 1 drivers
v000002302dfd48a0_0 .net "operand1", 31 0, v000002302e01da50_0;  1 drivers
v000002302dfd5200_0 .net "operand2", 31 0, v000002302e01cd30_0;  1 drivers
E_000002302dfe9910 .event anyedge, v000002302dfd57a0_0, v000002302dfd48a0_0, v000002302dfd5200_0;
S_000002302dfadd20 .scope module, "ALUControl" "ALUControl" 3 71, 5 1 0, S_000002302dfa9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /OUTPUT 4 "alu_control";
v000002302dfd5de0_0 .var "alu_control", 3 0;
v000002302dfd5e80_0 .net "clk", 0 0, v000002302e391ed0_0;  alias, 1 drivers
v000002302dfd5a20_0 .net "funct3", 2 0, L_000002302e3923d0;  alias, 1 drivers
v000002302dfd53e0_0 .net "funct7", 6 0, L_000002302e390ad0;  alias, 1 drivers
v000002302dfd5c00_0 .net "opcode", 6 0, L_000002302e392470;  alias, 1 drivers
E_000002302dfe9390 .event anyedge, v000002302dfd5c00_0, v000002302dfd5a20_0, v000002302dfd53e0_0;
S_000002302dfadeb0 .scope module, "DMem" "DMem" 3 298, 6 1 0, S_000002302dfa9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /OUTPUT 32 "read_data";
v000002302dfd4a80_0 .net *"_ivl_0", 31 0, L_000002302e3f2c10;  1 drivers
v000002302dfd4d00_0 .net *"_ivl_3", 11 0, L_000002302e3f37f0;  1 drivers
v000002302dfd5ca0_0 .net *"_ivl_4", 13 0, L_000002302e3f3430;  1 drivers
L_000002302e396cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002302dfd5fc0_0 .net *"_ivl_7", 1 0, L_000002302e396cb8;  1 drivers
L_000002302e396d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002302dfd6060_0 .net/2u *"_ivl_8", 31 0, L_000002302e396d00;  1 drivers
v000002302dfd4300_0 .net "addr", 31 0, v000002302e01ba40_0;  1 drivers
v000002302dfd4da0_0 .net "clk", 0 0, v000002302e391ed0_0;  alias, 1 drivers
v000002302dfd4e40_0 .net "mem_read", 0 0, v000002302e01aa00_0;  1 drivers
v000002302dfd4ee0_0 .net "mem_write", 0 0, L_000002302e3f10b0;  alias, 1 drivers
v000002302dfd4f80 .array "memory", 4095 0, 31 0;
v000002302dfd5020_0 .net "read_data", 31 0, L_000002302e3f2ad0;  alias, 1 drivers
v000002302dfd50c0_0 .net "write_data", 31 0, v000002302e01b040_0;  1 drivers
E_000002302dfe9410 .event posedge, v000002302dfd4800_0;
L_000002302e3f2c10 .array/port v000002302dfd4f80, L_000002302e3f3430;
L_000002302e3f37f0 .part v000002302e01ba40_0, 2, 12;
L_000002302e3f3430 .concat [ 12 2 0 0], L_000002302e3f37f0, L_000002302e396cb8;
L_000002302e3f2ad0 .functor MUXZ 32, L_000002302e396d00, L_000002302e3f2c10, v000002302e01aa00_0, C4<>;
S_000002302dfbd7e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 14, 6 14 0, S_000002302dfadeb0;
 .timescale 0 0;
v000002302dfd49e0_0 .var/i "i", 31 0;
S_000002302dfbd970 .scope module, "Decoder" "Decoder" 3 59, 7 1 0, S_000002302dfa9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "imm";
    .port_info 3 /OUTPUT 7 "funct7";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 5 "rs1";
    .port_info 6 /OUTPUT 3 "funct3";
    .port_info 7 /OUTPUT 5 "rd";
    .port_info 8 /OUTPUT 7 "opcode";
v000002302dfd55c0_0 .net "clk", 0 0, v000002302e391ed0_0;  alias, 1 drivers
v000002302dfd5660_0 .net "funct3", 2 0, L_000002302e3923d0;  alias, 1 drivers
v000002302dfcd530_0 .net "funct7", 6 0, L_000002302e390ad0;  alias, 1 drivers
v000002302e018630_0 .var "imm", 31 0;
v000002302e018ef0_0 .net "instruction", 31 0, v000002302e01dcd0_0;  1 drivers
v000002302e019170_0 .net "opcode", 6 0, L_000002302e392470;  alias, 1 drivers
v000002302e019cb0_0 .net "rd", 4 0, L_000002302e390a30;  alias, 1 drivers
v000002302e018950_0 .net "rs1", 4 0, L_000002302e3919d0;  alias, 1 drivers
v000002302e019850_0 .net "rs2", 4 0, L_000002302e392330;  alias, 1 drivers
E_000002302dfe93d0 .event anyedge, v000002302dfd5c00_0, v000002302e018ef0_0;
L_000002302e390ad0 .part v000002302e01dcd0_0, 25, 7;
L_000002302e392330 .part v000002302e01dcd0_0, 20, 5;
L_000002302e3919d0 .part v000002302e01dcd0_0, 15, 5;
L_000002302e3923d0 .part v000002302e01dcd0_0, 12, 3;
L_000002302e390a30 .part v000002302e01dcd0_0, 7, 5;
L_000002302e392470 .part v000002302e01dcd0_0, 0, 7;
S_000002302dfb6c50 .scope module, "HazardDetectionUnit" "HazardDetectionUnit" 3 94, 8 1 0, S_000002302dfa9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ID_Ex_Mem_Read";
    .port_info 1 /INPUT 1 "Ex_Mem_Mem_Read";
    .port_info 2 /INPUT 5 "ID_Ex_rd";
    .port_info 3 /INPUT 5 "IF_Id_rs1";
    .port_info 4 /INPUT 5 "IF_Id_rs2";
    .port_info 5 /INPUT 1 "is_branch";
    .port_info 6 /INPUT 1 "ID_Ex_Reg_Write";
    .port_info 7 /INPUT 1 "Ex_Mem_Reg_Write";
    .port_info 8 /INPUT 5 "Ex_Mem_rd";
    .port_info 9 /OUTPUT 1 "stall";
L_000002302dfd8b10 .functor AND 1, v000002302e01bd60_0, L_000002302e391070, C4<1>, C4<1>;
L_000002302dfd82c0 .functor OR 1, L_000002302e391610, L_000002302e391b10, C4<0>, C4<0>;
L_000002302dfd8b80 .functor AND 1, L_000002302dfd8b10, L_000002302dfd82c0, C4<1>, C4<1>;
L_000002302dfd8bf0 .functor AND 1, v000002302e01bd60_0, L_000002302e391bb0, C4<1>, C4<1>;
L_000002302dfd8cd0 .functor OR 1, L_000002302e3926f0, L_000002302e392650, C4<0>, C4<0>;
L_000002302dfd8e90 .functor AND 1, L_000002302dfd8bf0, L_000002302dfd8cd0, C4<1>, C4<1>;
L_000002302dfd90c0 .functor AND 1, v000002302e01aa00_0, L_000002302e3912f0, C4<1>, C4<1>;
L_000002302dfbc820 .functor OR 1, L_000002302e391390, L_000002302e391c50, C4<0>, C4<0>;
L_000002302e3f1430 .functor AND 1, L_000002302dfd90c0, L_000002302dfbc820, C4<1>, C4<1>;
L_000002302e3f1040 .functor OR 1, L_000002302dfd8e90, L_000002302e3f1430, C4<0>, C4<0>;
L_000002302e3f0fd0 .functor AND 1, L_000002302dfd8aa0, L_000002302e3f1040, C4<1>, C4<1>;
L_000002302e3f1660 .functor OR 1, L_000002302dfd8b80, L_000002302e3f0fd0, C4<0>, C4<0>;
v000002302e0193f0_0 .net "Ex_Mem_Mem_Read", 0 0, v000002302e01aa00_0;  alias, 1 drivers
v000002302e019d50_0 .net "Ex_Mem_Reg_Write", 0 0, v000002302e01a780_0;  1 drivers
v000002302e019990_0 .net "Ex_Mem_rd", 4 0, v000002302e01b9a0_0;  1 drivers
v000002302e01a250_0 .net "ID_Ex_Mem_Read", 0 0, v000002302e01bd60_0;  1 drivers
v000002302e019530_0 .net "ID_Ex_Reg_Write", 0 0, v000002302e01b5e0_0;  1 drivers
v000002302e019710_0 .net "ID_Ex_rd", 4 0, v000002302e01bea0_0;  1 drivers
v000002302e019030_0 .net "IF_Id_rs1", 4 0, L_000002302e3919d0;  alias, 1 drivers
v000002302e0186d0_0 .net "IF_Id_rs2", 4 0, L_000002302e392330;  alias, 1 drivers
L_000002302e396b08 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002302e0189f0_0 .net/2u *"_ivl_0", 4 0, L_000002302e396b08;  1 drivers
v000002302e0195d0_0 .net *"_ivl_11", 0 0, L_000002302dfd82c0;  1 drivers
v000002302e019fd0_0 .net *"_ivl_14", 31 0, L_000002302e3921f0;  1 drivers
L_000002302e396b50 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002302e019df0_0 .net *"_ivl_17", 26 0, L_000002302e396b50;  1 drivers
L_000002302e396b98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002302e018a90_0 .net/2u *"_ivl_18", 31 0, L_000002302e396b98;  1 drivers
v000002302e019490_0 .net *"_ivl_2", 0 0, L_000002302e391070;  1 drivers
v000002302e018590_0 .net *"_ivl_20", 0 0, L_000002302e391bb0;  1 drivers
v000002302e018770_0 .net *"_ivl_23", 0 0, L_000002302dfd8bf0;  1 drivers
v000002302e018b30_0 .net *"_ivl_24", 0 0, L_000002302e3926f0;  1 drivers
v000002302e019f30_0 .net *"_ivl_26", 0 0, L_000002302e392650;  1 drivers
v000002302e0198f0_0 .net *"_ivl_29", 0 0, L_000002302dfd8cd0;  1 drivers
v000002302e019670_0 .net *"_ivl_31", 0 0, L_000002302dfd8e90;  1 drivers
v000002302e01a1b0_0 .net *"_ivl_32", 31 0, L_000002302e391250;  1 drivers
L_000002302e396be0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002302e018f90_0 .net *"_ivl_35", 26 0, L_000002302e396be0;  1 drivers
L_000002302e396c28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002302e018810_0 .net/2u *"_ivl_36", 31 0, L_000002302e396c28;  1 drivers
v000002302e0188b0_0 .net *"_ivl_38", 0 0, L_000002302e3912f0;  1 drivers
v000002302e019b70_0 .net *"_ivl_41", 0 0, L_000002302dfd90c0;  1 drivers
v000002302e018bd0_0 .net *"_ivl_42", 0 0, L_000002302e391390;  1 drivers
v000002302e019a30_0 .net *"_ivl_44", 0 0, L_000002302e391c50;  1 drivers
v000002302e019ad0_0 .net *"_ivl_47", 0 0, L_000002302dfbc820;  1 drivers
v000002302e018c70_0 .net *"_ivl_49", 0 0, L_000002302e3f1430;  1 drivers
v000002302e018d10_0 .net *"_ivl_5", 0 0, L_000002302dfd8b10;  1 drivers
v000002302e018db0_0 .net *"_ivl_51", 0 0, L_000002302e3f1040;  1 drivers
v000002302e019e90_0 .net *"_ivl_6", 0 0, L_000002302e391610;  1 drivers
v000002302e019c10_0 .net *"_ivl_8", 0 0, L_000002302e391b10;  1 drivers
v000002302e018e50_0 .net "branch_data_hazard", 0 0, L_000002302e3f0fd0;  1 drivers
v000002302e01a070_0 .net "is_branch", 0 0, L_000002302dfd8aa0;  alias, 1 drivers
v000002302e0190d0_0 .net "load_use_hazard", 0 0, L_000002302dfd8b80;  1 drivers
v000002302e0197b0_0 .net "stall", 0 0, L_000002302e3f1660;  alias, 1 drivers
L_000002302e391070 .cmp/ne 5, v000002302e01bea0_0, L_000002302e396b08;
L_000002302e391610 .cmp/eq 5, v000002302e01bea0_0, L_000002302e3919d0;
L_000002302e391b10 .cmp/eq 5, v000002302e01bea0_0, L_000002302e392330;
L_000002302e3921f0 .concat [ 5 27 0 0], v000002302e01bea0_0, L_000002302e396b50;
L_000002302e391bb0 .cmp/ne 32, L_000002302e3921f0, L_000002302e396b98;
L_000002302e3926f0 .cmp/eq 5, v000002302e01bea0_0, L_000002302e3919d0;
L_000002302e392650 .cmp/eq 5, v000002302e01bea0_0, L_000002302e392330;
L_000002302e391250 .concat [ 5 27 0 0], v000002302e01b9a0_0, L_000002302e396be0;
L_000002302e3912f0 .cmp/ne 32, L_000002302e391250, L_000002302e396c28;
L_000002302e391390 .cmp/eq 5, v000002302e01b9a0_0, L_000002302e3919d0;
L_000002302e391c50 .cmp/eq 5, v000002302e01b9a0_0, L_000002302e392330;
S_000002302dfb4680 .scope module, "IMem" "IMem" 3 35, 9 1 0, S_000002302dfa9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "instruction";
L_000002302dfd88e0 .functor BUFZ 32, L_000002302e392290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002302e019210_0 .net *"_ivl_0", 31 0, L_000002302e392290;  1 drivers
v000002302e01a110_0 .net *"_ivl_3", 11 0, L_000002302e391750;  1 drivers
v000002302e0183b0_0 .net *"_ivl_4", 13 0, L_000002302e3908f0;  1 drivers
L_000002302e3968c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002302e0192b0_0 .net *"_ivl_7", 1 0, L_000002302e3968c8;  1 drivers
v000002302e019350_0 .net "addr", 31 0, v000002302e01b680_0;  alias, 1 drivers
v000002302e018450_0 .net "clk", 0 0, v000002302e391ed0_0;  alias, 1 drivers
v000002302e0184f0_0 .net "instruction", 31 0, L_000002302dfd88e0;  alias, 1 drivers
v000002302e01bc20 .array "memory", 4095 0, 31 0;
L_000002302e392290 .array/port v000002302e01bc20, L_000002302e3908f0;
L_000002302e391750 .part v000002302e01b680_0, 2, 12;
L_000002302e3908f0 .concat [ 12 2 0 0], L_000002302e391750, L_000002302e3968c8;
S_000002302dfb4810 .scope module, "PC" "PC" 3 17, 10 1 0, S_000002302dfa9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "pc_out";
v000002302e01a5a0_0 .net "clk", 0 0, v000002302e391ed0_0;  alias, 1 drivers
v000002302e01ae60_0 .net "pc_in", 31 0, v000002302e01d370_0;  1 drivers
v000002302e01b680_0 .var "pc_out", 31 0;
v000002302e01b360_0 .net "reset", 0 0, v000002302e391110_0;  alias, 1 drivers
v000002302e01b720_0 .net "write_enable", 0 0, L_000002302e391f70;  1 drivers
E_000002302dfe5c90/0 .event negedge, v000002302e01b360_0;
E_000002302dfe5c90/1 .event posedge, v000002302dfd4800_0;
E_000002302dfe5c90 .event/or E_000002302dfe5c90/0, E_000002302dfe5c90/1;
S_000002302df66b10 .scope module, "RegisterFile" "RegisterFile" 3 80, 11 1 0, S_000002302dfa9620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_reg1";
    .port_info 2 /INPUT 5 "read_reg2";
    .port_info 3 /INPUT 5 "write_reg";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_000002302dfd8870 .functor AND 1, v000002302e01cc90_0, L_000002302e390b70, C4<1>, C4<1>;
L_000002302dfd85d0 .functor AND 1, L_000002302dfd8870, L_000002302e391d90, C4<1>, C4<1>;
L_000002302dfd8f70 .functor AND 1, v000002302e01cc90_0, L_000002302e391a70, C4<1>, C4<1>;
L_000002302dfd8a30 .functor AND 1, L_000002302dfd8f70, L_000002302e390d50, C4<1>, C4<1>;
L_000002302e396910 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002302e01bfe0_0 .net/2u *"_ivl_0", 4 0, L_000002302e396910;  1 drivers
v000002302e01c120_0 .net *"_ivl_10", 31 0, L_000002302e3917f0;  1 drivers
v000002302e01ac80_0 .net *"_ivl_12", 6 0, L_000002302e392510;  1 drivers
L_000002302e396958 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002302e01c080_0 .net *"_ivl_15", 1 0, L_000002302e396958;  1 drivers
L_000002302e3969a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002302e01af00_0 .net/2u *"_ivl_18", 4 0, L_000002302e3969a0;  1 drivers
v000002302e01ad20_0 .net *"_ivl_2", 0 0, L_000002302e390b70;  1 drivers
v000002302e01b540_0 .net *"_ivl_20", 0 0, L_000002302e391a70;  1 drivers
v000002302e01a960_0 .net *"_ivl_23", 0 0, L_000002302dfd8f70;  1 drivers
v000002302e01b900_0 .net *"_ivl_24", 0 0, L_000002302e390d50;  1 drivers
v000002302e01b7c0_0 .net *"_ivl_27", 0 0, L_000002302dfd8a30;  1 drivers
v000002302e01c1c0_0 .net *"_ivl_28", 31 0, L_000002302e3925b0;  1 drivers
v000002302e01b180_0 .net *"_ivl_30", 6 0, L_000002302e390df0;  1 drivers
L_000002302e3969e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002302e01bf40_0 .net *"_ivl_33", 1 0, L_000002302e3969e8;  1 drivers
v000002302e01b220_0 .net *"_ivl_5", 0 0, L_000002302dfd8870;  1 drivers
v000002302e01b860_0 .net *"_ivl_6", 0 0, L_000002302e391d90;  1 drivers
v000002302e01a640_0 .net *"_ivl_9", 0 0, L_000002302dfd85d0;  1 drivers
v000002302e01c260_0 .net "clk", 0 0, v000002302e391ed0_0;  alias, 1 drivers
v000002302e01ab40_0 .var/i "i", 31 0;
v000002302e01a3c0_0 .net "read_data1", 31 0, L_000002302e391570;  alias, 1 drivers
v000002302e01adc0_0 .net "read_data2", 31 0, L_000002302e3920b0;  alias, 1 drivers
v000002302e01bae0_0 .net "read_reg1", 4 0, L_000002302e3919d0;  alias, 1 drivers
v000002302e01a460_0 .net "read_reg2", 4 0, L_000002302e392330;  alias, 1 drivers
v000002302e01a500_0 .net "reg_write", 0 0, v000002302e01cc90_0;  1 drivers
v000002302e01b2c0 .array "register", 31 0, 31 0;
v000002302e01aaa0_0 .net "write_data", 31 0, v000002302e391e30_0;  1 drivers
v000002302e01a8c0_0 .net "write_reg", 4 0, v000002302e01c790_0;  1 drivers
L_000002302e390b70 .cmp/ne 5, v000002302e01c790_0, L_000002302e396910;
L_000002302e391d90 .cmp/eq 5, v000002302e01c790_0, L_000002302e3919d0;
L_000002302e3917f0 .array/port v000002302e01b2c0, L_000002302e392510;
L_000002302e392510 .concat [ 5 2 0 0], L_000002302e3919d0, L_000002302e396958;
L_000002302e391570 .functor MUXZ 32, L_000002302e3917f0, v000002302e391e30_0, L_000002302dfd85d0, C4<>;
L_000002302e391a70 .cmp/ne 5, v000002302e01c790_0, L_000002302e3969a0;
L_000002302e390d50 .cmp/eq 5, v000002302e01c790_0, L_000002302e392330;
L_000002302e3925b0 .array/port v000002302e01b2c0, L_000002302e390df0;
L_000002302e390df0 .concat [ 5 2 0 0], L_000002302e392330, L_000002302e3969e8;
L_000002302e3920b0 .functor MUXZ 32, L_000002302e3925b0, v000002302e391e30_0, L_000002302dfd8a30, C4<>;
    .scope S_000002302dfb4810;
T_0 ;
    %wait E_000002302dfe5c90;
    %load/vec4 v000002302e01b360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002302e01b680_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002302e01ae60_0;
    %assign/vec4 v000002302e01b680_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002302dfb4680;
T_1 ;
    %vpi_call 9 11 "$readmemh", "program/hex/led.hex", v000002302e01bc20 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002302dfbd970;
T_2 ;
    %wait E_000002302dfe93d0;
    %load/vec4 v000002302e019170_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %load/vec4 v000002302e018ef0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002302e018ef0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002302e018630_0, 0, 32;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v000002302e018ef0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002302e018ef0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002302e018ef0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002302e018630_0, 0, 32;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v000002302e018ef0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002302e018ef0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002302e018ef0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002302e018ef0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002302e018ef0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v000002302e018630_0, 0, 32;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v000002302e018ef0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000002302e018ef0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002302e018ef0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002302e018ef0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002302e018ef0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v000002302e018630_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v000002302e018ef0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002302e018630_0, 0, 32;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v000002302e018ef0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002302e018630_0, 0, 32;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002302dfadd20;
T_3 ;
    %wait E_000002302dfe9390;
    %load/vec4 v000002302dfd5c00_0;
    %cmpi/e 3, 0, 7;
    %jmp/1 T_3.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002302dfd5c00_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 8;
T_3.2;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002302dfd5de0_0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002302dfd5c00_0;
    %cmpi/e 111, 0, 7;
    %jmp/1 T_3.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002302dfd5c00_0;
    %cmpi/e 103, 0, 7;
    %flag_or 4, 8;
T_3.5;
    %jmp/0xz  T_3.3, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002302dfd5de0_0, 0, 4;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v000002302dfd5c00_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v000002302dfd5a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002302dfd5de0_0, 0, 4;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002302dfd5de0_0, 0, 4;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002302dfd5de0_0, 0, 4;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002302dfd5de0_0, 0, 4;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000002302dfd5de0_0, 0, 4;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v000002302dfd5c00_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_3.14, 4;
    %load/vec4 v000002302dfd5a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %jmp T_3.20;
T_3.16 ;
    %load/vec4 v000002302dfd53e0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_3.21, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002302dfd5de0_0, 0, 4;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002302dfd5de0_0, 0, 4;
T_3.22 ;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002302dfd5de0_0, 0, 4;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002302dfd5de0_0, 0, 4;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002302dfd5de0_0, 0, 4;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v000002302dfd5c00_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002302dfd5de0_0, 0, 4;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v000002302dfd5c00_0;
    %cmpi/e 55, 0, 7;
    %jmp/1 T_3.27, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002302dfd5c00_0;
    %cmpi/e 23, 0, 7;
    %flag_or 4, 8;
T_3.27;
    %jmp/0xz  T_3.25, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002302dfd5de0_0, 0, 4;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002302dfd5de0_0, 0, 4;
T_3.26 ;
T_3.24 ;
T_3.15 ;
T_3.7 ;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002302df66b10;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002302e01ab40_0, 0, 32;
T_4.0 ;
    %load/vec4 v000002302e01ab40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002302e01ab40_0;
    %store/vec4a v000002302e01b2c0, 4, 0;
    %load/vec4 v000002302e01ab40_0;
    %addi 1, 0, 32;
    %store/vec4 v000002302e01ab40_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_000002302df66b10;
T_5 ;
    %wait E_000002302dfe9410;
    %load/vec4 v000002302e01a500_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002302e01a8c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002302e01aaa0_0;
    %load/vec4 v000002302e01a8c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002302e01b2c0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002302dfa97b0;
T_6 ;
    %wait E_000002302dfe9910;
    %load/vec4 v000002302dfd57a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v000002302dfd48a0_0;
    %load/vec4 v000002302dfd5200_0;
    %and;
    %assign/vec4 v000002302dfd4580_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v000002302dfd48a0_0;
    %load/vec4 v000002302dfd5200_0;
    %or;
    %assign/vec4 v000002302dfd4580_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v000002302dfd48a0_0;
    %load/vec4 v000002302dfd5200_0;
    %add;
    %assign/vec4 v000002302dfd4580_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v000002302dfd48a0_0;
    %load/vec4 v000002302dfd5200_0;
    %sub;
    %assign/vec4 v000002302dfd4580_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v000002302dfd48a0_0;
    %load/vec4 v000002302dfd5200_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v000002302dfd4580_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v000002302dfd48a0_0;
    %load/vec4 v000002302dfd5200_0;
    %or;
    %inv;
    %assign/vec4 v000002302dfd4580_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v000002302dfd48a0_0;
    %load/vec4 v000002302dfd5200_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v000002302dfd4580_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002302dfadeb0;
T_7 ;
    %fork t_1, S_000002302dfbd7e0;
    %jmp t_0;
    .scope S_000002302dfbd7e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002302dfd49e0_0, 0, 32;
T_7.0 ;
    %load/vec4 v000002302dfd49e0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002302dfd49e0_0;
    %store/vec4a v000002302dfd4f80, 4, 0;
    %load/vec4 v000002302dfd49e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002302dfd49e0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_000002302dfadeb0;
t_0 %join;
    %end;
    .thread T_7;
    .scope S_000002302dfadeb0;
T_8 ;
    %wait E_000002302dfe9410;
    %load/vec4 v000002302dfd4ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002302dfd50c0_0;
    %load/vec4 v000002302dfd4300_0;
    %parti/s 12, 2, 3;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002302dfd4f80, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002302dfa9620;
T_9 ;
    %wait E_000002302dfe8b10;
    %load/vec4 v000002302e391930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000002302e01d7d0_0;
    %store/vec4 v000002302e01d370_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002302e01d2d0_0;
    %store/vec4 v000002302e01d370_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002302dfa9620;
T_10 ;
    %wait E_000002302dfe9090;
    %load/vec4 v000002302e3911b0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002302e390990_0, 0, 1;
    %jmp T_10.8;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002302e390990_0, 0, 1;
    %jmp T_10.8;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002302e390990_0, 0, 1;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002302e390990_0, 0, 1;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002302e390990_0, 0, 1;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002302e390990_0, 0, 1;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002302e390990_0, 0, 1;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002302e390990_0, 0, 1;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %load/vec4 v000002302e3911b0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002302e01e270_0, 0, 1;
    %jmp T_10.15;
T_10.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002302e01e270_0, 0, 1;
    %jmp T_10.15;
T_10.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002302e01e270_0, 0, 1;
    %jmp T_10.15;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002302e01e270_0, 0, 1;
    %jmp T_10.15;
T_10.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002302e01e270_0, 0, 1;
    %jmp T_10.15;
T_10.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002302e01e270_0, 0, 1;
    %jmp T_10.15;
T_10.15 ;
    %pop/vec4 1;
    %load/vec4 v000002302e3911b0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002302e01d230_0, 0, 1;
    %jmp T_10.18;
T_10.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002302e01d230_0, 0, 1;
    %jmp T_10.18;
T_10.18 ;
    %pop/vec4 1;
    %load/vec4 v000002302e3911b0_0;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002302e01d050_0, 0, 1;
    %jmp T_10.22;
T_10.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002302e01d050_0, 0, 1;
    %jmp T_10.22;
T_10.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002302e01d050_0, 0, 1;
    %jmp T_10.22;
T_10.22 ;
    %pop/vec4 1;
    %load/vec4 v000002302e3911b0_0;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002302e01d5f0_0, 0, 2;
    %jmp T_10.26;
T_10.23 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002302e01d5f0_0, 0, 2;
    %jmp T_10.26;
T_10.24 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002302e01d5f0_0, 0, 2;
    %jmp T_10.26;
T_10.26 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002302dfa9620;
T_11 ;
    %wait E_000002302dfe9790;
    %load/vec4 v000002302e01b5e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.3, 10;
    %load/vec4 v000002302e01bea0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v000002302e01bea0_0;
    %load/vec4 v000002302e390f30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000002302e01d0f0_0;
    %store/vec4 v000002302e01c3d0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002302e01a780_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.7, 10;
    %load/vec4 v000002302e01b9a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.6, 9;
    %load/vec4 v000002302e01b9a0_0;
    %load/vec4 v000002302e390f30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v000002302e01ba40_0;
    %store/vec4 v000002302e01c3d0_0, 0, 32;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v000002302e392010_0;
    %store/vec4 v000002302e01c3d0_0, 0, 32;
T_11.5 ;
T_11.1 ;
    %load/vec4 v000002302e01b5e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.11, 10;
    %load/vec4 v000002302e01bea0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.10, 9;
    %load/vec4 v000002302e01bea0_0;
    %load/vec4 v000002302e3916b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v000002302e01d0f0_0;
    %store/vec4 v000002302e01cdd0_0, 0, 32;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v000002302e01a780_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.15, 10;
    %load/vec4 v000002302e01b9a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.14, 9;
    %load/vec4 v000002302e01b9a0_0;
    %load/vec4 v000002302e3916b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %load/vec4 v000002302e01ba40_0;
    %store/vec4 v000002302e01cdd0_0, 0, 32;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v000002302e3914d0_0;
    %store/vec4 v000002302e01cdd0_0, 0, 32;
T_11.13 ;
T_11.9 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002302dfa9620;
T_12 ;
    %wait E_000002302dfe9050;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002302e01d690_0, 0, 1;
    %load/vec4 v000002302e01d7d0_0;
    %addi 4, 0, 32;
    %store/vec4 v000002302e392790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002302e390e90_0, 0, 32;
    %load/vec4 v000002302e3911b0_0;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002302e01d690_0, 0, 1;
    %load/vec4 v000002302e01cbf0_0;
    %load/vec4 v000002302e01d9b0_0;
    %add;
    %store/vec4 v000002302e390e90_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002302e01d690_0, 0, 1;
    %load/vec4 v000002302e01c3d0_0;
    %load/vec4 v000002302e01d9b0_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v000002302e390e90_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000002302e01cfb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002302e01d690_0, 0, 1;
    %jmp T_12.11;
T_12.4 ;
    %load/vec4 v000002302e01cb50_0;
    %store/vec4 v000002302e01d690_0, 0, 1;
    %jmp T_12.11;
T_12.5 ;
    %load/vec4 v000002302e01cb50_0;
    %nor/r;
    %store/vec4 v000002302e01d690_0, 0, 1;
    %jmp T_12.11;
T_12.6 ;
    %load/vec4 v000002302e01c970_0;
    %store/vec4 v000002302e01d690_0, 0, 1;
    %jmp T_12.11;
T_12.7 ;
    %load/vec4 v000002302e01c970_0;
    %nor/r;
    %store/vec4 v000002302e01d690_0, 0, 1;
    %jmp T_12.11;
T_12.8 ;
    %load/vec4 v000002302e01dc30_0;
    %store/vec4 v000002302e01d690_0, 0, 1;
    %jmp T_12.11;
T_12.9 ;
    %load/vec4 v000002302e01dc30_0;
    %nor/r;
    %store/vec4 v000002302e01d690_0, 0, 1;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
    %load/vec4 v000002302e01d690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %load/vec4 v000002302e01cbf0_0;
    %load/vec4 v000002302e01d9b0_0;
    %add;
    %store/vec4 v000002302e390e90_0, 0, 32;
T_12.12 ;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %load/vec4 v000002302e01d690_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.14, 8;
    %load/vec4 v000002302e390e90_0;
    %jmp/1 T_12.15, 8;
T_12.14 ; End of true expr.
    %load/vec4 v000002302e392790_0;
    %jmp/0 T_12.15, 8;
 ; End of false expr.
    %blend;
T_12.15;
    %store/vec4 v000002302e01d2d0_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002302dfa9620;
T_13 ;
    %wait E_000002302dfe8f10;
    %load/vec4 v000002302e01a780_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.3, 10;
    %load/vec4 v000002302e01b9a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v000002302e01b9a0_0;
    %load/vec4 v000002302e01d910_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002302e01e1d0_0, 0, 2;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002302e01cc90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.7, 10;
    %load/vec4 v000002302e01c790_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.6, 9;
    %load/vec4 v000002302e01c790_0;
    %load/vec4 v000002302e01d910_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002302e01e1d0_0, 0, 2;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002302e01e1d0_0, 0, 2;
T_13.5 ;
T_13.1 ;
    %load/vec4 v000002302e01a780_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.11, 10;
    %load/vec4 v000002302e01b9a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.10, 9;
    %load/vec4 v000002302e01b9a0_0;
    %load/vec4 v000002302e01de10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002302e01cf10_0, 0, 2;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v000002302e01cc90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.15, 10;
    %load/vec4 v000002302e01c790_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.14, 9;
    %load/vec4 v000002302e01c790_0;
    %load/vec4 v000002302e01de10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002302e01cf10_0, 0, 2;
    %jmp T_13.13;
T_13.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002302e01cf10_0, 0, 2;
T_13.13 ;
T_13.9 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002302dfa9620;
T_14 ;
    %wait E_000002302dfe8cd0;
    %load/vec4 v000002302e01e1d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %load/vec4 v000002302e01dd70_0;
    %store/vec4 v000002302e01d730_0, 0, 32;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v000002302e01dd70_0;
    %store/vec4 v000002302e01d730_0, 0, 32;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v000002302e01ba40_0;
    %store/vec4 v000002302e01d730_0, 0, 32;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v000002302e391e30_0;
    %store/vec4 v000002302e01d730_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %load/vec4 v000002302e01cf10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %load/vec4 v000002302e01cab0_0;
    %store/vec4 v000002302e01c650_0, 0, 32;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v000002302e01cab0_0;
    %store/vec4 v000002302e01c650_0, 0, 32;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v000002302e01ba40_0;
    %store/vec4 v000002302e01c650_0, 0, 32;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v000002302e391e30_0;
    %store/vec4 v000002302e01c650_0, 0, 32;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %load/vec4 v000002302e01bcc0_0;
    %pad/u 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %load/vec4 v000002302e01d730_0;
    %store/vec4 v000002302e01da50_0, 0, 32;
    %jmp T_14.14;
T_14.10 ;
    %load/vec4 v000002302e01d730_0;
    %store/vec4 v000002302e01da50_0, 0, 32;
    %jmp T_14.14;
T_14.11 ;
    %load/vec4 v000002302e01b4a0_0;
    %store/vec4 v000002302e01da50_0, 0, 32;
    %jmp T_14.14;
T_14.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002302e01da50_0, 0, 32;
    %jmp T_14.14;
T_14.14 ;
    %pop/vec4 1;
    %load/vec4 v000002302e01abe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.15, 8;
    %load/vec4 v000002302e01be00_0;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %load/vec4 v000002302e01c650_0;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %store/vec4 v000002302e01cd30_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002302dfa9620;
T_15 ;
    %wait E_000002302dfe9410;
    %load/vec4 v000002302e390cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v000002302e391cf0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002302e01afa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v000002302e01daf0_0;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000002302e01b040_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v000002302e391cf0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002302dfa9620;
T_16 ;
    %wait E_000002302dfe8ad0;
    %load/vec4 v000002302e01df50_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %load/vec4 v000002302e01c470_0;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v000002302e01deb0_0;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %store/vec4 v000002302e391e30_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000002302dfa9620;
T_17 ;
    %wait E_000002302dfe5c90;
    %load/vec4 v000002302e390cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002302e01cbf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002302e01dcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002302e01bd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002302e01b400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002302e01b5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002302e01bb80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002302e01dd70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002302e01cab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002302e01be00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002302e01d910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002302e01de10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002302e01bea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002302e01abe0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002302e01a820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002302e01b4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002302e01b0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002302e01aa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002302e01afa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002302e01a780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002302e01a6e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002302e01ba40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002302e01b040_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002302e01b9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002302e01cc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002302e01df50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002302e01c470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002302e01deb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002302e01c790_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000002302e391930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000002302e01d690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002302e01cbf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002302e01dcd0_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v000002302e01d7d0_0;
    %assign/vec4 v000002302e01cbf0_0, 0;
    %load/vec4 v000002302e01c8d0_0;
    %assign/vec4 v000002302e01dcd0_0, 0;
T_17.5 ;
T_17.2 ;
    %load/vec4 v000002302e391930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002302e01bd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002302e01b400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002302e01b5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002302e01bb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002302e01b0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002302e01bcc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002302e01bea0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002302e01d910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002302e01de10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002302e01b4a0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v000002302e3911b0_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002302e01bd60_0, 0;
    %load/vec4 v000002302e3911b0_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002302e01b400_0, 0;
    %load/vec4 v000002302e390990_0;
    %assign/vec4 v000002302e01b5e0_0, 0;
    %load/vec4 v000002302e01d230_0;
    %assign/vec4 v000002302e01bb80_0, 0;
    %load/vec4 v000002302e392010_0;
    %assign/vec4 v000002302e01dd70_0, 0;
    %load/vec4 v000002302e3914d0_0;
    %assign/vec4 v000002302e01cab0_0, 0;
    %load/vec4 v000002302e01d9b0_0;
    %assign/vec4 v000002302e01be00_0, 0;
    %load/vec4 v000002302e390f30_0;
    %assign/vec4 v000002302e01d910_0, 0;
    %load/vec4 v000002302e3916b0_0;
    %assign/vec4 v000002302e01de10_0, 0;
    %load/vec4 v000002302e391430_0;
    %assign/vec4 v000002302e01bea0_0, 0;
    %load/vec4 v000002302e01e270_0;
    %assign/vec4 v000002302e01abe0_0, 0;
    %load/vec4 v000002302e01c6f0_0;
    %assign/vec4 v000002302e01a820_0, 0;
    %load/vec4 v000002302e01cbf0_0;
    %assign/vec4 v000002302e01b4a0_0, 0;
    %load/vec4 v000002302e01d050_0;
    %assign/vec4 v000002302e01b0e0_0, 0;
    %load/vec4 v000002302e01d5f0_0;
    %pad/u 1;
    %assign/vec4 v000002302e01bcc0_0, 0;
T_17.7 ;
    %load/vec4 v000002302e01bd60_0;
    %assign/vec4 v000002302e01aa00_0, 0;
    %load/vec4 v000002302e01b400_0;
    %assign/vec4 v000002302e01afa0_0, 0;
    %load/vec4 v000002302e01b5e0_0;
    %assign/vec4 v000002302e01a780_0, 0;
    %load/vec4 v000002302e01bb80_0;
    %assign/vec4 v000002302e01a6e0_0, 0;
    %load/vec4 v000002302e01b0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v000002302e01b4a0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000002302e01ba40_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v000002302e01d0f0_0;
    %assign/vec4 v000002302e01ba40_0, 0;
T_17.9 ;
    %load/vec4 v000002302e01c650_0;
    %assign/vec4 v000002302e01b040_0, 0;
    %load/vec4 v000002302e01bea0_0;
    %assign/vec4 v000002302e01b9a0_0, 0;
    %load/vec4 v000002302e01a780_0;
    %assign/vec4 v000002302e01cc90_0, 0;
    %load/vec4 v000002302e01a6e0_0;
    %assign/vec4 v000002302e01df50_0, 0;
    %load/vec4 v000002302e01d190_0;
    %assign/vec4 v000002302e01c470_0, 0;
    %load/vec4 v000002302e01ba40_0;
    %assign/vec4 v000002302e01deb0_0, 0;
    %load/vec4 v000002302e01b9a0_0;
    %assign/vec4 v000002302e01c790_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000002302dff3e60;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002302e391ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002302e391110_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_000002302dff3e60;
T_19 ;
    %delay 1, 0;
    %load/vec4 v000002302e391ed0_0;
    %inv;
    %store/vec4 v000002302e391ed0_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_000002302dff3e60;
T_20 ;
    %vpi_call 2 11 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002302dff3e60 {0 0 0};
    %end;
    .thread T_20;
    .scope S_000002302dff3e60;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002302e391110_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002302e391110_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "tb/CPU_testbench.v";
    "src/CPU.v";
    "src/ALU.v";
    "src/ALUControl.v";
    "src/DMem.v";
    "src/Decoder.v";
    "src/HazardDetectionUnit.v";
    "src/IMem.v";
    "src/PC.v";
    "src/RegisterFile.v";
