Return-Path: <linux-mmc+bounces-6272-lists+linux-mmc=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-mmc@lfdr.de
Delivered-To: lists+linux-mmc@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [IPv6:2604:1380:45e3:2400::1])
	by mail.lfdr.de (Postfix) with ESMTPS id 63C9BA97177
	for <lists+linux-mmc@lfdr.de>; Tue, 22 Apr 2025 17:45:21 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id 8B3833B320E
	for <lists+linux-mmc@lfdr.de>; Tue, 22 Apr 2025 15:44:59 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 0B62128FFD9;
	Tue, 22 Apr 2025 15:44:58 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="reHsgTtl"
X-Original-To: linux-mmc@vger.kernel.org
Received: from mail-yw1-f176.google.com (mail-yw1-f176.google.com [209.85.128.176])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3785328FFC7
	for <linux-mmc@vger.kernel.org>; Tue, 22 Apr 2025 15:44:56 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.176
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1745336697; cv=none; b=sxqwzrKnD+yspPxU/ezitS/V0KqDglhbSgqhQQLxwsQJJ7z52wGTurnxSt+ez3KB1icmi1NnC46LJH+P8LxNrEzwrcu8xNsUjzjaXjPsojNiqfNyWr6yemFNPS6QcXCCYPGv4EKylIL5Bt8CvLtRX6pE62Gk8gzrmaNzQU+cyPs=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1745336697; c=relaxed/simple;
	bh=0uC9hDvG6Lild9gA1LK9DD8f+xmCy87GoAULaus/E60=;
	h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject:
	 To:Cc:Content-Type; b=GJFaqjaSt2qTFGzuyKdEJ3objz83Q6iWHNI7Unic+WKMoBCtT79uPDrCpVQ10VYIPeGD+cUiRqM6uub9GKR5r01empECQaw5eN2jXRoz/ETawenTLMl9x1+50EKbdj1ED6ZE3RMSwotQaM72CXw6IDKPLJIYc9938jue/KEdQXo=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=reHsgTtl; arc=none smtp.client-ip=209.85.128.176
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org
Received: by mail-yw1-f176.google.com with SMTP id 00721157ae682-703cd93820fso45377137b3.2
        for <linux-mmc@vger.kernel.org>; Tue, 22 Apr 2025 08:44:56 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=linaro.org; s=google; t=1745336695; x=1745941495; darn=vger.kernel.org;
        h=cc:to:subject:message-id:date:from:in-reply-to:references
         :mime-version:from:to:cc:subject:date:message-id:reply-to;
        bh=2BgYWZLFi0BzqpeykX3IbiFarxM1CV0Y1YZ98qOBQX4=;
        b=reHsgTtlJukJyqwhf5YeI19Lo7MHy+Exvp8yy02qe/1er3A91+bDSn5d7IF5aGtYI/
         nwNndeB+pHeWylZ1y0d7bloyDOahcY6nbUMeDCsdLL5jrIE24prpzAbBe8+AXbL6/2dY
         seDY5dXWb3GzwzZMbxPAd60NWwmHoplPdtg8ZTAxzRcd2okjJVnYAbOWNXIOFCjrUCjZ
         tL7QkXh/VjAAGWmhlluONvj8wY2BTf6wH08Stk4G9ABClN3p4qB9uYEh6NeO6VoPp5A6
         ZBijSk4UgIIPZvqn8cPP4Q4ASTQUZHemFS/l8ahTP3fQ/vZ2nEUvAVY48Zr60Zq1MXvF
         VhTQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1745336695; x=1745941495;
        h=cc:to:subject:message-id:date:from:in-reply-to:references
         :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id
         :reply-to;
        bh=2BgYWZLFi0BzqpeykX3IbiFarxM1CV0Y1YZ98qOBQX4=;
        b=nHfcKg+CPeKUVJgWvOdMSRdaa943nUzB3KMN/5S0O9vbo68jaMdrg0VJmcEYa9o0bp
         1t2JGuSPGNVVkqzNx1rPWtkreBFSDnidY5du9HTKMjD4shujV8JC+Fa0+LnKMReS8v/C
         s4onkpOZSf55An6yUzdtBjF4VoY4o4YABVc0DeixK7+SV3Fd9KNY4bZh4NiEFY1NaSk4
         0IL00LSjWlM+NE6WLunP8QelWe1UbGR3LFS6mN210AX4XfOsPRMx13ppkvjLK5Lx3o75
         LOUaJFRK/NU7kmV9lKGDwLpgB4/wE1NKGsv2O3BPatHK2oRyqH7dyk0t8I5bl07A6Gjg
         IPcg==
X-Forwarded-Encrypted: i=1; AJvYcCXYKJxMH9e+Mtl4MHskndcF4uzpjHBjU410QUfN47rXbMFWQ5QZmF1TH9Yz/55Nz6ATUZEaa3Qyfk4=@vger.kernel.org
X-Gm-Message-State: AOJu0Yx1TS29FopkKS4cCt8bSub5cHjv/enCpGUNpdRHU3skn3ZNGzzh
	/R+dzejieyLw7bp8l3UYoUUOanFy0kY7B5lvYGj05Zea4G/0vJC2nxzSecsKm87uHt9vnjULcPG
	6C74KbYglFJD3nOOCykxF6N0/0vvrnJ+dY86mpA==
X-Gm-Gg: ASbGnctYaYIGrZFD6jL8hbdjYoccvvBUE4b8dAEvm0M8DkHWg8b5MO7tQI/4Vf+mywc
	dunHWmbDXSnOYeP4VP9to4qOB0OFxmRrM7+RizN5sGISmF7ruC+rWJJqbBBmEq4thnVupvqoThA
	+5E3kI7iuGD+TQm5w/85xHAn8=
X-Google-Smtp-Source: AGHT+IFSpOs8RAYN+sIgp07pZ/zas3zROHM0EL+kdxewAnv20qaOE/aRuCgf16SXsDNXFuvyxiQZthMFR3MfKhf0i8Y=
X-Received: by 2002:a05:690c:9a93:b0:6fe:aa66:5d82 with SMTP id
 00721157ae682-706ccd391e4mr206503327b3.19.1745336695245; Tue, 22 Apr 2025
 08:44:55 -0700 (PDT)
Precedence: bulk
X-Mailing-List: linux-mmc@vger.kernel.org
List-Id: <linux-mmc.vger.kernel.org>
List-Subscribe: <mailto:linux-mmc+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-mmc+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
References: <20250411054134.31822-1-axe.yang@mediatek.com>
In-Reply-To: <20250411054134.31822-1-axe.yang@mediatek.com>
From: Ulf Hansson <ulf.hansson@linaro.org>
Date: Tue, 22 Apr 2025 17:44:19 +0200
X-Gm-Features: ATxdqUFCHfbNl6lm_6jR4t8XeT2NGUGpC0QBxnoaIFI_lKX3UJ03xh81cx0l_ZI
Message-ID: <CAPDyKFrWJBswaAE2_ydswWa9EUw8Lsd_=mCN7gm8ou1_XAcMfQ@mail.gmail.com>
Subject: Re: [RESEND v2] mmc: mtk-sd: Add condition to enable 'single' burst type
To: Axe Yang <axe.yang@mediatek.com>
Cc: Chaotian Jing <chaotian.jing@mediatek.com>, Matthias Brugger <matthias.bgg@gmail.com>, 
	AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>, yong.mao@mediatek.com, 
	qingliang.li@mediatek.com, andy-ld.lu@mediatek.com, 
	Wenbin Mei <wenbin.mei@mediatek.com>, linux-mmc@vger.kernel.org, 
	linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, 
	linux-mediatek@lists.infradead.org
Content-Type: text/plain; charset="UTF-8"

On Fri, 11 Apr 2025 at 07:41, Axe Yang <axe.yang@mediatek.com> wrote:
>
> This change add a condition for 'single' burst type selection.
>
> Read AXI_LEN field from EMMC50_CFG2(AHB2AXI wrapper) register, if the
> value is not 0, it means the HWIP is using AXI as AMBA bus, which do
> not support 'single' burst type.
>
> Suggested-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
> Signed-off-by: Axe Yang <axe.yang@mediatek.com>
> Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>

Applied for next, thanks!

Kind regards
Uffe


> ---
> This change dependents on 'mmc: mtk-sd: Cleanups for register R/W':
>
> https://patchwork.kernel.org/project/linux-mediatek/cover/20250325110701.52623-1-angelogioacchino.delregno@collabora.com/
> ---
>  drivers/mmc/host/mtk-sd.c | 16 ++++++++++++----
>  1 file changed, 12 insertions(+), 4 deletions(-)
>
> diff --git a/drivers/mmc/host/mtk-sd.c b/drivers/mmc/host/mtk-sd.c
> index ceeae1aeac94..2e4bd5166c17 100644
> --- a/drivers/mmc/host/mtk-sd.c
> +++ b/drivers/mmc/host/mtk-sd.c
> @@ -84,6 +84,7 @@
>  #define EMMC51_CFG0     0x204
>  #define EMMC50_CFG0      0x208
>  #define EMMC50_CFG1      0x20c
> +#define EMMC50_CFG2      0x21c
>  #define EMMC50_CFG3      0x220
>  #define SDC_FIFO_CFG     0x228
>  #define CQHCI_SETTING   0x7fc
> @@ -306,7 +307,10 @@
>  /* EMMC50_CFG1 mask */
>  #define EMMC50_CFG1_DS_CFG        BIT(28)  /* RW */
>
> -#define EMMC50_CFG3_OUTS_WR       GENMASK(4, 0)  /* RW */
> +/* EMMC50_CFG2 mask */
> +#define EMMC50_CFG2_AXI_SET_LEN   GENMASK(27, 24) /* RW */
> +
> +#define EMMC50_CFG3_OUTS_WR       GENMASK(4, 0)   /* RW */
>
>  #define SDC_FIFO_CFG_WRVALIDSEL   BIT(24)  /* RW */
>  #define SDC_FIFO_CFG_RDVALIDSEL   BIT(25)  /* RW */
> @@ -1917,9 +1921,13 @@ static void msdc_init_hw(struct msdc_host *host)
>         pb1_val |= FIELD_PREP(MSDC_PATCH_BIT1_CMDTA, 1);
>         pb1_val |= MSDC_PB1_DDR_CMD_FIX_SEL;
>
> -       /* Set single burst mode, auto sync state clear, block gap stop clk */
> -       pb1_val |= MSDC_PB1_SINGLE_BURST | MSDC_PB1_RSVD20 |
> -                  MSDC_PB1_AUTO_SYNCST_CLR | MSDC_PB1_MARK_POP_WATER;
> +       /* Support 'single' burst type only when AXI_LEN is 0 */
> +       sdr_get_field(host->base + EMMC50_CFG2, EMMC50_CFG2_AXI_SET_LEN, &val);
> +       if (!val)
> +               pb1_val |= MSDC_PB1_SINGLE_BURST;
> +
> +       /* Set auto sync state clear, block gap stop clk */
> +       pb1_val |= MSDC_PB1_RSVD20 | MSDC_PB1_AUTO_SYNCST_CLR | MSDC_PB1_MARK_POP_WATER;
>
>         /* Set low power DCM, use HCLK for GDMA, use MSDC CLK for everything else */
>         pb1_val |= MSDC_PB1_LP_DCM_EN | MSDC_PB1_RSVD3 |
> --
> 2.46.0
>

