// Seed: 2385196515
module module_0 (
    output tri1 id_0,
    output tri id_1,
    output wand id_2,
    input wor id_3,
    output tri id_4,
    output supply1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input supply1 id_8,
    output wand id_9,
    input wire id_10,
    input wand id_11
);
  assign id_1 = 1;
  wire id_13;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output wor id_2,
    input uwire id_3,
    output uwire id_4,
    output wor id_5,
    output wor id_6,
    input uwire id_7,
    input tri id_8,
    output supply0 id_9,
    output supply1 id_10,
    input wand id_11
);
  wire id_13;
  module_0(
      id_2, id_5, id_1, id_3, id_2, id_9, id_7, id_10, id_11, id_5, id_11, id_0
  );
endmodule
