<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,    585, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 15125, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  4214, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  2953, user inline pragmas are applied</column>
            <column name="">(4) simplification,  2889, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 26342, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  3568, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  3568, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  3568, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  3440, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  3440, loop and instruction simplification</column>
            <column name="">(2) parallelization,  3440, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  3440, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  3440, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  4527, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  4808, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="forward" col1="k2mm.cpp:166" col2="585" col3="2889" col4="3440" col5="3440" col6="4808">
                    <row id="3" col0="node3" col1="k2mm.cpp:120" col2="148" col3="852" col4="891" col5="891" col6="1052"/>
                    <row id="1" col0="node2" col1="k2mm.cpp:69" col2="184" col3="1376" col4="1478" col5="1478" col6="1736"/>
                    <row id="4" col0="node1" col1="k2mm.cpp:39" col2="84" col3="422" col4="319" col5="319" col6="635"/>
                    <row id="2" col0="node0" col1="k2mm.cpp:17" col2="65" col3="202" col4="231" col5="231" col6="371"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

