xrun: 24.09-s001: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun	24.09-s001: Started on Dec 03, 2024 at 21:03:41 -03
irun
	-uvmhome default
	./cdns_uvmreg_utils_pkg.sv
	./yapp_router_regs_rdb.sv
	./quicktest.sv
	-vclass_ext
	+UVM_TESTNAME=qt_test
xrun: *W,NCEXDEP: Executable (irun) is deprecated. Use (xrun) instead.
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /opt/cadence/XCELIUM2303/tools/methodology/UVM/CDNS-1.1d
file: ./quicktest.sv
package uvc_pkg;
              |
xmvlog: *W,TSNSPK (./quicktest.sv,5|14): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
			model.set_coverage(UVM_CVR_ALL);
			                 |
xmvlog: *W,FUNTSK (./quicktest.sv,124|20): function called as a task without void'().
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		uvc_pkg
		cdns_uvmreg_utils_pkg
		yapp_router_reg_pkg
		uvm_nowarn_from_cmdline
		cdns_uvm_addons
		quicktest
		test
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                        Instances  Unique
		Modules:                        1       1
		Verilog packages:              10      10
		Registers:                 15,763  10,892
		Named events:                   4      12
		Initial blocks:               346     174
		Parallel blocks:               26      27
		Assertions:                     5       6
		Covergroup Instances:           0      18
		SV Class declarations:        222     337
		SV Class specializations:     440     440
	Writing initial simulation snapshot: worklib.test:sv
xmelab: *W,DPIEXP: DPI export function in  _sv_export.so not available.
xmelab: *W,DPIEXP: DPI export function in  _sv_export.so not available.
xmelab: *W,DPIEXP: DPI export function in  _sv_export.so not available.
Loading snapshot worklib.test:sv .................... Done
SVSEED default: 1
xmsim: *E,IMPDLL: Unable to load the implicit shared object.
OSDLERROR: (null)/test/sv/_sv_export.so: cannot open shared object file: No such file or directory or file is not valid ELFCLASS32 library..
xcelium> source /opt/cadence/XCELIUM2303/tools/xcelium/files/xmsimrc
xcelium> source /opt/cadence/XCELIUM2303/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (24.09-s001)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test qt_test...
----------------------------------------------------------------------------------------------------------------------------
Name                             Type                     Size  Value                                                       
----------------------------------------------------------------------------------------------------------------------------
model                            yapp_router_regs_t       -     @3441                                                       
  yapp_regs                      yapp_regs_c              -     @3499                                                       
    addr0_cnt_reg                addr0_cnt_reg_c          -     @30                                                         
      addr0_cnt_reg_fld          uvm_reg_field            ...    RO addr0_cnt_reg[7:0]=8'h00                                
    addr1_cnt_reg                addr1_cnt_reg_c          -     @3539                                                       
      addr1_cnt_reg_fld          uvm_reg_field            ...    RO addr1_cnt_reg[7:0]=8'h00                                
    addr2_cnt_reg                addr2_cnt_reg_c          -     @3553                                                       
      addr2_cnt_reg_fld          uvm_reg_field            ...    RO addr2_cnt_reg[7:0]=8'h00                                
    addr3_cnt_reg                illegal_addr_cnt_reg_c   -     @3569                                                       
      addr3_cnt_reg_fld          uvm_reg_field            ...    RO addr3_cnt_reg[7:0]=8'h00                                
    ctrl_reg                     ctrl_reg_c               -     @3585                                                       
      plen                       uvm_reg_field            ...    RW ctrl_reg[5:0]=6'h00                                     
      rsvd_0                     uvm_reg_field            ...    RO ctrl_reg[7:6]=2'h0                                      
    en_reg                       en_reg_c                 -     @3601                                                       
      router_en                  uvm_reg_field            ...    RW en_reg[0:0]=1'h0                                        
      parity_err_cnt_en          uvm_reg_field            ...    RW en_reg[1:1]=1'h0                                        
      oversized_pkt_cnt_en       uvm_reg_field            ...    RW en_reg[2:2]=1'h0                                        
      rsvd_0                     uvm_reg_field            ...    RO en_reg[3:3]=1'h0                                        
      addr0_cnt_en               uvm_reg_field            ...    RW en_reg[4:4]=1'h0                                        
      addr1_cnt_en               uvm_reg_field            ...    RW en_reg[5:5]=1'h0                                        
      addr2_cnt_en               uvm_reg_field            ...    RW en_reg[6:6]=1'h0                                        
      addr3_cnt_en               uvm_reg_field            ...    RW en_reg[7:7]=1'h0                                        
    mem_size_reg                 mem_size_reg_c           -     @3620                                                       
      mem_size_reg_fld           uvm_reg_field            ...    RO mem_size_reg[7:0]=8'h00                                 
    oversized_pkt_cnt_reg        oversized_pkt_cnt_reg_c  -     @3657                                                       
      oversized_pkt_cnt_reg_fld  uvm_reg_field            ...    RO oversized_pkt_cnt_reg[7:0]=8'h00                        
    parity_err_cnt_reg           parity_err_cnt_reg_c     -     @3673                                                       
      parity_err_cnt_reg_fld     uvm_reg_field            ...    RO parity_err_cnt_reg[7:0]=8'h00                           
  yapp_mem                       yapp_mem_c               -     @3469                                                       
    n_bits                       integral                 32    'd8                                                         
    size                         integral                 32    'd256                                                       
  yapp_pkt_mem                   yapp_pkt_mem_c           -     @3487                                                       
    n_bits                       integral                 32    'd8                                                         
    size                         integral                 32    'd64                                                        
    router                       uvm_reg_map              0     id=@3453 seqr=HI0.sqr offset=0x0 size=0x1200 baseaddr=0x0   
      yapp_regs                  uvm_reg_map              0     id=@3521 seqr=HI0.sqr offset=0x1000 size=0x5 baseaddr=0x1000
----------------------------------------------------------------------------------------------------------------------------
UVM_INFO ./quicktest.sv(30) @ 0: HI0.drv [DRV] sending item
data:"'{kind:UVM_WRITE, addr:'h1009, data:'h46, n_bits:8, byte_en:'hff, status:UVM_IS_OK}"
UVM_INFO ./quicktest.sv(35) @ 10: HI0.drv [DRV] sending item complete
UVM_INFO ./quicktest.sv(30) @ 15: HI0.drv [DRV] sending item
data:"'{kind:UVM_WRITE, addr:'h100a, data:'hd0, n_bits:8, byte_en:'hff, status:UVM_IS_OK}"
UVM_INFO ./quicktest.sv(35) @ 25: HI0.drv [DRV] sending item complete
UVM_INFO ./quicktest.sv(30) @ 30: HI0.drv [DRV] sending item
data:"'{kind:UVM_WRITE, addr:'h100b, data:'ha0, n_bits:8, byte_en:'hff, status:UVM_IS_OK}"
UVM_INFO ./quicktest.sv(35) @ 40: HI0.drv [DRV] sending item complete
UVM_INFO ./quicktest.sv(30) @ 45: HI0.drv [DRV] sending item
data:"'{kind:UVM_WRITE, addr:'h1006, data:'h93, n_bits:8, byte_en:'hff, status:UVM_IS_OK}"
UVM_INFO ./quicktest.sv(35) @ 55: HI0.drv [DRV] sending item complete
UVM_INFO ./quicktest.sv(30) @ 60: HI0.drv [DRV] sending item
data:"'{kind:UVM_WRITE, addr:'h1000, data:'h6f, n_bits:8, byte_en:'hff, status:UVM_IS_OK}"
UVM_INFO ./quicktest.sv(35) @ 70: HI0.drv [DRV] sending item complete
UVM_INFO ./quicktest.sv(30) @ 75: HI0.drv [DRV] sending item
data:"'{kind:UVM_WRITE, addr:'h1001, data:'hbe, n_bits:8, byte_en:'hff, status:UVM_IS_OK}"
UVM_INFO ./quicktest.sv(35) @ 85: HI0.drv [DRV] sending item complete
UVM_INFO ./quicktest.sv(30) @ 90: HI0.drv [DRV] sending item
data:"'{kind:UVM_WRITE, addr:'h100d, data:'h69, n_bits:8, byte_en:'hff, status:UVM_IS_OK}"
UVM_INFO ./quicktest.sv(35) @ 100: HI0.drv [DRV] sending item complete
UVM_INFO ./quicktest.sv(30) @ 105: HI0.drv [DRV] sending item
data:"'{kind:UVM_WRITE, addr:'h1005, data:'h16, n_bits:8, byte_en:'hff, status:UVM_IS_OK}"
UVM_INFO ./quicktest.sv(35) @ 115: HI0.drv [DRV] sending item complete
UVM_INFO ./quicktest.sv(30) @ 120: HI0.drv [DRV] sending item
data:"'{kind:UVM_WRITE, addr:'h1004, data:'h41, n_bits:8, byte_en:'hff, status:UVM_IS_OK}"
UVM_INFO ./quicktest.sv(35) @ 130: HI0.drv [DRV] sending item complete
UVM_INFO ./quicktest.sv(30) @ 135: HI0.drv [DRV] sending item
data:"'{kind:UVM_READ, addr:'h1009, data:'h0, n_bits:8, byte_en:'hff, status:UVM_IS_OK}"
UVM_INFO ./quicktest.sv(35) @ 145: HI0.drv [DRV] sending item complete
UVM_INFO ./quicktest.sv(30) @ 150: HI0.drv [DRV] sending item
data:"'{kind:UVM_READ, addr:'h100a, data:'h0, n_bits:8, byte_en:'hff, status:UVM_IS_OK}"
UVM_INFO ./quicktest.sv(35) @ 160: HI0.drv [DRV] sending item complete
UVM_INFO ./quicktest.sv(30) @ 165: HI0.drv [DRV] sending item
data:"'{kind:UVM_READ, addr:'h100b, data:'h0, n_bits:8, byte_en:'hff, status:UVM_IS_OK}"
UVM_INFO ./quicktest.sv(35) @ 175: HI0.drv [DRV] sending item complete
UVM_INFO ./quicktest.sv(30) @ 180: HI0.drv [DRV] sending item
data:"'{kind:UVM_READ, addr:'h1006, data:'h0, n_bits:8, byte_en:'hff, status:UVM_IS_OK}"
UVM_INFO ./quicktest.sv(35) @ 190: HI0.drv [DRV] sending item complete
UVM_INFO ./quicktest.sv(30) @ 195: HI0.drv [DRV] sending item
data:"'{kind:UVM_READ, addr:'h1000, data:'h0, n_bits:8, byte_en:'hff, status:UVM_IS_OK}"
UVM_INFO ./quicktest.sv(35) @ 205: HI0.drv [DRV] sending item complete
UVM_INFO ./quicktest.sv(30) @ 210: HI0.drv [DRV] sending item
data:"'{kind:UVM_READ, addr:'h1001, data:'h0, n_bits:8, byte_en:'hff, status:UVM_IS_OK}"
UVM_INFO ./quicktest.sv(35) @ 220: HI0.drv [DRV] sending item complete
UVM_INFO ./quicktest.sv(30) @ 225: HI0.drv [DRV] sending item
data:"'{kind:UVM_READ, addr:'h100d, data:'h0, n_bits:8, byte_en:'hff, status:UVM_IS_OK}"
UVM_INFO ./quicktest.sv(35) @ 235: HI0.drv [DRV] sending item complete
UVM_INFO ./quicktest.sv(30) @ 240: HI0.drv [DRV] sending item
data:"'{kind:UVM_READ, addr:'h1005, data:'h0, n_bits:8, byte_en:'hff, status:UVM_IS_OK}"
UVM_INFO ./quicktest.sv(35) @ 250: HI0.drv [DRV] sending item complete
UVM_INFO ./quicktest.sv(30) @ 255: HI0.drv [DRV] sending item
data:"'{kind:UVM_READ, addr:'h1004, data:'h0, n_bits:8, byte_en:'hff, status:UVM_IS_OK}"
UVM_INFO ./quicktest.sv(35) @ 265: HI0.drv [DRV] sending item complete
UVM_INFO /opt/cadence/XCELIUM2303/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 265: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   38
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[DRV]    36
[RNTST]     1
[TEST_DONE]     1
Simulation complete via $finish(1) at time 265 NS + 49
/opt/cadence/XCELIUM2303/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit
TOOL:	xrun	24.09-s001: Exiting on Dec 03, 2024 at 21:03:46 -03  (total: 00:00:05)
