Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2360488457b74686aa8b35c96c7e7f00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mealy_Sequence_Detector_T_behav xil_defaultlib.Mealy_Sequence_Detector_T xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mealy_Sequence_Detector
Compiling module xil_defaultlib.Mealy_Sequence_Detector_T
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mealy_Sequence_Detector_T_behav
