# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Pipeline.srcs/sources_1/imports/sources_1/new/ControllerUnit.v" \
"../../../../Pipeline.srcs/sources_1/imports/sources_1/imports/new/DataMemory.v" \
"../../../../Pipeline.srcs/sources_1/imports/sources_1/new/GeneralPurposeRegisters.v" \
"../../../../Pipeline.srcs/sources_1/imports/sources_1/imports/new/ProgramCounter.v" \
"../../../../Pipeline.srcs/sources_1/imports/sources_1/imports/new/alu.v" \

sv xil_defaultlib  \
"../../../../Pipeline.srcs/sources_1/new/Pipeline.sv" \
"../../../../Pipeline.srcs/sim_1/new/Pipeline_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
