# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Carry_Lookahead_Adder.srcs/sources_1/imports/new/BSI_Adder_Wrapper_level2.v" \

sv xil_defaultlib  \
"../../../../Carry_Lookahead_Adder.srcs/sources_1/imports/new/BSI_Adder_Wrapper_level1.sv" \
"../../../../Carry_Lookahead_Adder.srcs/sources_1/imports/new/BSI_Memory_Module.sv" \
"../../../../Carry_Lookahead_Adder.srcs/sources_1/imports/new/input_buffer.sv" \
"../../../../Carry_Lookahead_Adder.srcs/sim_1/new/cla_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
