<stg><name>kernel_fdtd_2d_optimized</name>


<trans_list>

<trans id="540" from="1" to="2">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="2" to="3">
<condition id="117">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="3" to="4">
<condition id="118">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="3" to="6">
<condition id="124">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="4" to="5">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="5" to="3">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="6" to="7">
<condition id="126">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="6" to="24">
<condition id="149">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="7" to="8">
<condition id="127">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="7" to="6">
<condition id="147">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="8" to="9">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="9" to="10">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="10" to="11">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="11" to="12">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="12" to="13">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="13" to="14">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="14" to="15">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="15" to="16">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="16" to="17">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="17" to="18">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="18" to="19">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="19" to="20">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="20" to="21">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="21" to="22">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="22" to="23">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="23" to="7">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="24" to="25">
<condition id="151">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="24" to="42">
<condition id="174">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="25" to="26">
<condition id="152">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="25" to="24">
<condition id="172">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="26" to="27">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="27" to="28">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="28" to="29">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="29" to="30">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="30" to="31">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="31" to="32">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="32" to="33">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="33" to="34">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="34" to="35">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="35" to="36">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="36" to="37">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="37" to="38">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="38" to="39">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="39" to="40">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="40" to="41">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="41" to="25">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="42" to="43">
<condition id="176">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="42" to="2">
<condition id="223">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="43" to="44">
<condition id="177">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="43" to="42">
<condition id="221">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="44" to="45">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="45" to="46">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="46" to="47">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="47" to="48">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="48" to="49">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="49" to="50">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="50" to="51">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="51" to="52">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="52" to="53">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="53" to="54">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="54" to="55">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="55" to="56">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="56" to="57">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="57" to="58">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="58" to="59">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="59" to="60">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="60" to="61">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="61" to="62">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="62" to="63">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="63" to="64">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="64" to="65">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="65" to="66">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="66" to="67">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="67" to="68">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="68" to="69">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="69" to="70">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="70" to="71">
<condition id="207">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="70" to="72">
<condition id="206">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="71" to="70">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="72" to="73">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="73" to="74">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="74" to="75">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="75" to="76">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="76" to="77">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="77" to="78">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="78" to="43">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %tmax) nounwind, !map !286

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nx) nounwind, !map !292

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ny) nounwind, !map !296

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %ex) nounwind, !map !300

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %ey) nounwind, !map !306

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %hz) nounwind, !map !310

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([50 x double]* %p_fict_s) nounwind, !map !314

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecTopModule([25 x i8]* @kernel_fdtd_2d_optim) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit:0  %t = phi i6 [ 0, %0 ], [ %t_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:1  %exitcond1 = icmp eq i6 %t, -14

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:3  %t_1 = add i6 %t, 1

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1, label %8, label %.preheader19.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="6">
<![CDATA[
.preheader19.preheader:0  %tmp = zext i6 %t to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader19.preheader:1  %p_fict_addr = getelementptr [50 x double]* %p_fict_s, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="p_fict_addr"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
.preheader19.preheader:2  br label %.preheader19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader19:0  %j = phi i10 [ %j_4, %1 ], [ 0, %.preheader19.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader19:1  %exitcond2 = icmp eq i10 %j, -24

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader19:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader19:3  %j_4 = add i10 %j, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader19:4  br i1 %exitcond2, label %.preheader18.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="6">
<![CDATA[
:0  %p_fict_load = load double* %p_fict_addr, align 8

]]></Node>
<StgValue><ssdm name="p_fict_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.preheader18.preheader:0  br label %.preheader18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="104" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="6">
<![CDATA[
:0  %p_fict_load = load double* %p_fict_addr, align 8

]]></Node>
<StgValue><ssdm name="p_fict_load"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="10">
<![CDATA[
:1  %tmp_s = zext i10 %j to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %ey_addr = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="ey_addr"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:3  store double %p_fict_load, double* %ey_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="108" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:3  store double %p_fict_load, double* %ey_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader18:0  %i = phi i10 [ %i_3, %3 ], [ 1, %.preheader18.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader18:1  %exitcond3 = icmp eq i10 %i, -24

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader18:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader18:3  br i1 %exitcond3, label %.preheader16.preheader, label %.preheader17.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="20" op_0_bw="10">
<![CDATA[
.preheader17.preheader:0  %tmp_8_cast = zext i10 %i to i20

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader17.preheader:1  %tmp_1 = mul i20 %tmp_8_cast, 1000

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader17.preheader:2  %tmp_9 = add i10 %i, -1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="20" op_0_bw="10">
<![CDATA[
.preheader17.preheader:3  %tmp_1_cast = zext i10 %tmp_9 to i20

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader17.preheader:4  %tmp_2 = mul i20 %tmp_1_cast, 1000

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.preheader:5  br label %.preheader17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
.preheader16.preheader:0  br label %.preheader16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader17:0  %j_1 = phi i10 [ %j_5, %2 ], [ 0, %.preheader17.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader17:1  %exitcond4 = icmp eq i10 %j_1, -24

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader17:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader17:3  %j_5 = add i10 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader17:4  br i1 %exitcond4, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="20" op_0_bw="10">
<![CDATA[
:0  %tmp_5_cast = zext i10 %j_1 to i20

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %tmp_3 = add i20 %tmp_5_cast, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="20">
<![CDATA[
:2  %tmp_31_cast = zext i20 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ey_addr_1 = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_31_cast

]]></Node>
<StgValue><ssdm name="ey_addr_1"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %hz_addr = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_31_cast

]]></Node>
<StgValue><ssdm name="hz_addr"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:5  %tmp_4 = add i20 %tmp_5_cast, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="20">
<![CDATA[
:6  %tmp_32_cast = zext i20 %tmp_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %hz_addr_1 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_32_cast

]]></Node>
<StgValue><ssdm name="hz_addr_1"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load = load double* %hz_addr, align 8

]]></Node>
<StgValue><ssdm name="hz_load"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="20">
<![CDATA[
:10  %hz_load_1 = load double* %hz_addr_1, align 8

]]></Node>
<StgValue><ssdm name="hz_load_1"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %i_3 = add i10 %i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="138" st_id="8" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load = load double* %hz_addr, align 8

]]></Node>
<StgValue><ssdm name="hz_load"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="20">
<![CDATA[
:10  %hz_load_1 = load double* %hz_addr_1, align 8

]]></Node>
<StgValue><ssdm name="hz_load_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="140" st_id="9" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load = load double* %hz_addr, align 8

]]></Node>
<StgValue><ssdm name="hz_load"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="20">
<![CDATA[
:10  %hz_load_1 = load double* %hz_addr_1, align 8

]]></Node>
<StgValue><ssdm name="hz_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="142" st_id="10" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load = load double* %hz_addr, align 8

]]></Node>
<StgValue><ssdm name="hz_load"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="20">
<![CDATA[
:10  %hz_load_1 = load double* %hz_addr_1, align 8

]]></Node>
<StgValue><ssdm name="hz_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="144" st_id="11" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %in_assign = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="in_assign"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="145" st_id="12" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %in_assign = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="in_assign"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="146" st_id="13" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="20">
<![CDATA[
:8  %ey_load = load double* %ey_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ey_load"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %in_assign = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="in_assign"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="148" st_id="14" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="20">
<![CDATA[
:8  %ey_load = load double* %ey_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ey_load"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %in_assign = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="in_assign"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="150" st_id="15" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="20">
<![CDATA[
:8  %ey_load = load double* %ey_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ey_load"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %in_assign = fsub double %hz_load, %hz_load_1

]]></Node>
<StgValue><ssdm name="in_assign"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="152" st_id="16" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="20">
<![CDATA[
:8  %ey_load = load double* %ey_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ey_load"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64">
<![CDATA[
:12  %p_Val2_s = bitcast double %in_assign to i64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:13  %p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

]]></Node>
<StgValue><ssdm name="p_Repl2_2"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %new_exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="new_exp_V"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="52" op_0_bw="64">
<![CDATA[
:15  %new_mant_V = trunc i64 %p_Val2_s to i52

]]></Node>
<StgValue><ssdm name="new_mant_V"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="53" op_0_bw="52">
<![CDATA[
:16  %xf_V_4_i_cast = zext i52 %new_mant_V to i53

]]></Node>
<StgValue><ssdm name="xf_V_4_i_cast"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17  %tmp_i = icmp eq i11 %new_exp_V, -1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:18  %tmp_1_i = icmp eq i11 %new_exp_V, 0

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:19  %new_exp_V_1 = add i11 -1, %new_exp_V

]]></Node>
<StgValue><ssdm name="new_exp_V_1"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:20  %p_new_exp_V_1_i = select i1 %tmp_i, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="p_new_exp_V_1_i"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %tmp_6 = or i1 %tmp_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:22  %p_Repl2_1 = select i1 %tmp_6, i11 %p_new_exp_V_1_i, i11 %new_exp_V_1

]]></Node>
<StgValue><ssdm name="p_Repl2_1"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %tmp_11 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_s, i32 53, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:24  %icmp = icmp ne i10 %tmp_11, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_7 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:26  %shift_V_i_cast = sub i2 -2, %tmp_7

]]></Node>
<StgValue><ssdm name="shift_V_i_cast"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="1">
<![CDATA[
:27  %p_shift_V_i = zext i1 %tmp_1_i to i2

]]></Node>
<StgValue><ssdm name="p_shift_V_i"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:28  %tmp_5 = or i1 %tmp_1_i, %icmp

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:29  %p_0274_2_i = select i1 %tmp_5, i2 %p_shift_V_i, i2 %shift_V_i_cast

]]></Node>
<StgValue><ssdm name="p_0274_2_i"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:30  %tmp_2_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %new_mant_V) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="53" op_0_bw="1" op_1_bw="53" op_2_bw="53">
<![CDATA[
:31  %xf_V = select i1 %tmp_1_i, i53 %xf_V_4_i_cast, i53 %tmp_2_i

]]></Node>
<StgValue><ssdm name="xf_V"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="55" op_0_bw="53">
<![CDATA[
:32  %p_i_cast = zext i53 %xf_V to i55

]]></Node>
<StgValue><ssdm name="p_i_cast"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:33  %tmp_8_i = icmp ult i11 %new_exp_V, 3

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="55" op_0_bw="2">
<![CDATA[
:34  %tmp_9_i = zext i2 %p_0274_2_i to i55

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="53" op_0_bw="2">
<![CDATA[
:35  %tmp_9_i_cast = zext i2 %p_0274_2_i to i53

]]></Node>
<StgValue><ssdm name="tmp_9_i_cast"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
:36  %r_V_15 = lshr i53 %xf_V, %tmp_9_i_cast

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:37  %r_V_16 = shl i55 %p_i_cast, %tmp_9_i

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="52" op_0_bw="53">
<![CDATA[
:38  %tmp_13 = trunc i53 %r_V_15 to i52

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="52" op_0_bw="55">
<![CDATA[
:39  %tmp_14 = trunc i55 %r_V_16 to i52

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
:40  %new_mant_V_1 = select i1 %tmp_8_i, i52 %tmp_13, i52 %tmp_14

]]></Node>
<StgValue><ssdm name="new_mant_V_1"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
:41  %new_mant_V_8 = select i1 %tmp_i, i52 %new_mant_V, i52 %new_mant_V_1

]]></Node>
<StgValue><ssdm name="new_mant_V_8"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
:42  %p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %new_mant_V_8) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64">
<![CDATA[
:43  %out = bitcast i64 %p_Result_s to double

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %tmp_8 = fsub double %ey_load, %out

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="186" st_id="18" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %tmp_8 = fsub double %ey_load, %out

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="187" st_id="19" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %tmp_8 = fsub double %ey_load, %out

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="188" st_id="20" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %tmp_8 = fsub double %ey_load, %out

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="189" st_id="21" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %tmp_8 = fsub double %ey_load, %out

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="190" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:45  store double %tmp_8, double* %ey_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="191" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:45  store double %tmp_8, double* %ey_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:46  br label %.preheader17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="193" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader16:0  %i_1 = phi i10 [ %i_5, %.preheader16.loopexit ], [ 0, %.preheader16.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="194" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
.preheader16:1  %phi_mul = phi i20 [ %next_mul, %.preheader16.loopexit ], [ 0, %.preheader16.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="195" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader16:2  %next_mul = add i20 %phi_mul, 1000

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="196" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader16:3  %exitcond9 = icmp eq i10 %i_1, -24

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="197" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader16:4  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="198" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader16:5  %i_5 = add i10 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="199" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16:6  br i1 %exitcond9, label %.preheader14.preheader, label %.preheader15.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:0  br label %.preheader15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="202" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader15:0  %j_2 = phi i10 [ %j_6, %4 ], [ 1, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="203" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader15:1  %exitcond8 = icmp eq i10 %j_2, -24

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="204" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="205" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:3  br i1 %exitcond8, label %.preheader16.loopexit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="20" op_0_bw="10">
<![CDATA[
:0  %tmp_11_cast = zext i10 %j_2 to i20

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="207" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %tmp_15 = add i20 %tmp_11_cast, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="208" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="20">
<![CDATA[
:2  %tmp_35_cast = zext i20 %tmp_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="209" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ex_addr = getelementptr [1000000 x double]* %ex, i64 0, i64 %tmp_35_cast

]]></Node>
<StgValue><ssdm name="ex_addr"/></StgValue>
</operation>

<operation id="210" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %hz_addr_2 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_35_cast

]]></Node>
<StgValue><ssdm name="hz_addr_2"/></StgValue>
</operation>

<operation id="211" st_id="25" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="20">
<![CDATA[
:6  %hz_load_2 = load double* %hz_addr_2, align 8

]]></Node>
<StgValue><ssdm name="hz_load_2"/></StgValue>
</operation>

<operation id="212" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp_12 = add i10 -1, %j_2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="213" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="20" op_0_bw="10">
<![CDATA[
:8  %tmp_13_cast = zext i10 %tmp_12 to i20

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="214" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:9  %tmp_17 = add i20 %tmp_13_cast, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="215" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="20">
<![CDATA[
:10  %tmp_36_cast = zext i20 %tmp_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="216" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %hz_addr_3 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_36_cast

]]></Node>
<StgValue><ssdm name="hz_addr_3"/></StgValue>
</operation>

<operation id="217" st_id="25" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="20">
<![CDATA[
:12  %hz_load_3 = load double* %hz_addr_3, align 8

]]></Node>
<StgValue><ssdm name="hz_load_3"/></StgValue>
</operation>

<operation id="218" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:48  %j_6 = add i10 1, %j_2

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="219" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
.preheader16.loopexit:0  br label %.preheader16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="220" st_id="26" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="20">
<![CDATA[
:6  %hz_load_2 = load double* %hz_addr_2, align 8

]]></Node>
<StgValue><ssdm name="hz_load_2"/></StgValue>
</operation>

<operation id="221" st_id="26" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="20">
<![CDATA[
:12  %hz_load_3 = load double* %hz_addr_3, align 8

]]></Node>
<StgValue><ssdm name="hz_load_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="222" st_id="27" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="20">
<![CDATA[
:6  %hz_load_2 = load double* %hz_addr_2, align 8

]]></Node>
<StgValue><ssdm name="hz_load_2"/></StgValue>
</operation>

<operation id="223" st_id="27" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="20">
<![CDATA[
:12  %hz_load_3 = load double* %hz_addr_3, align 8

]]></Node>
<StgValue><ssdm name="hz_load_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="224" st_id="28" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="20">
<![CDATA[
:6  %hz_load_2 = load double* %hz_addr_2, align 8

]]></Node>
<StgValue><ssdm name="hz_load_2"/></StgValue>
</operation>

<operation id="225" st_id="28" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="20">
<![CDATA[
:12  %hz_load_3 = load double* %hz_addr_3, align 8

]]></Node>
<StgValue><ssdm name="hz_load_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="226" st_id="29" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %in_assign_1 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="in_assign_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="227" st_id="30" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %in_assign_1 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="in_assign_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="228" st_id="31" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="20">
<![CDATA[
:5  %ex_load = load double* %ex_addr, align 8

]]></Node>
<StgValue><ssdm name="ex_load"/></StgValue>
</operation>

<operation id="229" st_id="31" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %in_assign_1 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="in_assign_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="230" st_id="32" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="20">
<![CDATA[
:5  %ex_load = load double* %ex_addr, align 8

]]></Node>
<StgValue><ssdm name="ex_load"/></StgValue>
</operation>

<operation id="231" st_id="32" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %in_assign_1 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="in_assign_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="232" st_id="33" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="20">
<![CDATA[
:5  %ex_load = load double* %ex_addr, align 8

]]></Node>
<StgValue><ssdm name="ex_load"/></StgValue>
</operation>

<operation id="233" st_id="33" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %in_assign_1 = fsub double %hz_load_2, %hz_load_3

]]></Node>
<StgValue><ssdm name="in_assign_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="234" st_id="34" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="20">
<![CDATA[
:5  %ex_load = load double* %ex_addr, align 8

]]></Node>
<StgValue><ssdm name="ex_load"/></StgValue>
</operation>

<operation id="235" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64">
<![CDATA[
:14  %p_Val2_1 = bitcast double %in_assign_1 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="236" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:15  %p_Repl2_5 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_1, i32 63)

]]></Node>
<StgValue><ssdm name="p_Repl2_5"/></StgValue>
</operation>

<operation id="237" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %new_exp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_1, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="new_exp_V_2"/></StgValue>
</operation>

<operation id="238" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="52" op_0_bw="64">
<![CDATA[
:17  %new_mant_V_4 = trunc i64 %p_Val2_1 to i52

]]></Node>
<StgValue><ssdm name="new_mant_V_4"/></StgValue>
</operation>

<operation id="239" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="53" op_0_bw="52">
<![CDATA[
:18  %xf_V_4_i5_cast = zext i52 %new_mant_V_4 to i53

]]></Node>
<StgValue><ssdm name="xf_V_4_i5_cast"/></StgValue>
</operation>

<operation id="240" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:19  %tmp_i6 = icmp eq i11 %new_exp_V_2, -1

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="241" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:20  %tmp_1_i7 = icmp eq i11 %new_exp_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_1_i7"/></StgValue>
</operation>

<operation id="242" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:21  %new_exp_V_3 = add i11 -1, %new_exp_V_2

]]></Node>
<StgValue><ssdm name="new_exp_V_3"/></StgValue>
</operation>

<operation id="243" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:22  %p_new_exp_V_1_i9 = select i1 %tmp_i6, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="p_new_exp_V_1_i9"/></StgValue>
</operation>

<operation id="244" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23  %tmp_18 = or i1 %tmp_i6, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="245" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:24  %p_Repl2_4 = select i1 %tmp_18, i11 %p_new_exp_V_1_i9, i11 %new_exp_V_3

]]></Node>
<StgValue><ssdm name="p_Repl2_4"/></StgValue>
</operation>

<operation id="246" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_22 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_1, i32 53, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="247" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:26  %icmp5 = icmp ne i10 %tmp_22, 0

]]></Node>
<StgValue><ssdm name="icmp5"/></StgValue>
</operation>

<operation id="248" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %tmp_21 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_1, i32 52, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="249" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:28  %shift_V_i12_cast = sub i2 -2, %tmp_21

]]></Node>
<StgValue><ssdm name="shift_V_i12_cast"/></StgValue>
</operation>

<operation id="250" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="2" op_0_bw="1">
<![CDATA[
:29  %p_shift_V_i1 = zext i1 %tmp_1_i7 to i2

]]></Node>
<StgValue><ssdm name="p_shift_V_i1"/></StgValue>
</operation>

<operation id="251" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:30  %tmp_24 = or i1 %tmp_1_i7, %icmp5

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="252" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:31  %p_0274_2_i1 = select i1 %tmp_24, i2 %p_shift_V_i1, i2 %shift_V_i12_cast

]]></Node>
<StgValue><ssdm name="p_0274_2_i1"/></StgValue>
</operation>

<operation id="253" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:32  %tmp_2_i1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %new_mant_V_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>

<operation id="254" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="53" op_0_bw="1" op_1_bw="53" op_2_bw="53">
<![CDATA[
:33  %xf_V_3 = select i1 %tmp_1_i7, i53 %xf_V_4_i5_cast, i53 %tmp_2_i1

]]></Node>
<StgValue><ssdm name="xf_V_3"/></StgValue>
</operation>

<operation id="255" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="55" op_0_bw="53">
<![CDATA[
:34  %p_i17_cast = zext i53 %xf_V_3 to i55

]]></Node>
<StgValue><ssdm name="p_i17_cast"/></StgValue>
</operation>

<operation id="256" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:35  %tmp_8_i1 = icmp ult i11 %new_exp_V_2, 3

]]></Node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>

<operation id="257" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="55" op_0_bw="2">
<![CDATA[
:36  %tmp_9_i1 = zext i2 %p_0274_2_i1 to i55

]]></Node>
<StgValue><ssdm name="tmp_9_i1"/></StgValue>
</operation>

<operation id="258" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="53" op_0_bw="2">
<![CDATA[
:37  %tmp_9_i19_cast = zext i2 %p_0274_2_i1 to i53

]]></Node>
<StgValue><ssdm name="tmp_9_i19_cast"/></StgValue>
</operation>

<operation id="259" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
:38  %r_V_17 = lshr i53 %xf_V_3, %tmp_9_i19_cast

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="260" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:39  %r_V_18 = shl i55 %p_i17_cast, %tmp_9_i1

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="261" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="52" op_0_bw="53">
<![CDATA[
:40  %tmp_25 = trunc i53 %r_V_17 to i52

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="262" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="52" op_0_bw="55">
<![CDATA[
:41  %tmp_26 = trunc i55 %r_V_18 to i52

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="263" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
:42  %new_mant_V_3 = select i1 %tmp_8_i1, i52 %tmp_25, i52 %tmp_26

]]></Node>
<StgValue><ssdm name="new_mant_V_3"/></StgValue>
</operation>

<operation id="264" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
:43  %new_mant_V_9 = select i1 %tmp_i6, i52 %new_mant_V_4, i52 %new_mant_V_3

]]></Node>
<StgValue><ssdm name="new_mant_V_9"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="265" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
:44  %p_Result_2 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_5, i11 %p_Repl2_4, i52 %new_mant_V_9) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="266" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64">
<![CDATA[
:45  %out_1 = bitcast i64 %p_Result_2 to double

]]></Node>
<StgValue><ssdm name="out_1"/></StgValue>
</operation>

<operation id="267" st_id="35" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %tmp_16 = fsub double %ex_load, %out_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="268" st_id="36" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %tmp_16 = fsub double %ex_load, %out_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="269" st_id="37" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %tmp_16 = fsub double %ex_load, %out_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="270" st_id="38" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %tmp_16 = fsub double %ex_load, %out_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="271" st_id="39" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %tmp_16 = fsub double %ex_load, %out_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="272" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:47  store double %tmp_16, double* %ex_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="273" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
:47  store double %tmp_16, double* %ex_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
:49  br label %.preheader15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="275" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader14:0  %i_2 = phi i10 [ %i_4, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="276" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
.preheader14:1  %phi_mul1 = phi i20 [ %next_mul2, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="277" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader14:2  %next_mul2 = add i20 %phi_mul1, 1000

]]></Node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="278" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader14:3  %exitcond7 = icmp eq i10 %i_2, -25

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="279" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:4  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="280" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader14:5  %i_4 = add i10 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="281" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:6  br i1 %exitcond7, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="20" op_0_bw="10">
<![CDATA[
.preheader.preheader:0  %tmp_4_cast = zext i10 %i_4 to i20

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="283" st_id="42" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:1  %tmp_10 = mul i20 %tmp_4_cast, 1000

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="284" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="286" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:0  %j_3 = phi i10 [ %j_7, %operator_double_div10.exit ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="287" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:1  %exitcond = icmp eq i10 %j_3, -25

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="288" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="289" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %j_7 = add i10 %j_3, 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="290" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.preheader14.loopexit, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="20" op_0_bw="10">
<![CDATA[
:0  %tmp_17_cast = zext i10 %j_3 to i20

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="292" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:1  %tmp_27 = add i20 %tmp_17_cast, %phi_mul1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="293" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="20">
<![CDATA[
:2  %tmp_38_cast = zext i20 %tmp_27 to i64

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="294" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ex_addr_2 = getelementptr [1000000 x double]* %ex, i64 0, i64 %tmp_38_cast

]]></Node>
<StgValue><ssdm name="ex_addr_2"/></StgValue>
</operation>

<operation id="295" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:4  %tmp_28 = add i20 %tmp_17_cast, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="296" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="20" op_0_bw="10">
<![CDATA[
:10  %tmp_18_cast = zext i10 %j_7 to i20

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="297" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:11  %tmp_29 = add i20 %tmp_18_cast, %phi_mul1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="298" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="20">
<![CDATA[
:12  %tmp_40_cast = zext i20 %tmp_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="299" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %ex_addr_1 = getelementptr [1000000 x double]* %ex, i64 0, i64 %tmp_40_cast

]]></Node>
<StgValue><ssdm name="ex_addr_1"/></StgValue>
</operation>

<operation id="300" st_id="43" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="20">
<![CDATA[
:14  %ex_load_1 = load double* %ex_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ex_load_1"/></StgValue>
</operation>

<operation id="301" st_id="43" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="20">
<![CDATA[
:15  %ex_load_2 = load double* %ex_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ex_load_2"/></StgValue>
</operation>

<operation id="302" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.loopexit:0  br label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="303" st_id="44" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="20">
<![CDATA[
:14  %ex_load_1 = load double* %ex_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ex_load_1"/></StgValue>
</operation>

<operation id="304" st_id="44" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="20">
<![CDATA[
:15  %ex_load_2 = load double* %ex_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ex_load_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="305" st_id="45" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="20">
<![CDATA[
:14  %ex_load_1 = load double* %ex_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ex_load_1"/></StgValue>
</operation>

<operation id="306" st_id="45" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="20">
<![CDATA[
:15  %ex_load_2 = load double* %ex_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ex_load_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="307" st_id="46" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="20">
<![CDATA[
:14  %ex_load_1 = load double* %ex_addr_1, align 8

]]></Node>
<StgValue><ssdm name="ex_load_1"/></StgValue>
</operation>

<operation id="308" st_id="46" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="20">
<![CDATA[
:15  %ex_load_2 = load double* %ex_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ex_load_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="309" st_id="47" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="310" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="20">
<![CDATA[
:5  %tmp_39_cast = zext i20 %tmp_28 to i64

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="311" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %ey_addr_2 = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_39_cast

]]></Node>
<StgValue><ssdm name="ey_addr_2"/></StgValue>
</operation>

<operation id="312" st_id="48" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="313" st_id="48" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="20">
<![CDATA[
:17  %ey_load_1 = load double* %ey_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ey_load_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="314" st_id="49" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="315" st_id="49" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="20">
<![CDATA[
:17  %ey_load_1 = load double* %ey_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ey_load_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="316" st_id="50" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="317" st_id="50" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="20">
<![CDATA[
:17  %ey_load_1 = load double* %ey_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ey_load_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="318" st_id="51" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_19 = fsub double %ex_load_1, %ex_load_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="319" st_id="51" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="20">
<![CDATA[
:17  %ey_load_1 = load double* %ey_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ey_load_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="320" st_id="52" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="321" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %ey_addr_3 = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_38_cast

]]></Node>
<StgValue><ssdm name="ey_addr_3"/></StgValue>
</operation>

<operation id="322" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="20" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %hz_addr_4 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_38_cast

]]></Node>
<StgValue><ssdm name="hz_addr_4"/></StgValue>
</operation>

<operation id="323" st_id="53" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="324" st_id="53" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="20">
<![CDATA[
:19  %ey_load_2 = load double* %ey_addr_3, align 8

]]></Node>
<StgValue><ssdm name="ey_load_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="325" st_id="54" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="326" st_id="54" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="20">
<![CDATA[
:19  %ey_load_2 = load double* %ey_addr_3, align 8

]]></Node>
<StgValue><ssdm name="ey_load_2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="327" st_id="55" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="328" st_id="55" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="20">
<![CDATA[
:19  %ey_load_2 = load double* %ey_addr_3, align 8

]]></Node>
<StgValue><ssdm name="ey_load_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="329" st_id="56" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_20 = fadd double %tmp_19, %ey_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="330" st_id="56" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="20">
<![CDATA[
:19  %ey_load_2 = load double* %ey_addr_3, align 8

]]></Node>
<StgValue><ssdm name="ey_load_2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="331" st_id="57" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %val_assign_5 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="val_assign_5"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="332" st_id="58" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %val_assign_5 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="val_assign_5"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="333" st_id="59" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %val_assign_5 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="val_assign_5"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="334" st_id="60" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %val_assign_5 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="val_assign_5"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="335" st_id="61" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %val_assign_5 = fsub double %tmp_20, %ey_load_2

]]></Node>
<StgValue><ssdm name="val_assign_5"/></StgValue>
</operation>

<operation id="336" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64">
<![CDATA[
:21  %p_Val2_2 = bitcast double %val_assign_5 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="337" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_2, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="338" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="52" op_0_bw="64">
<![CDATA[
:23  %loc_V_1 = trunc i64 %p_Val2_2 to i52

]]></Node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="339" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
:24  %tmp_i_i_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="340" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="169" op_0_bw="54">
<![CDATA[
:25  %tmp_i_i_i_cast = zext i54 %tmp_i_i_i to i169

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_cast"/></StgValue>
</operation>

<operation id="341" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="11">
<![CDATA[
:26  %tmp_i_i_i_i_cast = zext i11 %loc_V to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_cast"/></StgValue>
</operation>

<operation id="342" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:27  %sh_assign = add i12 -1023, %tmp_i_i_i_i_cast

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="343" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:28  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="344" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:29  %tmp_41_i_i_i = sub i11 1023, %loc_V

]]></Node>
<StgValue><ssdm name="tmp_41_i_i_i"/></StgValue>
</operation>

<operation id="345" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="11">
<![CDATA[
:30  %tmp_41_i_i_i_cast = sext i11 %tmp_41_i_i_i to i12

]]></Node>
<StgValue><ssdm name="tmp_41_i_i_i_cast"/></StgValue>
</operation>

<operation id="346" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:31  %sh_assign_1 = select i1 %isNeg, i12 %tmp_41_i_i_i_cast, i12 %sh_assign

]]></Node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="347" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="12">
<![CDATA[
:32  %sh_assign_1_cast = sext i12 %sh_assign_1 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_1_cast"/></StgValue>
</operation>

<operation id="348" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="169" op_0_bw="32">
<![CDATA[
:33  %tmp_42_i_i_i = zext i32 %sh_assign_1_cast to i169

]]></Node>
<StgValue><ssdm name="tmp_42_i_i_i"/></StgValue>
</operation>

<operation id="349" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="54" op_0_bw="32">
<![CDATA[
:34  %tmp_42_i_i_i_cast = zext i32 %sh_assign_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_42_i_i_i_cast"/></StgValue>
</operation>

<operation id="350" st_id="62" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:35  %tmp_43_i_i_i = lshr i54 %tmp_i_i_i, %tmp_42_i_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp_43_i_i_i"/></StgValue>
</operation>

<operation id="351" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="169" op_0_bw="54">
<![CDATA[
:36  %tmp_43_i_i_i_cast = zext i54 %tmp_43_i_i_i to i169

]]></Node>
<StgValue><ssdm name="tmp_43_i_i_i_cast"/></StgValue>
</operation>

<operation id="352" st_id="62" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
:37  %tmp_44_i_i_i = shl i169 %tmp_i_i_i_cast, %tmp_42_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_44_i_i_i"/></StgValue>
</operation>

<operation id="353" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="169" op_0_bw="1" op_1_bw="169" op_2_bw="169">
<![CDATA[
:38  %smantissa_V = select i1 %isNeg, i169 %tmp_43_i_i_i_cast, i169 %tmp_44_i_i_i

]]></Node>
<StgValue><ssdm name="smantissa_V"/></StgValue>
</operation>

<operation id="354" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="6" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
:39  %p_Result_i_i = call i6 @_ssdm_op_PartSelect.i6.i169.i32.i32(i169 %smantissa_V, i32 53, i32 58)

]]></Node>
<StgValue><ssdm name="p_Result_i_i"/></StgValue>
</operation>

<operation id="355" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="6" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
:41  %p_Result_i_i_19 = call i6 @_ssdm_op_PartSelect.i6.i169.i32.i32(i169 %smantissa_V, i32 59, i32 64)

]]></Node>
<StgValue><ssdm name="p_Result_i_i_19"/></StgValue>
</operation>

<operation id="356" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="9" op_1_bw="6">
<![CDATA[
:42  %chunk_6_11_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_i_i_19) nounwind

]]></Node>
<StgValue><ssdm name="chunk_6_11_V"/></StgValue>
</operation>

<operation id="357" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="6" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
:43  %p_Result_1_i_i = call i6 @_ssdm_op_PartSelect.i6.i169.i32.i32(i169 %smantissa_V, i32 65, i32 70)

]]></Node>
<StgValue><ssdm name="p_Result_1_i_i"/></StgValue>
</operation>

<operation id="358" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="9" op_1_bw="6">
<![CDATA[
:44  %chunk_12_17_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_1_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_12_17_V"/></StgValue>
</operation>

<operation id="359" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="6" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
:45  %p_Result_2_i_i = call i6 @_ssdm_op_PartSelect.i6.i169.i32.i32(i169 %smantissa_V, i32 71, i32 76)

]]></Node>
<StgValue><ssdm name="p_Result_2_i_i"/></StgValue>
</operation>

<operation id="360" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="9" op_1_bw="6">
<![CDATA[
:46  %chunk_18_23_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_2_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_18_23_V"/></StgValue>
</operation>

<operation id="361" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="6" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
:47  %p_Result_3_i_i = call i6 @_ssdm_op_PartSelect.i6.i169.i32.i32(i169 %smantissa_V, i32 77, i32 82)

]]></Node>
<StgValue><ssdm name="p_Result_3_i_i"/></StgValue>
</operation>

<operation id="362" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="9" op_1_bw="6">
<![CDATA[
:48  %chunk_24_29_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_3_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_24_29_V"/></StgValue>
</operation>

<operation id="363" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="6" op_0_bw="6" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49  %p_Result_4_i_i = call i6 @_ssdm_op_PartSelect.i6.i169.i32.i32(i169 %smantissa_V, i32 83, i32 88)

]]></Node>
<StgValue><ssdm name="p_Result_4_i_i"/></StgValue>
</operation>

<operation id="364" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="9" op_1_bw="6">
<![CDATA[
:50  %chunk_30_35_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_4_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_30_35_V"/></StgValue>
</operation>

<operation id="365" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="6" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
:51  %p_Result_5_i_i = call i6 @_ssdm_op_PartSelect.i6.i169.i32.i32(i169 %smantissa_V, i32 89, i32 94)

]]></Node>
<StgValue><ssdm name="p_Result_5_i_i"/></StgValue>
</operation>

<operation id="366" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="6" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
:53  %p_Result_6_i_i = call i6 @_ssdm_op_PartSelect.i6.i169.i32.i32(i169 %smantissa_V, i32 95, i32 100)

]]></Node>
<StgValue><ssdm name="p_Result_6_i_i"/></StgValue>
</operation>

<operation id="367" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="6" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
:55  %p_Result_7_i_i = call i6 @_ssdm_op_PartSelect.i6.i169.i32.i32(i169 %smantissa_V, i32 101, i32 106)

]]></Node>
<StgValue><ssdm name="p_Result_7_i_i"/></StgValue>
</operation>

<operation id="368" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="2" op_0_bw="2" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
:57  %p_Result_8_i_i = call i2 @_ssdm_op_PartSelect.i2.i169.i32.i32(i169 %smantissa_V, i32 108, i32 107)

]]></Node>
<StgValue><ssdm name="p_Result_8_i_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="369" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="9" op_1_bw="6">
<![CDATA[
:40  %chunk_0_5_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_0_5_V"/></StgValue>
</operation>

<operation id="370" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="9" op_1_bw="6">
<![CDATA[
:42  %chunk_6_11_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_i_i_19) nounwind

]]></Node>
<StgValue><ssdm name="chunk_6_11_V"/></StgValue>
</operation>

<operation id="371" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="9" op_1_bw="6">
<![CDATA[
:44  %chunk_12_17_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_1_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_12_17_V"/></StgValue>
</operation>

<operation id="372" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="9" op_1_bw="6">
<![CDATA[
:46  %chunk_18_23_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_2_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_18_23_V"/></StgValue>
</operation>

<operation id="373" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="9" op_1_bw="6">
<![CDATA[
:48  %chunk_24_29_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_3_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_24_29_V"/></StgValue>
</operation>

<operation id="374" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="9" op_1_bw="6">
<![CDATA[
:50  %chunk_30_35_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_4_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_30_35_V"/></StgValue>
</operation>

<operation id="375" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="9" op_1_bw="6">
<![CDATA[
:52  %chunk_36_41_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_5_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_36_41_V"/></StgValue>
</operation>

<operation id="376" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="9" op_1_bw="6">
<![CDATA[
:54  %chunk_42_47_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_6_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_42_47_V"/></StgValue>
</operation>

<operation id="377" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="9" op_1_bw="6">
<![CDATA[
:56  %chunk_48_53_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_7_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_48_53_V"/></StgValue>
</operation>

<operation id="378" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="2">
<![CDATA[
:58  %this_assign_14_i_i = zext i2 %p_Result_8_i_i to i6

]]></Node>
<StgValue><ssdm name="this_assign_14_i_i"/></StgValue>
</operation>

<operation id="379" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="9" op_1_bw="6">
<![CDATA[
:59  %chunk_54_55_V = call fastcc i9 @lut_mul7_chunk(i6 %this_assign_14_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_54_55_V"/></StgValue>
</operation>

<operation id="380" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
:60  %r_V = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %chunk_6_11_V, i6 0)

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="381" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="22" op_0_bw="15">
<![CDATA[
:61  %r_V_cast = zext i15 %r_V to i22

]]></Node>
<StgValue><ssdm name="r_V_cast"/></StgValue>
</operation>

<operation id="382" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="21" op_0_bw="21" op_1_bw="9" op_2_bw="12">
<![CDATA[
:62  %r_V_4 = call i21 @_ssdm_op_BitConcatenate.i21.i9.i12(i9 %chunk_12_17_V, i12 0)

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="383" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="22" op_0_bw="21">
<![CDATA[
:63  %r_V_4_cast = zext i21 %r_V_4 to i22

]]></Node>
<StgValue><ssdm name="r_V_4_cast"/></StgValue>
</operation>

<operation id="384" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="27" op_0_bw="27" op_1_bw="9" op_2_bw="18">
<![CDATA[
:64  %r_V_5 = call i27 @_ssdm_op_BitConcatenate.i27.i9.i18(i9 %chunk_18_23_V, i18 0)

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="385" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="40" op_0_bw="27">
<![CDATA[
:65  %r_V_5_cast = zext i27 %r_V_5 to i40

]]></Node>
<StgValue><ssdm name="r_V_5_cast"/></StgValue>
</operation>

<operation id="386" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="33" op_0_bw="33" op_1_bw="9" op_2_bw="24">
<![CDATA[
:66  %r_V_6 = call i33 @_ssdm_op_BitConcatenate.i33.i9.i24(i9 %chunk_24_29_V, i24 0)

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="387" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="40" op_0_bw="33">
<![CDATA[
:67  %r_V_6_cast = zext i33 %r_V_6 to i40

]]></Node>
<StgValue><ssdm name="r_V_6_cast"/></StgValue>
</operation>

<operation id="388" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="39" op_0_bw="39" op_1_bw="9" op_2_bw="30">
<![CDATA[
:68  %r_V_7 = call i39 @_ssdm_op_BitConcatenate.i39.i9.i30(i9 %chunk_30_35_V, i30 0)

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="389" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="40" op_0_bw="39">
<![CDATA[
:69  %r_V_7_cast = zext i39 %r_V_7 to i40

]]></Node>
<StgValue><ssdm name="r_V_7_cast"/></StgValue>
</operation>

<operation id="390" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:76  %tmp32 = add i22 %r_V_4_cast, %r_V_cast

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="391" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="40" op_0_bw="22">
<![CDATA[
:77  %tmp40_cast = zext i22 %tmp32 to i40

]]></Node>
<StgValue><ssdm name="tmp40_cast"/></StgValue>
</operation>

<operation id="392" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:78  %tmp33 = add i40 %r_V_7_cast, %r_V_6_cast

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="393" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:79  %tmp34 = add i40 %r_V_5_cast, %tmp33

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="394" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:80  %tmp35 = add i40 %tmp40_cast, %tmp34

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="395" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="9" op_1_bw="6">
<![CDATA[
:40  %chunk_0_5_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_0_5_V"/></StgValue>
</operation>

<operation id="396" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="9" op_1_bw="6">
<![CDATA[
:52  %chunk_36_41_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_5_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_36_41_V"/></StgValue>
</operation>

<operation id="397" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="9" op_1_bw="6">
<![CDATA[
:54  %chunk_42_47_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_6_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_42_47_V"/></StgValue>
</operation>

<operation id="398" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="9" op_1_bw="6">
<![CDATA[
:56  %chunk_48_53_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_7_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_48_53_V"/></StgValue>
</operation>

<operation id="399" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="9" op_1_bw="6">
<![CDATA[
:59  %chunk_54_55_V = call fastcc i9 @lut_mul7_chunk(i6 %this_assign_14_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_54_55_V"/></StgValue>
</operation>

<operation id="400" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="45" op_0_bw="45" op_1_bw="9" op_2_bw="36">
<![CDATA[
:70  %r_V_8 = call i45 @_ssdm_op_BitConcatenate.i45.i9.i36(i9 %chunk_36_41_V, i36 0)

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="401" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="52" op_0_bw="45">
<![CDATA[
:71  %r_V_8_cast = zext i45 %r_V_8 to i52

]]></Node>
<StgValue><ssdm name="r_V_8_cast"/></StgValue>
</operation>

<operation id="402" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="51" op_0_bw="51" op_1_bw="9" op_2_bw="42">
<![CDATA[
:72  %r_V_9 = call i51 @_ssdm_op_BitConcatenate.i51.i9.i42(i9 %chunk_42_47_V, i42 0)

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="403" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="52" op_0_bw="51">
<![CDATA[
:73  %r_V_9_cast = zext i51 %r_V_9 to i52

]]></Node>
<StgValue><ssdm name="r_V_9_cast"/></StgValue>
</operation>

<operation id="404" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="9">
<![CDATA[
:74  %tmp_32 = trunc i9 %chunk_48_53_V to i8

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="405" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="56" op_0_bw="56" op_1_bw="8" op_2_bw="48">
<![CDATA[
:75  %r_V_11 = call i56 @_ssdm_op_BitConcatenate.i56.i8.i48(i8 %tmp_32, i48 0)

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="406" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="56" op_0_bw="40">
<![CDATA[
:81  %tmp39_cast = zext i40 %tmp35 to i56

]]></Node>
<StgValue><ssdm name="tmp39_cast"/></StgValue>
</operation>

<operation id="407" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
:82  %tmp36 = add i52 %r_V_9_cast, %r_V_8_cast

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="408" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="56" op_0_bw="52">
<![CDATA[
:83  %tmp44_cast = zext i52 %tmp36 to i56

]]></Node>
<StgValue><ssdm name="tmp44_cast"/></StgValue>
</operation>

<operation id="409" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="2" op_0_bw="9">
<![CDATA[
:84  %tmp_37 = trunc i9 %chunk_54_55_V to i2

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="410" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="56" op_0_bw="56" op_1_bw="2" op_2_bw="45" op_3_bw="9">
<![CDATA[
:85  %tmp38 = call i56 @_ssdm_op_BitConcatenate.i56.i2.i45.i9(i2 %tmp_37, i45 0, i9 %chunk_0_5_V)

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="411" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:86  %tmp39 = add i56 %r_V_11, %tmp38

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="412" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:87  %tmp40 = add i56 %tmp44_cast, %tmp39

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="413" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:88  %agg_result_V_i_i = add i56 %tmp39_cast, %tmp40

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="414" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="56">
<![CDATA[
:89  %in_assign_s = zext i56 %agg_result_V_i_i to i64

]]></Node>
<StgValue><ssdm name="in_assign_s"/></StgValue>
</operation>

<operation id="415" st_id="65" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64">
<![CDATA[
:90  %in_assign_2 = uitofp i64 %in_assign_s to double

]]></Node>
<StgValue><ssdm name="in_assign_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="416" st_id="66" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load_4 = load double* %hz_addr_4, align 8

]]></Node>
<StgValue><ssdm name="hz_load_4"/></StgValue>
</operation>

<operation id="417" st_id="66" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64">
<![CDATA[
:90  %in_assign_2 = uitofp i64 %in_assign_s to double

]]></Node>
<StgValue><ssdm name="in_assign_2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="418" st_id="67" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load_4 = load double* %hz_addr_4, align 8

]]></Node>
<StgValue><ssdm name="hz_load_4"/></StgValue>
</operation>

<operation id="419" st_id="67" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64">
<![CDATA[
:90  %in_assign_2 = uitofp i64 %in_assign_s to double

]]></Node>
<StgValue><ssdm name="in_assign_2"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="420" st_id="68" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load_4 = load double* %hz_addr_4, align 8

]]></Node>
<StgValue><ssdm name="hz_load_4"/></StgValue>
</operation>

<operation id="421" st_id="68" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64">
<![CDATA[
:90  %in_assign_2 = uitofp i64 %in_assign_s to double

]]></Node>
<StgValue><ssdm name="in_assign_2"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="422" st_id="69" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="20">
<![CDATA[
:9  %hz_load_4 = load double* %hz_addr_4, align 8

]]></Node>
<StgValue><ssdm name="hz_load_4"/></StgValue>
</operation>

<operation id="423" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64">
<![CDATA[
:91  %p_Val2_5 = bitcast double %in_assign_2 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="424" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:92  %p_Repl2_11 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_5, i32 63)

]]></Node>
<StgValue><ssdm name="p_Repl2_11"/></StgValue>
</operation>

<operation id="425" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:93  %exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_5, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="426" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="52" op_0_bw="64">
<![CDATA[
:94  %mant_V = trunc i64 %p_Val2_5 to i52

]]></Node>
<StgValue><ssdm name="mant_V"/></StgValue>
</operation>

<operation id="427" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="57" op_0_bw="52">
<![CDATA[
:95  %xf_V_6 = zext i52 %mant_V to i57

]]></Node>
<StgValue><ssdm name="xf_V_6"/></StgValue>
</operation>

<operation id="428" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:96  %tmp_43 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_5, i32 50, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="429" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:97  %icmp1 = icmp eq i2 %tmp_43, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="430" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:98  %p_i31_cast_cast = select i1 %icmp1, i11 4, i11 3

]]></Node>
<StgValue><ssdm name="p_i31_cast_cast"/></StgValue>
</operation>

<operation id="431" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:99  %tmp_i_20 = icmp ugt i11 %p_i31_cast_cast, %exp_V

]]></Node>
<StgValue><ssdm name="tmp_i_20"/></StgValue>
</operation>

<operation id="432" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:100  %new_exp_V_5 = sub i11 %exp_V, %p_i31_cast_cast

]]></Node>
<StgValue><ssdm name="new_exp_V_5"/></StgValue>
</operation>

<operation id="433" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:101  %tmp_1_i1 = icmp eq i11 %exp_V, 0

]]></Node>
<StgValue><ssdm name="tmp_1_i1"/></StgValue>
</operation>

<operation id="434" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:102  %tmp_2_i2 = icmp ult i11 %p_i31_cast_cast, %exp_V

]]></Node>
<StgValue><ssdm name="tmp_2_i2"/></StgValue>
</operation>

<operation id="435" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:103  %shift_V_i34_cast_cas = select i1 %icmp1, i11 3, i11 2

]]></Node>
<StgValue><ssdm name="shift_V_i34_cast_cas"/></StgValue>
</operation>

<operation id="436" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:104  %tmp_3_i = icmp ult i11 %exp_V, 3

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="437" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:105  %shift_V = sub i11 2, %exp_V

]]></Node>
<StgValue><ssdm name="shift_V"/></StgValue>
</operation>

<operation id="438" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:106  %shift_V_1 = add i11 -2, %exp_V

]]></Node>
<StgValue><ssdm name="shift_V_1"/></StgValue>
</operation>

<operation id="439" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:107  %sel_tmp_i = xor i1 %tmp_1_i1, true

]]></Node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="440" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:108  %sel_tmp1_i = and i1 %tmp_2_i2, %sel_tmp_i

]]></Node>
<StgValue><ssdm name="sel_tmp1_i"/></StgValue>
</operation>

<operation id="441" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:109  %shift_V_2 = select i1 %sel_tmp1_i, i11 %shift_V_i34_cast_cas, i11 %shift_V_1

]]></Node>
<StgValue><ssdm name="shift_V_2"/></StgValue>
</operation>

<operation id="442" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:110  %sel_tmp5_demorgan_i = or i1 %tmp_1_i1, %tmp_2_i2

]]></Node>
<StgValue><ssdm name="sel_tmp5_demorgan_i"/></StgValue>
</operation>

<operation id="443" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:111  %sel_tmp5_i = xor i1 %sel_tmp5_demorgan_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp5_i"/></StgValue>
</operation>

<operation id="444" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:112  %sel_tmp6_i = and i1 %tmp_3_i, %sel_tmp5_i

]]></Node>
<StgValue><ssdm name="sel_tmp6_i"/></StgValue>
</operation>

<operation id="445" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:113  %shift_V_3 = select i1 %sel_tmp6_i, i11 %shift_V, i11 %shift_V_2

]]></Node>
<StgValue><ssdm name="shift_V_3"/></StgValue>
</operation>

<operation id="446" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:114  %shift_V_4 = select i1 %tmp_1_i1, i11 1, i11 %shift_V_3

]]></Node>
<StgValue><ssdm name="shift_V_4"/></StgValue>
</operation>

<operation id="447" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="57" op_0_bw="11">
<![CDATA[
:115  %tmp_5_i = zext i11 %shift_V_4 to i57

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="448" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="52" op_0_bw="11">
<![CDATA[
:116  %tmp_5_i_cast = zext i11 %shift_V_4 to i52

]]></Node>
<StgValue><ssdm name="tmp_5_i_cast"/></StgValue>
</operation>

<operation id="449" st_id="69" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
:117  %r_V_19 = lshr i52 %mant_V, %tmp_5_i_cast

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="450" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="57" op_0_bw="52">
<![CDATA[
:118  %r_V_2_i_cast = zext i52 %r_V_19 to i57

]]></Node>
<StgValue><ssdm name="r_V_2_i_cast"/></StgValue>
</operation>

<operation id="451" st_id="69" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
:119  %r_V_20 = shl i57 %xf_V_6, %tmp_5_i

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="452" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="57" op_0_bw="1" op_1_bw="57" op_2_bw="57">
<![CDATA[
:120  %xf_V_13 = select i1 %tmp_3_i, i57 %r_V_2_i_cast, i57 %r_V_20

]]></Node>
<StgValue><ssdm name="xf_V_13"/></StgValue>
</operation>

<operation id="453" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="57" op_0_bw="57" op_1_bw="57" op_2_bw="32" op_3_bw="1">
<![CDATA[
:121  %p_Result_3 = call i57 @_ssdm_op_BitSet.i57.i57.i32.i1(i57 %xf_V_13, i32 52, i1 true)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="454" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="57" op_0_bw="1" op_1_bw="57" op_2_bw="57">
<![CDATA[
:122  %xf_V_11 = select i1 %tmp_1_i1, i57 %xf_V_13, i57 %p_Result_3

]]></Node>
<StgValue><ssdm name="xf_V_11"/></StgValue>
</operation>

<operation id="455" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
:123  %xf_V_14 = add i57 2, %xf_V_11

]]></Node>
<StgValue><ssdm name="xf_V_14"/></StgValue>
</operation>

<operation id="456" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
:124  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="457" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %p_Repl2_9 = phi i3 [ 0, %5 ], [ %p_Result_5, %7 ]

]]></Node>
<StgValue><ssdm name="p_Repl2_9"/></StgValue>
</operation>

<operation id="458" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="57" op_0_bw="57" op_1_bw="0">
<![CDATA[
:1  %p_Val2_8 = phi i57 [ undef, %5 ], [ %p_Result_7, %7 ]

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="459" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:2  %i_i_i_i = phi i6 [ 18, %5 ], [ %i_6, %7 ]

]]></Node>
<StgValue><ssdm name="i_i_i_i"/></StgValue>
</operation>

<operation id="460" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="6">
<![CDATA[
:3  %i_i_i_i_cast = sext i6 %i_i_i_i to i8

]]></Node>
<StgValue><ssdm name="i_i_i_i_cast"/></StgValue>
</operation>

<operation id="461" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:4  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i_i_i_i, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="462" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="463" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_45, label %operator_double_div10.exit, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="6">
<![CDATA[
:0  %tmp_47 = trunc i6 %i_i_i_i to i5

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="465" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:1  %p_shl_i_i_i = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_47, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_i_i_i"/></StgValue>
</operation>

<operation id="466" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl_i_i_i_cast = zext i7 %p_shl_i_i_i to i8

]]></Node>
<StgValue><ssdm name="p_shl_i_i_i_cast"/></StgValue>
</operation>

<operation id="467" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %Lo_assign = sub i8 %p_shl_i_i_i_cast, %i_i_i_i_cast

]]></Node>
<StgValue><ssdm name="Lo_assign"/></StgValue>
</operation>

<operation id="468" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="8">
<![CDATA[
:4  %tmp_48 = trunc i8 %Lo_assign to i6

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="469" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_49 = icmp ugt i8 %Lo_assign, -3

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="470" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="6" op_0_bw="8">
<![CDATA[
:6  %tmp_50 = trunc i8 %Lo_assign to i6

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="471" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="57" op_0_bw="57" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_51 = call i57 @llvm.part.select.i57(i57 %xf_V_14, i32 56, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="472" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8  %tmp_52 = sub i6 -8, %tmp_50

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="473" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="57" op_0_bw="1" op_1_bw="57" op_2_bw="57">
<![CDATA[
:9  %tmp_53 = select i1 %tmp_49, i57 %tmp_51, i57 %xf_V_14

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="474" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:10  %tmp_54 = select i1 %tmp_49, i6 %tmp_52, i6 %tmp_50

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="475" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="57" op_0_bw="6">
<![CDATA[
:11  %tmp_55 = zext i6 %tmp_54 to i57

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="476" st_id="70" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
:12  %tmp_56 = lshr i57 %tmp_53, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="477" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="3" op_0_bw="57">
<![CDATA[
:13  %d_chunk_V = trunc i57 %tmp_56 to i3

]]></Node>
<StgValue><ssdm name="d_chunk_V"/></StgValue>
</operation>

<operation id="478" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:14  %p_Result_4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %p_Repl2_9, i3 %d_chunk_V) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="479" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="6">
<![CDATA[
:15  %tmp_i_i_i_i = zext i6 %p_Result_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i"/></StgValue>
</operation>

<operation id="480" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %r0_addr = getelementptr [64 x i1]* @r0, i64 0, i64 %tmp_i_i_i_i

]]></Node>
<StgValue><ssdm name="r0_addr"/></StgValue>
</operation>

<operation id="481" st_id="70" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="6">
<![CDATA[
:17  %r0_load = load i1* %r0_addr, align 1

]]></Node>
<StgValue><ssdm name="r0_load"/></StgValue>
</operation>

<operation id="482" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %r1_addr = getelementptr [64 x i1]* @r1, i64 0, i64 %tmp_i_i_i_i

]]></Node>
<StgValue><ssdm name="r1_addr"/></StgValue>
</operation>

<operation id="483" st_id="70" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="6">
<![CDATA[
:19  %r1_load = load i1* %r1_addr, align 1

]]></Node>
<StgValue><ssdm name="r1_load"/></StgValue>
</operation>

<operation id="484" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %r2_addr = getelementptr [64 x i1]* @r2, i64 0, i64 %tmp_i_i_i_i

]]></Node>
<StgValue><ssdm name="r2_addr"/></StgValue>
</operation>

<operation id="485" st_id="70" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="6">
<![CDATA[
:21  %r2_load = load i1* %r2_addr, align 1

]]></Node>
<StgValue><ssdm name="r2_load"/></StgValue>
</operation>

<operation id="486" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %q0_addr = getelementptr [64 x i1]* @q0, i64 0, i64 %tmp_i_i_i_i

]]></Node>
<StgValue><ssdm name="q0_addr"/></StgValue>
</operation>

<operation id="487" st_id="70" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="6">
<![CDATA[
:24  %q0_load = load i1* %q0_addr, align 1

]]></Node>
<StgValue><ssdm name="q0_load"/></StgValue>
</operation>

<operation id="488" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %q1_addr = getelementptr [64 x i1]* @q1, i64 0, i64 %tmp_i_i_i_i

]]></Node>
<StgValue><ssdm name="q1_addr"/></StgValue>
</operation>

<operation id="489" st_id="70" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="6">
<![CDATA[
:26  %q1_load = load i1* %q1_addr, align 1

]]></Node>
<StgValue><ssdm name="q1_load"/></StgValue>
</operation>

<operation id="490" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %q2_addr = getelementptr [64 x i1]* @q2, i64 0, i64 %tmp_i_i_i_i

]]></Node>
<StgValue><ssdm name="q2_addr"/></StgValue>
</operation>

<operation id="491" st_id="70" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="6">
<![CDATA[
:28  %q2_load = load i1* %q2_addr, align 1

]]></Node>
<StgValue><ssdm name="q2_load"/></StgValue>
</operation>

<operation id="492" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:31  %tmp_58 = icmp ugt i8 %Lo_assign, -3

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="493" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="6" op_0_bw="8">
<![CDATA[
:32  %tmp_59 = trunc i8 %Lo_assign to i6

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="494" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:52  %i_6 = add i6 -1, %i_i_i_i

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="495" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="52" op_0_bw="57">
<![CDATA[
operator_double_div10.exit:0  %new_mant_V_7 = trunc i57 %p_Val2_8 to i52

]]></Node>
<StgValue><ssdm name="new_mant_V_7"/></StgValue>
</operation>

<operation id="496" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
operator_double_div10.exit:1  %tmp_7_i = icmp eq i11 %exp_V, -1

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="497" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
operator_double_div10.exit:2  %p_2_i = select i1 %tmp_7_i, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="p_2_i"/></StgValue>
</operation>

<operation id="498" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator_double_div10.exit:3  %tmp_6_i = or i1 %tmp_7_i, %tmp_i_20

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="499" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
operator_double_div10.exit:4  %p_Repl2_10 = select i1 %tmp_6_i, i11 %p_2_i, i11 %new_exp_V_5

]]></Node>
<StgValue><ssdm name="p_Repl2_10"/></StgValue>
</operation>

<operation id="500" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
operator_double_div10.exit:5  %p_Repl2_6 = select i1 %tmp_7_i, i52 %mant_V, i52 %new_mant_V_7

]]></Node>
<StgValue><ssdm name="p_Repl2_6"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="501" st_id="71" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="6">
<![CDATA[
:17  %r0_load = load i1* %r0_addr, align 1

]]></Node>
<StgValue><ssdm name="r0_load"/></StgValue>
</operation>

<operation id="502" st_id="71" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="6">
<![CDATA[
:19  %r1_load = load i1* %r1_addr, align 1

]]></Node>
<StgValue><ssdm name="r1_load"/></StgValue>
</operation>

<operation id="503" st_id="71" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="6">
<![CDATA[
:21  %r2_load = load i1* %r2_addr, align 1

]]></Node>
<StgValue><ssdm name="r2_load"/></StgValue>
</operation>

<operation id="504" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
:22  %p_Result_5 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %r2_load, i1 %r1_load, i1 %r0_load) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="505" st_id="71" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="6">
<![CDATA[
:24  %q0_load = load i1* %q0_addr, align 1

]]></Node>
<StgValue><ssdm name="q0_load"/></StgValue>
</operation>

<operation id="506" st_id="71" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="6">
<![CDATA[
:26  %q1_load = load i1* %q1_addr, align 1

]]></Node>
<StgValue><ssdm name="q1_load"/></StgValue>
</operation>

<operation id="507" st_id="71" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="6">
<![CDATA[
:28  %q2_load = load i1* %q2_addr, align 1

]]></Node>
<StgValue><ssdm name="q2_load"/></StgValue>
</operation>

<operation id="508" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
:29  %p_Result_6 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %q2_load, i1 %q1_load, i1 %q0_load) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="509" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="57" op_0_bw="3">
<![CDATA[
:30  %loc_V_2 = zext i3 %p_Result_6 to i57

]]></Node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="510" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:33  %tmp_60 = add i6 2, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="511" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:34  %tmp_61 = sub i6 -8, %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="512" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:35  %tmp_62 = select i1 %tmp_58, i6 %tmp_59, i6 %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="513" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:36  %tmp_63 = select i1 %tmp_58, i6 %tmp_60, i6 %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="514" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:37  %tmp_64 = select i1 %tmp_58, i6 %tmp_61, i6 %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="515" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:38  %tmp_65 = sub i6 -8, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="516" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="57" op_0_bw="6">
<![CDATA[
:39  %tmp_66 = zext i6 %tmp_64 to i57

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="517" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="57" op_0_bw="6">
<![CDATA[
:40  %tmp_67 = zext i6 %tmp_63 to i57

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="518" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="57" op_0_bw="6">
<![CDATA[
:41  %tmp_68 = zext i6 %tmp_65 to i57

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="519" st_id="71" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
:42  %tmp_69 = shl i57 %loc_V_2, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="520" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="57" op_0_bw="57" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
:43  %tmp_70 = call i57 @llvm.part.select.i57(i57 %tmp_69, i32 56, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="521" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="57" op_0_bw="1" op_1_bw="57" op_2_bw="57">
<![CDATA[
:44  %tmp_71 = select i1 %tmp_58, i57 %tmp_70, i57 %tmp_69

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="522" st_id="71" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
:45  %tmp_72 = shl i57 -1, %tmp_67

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="523" st_id="71" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
:46  %tmp_73 = lshr i57 -1, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="524" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
:47  %p_demorgan = and i57 %tmp_72, %tmp_73

]]></Node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>

<operation id="525" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
:48  %tmp_74 = xor i57 %p_demorgan, -1

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="526" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
:49  %tmp_75 = and i57 %p_Val2_8, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="527" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
:50  %tmp_76 = and i57 %tmp_71, %p_demorgan

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="528" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
:51  %p_Result_7 = or i57 %tmp_75, %tmp_76

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="529" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
:53  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="530" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
operator_double_div10.exit:6  %p_Result_8 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_11, i11 %p_Repl2_10, i52 %p_Repl2_6) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="531" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64">
<![CDATA[
operator_double_div10.exit:7  %out_2 = bitcast i64 %p_Result_8 to double

]]></Node>
<StgValue><ssdm name="out_2"/></StgValue>
</operation>

<operation id="532" st_id="72" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
operator_double_div10.exit:8  %tmp_23 = fsub double %hz_load_4, %out_2

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="533" st_id="73" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
operator_double_div10.exit:8  %tmp_23 = fsub double %hz_load_4, %out_2

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="534" st_id="74" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
operator_double_div10.exit:8  %tmp_23 = fsub double %hz_load_4, %out_2

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="535" st_id="75" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
operator_double_div10.exit:8  %tmp_23 = fsub double %hz_load_4, %out_2

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="536" st_id="76" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
operator_double_div10.exit:8  %tmp_23 = fsub double %hz_load_4, %out_2

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="537" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
operator_double_div10.exit:9  store double %tmp_23, double* %hz_addr_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="538" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="64" op_1_bw="20">
<![CDATA[
operator_double_div10.exit:9  store double %tmp_23, double* %hz_addr_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
operator_double_div10.exit:10  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
