

================================================================
== Vivado HLS Report for 'forward_conv_2'
================================================================
* Date:           Fri May 24 00:15:57 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.171|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  216755|  216755|  216755|  216755|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |                      |           |  Latency  |  Interval | Pipeline|
        |       Instance       |   Module  | min | max | min | max |   Type  |
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |grp_Padding_2_fu_256  |Padding_2  |  993|  993|  993|  993|   none  |
        +----------------------+-----------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |  215760|  215760|      1798|          -|          -|   120|    no    |
        | + Loop 1.1                  |    1796|    1796|      1796|          -|          -|     1|    no    |
        |  ++ Loop 1.1.1              |    1794|    1794|      1794|          -|          -|     1|    no    |
        |   +++ Loop 1.1.1.1          |    1792|    1792|       112|          -|          -|    16|    no    |
        |    ++++ Loop 1.1.1.1.1      |     110|     110|        22|          -|          -|     5|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |      20|      20|         4|          -|          -|     5|    no    |
        +-----------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    296|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     131|    309|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    209|
|Register         |        -|      -|     213|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     344|    814|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+-----+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------+-----------+---------+-------+-----+-----+
    |grp_Padding_2_fu_256  |Padding_2  |        0|      0|  131|  309|
    +----------------------+-----------+---------+-------+-----+-----+
    |Total                 |           |        0|      0|  131|  309|
    +----------------------+-----------+---------+-------+-----+-----+

    * DSP48: 
    +------------------------------------------+--------------------------------------+--------------+
    |                 Instance                 |                Module                |  Expression  |
    +------------------------------------------+--------------------------------------+--------------+
    |lenet_mac_muladd_16s_16s_28ns_28_1_1_U42  |lenet_mac_muladd_16s_16s_28ns_28_1_1  | i0 + i1 * i2 |
    +------------------------------------------+--------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |ch_fu_330_p2                |     +    |      0|  0|  15|           5|           1|
    |ho_fu_455_p2                |     +    |      0|  0|  12|           3|           1|
    |idx_filter_fu_276_p2        |     +    |      0|  0|  15|           7|           1|
    |indvars_iv_next3_fu_312_p2  |     +    |      0|  0|  12|           3|           1|
    |indvars_iv_next_fu_363_p2   |     +    |      0|  0|  12|           3|           1|
    |next_mul2_fu_264_p2         |     +    |      0|  0|  23|          16|           9|
    |next_mul_fu_318_p2          |     +    |      0|  0|  15|           9|           5|
    |p_x_assign_8_fu_379_p2      |     +    |      0|  0|  15|           9|           9|
    |tmp1_fu_407_p2              |     +    |      0|  0|   9|           9|           9|
    |tmp2_fu_439_p2              |     +    |      0|  0|  15|           9|           9|
    |tmp_76_fu_412_p2            |     +    |      0|  0|   9|           9|           9|
    |tmp_78_fu_444_p2            |     +    |      0|  0|   9|           9|           9|
    |tmp_80_fu_474_p2            |     +    |      0|  0|  23|          16|          16|
    |tmp_s_fu_346_p2             |     +    |      0|  0|  15|           7|           7|
    |v_fu_461_p2                 |     +    |      0|  0|  12|           3|           1|
    |p_y_assign_s_fu_418_p2      |     -    |      0|  0|  12|           3|           3|
    |tmp_79_fu_450_p2            |     -    |      0|  0|   9|           9|           9|
    |exitcond1_fu_389_p2         |   icmp   |      0|  0|   9|           3|           3|
    |exitcond4_fu_373_p2         |   icmp   |      0|  0|   9|           3|           3|
    |exitcond5_fu_324_p2         |   icmp   |      0|  0|  11|           5|           6|
    |exitcond6_fu_300_p2         |   icmp   |      0|  0|   9|           3|           3|
    |exitcond7_fu_290_p2         |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_270_p2          |   icmp   |      0|  0|  11|           7|           5|
    |idx_x_fu_357_p2             |    xor   |      0|  0|   2|           1|           2|
    |idx_y_fu_306_p2             |    xor   |      0|  0|   2|           1|           2|
    |tmp3_fu_336_p2              |    xor   |      0|  0|   2|           1|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 296|         156|         128|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                          |  53|         12|    1|         12|
    |conv_layer_5_120_1_0_5_5_16_inpad_data_V_address0  |  15|          3|    9|         27|
    |conv_layer_5_120_1_0_5_5_16_inpad_data_V_ce0       |  15|          3|    1|          3|
    |conv_layer_5_120_1_0_5_5_16_inpad_data_V_we0       |   9|          2|    1|          2|
    |ho_1_reg_165                                       |   9|          2|    1|          2|
    |indvars_iv2_reg_129                                |   9|          2|    3|          6|
    |indvars_iv_reg_153                                 |   9|          2|    3|          6|
    |p_082_2_reg_213                                    |   9|          2|   16|         32|
    |p_Val2_3_reg_235                                   |   9|          2|   16|         32|
    |p_Val2_s_reg_177                                   |   9|          2|   16|         32|
    |p_x_assign_7_reg_225                               |   9|          2|    3|          6|
    |p_y_assign_9_reg_247                               |   9|          2|    3|          6|
    |p_z_assign_3_reg_190                               |   9|          2|    5|         10|
    |p_z_assign_reg_105                                 |   9|          2|    7|         14|
    |phi_mul1_reg_117                                   |   9|          2|   16|         32|
    |phi_mul_reg_201                                    |   9|          2|    9|         18|
    |v_2_reg_141                                        |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              | 209|         46|  111|        242|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  11|   0|   11|          0|
    |ch_reg_570                         |   5|   0|    5|          0|
    |conv_layer_W_data_V_1_reg_632      |  16|   0|   16|          0|
    |conv_layer_inpad_da_1_reg_627      |  16|   0|   16|          0|
    |grp_Padding_2_fu_256_ap_start_reg  |   1|   0|    1|          0|
    |ho_1_reg_165                       |   1|   0|    1|          0|
    |ho_4_cast_reg_543                  |   1|   0|    3|          2|
    |ho_reg_607                         |   3|   0|    3|          0|
    |idx_filter_reg_525                 |   7|   0|    7|          0|
    |indvars_iv2_reg_129                |   3|   0|    3|          0|
    |indvars_iv_reg_153                 |   3|   0|    3|          0|
    |next_mul2_reg_517                  |  16|   0|   16|          0|
    |next_mul_reg_562                   |   9|   0|    9|          0|
    |p_082_2_reg_213                    |  16|   0|   16|          0|
    |p_Val2_3_reg_235                   |  16|   0|   16|          0|
    |p_Val2_s_reg_177                   |  16|   0|   16|          0|
    |p_x_assign_7_reg_225               |   3|   0|    3|          0|
    |p_x_assign_8_reg_588               |   9|   0|    9|          0|
    |p_y_assign_9_reg_247               |   3|   0|    3|          0|
    |p_z_assign_3_reg_190               |   5|   0|    5|          0|
    |p_z_assign_reg_105                 |   7|   0|    7|          0|
    |phi_mul1_reg_117                   |  16|   0|   16|          0|
    |phi_mul_reg_201                    |   9|   0|    9|          0|
    |tmp_76_reg_597                     |   9|   0|    9|          0|
    |tmp_79_reg_602                     |   9|   0|    9|          0|
    |v_2_reg_141                        |   1|   0|    1|          0|
    |v_6_cast9_reg_530                  |   1|   0|    9|          8|
    |v_6_cast_reg_535                   |   1|   0|    3|          2|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 213|   0|  225|         12|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|                      RTL Ports                     | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+----------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                                              |  in |    1| ap_ctrl_hs |               forward_conv.2              | return value |
|ap_rst                                              |  in |    1| ap_ctrl_hs |               forward_conv.2              | return value |
|ap_start                                            |  in |    1| ap_ctrl_hs |               forward_conv.2              | return value |
|ap_done                                             | out |    1| ap_ctrl_hs |               forward_conv.2              | return value |
|ap_idle                                             | out |    1| ap_ctrl_hs |               forward_conv.2              | return value |
|ap_ready                                            | out |    1| ap_ctrl_hs |               forward_conv.2              | return value |
|conv_layer_5_120_1_0_5_5_16_input_data_V_address0   | out |    9|  ap_memory |  conv_layer_5_120_1_0_5_5_16_input_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_input_data_V_ce0        | out |    1|  ap_memory |  conv_layer_5_120_1_0_5_5_16_input_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_input_data_V_q0         |  in |   16|  ap_memory |  conv_layer_5_120_1_0_5_5_16_input_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_output_data_V_address0  | out |    7|  ap_memory | conv_layer_5_120_1_0_5_5_16_output_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_output_data_V_ce0       | out |    1|  ap_memory | conv_layer_5_120_1_0_5_5_16_output_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_output_data_V_we0       | out |    1|  ap_memory | conv_layer_5_120_1_0_5_5_16_output_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_output_data_V_d0        | out |   16|  ap_memory | conv_layer_5_120_1_0_5_5_16_output_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_W_data_V_address0       | out |   16|  ap_memory |    conv_layer_5_120_1_0_5_5_16_W_data_V   |     array    |
|conv_layer_5_120_1_0_5_5_16_W_data_V_ce0            | out |    1|  ap_memory |    conv_layer_5_120_1_0_5_5_16_W_data_V   |     array    |
|conv_layer_5_120_1_0_5_5_16_W_data_V_q0             |  in |   16|  ap_memory |    conv_layer_5_120_1_0_5_5_16_W_data_V   |     array    |
|conv_layer_5_120_1_0_5_5_16_inpad_data_V_address0   | out |    9|  ap_memory |  conv_layer_5_120_1_0_5_5_16_inpad_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_inpad_data_V_ce0        | out |    1|  ap_memory |  conv_layer_5_120_1_0_5_5_16_inpad_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_inpad_data_V_we0        | out |    1|  ap_memory |  conv_layer_5_120_1_0_5_5_16_inpad_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_inpad_data_V_d0         | out |   16|  ap_memory |  conv_layer_5_120_1_0_5_5_16_inpad_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_inpad_data_V_q0         |  in |   16|  ap_memory |  conv_layer_5_120_1_0_5_5_16_inpad_data_V |     array    |
+----------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+

