Project to simulate a slightly modified RISC-V-based processor (missing instructions fence and op_csr), for synthesis on Strattix III based FPGAs.

Co-written (in every sense of the word) with dewyze2
