

================================================================
== Vitis HLS Report for 'fft_32pt_Pipeline_VITIS_LOOP_221_2'
================================================================
* Date:           Sun Aug 31 16:41:44 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.626 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_221_2  |        8|        8|         1|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.62>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 4 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_imag_7_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_7_load_6"   --->   Operation 5 'read' 'in_imag_7_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_imag_6_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_6_load_6"   --->   Operation 6 'read' 'in_imag_6_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_imag_5_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_5_load_6"   --->   Operation 7 'read' 'in_imag_5_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_imag_4_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_4_load_6"   --->   Operation 8 'read' 'in_imag_4_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_imag_3_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_3_load_6"   --->   Operation 9 'read' 'in_imag_3_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_imag_2_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_2_load_6"   --->   Operation 10 'read' 'in_imag_2_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_imag_1_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_1_load_6"   --->   Operation 11 'read' 'in_imag_1_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_imag_0_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_0_load_6"   --->   Operation 12 'read' 'in_imag_0_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_real_7_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_7_load_6"   --->   Operation 13 'read' 'in_real_7_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_real_6_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_6_load_6"   --->   Operation 14 'read' 'in_real_6_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_real_5_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_5_load_6"   --->   Operation 15 'read' 'in_real_5_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_real_4_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_4_load_6"   --->   Operation 16 'read' 'in_real_4_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_real_3_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_3_load_6"   --->   Operation 17 'read' 'in_real_3_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_real_2_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_2_load_6"   --->   Operation 18 'read' 'in_real_2_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_real_1_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_1_load_6"   --->   Operation 19 'read' 'in_real_1_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_real_0_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_0_load_6"   --->   Operation 20 'read' 'in_real_0_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_imag_7_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_7_load"   --->   Operation 21 'read' 'in_imag_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_imag_6_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_6_load"   --->   Operation 22 'read' 'in_imag_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_imag_5_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_5_load"   --->   Operation 23 'read' 'in_imag_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_imag_4_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_4_load"   --->   Operation 24 'read' 'in_imag_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_imag_3_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_3_load"   --->   Operation 25 'read' 'in_imag_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_imag_2_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_2_load"   --->   Operation 26 'read' 'in_imag_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%in_imag_1_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_1_load"   --->   Operation 27 'read' 'in_imag_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_imag_0_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_0_load"   --->   Operation 28 'read' 'in_imag_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_real_7_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_7_load"   --->   Operation 29 'read' 'in_real_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in_real_6_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_6_load"   --->   Operation 30 'read' 'in_real_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%in_real_5_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_5_load"   --->   Operation 31 'read' 'in_real_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%in_real_4_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_4_load"   --->   Operation 32 'read' 'in_real_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%in_real_3_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_3_load"   --->   Operation 33 'read' 'in_real_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%in_real_2_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_2_load"   --->   Operation 34 'read' 'in_real_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%in_real_1_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_1_load"   --->   Operation 35 'read' 'in_real_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%in_real_0_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_0_load"   --->   Operation 36 'read' 'in_real_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_3"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc57"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i = load i4 %i_3" [radixfft/core.cpp:223]   --->   Operation 39 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.30ns)   --->   "%icmp_ln221 = icmp_eq  i4 %i, i4 8" [radixfft/core.cpp:221]   --->   Operation 40 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.73ns)   --->   "%add_ln221 = add i4 %i, i4 1" [radixfft/core.cpp:221]   --->   Operation 42 'add' 'add_ln221' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %icmp_ln221, void %for.inc57.split, void %for.body.i.preheader.exitStub" [radixfft/core.cpp:221]   --->   Operation 43 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln221 = trunc i4 %i" [radixfft/core.cpp:221]   --->   Operation 44 'trunc' 'trunc_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln221_1 = trunc i4 %i" [radixfft/core.cpp:221]   --->   Operation 45 'trunc' 'trunc_ln221_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln222 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [radixfft/core.cpp:222]   --->   Operation 46 'specpipeline' 'specpipeline_ln222' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln221 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [radixfft/core.cpp:221]   --->   Operation 47 'specloopname' 'specloopname_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i2 %trunc_ln221" [radixfft/core.cpp:223]   --->   Operation 48 'zext' 'zext_ln223' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%o1_in_real_V_addr = getelementptr i32 %o1_in_real_V, i64 0, i64 %zext_ln223" [radixfft/core.cpp:223]   --->   Operation 49 'getelementptr' 'o1_in_real_V_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%o1_in_real_V_4_addr = getelementptr i32 %o1_in_real_V_4, i64 0, i64 %zext_ln223" [radixfft/core.cpp:223]   --->   Operation 50 'getelementptr' 'o1_in_real_V_4_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%o1_in_imag_V_addr = getelementptr i32 %o1_in_imag_V, i64 0, i64 %zext_ln223" [radixfft/core.cpp:223]   --->   Operation 51 'getelementptr' 'o1_in_imag_V_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%o1_in_imag_V_4_addr = getelementptr i32 %o1_in_imag_V_4, i64 0, i64 %zext_ln223" [radixfft/core.cpp:223]   --->   Operation 52 'getelementptr' 'o1_in_imag_V_4_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.30ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_real_0_load_read, i32 %in_real_1_load_read, i32 %in_real_2_load_read, i32 %in_real_3_load_read, i32 %in_real_4_load_read, i32 %in_real_5_load_read, i32 %in_real_6_load_read, i32 %in_real_7_load_read, i3 %trunc_ln221_1" [radixfft/core.cpp:223]   --->   Operation 53 'mux' 'tmp_s' <Predicate = (!icmp_ln221)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.30ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_imag_0_load_read, i32 %in_imag_1_load_read, i32 %in_imag_2_load_read, i32 %in_imag_3_load_read, i32 %in_imag_4_load_read, i32 %in_imag_5_load_read, i32 %in_imag_6_load_read, i32 %in_imag_7_load_read, i3 %trunc_ln221_1" [radixfft/core.cpp:223]   --->   Operation 54 'mux' 'tmp_5' <Predicate = (!icmp_ln221)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i, i32 2" [radixfft/core.cpp:223]   --->   Operation 55 'bitselect' 'tmp' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%o2_in_real_V_addr = getelementptr i32 %o2_in_real_V, i64 0, i64 %zext_ln223" [radixfft/core.cpp:224]   --->   Operation 56 'getelementptr' 'o2_in_real_V_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%o2_in_imag_V_addr = getelementptr i32 %o2_in_imag_V, i64 0, i64 %zext_ln223" [radixfft/core.cpp:224]   --->   Operation 57 'getelementptr' 'o2_in_imag_V_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (2.30ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_real_0_load_6_read, i32 %in_real_1_load_6_read, i32 %in_real_2_load_6_read, i32 %in_real_3_load_6_read, i32 %in_real_4_load_6_read, i32 %in_real_5_load_6_read, i32 %in_real_6_load_6_read, i32 %in_real_7_load_6_read, i3 %trunc_ln221_1" [radixfft/core.cpp:224]   --->   Operation 58 'mux' 'tmp_6' <Predicate = (!icmp_ln221)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (2.30ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %in_imag_0_load_6_read, i32 %in_imag_1_load_6_read, i32 %in_imag_2_load_6_read, i32 %in_imag_3_load_6_read, i32 %in_imag_4_load_6_read, i32 %in_imag_5_load_6_read, i32 %in_imag_6_load_6_read, i32 %in_imag_7_load_6_read, i3 %trunc_ln221_1" [radixfft/core.cpp:224]   --->   Operation 59 'mux' 'tmp_7' <Predicate = (!icmp_ln221)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln223 = br i1 %tmp, void %arrayidx56.1.case.0, void %arrayidx56.1.case.1" [radixfft/core.cpp:223]   --->   Operation 60 'br' 'br_ln223' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln223 = store i32 %tmp_s, i2 %o1_in_real_V_addr" [radixfft/core.cpp:223]   --->   Operation 61 'store' 'store_ln223' <Predicate = (!icmp_ln221 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 62 [1/1] (2.32ns)   --->   "%store_ln223 = store i32 %tmp_5, i2 %o1_in_imag_V_addr" [radixfft/core.cpp:223]   --->   Operation 62 'store' 'store_ln223' <Predicate = (!icmp_ln221 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln224 = store i32 %tmp_6, i2 %o2_in_real_V_addr" [radixfft/core.cpp:224]   --->   Operation 63 'store' 'store_ln224' <Predicate = (!icmp_ln221 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 64 [1/1] (2.32ns)   --->   "%store_ln224 = store i32 %tmp_7, i2 %o2_in_imag_V_addr" [radixfft/core.cpp:224]   --->   Operation 64 'store' 'store_ln224' <Predicate = (!icmp_ln221 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln224 = br void %arrayidx56.1.exit" [radixfft/core.cpp:224]   --->   Operation 65 'br' 'br_ln224' <Predicate = (!icmp_ln221 & !tmp)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (2.32ns)   --->   "%store_ln223 = store i32 %tmp_s, i2 %o1_in_real_V_4_addr" [radixfft/core.cpp:223]   --->   Operation 66 'store' 'store_ln223' <Predicate = (!icmp_ln221 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln223 = store i32 %tmp_5, i2 %o1_in_imag_V_4_addr" [radixfft/core.cpp:223]   --->   Operation 67 'store' 'store_ln223' <Predicate = (!icmp_ln221 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%o2_in_real_V_4_addr = getelementptr i32 %o2_in_real_V_4, i64 0, i64 %zext_ln223" [radixfft/core.cpp:224]   --->   Operation 68 'getelementptr' 'o2_in_real_V_4_addr' <Predicate = (!icmp_ln221 & tmp)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%o2_in_imag_V_4_addr = getelementptr i32 %o2_in_imag_V_4, i64 0, i64 %zext_ln223" [radixfft/core.cpp:224]   --->   Operation 69 'getelementptr' 'o2_in_imag_V_4_addr' <Predicate = (!icmp_ln221 & tmp)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (2.32ns)   --->   "%store_ln224 = store i32 %tmp_6, i2 %o2_in_real_V_4_addr" [radixfft/core.cpp:224]   --->   Operation 70 'store' 'store_ln224' <Predicate = (!icmp_ln221 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 71 [1/1] (2.32ns)   --->   "%store_ln224 = store i32 %tmp_7, i2 %o2_in_imag_V_4_addr" [radixfft/core.cpp:224]   --->   Operation 71 'store' 'store_ln224' <Predicate = (!icmp_ln221 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln224 = br void %arrayidx56.1.exit" [radixfft/core.cpp:224]   --->   Operation 72 'br' 'br_ln224' <Predicate = (!icmp_ln221 & tmp)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln221 = store i4 %add_ln221, i4 %i_3" [radixfft/core.cpp:221]   --->   Operation 73 'store' 'store_ln221' <Predicate = (!icmp_ln221)> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln221 = br void %for.inc57" [radixfft/core.cpp:221]   --->   Operation 74 'br' 'br_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln221)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.63ns
The critical path consists of the following:
	'alloca' operation ('i') [41]  (0 ns)
	'load' operation ('i', radixfft/core.cpp:223) on local variable 'i' [77]  (0 ns)
	'mux' operation ('tmp_s', radixfft/core.cpp:223) [92]  (2.3 ns)
	'store' operation ('store_ln223', radixfft/core.cpp:223) of variable 'tmp_s', radixfft/core.cpp:223 on array 'o1_in_real_V' [101]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
