$date
	Sun Jan 22 17:12:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fsm_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 2 # in [1:0] $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 2 % in [1:0] $end
$var wire 1 $ rst $end
$var reg 1 ! out $end
$var reg 3 & state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
1$
b0 #
0"
x!
$end
#3
1"
#6
0!
b1 &
0"
b1 #
b1 %
#9
1"
#12
b10 &
0"
#15
1"
#16
b10 #
b10 %
#18
b101 &
0"
#21
1"
#24
1!
b1 &
0"
#26
b0 #
b0 %
#27
1"
#30
0!
b0 &
0"
#33
1"
#36
1!
0"
b11 #
b11 %
#39
1"
#41
b1 #
b1 %
#42
0!
b1 &
0"
#45
1"
#46
b0 #
b0 %
#48
b0 &
0"
#51
1"
b10 #
b10 %
#54
b10 &
0"
#56
b11 #
b11 %
#57
1"
#60
1!
0"
#61
b0 #
b0 %
#63
1"
#66
0!
b100 &
0"
b1 #
b1 %
#69
1"
#72
b101 &
0"
#75
1"
#78
1!
b0 &
0"
#81
1"
b0 #
b0 %
#84
0!
0"
#86
b1 #
b1 %
#87
1"
#90
b1 &
0"
#91
