<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_muereg.h source code [netbsd/sys/dev/usb/if_muereg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/usb/if_muereg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>usb</a>/<a href='if_muereg.h.html'>if_muereg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_muereg.h,v 1.5 2019/02/03 13:11:07 mlelstv Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: if_muereg.h,v 1.1 2018/08/03 01:50:15 kevlo Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2018 Kevin Lo &lt;kevlo@openbsd.org&gt;</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Permission to use, copy, modify, and distribute this software for any</i></td></tr>
<tr><th id="8">8</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="9">9</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="12">12</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="13">13</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="14">14</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="15">15</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="16">16</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="17">17</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#<span data-ppcond="20">ifndef</span> <span class="macro" data-ref="_M/_IF_MUEREG_H_">_IF_MUEREG_H_</span></u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/_IF_MUEREG_H_" data-ref="_M/_IF_MUEREG_H_">_IF_MUEREG_H_</dfn></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><i>/* XXX for ETHER_HDR_LEN and ETHER_VLAN_ENCAP_LEN */</i></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../net/if_ether.h.html">&lt;net/if_ether.h&gt;</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><i>/* XXX for IP_MAXPACKET */</i></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../netinet/ip.h.html">&lt;netinet/ip.h&gt;</a></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i>/* XXX for struct mue_txbuf_hdr */</i></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="if_muevar.h.html">&lt;dev/usb/if_muevar.h&gt;</a></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/* USB vendor requests */</i></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/MUE_UR_WRITEREG" data-ref="_M/MUE_UR_WRITEREG">MUE_UR_WRITEREG</dfn>         0xa0</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/MUE_UR_READREG" data-ref="_M/MUE_UR_READREG">MUE_UR_READREG</dfn>		0xa1</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/* registers */</i></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/MUE_ID_REV" data-ref="_M/MUE_ID_REV">MUE_ID_REV</dfn>			0x000</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/MUE_INT_STATUS" data-ref="_M/MUE_INT_STATUS">MUE_INT_STATUS</dfn>			0x00c</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/MUE_HW_CFG" data-ref="_M/MUE_HW_CFG">MUE_HW_CFG</dfn>			0x010</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/MUE_PMT_CTL" data-ref="_M/MUE_PMT_CTL">MUE_PMT_CTL</dfn>			0x014</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/MUE_LED_CFG" data-ref="_M/MUE_LED_CFG">MUE_LED_CFG</dfn>			0x018</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/MUE_DP_SEL" data-ref="_M/MUE_DP_SEL">MUE_DP_SEL</dfn>			0x024</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/MUE_DP_CMD" data-ref="_M/MUE_DP_CMD">MUE_DP_CMD</dfn>			0x028</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/MUE_DP_ADDR" data-ref="_M/MUE_DP_ADDR">MUE_DP_ADDR</dfn>			0x02c</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/MUE_DP_DATA" data-ref="_M/MUE_DP_DATA">MUE_DP_DATA</dfn>			0x030</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/MUE_7500_BURST_CAP" data-ref="_M/MUE_7500_BURST_CAP">MUE_7500_BURST_CAP</dfn>		0x034</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/MUE_7500_INT_EP_CTL" data-ref="_M/MUE_7500_INT_EP_CTL">MUE_7500_INT_EP_CTL</dfn>		0x038</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/MUE_7500_BULKIN_DELAY" data-ref="_M/MUE_7500_BULKIN_DELAY">MUE_7500_BULKIN_DELAY</dfn>		0x03c</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/MUE_E2P_CMD" data-ref="_M/MUE_E2P_CMD">MUE_E2P_CMD</dfn>			0x040</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/MUE_E2P_DATA" data-ref="_M/MUE_E2P_DATA">MUE_E2P_DATA</dfn>			0x044</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/MUE_E2P_IND" data-ref="_M/MUE_E2P_IND">MUE_E2P_IND</dfn>			0x0a5</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/MUE_7500_RFE_CTL" data-ref="_M/MUE_7500_RFE_CTL">MUE_7500_RFE_CTL</dfn>		0x060</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/MUE_USB_CFG0" data-ref="_M/MUE_USB_CFG0">MUE_USB_CFG0</dfn>			0x080</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/MUE_USB_CFG1" data-ref="_M/MUE_USB_CFG1">MUE_USB_CFG1</dfn>			0x084</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/MUE_7500_FCT_RX_CTL" data-ref="_M/MUE_7500_FCT_RX_CTL">MUE_7500_FCT_RX_CTL</dfn>		0x090</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/MUE_7800_BURST_CAP" data-ref="_M/MUE_7800_BURST_CAP">MUE_7800_BURST_CAP</dfn>		0x090</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/MUE_7500_FCT_TX_CTL" data-ref="_M/MUE_7500_FCT_TX_CTL">MUE_7500_FCT_TX_CTL</dfn>		0x094</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/MUE_7800_BULKIN_DELAY" data-ref="_M/MUE_7800_BULKIN_DELAY">MUE_7800_BULKIN_DELAY</dfn>		0x094</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/MUE_7500_FCT_RX_FIFO_END" data-ref="_M/MUE_7500_FCT_RX_FIFO_END">MUE_7500_FCT_RX_FIFO_END</dfn>	0x098</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/MUE_7800_INT_EP_CTL" data-ref="_M/MUE_7800_INT_EP_CTL">MUE_7800_INT_EP_CTL</dfn>		0x098</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/MUE_7500_FCT_TX_FIFO_END" data-ref="_M/MUE_7500_FCT_TX_FIFO_END">MUE_7500_FCT_TX_FIFO_END</dfn>	0x09c</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/MUE_7500_FCT_FLOW" data-ref="_M/MUE_7500_FCT_FLOW">MUE_7500_FCT_FLOW</dfn>		0x0a0</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/MUE_7800_RFE_CTL" data-ref="_M/MUE_7800_RFE_CTL">MUE_7800_RFE_CTL</dfn>		0x0b0</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/MUE_7800_FCT_RX_CTL" data-ref="_M/MUE_7800_FCT_RX_CTL">MUE_7800_FCT_RX_CTL</dfn>		0x0c0</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/MUE_7800_FCT_TX_CTL" data-ref="_M/MUE_7800_FCT_TX_CTL">MUE_7800_FCT_TX_CTL</dfn>		0x0c4</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/MUE_7800_FCT_RX_FIFO_END" data-ref="_M/MUE_7800_FCT_RX_FIFO_END">MUE_7800_FCT_RX_FIFO_END</dfn>	0x0c8</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/MUE_7800_FCT_TX_FIFO_END" data-ref="_M/MUE_7800_FCT_TX_FIFO_END">MUE_7800_FCT_TX_FIFO_END</dfn>	0x0cc</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/MUE_7800_FCT_FLOW" data-ref="_M/MUE_7800_FCT_FLOW">MUE_7800_FCT_FLOW</dfn>		0x0d0</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/MUE_LTM_INDEX" data-ref="_M/MUE_LTM_INDEX">MUE_LTM_INDEX</dfn>(idx)		(0x0e0 + (idx) * 4)</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/MUE_NUM_LTM_INDEX" data-ref="_M/MUE_NUM_LTM_INDEX">MUE_NUM_LTM_INDEX</dfn>		6</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/MUE_MAC_CR" data-ref="_M/MUE_MAC_CR">MUE_MAC_CR</dfn>			0x100</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/MUE_MAC_RX" data-ref="_M/MUE_MAC_RX">MUE_MAC_RX</dfn>			0x104</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/MUE_MAC_TX" data-ref="_M/MUE_MAC_TX">MUE_MAC_TX</dfn>			0x108</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/MUE_FLOW" data-ref="_M/MUE_FLOW">MUE_FLOW</dfn>			0x10c</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/MUE_RX_ADDRH" data-ref="_M/MUE_RX_ADDRH">MUE_RX_ADDRH</dfn>			0x118</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/MUE_RX_ADDRL" data-ref="_M/MUE_RX_ADDRL">MUE_RX_ADDRL</dfn>			0x11c</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/MUE_MII_ACCESS" data-ref="_M/MUE_MII_ACCESS">MUE_MII_ACCESS</dfn>			0x120</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/MUE_MII_DATA" data-ref="_M/MUE_MII_DATA">MUE_MII_DATA</dfn>			0x124</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/MUE_7500_ADDR_FILTX_BASE" data-ref="_M/MUE_7500_ADDR_FILTX_BASE">MUE_7500_ADDR_FILTX_BASE</dfn>	0x300</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/MUE_7500_ADDR_FILTX" data-ref="_M/MUE_7500_ADDR_FILTX">MUE_7500_ADDR_FILTX</dfn>(i)		(MUE_7500_ADDR_FILTX_BASE + 8 * (i))</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/MUE_7800_ADDR_FILTX_BASE" data-ref="_M/MUE_7800_ADDR_FILTX_BASE">MUE_7800_ADDR_FILTX_BASE</dfn>	0x400</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/MUE_7800_ADDR_FILTX" data-ref="_M/MUE_7800_ADDR_FILTX">MUE_7800_ADDR_FILTX</dfn>(i)		(MUE_7800_ADDR_FILTX_BASE + 8 * (i))</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/MUE_NUM_ADDR_FILTX" data-ref="_M/MUE_NUM_ADDR_FILTX">MUE_NUM_ADDR_FILTX</dfn>		33</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><i>/* device ID and revision register */</i></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/MUE_ID_REV_ID" data-ref="_M/MUE_ID_REV_ID">MUE_ID_REV_ID</dfn>		__BITS(16,31)</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/MUE_ID_REV_REV" data-ref="_M/MUE_ID_REV_REV">MUE_ID_REV_REV</dfn>		__BITS(0,15)</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><i>/* hardware configuration register */</i></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/MUE_HW_CFG_SRST" data-ref="_M/MUE_HW_CFG_SRST">MUE_HW_CFG_SRST</dfn>		0x00000001</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/MUE_HW_CFG_LRST" data-ref="_M/MUE_HW_CFG_LRST">MUE_HW_CFG_LRST</dfn>		0x00000002</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/MUE_HW_CFG_BCE" data-ref="_M/MUE_HW_CFG_BCE">MUE_HW_CFG_BCE</dfn>		0x00000004</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/MUE_HW_CFG_MEF" data-ref="_M/MUE_HW_CFG_MEF">MUE_HW_CFG_MEF</dfn>		0x00000010</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/MUE_HW_CFG_BIR" data-ref="_M/MUE_HW_CFG_BIR">MUE_HW_CFG_BIR</dfn>		0x00000080</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/MUE_HW_CFG_LED0_EN" data-ref="_M/MUE_HW_CFG_LED0_EN">MUE_HW_CFG_LED0_EN</dfn>	0x00100000</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/MUE_HW_CFG_LED1_EN" data-ref="_M/MUE_HW_CFG_LED1_EN">MUE_HW_CFG_LED1_EN</dfn>	0x00200000</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><i>/* power management control register */</i></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/MUE_PMT_CTL_PHY_RST" data-ref="_M/MUE_PMT_CTL_PHY_RST">MUE_PMT_CTL_PHY_RST</dfn>	0x00000010</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/MUE_PMT_CTL_READY" data-ref="_M/MUE_PMT_CTL_READY">MUE_PMT_CTL_READY</dfn>	0x00000080</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><i>/* LED configuration register */</i></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/MUE_LED_CFG_LEDGPIO_EN" data-ref="_M/MUE_LED_CFG_LEDGPIO_EN">MUE_LED_CFG_LEDGPIO_EN</dfn>		0x0000f000</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/MUE_LED_CFG_LED10_FUN_SEL" data-ref="_M/MUE_LED_CFG_LED10_FUN_SEL">MUE_LED_CFG_LED10_FUN_SEL</dfn>	0x40000000</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/MUE_LED_CFG_LED2_FUN_SEL" data-ref="_M/MUE_LED_CFG_LED2_FUN_SEL">MUE_LED_CFG_LED2_FUN_SEL</dfn>	0x80000000</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i>/* data port select register */</i></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/MUE_DP_SEL_RSEL_MASK" data-ref="_M/MUE_DP_SEL_RSEL_MASK">MUE_DP_SEL_RSEL_MASK</dfn>	0x0000000f</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/MUE_DP_SEL_VHF" data-ref="_M/MUE_DP_SEL_VHF">MUE_DP_SEL_VHF</dfn>		0x00000001</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/MUE_DP_SEL_DPRDY" data-ref="_M/MUE_DP_SEL_DPRDY">MUE_DP_SEL_DPRDY</dfn>	0x80000000</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/MUE_DP_SEL_VHF_HASH_LEN" data-ref="_M/MUE_DP_SEL_VHF_HASH_LEN">MUE_DP_SEL_VHF_HASH_LEN</dfn>	16</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/MUE_DP_SEL_VHF_VLAN_LEN" data-ref="_M/MUE_DP_SEL_VHF_VLAN_LEN">MUE_DP_SEL_VHF_VLAN_LEN</dfn>	128</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i>/* data port command register */</i></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/MUE_DP_CMD_WRITE" data-ref="_M/MUE_DP_CMD_WRITE">MUE_DP_CMD_WRITE</dfn>	0x00000001</u></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><i>/* burst cap register and etc */</i></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/MUE_SS_USB_PKT_SIZE" data-ref="_M/MUE_SS_USB_PKT_SIZE">MUE_SS_USB_PKT_SIZE</dfn>		1024</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/MUE_HS_USB_PKT_SIZE" data-ref="_M/MUE_HS_USB_PKT_SIZE">MUE_HS_USB_PKT_SIZE</dfn>		512</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/MUE_FS_USB_PKT_SIZE" data-ref="_M/MUE_FS_USB_PKT_SIZE">MUE_FS_USB_PKT_SIZE</dfn>		64</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/MUE_7500_HS_RX_BUFSIZE" data-ref="_M/MUE_7500_HS_RX_BUFSIZE">MUE_7500_HS_RX_BUFSIZE</dfn>		\</u></td></tr>
<tr><th id="122">122</th><td><u>	(16 * 1024 + 5 * MUE_HS_USB_PKT_SIZE)</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/MUE_7500_FS_RX_BUFSIZE" data-ref="_M/MUE_7500_FS_RX_BUFSIZE">MUE_7500_FS_RX_BUFSIZE</dfn>		\</u></td></tr>
<tr><th id="124">124</th><td><u>	(6 * 1024 + 33 * MUE_FS_USB_PKT_SIZE)</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/MUE_7500_MAX_RX_FIFO_SIZE" data-ref="_M/MUE_7500_MAX_RX_FIFO_SIZE">MUE_7500_MAX_RX_FIFO_SIZE</dfn>	(20 * 1024)</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/MUE_7500_MAX_TX_FIFO_SIZE" data-ref="_M/MUE_7500_MAX_TX_FIFO_SIZE">MUE_7500_MAX_TX_FIFO_SIZE</dfn>	(12 * 1024)</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/MUE_7800_RX_BUFSIZE" data-ref="_M/MUE_7800_RX_BUFSIZE">MUE_7800_RX_BUFSIZE</dfn>		(12 * 1024)</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/MUE_7800_MAX_RX_FIFO_SIZE" data-ref="_M/MUE_7800_MAX_RX_FIFO_SIZE">MUE_7800_MAX_RX_FIFO_SIZE</dfn>	MUE_7800_RX_BUFSIZE</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/MUE_7800_MAX_TX_FIFO_SIZE" data-ref="_M/MUE_7800_MAX_TX_FIFO_SIZE">MUE_7800_MAX_TX_FIFO_SIZE</dfn>	MUE_7800_RX_BUFSIZE</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/MUE_FRAME_LEN" data-ref="_M/MUE_FRAME_LEN">MUE_FRAME_LEN</dfn>(mtu)		\</u></td></tr>
<tr><th id="131">131</th><td><u>	(mtu + ETHER_HDR_LEN + ETHER_CRC_LEN + ETHER_VLAN_ENCAP_LEN)</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/MUE_TSO_FRAME_LEN" data-ref="_M/MUE_TSO_FRAME_LEN">MUE_TSO_FRAME_LEN</dfn>		MUE_FRAME_LEN(IP_MAXPACKET)</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/MUE_TX_BUFSIZE" data-ref="_M/MUE_TX_BUFSIZE">MUE_TX_BUFSIZE</dfn>			\</u></td></tr>
<tr><th id="134">134</th><td><u>	(sizeof(struct mue_txbuf_hdr) + MUE_TSO_FRAME_LEN)</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><i>/* interrupt endpoint control register */</i></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/MUE_INT_EP_CTL_PHY_INT" data-ref="_M/MUE_INT_EP_CTL_PHY_INT">MUE_INT_EP_CTL_PHY_INT</dfn>		0x20000</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i>/* bulk-in delay register */</i></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/MUE_7500_DEFAULT_BULKIN_DELAY" data-ref="_M/MUE_7500_DEFAULT_BULKIN_DELAY">MUE_7500_DEFAULT_BULKIN_DELAY</dfn>	0x00002000</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/MUE_7800_DEFAULT_BULKIN_DELAY" data-ref="_M/MUE_7800_DEFAULT_BULKIN_DELAY">MUE_7800_DEFAULT_BULKIN_DELAY</dfn>	0x00000800</u></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><i>/* EEPROM command register */</i></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/MUE_E2P_CMD_ADDR_MASK" data-ref="_M/MUE_E2P_CMD_ADDR_MASK">MUE_E2P_CMD_ADDR_MASK</dfn>	0x000001ff</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/MUE_E2P_CMD_READ" data-ref="_M/MUE_E2P_CMD_READ">MUE_E2P_CMD_READ</dfn>	0x00000000</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/MUE_E2P_CMD_LOADED" data-ref="_M/MUE_E2P_CMD_LOADED">MUE_E2P_CMD_LOADED</dfn>	0x00000200</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/MUE_E2P_CMD_TIMEOUT" data-ref="_M/MUE_E2P_CMD_TIMEOUT">MUE_E2P_CMD_TIMEOUT</dfn>	0x00000400</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/MUE_E2P_CMD_BUSY" data-ref="_M/MUE_E2P_CMD_BUSY">MUE_E2P_CMD_BUSY</dfn>	0x80000000</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/MUE_E2P_IND_OFFSET" data-ref="_M/MUE_E2P_IND_OFFSET">MUE_E2P_IND_OFFSET</dfn>	0x000</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/MUE_E2P_MAC_OFFSET" data-ref="_M/MUE_E2P_MAC_OFFSET">MUE_E2P_MAC_OFFSET</dfn>	0x001</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/MUE_E2P_LTM_OFFSET" data-ref="_M/MUE_E2P_LTM_OFFSET">MUE_E2P_LTM_OFFSET</dfn>	0x03f</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><i>/* Receive Filtering Engine control register */</i></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/MUE_RFE_CTL_PERFECT" data-ref="_M/MUE_RFE_CTL_PERFECT">MUE_RFE_CTL_PERFECT</dfn>		0x00000002</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/MUE_RFE_CTL_MULTICAST_HASH" data-ref="_M/MUE_RFE_CTL_MULTICAST_HASH">MUE_RFE_CTL_MULTICAST_HASH</dfn>	0x00000008</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/MUE_RFE_CTL_VLAN_FILTER" data-ref="_M/MUE_RFE_CTL_VLAN_FILTER">MUE_RFE_CTL_VLAN_FILTER</dfn>		0x00000020</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/MUE_RFE_CTL_UNICAST" data-ref="_M/MUE_RFE_CTL_UNICAST">MUE_RFE_CTL_UNICAST</dfn>		0x00000100</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/MUE_RFE_CTL_MULTICAST" data-ref="_M/MUE_RFE_CTL_MULTICAST">MUE_RFE_CTL_MULTICAST</dfn>		0x00000200</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/MUE_RFE_CTL_BROADCAST" data-ref="_M/MUE_RFE_CTL_BROADCAST">MUE_RFE_CTL_BROADCAST</dfn>		0x00000400</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/MUE_RFE_CTL_IP_COE" data-ref="_M/MUE_RFE_CTL_IP_COE">MUE_RFE_CTL_IP_COE</dfn>		0x00000800</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/MUE_RFE_CTL_TCPUDP_COE" data-ref="_M/MUE_RFE_CTL_TCPUDP_COE">MUE_RFE_CTL_TCPUDP_COE</dfn>		0x00001000</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/MUE_RFE_CTL_ICMP_COE" data-ref="_M/MUE_RFE_CTL_ICMP_COE">MUE_RFE_CTL_ICMP_COE</dfn>		0x00002000</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/MUE_RFE_CTL_IGMP_COE" data-ref="_M/MUE_RFE_CTL_IGMP_COE">MUE_RFE_CTL_IGMP_COE</dfn>		0x00004000</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><i>/* USB configuration register 0 */</i></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/MUE_USB_CFG0_BCE" data-ref="_M/MUE_USB_CFG0_BCE">MUE_USB_CFG0_BCE</dfn>	0x00000020</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/MUE_USB_CFG0_BIR" data-ref="_M/MUE_USB_CFG0_BIR">MUE_USB_CFG0_BIR</dfn>	0x00000040</u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><i>/* USB configuration register 1 */</i></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/MUE_USB_CFG1_LTM_ENABLE" data-ref="_M/MUE_USB_CFG1_LTM_ENABLE">MUE_USB_CFG1_LTM_ENABLE</dfn>		0x00000100</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/MUE_USB_CFG1_DEV_U1_INIT_EN" data-ref="_M/MUE_USB_CFG1_DEV_U1_INIT_EN">MUE_USB_CFG1_DEV_U1_INIT_EN</dfn>	0x00000400</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/MUE_USB_CFG1_DEV_U2_INIT_EN" data-ref="_M/MUE_USB_CFG1_DEV_U2_INIT_EN">MUE_USB_CFG1_DEV_U2_INIT_EN</dfn>	0x00001000</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><i>/* RX FIFO control register */</i></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/MUE_FCT_RX_CTL_EN" data-ref="_M/MUE_FCT_RX_CTL_EN">MUE_FCT_RX_CTL_EN</dfn>	0x80000000</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><i>/* TX FIFO control register */</i></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/MUE_FCT_TX_CTL_EN" data-ref="_M/MUE_FCT_TX_CTL_EN">MUE_FCT_TX_CTL_EN</dfn>	0x80000000</u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><i>/* MAC control register */</i></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/MUE_MAC_CR_RST" data-ref="_M/MUE_MAC_CR_RST">MUE_MAC_CR_RST</dfn>		0x00000001</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/MUE_MAC_CR_FULL_DUPLEX" data-ref="_M/MUE_MAC_CR_FULL_DUPLEX">MUE_MAC_CR_FULL_DUPLEX</dfn>	0x00000008</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/MUE_MAC_CR_AUTO_SPEED" data-ref="_M/MUE_MAC_CR_AUTO_SPEED">MUE_MAC_CR_AUTO_SPEED</dfn>	0x00000800</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/MUE_MAC_CR_AUTO_DUPLEX" data-ref="_M/MUE_MAC_CR_AUTO_DUPLEX">MUE_MAC_CR_AUTO_DUPLEX</dfn>	0x00001000</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/MUE_MAC_CR_GMII_EN" data-ref="_M/MUE_MAC_CR_GMII_EN">MUE_MAC_CR_GMII_EN</dfn>	0x00080000</u></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><i>/* MAC receive register */</i></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/MUE_MAC_RX_RXEN" data-ref="_M/MUE_MAC_RX_RXEN">MUE_MAC_RX_RXEN</dfn>			0x00000001</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/MUE_MAC_RX_MAX_SIZE_MASK" data-ref="_M/MUE_MAC_RX_MAX_SIZE_MASK">MUE_MAC_RX_MAX_SIZE_MASK</dfn>	0x3fff0000</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/MUE_MAC_RX_MAX_SIZE_SHIFT" data-ref="_M/MUE_MAC_RX_MAX_SIZE_SHIFT">MUE_MAC_RX_MAX_SIZE_SHIFT</dfn>	16</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/MUE_MAC_RX_MAX_LEN" data-ref="_M/MUE_MAC_RX_MAX_LEN">MUE_MAC_RX_MAX_LEN</dfn>(x)	\</u></td></tr>
<tr><th id="192">192</th><td><u>	(((x) &lt;&lt; MUE_MAC_RX_MAX_SIZE_SHIFT) &amp; MUE_MAC_RX_MAX_SIZE_MASK)</u></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><i>/* MAC transmit register */</i></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/MUE_MAC_TX_TXEN" data-ref="_M/MUE_MAC_TX_TXEN">MUE_MAC_TX_TXEN</dfn>		0x00000001</u></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><i>/* flow control register */</i></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/MUE_FLOW_PAUSE_TIME" data-ref="_M/MUE_FLOW_PAUSE_TIME">MUE_FLOW_PAUSE_TIME</dfn>	0x0000ffff</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/MUE_FLOW_RX_FCEN" data-ref="_M/MUE_FLOW_RX_FCEN">MUE_FLOW_RX_FCEN</dfn>	0x20000000</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/MUE_FLOW_TX_FCEN" data-ref="_M/MUE_FLOW_TX_FCEN">MUE_FLOW_TX_FCEN</dfn>	0x40000000</u></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><i>/* MII access register */</i></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/MUE_MII_ACCESS_READ" data-ref="_M/MUE_MII_ACCESS_READ">MUE_MII_ACCESS_READ</dfn>		0x00000000</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/MUE_MII_ACCESS_BUSY" data-ref="_M/MUE_MII_ACCESS_BUSY">MUE_MII_ACCESS_BUSY</dfn>		0x00000001</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/MUE_MII_ACCESS_WRITE" data-ref="_M/MUE_MII_ACCESS_WRITE">MUE_MII_ACCESS_WRITE</dfn>		0x00000002</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/MUE_MII_ACCESS_REGADDR_MASK" data-ref="_M/MUE_MII_ACCESS_REGADDR_MASK">MUE_MII_ACCESS_REGADDR_MASK</dfn>	0x000007c0</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/MUE_MII_ACCESS_REGADDR_SHIFT" data-ref="_M/MUE_MII_ACCESS_REGADDR_SHIFT">MUE_MII_ACCESS_REGADDR_SHIFT</dfn>	6</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/MUE_MII_ACCESS_PHYADDR_MASK" data-ref="_M/MUE_MII_ACCESS_PHYADDR_MASK">MUE_MII_ACCESS_PHYADDR_MASK</dfn>	0x0000f800</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/MUE_MII_ACCESS_PHYADDR_SHIFT" data-ref="_M/MUE_MII_ACCESS_PHYADDR_SHIFT">MUE_MII_ACCESS_PHYADDR_SHIFT</dfn>	11</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/MUE_MII_ACCESS_REGADDR" data-ref="_M/MUE_MII_ACCESS_REGADDR">MUE_MII_ACCESS_REGADDR</dfn>(x)	\</u></td></tr>
<tr><th id="211">211</th><td><u>	(((x) &lt;&lt; MUE_MII_ACCESS_REGADDR_SHIFT) &amp; MUE_MII_ACCESS_REGADDR_MASK)</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/MUE_MII_ACCESS_PHYADDR" data-ref="_M/MUE_MII_ACCESS_PHYADDR">MUE_MII_ACCESS_PHYADDR</dfn>(x)	\</u></td></tr>
<tr><th id="213">213</th><td><u>	(((x) &lt;&lt; MUE_MII_ACCESS_PHYADDR_SHIFT) &amp; MUE_MII_ACCESS_PHYADDR_MASK)</u></td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><i>/* MAC address perfect filter register */</i></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/MUE_ADDR_FILTX_VALID" data-ref="_M/MUE_ADDR_FILTX_VALID">MUE_ADDR_FILTX_VALID</dfn>	0x80000000</u></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><i>/* undocumented OTP registers from Linux via FreeBSD */</i></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_BASE_ADDR" data-ref="_M/MUE_OTP_BASE_ADDR">MUE_OTP_BASE_ADDR</dfn>		0x01000</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_ADDR" data-ref="_M/MUE_OTP_ADDR">MUE_OTP_ADDR</dfn>(off)		(MUE_OTP_BASE_ADDR + 4 * (off))</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_PWR_DN" data-ref="_M/MUE_OTP_PWR_DN">MUE_OTP_PWR_DN</dfn>			MUE_OTP_ADDR(0x00)</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_PWR_DN_PWRDN_N" data-ref="_M/MUE_OTP_PWR_DN_PWRDN_N">MUE_OTP_PWR_DN_PWRDN_N</dfn>		0x01</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_ADDR1" data-ref="_M/MUE_OTP_ADDR1">MUE_OTP_ADDR1</dfn>			MUE_OTP_ADDR(0x01)</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_ADDR1_MASK" data-ref="_M/MUE_OTP_ADDR1_MASK">MUE_OTP_ADDR1_MASK</dfn>		0x1f</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_ADDR2" data-ref="_M/MUE_OTP_ADDR2">MUE_OTP_ADDR2</dfn>			MUE_OTP_ADDR(0x02)</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_ADDR2_MASK" data-ref="_M/MUE_OTP_ADDR2_MASK">MUE_OTP_ADDR2_MASK</dfn>		0xff</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_ADDR3" data-ref="_M/MUE_OTP_ADDR3">MUE_OTP_ADDR3</dfn>			MUE_OTP_ADDR(0x03)</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_ADDR3_MASK" data-ref="_M/MUE_OTP_ADDR3_MASK">MUE_OTP_ADDR3_MASK</dfn>		0x03</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_RD_DATA" data-ref="_M/MUE_OTP_RD_DATA">MUE_OTP_RD_DATA</dfn>			MUE_OTP_ADDR(0x06)</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_FUNC_CMD" data-ref="_M/MUE_OTP_FUNC_CMD">MUE_OTP_FUNC_CMD</dfn>		MUE_OTP_ADDR(0x08)</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_FUNC_CMD_RESET" data-ref="_M/MUE_OTP_FUNC_CMD_RESET">MUE_OTP_FUNC_CMD_RESET</dfn>		0x04</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_FUNC_CMD_PROGRAM" data-ref="_M/MUE_OTP_FUNC_CMD_PROGRAM">MUE_OTP_FUNC_CMD_PROGRAM</dfn>	0x02</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_FUNC_CMD_READ" data-ref="_M/MUE_OTP_FUNC_CMD_READ">MUE_OTP_FUNC_CMD_READ</dfn>		0x01</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_MAC_OFFSET" data-ref="_M/MUE_OTP_MAC_OFFSET">MUE_OTP_MAC_OFFSET</dfn>		0x01</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_IND_OFFSET" data-ref="_M/MUE_OTP_IND_OFFSET">MUE_OTP_IND_OFFSET</dfn>		0x00</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_IND_1" data-ref="_M/MUE_OTP_IND_1">MUE_OTP_IND_1</dfn>			0xf3</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_IND_2" data-ref="_M/MUE_OTP_IND_2">MUE_OTP_IND_2</dfn>			0xf7</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_CMD_GO" data-ref="_M/MUE_OTP_CMD_GO">MUE_OTP_CMD_GO</dfn>			MUE_OTP_ADDR(0x0a)</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_CMD_GO_GO" data-ref="_M/MUE_OTP_CMD_GO_GO">MUE_OTP_CMD_GO_GO</dfn>		0x01</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_STATUS" data-ref="_M/MUE_OTP_STATUS">MUE_OTP_STATUS</dfn>			MUE_OTP_ADDR(0x0a)</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_STATUS_OTP_LOCK" data-ref="_M/MUE_OTP_STATUS_OTP_LOCK">MUE_OTP_STATUS_OTP_LOCK</dfn>		0x10</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/MUE_OTP_STATUS_BUSY" data-ref="_M/MUE_OTP_STATUS_BUSY">MUE_OTP_STATUS_BUSY</dfn>		0x01</u></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><u>#<span data-ppcond="20">endif</span> /* _IF_MUEREG_H_ */</u></td></tr>
<tr><th id="245">245</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_mue.c.html'>netbsd/sys/dev/usb/if_mue.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
