Timing Analyzer report for soc_system
Wed Apr  2 16:19:56 2025
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Slow 1100mV 85C Model Metastability Summary
 14. Command Info
 15. Summary of Paths
 16. Path #1: Setup slack is -0.766 
 17. Path #2: Setup slack is -0.765 
 18. Path #3: Setup slack is -0.765 
 19. Path #4: Setup slack is -0.765 
 20. Path #5: Setup slack is -0.765 
 21. Path #6: Setup slack is -0.764 
 22. Path #7: Setup slack is -0.764 
 23. Path #8: Setup slack is -0.764 
 24. Path #9: Setup slack is -0.762 
 25. Path #10: Setup slack is -0.762 
 26. Command Info
 27. Summary of Paths
 28. Path #1: Hold slack is -0.784 
 29. Path #2: Hold slack is -0.784 
 30. Path #3: Hold slack is -0.782 
 31. Path #4: Hold slack is -0.777 
 32. Path #5: Hold slack is -0.777 
 33. Path #6: Hold slack is -0.776 
 34. Path #7: Hold slack is -0.775 
 35. Path #8: Hold slack is -0.773 
 36. Path #9: Hold slack is -0.773 
 37. Path #10: Hold slack is -0.772 
 38. Command Info
 39. Summary of Paths
 40. Path #1: Setup slack is 0.181 
 41. Path #2: Setup slack is 0.181 
 42. Path #3: Setup slack is 0.181 
 43. Path #4: Setup slack is 0.187 
 44. Path #5: Setup slack is 0.190 
 45. Path #6: Setup slack is 0.190 
 46. Path #7: Setup slack is 0.190 
 47. Path #8: Setup slack is 0.190 
 48. Path #9: Setup slack is 0.191 
 49. Path #10: Setup slack is 0.191 
 50. Command Info
 51. Summary of Paths
 52. Path #1: Hold slack is 0.048 
 53. Path #2: Hold slack is 0.048 
 54. Path #3: Hold slack is 0.048 
 55. Path #4: Hold slack is 0.048 
 56. Path #5: Hold slack is 0.053 
 57. Path #6: Hold slack is 0.053 
 58. Path #7: Hold slack is 0.053 
 59. Path #8: Hold slack is 0.056 
 60. Path #9: Hold slack is 0.056 
 61. Path #10: Hold slack is 0.056 
 62. soc_system0|hps_0|hps_io|border|hps_sdram_inst Write
 63. soc_system0|hps_0|hps_io|border|hps_sdram_inst Read Capture
 64. Command Info
 65. Summary of Paths
 66. Path #1: Setup slack is -0.315 
 67. Path #2: Setup slack is -0.312 
 68. Path #3: Setup slack is -0.311 
 69. Path #4: Setup slack is -0.305 
 70. Path #5: Setup slack is -0.304 
 71. Path #6: Setup slack is -0.304 
 72. Path #7: Setup slack is -0.304 
 73. Path #8: Setup slack is -0.304 
 74. Path #9: Setup slack is -0.303 
 75. Path #10: Setup slack is -0.302 
 76. Command Info
 77. Summary of Paths
 78. Path #1: Hold slack is -0.334 
 79. Path #2: Hold slack is -0.333 
 80. Path #3: Hold slack is -0.332 
 81. Path #4: Hold slack is -0.332 
 82. Path #5: Hold slack is -0.329 
 83. Path #6: Hold slack is -0.325 
 84. Path #7: Hold slack is -0.323 
 85. Path #8: Hold slack is -0.322 
 86. Path #9: Hold slack is -0.322 
 87. Path #10: Hold slack is -0.319 
 88. Command Info
 89. Summary of Paths
 90. Path #1: Setup slack is -0.154 
 91. Path #2: Setup slack is -0.134 
 92. Path #3: Setup slack is -0.134 
 93. Path #4: Setup slack is -0.124 
 94. Path #5: Setup slack is 0.635 
 95. Path #6: Setup slack is 0.665 
 96. Path #7: Setup slack is 0.716 
 97. Path #8: Setup slack is 0.716 
 98. Command Info
 99. Summary of Paths
100. Path #1: Hold slack is -0.537 
101. Path #2: Hold slack is -0.527 
102. Path #3: Hold slack is -0.527 
103. Path #4: Hold slack is -0.507 
104. Path #5: Hold slack is 0.173 
105. Path #6: Hold slack is 0.203 
106. Path #7: Hold slack is 0.244 
107. Path #8: Hold slack is 0.244 
108. soc_system0|hps_0|hps_io|border|hps_sdram_inst Address Command
109. soc_system0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK
110. Command Info
111. Summary of Paths
112. Path #1: Setup slack is 1.730 
113. Path #2: Setup slack is 1.730 
114. Path #3: Setup slack is 1.730 
115. Path #4: Setup slack is 1.730 
116. Path #5: Setup slack is 1.730 
117. Path #6: Setup slack is 1.730 
118. Path #7: Setup slack is 1.730 
119. Path #8: Setup slack is 1.730 
120. Path #9: Setup slack is 1.730 
121. Path #10: Setup slack is 1.730 
122. Command Info
123. Summary of Paths
124. Path #1: Hold slack is 0.143 
125. Path #2: Hold slack is 0.143 
126. Path #3: Hold slack is 0.143 
127. Path #4: Hold slack is 0.143 
128. Path #5: Hold slack is 0.240 
129. Path #6: Hold slack is 0.240 
130. Path #7: Hold slack is 0.240 
131. Path #8: Hold slack is 0.240 
132. Path #9: Hold slack is 0.240 
133. Path #10: Hold slack is 0.240 
134. Command Info
135. Summary of Paths
136. Path #1: Recovery slack is 3.375 
137. Path #2: Recovery slack is 3.375 
138. Path #3: Recovery slack is 3.375 
139. Path #4: Recovery slack is 3.375 
140. Path #5: Recovery slack is 3.377 
141. Path #6: Recovery slack is 3.377 
142. Path #7: Recovery slack is 3.377 
143. Path #8: Recovery slack is 3.377 
144. Path #9: Recovery slack is 3.591 
145. Path #10: Recovery slack is 3.591 
146. Command Info
147. Summary of Paths
148. Path #1: Removal slack is 0.470 
149. Path #2: Removal slack is 0.470 
150. Path #3: Removal slack is 0.470 
151. Path #4: Removal slack is 0.470 
152. Path #5: Removal slack is 0.472 
153. Path #6: Removal slack is 0.472 
154. Path #7: Removal slack is 0.472 
155. Path #8: Removal slack is 0.472 
156. Path #9: Removal slack is 0.484 
157. Path #10: Removal slack is 0.484 
158. soc_system0|hps_0|hps_io|border|hps_sdram_inst
159. Slow 1100mV 0C Model Fmax Summary
160. Slow 1100mV 0C Model Setup Summary
161. Slow 1100mV 0C Model Hold Summary
162. Slow 1100mV 0C Model Recovery Summary
163. Slow 1100mV 0C Model Removal Summary
164. Slow 1100mV 0C Model Minimum Pulse Width Summary
165. Slow 1100mV 0C Model Metastability Summary
166. Command Info
167. Summary of Paths
168. Path #1: Setup slack is -0.748 
169. Path #2: Setup slack is -0.748 
170. Path #3: Setup slack is -0.746 
171. Path #4: Setup slack is -0.745 
172. Path #5: Setup slack is -0.745 
173. Path #6: Setup slack is -0.743 
174. Path #7: Setup slack is -0.742 
175. Path #8: Setup slack is -0.742 
176. Path #9: Setup slack is -0.736 
177. Path #10: Setup slack is -0.735 
178. Command Info
179. Summary of Paths
180. Path #1: Hold slack is -0.795 
181. Path #2: Hold slack is -0.795 
182. Path #3: Hold slack is -0.788 
183. Path #4: Hold slack is -0.788 
184. Path #5: Hold slack is -0.787 
185. Path #6: Hold slack is -0.784 
186. Path #7: Hold slack is -0.777 
187. Path #8: Hold slack is -0.775 
188. Path #9: Hold slack is -0.758 
189. Path #10: Hold slack is -0.755 
190. Command Info
191. Summary of Paths
192. Path #1: Setup slack is 0.223 
193. Path #2: Setup slack is 0.223 
194. Path #3: Setup slack is 0.223 
195. Path #4: Setup slack is 0.223 
196. Path #5: Setup slack is 0.226 
197. Path #6: Setup slack is 0.233 
198. Path #7: Setup slack is 0.233 
199. Path #8: Setup slack is 0.243 
200. Path #9: Setup slack is 0.245 
201. Path #10: Setup slack is 0.245 
202. Command Info
203. Summary of Paths
204. Path #1: Hold slack is 0.032 
205. Path #2: Hold slack is 0.032 
206. Path #3: Hold slack is 0.032 
207. Path #4: Hold slack is 0.032 
208. Path #5: Hold slack is 0.037 
209. Path #6: Hold slack is 0.037 
210. Path #7: Hold slack is 0.037 
211. Path #8: Hold slack is 0.037 
212. Path #9: Hold slack is 0.037 
213. Path #10: Hold slack is 0.039 
214. soc_system0|hps_0|hps_io|border|hps_sdram_inst Write
215. soc_system0|hps_0|hps_io|border|hps_sdram_inst Read Capture
216. Command Info
217. Summary of Paths
218. Path #1: Setup slack is -0.301 
219. Path #2: Setup slack is -0.299 
220. Path #3: Setup slack is -0.298 
221. Path #4: Setup slack is -0.291 
222. Path #5: Setup slack is -0.290 
223. Path #6: Setup slack is -0.290 
224. Path #7: Setup slack is -0.288 
225. Path #8: Setup slack is -0.288 
226. Path #9: Setup slack is -0.287 
227. Path #10: Setup slack is -0.284 
228. Command Info
229. Summary of Paths
230. Path #1: Hold slack is -0.308 
231. Path #2: Hold slack is -0.307 
232. Path #3: Hold slack is -0.307 
233. Path #4: Hold slack is -0.304 
234. Path #5: Hold slack is -0.302 
235. Path #6: Hold slack is -0.299 
236. Path #7: Hold slack is -0.297 
237. Path #8: Hold slack is -0.286 
238. Path #9: Hold slack is -0.285 
239. Path #10: Hold slack is -0.284 
240. Command Info
241. Summary of Paths
242. Path #1: Setup slack is -0.143 
243. Path #2: Setup slack is -0.123 
244. Path #3: Setup slack is -0.123 
245. Path #4: Setup slack is -0.113 
246. Path #5: Setup slack is 0.647 
247. Path #6: Setup slack is 0.677 
248. Path #7: Setup slack is 0.723 
249. Path #8: Setup slack is 0.723 
250. Command Info
251. Summary of Paths
252. Path #1: Hold slack is -0.493 
253. Path #2: Hold slack is -0.483 
254. Path #3: Hold slack is -0.483 
255. Path #4: Hold slack is -0.463 
256. Path #5: Hold slack is 0.214 
257. Path #6: Hold slack is 0.244 
258. Path #7: Hold slack is 0.280 
259. Path #8: Hold slack is 0.280 
260. soc_system0|hps_0|hps_io|border|hps_sdram_inst Address Command
261. soc_system0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK
262. Command Info
263. Summary of Paths
264. Path #1: Setup slack is 1.727 
265. Path #2: Setup slack is 1.727 
266. Path #3: Setup slack is 1.727 
267. Path #4: Setup slack is 1.727 
268. Path #5: Setup slack is 1.727 
269. Path #6: Setup slack is 1.727 
270. Path #7: Setup slack is 1.727 
271. Path #8: Setup slack is 1.727 
272. Path #9: Setup slack is 1.727 
273. Path #10: Setup slack is 1.727 
274. Command Info
275. Summary of Paths
276. Path #1: Hold slack is 0.162 
277. Path #2: Hold slack is 0.162 
278. Path #3: Hold slack is 0.162 
279. Path #4: Hold slack is 0.162 
280. Path #5: Hold slack is 0.269 
281. Path #6: Hold slack is 0.269 
282. Path #7: Hold slack is 0.269 
283. Path #8: Hold slack is 0.269 
284. Path #9: Hold slack is 0.269 
285. Path #10: Hold slack is 0.269 
286. Command Info
287. Summary of Paths
288. Path #1: Recovery slack is 3.468 
289. Path #2: Recovery slack is 3.468 
290. Path #3: Recovery slack is 3.468 
291. Path #4: Recovery slack is 3.468 
292. Path #5: Recovery slack is 3.470 
293. Path #6: Recovery slack is 3.470 
294. Path #7: Recovery slack is 3.470 
295. Path #8: Recovery slack is 3.470 
296. Path #9: Recovery slack is 3.669 
297. Path #10: Recovery slack is 3.669 
298. Command Info
299. Summary of Paths
300. Path #1: Removal slack is 0.460 
301. Path #2: Removal slack is 0.460 
302. Path #3: Removal slack is 0.460 
303. Path #4: Removal slack is 0.460 
304. Path #5: Removal slack is 0.461 
305. Path #6: Removal slack is 0.461 
306. Path #7: Removal slack is 0.461 
307. Path #8: Removal slack is 0.461 
308. Path #9: Removal slack is 0.471 
309. Path #10: Removal slack is 0.471 
310. soc_system0|hps_0|hps_io|border|hps_sdram_inst
311. Fast 1100mV 85C Model Setup Summary
312. Fast 1100mV 85C Model Hold Summary
313. Fast 1100mV 85C Model Recovery Summary
314. Fast 1100mV 85C Model Removal Summary
315. Fast 1100mV 85C Model Minimum Pulse Width Summary
316. Fast 1100mV 85C Model Metastability Summary
317. Command Info
318. Summary of Paths
319. Path #1: Setup slack is -0.582 
320. Path #2: Setup slack is -0.580 
321. Path #3: Setup slack is -0.580 
322. Path #4: Setup slack is -0.580 
323. Path #5: Setup slack is -0.578 
324. Path #6: Setup slack is -0.575 
325. Path #7: Setup slack is -0.574 
326. Path #8: Setup slack is -0.574 
327. Path #9: Setup slack is -0.573 
328. Path #10: Setup slack is -0.573 
329. Command Info
330. Summary of Paths
331. Path #1: Hold slack is -0.623 
332. Path #2: Hold slack is -0.621 
333. Path #3: Hold slack is -0.620 
334. Path #4: Hold slack is -0.618 
335. Path #5: Hold slack is -0.617 
336. Path #6: Hold slack is -0.617 
337. Path #7: Hold slack is -0.612 
338. Path #8: Hold slack is -0.611 
339. Path #9: Hold slack is -0.610 
340. Path #10: Hold slack is -0.610 
341. Command Info
342. Summary of Paths
343. Path #1: Setup slack is 0.058 
344. Path #2: Setup slack is 0.058 
345. Path #3: Setup slack is 0.058 
346. Path #4: Setup slack is 0.059 
347. Path #5: Setup slack is 0.062 
348. Path #6: Setup slack is 0.062 
349. Path #7: Setup slack is 0.062 
350. Path #8: Setup slack is 0.063 
351. Path #9: Setup slack is 0.068 
352. Path #10: Setup slack is 0.068 
353. Command Info
354. Summary of Paths
355. Path #1: Hold slack is 0.508 
356. Path #2: Hold slack is 0.508 
357. Path #3: Hold slack is 0.511 
358. Path #4: Hold slack is 0.511 
359. Path #5: Hold slack is 0.511 
360. Path #6: Hold slack is 0.511 
361. Path #7: Hold slack is 0.511 
362. Path #8: Hold slack is 0.519 
363. Path #9: Hold slack is 0.521 
364. Path #10: Hold slack is 0.521 
365. soc_system0|hps_0|hps_io|border|hps_sdram_inst Write
366. soc_system0|hps_0|hps_io|border|hps_sdram_inst Read Capture
367. Command Info
368. Summary of Paths
369. Path #1: Setup slack is -0.179 
370. Path #2: Setup slack is -0.178 
371. Path #3: Setup slack is -0.175 
372. Path #4: Setup slack is -0.173 
373. Path #5: Setup slack is -0.173 
374. Path #6: Setup slack is -0.171 
375. Path #7: Setup slack is -0.171 
376. Path #8: Setup slack is -0.170 
377. Path #9: Setup slack is -0.170 
378. Path #10: Setup slack is -0.170 
379. Command Info
380. Summary of Paths
381. Path #1: Hold slack is -0.180 
382. Path #2: Hold slack is -0.180 
383. Path #3: Hold slack is -0.179 
384. Path #4: Hold slack is -0.178 
385. Path #5: Hold slack is -0.178 
386. Path #6: Hold slack is -0.172 
387. Path #7: Hold slack is -0.172 
388. Path #8: Hold slack is -0.172 
389. Path #9: Hold slack is -0.171 
390. Path #10: Hold slack is -0.170 
391. Command Info
392. Summary of Paths
393. Path #1: Setup slack is -0.054 
394. Path #2: Setup slack is -0.034 
395. Path #3: Setup slack is -0.034 
396. Path #4: Setup slack is -0.024 
397. Path #5: Setup slack is 0.724 
398. Path #6: Setup slack is 0.754 
399. Path #7: Setup slack is 0.768 
400. Path #8: Setup slack is 0.768 
401. Command Info
402. Summary of Paths
403. Path #1: Hold slack is -0.364 
404. Path #2: Hold slack is -0.354 
405. Path #3: Hold slack is -0.354 
406. Path #4: Hold slack is -0.334 
407. Path #5: Hold slack is 0.371 
408. Path #6: Hold slack is 0.401 
409. Path #7: Hold slack is 0.405 
410. Path #8: Hold slack is 0.405 
411. soc_system0|hps_0|hps_io|border|hps_sdram_inst Address Command
412. soc_system0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK
413. Command Info
414. Summary of Paths
415. Path #1: Setup slack is 2.110 
416. Path #2: Setup slack is 2.110 
417. Path #3: Setup slack is 2.110 
418. Path #4: Setup slack is 2.110 
419. Path #5: Setup slack is 2.110 
420. Path #6: Setup slack is 2.110 
421. Path #7: Setup slack is 2.110 
422. Path #8: Setup slack is 2.110 
423. Path #9: Setup slack is 2.110 
424. Path #10: Setup slack is 2.110 
425. Command Info
426. Summary of Paths
427. Path #1: Hold slack is 0.084 
428. Path #2: Hold slack is 0.084 
429. Path #3: Hold slack is 0.084 
430. Path #4: Hold slack is 0.084 
431. Path #5: Hold slack is 0.132 
432. Path #6: Hold slack is 0.132 
433. Path #7: Hold slack is 0.132 
434. Path #8: Hold slack is 0.132 
435. Path #9: Hold slack is 0.132 
436. Path #10: Hold slack is 0.132 
437. Command Info
438. Summary of Paths
439. Path #1: Recovery slack is 3.727 
440. Path #2: Recovery slack is 3.727 
441. Path #3: Recovery slack is 3.727 
442. Path #4: Recovery slack is 3.727 
443. Path #5: Recovery slack is 3.729 
444. Path #6: Recovery slack is 3.729 
445. Path #7: Recovery slack is 3.729 
446. Path #8: Recovery slack is 3.729 
447. Path #9: Recovery slack is 3.873 
448. Path #10: Recovery slack is 3.873 
449. Command Info
450. Summary of Paths
451. Path #1: Removal slack is 0.497 
452. Path #2: Removal slack is 0.497 
453. Path #3: Removal slack is 0.497 
454. Path #4: Removal slack is 0.497 
455. Path #5: Removal slack is 0.499 
456. Path #6: Removal slack is 0.499 
457. Path #7: Removal slack is 0.499 
458. Path #8: Removal slack is 0.499 
459. Path #9: Removal slack is 0.545 
460. Path #10: Removal slack is 0.545 
461. soc_system0|hps_0|hps_io|border|hps_sdram_inst
462. Fast 1100mV 0C Model Setup Summary
463. Fast 1100mV 0C Model Hold Summary
464. Fast 1100mV 0C Model Recovery Summary
465. Fast 1100mV 0C Model Removal Summary
466. Fast 1100mV 0C Model Minimum Pulse Width Summary
467. Fast 1100mV 0C Model Metastability Summary
468. Command Info
469. Summary of Paths
470. Path #1: Setup slack is -0.582 
471. Path #2: Setup slack is -0.582 
472. Path #3: Setup slack is -0.581 
473. Path #4: Setup slack is -0.581 
474. Path #5: Setup slack is -0.580 
475. Path #6: Setup slack is -0.579 
476. Path #7: Setup slack is -0.579 
477. Path #8: Setup slack is -0.579 
478. Path #9: Setup slack is -0.579 
479. Path #10: Setup slack is -0.579 
480. Command Info
481. Summary of Paths
482. Path #1: Hold slack is -0.603 
483. Path #2: Hold slack is -0.601 
484. Path #3: Hold slack is -0.601 
485. Path #4: Hold slack is -0.600 
486. Path #5: Hold slack is -0.599 
487. Path #6: Hold slack is -0.596 
488. Path #7: Hold slack is -0.595 
489. Path #8: Hold slack is -0.595 
490. Path #9: Hold slack is -0.593 
491. Path #10: Hold slack is -0.593 
492. Command Info
493. Summary of Paths
494. Path #1: Setup slack is 0.055 
495. Path #2: Setup slack is 0.065 
496. Path #3: Setup slack is 0.065 
497. Path #4: Setup slack is 0.065 
498. Path #5: Setup slack is 0.065 
499. Path #6: Setup slack is 0.065 
500. Path #7: Setup slack is 0.066 
501. Path #8: Setup slack is 0.066 
502. Path #9: Setup slack is 0.067 
503. Path #10: Setup slack is 0.067 
504. Command Info
505. Summary of Paths
506. Path #1: Hold slack is 0.519 
507. Path #2: Hold slack is 0.519 
508. Path #3: Hold slack is 0.520 
509. Path #4: Hold slack is 0.522 
510. Path #5: Hold slack is 0.522 
511. Path #6: Hold slack is 0.523 
512. Path #7: Hold slack is 0.526 
513. Path #8: Hold slack is 0.526 
514. Path #9: Hold slack is 0.529 
515. Path #10: Hold slack is 0.529 
516. soc_system0|hps_0|hps_io|border|hps_sdram_inst Write
517. soc_system0|hps_0|hps_io|border|hps_sdram_inst Read Capture
518. Command Info
519. Summary of Paths
520. Path #1: Setup slack is -0.211 
521. Path #2: Setup slack is -0.203 
522. Path #3: Setup slack is -0.202 
523. Path #4: Setup slack is -0.201 
524. Path #5: Setup slack is -0.199 
525. Path #6: Setup slack is -0.197 
526. Path #7: Setup slack is -0.194 
527. Path #8: Setup slack is -0.194 
528. Path #9: Setup slack is -0.193 
529. Path #10: Setup slack is -0.191 
530. Command Info
531. Summary of Paths
532. Path #1: Hold slack is -0.151 
533. Path #2: Hold slack is -0.151 
534. Path #3: Hold slack is -0.149 
535. Path #4: Hold slack is -0.147 
536. Path #5: Hold slack is -0.142 
537. Path #6: Hold slack is -0.141 
538. Path #7: Hold slack is -0.138 
539. Path #8: Hold slack is -0.129 
540. Path #9: Hold slack is -0.125 
541. Path #10: Hold slack is -0.125 
542. Command Info
543. Summary of Paths
544. Path #1: Setup slack is -0.056 
545. Path #2: Setup slack is -0.036 
546. Path #3: Setup slack is -0.036 
547. Path #4: Setup slack is -0.026 
548. Path #5: Setup slack is 0.710 
549. Path #6: Setup slack is 0.740 
550. Path #7: Setup slack is 0.753 
551. Path #8: Setup slack is 0.753 
552. Command Info
553. Summary of Paths
554. Path #1: Hold slack is -0.335 
555. Path #2: Hold slack is -0.325 
556. Path #3: Hold slack is -0.325 
557. Path #4: Hold slack is -0.305 
558. Path #5: Hold slack is 0.406 
559. Path #6: Hold slack is 0.436 
560. Path #7: Hold slack is 0.439 
561. Path #8: Hold slack is 0.439 
562. soc_system0|hps_0|hps_io|border|hps_sdram_inst Address Command
563. soc_system0|hps_0|hps_io|border|hps_sdram_inst DQS vs CK
564. Command Info
565. Summary of Paths
566. Path #1: Setup slack is 2.110 
567. Path #2: Setup slack is 2.110 
568. Path #3: Setup slack is 2.110 
569. Path #4: Setup slack is 2.110 
570. Path #5: Setup slack is 2.110 
571. Path #6: Setup slack is 2.110 
572. Path #7: Setup slack is 2.110 
573. Path #8: Setup slack is 2.110 
574. Path #9: Setup slack is 2.110 
575. Path #10: Setup slack is 2.110 
576. Command Info
577. Summary of Paths
578. Path #1: Hold slack is 0.077 
579. Path #2: Hold slack is 0.077 
580. Path #3: Hold slack is 0.077 
581. Path #4: Hold slack is 0.077 
582. Path #5: Hold slack is 0.132 
583. Path #6: Hold slack is 0.132 
584. Path #7: Hold slack is 0.132 
585. Path #8: Hold slack is 0.132 
586. Path #9: Hold slack is 0.132 
587. Path #10: Hold slack is 0.132 
588. Command Info
589. Summary of Paths
590. Path #1: Recovery slack is 3.825 
591. Path #2: Recovery slack is 3.825 
592. Path #3: Recovery slack is 3.825 
593. Path #4: Recovery slack is 3.825 
594. Path #5: Recovery slack is 3.826 
595. Path #6: Recovery slack is 3.826 
596. Path #7: Recovery slack is 3.826 
597. Path #8: Recovery slack is 3.826 
598. Path #9: Recovery slack is 3.959 
599. Path #10: Recovery slack is 3.959 
600. Command Info
601. Summary of Paths
602. Path #1: Removal slack is 0.473 
603. Path #2: Removal slack is 0.473 
604. Path #3: Removal slack is 0.473 
605. Path #4: Removal slack is 0.473 
606. Path #5: Removal slack is 0.475 
607. Path #6: Removal slack is 0.475 
608. Path #7: Removal slack is 0.475 
609. Path #8: Removal slack is 0.475 
610. Path #9: Removal slack is 0.508 
611. Path #10: Removal slack is 0.508 
612. soc_system0|hps_0|hps_io|border|hps_sdram_inst
613. Multicorner Timing Analysis Summary
614. Board Trace Model Assignments
615. Input Transition Times
616. Signal Integrity Metrics (Slow 1100mv 0c Model)
617. Signal Integrity Metrics (Slow 1100mv 85c Model)
618. Signal Integrity Metrics (Fast 1100mv 0c Model)
619. Signal Integrity Metrics (Fast 1100mv 85c Model)
620. Setup Transfers
621. Hold Transfers
622. Recovery Transfers
623. Removal Transfers
624. Report TCCS
625. Report RSKM
626. Unconstrained Paths Summary
627. Clock Status Summary
628. Unconstrained Input Ports
629. Unconstrained Output Ports
630. Unconstrained Input Ports
631. Unconstrained Output Ports
632. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; soc_system                                          ;
; Device Family         ; Cyclone V                                           ;
; Device Name           ; 5CSEMA5F31C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.0%      ;
;     Processor 3            ;   2.0%      ;
;     Processor 4            ;   2.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                            ;
+----------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                        ; Status ; Read at                  ;
+----------------------------------------------------------------------+--------+--------------------------+
; soc_system/synthesis/submodules/altera_reset_controller.sdc          ; OK     ; Wed Apr  2 16:19:38 2025 ;
; soc_system/synthesis/submodules/hps_sdram_p0.sdc                     ; OK     ; Wed Apr  2 16:19:38 2025 ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc   ; OK     ; Wed Apr  2 16:19:38 2025 ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc ; OK     ; Wed Apr  2 16:19:38 2025 ;
; soc_system.sdc                                                       ; OK     ; Wed Apr  2 16:19:38 2025 ;
+----------------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                                                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                                                                                                          ; Source                                                                                                                                                                ; Targets                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clock_27_1                                                                                                                                                                               ; Base      ; 37.000 ; 27.03 MHz ; 0.000 ; 18.500 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                 ;                                                                                                                                                                       ; { TD_CLK27 }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; clock_50_1                                                                                                                                                                               ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                 ;                                                                                                                                                                       ; { CLOCK_50 }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; clock_50_2                                                                                                                                                                               ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                 ;                                                                                                                                                                       ; { CLOCK2_50 }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; clock_50_3                                                                                                                                                                               ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                 ;                                                                                                                                                                       ; { CLOCK3_50 }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; clock_50_4                                                                                                                                                                               ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                 ;                                                                                                                                                                       ; { CLOCK4_50 }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; HPS_DDR3_CK_N                                                                                                                                                                            ; Generated ; 2.500  ; 400.0 MHz ; 1.250 ; 2.500  ;            ; 1         ; 1           ;       ;        ;           ;            ; true     ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; { HPS_DDR3_CK_N }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; HPS_DDR3_CK_P                                                                                                                                                                            ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; { HPS_DDR3_CK_P }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; HPS_DDR3_DQS_N[0]_OUT                                                                                                                                                                    ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; { HPS_DDR3_DQS_N[0] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_DDR3_DQS_N[1]_OUT                                                                                                                                                                    ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; { HPS_DDR3_DQS_N[1] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_DDR3_DQS_N[2]_OUT                                                                                                                                                                    ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; { HPS_DDR3_DQS_N[2] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_DDR3_DQS_N[3]_OUT                                                                                                                                                                    ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; { HPS_DDR3_DQS_N[3] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_DDR3_DQS_P[0]_IN                                                                                                                                                                     ; Base      ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                 ;                                                                                                                                                                       ; { HPS_DDR3_DQS_P[0] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_DDR3_DQS_P[0]_OUT                                                                                                                                                                    ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; { HPS_DDR3_DQS_P[0] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_DDR3_DQS_P[1]_IN                                                                                                                                                                     ; Base      ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                 ;                                                                                                                                                                       ; { HPS_DDR3_DQS_P[1] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_DDR3_DQS_P[1]_OUT                                                                                                                                                                    ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; { HPS_DDR3_DQS_P[1] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_DDR3_DQS_P[2]_IN                                                                                                                                                                     ; Base      ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                 ;                                                                                                                                                                       ; { HPS_DDR3_DQS_P[2] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_DDR3_DQS_P[2]_OUT                                                                                                                                                                    ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; { HPS_DDR3_DQS_P[2] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_DDR3_DQS_P[3]_IN                                                                                                                                                                     ; Base      ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                 ;                                                                                                                                                                       ; { HPS_DDR3_DQS_P[3] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_DDR3_DQS_P[3]_OUT                                                                                                                                                                    ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; { HPS_DDR3_DQS_P[3] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; soc_system0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock                                                                                                               ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; { soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF } ;
; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk          ; Base      ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                 ;                                                                                                                                                                       ; { soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; Base      ; 2.500  ; 400.0 MHz ; 1.875 ; 3.125  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                 ;                                                                                                                                                                       ; { soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                                                                                                                                                                                                               ;
+-------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                                                                                                      ; Note                                           ;
+-------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 133.37 MHz  ; 133.37 MHz      ; clock_50_1                                                                                                                                                                      ;                                                ;
; 1184.83 MHz ; 717.36 MHz      ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 1.730  ; 0.000         ;
; clock_50_1                                                                                                                                                                      ; 12.502 ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.143 ; 0.000         ;
; clock_50_1                                                                                                                                                                      ; 0.251 ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Recovery Summary                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 3.375  ; 0.000         ;
; clock_50_1                                                                                                                                                                      ; 16.273 ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Removal Summary                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.470 ; 0.000         ;
; clock_50_1                                                                                                                                                                      ; 0.549 ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; 0.608 ; 0.000         ;
; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk          ; 0.623 ; 0.000         ;
; clock_50_1                                                                                                                                                                               ; 9.225 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 38.016 ns




----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.766 

Tcl Command:
    report_timing -setup -panel_name {Before Calibration (Negative slacks are OK)||soc_system0|hps_0|hps_io|border|hps_sdram_inst Write (Before Calibration) (setup)} -to [get_ports {HPS_DDR3_DQ[0] HPS_DDR3_DQ[1] HPS_DDR3_DQ[2] HPS_DDR3_DQ[3] HPS_DDR3_DQ[4] HPS_DDR3_DQ[5] HPS_DDR3_DQ[6] HPS_DDR3_DQ[7] HPS_DDR3_DQ[8] HPS_DDR3_DQ[9] HPS_DDR3_DQ[10] HPS_DDR3_DQ[11] HPS_DDR3_DQ[12] HPS_DDR3_DQ[13] HPS_DDR3_DQ[14] HPS_DDR3_DQ[15] HPS_DDR3_DQ[16] HPS_DDR3_DQ[17] HPS_DDR3_DQ[18] HPS_DDR3_DQ[19] HPS_DDR3_DQ[20] HPS_DDR3_DQ[21] HPS_DDR3_DQ[22] HPS_DDR3_DQ[23] HPS_DDR3_DQ[24] HPS_DDR3_DQ[25] HPS_DDR3_DQ[26] HPS_DDR3_DQ[27] HPS_DDR3_DQ[28] HPS_DDR3_DQ[29] HPS_DDR3_DQ[30] HPS_DDR3_DQ[31] {HPS_DDR3_DM[0]} {HPS_DDR3_DM[1]} {HPS_DDR3_DM[2]} {HPS_DDR3_DM[3]}}] -npaths 10 -detail full_path

Options:
    -to [get_ports {HPS_DDR3_DQ[0] HPS_DDR3_DQ[1] HPS_DDR3_DQ[2] HPS_DDR3_DQ[3] HPS_DDR3_DQ[4] HPS_DDR3_DQ[5] HPS_DDR3_DQ[6] HPS_DDR3_DQ[7] HPS_DDR3_DQ[8] HPS_DDR3_DQ[9] HPS_DDR3_DQ[10] HPS_DDR3_DQ[11] HPS_DDR3_DQ[12] HPS_DDR3_DQ[13] HPS_DDR3_DQ[14] HPS_DDR3_DQ[15] HPS_DDR3_DQ[16] HPS_DDR3_DQ[17] HPS_DDR3_DQ[18] HPS_DDR3_DQ[19] HPS_DDR3_DQ[20] HPS_DDR3_DQ[21] HPS_DDR3_DQ[22] HPS_DDR3_DQ[23] HPS_DDR3_DQ[24] HPS_DDR3_DQ[25] HPS_DDR3_DQ[26] HPS_DDR3_DQ[27] HPS_DDR3_DQ[28] HPS_DDR3_DQ[29] HPS_DDR3_DQ[30] HPS_DDR3_DQ[31] {HPS_DDR3_DM[0]} {HPS_DDR3_DM[1]} {HPS_DDR3_DM[2]} {HPS_DDR3_DM[3]}}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {soc_system0|hps_0|hps_io|border|hps_sdram_inst Write (Before Calibration) (setup)} 

Delay Model:
    Slow 1100mV 85C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node         ; Launch Clock                                                                                                                                                                             ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.766 ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; HPS_DDR3_DQ[27] ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; HPS_DDR3_DQS_N[3]_OUT ; 0.625        ; 4.399      ; 5.459      ;
; -0.765 ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; HPS_DDR3_DQ[1]  ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; HPS_DDR3_DQS_N[0]_OUT ; 0.625        ; 4.409      ; 5.468      ;
; -0.765 ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; HPS_DDR3_DQ[7]  ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; HPS_DDR3_DQS_N[0]_OUT ; 0.625        ; 4.409      ; 5.468      ;
; -0.765 ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; HPS_DDR3_DQ[15] ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; HPS_DDR3_DQS_N[1]_OUT ; 0.625        ; 4.409      ; 5.468      ;
; -0.765 ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; HPS_DDR3_DQ[25] ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; HPS_DDR3_DQS_N[3]_OUT ; 0.625        ; 4.399      ; 5.458      ;
; -0.764 ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; HPS_DDR3_DQ[4]  ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; HPS_DDR3_DQS_N[0]_OUT ; 0.625        ; 4.409      ; 5.467      ;
; -0.764 ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; HPS_DDR3_DQ[10] ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; HPS_DDR3_DQS_N[1]_OUT ; 0.625        ; 4.409      ; 5.467      ;
; -0.764 ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; HPS_DDR3_DQ[26] ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; HPS_DDR3_DQS_N[3]_OUT ; 0.625        ; 4.399      ; 5.457      ;
; -0.762 ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; HPS_DDR3_DQ[5]  ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; HPS_DDR3_DQS_N[0]_OUT ; 0.625        ; 4.409      ; 5.465      ;
; -0.762 ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; HPS_DDR3_DM[1]  ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; HPS_DDR3_DQS_N[1]_OUT ; 0.625        ; 4.409      ; 5.465      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


Path #1: Setup slack is -0.766 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                    ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk              ;
; To Node            ; HPS_DDR3_DQ[27]                                                                                                                                                                          ;
; Launch Clock       ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ;
; Latch Clock        ; HPS_DDR3_DQS_N[3]_OUT                                                                                                                                                                    ;
; Data Arrival Time  ; 7.334                                                                                                                                                                                    ;
; Data Required Time ; 6.568                                                                                                                                                                                    ;
; Slack              ; -0.766                                                                                                                                                                                   ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 4.399 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.459 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.459       ; 100        ; 0.000 ; 2.189 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 4.399       ; 100        ; 0.000 ; 1.975 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.875   ; 1.875   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                            ;
; 1.875   ; 0.000   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                  ;
;   1.875 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                              ;
;   1.875 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 7.334   ; 5.459   ;    ;      ;        ;                                 ; data path                                                                                                                                                                   ;
;   2.625 ;   0.750 ; RR ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                           ;
;   2.625 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N113 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                   ;
;   3.242 ;   0.617 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N113 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                               ;
;   3.242 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N8       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                    ;
;   3.242 ;   0.000 ; RR ; CELL ; 35     ; CLKPHASESELECT_X89_Y42_N8       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                      ;
;   3.242 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y44_N64         ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out|muxsel                              ;
;   5.431 ;   2.189 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y44_N64         ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out|dataout                             ;
;   5.431 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y44_N66          ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1|datain                                   ;
;   5.431 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y44_N66          ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1|dataout                                  ;
;   5.431 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y44_N56              ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out|i                                           ;
;   7.334 ;   1.903 ; FF ; CELL ; 1      ; IOOBUF_X89_Y44_N56              ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out|o                                           ;
;   7.334 ;   0.000 ; FF ; CELL ; 1      ; PIN_T28                         ; HPS_DDR3_DQ[27]                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                 ; latch edge time                                                                                                                                                       ;
; 6.899   ; 4.399   ;    ;      ;        ;                                 ; clock path                                                                                                                                                            ;
;   2.500 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                        ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; FF ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                     ;
;   2.500 ;   0.000 ; FF ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                            ;
;   3.035 ;   0.535 ; FF ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                        ;
;   3.035 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                             ;
;   3.035 ;   0.000 ; FF ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                               ;
;   3.035 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y44_N13         ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                     ;
;   5.010 ;   1.975 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y44_N13         ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                    ;
;   5.010 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y44_N15          ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                    ;
;   5.010 ;   0.000 ; FF ; CELL ; 1      ; DELAYCHAIN_X89_Y44_N15          ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                   ;
;   5.010 ;   0.000 ; FF ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y44_N6        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                          ;
;   5.022 ;   0.012 ; FR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y44_N6        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|obar                                       ;
;   5.022 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y44_N22              ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|i                                           ;
;   6.899 ;   1.877 ; RR ; CELL ; 1      ; IOOBUF_X89_Y44_N22              ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o                                           ;
;   6.899 ;   0.000 ; RR ; CELL ; 0      ; PIN_R21                         ; HPS_DDR3_DQS_N[3]                                                                                                                                                     ;
; 6.899   ; 0.000   ;    ;      ;        ;                                 ; clock uncertainty                                                                                                                                                     ;
; 6.568   ; -0.331  ; F  ; oExt ; 1      ; PIN_T28                         ; HPS_DDR3_DQ[27]                                                                                                                                                       ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Setup slack is -0.765 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                    ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk              ;
; To Node            ; HPS_DDR3_DQ[1]                                                                                                                                                                           ;
; Launch Clock       ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ;
; Latch Clock        ; HPS_DDR3_DQS_N[0]_OUT                                                                                                                                                                    ;
; Data Arrival Time  ; 7.343                                                                                                                                                                                    ;
; Data Required Time ; 6.578                                                                                                                                                                                    ;
; Slack              ; -0.765                                                                                                                                                                                   ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 4.409 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.468 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.468       ; 100        ; 0.000 ; 2.281 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 4.409       ; 100        ; 0.000 ; 1.975 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.875   ; 1.875   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                            ;
; 1.875   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                  ;
;   1.875 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                              ;
;   1.875 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 7.343   ; 5.468   ;    ;      ;        ;                               ; data path                                                                                                                                                                   ;
;   2.625 ;   0.750 ; RR ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                           ;
;   2.625 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                   ;
;   3.242 ;   0.617 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                               ;
;   3.242 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N8     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                    ;
;   3.242 ;   0.000 ; RR ; CELL ; 35     ; CLKPHASESELECT_X89_Y63_N8     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                      ;
;   3.242 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y66_N13       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out|muxsel                              ;
;   5.523 ;   2.281 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y66_N13       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out|dataout                             ;
;   5.523 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y66_N15        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1|datain                                   ;
;   5.523 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y66_N15        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1|dataout                                  ;
;   5.523 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y66_N5             ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out|i                                           ;
;   7.343 ;   1.820 ; FF ; CELL ; 1      ; IOOBUF_X89_Y66_N5             ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out|o                                           ;
;   7.343 ;   0.000 ; FF ; CELL ; 1      ; PIN_K22                       ; HPS_DDR3_DQ[1]                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                       ;
; 6.909   ; 4.409   ;    ;      ;        ;                               ; clock path                                                                                                                                                            ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                        ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; FF ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                     ;
;   2.500 ;   0.000 ; FF ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                   ;
;   3.035 ;   0.535 ; FF ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                               ;
;   3.035 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                             ;
;   3.035 ;   0.000 ; FF ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                               ;
;   3.035 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                     ;
;   5.010 ;   1.975 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                    ;
;   5.010 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y65_N15        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                    ;
;   5.010 ;   0.000 ; FF ; CELL ; 1      ; DELAYCHAIN_X89_Y65_N15        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                   ;
;   5.010 ;   0.000 ; FF ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y65_N6      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                          ;
;   5.022 ;   0.012 ; FR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y65_N6      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|obar                                       ;
;   5.022 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y65_N22            ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|i                                           ;
;   6.909 ;   1.887 ; RR ; CELL ; 1      ; IOOBUF_X89_Y65_N22            ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o                                           ;
;   6.909 ;   0.000 ; RR ; CELL ; 0      ; PIN_M19                       ; HPS_DDR3_DQS_N[0]                                                                                                                                                     ;
; 6.909   ; 0.000   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                     ;
; 6.578   ; -0.331  ; F  ; oExt ; 1      ; PIN_K22                       ; HPS_DDR3_DQ[1]                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Setup slack is -0.765 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                    ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk              ;
; To Node            ; HPS_DDR3_DQ[7]                                                                                                                                                                           ;
; Launch Clock       ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ;
; Latch Clock        ; HPS_DDR3_DQS_N[0]_OUT                                                                                                                                                                    ;
; Data Arrival Time  ; 7.343                                                                                                                                                                                    ;
; Data Required Time ; 6.578                                                                                                                                                                                    ;
; Slack              ; -0.765                                                                                                                                                                                   ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 4.409 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.468 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.468       ; 100        ; 0.000 ; 2.188 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 4.409       ; 100        ; 0.000 ; 1.975 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.875   ; 1.875   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                            ;
; 1.875   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                  ;
;   1.875 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                              ;
;   1.875 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 7.343   ; 5.468   ;    ;      ;        ;                               ; data path                                                                                                                                                                   ;
;   2.625 ;   0.750 ; RR ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                           ;
;   2.625 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                   ;
;   3.242 ;   0.617 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                               ;
;   3.242 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N8     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                    ;
;   3.242 ;   0.000 ; RR ; CELL ; 35     ; CLKPHASESELECT_X89_Y63_N8     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                      ;
;   3.242 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y63_N104      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out|muxsel                              ;
;   5.430 ;   2.188 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y63_N104      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out|dataout                             ;
;   5.430 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y63_N106       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1|datain                                   ;
;   5.430 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y63_N106       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1|dataout                                  ;
;   5.430 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y63_N96            ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out|i                                           ;
;   7.343 ;   1.913 ; FF ; CELL ; 1      ; IOOBUF_X89_Y63_N96            ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out|o                                           ;
;   7.343 ;   0.000 ; FF ; CELL ; 1      ; PIN_J29                       ; HPS_DDR3_DQ[7]                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                       ;
; 6.909   ; 4.409   ;    ;      ;        ;                               ; clock path                                                                                                                                                            ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                        ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; FF ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                     ;
;   2.500 ;   0.000 ; FF ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                   ;
;   3.035 ;   0.535 ; FF ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                               ;
;   3.035 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                             ;
;   3.035 ;   0.000 ; FF ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                               ;
;   3.035 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                     ;
;   5.010 ;   1.975 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                    ;
;   5.010 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y65_N15        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                    ;
;   5.010 ;   0.000 ; FF ; CELL ; 1      ; DELAYCHAIN_X89_Y65_N15        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                   ;
;   5.010 ;   0.000 ; FF ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y65_N6      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                          ;
;   5.022 ;   0.012 ; FR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y65_N6      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|obar                                       ;
;   5.022 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y65_N22            ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|i                                           ;
;   6.909 ;   1.887 ; RR ; CELL ; 1      ; IOOBUF_X89_Y65_N22            ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o                                           ;
;   6.909 ;   0.000 ; RR ; CELL ; 0      ; PIN_M19                       ; HPS_DDR3_DQS_N[0]                                                                                                                                                     ;
; 6.909   ; 0.000   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                     ;
; 6.578   ; -0.331  ; F  ; oExt ; 1      ; PIN_J29                       ; HPS_DDR3_DQ[7]                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Setup slack is -0.765 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                    ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk              ;
; To Node            ; HPS_DDR3_DQ[15]                                                                                                                                                                          ;
; Launch Clock       ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ;
; Latch Clock        ; HPS_DDR3_DQS_N[1]_OUT                                                                                                                                                                    ;
; Data Arrival Time  ; 7.343                                                                                                                                                                                    ;
; Data Required Time ; 6.578                                                                                                                                                                                    ;
; Slack              ; -0.765                                                                                                                                                                                   ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 4.409 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.468 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.468       ; 100        ; 0.000 ; 2.188 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 4.409       ; 100        ; 0.000 ; 1.975 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.875   ; 1.875   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                            ;
; 1.875   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                  ;
;   1.875 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                              ;
;   1.875 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 7.343   ; 5.468   ;    ;      ;        ;                               ; data path                                                                                                                                                                   ;
;   2.625 ;   0.750 ; RR ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                           ;
;   2.625 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                   ;
;   3.242 ;   0.617 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                               ;
;   3.242 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N8     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                    ;
;   3.242 ;   0.000 ; RR ; CELL ; 35     ; CLKPHASESELECT_X89_Y56_N8     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                      ;
;   3.242 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y56_N104      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out|muxsel                              ;
;   5.430 ;   2.188 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y56_N104      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out|dataout                             ;
;   5.430 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y56_N106       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1|datain                                   ;
;   5.430 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y56_N106       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1|dataout                                  ;
;   5.430 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y56_N96            ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out|i                                           ;
;   7.343 ;   1.913 ; FF ; CELL ; 1      ; IOOBUF_X89_Y56_N96            ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out|o                                           ;
;   7.343 ;   0.000 ; FF ; CELL ; 1      ; PIN_M30                       ; HPS_DDR3_DQ[15]                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                       ;
; 6.909   ; 4.409   ;    ;      ;        ;                               ; clock path                                                                                                                                                            ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                        ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; FF ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                     ;
;   2.500 ;   0.000 ; FF ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                   ;
;   3.035 ;   0.535 ; FF ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                               ;
;   3.035 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                             ;
;   3.035 ;   0.000 ; FF ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                               ;
;   3.035 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y58_N13       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                     ;
;   5.010 ;   1.975 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y58_N13       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                    ;
;   5.010 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y58_N15        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                    ;
;   5.010 ;   0.000 ; FF ; CELL ; 1      ; DELAYCHAIN_X89_Y58_N15        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                   ;
;   5.010 ;   0.000 ; FF ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y58_N6      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                          ;
;   5.022 ;   0.012 ; FR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y58_N6      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|obar                                       ;
;   5.022 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y58_N22            ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|i                                           ;
;   6.909 ;   1.887 ; RR ; CELL ; 1      ; IOOBUF_X89_Y58_N22            ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o                                           ;
;   6.909 ;   0.000 ; RR ; CELL ; 0      ; PIN_N24                       ; HPS_DDR3_DQS_N[1]                                                                                                                                                     ;
; 6.909   ; 0.000   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                     ;
; 6.578   ; -0.331  ; F  ; oExt ; 1      ; PIN_M30                       ; HPS_DDR3_DQ[15]                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Setup slack is -0.765 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                    ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk              ;
; To Node            ; HPS_DDR3_DQ[25]                                                                                                                                                                          ;
; Launch Clock       ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ;
; Latch Clock        ; HPS_DDR3_DQS_N[3]_OUT                                                                                                                                                                    ;
; Data Arrival Time  ; 7.333                                                                                                                                                                                    ;
; Data Required Time ; 6.568                                                                                                                                                                                    ;
; Slack              ; -0.765                                                                                                                                                                                   ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 4.399 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.458 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.458       ; 100        ; 0.000 ; 2.281 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 4.399       ; 100        ; 0.000 ; 1.975 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.875   ; 1.875   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                            ;
; 1.875   ; 0.000   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                  ;
;   1.875 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                              ;
;   1.875 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 7.333   ; 5.458   ;    ;      ;        ;                                 ; data path                                                                                                                                                                   ;
;   2.625 ;   0.750 ; RR ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                           ;
;   2.625 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N113 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                   ;
;   3.242 ;   0.617 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N113 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                               ;
;   3.242 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N8       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                    ;
;   3.242 ;   0.000 ; RR ; CELL ; 35     ; CLKPHASESELECT_X89_Y42_N8       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                      ;
;   3.242 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y45_N13         ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out|muxsel                              ;
;   5.523 ;   2.281 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y45_N13         ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out|dataout                             ;
;   5.523 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y45_N15          ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1|datain                                   ;
;   5.523 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y45_N15          ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1|dataout                                  ;
;   5.523 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y45_N5               ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out|i                                           ;
;   7.333 ;   1.810 ; FF ; CELL ; 1      ; IOOBUF_X89_Y45_N5               ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out|o                                           ;
;   7.333 ;   0.000 ; FF ; CELL ; 1      ; PIN_P25                         ; HPS_DDR3_DQ[25]                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                 ; latch edge time                                                                                                                                                       ;
; 6.899   ; 4.399   ;    ;      ;        ;                                 ; clock path                                                                                                                                                            ;
;   2.500 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                        ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; FF ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                     ;
;   2.500 ;   0.000 ; FF ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                            ;
;   3.035 ;   0.535 ; FF ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                        ;
;   3.035 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                             ;
;   3.035 ;   0.000 ; FF ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                               ;
;   3.035 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y44_N13         ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                     ;
;   5.010 ;   1.975 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y44_N13         ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                    ;
;   5.010 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y44_N15          ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                    ;
;   5.010 ;   0.000 ; FF ; CELL ; 1      ; DELAYCHAIN_X89_Y44_N15          ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                   ;
;   5.010 ;   0.000 ; FF ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y44_N6        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                          ;
;   5.022 ;   0.012 ; FR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y44_N6        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|obar                                       ;
;   5.022 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y44_N22              ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|i                                           ;
;   6.899 ;   1.877 ; RR ; CELL ; 1      ; IOOBUF_X89_Y44_N22              ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o                                           ;
;   6.899 ;   0.000 ; RR ; CELL ; 0      ; PIN_R21                         ; HPS_DDR3_DQS_N[3]                                                                                                                                                     ;
; 6.899   ; 0.000   ;    ;      ;        ;                                 ; clock uncertainty                                                                                                                                                     ;
; 6.568   ; -0.331  ; F  ; oExt ; 1      ; PIN_P25                         ; HPS_DDR3_DQ[25]                                                                                                                                                       ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Setup slack is -0.764 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                    ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk              ;
; To Node            ; HPS_DDR3_DQ[4]                                                                                                                                                                           ;
; Launch Clock       ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ;
; Latch Clock        ; HPS_DDR3_DQS_N[0]_OUT                                                                                                                                                                    ;
; Data Arrival Time  ; 7.342                                                                                                                                                                                    ;
; Data Required Time ; 6.578                                                                                                                                                                                    ;
; Slack              ; -0.764                                                                                                                                                                                   ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 4.409 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.467 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.467       ; 100        ; 0.000 ; 2.248 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 4.409       ; 100        ; 0.000 ; 1.975 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.875   ; 1.875   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                            ;
; 1.875   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                  ;
;   1.875 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                              ;
;   1.875 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 7.342   ; 5.467   ;    ;      ;        ;                               ; data path                                                                                                                                                                   ;
;   2.625 ;   0.750 ; RR ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                           ;
;   2.625 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                   ;
;   3.242 ;   0.617 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                               ;
;   3.242 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N8     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                    ;
;   3.242 ;   0.000 ; RR ; CELL ; 35     ; CLKPHASESELECT_X89_Y63_N8     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                      ;
;   3.242 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y64_N30       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out|muxsel                              ;
;   5.490 ;   2.248 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y64_N30       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out|dataout                             ;
;   5.490 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y64_N32        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1|datain                                   ;
;   5.490 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y64_N32        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1|dataout                                  ;
;   5.490 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y64_N22            ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out|i                                           ;
;   7.342 ;   1.852 ; FF ; CELL ; 1      ; IOOBUF_X89_Y64_N22            ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out|o                                           ;
;   7.342 ;   0.000 ; FF ; CELL ; 1      ; PIN_L25                       ; HPS_DDR3_DQ[4]                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                       ;
; 6.909   ; 4.409   ;    ;      ;        ;                               ; clock path                                                                                                                                                            ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                        ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; FF ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                     ;
;   2.500 ;   0.000 ; FF ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                   ;
;   3.035 ;   0.535 ; FF ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                               ;
;   3.035 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                             ;
;   3.035 ;   0.000 ; FF ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                               ;
;   3.035 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                     ;
;   5.010 ;   1.975 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                    ;
;   5.010 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y65_N15        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                    ;
;   5.010 ;   0.000 ; FF ; CELL ; 1      ; DELAYCHAIN_X89_Y65_N15        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                   ;
;   5.010 ;   0.000 ; FF ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y65_N6      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                          ;
;   5.022 ;   0.012 ; FR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y65_N6      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|obar                                       ;
;   5.022 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y65_N22            ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|i                                           ;
;   6.909 ;   1.887 ; RR ; CELL ; 1      ; IOOBUF_X89_Y65_N22            ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o                                           ;
;   6.909 ;   0.000 ; RR ; CELL ; 0      ; PIN_M19                       ; HPS_DDR3_DQS_N[0]                                                                                                                                                     ;
; 6.909   ; 0.000   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                     ;
; 6.578   ; -0.331  ; F  ; oExt ; 1      ; PIN_L25                       ; HPS_DDR3_DQ[4]                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Setup slack is -0.764 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                    ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk              ;
; To Node            ; HPS_DDR3_DQ[10]                                                                                                                                                                          ;
; Launch Clock       ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ;
; Latch Clock        ; HPS_DDR3_DQS_N[1]_OUT                                                                                                                                                                    ;
; Data Arrival Time  ; 7.342                                                                                                                                                                                    ;
; Data Required Time ; 6.578                                                                                                                                                                                    ;
; Slack              ; -0.764                                                                                                                                                                                   ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 4.409 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.467 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.467       ; 100        ; 0.000 ; 2.157 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 4.409       ; 100        ; 0.000 ; 1.975 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.875   ; 1.875   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                            ;
; 1.875   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                  ;
;   1.875 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                              ;
;   1.875 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 7.342   ; 5.467   ;    ;      ;        ;                               ; data path                                                                                                                                                                   ;
;   2.625 ;   0.750 ; RR ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                           ;
;   2.625 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                   ;
;   3.242 ;   0.617 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                               ;
;   3.242 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N8     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                    ;
;   3.242 ;   0.000 ; RR ; CELL ; 35     ; CLKPHASESELECT_X89_Y56_N8     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                      ;
;   3.242 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y59_N47       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out|muxsel                              ;
;   5.399 ;   2.157 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y59_N47       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out|dataout                             ;
;   5.399 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y59_N49        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1|datain                                   ;
;   5.399 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y59_N49        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1|dataout                                  ;
;   5.399 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y59_N39            ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out|i                                           ;
;   7.342 ;   1.943 ; FF ; CELL ; 1      ; IOOBUF_X89_Y59_N39            ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out|o                                           ;
;   7.342 ;   0.000 ; FF ; CELL ; 1      ; PIN_K29                       ; HPS_DDR3_DQ[10]                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                       ;
; 6.909   ; 4.409   ;    ;      ;        ;                               ; clock path                                                                                                                                                            ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                        ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; FF ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                     ;
;   2.500 ;   0.000 ; FF ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                   ;
;   3.035 ;   0.535 ; FF ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                               ;
;   3.035 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                             ;
;   3.035 ;   0.000 ; FF ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                               ;
;   3.035 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y58_N13       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                     ;
;   5.010 ;   1.975 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y58_N13       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                    ;
;   5.010 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y58_N15        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                    ;
;   5.010 ;   0.000 ; FF ; CELL ; 1      ; DELAYCHAIN_X89_Y58_N15        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                   ;
;   5.010 ;   0.000 ; FF ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y58_N6      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                          ;
;   5.022 ;   0.012 ; FR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y58_N6      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|obar                                       ;
;   5.022 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y58_N22            ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|i                                           ;
;   6.909 ;   1.887 ; RR ; CELL ; 1      ; IOOBUF_X89_Y58_N22            ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o                                           ;
;   6.909 ;   0.000 ; RR ; CELL ; 0      ; PIN_N24                       ; HPS_DDR3_DQS_N[1]                                                                                                                                                     ;
; 6.909   ; 0.000   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                     ;
; 6.578   ; -0.331  ; F  ; oExt ; 1      ; PIN_K29                       ; HPS_DDR3_DQ[10]                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Setup slack is -0.764 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                    ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk              ;
; To Node            ; HPS_DDR3_DQ[26]                                                                                                                                                                          ;
; Launch Clock       ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ;
; Latch Clock        ; HPS_DDR3_DQS_N[3]_OUT                                                                                                                                                                    ;
; Data Arrival Time  ; 7.332                                                                                                                                                                                    ;
; Data Required Time ; 6.568                                                                                                                                                                                    ;
; Slack              ; -0.764                                                                                                                                                                                   ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 4.399 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.457 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.457       ; 100        ; 0.000 ; 2.157 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 4.399       ; 100        ; 0.000 ; 1.975 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.875   ; 1.875   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                            ;
; 1.875   ; 0.000   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                  ;
;   1.875 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                              ;
;   1.875 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 7.332   ; 5.457   ;    ;      ;        ;                                 ; data path                                                                                                                                                                   ;
;   2.625 ;   0.750 ; RR ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                           ;
;   2.625 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N113 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                   ;
;   3.242 ;   0.617 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N113 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                               ;
;   3.242 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N8       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                    ;
;   3.242 ;   0.000 ; RR ; CELL ; 35     ; CLKPHASESELECT_X89_Y42_N8       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                      ;
;   3.242 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y45_N47         ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out|muxsel                              ;
;   5.399 ;   2.157 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y45_N47         ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out|dataout                             ;
;   5.399 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y45_N49          ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1|datain                                   ;
;   5.399 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y45_N49          ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1|dataout                                  ;
;   5.399 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y45_N39              ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out|i                                           ;
;   7.332 ;   1.933 ; FF ; CELL ; 1      ; IOOBUF_X89_Y45_N39              ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out|o                                           ;
;   7.332 ;   0.000 ; FF ; CELL ; 1      ; PIN_T29                         ; HPS_DDR3_DQ[26]                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                 ; latch edge time                                                                                                                                                       ;
; 6.899   ; 4.399   ;    ;      ;        ;                                 ; clock path                                                                                                                                                            ;
;   2.500 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                        ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; FF ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                     ;
;   2.500 ;   0.000 ; FF ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                            ;
;   3.035 ;   0.535 ; FF ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                        ;
;   3.035 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                             ;
;   3.035 ;   0.000 ; FF ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                               ;
;   3.035 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y44_N13         ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                     ;
;   5.010 ;   1.975 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y44_N13         ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                    ;
;   5.010 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y44_N15          ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                    ;
;   5.010 ;   0.000 ; FF ; CELL ; 1      ; DELAYCHAIN_X89_Y44_N15          ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                   ;
;   5.010 ;   0.000 ; FF ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y44_N6        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                          ;
;   5.022 ;   0.012 ; FR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y44_N6        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|obar                                       ;
;   5.022 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y44_N22              ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|i                                           ;
;   6.899 ;   1.877 ; RR ; CELL ; 1      ; IOOBUF_X89_Y44_N22              ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o                                           ;
;   6.899 ;   0.000 ; RR ; CELL ; 0      ; PIN_R21                         ; HPS_DDR3_DQS_N[3]                                                                                                                                                     ;
; 6.899   ; 0.000   ;    ;      ;        ;                                 ; clock uncertainty                                                                                                                                                     ;
; 6.568   ; -0.331  ; F  ; oExt ; 1      ; PIN_T29                         ; HPS_DDR3_DQ[26]                                                                                                                                                       ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Setup slack is -0.762 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                    ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk              ;
; To Node            ; HPS_DDR3_DQ[5]                                                                                                                                                                           ;
; Launch Clock       ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ;
; Latch Clock        ; HPS_DDR3_DQS_N[0]_OUT                                                                                                                                                                    ;
; Data Arrival Time  ; 7.340                                                                                                                                                                                    ;
; Data Required Time ; 6.578                                                                                                                                                                                    ;
; Slack              ; -0.762                                                                                                                                                                                   ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 4.409 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.465 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.465       ; 100        ; 0.000 ; 2.278 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 4.409       ; 100        ; 0.000 ; 1.975 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.875   ; 1.875   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                            ;
; 1.875   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                  ;
;   1.875 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                              ;
;   1.875 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 7.340   ; 5.465   ;    ;      ;        ;                               ; data path                                                                                                                                                                   ;
;   2.625 ;   0.750 ; RR ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                           ;
;   2.625 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                   ;
;   3.242 ;   0.617 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                               ;
;   3.242 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N8     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                    ;
;   3.242 ;   0.000 ; RR ; CELL ; 35     ; CLKPHASESELECT_X89_Y63_N8     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                      ;
;   3.242 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y64_N13       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out|muxsel                              ;
;   5.520 ;   2.278 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y64_N13       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out|dataout                             ;
;   5.520 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y64_N15        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1|datain                                   ;
;   5.520 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y64_N15        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1|dataout                                  ;
;   5.520 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y64_N5             ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out|i                                           ;
;   7.340 ;   1.820 ; FF ; CELL ; 1      ; IOOBUF_X89_Y64_N5             ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out|o                                           ;
;   7.340 ;   0.000 ; FF ; CELL ; 1      ; PIN_L24                       ; HPS_DDR3_DQ[5]                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                       ;
; 6.909   ; 4.409   ;    ;      ;        ;                               ; clock path                                                                                                                                                            ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                        ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; FF ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                     ;
;   2.500 ;   0.000 ; FF ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                   ;
;   3.035 ;   0.535 ; FF ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                               ;
;   3.035 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                             ;
;   3.035 ;   0.000 ; FF ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                               ;
;   3.035 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                     ;
;   5.010 ;   1.975 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                    ;
;   5.010 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y65_N15        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                    ;
;   5.010 ;   0.000 ; FF ; CELL ; 1      ; DELAYCHAIN_X89_Y65_N15        ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                   ;
;   5.010 ;   0.000 ; FF ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y65_N6      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                          ;
;   5.022 ;   0.012 ; FR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y65_N6      ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|obar                                       ;
;   5.022 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y65_N22            ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|i                                           ;
;   6.909 ;   1.887 ; RR ; CELL ; 1      ; IOOBUF_X89_Y65_N22            ; soc_system0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o                                           ;
;   6.909 ;   0.000 ; RR ; CELL ; 0      ; PIN_M19                       ; HPS_DDR3_DQS_N[0]                                                                                                                                                     ;
; 6.909   ; 0.000   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                     ;
; 6.578   ; -0.331  ; F  ; oExt ; 1      ; PIN_L24                       ; HPS_DDR3_DQ[5]                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Setup slack is -0.762 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                    ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk              ;
; To Node            ; HPS_DDR3_DM[1]                                                                                                                                                                           ;
; Launch Clock       ; soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ;
; Latch Clock        ; HPS_DDR3_DQS_N[1]_OUT                                                                                                                                                                    ;
; Data Arrival Time  ; 7.340                                                                                                                                                                                    ;
; Data Required Time ; 6.578                                                                                                                                                                                    ;
; Slack              ; -0.762                                                                                                                                                                                   ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 4.409 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.465 ;       ;             ;            ;    