# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wno-fatal -Wno-BLKANDNBLK -sc -exe /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Cloned_latest/Compiler_Validation/RTL_testcases/DSP_Instantiation_19x2/RTLvsNetlist_Passed/registered_in_and_out_mult_dsp19x2/sim/co_sim_tb/co_sim_registered_in_and_out_mult_dsp19x2.v tb_registered_in_and_out_mult_dsp19x2.cpp --timing --timescale 1ps/1ps --trace -v ./../../DSP19X2.v -v /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Cloned_latest/Compiler_Validation/RTL_testcases/DSP_Instantiation_19x2/RTLvsNetlist_Passed/registered_in_and_out_mult_dsp19x2/rtl/registered_in_and_out_mult_dsp19x2.v -v /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Cloned_latest/Compiler_Validation/RTL_testcases/DSP_Instantiation_19x2/RTLvsNetlist_Passed/registered_in_and_out_mult_dsp19x2/results_dir/registered_in_and_out_mult_dsp19x2/run_1/synth_1_1/synthesis/registered_in_and_out_mult_dsp19x2_post_synth.v -y /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Cloned_latest/Compiler_Validation/RTL_testcases/DSP_Instantiation_19x2/RTLvsNetlist_Passed/registered_in_and_out_mult_dsp19x2/rtl +libext+.v+.sv"
S  17339896  1708487  1667810679   953937598  1667810679   900060335 "/nfs_eda_sw/softwares/opensource/verilator_instl_5.002/bin/verilator_bin"
S      4735 100752420  1701772018   424513263  1701772018   420650481 "/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Cloned_latest/Compiler_Validation/RTL_testcases/DSP_Instantiation_19x2/RTLvsNetlist_Passed/registered_in_and_out_mult_dsp19x2/results_dir/registered_in_and_out_mult_dsp19x2/run_1/synth_1_1/synthesis/registered_in_and_out_mult_dsp19x2_post_synth.v"
S     13696 100744419  1701769130   923003917  1701077692           0 "/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Cloned_latest/Compiler_Validation/RTL_testcases/DSP_Instantiation_19x2/RTLvsNetlist_Passed/registered_in_and_out_mult_dsp19x2/rtl/./../../DSP19X2.v"
S      2069 67242765  1701771910   472832610  1701771910   472832610 "/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Cloned_latest/Compiler_Validation/RTL_testcases/DSP_Instantiation_19x2/RTLvsNetlist_Passed/registered_in_and_out_mult_dsp19x2/rtl/registered_in_and_out_mult_dsp19x2.v"
S      2580 67242766  1701771968   849014293  1701771968   849014293 "/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Cloned_latest/Compiler_Validation/RTL_testcases/DSP_Instantiation_19x2/RTLvsNetlist_Passed/registered_in_and_out_mult_dsp19x2/sim/co_sim_tb/co_sim_registered_in_and_out_mult_dsp19x2.v"
T      6725 100751665  1701772140   943187047  1701772140   943187047 "obj_dir/Vco_sim_registered_in_and_out_mult_dsp19x2.cpp"
T      2615 100751780  1701772140   938316036  1701772140   938316036 "obj_dir/Vco_sim_registered_in_and_out_mult_dsp19x2.h"
T      2290 100751919  1701772140   992593616  1701772140   992593616 "obj_dir/Vco_sim_registered_in_and_out_mult_dsp19x2.mk"
T      1973 100751664  1701772140   929545088  1701772140   929545088 "obj_dir/Vco_sim_registered_in_and_out_mult_dsp19x2__Syms.cpp"
T      1901 100751914  1701772140   934100695  1701772140   934100695 "obj_dir/Vco_sim_registered_in_and_out_mult_dsp19x2__Syms.h"
T     18679 100751917  1701772140   982996305  1701772140   982996305 "obj_dir/Vco_sim_registered_in_and_out_mult_dsp19x2__Trace__0.cpp"
T     30406 100751667  1701772140   978619211  1701772140   978619211 "obj_dir/Vco_sim_registered_in_and_out_mult_dsp19x2__Trace__0__Slow.cpp"
T     14164 100751781  1701772140   948219252  1701772140   948219252 "obj_dir/Vco_sim_registered_in_and_out_mult_dsp19x2___024root.h"
T      4803 100751666  1701772140   967996909  1701772140   967996909 "obj_dir/Vco_sim_registered_in_and_out_mult_dsp19x2___024root__DepSet_h61f1033c__0.cpp"
T      1755 100751782  1701772140   956198480  1701772140   956198480 "obj_dir/Vco_sim_registered_in_and_out_mult_dsp19x2___024root__DepSet_h61f1033c__0__Slow.cpp"
T     88541 100751783  1701772140   973374130  1701772140   973374130 "obj_dir/Vco_sim_registered_in_and_out_mult_dsp19x2___024root__DepSet_h7c9355c3__0.cpp"
T    122695 100751916  1701772140   962915257  1701772140   962915257 "obj_dir/Vco_sim_registered_in_and_out_mult_dsp19x2___024root__DepSet_h7c9355c3__0__Slow.cpp"
T      1110 100751915  1701772140   952042085  1701772140   952042085 "obj_dir/Vco_sim_registered_in_and_out_mult_dsp19x2___024root__Slow.cpp"
T      2144 100751784  1701772140   996463102  1701772140   996463102 "obj_dir/Vco_sim_registered_in_and_out_mult_dsp19x2__ver.d"
T         0        0  1701772141    28886783  1701772141    28886783 "obj_dir/Vco_sim_registered_in_and_out_mult_dsp19x2__verFiles.dat"
T      2152 100751918  1701772140   987636281  1701772140   987636281 "obj_dir/Vco_sim_registered_in_and_out_mult_dsp19x2_classes.mk"
