#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14a60c7b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14a614c00 .scope module, "fifo_tb" "fifo_tb" 3 4;
 .timescale -9 -12;
v0x14a626200_0 .var "clk_in", 0 0;
v0x14a626290_0 .net "data_out", 31 0, v0x14a625940_0;  1 drivers
v0x14a626320_0 .var "deq_in", 0 0;
v0x14a6263d0_0 .net "empty_out", 0 0, v0x14a625a70_0;  1 drivers
v0x14a626480_0 .var "enq_data_in", 31 0;
v0x14a626550_0 .var "enq_in", 0 0;
v0x14a626600_0 .net "full_out", 0 0, v0x14a625c50_0;  1 drivers
v0x14a6266b0_0 .var "rst_in", 0 0;
v0x14a626760_0 .net "valid_out", 0 0, v0x14a625fd0_0;  1 drivers
S_0x14a614d70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 55, 3 55 0, S_0x14a614c00;
 .timescale -9 -12;
v0x14a60ca80_0 .var/2s "i", 31 0;
S_0x14a6246e0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 79, 3 79 0, S_0x14a614c00;
 .timescale -9 -12;
v0x14a6248b0_0 .var/2s "i", 31 0;
S_0x14a624940 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 91, 3 91 0, S_0x14a614c00;
 .timescale -9 -12;
v0x14a624b20_0 .var/2s "i", 31 0;
S_0x14a624bd0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 104, 3 104 0, S_0x14a614c00;
 .timescale -9 -12;
v0x14a624d90_0 .var/2s "i", 31 0;
S_0x14a624e50 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 116, 3 116 0, S_0x14a614c00;
 .timescale -9 -12;
v0x14a625050_0 .var/2s "i", 31 0;
S_0x14a625110 .scope module, "Q" "FIFO" 3 19, 4 4 0, S_0x14a614c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x14a6252d0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
P_0x14a625310 .param/l "DEPTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x14a625890_0 .net "clk_in", 0 0, v0x14a626200_0;  1 drivers
v0x14a625940_0 .var "data_out", 31 0;
v0x14a6259e0_0 .net "deq_in", 0 0, v0x14a626320_0;  1 drivers
v0x14a625a70_0 .var "empty_out", 0 0;
v0x14a625b00_0 .net "enq_data_in", 31 0, v0x14a626480_0;  1 drivers
v0x14a625bb0_0 .net "enq_in", 0 0, v0x14a626550_0;  1 drivers
v0x14a625c50_0 .var "full_out", 0 0;
v0x14a625cf0 .array "queue", 0 7, 31 0;
v0x14a625d90_0 .var "read_ptr", 3 0;
v0x14a625ea0_0 .net "rst_in", 0 0, v0x14a6266b0_0;  1 drivers
v0x14a625f40 .array "valid", 0 7, 0 0;
v0x14a625fd0_0 .var "valid_out", 0 0;
v0x14a626070_0 .var "write_ptr", 3 0;
E_0x14a6255a0 .event posedge, v0x14a625890_0;
S_0x14a625600 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 4 27, 4 27 0, S_0x14a625110;
 .timescale -9 -12;
v0x14a6257d0_0 .var/2s "i", 31 0;
    .scope S_0x14a625110;
T_0 ;
    %wait E_0x14a6255a0;
    %load/vec4 v0x14a625ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_0x14a625600;
    %jmp t_0;
    .scope S_0x14a625600;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a6257d0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x14a6257d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x14a6257d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a625cf0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x14a6257d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a625f40, 0, 4;
    %load/vec4 v0x14a6257d0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x14a6257d0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x14a625110;
t_0 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a625940_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14a625d90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14a626070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a625fd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14a6259e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.7, 10;
    %load/vec4 v0x14a625d90_0;
    %load/vec4 v0x14a626070_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0x14a625d90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x14a625f40, 4;
    %inv;
    %and;
T_0.8;
    %inv;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x14a625d90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x14a625f40, 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x14a625d90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x14a625cf0, 4;
    %assign/vec4 v0x14a625940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14a625fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x14a625d90_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a625f40, 0, 4;
    %load/vec4 v0x14a625d90_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_0.9, 8;
    %load/vec4 v0x14a625d90_0;
    %addi 1, 0, 4;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %assign/vec4 v0x14a625d90_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14a625fd0_0, 0;
T_0.5 ;
    %load/vec4 v0x14a625bb0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.14, 10;
    %load/vec4 v0x14a625d90_0;
    %load/vec4 v0x14a626070_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.15, 4;
    %load/vec4 v0x14a625d90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x14a625f40, 4;
    %and;
T_0.15;
    %inv;
    %and;
T_0.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.13, 9;
    %load/vec4 v0x14a626070_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x14a625f40, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %load/vec4 v0x14a625b00_0;
    %load/vec4 v0x14a626070_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a625cf0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x14a626070_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14a625f40, 0, 4;
    %load/vec4 v0x14a626070_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_0.16, 8;
    %load/vec4 v0x14a626070_0;
    %addi 1, 0, 4;
    %jmp/1 T_0.17, 8;
T_0.16 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_0.17, 8;
 ; End of false expr.
    %blend;
T_0.17;
    %assign/vec4 v0x14a626070_0, 0;
T_0.11 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14a614c00;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x14a626200_0;
    %nor/r;
    %store/vec4 v0x14a626200_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14a614c00;
T_2 ;
    %vpi_call/w 3 40 "$dumpfile", "fifo_tb.vcd" {0 0 0};
    %vpi_call/w 3 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14a614c00 {0 0 0};
    %vpi_call/w 3 42 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a626200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a6266b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a626320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a626550_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a626480_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a6266b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a6266b0_0, 0, 1;
    %fork t_3, S_0x14a614d70;
    %jmp t_2;
    .scope S_0x14a614d70;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a60ca80_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x14a60ca80_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_2.1, 5;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a626550_0, 0, 1;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x14a626480_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a626550_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a626550_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x14a626480_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a626550_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a626320_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a626320_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a626320_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a626320_0, 0, 1;
    %load/vec4 v0x14a60ca80_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x14a60ca80_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x14a614c00;
t_2 %join;
    %fork t_5, S_0x14a6246e0;
    %jmp t_4;
    .scope S_0x14a6246e0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a6248b0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x14a6248b0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0x14a626600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a626550_0, 0, 1;
    %load/vec4 v0x14a6248b0_0;
    %store/vec4 v0x14a626480_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a626550_0, 0, 1;
T_2.4 ;
    %load/vec4 v0x14a6248b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x14a6248b0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x14a614c00;
t_4 %join;
    %fork t_7, S_0x14a624940;
    %jmp t_6;
    .scope S_0x14a624940;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a624b20_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x14a624b20_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x14a6263d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a626320_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a626320_0, 0, 1;
T_2.8 ;
    %load/vec4 v0x14a624b20_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x14a624b20_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
    .scope S_0x14a614c00;
t_6 %join;
    %fork t_9, S_0x14a624bd0;
    %jmp t_8;
    .scope S_0x14a624bd0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a624d90_0, 0, 32;
T_2.10 ;
    %load/vec4 v0x14a624d90_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_2.11, 5;
    %load/vec4 v0x14a626600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a626550_0, 0, 1;
    %load/vec4 v0x14a624d90_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14a626480_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a626550_0, 0, 1;
T_2.12 ;
    %load/vec4 v0x14a624d90_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x14a624d90_0, 0, 32;
    %jmp T_2.10;
T_2.11 ;
    %end;
    .scope S_0x14a614c00;
t_8 %join;
    %fork t_11, S_0x14a624e50;
    %jmp t_10;
    .scope S_0x14a624e50;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a625050_0, 0, 32;
T_2.14 ;
    %load/vec4 v0x14a625050_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_2.15, 5;
    %load/vec4 v0x14a6263d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a626320_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a626320_0, 0, 1;
T_2.16 ;
    %load/vec4 v0x14a625050_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x14a625050_0, 0, 32;
    %jmp T_2.14;
T_2.15 ;
    %end;
    .scope S_0x14a614c00;
t_10 %join;
    %delay 500000, 0;
    %vpi_call/w 3 127 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 128 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/fifo_tb.sv";
    "hdl/fifo.sv";
