// Seed: 2267277773
module module_0 ();
  wire id_2;
  id_3(
      .id_0(id_1#(.id_1(1)) [1]), .id_2(1)
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wor id_4;
  assign id_4 = 1;
  assign id_2 = 1;
  module_0 modCall_1 ();
  wire id_6;
  assign id_5 = 'b0 - 1'b0;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wand id_3;
  case ("")
    1'b0: assign id_3 = 1;
    id_2 + id_1: begin : LABEL_0
      wire id_4;
    end
  endcase
  id_5 :
  assert property (@(posedge id_1 - 1) id_3 || id_2)
  else $display;
  module_0 modCall_1 ();
  wire id_6;
  assign id_3 = 1 != 1;
endmodule
