xmvlog(64): 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
interface mul_div_if (input logic clk);
        |
xmvlog: *E,EXPMPA (../verif/mul_div_if.sv,4|8): expecting the keyword 'module', 'macromodule' or 'primitive'[A.1].
        arst = '1;
                |
xmvlog: *E,BADBSE (../verif/mul_div_if.sv,11|16): illegal base specification: (1) [2.5][2.5.1(IEEE)].
        sel = '0;
               |
xmvlog: *E,BADBSE (../verif/mul_div_if.sv,12|15): illegal base specification: (0) [2.5][2.5.1(IEEE)].
        a = '0;
             |
xmvlog: *E,BADBSE (../verif/mul_div_if.sv,13|13): illegal base specification: (0) [2.5][2.5.1(IEEE)].
        b = '0;
             |
xmvlog: *E,BADBSE (../verif/mul_div_if.sv,14|13): illegal base specification: (0) [2.5][2.5.1(IEEE)].
        en = '1;
              |
xmvlog: *E,BADBSE (../verif/mul_div_if.sv,15|14): illegal base specification: (1) [2.5][2.5.1(IEEE)].
