<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="I2C Rx/Tx Data Buffer and Command Register; this is the register the CPU writes to when filling the TX FIFO and the CPU reads from when retrieving bytes from RX FIFO."><title>rp2040_pac::i2c0::ic_data_cmd - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-492a78a4a87dcc01.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.82.0 (f6e511eec 2024-10-15)" data-channel="1.82.0" data-search-js="search-a99f1315e7cc5121.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-118b08c4c78b968e.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-921df33f47b8780c.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-3b12f09e550e0385.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><h2 class="location"><a href="#">Module ic_<wbr>data_<wbr>cmd</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#structs">Structs</a></li><li><a href="#enums">Enums</a></li><li><a href="#types">Type Aliases</a></li></ul></section><h2><a href="../index.html">In rp2040_<wbr>pac::<wbr>i2c0</a></h2></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../../index.html">rp2040_pac</a>::<wbr><a href="../index.html">i2c0</a>::<wbr><a class="mod" href="#">ic_data_cmd</a><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><span class="out-of-band"><a class="src" href="../../../src/rp2040_pac/i2c0/ic_data_cmd.rs.html#1-413">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>I2C Rx/Tx Data Buffer and Command Register; this is the register the CPU writes to when filling the TX FIFO and the CPU reads from when retrieving bytes from RX FIFO.</p>
<p>The size of the register changes as follows:</p>
<p>Write: - 11 bits when IC_EMPTYFIFO_HOLD_MASTER_EN=1 - 9 bits when IC_EMPTYFIFO_HOLD_MASTER_EN=0 Read: - 12 bits when IC_FIRST_DATA_BYTE_STATUS = 1 - 8 bits when IC_FIRST_DATA_BYTE_STATUS = 0 Note: In order for the DW_apb_i2c to continue acknowledging reads, a read command should be written for every byte that is to be received; otherwise the DW_apb_i2c will stop acknowledging.</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="struct" href="struct.IC_DATA_CMD_SPEC.html" title="struct rp2040_pac::i2c0::ic_data_cmd::IC_DATA_CMD_SPEC">IC_<wbr>DATA_<wbr>CMD_<wbr>SPEC</a></div><div class="desc docblock-short">I2C Rx/Tx Data Buffer and Command Register; this is the register the CPU writes to when filling the TX FIFO and the CPU reads from when retrieving bytes from RX FIFO.</div></li></ul><h2 id="enums" class="section-header">Enums<a href="#enums" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="enum" href="enum.CMD_A.html" title="enum rp2040_pac::i2c0::ic_data_cmd::CMD_A">CMD_A</a></div><div class="desc docblock-short">This bit controls whether a read or a write is performed. This bit does not control the direction when the DW_apb_i2con acts as a slave. It controls only the direction when it acts as a master.</div></li><li><div class="item-name"><a class="enum" href="enum.FIRST_DATA_BYTE_A.html" title="enum rp2040_pac::i2c0::ic_data_cmd::FIRST_DATA_BYTE_A">FIRS<wbr>T_<wbr>DATA_<wbr>BYTE_<wbr>A</a></div><div class="desc docblock-short">Indicates the first data byte received after the address phase for receive transfer in Master receiver or Slave receiver mode.</div></li><li><div class="item-name"><a class="enum" href="enum.RESTART_A.html" title="enum rp2040_pac::i2c0::ic_data_cmd::RESTART_A">RESTAR<wbr>T_<wbr>A</a></div><div class="desc docblock-short">This bit controls whether a RESTART is issued before the byte is sent or received.</div></li><li><div class="item-name"><a class="enum" href="enum.STOP_A.html" title="enum rp2040_pac::i2c0::ic_data_cmd::STOP_A">STOP_A</a></div><div class="desc docblock-short">This bit controls whether a STOP is issued after the byte is sent or received.</div></li></ul><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="type" href="type.CMD_R.html" title="type rp2040_pac::i2c0::ic_data_cmd::CMD_R">CMD_R</a></div><div class="desc docblock-short">Field <code>CMD</code> reader - This bit controls whether a read or a write is performed. This bit does not control the direction when the DW_apb_i2con acts as a slave. It controls only the direction when it acts as a master.</div></li><li><div class="item-name"><a class="type" href="type.CMD_W.html" title="type rp2040_pac::i2c0::ic_data_cmd::CMD_W">CMD_W</a></div><div class="desc docblock-short">Field <code>CMD</code> writer - This bit controls whether a read or a write is performed. This bit does not control the direction when the DW_apb_i2con acts as a slave. It controls only the direction when it acts as a master.</div></li><li><div class="item-name"><a class="type" href="type.DAT_R.html" title="type rp2040_pac::i2c0::ic_data_cmd::DAT_R">DAT_R</a></div><div class="desc docblock-short">Field <code>DAT</code> reader - This register contains the data to be transmitted or received on the I2C bus. If you are writing to this register and want to perform a read, bits 7:0 (DAT) are ignored by the DW_apb_i2c. However, when you read this register, these bits return the value of data received on the DW_apb_i2c interface.</div></li><li><div class="item-name"><a class="type" href="type.DAT_W.html" title="type rp2040_pac::i2c0::ic_data_cmd::DAT_W">DAT_W</a></div><div class="desc docblock-short">Field <code>DAT</code> writer - This register contains the data to be transmitted or received on the I2C bus. If you are writing to this register and want to perform a read, bits 7:0 (DAT) are ignored by the DW_apb_i2c. However, when you read this register, these bits return the value of data received on the DW_apb_i2c interface.</div></li><li><div class="item-name"><a class="type" href="type.FIRST_DATA_BYTE_R.html" title="type rp2040_pac::i2c0::ic_data_cmd::FIRST_DATA_BYTE_R">FIRS<wbr>T_<wbr>DATA_<wbr>BYTE_<wbr>R</a></div><div class="desc docblock-short">Field <code>FIRST_DATA_BYTE</code> reader - Indicates the first data byte received after the address phase for receive transfer in Master receiver or Slave receiver mode.</div></li><li><div class="item-name"><a class="type" href="type.R.html" title="type rp2040_pac::i2c0::ic_data_cmd::R">R</a></div><div class="desc docblock-short">Register <code>IC_DATA_CMD</code> reader</div></li><li><div class="item-name"><a class="type" href="type.RESTART_R.html" title="type rp2040_pac::i2c0::ic_data_cmd::RESTART_R">RESTAR<wbr>T_<wbr>R</a></div><div class="desc docblock-short">Field <code>RESTART</code> reader - This bit controls whether a RESTART is issued before the byte is sent or received.</div></li><li><div class="item-name"><a class="type" href="type.RESTART_W.html" title="type rp2040_pac::i2c0::ic_data_cmd::RESTART_W">RESTAR<wbr>T_<wbr>W</a></div><div class="desc docblock-short">Field <code>RESTART</code> writer - This bit controls whether a RESTART is issued before the byte is sent or received.</div></li><li><div class="item-name"><a class="type" href="type.STOP_R.html" title="type rp2040_pac::i2c0::ic_data_cmd::STOP_R">STOP_R</a></div><div class="desc docblock-short">Field <code>STOP</code> reader - This bit controls whether a STOP is issued after the byte is sent or received.</div></li><li><div class="item-name"><a class="type" href="type.STOP_W.html" title="type rp2040_pac::i2c0::ic_data_cmd::STOP_W">STOP_W</a></div><div class="desc docblock-short">Field <code>STOP</code> writer - This bit controls whether a STOP is issued after the byte is sent or received.</div></li><li><div class="item-name"><a class="type" href="type.W.html" title="type rp2040_pac::i2c0::ic_data_cmd::W">W</a></div><div class="desc docblock-short">Register <code>IC_DATA_CMD</code> writer</div></li></ul></section></div></main></body></html>