A simple shift register in VHDL, as an exercise to learn VHDL and synthesis tools.
