

================================================================
== Vivado HLS Report for 'min3'
================================================================
* Date:           Thu Aug 12 22:07:54 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        squiggle_search_accelerator
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.468 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     58|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|     58|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |icmp_ln11_fu_40_p2   |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln7_fu_26_p2    |   icmp   |      0|  0|  13|          16|          16|
    |ap_return            |  select  |      0|  0|  16|           1|          16|
    |select_ln7_fu_32_p3  |  select  |      0|  0|  16|           1|          16|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  58|          34|          64|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs |     min3     | return value |
|ap_return  | out |   16| ap_ctrl_hs |     min3     | return value |
|a          |  in |   16|   ap_none  |       a      |    scalar    |
|b          |  in |   16|   ap_none  |       b      |    scalar    |
|c          |  in |   16|   ap_none  |       c      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.46>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%c_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %c) nounwind" [src/squiggle_search.cpp:5]   --->   Operation 2 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%b_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %b) nounwind" [src/squiggle_search.cpp:5]   --->   Operation 3 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %a) nounwind" [src/squiggle_search.cpp:5]   --->   Operation 4 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (2.42ns)   --->   "%icmp_ln7 = icmp slt i16 %b_read, %a_read" [src/squiggle_search.cpp:7]   --->   Operation 5 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.80ns)   --->   "%select_ln7 = select i1 %icmp_ln7, i16 %b_read, i16 %a_read" [src/squiggle_search.cpp:7]   --->   Operation 6 'select' 'select_ln7' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (2.42ns)   --->   "%icmp_ln11 = icmp sgt i16 %select_ln7, %c_read" [src/squiggle_search.cpp:11]   --->   Operation 7 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.80ns)   --->   "%min = select i1 %icmp_ln11, i16 %c_read, i16 %select_ln7" [src/squiggle_search.cpp:11]   --->   Operation 8 'select' 'min' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "ret i16 %min" [src/squiggle_search.cpp:14]   --->   Operation 9 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_read     (read  ) [ 00]
b_read     (read  ) [ 00]
a_read     (read  ) [ 00]
icmp_ln7   (icmp  ) [ 00]
select_ln7 (select) [ 00]
icmp_ln11  (icmp  ) [ 00]
min        (select) [ 00]
ret_ln14   (ret   ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1004" name="c_read_read_fu_8">
<pin_list>
<pin id="9" dir="0" index="0" bw="16" slack="0"/>
<pin id="10" dir="0" index="1" bw="16" slack="0"/>
<pin id="11" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="14" class="1004" name="b_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="16" slack="0"/>
<pin id="16" dir="0" index="1" bw="16" slack="0"/>
<pin id="17" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="a_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="16" slack="0"/>
<pin id="22" dir="0" index="1" bw="16" slack="0"/>
<pin id="23" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="icmp_ln7_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="16" slack="0"/>
<pin id="28" dir="0" index="1" bw="16" slack="0"/>
<pin id="29" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="select_ln7_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="0" index="1" bw="16" slack="0"/>
<pin id="35" dir="0" index="2" bw="16" slack="0"/>
<pin id="36" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="icmp_ln11_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="min_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="0" index="2" bw="16" slack="0"/>
<pin id="50" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="12"><net_src comp="6" pin="0"/><net_sink comp="8" pin=0"/></net>

<net id="13"><net_src comp="4" pin="0"/><net_sink comp="8" pin=1"/></net>

<net id="18"><net_src comp="6" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="2" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="6" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="0" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="14" pin="2"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="20" pin="2"/><net_sink comp="26" pin=1"/></net>

<net id="37"><net_src comp="26" pin="2"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="14" pin="2"/><net_sink comp="32" pin=1"/></net>

<net id="39"><net_src comp="20" pin="2"/><net_sink comp="32" pin=2"/></net>

<net id="44"><net_src comp="32" pin="3"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="8" pin="2"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="40" pin="2"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="8" pin="2"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="32" pin="3"/><net_sink comp="46" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: min3 : a | {1 }
	Port: min3 : b | {1 }
	Port: min3 : c | {1 }
  - Chain level:
	State 1
		select_ln7 : 1
		icmp_ln11 : 2
		min : 3
		ret_ln14 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|  select  |  select_ln7_fu_32 |    0    |    16   |
|          |     min_fu_46     |    0    |    16   |
|----------|-------------------|---------|---------|
|   icmp   |   icmp_ln7_fu_26  |    0    |    13   |
|          |  icmp_ln11_fu_40  |    0    |    13   |
|----------|-------------------|---------|---------|
|          |  c_read_read_fu_8 |    0    |    0    |
|   read   | b_read_read_fu_14 |    0    |    0    |
|          | a_read_read_fu_20 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    58   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   58   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   58   |
+-----------+--------+--------+
