Timing Analyzer report for or1420SingleCore
Wed Apr 24 12:57:16 2024
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'clk2'
 15. Slow 1200mV 85C Model Setup: 'clk1'
 16. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'
 22. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Hold: 'clk2'
 24. Slow 1200mV 85C Model Hold: 'clk1'
 25. Slow 1200mV 85C Model Recovery: 'clk1'
 26. Slow 1200mV 85C Model Recovery: 'clk2'
 27. Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'
 28. Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'
 30. Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Removal: 'clk2'
 32. Slow 1200mV 85C Model Removal: 'clk1'
 33. Slow 1200mV 85C Model Metastability Summary
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'
 41. Slow 1200mV 0C Model Setup: 'clk2'
 42. Slow 1200mV 0C Model Setup: 'clk1'
 43. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'
 45. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 46. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'
 47. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'
 49. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 50. Slow 1200mV 0C Model Hold: 'clk2'
 51. Slow 1200mV 0C Model Hold: 'clk1'
 52. Slow 1200mV 0C Model Recovery: 'clk1'
 53. Slow 1200mV 0C Model Recovery: 'clk2'
 54. Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'
 55. Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'
 57. Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Removal: 'clk2'
 59. Slow 1200mV 0C Model Removal: 'clk1'
 60. Slow 1200mV 0C Model Metastability Summary
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'
 67. Fast 1200mV 0C Model Setup: 'clk2'
 68. Fast 1200mV 0C Model Setup: 'clk1'
 69. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'
 70. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 72. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'
 73. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 74. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'
 75. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 76. Fast 1200mV 0C Model Hold: 'clk2'
 77. Fast 1200mV 0C Model Hold: 'clk1'
 78. Fast 1200mV 0C Model Recovery: 'clk2'
 79. Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'
 80. Fast 1200mV 0C Model Recovery: 'clk1'
 81. Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'
 84. Fast 1200mV 0C Model Removal: 'clk2'
 85. Fast 1200mV 0C Model Removal: 'clk1'
 86. Fast 1200mV 0C Model Metastability Summary
 87. Multicorner Timing Analysis Summary
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Signal Integrity Metrics (Slow 1200mv 0c Model)
 91. Signal Integrity Metrics (Slow 1200mv 85c Model)
 92. Signal Integrity Metrics (Fast 1200mv 0c Model)
 93. Setup Transfers
 94. Hold Transfers
 95. Recovery Transfers
 96. Removal Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths Summary
100. Clock Status Summary
101. Unconstrained Input Ports
102. Unconstrained Output Ports
103. Unconstrained Input Ports
104. Unconstrained Output Ports
105. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; or1420SingleCore                                    ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE30F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.65        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  31.8%      ;
;     Processor 3            ;  22.2%      ;
;     Processor 4            ;  10.8%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; SDC File List                                                 ;
+---------------------------+--------+--------------------------+
; SDC File Path             ; Status ; Read at                  ;
+---------------------------+--------+--------------------------+
; ../scripts/clocks_sdc.tcl ; OK     ; Wed Apr 24 12:57:07 2024 ;
+---------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------+-------------------------------------------------+
; Clock Name                                  ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                        ; Targets                                         ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------+-------------------------------------------------+
; altpll_component|auto_generated|pll1|clk[0] ; Generated ; 13.467 ; 74.26 MHz  ; 0.000 ; 6.733  ; 50.00      ; 16        ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[0] } ;
; altpll_component|auto_generated|pll1|clk[1] ; Generated ; 6.733  ; 148.52 MHz ; 0.000 ; 3.366  ; 50.00      ; 8         ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[1] } ;
; altpll_component|auto_generated|pll1|clk[2] ; Generated ; 13.467 ; 74.26 MHz  ; 0.000 ; 6.733  ; 50.00      ; 16        ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[2] } ;
; altpll_component|auto_generated|pll1|clk[3] ; Generated ; 6.733  ; 148.52 MHz ; 0.000 ; 3.366  ; 50.00      ; 8         ; 99          ;       ;        ;           ;            ; false    ; clk1   ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[3] } ;
; clk1                                        ; Base      ; 83.333 ; 12.0 MHz   ; 0.000 ; 41.667 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                               ; { clock12MHz }                                  ;
; clk2                                        ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                               ; { clock50MHz }                                  ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                ;
+------------+-----------------+---------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note ;
+------------+-----------------+---------------------------------------------+------+
; 9.06 MHz   ; 9.06 MHz        ; altpll_component|auto_generated|pll1|clk[2] ;      ;
; 74.15 MHz  ; 74.15 MHz       ; altpll_component|auto_generated|pll1|clk[0] ;      ;
; 147.36 MHz ; 147.36 MHz      ; clk2                                        ;      ;
; 175.81 MHz ; 175.81 MHz      ; clk1                                        ;      ;
; 201.98 MHz ; 201.98 MHz      ; altpll_component|auto_generated|pll1|clk[3] ;      ;
; 352.36 MHz ; 352.36 MHz      ; altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+---------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                   ;
+---------------------------------------------+---------+---------------+
; Clock                                       ; Slack   ; End Point TNS ;
+---------------------------------------------+---------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; -96.929 ; -27908.797    ;
; clk2                                        ; -4.500  ; -72.000       ;
; clk1                                        ; -3.819  ; -17.561       ;
; altpll_component|auto_generated|pll1|clk[0] ; -0.243  ; -0.910        ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.236   ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.110   ; 0.000         ;
+---------------------------------------------+---------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                  ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; 0.405 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.428 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.451 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 0.463 ; 0.000         ;
; clk2                                        ; 0.761 ; 0.000         ;
; clk1                                        ; 1.163 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk1                                        ; -4.685 ; -11.875       ;
; clk2                                        ; -4.320 ; -4.320        ;
; altpll_component|auto_generated|pll1|clk[2] ; -4.158 ; -4.158        ;
; altpll_component|auto_generated|pll1|clk[0] ; 8.033  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                               ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; 1.287 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 1.311 ; 0.000         ;
; clk2                                        ; 2.271 ; 0.000         ;
; clk1                                        ; 2.437 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[3] ; 3.056  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.057  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 6.295  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 6.421  ; 0.000         ;
; clk2                                        ; 9.760  ; 0.000         ;
; clk1                                        ; 41.424 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                        ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                               ; To Node                                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -96.929 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.405      ; 110.802    ;
; -96.837 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.405      ; 110.710    ;
; -96.788 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.405      ; 110.661    ;
; -96.698 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.405      ; 110.571    ;
; -96.641 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.405      ; 110.514    ;
; -96.551 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.405      ; 110.424    ;
; -96.269 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.405      ; 110.142    ;
; -95.858 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.405      ; 109.731    ;
; -95.147 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.108     ; 108.507    ;
; -95.052 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.108     ; 108.412    ;
; -94.945 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.108     ; 108.305    ;
; -94.906 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.108     ; 108.266    ;
; -94.864 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.108     ; 108.224    ;
; -94.858 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.108     ; 108.218    ;
; -94.740 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.409      ; 108.617    ;
; -94.712 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.108     ; 108.072    ;
; -94.648 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.409      ; 108.525    ;
; -94.599 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.409      ; 108.476    ;
; -94.563 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.108     ; 107.923    ;
; -94.509 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.409      ; 108.386    ;
; -94.468 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.108     ; 107.828    ;
; -94.452 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.409      ; 108.329    ;
; -94.362 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.409      ; 108.239    ;
; -94.337 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.108     ; 107.697    ;
; -94.080 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.409      ; 107.957    ;
; -93.669 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.409      ; 107.546    ;
; -92.958 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 106.322    ;
; -92.863 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 106.227    ;
; -92.756 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 106.120    ;
; -92.717 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 106.081    ;
; -92.675 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 106.039    ;
; -92.669 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 106.033    ;
; -92.523 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 105.887    ;
; -92.374 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 105.738    ;
; -92.279 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 105.643    ;
; -92.148 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.104     ; 105.512    ;
; -90.921 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 104.795    ;
; -90.829 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 104.703    ;
; -90.780 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 104.654    ;
; -90.690 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 104.564    ;
; -90.633 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 104.507    ;
; -90.543 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 104.417    ;
; -90.261 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 104.135    ;
; -89.850 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 103.724    ;
; -89.139 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 102.500    ;
; -89.044 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 102.405    ;
; -88.937 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 102.298    ;
; -88.898 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 102.259    ;
; -88.856 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 102.217    ;
; -88.850 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 102.211    ;
; -88.704 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 102.065    ;
; -88.555 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 101.916    ;
; -88.460 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 101.821    ;
; -88.329 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 101.690    ;
; -87.352 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 101.226    ;
; -87.260 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 101.134    ;
; -87.211 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 101.085    ;
; -87.121 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 100.995    ;
; -87.064 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 100.938    ;
; -86.974 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 100.848    ;
; -86.692 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 100.566    ;
; -86.281 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 100.155    ;
; -85.570 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 98.931     ;
; -85.475 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 98.836     ;
; -85.368 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 98.729     ;
; -85.329 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 98.690     ;
; -85.287 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 98.648     ;
; -85.281 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 98.642     ;
; -85.135 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 98.496     ;
; -84.986 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 98.347     ;
; -84.891 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 98.252     ;
; -84.760 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 98.121     ;
; -83.812 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 97.686     ;
; -83.720 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 97.594     ;
; -83.671 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 97.545     ;
; -83.581 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 97.455     ;
; -83.524 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 97.398     ;
; -83.434 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 97.308     ;
; -83.152 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 97.026     ;
; -82.741 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 96.615     ;
; -82.030 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 95.391     ;
; -81.935 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 95.296     ;
; -81.828 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 95.189     ;
; -81.789 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 95.150     ;
; -81.747 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 95.108     ;
; -81.741 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 95.102     ;
; -81.595 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 94.956     ;
; -81.446 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 94.807     ;
; -81.351 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 94.712     ;
; -81.220 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 94.581     ;
; -80.973 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 94.847     ;
; -80.881 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 94.755     ;
; -80.832 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 94.706     ;
; -80.742 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 94.616     ;
; -80.685 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 94.559     ;
; -80.595 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 94.469     ;
; -80.313 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 94.187     ;
; -79.902 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.406      ; 93.776     ;
; -79.191 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 92.552     ;
; -79.096 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.107     ; 92.457     ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk2'                                                                                                                                                                     ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.500 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.826      ;
; -4.500 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.826      ;
; -4.500 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.826      ;
; -4.500 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.826      ;
; -4.500 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.826      ;
; -4.500 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.826      ;
; -4.500 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.826      ;
; -4.500 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.826      ;
; -4.500 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.826      ;
; -4.500 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.826      ;
; -4.500 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.826      ;
; -4.500 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.826      ;
; -4.500 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.826      ;
; -4.500 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.826      ;
; -4.500 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.826      ;
; -4.500 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.826      ;
; -3.987 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.313      ;
; -3.987 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.313      ;
; -3.987 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.313      ;
; -3.987 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.313      ;
; -3.987 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.313      ;
; -3.987 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.313      ;
; -3.987 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.313      ;
; -3.987 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.313      ;
; -3.987 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.313      ;
; -3.987 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.313      ;
; -3.987 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.313      ;
; -3.987 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.313      ;
; -3.987 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.313      ;
; -3.987 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.313      ;
; -3.987 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.313      ;
; -3.987 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.313      ;
; 13.214 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.705      ;
; 13.214 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.705      ;
; 13.214 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.705      ;
; 13.214 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.705      ;
; 13.214 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.705      ;
; 13.214 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.705      ;
; 13.214 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.705      ;
; 13.214 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.705      ;
; 13.214 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.705      ;
; 13.214 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.705      ;
; 13.214 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.705      ;
; 13.214 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.705      ;
; 13.214 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.705      ;
; 13.214 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.705      ;
; 13.214 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.705      ;
; 13.214 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.705      ;
; 13.402 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.517      ;
; 13.402 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.517      ;
; 13.402 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.517      ;
; 13.402 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.517      ;
; 13.402 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.517      ;
; 13.402 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.517      ;
; 13.402 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.517      ;
; 13.402 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.517      ;
; 13.402 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.517      ;
; 13.402 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.517      ;
; 13.402 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.517      ;
; 13.402 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.517      ;
; 13.402 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.517      ;
; 13.402 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.517      ;
; 13.402 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.517      ;
; 13.402 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.517      ;
; 13.527 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.392      ;
; 13.527 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.392      ;
; 13.527 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.392      ;
; 13.527 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.392      ;
; 13.527 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.392      ;
; 13.527 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.392      ;
; 13.527 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.392      ;
; 13.527 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.392      ;
; 13.527 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.392      ;
; 13.527 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.392      ;
; 13.527 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.392      ;
; 13.527 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.392      ;
; 13.527 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.392      ;
; 13.527 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.392      ;
; 13.527 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.392      ;
; 13.527 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.392      ;
; 13.705 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.214      ;
; 13.705 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.214      ;
; 13.705 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.214      ;
; 13.705 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.214      ;
; 13.705 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.214      ;
; 13.705 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.214      ;
; 13.705 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.214      ;
; 13.705 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.214      ;
; 13.705 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.214      ;
; 13.705 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.214      ;
; 13.705 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.214      ;
; 13.705 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.214      ;
; 13.705 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.214      ;
; 13.705 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.214      ;
; 13.705 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.214      ;
; 13.705 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.214      ;
; 13.844 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.075      ;
; 13.844 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.075      ;
; 13.844 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.075      ;
; 13.844 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.082     ; 6.075      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk1'                                                                                                                                                                                 ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -3.819 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.403      ; 7.060      ;
; -3.549 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.403      ; 6.790      ;
; -3.501 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.402      ; 6.741      ;
; -3.360 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.403      ; 6.601      ;
; -3.332 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.403      ; 6.573      ;
; -3.193 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.403      ; 6.434      ;
; -3.057 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.403      ; 6.298      ;
; -3.052 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.403      ; 6.293      ;
; -2.838 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.403      ; 6.079      ;
; 77.645 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 5.606      ;
; 77.875 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 5.376      ;
; 77.884 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 5.367      ;
; 77.996 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 5.255      ;
; 78.004 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 5.247      ;
; 78.123 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 5.128      ;
; 78.152 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 5.099      ;
; 78.237 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 5.014      ;
; 78.467 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 4.784      ;
; 78.488 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 4.763      ;
; 78.569 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 4.682      ;
; 78.822 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 4.429      ;
; 78.883 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.093     ; 4.358      ;
; 78.883 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 4.368      ;
; 78.962 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.093     ; 4.279      ;
; 79.003 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 4.248      ;
; 79.124 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 4.127      ;
; 79.358 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.093     ; 3.883      ;
; 79.577 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 3.674      ;
; 79.672 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.093     ; 3.569      ;
; 79.697 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 3.554      ;
; 81.579 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.103     ; 1.652      ;
; 81.727 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 83.333       ; -0.084     ; 1.523      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -0.243 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.116      ; 13.874     ;
; -0.236 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.116      ; 13.867     ;
; -0.214 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.114      ; 13.843     ;
; -0.207 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.114      ; 13.836     ;
; -0.165 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.111      ; 13.791     ;
; -0.158 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.111      ; 13.784     ;
; -0.157 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.109      ; 13.781     ;
; -0.150 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.109      ; 13.774     ;
; -0.062 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.114      ; 13.691     ;
; -0.060 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.111      ; 13.686     ;
; -0.055 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.114      ; 13.684     ;
; -0.053 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.111      ; 13.679     ;
; -0.020 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.242      ; 13.777     ;
; -0.009 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.109      ; 13.633     ;
; -0.004 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.242      ; 13.761     ;
; -0.002 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.109      ; 13.626     ;
; 0.009  ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 13.746     ;
; 0.025  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 13.730     ;
; 0.056  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.242      ; 13.701     ;
; 0.058  ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.694     ;
; 0.066  ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.684     ;
; 0.074  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.678     ;
; 0.082  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.668     ;
; 0.085  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 13.670     ;
; 0.134  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.618     ;
; 0.142  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.608     ;
; 0.153  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.242      ; 13.604     ;
; 0.161  ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 13.594     ;
; 0.163  ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.589     ;
; 0.166  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.242      ; 13.591     ;
; 0.177  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 13.578     ;
; 0.179  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.573     ;
; 0.182  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 13.573     ;
; 0.195  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 13.560     ;
; 0.214  ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.536     ;
; 0.230  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.520     ;
; 0.231  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.521     ;
; 0.236  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.242      ; 13.521     ;
; 0.237  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 13.518     ;
; 0.239  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.511     ;
; 0.239  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.513     ;
; 0.244  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.508     ;
; 0.252  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.498     ;
; 0.265  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 13.490     ;
; 0.290  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.460     ;
; 0.314  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.438     ;
; 0.322  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.428     ;
; 0.334  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 13.421     ;
; 0.336  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.416     ;
; 0.338  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.217     ; 12.913     ;
; 0.345  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.217     ; 12.906     ;
; 0.347  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 13.408     ;
; 0.349  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.403     ;
; 0.357  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.102      ; 13.260     ;
; 0.364  ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.102      ; 13.253     ;
; 0.387  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.363     ;
; 0.400  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.350     ;
; 0.417  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 13.338     ;
; 0.419  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.333     ;
; 0.470  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.280     ;
; 0.561  ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.091     ; 12.816     ;
; 0.577  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.091     ; 12.800     ;
; 0.580  ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.228      ; 13.163     ;
; 0.596  ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.228      ; 13.147     ;
; 0.637  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.091     ; 12.740     ;
; 0.656  ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.228      ; 13.087     ;
; 0.664  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.242      ; 13.093     ;
; 0.693  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 13.062     ;
; 0.734  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.091     ; 12.643     ;
; 0.742  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 13.010     ;
; 0.747  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.091     ; 12.630     ;
; 0.750  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 13.000     ;
; 0.753  ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.228      ; 12.990     ;
; 0.766  ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.228      ; 12.977     ;
; 0.817  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.091     ; 12.560     ;
; 0.836  ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.228      ; 12.907     ;
; 0.845  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.240      ; 12.910     ;
; 0.847  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.237      ; 12.905     ;
; 0.898  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.235      ; 12.852     ;
; 0.998  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.116      ; 12.633     ;
; 1.027  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.114      ; 12.602     ;
; 1.076  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.111      ; 12.550     ;
; 1.084  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.109      ; 12.540     ;
; 1.179  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.114      ; 12.450     ;
; 1.181  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.111      ; 12.445     ;
; 1.232  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.109      ; 12.392     ;
; 1.245  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.091     ; 12.132     ;
; 1.264  ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.228      ; 12.479     ;
; 1.400  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.071     ; 5.264      ;
; 1.400  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.071     ; 5.264      ;
; 1.474  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.039     ; 5.222      ;
; 1.474  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.039     ; 5.222      ;
; 1.592  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.071     ; 5.072      ;
; 1.598  ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.102      ; 12.019     ;
; 1.601  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.071     ; 5.063      ;
; 1.608  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.071     ; 5.056      ;
; 1.611  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.071     ; 5.053      ;
; 1.613  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.071     ; 5.051      ;
; 1.614  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.071     ; 5.050      ;
; 1.641  ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.071     ; 5.023      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                            ;
+-------+----------------------------------------------+-----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                   ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.236 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 6.325      ;
; 0.272 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 6.289      ;
; 0.326 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 6.239      ;
; 0.414 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 6.147      ;
; 0.469 ; bios:start|s_burstSizeReg[3]                 ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 6.092      ;
; 0.472 ; bios:start|s_addressReg[4]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 6.093      ;
; 0.572 ; bios:start|s_burstSizeReg[4]                 ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.989      ;
; 0.596 ; bios:start|s_addressReg[3]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.969      ;
; 0.619 ; bios:start|s_addressReg[6]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.946      ;
; 0.633 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.928      ;
; 0.648 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.913      ;
; 0.702 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.863      ;
; 0.729 ; bios:start|s_burstSizeReg[5]                 ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.832      ;
; 0.739 ; bios:start|s_addressReg[5]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.826      ;
; 0.769 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.170     ; 5.795      ;
; 0.790 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.771      ;
; 0.805 ; bios:start|s_addressReg[8]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.760      ;
; 0.818 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.743      ;
; 0.835 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.170     ; 5.729      ;
; 0.844 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.717      ;
; 0.845 ; bios:start|s_burstSizeReg[3]                 ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.716      ;
; 0.848 ; bios:start|s_addressReg[4]                   ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.717      ;
; 0.889 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.679      ;
; 0.898 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.667      ;
; 0.903 ; bios:start|s_addressReg[7]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.662      ;
; 0.918 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.183     ; 5.633      ;
; 0.930 ; bios:start|s_burstSizeReg[6]                 ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.631      ;
; 0.948 ; bios:start|s_burstSizeReg[4]                 ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.613      ;
; 0.952 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.619      ;
; 0.969 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.183     ; 5.582      ;
; 0.972 ; bios:start|s_addressReg[3]                   ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.593      ;
; 0.977 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.170     ; 5.587      ;
; 0.986 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.575      ;
; 0.993 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.578      ;
; 0.995 ; bios:start|s_addressReg[6]                   ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.570      ;
; 1.002 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_shortCountReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.559      ;
; 1.003 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_shortCountReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.558      ;
; 1.023 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.532      ;
; 1.032 ; bios:start|s_burstSizeReg[3]                 ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.170     ; 5.532      ;
; 1.035 ; bios:start|s_addressReg[4]                   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.533      ;
; 1.041 ; bios:start|s_addressReg[9]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.670     ; 5.023      ;
; 1.041 ; bios:start|s_burstSizeReg[3]                 ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.520      ;
; 1.044 ; bios:start|s_addressReg[4]                   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.521      ;
; 1.047 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.159     ; 5.528      ;
; 1.055 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_shortCountReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.506      ;
; 1.057 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_shortCountReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.504      ;
; 1.109 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_shortCountReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.456      ;
; 1.111 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.183     ; 5.440      ;
; 1.111 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_shortCountReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.454      ;
; 1.115 ; bios:start|s_addressReg[5]                   ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.450      ;
; 1.126 ; bios:start|s_burstSizeReg[5]                 ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.435      ;
; 1.132 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.429      ;
; 1.135 ; bios:start|s_burstSizeReg[4]                 ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.170     ; 5.429      ;
; 1.135 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.436      ;
; 1.144 ; bios:start|s_burstSizeReg[4]                 ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.417      ;
; 1.159 ; bios:start|s_addressReg[3]                   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.409      ;
; 1.164 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.397      ;
; 1.166 ; bios:start|s_burstSizeReg[3]                 ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.183     ; 5.385      ;
; 1.168 ; bios:start|s_addressReg[3]                   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.397      ;
; 1.169 ; bios:start|s_addressReg[4]                   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.179     ; 5.386      ;
; 1.171 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_columnAddressReg[0]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.189     ; 5.374      ;
; 1.181 ; bios:start|s_addressReg[8]                   ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.384      ;
; 1.182 ; bios:start|s_addressReg[6]                   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.166     ; 5.386      ;
; 1.189 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[2]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.350      ;
; 1.189 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[9]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.195     ; 5.350      ;
; 1.190 ; bios:start|s_burstSizeReg[3]                 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.381      ;
; 1.191 ; bios:start|s_addressReg[6]                   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.374      ;
; 1.193 ; bios:start|s_addressReg[4]                   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.159     ; 5.382      ;
; 1.197 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_shortCountReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.364      ;
; 1.199 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_shortCountReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.173     ; 5.362      ;
; 1.206 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[0]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.328      ;
; 1.206 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[1]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.328      ;
; 1.206 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[3]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.328      ;
; 1.206 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[4]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.328      ;
; 1.206 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[5]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.328      ;
; 1.206 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[6]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.328      ;
; 1.206 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[7]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.328      ;
; 1.206 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[8]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.328      ;
; 1.206 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[10]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.328      ;
; 1.206 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[11]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.328      ;
; 1.206 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[12]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.328      ;
; 1.206 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[13]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.328      ;
; 1.206 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[14]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.328      ;
; 1.206 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[15]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.328      ;
; 1.218 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.169     ; 5.347      ;
; 1.241 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[0]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.293      ;
; 1.241 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[1]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.293      ;
; 1.241 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.293      ;
; 1.241 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.293      ;
; 1.241 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.293      ;
; 1.241 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.293      ;
; 1.241 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.293      ;
; 1.241 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.293      ;
; 1.241 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.293      ;
; 1.241 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[9]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.293      ;
; 1.241 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[10]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.293      ;
; 1.241 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[11]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.293      ;
; 1.241 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[12]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.293      ;
; 1.241 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[13]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.293      ;
; 1.241 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[14]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.200     ; 5.293      ;
+-------+----------------------------------------------+-----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.110 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.191     ; 3.433      ;
; 3.895 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 2.756      ;
; 3.895 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 2.756      ;
; 3.984 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.120     ; 2.630      ;
; 3.984 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.120     ; 2.630      ;
; 3.985 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.120     ; 2.629      ;
; 3.988 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.120     ; 2.626      ;
; 3.988 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.120     ; 2.626      ;
; 3.989 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.120     ; 2.625      ;
; 3.991 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.120     ; 2.623      ;
; 3.993 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.120     ; 2.621      ;
; 3.994 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.120     ; 2.620      ;
; 3.995 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.120     ; 2.619      ;
; 3.996 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.120     ; 2.618      ;
; 3.997 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.120     ; 2.617      ;
; 4.181 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.181     ; 2.372      ;
; 4.216 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.181     ; 2.337      ;
; 4.230 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.181     ; 2.323      ;
; 4.386 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.179     ; 2.169      ;
; 4.408 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.179     ; 2.147      ;
; 4.433 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.179     ; 2.122      ;
; 4.449 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.107      ;
; 4.450 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.106      ;
; 4.450 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.106      ;
; 4.451 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.105      ;
; 4.451 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.181     ; 2.102      ;
; 4.452 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.104      ;
; 4.452 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.104      ;
; 4.452 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.104      ;
; 4.452 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.104      ;
; 4.453 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 2.103      ;
; 4.468 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.181     ; 2.085      ;
; 4.476 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.181     ; 2.077      ;
; 4.485 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.179     ; 2.070      ;
; 4.504 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.181     ; 2.049      ;
; 4.511 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.181     ; 2.042      ;
; 4.727 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 1.829      ;
; 4.728 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 1.828      ;
; 4.729 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 1.827      ;
; 5.076 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 1.480      ;
; 5.135 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.181     ; 1.418      ;
; 5.190 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 1.461      ;
; 5.190 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 1.461      ;
; 5.190 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 1.461      ;
; 5.190 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 1.461      ;
; 5.190 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 1.461      ;
; 5.190 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 1.461      ;
; 5.190 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 1.461      ;
; 5.190 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 1.461      ;
; 5.190 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 1.461      ;
; 5.190 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 1.461      ;
; 5.190 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 1.461      ;
; 5.190 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 1.461      ;
; 5.190 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 1.461      ;
; 5.242 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.178     ; 1.314      ;
; 5.793 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 0.858      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                           ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.405 ; sdramController:sdram|s_wordLoReg[3]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.489      ; 1.148      ;
; 0.405 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[0]                   ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.474      ; 1.133      ;
; 0.411 ; sdramController:sdram|s_wordHiReg[5]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.488      ; 1.153      ;
; 0.412 ; sdramController:sdram|s_wordLoReg[12]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.490      ; 1.156      ;
; 0.413 ; sdramController:sdram|s_wordLoReg[14]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.489      ; 1.156      ;
; 0.415 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[7]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.150      ;
; 0.416 ; sdramController:sdram|s_wordLoReg[5]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.489      ; 1.159      ;
; 0.420 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[6]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.155      ;
; 0.423 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[2]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.158      ;
; 0.428 ; sdramController:sdram|s_wordHiReg[12]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.165      ;
; 0.428 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[11]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.162      ;
; 0.429 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[9]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.164      ;
; 0.433 ; screens:hdmi|textController:textC1|s_cursorVisibleReg               ; screens:hdmi|textController:textC1|s_cursorVisibleReg                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sdramController:sdram|s_wordHiReg[15]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.488      ; 1.175      ;
; 0.438 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[4]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.173      ;
; 0.439 ; sdramController:sdram|s_wordLoReg[1]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.490      ; 1.183      ;
; 0.440 ; sdramController:sdram|s_wordLoReg[7]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.490      ; 1.184      ;
; 0.440 ; sdramController:sdram|s_wordHiReg[8]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.488      ; 1.182      ;
; 0.444 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[3]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.179      ;
; 0.445 ; sdramController:sdram|s_wordLoReg[2]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.490      ; 1.189      ;
; 0.445 ; sdramController:sdram|s_wordLoReg[9]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.490      ; 1.189      ;
; 0.446 ; sdramController:sdram|s_wordHiReg[3]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.488      ; 1.188      ;
; 0.449 ; sdramController:sdram|s_wordHiReg[1]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.186      ;
; 0.450 ; camera:camIf|synchroFlop:sfps|s_states[0]                           ; camera:camIf|synchroFlop:sfps|s_states[0]                                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                            ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; busArbiter:arbiter|s_timeOutReg[15]                                 ; busArbiter:arbiter|s_timeOutReg[15]                                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; busArbiter:arbiter|s_queuedRequests[27]                             ; busArbiter:arbiter|s_queuedRequests[27]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; busArbiter:arbiter|s_queuedRequests[28]                             ; busArbiter:arbiter|s_queuedRequests[28]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; screens:hdmi|graphicsController:graphics|s_grayScaleReg             ; screens:hdmi|graphicsController:graphics|s_grayScaleReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; ramDmaCi:attachedMemory|DMAController:DMA|status_register[1]        ; ramDmaCi:attachedMemory|DMAController:DMA|status_register[1]                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[2]                     ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[2]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[1]                     ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[1]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[10]                 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[10]                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[6]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[6]                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[3]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[3]                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[2]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[2]                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; or1420Top:cpu1|executeStage:exe|s_savedCiValidReg                   ; or1420Top:cpu1|executeStage:exe|s_savedCiValidReg                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[1]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[2]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[2]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[1]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; processorId:cpuFreq|decimalCounter:cnt[3].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[3].dcount|s_countValueReg[2]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; processorId:cpuFreq|decimalCounter:cnt[3].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[3].dcount|s_countValueReg[1]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; processorId:cpuFreq|decimalCounter:cnt[2].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[2].dcount|s_countValueReg[2]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; processorId:cpuFreq|decimalCounter:cnt[2].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[2].dcount|s_countValueReg[1]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; uartBus:uart1|uartTx:TXC|s_stateMachineReg.IDLE                     ; uartBus:uart1|uartTx:TXC|s_stateMachineReg.IDLE                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; uartBus:uart1|uartTx:TXC|s_bitDoneReg                               ; uartBus:uart1|uartTx:TXC|s_bitDoneReg                                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[1]                   ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[1]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[2]                   ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[2]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; uartBus:uart1|uartTxFifo:TXF|s_fifoEmptyReg                         ; uartBus:uart1|uartTxFifo:TXF|s_fifoEmptyReg                                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[3]       ; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 1.181      ;
; 0.451 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITADDRESS               ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITADDRESS                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITDUMMY                 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.WAITDUMMY                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_writePendingReg                ; spiBus:flash|spiShiftSingle:single|s_writePendingReg                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.NOP                   ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.NOP                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_writeErrorIndicatorReg         ; spiBus:flash|spiShiftSingle:single|s_writeErrorIndicatorReg                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|s_grabberActiveReg                                     ; camera:camIf|s_grabberActiveReg                                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE0        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE0                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITSTATUS3           ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITSTATUS3                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITWRITESTATUSREGS   ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITWRITESTATUSREGS                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE3        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE3                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE1        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE1                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE2        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE2                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE0        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE0                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITSTATUS2           ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITSTATUS2                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITBUSYWAIT1         ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITBUSYWAIT1                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE3        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE3                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE1        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE1                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE2        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE2                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITSTATUSWRITE   ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITSTATUSWRITE                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITJEDECID           ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITJEDECID                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITRESCONTREAD       ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITRESCONTREAD                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_stateReg.WAITWEENA             ; spiBus:flash|spiShiftSingle:single|s_stateReg.WAITWEENA                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_stateReg.WAITWESTATUS          ; spiBus:flash|spiShiftSingle:single|s_stateReg.WAITWESTATUS                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_stateReg.READSTATUS1           ; spiBus:flash|spiShiftSingle:single|s_stateReg.READSTATUS1                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_stateReg.READSTATUS2           ; spiBus:flash|spiShiftSingle:single|s_stateReg.READSTATUS2                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_stateReg.READSTATUS3           ; spiBus:flash|spiShiftSingle:single|s_stateReg.READSTATUS3                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_stateReg.READJDEC              ; spiBus:flash|spiShiftSingle:single|s_stateReg.READJDEC                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_chipPresentReg                 ; spiBus:flash|spiShiftSingle:single|s_chipPresentReg                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_eraseErrorIndicatorReg         ; spiBus:flash|spiShiftSingle:single|s_eraseErrorIndicatorReg                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; spiBus:flash|spiShiftSingle:single|s_erasePendingReg                ; spiBus:flash|spiShiftSingle:single|s_erasePendingReg                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|s_hzCountReg[4]                                        ; camera:camIf|s_hzCountReg[4]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|s_hzCountReg[5]                                        ; camera:camIf|s_hzCountReg[5]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|s_hzCountReg[6]                                        ; camera:camIf|s_hzCountReg[6]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|s_hzCountReg[7]                                        ; camera:camIf|s_hzCountReg[7]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|s_hzCountReg[8]                                        ; camera:camIf|s_hzCountReg[8]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; camera:camIf|synchroFlop:spclk|s_states[0]                          ; camera:camIf|synchroFlop:spclk|s_states[0]                                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_writeIndexReg            ; screens:hdmi|graphicsController:graphics|s_writeIndexReg                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_modemControlReg[4]                                  ; uartBus:uart1|s_modemControlReg[4]                                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_dataOutReg[4]                                       ; uartBus:uart1|s_dataOutReg[4]                                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[2]                   ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[2]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[1]                   ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[1]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uartBus:uart1|s_lineStatus1Reg                                      ; uartBus:uart1|s_lineStatus1Reg                                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; sdramController:sdram|s_transactionActiveReg                        ; sdramController:sdram|s_transactionActiveReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; bios:start|s_transactionActiveReg                                   ; bios:start|s_transactionActiveReg                                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ            ; screens:hdmi|graphicsController:graphics|s_dmaState.READ                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST         ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_queuedRequests[29]                             ; busArbiter:arbiter|s_queuedRequests[29]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_queuedRequests[30]                             ; busArbiter:arbiter|s_queuedRequests[30]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; busArbiter:arbiter|s_queuedRequests[31]                             ; busArbiter:arbiter|s_queuedRequests[31]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                       ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.428 ; screens:hdmi|textController:textC1|asciiLineIndex[2]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.157      ;
; 0.451 ; screens:hdmi|s_cursorOnReg                                     ; screens:hdmi|s_cursorOnReg                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]               ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]             ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.483 ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.778      ;
; 0.491 ; screens:hdmi|s_isInGraphicRegion[0]                            ; screens:hdmi|s_nextGraphicLineReg                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.786      ;
; 0.499 ; screens:hdmi|s_activeOut[0]                                    ; screens:hdmi|s_activeOut[1]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; screens:hdmi|s_hSyncOut[0]                                     ; screens:hdmi|s_hSyncOut[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.500 ; screens:hdmi|s_vSyncOut[0]                                     ; screens:hdmi|s_vSyncOut[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; screens:hdmi|hdmi_720p:generator|hSyncOut                      ; screens:hdmi|s_hSyncOut[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.501 ; screens:hdmi|s_vSyncOut[1]                                     ; screens:hdmi|s_vSyncOut[2]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.796      ;
; 0.502 ; screens:hdmi|s_hSyncOut[1]                                     ; screens:hdmi|s_hSyncOut[2]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.797      ;
; 0.508 ; screens:hdmi|s_isInGraphicRegion[0]                            ; screens:hdmi|s_isInGraphicRegion[1]                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.803      ;
; 0.509 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.517 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.812      ;
; 0.525 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.639 ; screens:hdmi|s_activeOut[1]                                    ; screens:hdmi|s_activeOut[2]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.934      ;
; 0.640 ; screens:hdmi|hdmi_720p:generator|vSyncOut                      ; screens:hdmi|s_vSyncOut[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.935      ;
; 0.649 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_BluePixel[3]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.944      ;
; 0.655 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.948      ;
; 0.665 ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.960      ;
; 0.666 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.961      ;
; 0.668 ; screens:hdmi|s_isInGraphicRegion[1]                            ; screens:hdmi|s_nextGraphicLineReg                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.963      ;
; 0.669 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.962      ;
; 0.691 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.984      ;
; 0.692 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]          ; screens:hdmi|textController:textC1|asciiBitSelector[0]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.986      ;
; 0.698 ; screens:hdmi|textController:textC1|s_asciiBitIndex[2]          ; screens:hdmi|textController:textC1|asciiBitSelector[2]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]          ; screens:hdmi|textController:textC1|asciiBitSelector[1]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.701 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|s_readPixelCounterReg[9]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.996      ;
; 0.708 ; screens:hdmi|hdmi_720p:generator|s_earlyNextLine               ; screens:hdmi|hdmi_720p:generator|nextLine                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 1.034      ;
; 0.731 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_selectReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.026      ;
; 0.734 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_graySelectReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.029      ;
; 0.739 ; screens:hdmi|s_nextGraphicLineReg                              ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.034      ;
; 0.741 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[8]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.036      ;
; 0.741 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.036      ;
; 0.742 ; screens:hdmi|s_cursorBlinkCounterReg[16]                       ; screens:hdmi|s_cursorBlinkCounterReg[16]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.037      ;
; 0.742 ; screens:hdmi|s_cursorBlinkCounterReg[2]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.037      ;
; 0.742 ; screens:hdmi|s_cursorBlinkCounterReg[18]                       ; screens:hdmi|s_cursorBlinkCounterReg[18]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.037      ;
; 0.743 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.038      ;
; 0.744 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[3]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.039      ;
; 0.744 ; screens:hdmi|s_cursorBlinkCounterReg[4]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.039      ;
; 0.744 ; screens:hdmi|s_cursorBlinkCounterReg[6]                        ; screens:hdmi|s_cursorBlinkCounterReg[6]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.039      ;
; 0.745 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[1]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.040      ;
; 0.745 ; screens:hdmi|s_cursorBlinkCounterReg[7]                        ; screens:hdmi|s_cursorBlinkCounterReg[7]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.040      ;
; 0.745 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.040      ;
; 0.745 ; screens:hdmi|s_cursorBlinkCounterReg[17]                       ; screens:hdmi|s_cursorBlinkCounterReg[17]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.040      ;
; 0.745 ; screens:hdmi|s_cursorBlinkCounterReg[20]                       ; screens:hdmi|s_cursorBlinkCounterReg[20]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.040      ;
; 0.747 ; screens:hdmi|s_cursorBlinkCounterReg[21]                       ; screens:hdmi|s_cursorBlinkCounterReg[21]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.042      ;
; 0.747 ; screens:hdmi|s_cursorBlinkCounterReg[23]                       ; screens:hdmi|s_cursorBlinkCounterReg[23]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.042      ;
; 0.758 ; screens:hdmi|s_cursorBlinkCounterReg[12]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.053      ;
; 0.760 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_readPixelCounterReg[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.055      ;
; 0.760 ; screens:hdmi|s_cursorBlinkCounterReg[14]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.055      ;
; 0.761 ; screens:hdmi|s_cursorBlinkCounterReg[24]                       ; screens:hdmi|s_cursorBlinkCounterReg[24]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.056      ;
; 0.762 ; screens:hdmi|s_readPixelCounterReg[8]                          ; screens:hdmi|s_readPixelCounterReg[8]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; screens:hdmi|s_readPixelCounterReg[3]                          ; screens:hdmi|s_readPixelCounterReg[3]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; screens:hdmi|s_cursorBlinkCounterReg[26]                       ; screens:hdmi|s_cursorBlinkCounterReg[26]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[13]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; screens:hdmi|s_cursorBlinkCounterReg[15]                       ; screens:hdmi|s_cursorBlinkCounterReg[15]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; screens:hdmi|s_cursorBlinkCounterReg[19]                       ; screens:hdmi|s_cursorBlinkCounterReg[19]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; screens:hdmi|s_cursorBlinkCounterReg[22]                       ; screens:hdmi|s_cursorBlinkCounterReg[22]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.057      ;
; 0.763 ; screens:hdmi|s_cursorBlinkCounterReg[5]                        ; screens:hdmi|s_cursorBlinkCounterReg[5]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.058      ;
; 0.764 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_readPixelCounterReg[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.059      ;
; 0.764 ; screens:hdmi|s_cursorBlinkCounterReg[25]                       ; screens:hdmi|s_cursorBlinkCounterReg[25]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.059      ;
; 0.769 ; screens:hdmi|s_readPixelCounterReg[7]                          ; screens:hdmi|s_readPixelCounterReg[7]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.064      ;
; 0.769 ; screens:hdmi|s_readPixelCounterReg[6]                          ; screens:hdmi|s_readPixelCounterReg[6]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.064      ;
; 0.769 ; screens:hdmi|s_readPixelCounterReg[5]                          ; screens:hdmi|s_readPixelCounterReg[5]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.064      ;
; 0.772 ; screens:hdmi|s_readPixelCounterReg[4]                          ; screens:hdmi|s_readPixelCounterReg[4]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.067      ;
; 0.778 ; screens:hdmi|s_cursorBlinkCounterReg[0]                        ; screens:hdmi|s_cursorBlinkCounterReg[0]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.073      ;
; 0.781 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_readPixelCounterReg[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.076      ;
; 0.792 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|lineIndex[0]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.086      ;
; 0.793 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.087      ;
; 0.798 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|vSyncOut                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.093      ;
; 0.838 ; screens:hdmi|hdmi_720p:generator|pixelIndex[10]                ; screens:hdmi|s_textContent[0]                                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.132      ;
; 0.927 ; screens:hdmi|textController:textC1|s_backGroundColorReg[2]     ; screens:hdmi|s_BluePixel[2]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.337      ;
; 0.963 ; screens:hdmi|textController:textC1|asciiLineIndex[0]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.692      ;
; 0.998 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.323      ;
; 0.999 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.324      ;
; 1.027 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_graySelectReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.322      ;
; 1.030 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_selectReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.325      ;
; 1.034 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.359      ;
; 1.050 ; screens:hdmi|hdmi_720p:generator|requestPixel                  ; screens:hdmi|s_activeOut[0]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.342      ;
; 1.073 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|lineIndex[9]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.367      ;
; 1.093 ; screens:hdmi|s_readPixelCounterReg[6]                          ; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.745      ;
; 1.095 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.390      ;
; 1.097 ; screens:hdmi|s_cursorBlinkCounterReg[7]                        ; screens:hdmi|s_cursorBlinkCounterReg[8]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.392      ;
; 1.097 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.392      ;
; 1.097 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.392      ;
; 1.097 ; screens:hdmi|s_cursorBlinkCounterReg[17]                       ; screens:hdmi|s_cursorBlinkCounterReg[18]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.392      ;
; 1.097 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.392      ;
; 1.099 ; screens:hdmi|s_cursorBlinkCounterReg[23]                       ; screens:hdmi|s_cursorBlinkCounterReg[24]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.394      ;
; 1.099 ; screens:hdmi|s_cursorBlinkCounterReg[21]                       ; screens:hdmi|s_cursorBlinkCounterReg[22]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.394      ;
; 1.104 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.399      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.451 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_columnAddressReg[0]                     ; sdramController:sdram|s_columnAddressReg[0]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_sdramDataValidReg                       ; sdramController:sdram|s_sdramDataValidReg                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.500 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.794      ;
; 0.523 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2      ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.817      ;
; 0.525 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.820      ;
; 0.533 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.827      ;
; 0.568 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[4]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.862      ;
; 0.575 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[2]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.869      ;
; 0.576 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[1]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.870      ;
; 0.644 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.IDLE                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.938      ;
; 0.665 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST          ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.959      ;
; 0.666 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO         ; sdramController:sdram|s_sdramCurrentState.WRITE_HI               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.960      ;
; 0.674 ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.968      ;
; 0.675 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST2      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.969      ;
; 0.684 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.978      ;
; 0.685 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.978      ;
; 0.690 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.984      ;
; 0.692 ; sdramController:sdram|s_dataToRamReg[24]                        ; sdramController:sdram|s_sdramDataOutReg[8]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.986      ;
; 0.698 ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG         ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.993      ;
; 0.699 ; sdramController:sdram|s_sdramCurrentState.WAIT_PRECHARGE        ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH1       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.994      ;
; 0.710 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|sdramCsN                                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 1.006      ;
; 0.723 ; sdramController:sdram|s_dataToRamReg[16]                        ; sdramController:sdram|s_sdramDataOutReg[0]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.017      ;
; 0.727 ; sdramController:sdram|s_dataToRamReg[31]                        ; sdramController:sdram|s_sdramDataOutReg[15]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.021      ;
; 0.747 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.041      ;
; 0.748 ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG ; sdramController:sdram|s_sdramCurrentState.WAIT_EXTENDED_MODE_REG ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 1.044      ;
; 0.760 ; sdramController:sdram|s_rowAddressReg[3]                        ; sdramController:sdram|s_rowAddressReg[3]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; sdramController:sdram|s_rowAddressReg[13]                       ; sdramController:sdram|s_rowAddressReg[13]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; sdramController:sdram|s_rowAddressReg[11]                       ; sdramController:sdram|s_rowAddressReg[11]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; sdramController:sdram|s_rowAddressReg[5]                        ; sdramController:sdram|s_rowAddressReg[5]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; sdramController:sdram|s_rowAddressReg[1]                        ; sdramController:sdram|s_rowAddressReg[1]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.055      ;
; 0.763 ; sdramController:sdram|s_rowAddressReg[9]                        ; sdramController:sdram|s_rowAddressReg[9]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; sdramController:sdram|s_rowAddressReg[7]                        ; sdramController:sdram|s_rowAddressReg[7]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; sdramController:sdram|s_rowAddressReg[6]                        ; sdramController:sdram|s_rowAddressReg[6]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; sdramController:sdram|s_rowAddressReg[2]                        ; sdramController:sdram|s_rowAddressReg[2]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; sdramController:sdram|s_rowAddressReg[4]                        ; sdramController:sdram|s_rowAddressReg[4]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramDataValidReg                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; sdramController:sdram|s_rowAddressReg[12]                       ; sdramController:sdram|s_rowAddressReg[12]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; sdramController:sdram|s_rowAddressReg[10]                       ; sdramController:sdram|s_rowAddressReg[10]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; sdramController:sdram|s_rowAddressReg[8]                        ; sdramController:sdram|s_rowAddressReg[8]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE       ; sdramController:sdram|s_sdramCurrentState.WRITE_LO               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH       ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.059      ;
; 0.766 ; sdramController:sdram|s_rowAddressReg[14]                       ; sdramController:sdram|s_rowAddressReg[14]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.060      ;
; 0.768 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_PRECHARGE  ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.062      ;
; 0.775 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.069      ;
; 0.782 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.076      ;
; 0.786 ; sdramController:sdram|s_rowAddressReg[0]                        ; sdramController:sdram|s_rowAddressReg[0]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.080      ;
; 0.808 ; sdramController:sdram|s_readPendingReg                          ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.218      ; 1.257      ;
; 0.817 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|sdramDqmN[0]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.111      ;
; 0.830 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[3]      ; sdramController:sdram|s_dataToRamReg[3]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.218      ; 1.279      ;
; 0.833 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[30]     ; sdramController:sdram|s_dataToRamReg[30]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.270      ;
; 0.836 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[24]     ; sdramController:sdram|s_dataToRamReg[24]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.273      ;
; 0.838 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[17]     ; sdramController:sdram|s_dataToRamReg[17]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.275      ;
; 0.838 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[9]      ; sdramController:sdram|s_dataToRamReg[9]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.218      ; 1.287      ;
; 0.842 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[13]     ; sdramController:sdram|s_dataToRamReg[13]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.279      ;
; 0.842 ; sdramController:sdram|s_dataToRamReg[30]                        ; sdramController:sdram|s_sdramDataOutReg[14]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.136      ;
; 0.844 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[10]     ; sdramController:sdram|s_dataToRamReg[10]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.281      ;
; 0.846 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[23]     ; sdramController:sdram|s_dataToRamReg[23]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.283      ;
; 0.850 ; sdramController:sdram|s_dataToRamReg[8]                         ; sdramController:sdram|s_sdramDataOutReg[8]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.144      ;
; 0.852 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[8]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.146      ;
; 0.854 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[6]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.148      ;
; 0.856 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[7]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.150      ;
; 0.857 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[3]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.151      ;
; 0.861 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[5]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.155      ;
; 0.864 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[2]      ; sdramController:sdram|s_dataToRamReg[2]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.218      ; 1.313      ;
; 0.867 ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG          ; sdramController:sdram|sdramAddr[6]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.161      ;
; 0.874 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[15]     ; sdramController:sdram|s_dataToRamReg[15]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.311      ;
; 0.887 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[4]      ; sdramController:sdram|s_dataToRamReg[4]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.218      ; 1.336      ;
; 0.889 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[22]     ; sdramController:sdram|s_dataToRamReg[22]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.326      ;
; 0.889 ; sdramController:sdram|s_dataToRamReg[23]                        ; sdramController:sdram|s_sdramDataOutReg[7]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.183      ;
; 0.891 ; sdramController:sdram|s_dataToRamReg[6]                         ; sdramController:sdram|s_sdramDataOutReg[6]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.185      ;
; 0.892 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[8]      ; sdramController:sdram|s_dataToRamReg[8]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.210      ; 1.333      ;
; 0.892 ; sdramController:sdram|s_dataToRamReg[21]                        ; sdramController:sdram|s_sdramDataOutReg[5]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.186      ;
; 0.895 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[21]     ; sdramController:sdram|s_dataToRamReg[21]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.332      ;
; 0.897 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[29]     ; sdramController:sdram|s_dataToRamReg[29]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.334      ;
; 0.899 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[26]     ; sdramController:sdram|s_dataToRamReg[26]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.336      ;
; 0.903 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[28]     ; sdramController:sdram|s_dataToRamReg[28]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.340      ;
; 0.908 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[7]      ; sdramController:sdram|s_dataToRamReg[7]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.210      ; 1.349      ;
; 0.920 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[31]     ; sdramController:sdram|s_dataToRamReg[31]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.357      ;
; 0.932 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[0]      ; sdramController:sdram|s_dataToRamReg[0]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.198      ; 1.361      ;
; 0.940 ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG          ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.234      ;
; 0.943 ; sdramController:sdram|s_dataToRamReg[22]                        ; sdramController:sdram|s_sdramDataOutReg[6]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.237      ;
; 0.944 ; sdramController:sdram|s_dataToRamReg[27]                        ; sdramController:sdram|s_sdramDataOutReg[11]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.238      ;
; 0.948 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[1]      ; sdramController:sdram|s_dataToRamReg[1]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.198      ; 1.377      ;
; 0.956 ; sdramController:sdram|s_dataToRamReg[28]                        ; sdramController:sdram|s_sdramDataOutReg[12]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.250      ;
; 0.959 ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE       ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_PRECHARGE   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.092      ; 1.263      ;
; 0.963 ; sdramController:sdram|s_dataToRamReg[15]                        ; sdramController:sdram|s_sdramDataOutReg[15]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.257      ;
; 0.974 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|sdramDqmN[0]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.268      ;
; 0.983 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[14]     ; sdramController:sdram|s_dataToRamReg[14]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.420      ;
; 0.987 ; sdramController:sdram|s_dataToRamReg[0]                         ; sdramController:sdram|s_sdramDataOutReg[0]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.281      ;
; 0.988 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[18]     ; sdramController:sdram|s_dataToRamReg[18]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.206      ; 1.425      ;
; 1.003 ; sdramController:sdram|s_dataToRamReg[7]                         ; sdramController:sdram|s_sdramDataOutReg[7]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.297      ;
; 1.009 ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG ; sdramController:sdram|sdramBa[1]                                 ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 1.305      ;
; 1.018 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.312      ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.463 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.758      ;
; 0.756 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.219      ; 1.206      ;
; 0.837 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.218      ; 1.286      ;
; 0.871 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.215      ; 1.317      ;
; 1.226 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.521      ;
; 1.226 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.521      ;
; 1.226 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.521      ;
; 1.226 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.521      ;
; 1.226 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.521      ;
; 1.226 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.521      ;
; 1.226 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.521      ;
; 1.226 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.521      ;
; 1.226 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.521      ;
; 1.226 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.521      ;
; 1.226 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.521      ;
; 1.226 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.521      ;
; 1.226 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.521      ;
; 1.239 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.219      ; 1.689      ;
; 1.240 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.219      ; 1.690      ;
; 1.240 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.219      ; 1.690      ;
; 1.404 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.216      ; 1.851      ;
; 1.407 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.216      ; 1.854      ;
; 1.416 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.216      ; 1.863      ;
; 1.418 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.218      ; 1.867      ;
; 1.449 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.216      ; 1.896      ;
; 1.466 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.218      ; 1.915      ;
; 1.469 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.216      ; 1.916      ;
; 1.474 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.218      ; 1.923      ;
; 1.496 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.218      ; 1.945      ;
; 1.501 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.219      ; 1.951      ;
; 1.502 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.219      ; 1.952      ;
; 1.502 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.219      ; 1.952      ;
; 1.502 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.219      ; 1.952      ;
; 1.503 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.219      ; 1.953      ;
; 1.503 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.219      ; 1.953      ;
; 1.504 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.219      ; 1.954      ;
; 1.504 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.219      ; 1.954      ;
; 1.506 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.219      ; 1.956      ;
; 1.665 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.216      ; 2.112      ;
; 1.673 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.216      ; 2.120      ;
; 1.703 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.216      ; 2.150      ;
; 1.906 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.275      ; 2.412      ;
; 1.908 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.275      ; 2.414      ;
; 1.909 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.275      ; 2.415      ;
; 1.910 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.275      ; 2.416      ;
; 1.911 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.275      ; 2.417      ;
; 1.913 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.275      ; 2.419      ;
; 1.915 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.275      ; 2.421      ;
; 1.916 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.275      ; 2.422      ;
; 1.917 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.275      ; 2.423      ;
; 1.920 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.275      ; 2.426      ;
; 1.921 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.275      ; 2.427      ;
; 1.922 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.275      ; 2.428      ;
; 2.400 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.694      ;
; 2.400 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.694      ;
; 2.818 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.207      ; 3.256      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk2'                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.761 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.059      ;
; 0.785 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.079      ;
; 1.115 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.411      ;
; 1.123 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.419      ;
; 1.126 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.420      ;
; 1.132 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.426      ;
; 1.133 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.427      ;
; 1.134 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.428      ;
; 1.135 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.429      ;
; 1.135 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.429      ;
; 1.135 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.429      ;
; 1.246 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.540      ;
; 1.247 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.541      ;
; 1.248 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.542      ;
; 1.248 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.542      ;
; 1.255 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.549      ;
; 1.256 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.550      ;
; 1.256 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.550      ;
; 1.257 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.551      ;
; 1.257 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.551      ;
; 1.263 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.557      ;
; 1.264 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.558      ;
; 1.264 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.558      ;
; 1.265 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.559      ;
; 1.266 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.560      ;
; 1.266 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.560      ;
; 1.266 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.560      ;
; 1.272 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.566      ;
; 1.273 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.567      ;
; 1.273 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.567      ;
; 1.274 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.568      ;
; 1.275 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.569      ;
; 1.275 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.569      ;
; 1.386 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.680      ;
; 1.386 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.680      ;
; 1.387 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.681      ;
; 1.387 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.681      ;
; 1.388 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.682      ;
; 1.388 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.682      ;
; 1.395 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.689      ;
; 1.395 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.689      ;
; 1.396 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.690      ;
; 1.397 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.691      ;
; 1.397 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.691      ;
; 1.403 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.697      ;
; 1.404 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.698      ;
; 1.404 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.698      ;
; 1.405 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.699      ;
; 1.406 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.700      ;
; 1.406 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.700      ;
; 1.412 ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; clk2         ; clk2        ; 0.000        ; 0.083      ; 1.707      ;
; 1.412 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.706      ;
; 1.413 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.707      ;
; 1.413 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.707      ;
; 1.414 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.708      ;
; 1.415 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.709      ;
; 1.526 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.820      ;
; 1.526 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.820      ;
; 1.527 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.821      ;
; 1.528 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.822      ;
; 1.528 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.822      ;
; 1.535 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.829      ;
; 1.535 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.829      ;
; 1.536 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.830      ;
; 1.537 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.831      ;
; 1.543 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.837      ;
; 1.544 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.838      ;
; 1.544 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.838      ;
; 1.545 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.082      ; 1.839      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk1'                                                                                                                                                                                 ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 1.163 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 0.000        ; 0.082      ; 1.457      ;
; 1.245 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.103      ; 1.560      ;
; 2.433 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.026      ; 5.826      ;
; 2.472 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.026      ; 5.865      ;
; 2.476 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.026      ; 5.869      ;
; 2.618 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.025      ; 6.010      ;
; 2.644 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.026      ; 6.037      ;
; 2.714 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.025      ; 6.106      ;
; 2.735 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.113      ; 3.060      ;
; 2.780 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.025      ; 6.172      ;
; 2.909 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.025      ; 6.301      ;
; 2.997 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 3.292      ;
; 3.056 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.025      ; 6.448      ;
; 3.064 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 3.359      ;
; 3.076 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.113      ; 3.401      ;
; 3.370 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 3.665      ;
; 3.562 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.113      ; 3.887      ;
; 3.619 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 3.914      ;
; 3.651 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 3.946      ;
; 3.678 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.113      ; 4.003      ;
; 3.680 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 3.975      ;
; 3.695 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 3.990      ;
; 3.719 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.014      ;
; 3.948 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.243      ;
; 4.021 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.316      ;
; 4.022 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.317      ;
; 4.036 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.331      ;
; 4.416 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.711      ;
; 4.522 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.817      ;
; 4.582 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.877      ;
; 4.606 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 4.901      ;
; 4.972 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.083      ; 5.267      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk1'                                                                                                                                                                              ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.685 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.403      ; 7.926      ;
; -4.554 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.404      ; 7.796      ;
; -4.491 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.403      ; 7.732      ;
; -4.483 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.403      ; 7.724      ;
; -4.311 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.403      ; 7.552      ;
; -4.281 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.403      ; 7.522      ;
; -4.148 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.403      ; 7.389      ;
; -4.039 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.910      ; 6.787      ;
; -3.827 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.413      ; 7.078      ;
; -3.725 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.413      ; 6.976      ;
; -3.614 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.403      ; 6.855      ;
; -3.601 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.404      ; 6.843      ;
; -3.589 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.403      ; 6.830      ;
; -3.324 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.404      ; 6.566      ;
; -3.312 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.403      ; 6.553      ;
; -2.841 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.403      ; 6.082      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk2'                                                                                                                                                                              ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.320 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.646      ;
; -4.221 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 6.547      ;
; -3.570 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.404      ; 5.896      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                        ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -4.158 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -3.025     ; 1.906      ;
; 6.546  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.082     ; 6.840      ;
; 6.823  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.082     ; 6.563      ;
; 7.592  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.090     ; 5.786      ;
; 7.592  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.090     ; 5.786      ;
; 7.592  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.090     ; 5.786      ;
; 7.869  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.090     ; 5.509      ;
; 7.869  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.090     ; 5.509      ;
; 7.869  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.090     ; 5.509      ;
; 7.903  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.099     ; 5.466      ;
; 8.075  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 5.291      ;
; 8.450  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.101     ; 4.917      ;
; 8.456  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.389      ; 5.401      ;
; 8.456  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.389      ; 5.401      ;
; 8.510  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.082     ; 4.876      ;
; 8.587  ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.390      ; 5.271      ;
; 8.587  ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.390      ; 5.271      ;
; 8.650  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.389      ; 5.207      ;
; 8.650  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.389      ; 5.207      ;
; 8.658  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.389      ; 5.199      ;
; 8.658  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.389      ; 5.199      ;
; 8.715  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.101     ; 4.652      ;
; 8.830  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.389      ; 5.027      ;
; 8.830  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.389      ; 5.027      ;
; 8.860  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.389      ; 4.997      ;
; 8.860  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.389      ; 4.997      ;
; 8.993  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.389      ; 4.864      ;
; 8.993  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.389      ; 4.864      ;
; 9.027  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.127     ; 4.314      ;
; 9.041  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.379      ; 4.806      ;
; 9.041  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.379      ; 4.806      ;
; 9.132  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.102     ; 4.234      ;
; 9.296  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 4.053      ;
; 9.296  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 4.053      ;
; 9.296  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.119     ; 4.053      ;
; 9.297  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.099     ; 4.072      ;
; 9.496  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.082     ; 3.890      ;
; 9.527  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.389      ; 4.330      ;
; 9.527  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.389      ; 4.330      ;
; 9.619  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.379      ; 4.228      ;
; 9.619  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.379      ; 4.228      ;
; 9.737  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 3.648      ;
; 9.981  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.083     ; 3.404      ;
; 11.691 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.389      ; 2.166      ;
; 11.691 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.389      ; 2.166      ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 8.033  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.211     ; 5.224      ;
; 8.520  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.225     ; 4.723      ;
; 11.186 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.186     ; 2.096      ;
; 11.430 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.208     ; 1.830      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                        ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.287 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.577      ; 2.076      ;
; 1.287 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.577      ; 2.076      ;
; 2.822 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.117      ;
; 3.029 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 3.325      ;
; 3.193 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.606      ; 4.011      ;
; 3.193 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.606      ; 4.011      ;
; 3.243 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.577      ; 4.032      ;
; 3.243 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.577      ; 4.032      ;
; 3.259 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 3.557      ;
; 3.369 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 3.668      ;
; 3.369 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 3.668      ;
; 3.369 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 3.668      ;
; 3.476 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.607      ; 4.295      ;
; 3.476 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.607      ; 4.295      ;
; 3.529 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 3.848      ;
; 3.613 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.904      ;
; 3.687 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 4.004      ;
; 3.699 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.577      ; 4.488      ;
; 3.699 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.577      ; 4.488      ;
; 3.838 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.577      ; 4.627      ;
; 3.838 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.577      ; 4.627      ;
; 3.972 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; -0.095       ; -2.402     ; 1.777      ;
; 4.017 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 4.335      ;
; 4.023 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.577      ; 4.812      ;
; 4.023 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.577      ; 4.812      ;
; 4.056 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.577      ; 4.845      ;
; 4.056 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.577      ; 4.845      ;
; 4.056 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.577      ; 4.845      ;
; 4.056 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.577      ; 4.845      ;
; 4.179 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 4.969      ;
; 4.179 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.578      ; 4.969      ;
; 4.204 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 4.523      ;
; 4.223 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 4.520      ;
; 4.253 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.577      ; 5.042      ;
; 4.253 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.577      ; 5.042      ;
; 4.682 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 5.000      ;
; 4.745 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.117      ; 5.074      ;
; 4.745 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.117      ; 5.074      ;
; 4.745 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.117      ; 5.074      ;
; 4.761 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 5.081      ;
; 4.916 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.118      ; 5.246      ;
; 4.916 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.118      ; 5.246      ;
; 4.916 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.118      ; 5.246      ;
; 5.840 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 6.136      ;
; 6.011 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 6.308      ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.311 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 1.729      ;
; 1.529 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 1.970      ;
; 3.850 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 4.253      ;
; 4.329 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 4.747      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk2'                                                                                                                                                                              ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.271 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 3.027      ; 5.580      ;
; 2.732 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 3.026      ; 6.040      ;
; 2.787 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 3.026      ; 6.095      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk1'                                                                                                                                                                              ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.437 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.026      ; 5.830      ;
; 2.735 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.025      ; 6.127      ;
; 2.744 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.026      ; 6.137      ;
; 2.748 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.026      ; 6.141      ;
; 2.906 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.026      ; 6.299      ;
; 2.915 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.027      ; 6.309      ;
; 3.032 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.035      ; 6.434      ;
; 3.204 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.026      ; 6.597      ;
; 3.343 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.026      ; 6.736      ;
; 3.371 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.036      ; 6.774      ;
; 3.430 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.553      ; 6.350      ;
; 3.528 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.026      ; 6.921      ;
; 3.561 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.026      ; 6.954      ;
; 3.561 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.026      ; 6.954      ;
; 3.684 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.027      ; 7.078      ;
; 3.758 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 3.026      ; 7.151      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                 ;
+------------+-----------------+---------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note ;
+------------+-----------------+---------------------------------------------+------+
; 9.93 MHz   ; 9.93 MHz        ; altpll_component|auto_generated|pll1|clk[2] ;      ;
; 79.3 MHz   ; 79.3 MHz        ; altpll_component|auto_generated|pll1|clk[0] ;      ;
; 157.63 MHz ; 157.63 MHz      ; clk2                                        ;      ;
; 184.3 MHz  ; 184.3 MHz       ; clk1                                        ;      ;
; 214.96 MHz ; 214.96 MHz      ; altpll_component|auto_generated|pll1|clk[3] ;      ;
; 369.28 MHz ; 369.28 MHz      ; altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+---------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                    ;
+---------------------------------------------+---------+---------------+
; Clock                                       ; Slack   ; End Point TNS ;
+---------------------------------------------+---------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; -87.204 ; -23289.812    ;
; clk2                                        ; -4.527  ; -72.432       ;
; clk1                                        ; -3.843  ; -17.778       ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.702   ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.753   ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.301   ; 0.000         ;
+---------------------------------------------+---------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; 0.383 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.399 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.400 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 0.415 ; 0.000         ;
; clk2                                        ; 0.704 ; 0.000         ;
; clk1                                        ; 1.053 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk1                                        ; -4.595 ; -11.769       ;
; clk2                                        ; -4.322 ; -4.322        ;
; altpll_component|auto_generated|pll1|clk[2] ; -3.569 ; -3.569        ;
; altpll_component|auto_generated|pll1|clk[0] ; 8.397  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; 1.147 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 1.186 ; 0.000         ;
; clk2                                        ; 2.274 ; 0.000         ;
; clk1                                        ; 2.422 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[1] ; 3.061  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 3.062  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 6.305  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 6.426  ; 0.000         ;
; clk2                                        ; 9.751  ; 0.000         ;
; clk1                                        ; 41.416 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                         ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                               ; To Node                                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -87.204 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.379      ; 101.052    ;
; -87.120 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.379      ; 100.968    ;
; -87.083 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.379      ; 100.931    ;
; -87.001 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.379      ; 100.849    ;
; -86.956 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.379      ; 100.804    ;
; -86.874 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.379      ; 100.722    ;
; -86.650 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.379      ; 100.498    ;
; -86.202 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.379      ; 100.050    ;
; -85.509 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 98.885     ;
; -85.452 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 98.828     ;
; -85.394 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 98.770     ;
; -85.331 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 98.707     ;
; -85.326 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 98.702     ;
; -85.270 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.383      ; 99.122     ;
; -85.259 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 98.635     ;
; -85.186 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.383      ; 99.038     ;
; -85.149 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.383      ; 99.001     ;
; -85.133 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 98.509     ;
; -85.067 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.383      ; 98.919     ;
; -85.022 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.383      ; 98.874     ;
; -85.003 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 98.379     ;
; -84.948 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 98.324     ;
; -84.940 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.383      ; 98.792     ;
; -84.810 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.093     ; 98.186     ;
; -84.716 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.383      ; 98.568     ;
; -84.268 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.383      ; 98.120     ;
; -83.575 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 96.955     ;
; -83.518 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 96.898     ;
; -83.460 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 96.840     ;
; -83.397 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 96.777     ;
; -83.392 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 96.772     ;
; -83.325 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 96.705     ;
; -83.199 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 96.579     ;
; -83.069 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 96.449     ;
; -83.014 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 96.394     ;
; -82.876 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 96.256     ;
; -81.790 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 95.639     ;
; -81.706 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 95.555     ;
; -81.669 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 95.518     ;
; -81.587 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 95.436     ;
; -81.542 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 95.391     ;
; -81.460 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 95.309     ;
; -81.236 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 95.085     ;
; -80.788 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 94.637     ;
; -80.095 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 93.472     ;
; -80.038 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 93.415     ;
; -79.980 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 93.357     ;
; -79.917 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 93.294     ;
; -79.912 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 93.289     ;
; -79.845 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 93.222     ;
; -79.719 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 93.096     ;
; -79.589 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 92.966     ;
; -79.534 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 92.911     ;
; -79.396 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 92.773     ;
; -78.556 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 92.405     ;
; -78.472 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 92.321     ;
; -78.435 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 92.284     ;
; -78.353 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 92.202     ;
; -78.308 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 92.157     ;
; -78.226 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 92.075     ;
; -78.002 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 91.851     ;
; -77.554 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 91.403     ;
; -76.861 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 90.238     ;
; -76.804 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 90.181     ;
; -76.746 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 90.123     ;
; -76.683 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 90.060     ;
; -76.678 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 90.055     ;
; -76.611 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 89.988     ;
; -76.485 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 89.862     ;
; -76.355 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 89.732     ;
; -76.300 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 89.677     ;
; -76.162 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 89.539     ;
; -75.322 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 89.171     ;
; -75.238 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 89.087     ;
; -75.201 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 89.050     ;
; -75.119 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 88.968     ;
; -75.074 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 88.923     ;
; -74.992 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 88.841     ;
; -74.768 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 88.617     ;
; -74.320 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 88.169     ;
; -73.627 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 87.004     ;
; -73.570 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 86.947     ;
; -73.512 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 86.889     ;
; -73.449 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 86.826     ;
; -73.444 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 86.821     ;
; -73.377 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 86.754     ;
; -73.251 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 86.628     ;
; -73.121 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 86.498     ;
; -73.066 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 86.443     ;
; -72.928 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 86.305     ;
; -72.768 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 86.617     ;
; -72.684 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 86.533     ;
; -72.647 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 86.496     ;
; -72.565 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 86.414     ;
; -72.520 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 86.369     ;
; -72.438 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 86.287     ;
; -72.214 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 86.063     ;
; -71.766 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.380      ; 85.615     ;
; -71.073 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 84.450     ;
; -71.016 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.092     ; 84.393     ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk2'                                                                                                                                                                      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.527 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 6.525      ;
; -4.527 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 6.525      ;
; -4.527 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 6.525      ;
; -4.527 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 6.525      ;
; -4.527 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 6.525      ;
; -4.527 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 6.525      ;
; -4.527 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 6.525      ;
; -4.527 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 6.525      ;
; -4.527 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 6.525      ;
; -4.527 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 6.525      ;
; -4.527 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 6.525      ;
; -4.527 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 6.525      ;
; -4.527 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 6.525      ;
; -4.527 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 6.525      ;
; -4.527 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 6.525      ;
; -4.527 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 6.525      ;
; -3.864 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 5.862      ;
; -3.864 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 5.862      ;
; -3.864 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 5.862      ;
; -3.864 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 5.862      ;
; -3.864 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 5.862      ;
; -3.864 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 5.862      ;
; -3.864 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 5.862      ;
; -3.864 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 5.862      ;
; -3.864 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 5.862      ;
; -3.864 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 5.862      ;
; -3.864 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 5.862      ;
; -3.864 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 5.862      ;
; -3.864 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 5.862      ;
; -3.864 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 5.862      ;
; -3.864 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 5.862      ;
; -3.864 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.075      ; 5.862      ;
; 13.656 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.272      ;
; 13.656 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.272      ;
; 13.656 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.272      ;
; 13.656 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.272      ;
; 13.656 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.272      ;
; 13.656 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.272      ;
; 13.656 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.272      ;
; 13.656 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.272      ;
; 13.656 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.272      ;
; 13.656 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.272      ;
; 13.656 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.272      ;
; 13.656 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.272      ;
; 13.656 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.272      ;
; 13.656 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.272      ;
; 13.656 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.272      ;
; 13.656 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.272      ;
; 13.811 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.117      ;
; 13.811 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.117      ;
; 13.811 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.117      ;
; 13.811 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.117      ;
; 13.811 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.117      ;
; 13.811 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.117      ;
; 13.811 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.117      ;
; 13.811 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.117      ;
; 13.811 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.117      ;
; 13.811 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.117      ;
; 13.811 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.117      ;
; 13.811 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.117      ;
; 13.811 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.117      ;
; 13.811 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.117      ;
; 13.811 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.117      ;
; 13.811 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 6.117      ;
; 13.944 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.984      ;
; 13.944 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.984      ;
; 13.944 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.984      ;
; 13.944 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.984      ;
; 13.944 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.984      ;
; 13.944 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.984      ;
; 13.944 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.984      ;
; 13.944 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.984      ;
; 13.944 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.984      ;
; 13.944 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.984      ;
; 13.944 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.984      ;
; 13.944 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.984      ;
; 13.944 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.984      ;
; 13.944 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.984      ;
; 13.944 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.984      ;
; 13.944 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.984      ;
; 14.111 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.817      ;
; 14.111 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.817      ;
; 14.111 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.817      ;
; 14.111 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.817      ;
; 14.111 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.817      ;
; 14.111 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.817      ;
; 14.111 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.817      ;
; 14.111 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.817      ;
; 14.111 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.817      ;
; 14.111 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.817      ;
; 14.111 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.817      ;
; 14.111 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.817      ;
; 14.111 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.817      ;
; 14.111 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.817      ;
; 14.111 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.817      ;
; 14.111 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.817      ;
; 14.233 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.695      ;
; 14.233 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.695      ;
; 14.233 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.695      ;
; 14.233 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.074     ; 5.695      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk1'                                                                                                                                                                                  ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -3.843 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 6.758      ;
; -3.590 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 6.505      ;
; -3.552 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.075      ; 6.466      ;
; -3.407 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 6.322      ;
; -3.386 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 6.301      ;
; -3.069 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 5.984      ;
; -2.967 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 5.882      ;
; -2.917 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 5.832      ;
; -2.753 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 5.668      ;
; 77.907 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 5.354      ;
; 78.143 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 5.118      ;
; 78.159 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 5.102      ;
; 78.254 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 5.007      ;
; 78.280 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.981      ;
; 78.384 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.877      ;
; 78.497 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.764      ;
; 78.573 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.688      ;
; 78.794 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.467      ;
; 78.799 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.462      ;
; 78.860 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.401      ;
; 79.115 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.146      ;
; 79.136 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.125      ;
; 79.165 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 4.087      ;
; 79.241 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 4.011      ;
; 79.246 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 4.015      ;
; 79.366 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 3.895      ;
; 79.582 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 3.670      ;
; 79.745 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 3.516      ;
; 79.858 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.083     ; 3.394      ;
; 79.873 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.074     ; 3.388      ;
; 81.703 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.091     ; 1.541      ;
; 81.814 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 83.333       ; -0.075     ; 1.446      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.702 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.108      ; 12.912     ;
; 0.703 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.108      ; 12.911     ;
; 0.731 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.105      ; 12.880     ;
; 0.732 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.105      ; 12.879     ;
; 0.774 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.101      ; 12.833     ;
; 0.775 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.101      ; 12.832     ;
; 0.781 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.097      ; 12.822     ;
; 0.782 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.097      ; 12.821     ;
; 0.857 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 12.865     ;
; 0.878 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.105      ; 12.733     ;
; 0.879 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.105      ; 12.732     ;
; 0.886 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.833     ;
; 0.886 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.101      ; 12.721     ;
; 0.887 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.101      ; 12.720     ;
; 0.926 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.097      ; 12.677     ;
; 0.927 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.097      ; 12.676     ;
; 0.929 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 12.786     ;
; 0.933 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 12.789     ;
; 0.936 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 12.775     ;
; 0.962 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.757     ;
; 1.005 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 12.710     ;
; 1.006 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 12.716     ;
; 1.012 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 12.699     ;
; 1.033 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.686     ;
; 1.035 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.684     ;
; 1.041 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 12.674     ;
; 1.078 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 12.637     ;
; 1.081 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 12.630     ;
; 1.085 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 12.626     ;
; 1.089 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 12.633     ;
; 1.109 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.610     ;
; 1.111 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 12.611     ;
; 1.117 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 12.598     ;
; 1.118 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.601     ;
; 1.133 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 12.589     ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.579     ;
; 1.157 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 12.554     ;
; 1.161 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 12.554     ;
; 1.162 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.557     ;
; 1.168 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 12.543     ;
; 1.182 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.537     ;
; 1.183 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 12.532     ;
; 1.190 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 12.521     ;
; 1.190 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 12.525     ;
; 1.205 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 12.510     ;
; 1.212 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 12.499     ;
; 1.230 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 12.481     ;
; 1.265 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.454     ;
; 1.273 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 12.442     ;
; 1.287 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.432     ;
; 1.290 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.093      ; 12.309     ;
; 1.291 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.093      ; 12.308     ;
; 1.295 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 12.420     ;
; 1.309 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.410     ;
; 1.313 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 12.398     ;
; 1.317 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 12.398     ;
; 1.335 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 12.376     ;
; 1.357 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 12.354     ;
; 1.414 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[1] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.189     ; 11.866     ;
; 1.415 ; screens:hdmi|textController:textC1|s_TextCorrectionReg[0] ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.189     ; 11.865     ;
; 1.445 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.201      ; 12.262     ;
; 1.463 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.216      ; 12.259     ;
; 1.492 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.227     ;
; 1.521 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.201      ; 12.186     ;
; 1.535 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 12.180     ;
; 1.542 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 12.169     ;
; 1.569 ; screens:hdmi|hdmi_720p:generator|lineIndex[4]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.081     ; 11.819     ;
; 1.594 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.201      ; 12.113     ;
; 1.639 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.213      ; 12.080     ;
; 1.645 ; screens:hdmi|hdmi_720p:generator|lineIndex[5]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.081     ; 11.743     ;
; 1.647 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.209      ; 12.068     ;
; 1.677 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.201      ; 12.030     ;
; 1.687 ; screens:hdmi|hdmi_720p:generator|lineIndex[9]             ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.205      ; 12.024     ;
; 1.699 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.201      ; 12.008     ;
; 1.718 ; screens:hdmi|hdmi_720p:generator|lineIndex[6]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.081     ; 11.670     ;
; 1.721 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.201      ; 11.986     ;
; 1.746 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 4.937      ;
; 1.746 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 4.937      ;
; 1.801 ; screens:hdmi|hdmi_720p:generator|lineIndex[8]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.081     ; 11.587     ;
; 1.818 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.025     ; 4.893      ;
; 1.818 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.025     ; 4.893      ;
; 1.823 ; screens:hdmi|hdmi_720p:generator|lineIndex[3]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.081     ; 11.565     ;
; 1.823 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.108      ; 11.791     ;
; 1.845 ; screens:hdmi|hdmi_720p:generator|lineIndex[7]             ; screens:hdmi|s_asciiSelector                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.081     ; 11.543     ;
; 1.852 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.105      ; 11.759     ;
; 1.895 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.101      ; 11.712     ;
; 1.902 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam1|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a1~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.097      ; 11.701     ;
; 1.907 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 4.776      ;
; 1.929 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 4.754      ;
; 1.933 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 4.750      ;
; 1.936 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 4.747      ;
; 1.936 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 4.747      ;
; 1.938 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 4.745      ;
; 1.979 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.025     ; 4.732      ;
; 1.980 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 4.703      ;
; 1.980 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.053     ; 4.703      ;
; 1.999 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a6~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.105      ; 11.612     ;
; 2.001 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.025     ; 4.710      ;
; 2.005 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]   ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.025     ; 4.706      ;
; 2.007 ; screens:hdmi|textController:textC1|s_smallCharsReg        ; screens:hdmi|dualPortRam4k:asciiRam2|altsyncram:memory_rtl_0|altsyncram_g6d1:auto_generated|ram_block1a4~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; 0.101      ; 11.600     ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                             ;
+-------+----------------------------------------------+-----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                   ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.753 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 5.829      ;
; 0.823 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 5.759      ;
; 0.912 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.149     ; 5.674      ;
; 0.974 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 5.608      ;
; 1.038 ; bios:start|s_addressReg[4]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.149     ; 5.548      ;
; 1.082 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 5.500      ;
; 1.103 ; bios:start|s_burstSizeReg[3]                 ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 5.479      ;
; 1.114 ; bios:start|s_burstSizeReg[4]                 ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 5.468      ;
; 1.151 ; bios:start|s_addressReg[3]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.149     ; 5.435      ;
; 1.152 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 5.430      ;
; 1.165 ; bios:start|s_addressReg[6]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.149     ; 5.421      ;
; 1.201 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.150     ; 5.384      ;
; 1.217 ; bios:start|s_burstSizeReg[5]                 ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 5.365      ;
; 1.264 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 5.318      ;
; 1.271 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.150     ; 5.314      ;
; 1.274 ; bios:start|s_addressReg[5]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.149     ; 5.312      ;
; 1.300 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.149     ; 5.286      ;
; 1.303 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 5.279      ;
; 1.324 ; bios:start|s_addressReg[8]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.149     ; 5.262      ;
; 1.334 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 5.248      ;
; 1.348 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.224      ;
; 1.373 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.146     ; 5.216      ;
; 1.413 ; bios:start|s_addressReg[7]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.149     ; 5.173      ;
; 1.418 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.154      ;
; 1.422 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.150     ; 5.163      ;
; 1.426 ; bios:start|s_addressReg[4]                   ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.149     ; 5.160      ;
; 1.432 ; bios:start|s_burstSizeReg[3]                 ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 5.150      ;
; 1.436 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_shortCountReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 5.146      ;
; 1.437 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_shortCountReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 5.145      ;
; 1.439 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.146     ; 5.150      ;
; 1.439 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_columnAddressReg[0]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.170     ; 5.126      ;
; 1.443 ; bios:start|s_burstSizeReg[4]                 ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 5.139      ;
; 1.443 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.146     ; 5.146      ;
; 1.446 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.149     ; 5.140      ;
; 1.450 ; bios:start|s_addressReg[9]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.624     ; 4.661      ;
; 1.479 ; bios:start|s_burstSizeReg[6]                 ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 5.103      ;
; 1.485 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 5.097      ;
; 1.506 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_shortCountReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 5.076      ;
; 1.507 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_shortCountReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 5.075      ;
; 1.516 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[0]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.181     ; 5.038      ;
; 1.516 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[1]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.181     ; 5.038      ;
; 1.516 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.181     ; 5.038      ;
; 1.516 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.181     ; 5.038      ;
; 1.516 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.181     ; 5.038      ;
; 1.516 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.181     ; 5.038      ;
; 1.516 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.181     ; 5.038      ;
; 1.516 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.181     ; 5.038      ;
; 1.516 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.181     ; 5.038      ;
; 1.516 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[9]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.181     ; 5.038      ;
; 1.516 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[10]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.181     ; 5.038      ;
; 1.516 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[11]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.181     ; 5.038      ;
; 1.516 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[12]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.181     ; 5.038      ;
; 1.516 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[13]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.181     ; 5.038      ;
; 1.516 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[14]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.181     ; 5.038      ;
; 1.524 ; bios:start|s_addressReg[3]                   ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.149     ; 5.062      ;
; 1.546 ; bios:start|s_burstSizeReg[5]                 ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 5.036      ;
; 1.551 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.157     ; 5.027      ;
; 1.551 ; bios:start|s_burstSizeReg[3]                 ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.150     ; 5.034      ;
; 1.553 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_columnAddressReg[8]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.172     ; 5.010      ;
; 1.553 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_columnAddressReg[1]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.172     ; 5.010      ;
; 1.553 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_columnAddressReg[2]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.172     ; 5.010      ;
; 1.553 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_columnAddressReg[3]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.172     ; 5.010      ;
; 1.553 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_columnAddressReg[4]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.172     ; 5.010      ;
; 1.553 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_columnAddressReg[5]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.172     ; 5.010      ;
; 1.553 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_columnAddressReg[6]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.172     ; 5.010      ;
; 1.553 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_columnAddressReg[7]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.172     ; 5.010      ;
; 1.553 ; bios:start|s_addressReg[6]                   ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.149     ; 5.033      ;
; 1.562 ; bios:start|s_burstSizeReg[4]                 ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.150     ; 5.023      ;
; 1.565 ; bios:start|s_addressReg[4]                   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.146     ; 5.024      ;
; 1.566 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.159     ; 5.010      ;
; 1.569 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.163     ; 5.003      ;
; 1.572 ; bios:start|s_addressReg[4]                   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.149     ; 5.014      ;
; 1.594 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.146     ; 4.995      ;
; 1.600 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.142     ; 4.993      ;
; 1.601 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[2]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.172     ; 4.962      ;
; 1.601 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[9]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.172     ; 4.962      ;
; 1.614 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[0]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.176     ; 4.945      ;
; 1.614 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[1]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.176     ; 4.945      ;
; 1.614 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[3]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.176     ; 4.945      ;
; 1.614 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[4]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.176     ; 4.945      ;
; 1.614 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[5]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.176     ; 4.945      ;
; 1.614 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[6]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.176     ; 4.945      ;
; 1.614 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[7]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.176     ; 4.945      ;
; 1.614 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[8]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.176     ; 4.945      ;
; 1.614 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[10]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.176     ; 4.945      ;
; 1.614 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[11]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.176     ; 4.945      ;
; 1.614 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[12]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.176     ; 4.945      ;
; 1.614 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[13]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.176     ; 4.945      ;
; 1.614 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[14]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.176     ; 4.945      ;
; 1.614 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[15]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.176     ; 4.945      ;
; 1.614 ; bios:start|s_burstSizeReg[3]                 ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 4.968      ;
; 1.621 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.157     ; 4.957      ;
; 1.625 ; bios:start|s_burstSizeReg[4]                 ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 4.957      ;
; 1.643 ; bios:start|s_addressReg[3]                   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.146     ; 4.946      ;
; 1.647 ; bios:start|s_addressReg[5]                   ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.149     ; 4.939      ;
; 1.657 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_shortCountReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 4.925      ;
; 1.658 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_shortCountReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.153     ; 4.924      ;
; 1.663 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_shortCountReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.149     ; 4.923      ;
; 1.665 ; bios:start|s_burstSizeReg[5]                 ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.150     ; 4.920      ;
; 1.666 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_shortCountReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.149     ; 4.920      ;
+-------+----------------------------------------------+-----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.301 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.167     ; 3.267      ;
; 4.025 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.075     ; 2.635      ;
; 4.025 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.075     ; 2.635      ;
; 4.140 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.093     ; 2.502      ;
; 4.141 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.093     ; 2.501      ;
; 4.142 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.093     ; 2.500      ;
; 4.145 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.093     ; 2.497      ;
; 4.146 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.093     ; 2.496      ;
; 4.147 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.093     ; 2.495      ;
; 4.149 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.093     ; 2.493      ;
; 4.151 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.093     ; 2.491      ;
; 4.152 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.093     ; 2.490      ;
; 4.153 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.093     ; 2.489      ;
; 4.154 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.093     ; 2.488      ;
; 4.155 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.093     ; 2.487      ;
; 4.309 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.161     ; 2.265      ;
; 4.341 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.161     ; 2.233      ;
; 4.360 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.161     ; 2.214      ;
; 4.505 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.159     ; 2.071      ;
; 4.524 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.159     ; 2.052      ;
; 4.542 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.159     ; 2.034      ;
; 4.563 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.161     ; 2.011      ;
; 4.569 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.161     ; 2.005      ;
; 4.571 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.158     ; 2.006      ;
; 4.572 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.158     ; 2.005      ;
; 4.573 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.158     ; 2.004      ;
; 4.574 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.158     ; 2.003      ;
; 4.574 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.158     ; 2.003      ;
; 4.574 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.158     ; 2.003      ;
; 4.575 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.158     ; 2.002      ;
; 4.575 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.158     ; 2.002      ;
; 4.576 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.158     ; 2.001      ;
; 4.591 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.161     ; 1.983      ;
; 4.598 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.159     ; 1.978      ;
; 4.617 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.161     ; 1.957      ;
; 4.622 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.161     ; 1.952      ;
; 4.829 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.158     ; 1.748      ;
; 4.829 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.158     ; 1.748      ;
; 4.830 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.158     ; 1.747      ;
; 5.223 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.163     ; 1.349      ;
; 5.233 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.159     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.318 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 1.343      ;
; 5.327 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.158     ; 1.250      ;
; 5.891 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.074     ; 0.770      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                           ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.383 ; screens:hdmi|textController:textC1|s_cursorVisibleReg               ; screens:hdmi|textController:textC1|s_cursorVisibleReg                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[0]                   ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.418      ; 1.031      ;
; 0.387 ; sdramController:sdram|s_wordLoReg[3]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.434      ; 1.051      ;
; 0.393 ; sdramController:sdram|s_wordLoReg[12]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.435      ; 1.058      ;
; 0.394 ; sdramController:sdram|s_wordLoReg[14]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.435      ; 1.059      ;
; 0.394 ; sdramController:sdram|s_wordLoReg[5]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.434      ; 1.058      ;
; 0.394 ; sdramController:sdram|s_wordHiReg[5]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.432      ; 1.056      ;
; 0.396 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[7]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.425      ; 1.051      ;
; 0.398 ; camera:camIf|s_grabberActiveReg                                     ; camera:camIf|s_grabberActiveReg                                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_writePendingReg                ; spiBus:flash|spiShiftSingle:single|s_writePendingReg                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.NOP                   ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.NOP                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_writeErrorIndicatorReg         ; spiBus:flash|spiShiftSingle:single|s_writeErrorIndicatorReg                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE0        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE0                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITSTATUS3           ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITSTATUS3                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITWRITESTATUSREGS   ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITWRITESTATUSREGS                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE3        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE3                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE1        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE1                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE2        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE2                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE0        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE0                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITSTATUS2           ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITSTATUS2                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITBUSYWAIT1         ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITBUSYWAIT1                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE3        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE3                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE1        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE1                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE2        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE2                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITSTATUSWRITE   ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITSTATUSWRITE                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITJEDECID           ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITJEDECID                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITRESCONTREAD       ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITRESCONTREAD                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_chipPresentReg                 ; spiBus:flash|spiShiftSingle:single|s_chipPresentReg                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_eraseErrorIndicatorReg         ; spiBus:flash|spiShiftSingle:single|s_eraseErrorIndicatorReg                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|spiShiftSingle:single|s_erasePendingReg                ; spiBus:flash|spiShiftSingle:single|s_erasePendingReg                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|synchroFlop:sfps|s_states[0]                           ; camera:camIf|synchroFlop:sfps|s_states[0]                                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[9]                                        ; camera:camIf|s_hzCountReg[9]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[0]                                        ; camera:camIf|s_hzCountReg[0]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[1]                                        ; camera:camIf|s_hzCountReg[1]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[2]                                        ; camera:camIf|s_hzCountReg[2]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[3]                                        ; camera:camIf|s_hzCountReg[3]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[4]                                        ; camera:camIf|s_hzCountReg[4]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[5]                                        ; camera:camIf|s_hzCountReg[5]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[6]                                        ; camera:camIf|s_hzCountReg[6]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|s_hzCountReg[7]                                        ; camera:camIf|s_hzCountReg[7]                                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; camera:camIf|synchroFlop:spclk|s_states[0]                          ; camera:camIf|synchroFlop:spclk|s_states[0]                                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_writeIndexReg            ; screens:hdmi|graphicsController:graphics|s_writeIndexReg                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sdramController:sdram|s_transactionActiveReg                        ; sdramController:sdram|s_transactionActiveReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; spiBus:flash|s_transactionActiveReg                                 ; spiBus:flash|s_transactionActiveReg                                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                            ; busArbiter:arbiter|s_stateReg.WAIT_BEGIN                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; busArbiter:arbiter|s_timeOutReg[15]                                 ; busArbiter:arbiter|s_timeOutReg[15]                                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ            ; screens:hdmi|graphicsController:graphics|s_dmaState.READ                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST         ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; busArbiter:arbiter|s_queuedRequests[29]                             ; busArbiter:arbiter|s_queuedRequests[29]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; busArbiter:arbiter|s_queuedRequests[30]                             ; busArbiter:arbiter|s_queuedRequests[30]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; busArbiter:arbiter|s_queuedRequests[27]                             ; busArbiter:arbiter|s_queuedRequests[27]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; busArbiter:arbiter|s_queuedRequests[28]                             ; busArbiter:arbiter|s_queuedRequests[28]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; busArbiter:arbiter|s_queuedRequests[31]                             ; busArbiter:arbiter|s_queuedRequests[31]                                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.IDLE            ; screens:hdmi|graphicsController:graphics|s_dmaState.IDLE                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.WRITE_BLACK     ; screens:hdmi|graphicsController:graphics|s_dmaState.WRITE_BLACK                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.ERROR           ; screens:hdmi|graphicsController:graphics|s_dmaState.ERROR                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dualLineReg              ; screens:hdmi|graphicsController:graphics|s_dualLineReg                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_grayScaleReg             ; screens:hdmi|graphicsController:graphics|s_grayScaleReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dualPixelReg             ; screens:hdmi|graphicsController:graphics|s_dualPixelReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ramDmaCi:attachedMemory|DMAController:DMA|bus_address[2]            ; ramDmaCi:attachedMemory|DMAController:DMA|bus_address[2]                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; ramDmaCi:attachedMemory|DMAController:DMA|status_register[1]        ; ramDmaCi:attachedMemory|DMAController:DMA|status_register[1]                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1           ; screens:hdmi|graphicsController:graphics|s_dmaState.READ1                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1        ; screens:hdmi|graphicsController:graphics|s_dmaState.REQUEST1                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[2]                     ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[2]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[1]                     ; uartBus:uart1|baudGenerator:bdg|s_baudDivReg[1]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[10]                 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[10]                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[9]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[9]                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[6]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[6]                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[3]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[3]                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[2]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[2]                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|executeStage:exe|s_savedCiValidReg                   ; or1420Top:cpu1|executeStage:exe|s_savedCiValidReg                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_isReadActionReg              ; i2cCustomInstr:i2cm|i2cMaster:master|s_isReadActionReg                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|s_startedI2cReg                                 ; i2cCustomInstr:i2cm|s_startedI2cReg                                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_firstReadPassReg             ; i2cCustomInstr:i2cm|i2cMaster:master|s_firstReadPassReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_actionPendingReg             ; i2cCustomInstr:i2cm|i2cMaster:master|s_actionPendingReg                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[1]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[1]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[3]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[3]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[0]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[0]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[2]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[2]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[6]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[6]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[7]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[7]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[5]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[5]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[1]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[2]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[4]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[4]                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_ackErrorReg                  ; i2cCustomInstr:i2cm|i2cMaster:master|s_ackErrorReg                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[0]             ; i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[0]                                                                                           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[2]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[1]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[3].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[3].dcount|s_countValueReg[2]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[3].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[3].dcount|s_countValueReg[1]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[2].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[2].dcount|s_countValueReg[2]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[2].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[2].dcount|s_countValueReg[1]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[0].dcount|s_countValueReg[3] ; processorId:cpuFreq|decimalCounter:cnt[0].dcount|s_countValueReg[3]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[1]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[2]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[3] ; processorId:cpuFreq|decimalCounter:cnt[1].dcount|s_countValueReg[3]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[0].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[0].dcount|s_countValueReg[1]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; processorId:cpuFreq|decimalCounter:cnt[0].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[0].dcount|s_countValueReg[2]                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST            ; or1420Top:cpu1|fetchStage:fetch|s_busStateReg.WAIT_BURST                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 0.669      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                       ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.399 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]               ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.669      ;
; 0.400 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]             ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|s_cursorOnReg                                     ; screens:hdmi|s_cursorOnReg                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.409 ; screens:hdmi|textController:textC1|asciiLineIndex[2]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.058      ;
; 0.447 ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.716      ;
; 0.453 ; screens:hdmi|s_isInGraphicRegion[0]                            ; screens:hdmi|s_nextGraphicLineReg                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.723      ;
; 0.468 ; screens:hdmi|s_activeOut[0]                                    ; screens:hdmi|s_activeOut[1]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.738      ;
; 0.468 ; screens:hdmi|s_hSyncOut[0]                                     ; screens:hdmi|s_hSyncOut[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.738      ;
; 0.468 ; screens:hdmi|hdmi_720p:generator|hSyncOut                      ; screens:hdmi|s_hSyncOut[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.738      ;
; 0.469 ; screens:hdmi|s_vSyncOut[0]                                     ; screens:hdmi|s_vSyncOut[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; screens:hdmi|s_hSyncOut[1]                                     ; screens:hdmi|s_hSyncOut[2]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.740      ;
; 0.471 ; screens:hdmi|s_vSyncOut[1]                                     ; screens:hdmi|s_vSyncOut[2]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.740      ;
; 0.475 ; screens:hdmi|s_isInGraphicRegion[0]                            ; screens:hdmi|s_isInGraphicRegion[1]                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.745      ;
; 0.479 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.748      ;
; 0.488 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.754      ;
; 0.595 ; screens:hdmi|s_activeOut[1]                                    ; screens:hdmi|s_activeOut[2]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.865      ;
; 0.598 ; screens:hdmi|hdmi_720p:generator|vSyncOut                      ; screens:hdmi|s_vSyncOut[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.867      ;
; 0.599 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_BluePixel[3]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.868      ;
; 0.607 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.873      ;
; 0.613 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]          ; screens:hdmi|textController:textC1|asciiBitSelector[0]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.882      ;
; 0.618 ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.887      ;
; 0.619 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.888      ;
; 0.619 ; screens:hdmi|s_isInGraphicRegion[1]                            ; screens:hdmi|s_nextGraphicLineReg                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.889      ;
; 0.624 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.890      ;
; 0.629 ; screens:hdmi|hdmi_720p:generator|s_earlyNextLine               ; screens:hdmi|hdmi_720p:generator|nextLine                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.927      ;
; 0.631 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|s_readPixelCounterReg[9]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.900      ;
; 0.644 ; screens:hdmi|textController:textC1|s_asciiBitIndex[2]          ; screens:hdmi|textController:textC1|asciiBitSelector[2]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.913      ;
; 0.644 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]          ; screens:hdmi|textController:textC1|asciiBitSelector[1]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.913      ;
; 0.644 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.910      ;
; 0.646 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_selectReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.915      ;
; 0.652 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_graySelectReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.921      ;
; 0.687 ; screens:hdmi|s_nextGraphicLineReg                              ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.957      ;
; 0.688 ; screens:hdmi|s_cursorBlinkCounterReg[16]                       ; screens:hdmi|s_cursorBlinkCounterReg[16]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.958      ;
; 0.690 ; screens:hdmi|s_cursorBlinkCounterReg[2]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.959      ;
; 0.690 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[8]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.959      ;
; 0.690 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.959      ;
; 0.690 ; screens:hdmi|s_cursorBlinkCounterReg[18]                       ; screens:hdmi|s_cursorBlinkCounterReg[18]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.960      ;
; 0.692 ; screens:hdmi|s_cursorBlinkCounterReg[6]                        ; screens:hdmi|s_cursorBlinkCounterReg[6]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.961      ;
; 0.693 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[3]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.962      ;
; 0.693 ; screens:hdmi|s_cursorBlinkCounterReg[4]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.962      ;
; 0.693 ; screens:hdmi|s_cursorBlinkCounterReg[20]                       ; screens:hdmi|s_cursorBlinkCounterReg[20]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.963      ;
; 0.694 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.694 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.695 ; screens:hdmi|s_cursorBlinkCounterReg[17]                       ; screens:hdmi|s_cursorBlinkCounterReg[17]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.965      ;
; 0.696 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[1]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.965      ;
; 0.696 ; screens:hdmi|s_cursorBlinkCounterReg[7]                        ; screens:hdmi|s_cursorBlinkCounterReg[7]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.965      ;
; 0.696 ; screens:hdmi|s_cursorBlinkCounterReg[21]                       ; screens:hdmi|s_cursorBlinkCounterReg[21]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.966      ;
; 0.697 ; screens:hdmi|s_cursorBlinkCounterReg[23]                       ; screens:hdmi|s_cursorBlinkCounterReg[23]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.967      ;
; 0.703 ; screens:hdmi|s_cursorBlinkCounterReg[12]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.972      ;
; 0.704 ; screens:hdmi|s_cursorBlinkCounterReg[24]                       ; screens:hdmi|s_cursorBlinkCounterReg[24]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.974      ;
; 0.705 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_readPixelCounterReg[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; screens:hdmi|s_cursorBlinkCounterReg[26]                       ; screens:hdmi|s_cursorBlinkCounterReg[26]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.975      ;
; 0.705 ; screens:hdmi|s_cursorBlinkCounterReg[14]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.975      ;
; 0.706 ; screens:hdmi|s_cursorBlinkCounterReg[19]                       ; screens:hdmi|s_cursorBlinkCounterReg[19]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.976      ;
; 0.707 ; screens:hdmi|s_readPixelCounterReg[8]                          ; screens:hdmi|s_readPixelCounterReg[8]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[13]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.977      ;
; 0.707 ; screens:hdmi|s_cursorBlinkCounterReg[22]                       ; screens:hdmi|s_cursorBlinkCounterReg[22]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.977      ;
; 0.708 ; screens:hdmi|s_readPixelCounterReg[3]                          ; screens:hdmi|s_readPixelCounterReg[3]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; screens:hdmi|s_cursorBlinkCounterReg[15]                       ; screens:hdmi|s_cursorBlinkCounterReg[15]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.978      ;
; 0.710 ; screens:hdmi|s_cursorBlinkCounterReg[5]                        ; screens:hdmi|s_cursorBlinkCounterReg[5]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; screens:hdmi|s_cursorBlinkCounterReg[25]                       ; screens:hdmi|s_cursorBlinkCounterReg[25]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.980      ;
; 0.711 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_readPixelCounterReg[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.980      ;
; 0.713 ; screens:hdmi|s_readPixelCounterReg[7]                          ; screens:hdmi|s_readPixelCounterReg[7]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.982      ;
; 0.714 ; screens:hdmi|s_readPixelCounterReg[6]                          ; screens:hdmi|s_readPixelCounterReg[6]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.983      ;
; 0.715 ; screens:hdmi|s_readPixelCounterReg[5]                          ; screens:hdmi|s_readPixelCounterReg[5]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.984      ;
; 0.717 ; screens:hdmi|s_readPixelCounterReg[4]                          ; screens:hdmi|s_readPixelCounterReg[4]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.986      ;
; 0.726 ; screens:hdmi|s_cursorBlinkCounterReg[0]                        ; screens:hdmi|s_cursorBlinkCounterReg[0]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.995      ;
; 0.729 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_readPixelCounterReg[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.998      ;
; 0.738 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|lineIndex[0]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.007      ;
; 0.740 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.009      ;
; 0.744 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|vSyncOut                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.013      ;
; 0.777 ; screens:hdmi|hdmi_720p:generator|pixelIndex[10]                ; screens:hdmi|s_textContent[0]                                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.046      ;
; 0.826 ; screens:hdmi|textController:textC1|s_backGroundColorReg[2]     ; screens:hdmi|s_BluePixel[2]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.201      ;
; 0.879 ; screens:hdmi|textController:textC1|asciiLineIndex[0]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.528      ;
; 0.913 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_selectReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.182      ;
; 0.919 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_graySelectReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.188      ;
; 0.928 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.222      ;
; 0.933 ; screens:hdmi|hdmi_720p:generator|requestPixel                  ; screens:hdmi|s_activeOut[0]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.199      ;
; 0.944 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.238      ;
; 0.948 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.242      ;
; 0.954 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|lineIndex[9]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.223      ;
; 0.998 ; screens:hdmi|s_readPixelCounterReg[6]                          ; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.577      ;
; 1.009 ; screens:hdmi|s_cursorBlinkCounterReg[16]                       ; screens:hdmi|s_cursorBlinkCounterReg[17]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.279      ;
; 1.011 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.280      ;
; 1.011 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.280      ;
; 1.011 ; screens:hdmi|s_cursorBlinkCounterReg[2]                        ; screens:hdmi|s_cursorBlinkCounterReg[3]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.280      ;
; 1.011 ; screens:hdmi|s_cursorBlinkCounterReg[18]                       ; screens:hdmi|s_cursorBlinkCounterReg[19]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.281      ;
; 1.013 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.282      ;
; 1.014 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.593      ;
; 1.014 ; screens:hdmi|s_cursorBlinkCounterReg[6]                        ; screens:hdmi|s_cursorBlinkCounterReg[7]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.283      ;
; 1.015 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.284      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.400 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramDataValidReg                       ; sdramController:sdram|s_sdramDataValidReg                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sdramController:sdram|s_columnAddressReg[0]                     ; sdramController:sdram|s_columnAddressReg[0]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.469 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.738      ;
; 0.492 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2      ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.762      ;
; 0.498 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.767      ;
; 0.531 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[4]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.799      ;
; 0.538 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[2]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.806      ;
; 0.540 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[1]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.808      ;
; 0.600 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.IDLE                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.869      ;
; 0.608 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.875      ;
; 0.614 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.883      ;
; 0.618 ; sdramController:sdram|s_dataToRamReg[24]                        ; sdramController:sdram|s_sdramDataOutReg[8]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.887      ;
; 0.618 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST          ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.887      ;
; 0.618 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO         ; sdramController:sdram|s_sdramCurrentState.WRITE_HI               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.887      ;
; 0.627 ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.896      ;
; 0.628 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST2      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.897      ;
; 0.638 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.907      ;
; 0.643 ; sdramController:sdram|s_dataToRamReg[16]                        ; sdramController:sdram|s_sdramDataOutReg[0]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.912      ;
; 0.646 ; sdramController:sdram|s_dataToRamReg[31]                        ; sdramController:sdram|s_sdramDataOutReg[15]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.915      ;
; 0.646 ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG         ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; sdramController:sdram|s_sdramCurrentState.WAIT_PRECHARGE        ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH1       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.915      ;
; 0.663 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.932      ;
; 0.666 ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG ; sdramController:sdram|s_sdramCurrentState.WAIT_EXTENDED_MODE_REG ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.935      ;
; 0.668 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|sdramCsN                                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 0.938      ;
; 0.705 ; sdramController:sdram|s_rowAddressReg[5]                        ; sdramController:sdram|s_rowAddressReg[5]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; sdramController:sdram|s_rowAddressReg[3]                        ; sdramController:sdram|s_rowAddressReg[3]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; sdramController:sdram|s_rowAddressReg[13]                       ; sdramController:sdram|s_rowAddressReg[13]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; sdramController:sdram|s_rowAddressReg[11]                       ; sdramController:sdram|s_rowAddressReg[11]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; sdramController:sdram|s_rowAddressReg[1]                        ; sdramController:sdram|s_rowAddressReg[1]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramDataValidReg                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.976      ;
; 0.708 ; sdramController:sdram|s_rowAddressReg[6]                        ; sdramController:sdram|s_rowAddressReg[6]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; sdramController:sdram|s_rowAddressReg[9]                        ; sdramController:sdram|s_rowAddressReg[9]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; sdramController:sdram|s_rowAddressReg[7]                        ; sdramController:sdram|s_rowAddressReg[7]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; sdramController:sdram|s_rowAddressReg[2]                        ; sdramController:sdram|s_rowAddressReg[2]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE       ; sdramController:sdram|s_sdramCurrentState.WRITE_LO               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH       ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.979      ;
; 0.711 ; sdramController:sdram|s_rowAddressReg[12]                       ; sdramController:sdram|s_rowAddressReg[12]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sdramController:sdram|s_rowAddressReg[4]                        ; sdramController:sdram|s_rowAddressReg[4]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_PRECHARGE  ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.980      ;
; 0.712 ; sdramController:sdram|s_rowAddressReg[10]                       ; sdramController:sdram|s_rowAddressReg[10]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; sdramController:sdram|s_rowAddressReg[8]                        ; sdramController:sdram|s_rowAddressReg[8]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; sdramController:sdram|s_rowAddressReg[14]                       ; sdramController:sdram|s_rowAddressReg[14]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.981      ;
; 0.715 ; sdramController:sdram|s_readPendingReg                          ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.191      ; 1.120      ;
; 0.719 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.988      ;
; 0.726 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.995      ;
; 0.733 ; sdramController:sdram|s_rowAddressReg[0]                        ; sdramController:sdram|s_rowAddressReg[0]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.001      ;
; 0.739 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[3]      ; sdramController:sdram|s_dataToRamReg[3]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.190      ; 1.143      ;
; 0.742 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[30]     ; sdramController:sdram|s_dataToRamReg[30]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.179      ; 1.135      ;
; 0.748 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[9]      ; sdramController:sdram|s_dataToRamReg[9]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.190      ; 1.152      ;
; 0.748 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[24]     ; sdramController:sdram|s_dataToRamReg[24]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.179      ; 1.141      ;
; 0.755 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[23]     ; sdramController:sdram|s_dataToRamReg[23]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.179      ; 1.148      ;
; 0.755 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|sdramDqmN[0]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.024      ;
; 0.766 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[2]      ; sdramController:sdram|s_dataToRamReg[2]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.190      ; 1.170      ;
; 0.778 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[10]     ; sdramController:sdram|s_dataToRamReg[10]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.179      ; 1.171      ;
; 0.783 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[13]     ; sdramController:sdram|s_dataToRamReg[13]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.179      ; 1.176      ;
; 0.784 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[17]     ; sdramController:sdram|s_dataToRamReg[17]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.179      ; 1.177      ;
; 0.784 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[15]     ; sdramController:sdram|s_dataToRamReg[15]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.179      ; 1.177      ;
; 0.784 ; sdramController:sdram|s_dataToRamReg[30]                        ; sdramController:sdram|s_sdramDataOutReg[14]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.053      ;
; 0.788 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[4]      ; sdramController:sdram|s_dataToRamReg[4]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.190      ; 1.192      ;
; 0.788 ; sdramController:sdram|s_dataToRamReg[8]                         ; sdramController:sdram|s_sdramDataOutReg[8]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.057      ;
; 0.793 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[22]     ; sdramController:sdram|s_dataToRamReg[22]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.179      ; 1.186      ;
; 0.795 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[8]      ; sdramController:sdram|s_dataToRamReg[8]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.184      ; 1.193      ;
; 0.798 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[8]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.066      ;
; 0.799 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[21]     ; sdramController:sdram|s_dataToRamReg[21]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.179      ; 1.192      ;
; 0.800 ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG          ; sdramController:sdram|sdramAddr[6]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.067      ;
; 0.801 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[6]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.069      ;
; 0.804 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[7]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.072      ;
; 0.804 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[3]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.072      ;
; 0.807 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[29]     ; sdramController:sdram|s_dataToRamReg[29]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.179      ; 1.200      ;
; 0.808 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[26]     ; sdramController:sdram|s_dataToRamReg[26]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.179      ; 1.201      ;
; 0.808 ; sdramController:sdram|s_dataToRamReg[23]                        ; sdramController:sdram|s_sdramDataOutReg[7]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.077      ;
; 0.808 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[5]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.076      ;
; 0.810 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[7]      ; sdramController:sdram|s_dataToRamReg[7]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.184      ; 1.208      ;
; 0.810 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[28]     ; sdramController:sdram|s_dataToRamReg[28]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.179      ; 1.203      ;
; 0.810 ; sdramController:sdram|s_dataToRamReg[6]                         ; sdramController:sdram|s_sdramDataOutReg[6]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.079      ;
; 0.813 ; sdramController:sdram|s_dataToRamReg[21]                        ; sdramController:sdram|s_sdramDataOutReg[5]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.082      ;
; 0.823 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[31]     ; sdramController:sdram|s_dataToRamReg[31]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.179      ; 1.216      ;
; 0.829 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[0]      ; sdramController:sdram|s_dataToRamReg[0]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.175      ; 1.218      ;
; 0.835 ; sdramController:sdram|s_dataToRamReg[27]                        ; sdramController:sdram|s_sdramDataOutReg[11]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.103      ;
; 0.846 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[1]      ; sdramController:sdram|s_dataToRamReg[1]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.175      ; 1.235      ;
; 0.850 ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE       ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_PRECHARGE   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 1.130      ;
; 0.851 ; sdramController:sdram|s_dataToRamReg[28]                        ; sdramController:sdram|s_sdramDataOutReg[12]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.119      ;
; 0.855 ; sdramController:sdram|s_dataToRamReg[22]                        ; sdramController:sdram|s_sdramDataOutReg[6]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.124      ;
; 0.858 ; sdramController:sdram|s_dataToRamReg[15]                        ; sdramController:sdram|s_sdramDataOutReg[15]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.127      ;
; 0.873 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|sdramDqmN[0]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.142      ;
; 0.878 ; sdramController:sdram|s_dataToRamReg[0]                         ; sdramController:sdram|s_sdramDataOutReg[0]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.147      ;
; 0.879 ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG          ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.146      ;
; 0.881 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[14]     ; sdramController:sdram|s_dataToRamReg[14]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.179      ; 1.274      ;
; 0.888 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[18]     ; sdramController:sdram|s_dataToRamReg[18]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.179      ; 1.281      ;
; 0.906 ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG ; sdramController:sdram|sdramBa[1]                                 ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.175      ;
; 0.910 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.179      ;
; 0.917 ; sdramController:sdram|s_dataToRamReg[7]                         ; sdramController:sdram|s_sdramDataOutReg[7]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 1.186      ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.415 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.684      ;
; 0.677 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.082      ;
; 0.762 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.167      ;
; 0.775 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.176      ;
; 1.096 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.501      ;
; 1.097 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.502      ;
; 1.098 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.503      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.140 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.409      ;
; 1.257 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.189      ; 1.660      ;
; 1.260 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.189      ; 1.663      ;
; 1.270 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.675      ;
; 1.270 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.189      ; 1.673      ;
; 1.294 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.188      ; 1.696      ;
; 1.305 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.189      ; 1.708      ;
; 1.307 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.712      ;
; 1.319 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.724      ;
; 1.329 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.734      ;
; 1.329 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.734      ;
; 1.330 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.735      ;
; 1.330 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.735      ;
; 1.330 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.735      ;
; 1.331 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.736      ;
; 1.331 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.736      ;
; 1.332 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.737      ;
; 1.333 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.738      ;
; 1.342 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.747      ;
; 1.490 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.189      ; 1.893      ;
; 1.503 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.188      ; 1.905      ;
; 1.522 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.189      ; 1.925      ;
; 1.700 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.253      ; 2.167      ;
; 1.702 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.253      ; 2.169      ;
; 1.703 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.253      ; 2.170      ;
; 1.703 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.253      ; 2.170      ;
; 1.704 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.253      ; 2.171      ;
; 1.706 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.253      ; 2.173      ;
; 1.707 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.253      ; 2.174      ;
; 1.708 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.253      ; 2.175      ;
; 1.709 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.253      ; 2.176      ;
; 1.712 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.253      ; 2.179      ;
; 1.713 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.253      ; 2.180      ;
; 1.714 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.253      ; 2.181      ;
; 2.172 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.440      ;
; 2.172 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.440      ;
; 2.519 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 2.916      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk2'                                                                                                                                                   ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.704 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.973      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.975      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.976      ;
; 0.708 ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.977      ;
; 0.710 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 0.979      ;
; 0.732 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.001      ;
; 1.025 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.294      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.295      ;
; 1.026 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.295      ;
; 1.027 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.296      ;
; 1.027 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.296      ;
; 1.027 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.296      ;
; 1.028 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.297      ;
; 1.028 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.297      ;
; 1.028 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.297      ;
; 1.029 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.298      ;
; 1.029 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.298      ;
; 1.031 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.300      ;
; 1.031 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.300      ;
; 1.040 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.309      ;
; 1.042 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.311      ;
; 1.043 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.312      ;
; 1.044 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.313      ;
; 1.044 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.313      ;
; 1.044 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.313      ;
; 1.045 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.314      ;
; 1.119 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.388      ;
; 1.120 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.389      ;
; 1.120 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.389      ;
; 1.120 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.389      ;
; 1.124 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.393      ;
; 1.126 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.395      ;
; 1.127 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.396      ;
; 1.147 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.416      ;
; 1.148 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.417      ;
; 1.148 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.417      ;
; 1.148 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.417      ;
; 1.149 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.418      ;
; 1.149 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.418      ;
; 1.149 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.418      ;
; 1.150 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.419      ;
; 1.150 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.419      ;
; 1.151 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.420      ;
; 1.151 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.420      ;
; 1.153 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.422      ;
; 1.153 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.422      ;
; 1.162 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.431      ;
; 1.164 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.433      ;
; 1.165 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.434      ;
; 1.166 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.435      ;
; 1.166 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.435      ;
; 1.167 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.436      ;
; 1.241 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.510      ;
; 1.242 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.511      ;
; 1.242 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.511      ;
; 1.246 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.515      ;
; 1.248 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.517      ;
; 1.249 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.518      ;
; 1.269 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.538      ;
; 1.270 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.539      ;
; 1.270 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.539      ;
; 1.270 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.539      ;
; 1.271 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.540      ;
; 1.271 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.540      ;
; 1.272 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.541      ;
; 1.273 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.542      ;
; 1.273 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.542      ;
; 1.275 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.544      ;
; 1.275 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.544      ;
; 1.284 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.553      ;
; 1.286 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.555      ;
; 1.287 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.556      ;
; 1.288 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.557      ;
; 1.289 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.558      ;
; 1.313 ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.582      ;
; 1.363 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.632      ;
; 1.364 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.633      ;
; 1.368 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.637      ;
; 1.370 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.639      ;
; 1.371 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.640      ;
; 1.391 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.660      ;
; 1.392 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.661      ;
; 1.392 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.661      ;
; 1.392 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.661      ;
; 1.393 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.662      ;
; 1.393 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.662      ;
; 1.395 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.664      ;
; 1.395 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.074      ; 1.664      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk1'                                                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 1.053 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 0.000        ; 0.073      ; 1.321      ;
; 1.124 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.091      ; 1.410      ;
; 2.291 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.619      ; 5.260      ;
; 2.418 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.619      ; 5.387      ;
; 2.453 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.099      ; 2.747      ;
; 2.469 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.619      ; 5.438      ;
; 2.512 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.618      ; 5.480      ;
; 2.558 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.618      ; 5.526      ;
; 2.594 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.618      ; 5.562      ;
; 2.614 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.619      ; 5.583      ;
; 2.684 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.618      ; 5.652      ;
; 2.701 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 2.970      ;
; 2.735 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.004      ;
; 2.778 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.099      ; 3.072      ;
; 2.816 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.618      ; 5.784      ;
; 3.033 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.302      ;
; 3.257 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.526      ;
; 3.276 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.099      ; 3.570      ;
; 3.321 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.590      ;
; 3.330 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.599      ;
; 3.338 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.607      ;
; 3.392 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.099      ; 3.686      ;
; 3.403 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.672      ;
; 3.612 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.881      ;
; 3.635 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.904      ;
; 3.663 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.932      ;
; 3.686 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 3.955      ;
; 3.964 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.233      ;
; 4.143 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.412      ;
; 4.161 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.430      ;
; 4.277 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.546      ;
; 4.452 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.074      ; 4.721      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk1'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.595 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 7.510      ;
; -4.531 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.077      ; 7.447      ;
; -4.415 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 7.330      ;
; -4.410 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 7.325      ;
; -4.282 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 7.197      ;
; -4.240 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 7.155      ;
; -4.115 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 7.030      ;
; -4.016 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.609      ; 6.464      ;
; -3.653 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.084      ; 6.576      ;
; -3.618 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.084      ; 6.541      ;
; -3.612 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 6.527      ;
; -3.595 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.077      ; 6.511      ;
; -3.579 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 6.494      ;
; -3.220 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.077      ; 6.136      ;
; -3.204 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 6.119      ;
; -2.726 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 2.076      ; 5.641      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk2'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.322 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.076      ; 6.321      ;
; -4.236 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.076      ; 6.235      ;
; -3.451 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 2.076      ; 5.450      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.569 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -2.618     ; 1.725      ;
; 6.893  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 6.503      ;
; 7.268  ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 6.128      ;
; 7.870  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.080     ; 5.519      ;
; 7.870  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.080     ; 5.519      ;
; 7.870  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.080     ; 5.519      ;
; 8.202  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.091     ; 5.176      ;
; 8.245  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.080     ; 5.144      ;
; 8.245  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.080     ; 5.144      ;
; 8.245  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.080     ; 5.144      ;
; 8.399  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.090     ; 4.980      ;
; 8.709  ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 4.671      ;
; 8.785  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.373      ; 5.057      ;
; 8.785  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.373      ; 5.057      ;
; 8.790  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 4.606      ;
; 8.849  ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.374      ; 4.994      ;
; 8.849  ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.374      ; 4.994      ;
; 8.965  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.373      ; 4.877      ;
; 8.965  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.373      ; 4.877      ;
; 8.970  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.373      ; 4.872      ;
; 8.970  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.373      ; 4.872      ;
; 9.084  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.089     ; 4.296      ;
; 9.098  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.373      ; 4.744      ;
; 9.098  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.373      ; 4.744      ;
; 9.140  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.373      ; 4.702      ;
; 9.140  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.373      ; 4.702      ;
; 9.265  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.373      ; 4.577      ;
; 9.265  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.373      ; 4.577      ;
; 9.282  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.111     ; 4.076      ;
; 9.318  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.364      ; 4.515      ;
; 9.318  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.364      ; 4.515      ;
; 9.374  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.090     ; 4.005      ;
; 9.540  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.108     ; 3.821      ;
; 9.540  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.108     ; 3.821      ;
; 9.540  ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.108     ; 3.821      ;
; 9.583  ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.091     ; 3.795      ;
; 9.757  ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.073     ; 3.639      ;
; 9.768  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.373      ; 4.074      ;
; 9.768  ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.373      ; 4.074      ;
; 9.848  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.364      ; 3.985      ;
; 9.848  ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.364      ; 3.985      ;
; 9.948  ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 3.447      ;
; 10.238 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.074     ; 3.157      ;
; 11.843 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.373      ; 1.999      ;
; 11.843 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.373      ; 1.999      ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 8.397  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.184     ; 4.888      ;
; 8.841  ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.199     ; 4.429      ;
; 11.375 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.164     ; 1.930      ;
; 11.633 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.182     ; 1.654      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.147 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 1.884      ;
; 1.147 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 1.884      ;
; 2.570 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 2.839      ;
; 2.706 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 2.976      ;
; 2.848 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.566      ; 3.609      ;
; 2.848 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.566      ; 3.609      ;
; 2.895 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 3.632      ;
; 2.895 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 3.632      ;
; 2.927 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 3.199      ;
; 3.024 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 3.294      ;
; 3.024 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 3.294      ;
; 3.024 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 3.294      ;
; 3.107 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.567      ; 3.869      ;
; 3.107 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.567      ; 3.869      ;
; 3.203 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 3.490      ;
; 3.227 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 3.494      ;
; 3.304 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 3.592      ;
; 3.322 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 4.059      ;
; 3.322 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 4.059      ;
; 3.451 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 4.188      ;
; 3.451 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 4.188      ;
; 3.517 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; -0.095       ; -2.075     ; 1.632      ;
; 3.598 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 4.335      ;
; 3.598 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 4.335      ;
; 3.658 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 4.395      ;
; 3.658 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 4.395      ;
; 3.659 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 4.396      ;
; 3.659 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 4.396      ;
; 3.723 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 4.012      ;
; 3.727 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.543      ; 4.465      ;
; 3.727 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.543      ; 4.465      ;
; 3.769 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 4.059      ;
; 3.799 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 4.070      ;
; 3.833 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 4.570      ;
; 3.833 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.542      ; 4.570      ;
; 4.231 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 4.520      ;
; 4.272 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 4.560      ;
; 4.354 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 4.652      ;
; 4.354 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 4.652      ;
; 4.354 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 4.652      ;
; 4.400 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.699      ;
; 4.400 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.699      ;
; 4.400 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.699      ;
; 5.337 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 5.608      ;
; 5.383 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 5.655      ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.186 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 1.567      ;
; 1.371 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 1.771      ;
; 3.468 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 3.833      ;
; 3.909 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 4.290      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk2'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.274 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 2.619      ; 5.158      ;
; 2.539 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 2.618      ; 5.422      ;
; 2.597 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 2.618      ; 5.480      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk1'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 2.422 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.619      ; 5.391      ;
; 2.545 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.619      ; 5.514      ;
; 2.629 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.618      ; 5.597      ;
; 2.635 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.619      ; 5.604      ;
; 2.675 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.619      ; 5.644      ;
; 2.681 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.620      ; 5.651      ;
; 2.906 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.626      ; 5.882      ;
; 2.972 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.619      ; 5.941      ;
; 3.101 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.619      ; 6.070      ;
; 3.192 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.171      ; 5.713      ;
; 3.248 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.619      ; 6.217      ;
; 3.281 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.627      ; 6.258      ;
; 3.308 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.619      ; 6.277      ;
; 3.309 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.619      ; 6.278      ;
; 3.377 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.620      ; 6.347      ;
; 3.483 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 2.619      ; 6.452      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                    ;
+---------------------------------------------+---------+---------------+
; Clock                                       ; Slack   ; End Point TNS ;
+---------------------------------------------+---------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; -33.814 ; -278.339      ;
; clk2                                        ; -1.970  ; -31.520       ;
; clk1                                        ; -1.253  ; -5.582        ;
; altpll_component|auto_generated|pll1|clk[3] ; 3.894   ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 4.379   ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 4.971   ; 0.000         ;
+---------------------------------------------+---------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[2] ; 0.135 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.149 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 0.186 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 0.193 ; 0.000         ;
; clk2                                        ; 0.303 ; 0.000         ;
; clk1                                        ; 0.446 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk2                                        ; -1.993 ; -1.993        ;
; altpll_component|auto_generated|pll1|clk[2] ; -1.594 ; -1.594        ;
; clk1                                        ; -1.534 ; -3.890        ;
; altpll_component|auto_generated|pll1|clk[0] ; 10.987 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.543 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 0.552 ; 0.000         ;
; clk2                                        ; 0.830 ; 0.000         ;
; clk1                                        ; 0.871 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[1] ; 3.150  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[3] ; 3.150  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[2] ; 6.483  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 6.486  ; 0.000         ;
; clk2                                        ; 9.446  ; 0.000         ;
; clk1                                        ; 41.112 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                         ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                               ; To Node                                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -33.814 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 47.433     ;
; -33.806 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 47.425     ;
; -33.752 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 47.371     ;
; -33.738 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 47.357     ;
; -33.681 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 47.300     ;
; -33.669 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 47.288     ;
; -33.602 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 47.221     ;
; -33.408 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 47.027     ;
; -33.145 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 46.553     ;
; -33.026 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 46.434     ;
; -33.002 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 46.410     ;
; -32.961 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 46.369     ;
; -32.955 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 46.363     ;
; -32.934 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 46.342     ;
; -32.910 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 46.318     ;
; -32.862 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 46.270     ;
; -32.845 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.164      ; 46.463     ;
; -32.837 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.164      ; 46.455     ;
; -32.783 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.164      ; 46.401     ;
; -32.769 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.164      ; 46.387     ;
; -32.733 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 46.141     ;
; -32.712 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.164      ; 46.330     ;
; -32.700 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.164      ; 46.318     ;
; -32.696 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 46.104     ;
; -32.633 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.164      ; 46.251     ;
; -32.439 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.164      ; 46.057     ;
; -32.176 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 45.583     ;
; -32.057 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 45.464     ;
; -32.033 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 45.440     ;
; -31.992 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 45.399     ;
; -31.986 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 45.393     ;
; -31.965 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 45.372     ;
; -31.941 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 45.348     ;
; -31.893 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 45.300     ;
; -31.764 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 45.171     ;
; -31.727 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.047     ; 45.134     ;
; -31.204 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 44.823     ;
; -31.196 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 44.815     ;
; -31.142 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 44.761     ;
; -31.128 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 44.747     ;
; -31.071 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 44.690     ;
; -31.059 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 44.678     ;
; -30.992 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 44.611     ;
; -30.798 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 44.417     ;
; -30.535 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 43.943     ;
; -30.416 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 43.824     ;
; -30.392 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 43.800     ;
; -30.351 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 43.759     ;
; -30.345 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 43.753     ;
; -30.324 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 43.732     ;
; -30.300 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 43.708     ;
; -30.252 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 43.660     ;
; -30.123 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 43.531     ;
; -30.086 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 43.494     ;
; -29.656 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 43.275     ;
; -29.648 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 43.267     ;
; -29.594 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 43.213     ;
; -29.580 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 43.199     ;
; -29.523 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 43.142     ;
; -29.511 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 43.130     ;
; -29.444 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 43.063     ;
; -29.250 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 42.869     ;
; -28.987 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 42.395     ;
; -28.868 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 42.276     ;
; -28.844 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 42.252     ;
; -28.803 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 42.211     ;
; -28.797 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 42.205     ;
; -28.776 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 42.184     ;
; -28.752 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 42.160     ;
; -28.704 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 42.112     ;
; -28.575 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 41.983     ;
; -28.538 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[3] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 41.946     ;
; -28.148 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 41.767     ;
; -28.140 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 41.759     ;
; -28.086 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 41.705     ;
; -28.072 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 41.691     ;
; -28.015 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 41.634     ;
; -28.003 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 41.622     ;
; -27.936 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 41.555     ;
; -27.742 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 41.361     ;
; -27.479 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 40.887     ;
; -27.360 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 40.768     ;
; -27.336 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 40.744     ;
; -27.295 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 40.703     ;
; -27.289 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 40.697     ;
; -27.268 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 40.676     ;
; -27.244 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 40.652     ;
; -27.196 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 40.604     ;
; -27.067 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[8] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 40.475     ;
; -27.030 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[9] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[4] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 40.438     ;
; -26.937 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 40.556     ;
; -26.929 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 40.548     ;
; -26.875 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[3] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 40.494     ;
; -26.861 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[2] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 40.480     ;
; -26.804 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[5] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 40.423     ;
; -26.792 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[4] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 40.411     ;
; -26.725 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[6] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 40.344     ;
; -26.531 ; ramDmaCi:attachedMemory|DMAController:DMA|burst_size[7] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.165      ; 40.150     ;
; -26.268 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[1] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 39.676     ;
; -26.149 ; ramDmaCi:attachedMemory|DMAController:DMA|block_size[0] ; ramDmaCi:attachedMemory|DMAController:DMA|transfer_nb[5] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.046     ; 39.557     ;
+---------+---------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk2'                                                                                                                                                                      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.970 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.223      ; 3.101      ;
; -1.970 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.223      ; 3.101      ;
; -1.970 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.223      ; 3.101      ;
; -1.970 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.223      ; 3.101      ;
; -1.970 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.223      ; 3.101      ;
; -1.970 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.223      ; 3.101      ;
; -1.970 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.223      ; 3.101      ;
; -1.970 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.223      ; 3.101      ;
; -1.970 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.223      ; 3.101      ;
; -1.970 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.223      ; 3.101      ;
; -1.970 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.223      ; 3.101      ;
; -1.970 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.223      ; 3.101      ;
; -1.970 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.223      ; 3.101      ;
; -1.970 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.223      ; 3.101      ;
; -1.970 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.223      ; 3.101      ;
; -1.970 ; sdramController:sdram|s_initBusyReg         ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.223      ; 3.101      ;
; -1.651 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.224      ; 2.783      ;
; -1.651 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.224      ; 2.783      ;
; -1.651 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.224      ; 2.783      ;
; -1.651 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.224      ; 2.783      ;
; -1.651 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[12] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.224      ; 2.783      ;
; -1.651 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.224      ; 2.783      ;
; -1.651 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.224      ; 2.783      ;
; -1.651 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.224      ; 2.783      ;
; -1.651 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.224      ; 2.783      ;
; -1.651 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.224      ; 2.783      ;
; -1.651 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.224      ; 2.783      ;
; -1.651 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[10] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.224      ; 2.783      ;
; -1.651 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[11] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.224      ; 2.783      ;
; -1.651 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[13] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.224      ; 2.783      ;
; -1.651 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[14] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.224      ; 2.783      ;
; -1.651 ; s_resetCountReg[4]                          ; processorId:cpuFreq|s_miliSecCounterReg[15] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.224      ; 2.783      ;
; 16.974 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.975      ;
; 16.974 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.975      ;
; 16.974 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.975      ;
; 16.974 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.975      ;
; 16.974 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.975      ;
; 16.974 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.975      ;
; 16.974 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.975      ;
; 16.974 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.975      ;
; 16.974 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.975      ;
; 16.974 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.975      ;
; 16.974 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.975      ;
; 16.974 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.975      ;
; 16.974 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.975      ;
; 16.974 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.975      ;
; 16.974 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.975      ;
; 16.974 ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.975      ;
; 17.057 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.892      ;
; 17.057 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.892      ;
; 17.057 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.892      ;
; 17.057 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.892      ;
; 17.057 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.892      ;
; 17.057 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.892      ;
; 17.057 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.892      ;
; 17.057 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.892      ;
; 17.057 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.892      ;
; 17.057 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.892      ;
; 17.057 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.892      ;
; 17.057 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.892      ;
; 17.057 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.892      ;
; 17.057 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.892      ;
; 17.057 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.892      ;
; 17.057 ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.892      ;
; 17.138 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.811      ;
; 17.138 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.811      ;
; 17.138 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.811      ;
; 17.138 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.811      ;
; 17.138 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.811      ;
; 17.138 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.811      ;
; 17.138 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.811      ;
; 17.138 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.811      ;
; 17.138 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.811      ;
; 17.138 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.811      ;
; 17.138 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.811      ;
; 17.138 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.811      ;
; 17.138 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.811      ;
; 17.138 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.811      ;
; 17.138 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.811      ;
; 17.138 ; processorId:cpuFreq|s_miliSecCounterReg[10] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.811      ;
; 17.229 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.720      ;
; 17.229 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.720      ;
; 17.229 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.720      ;
; 17.229 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.720      ;
; 17.229 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[2]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.720      ;
; 17.229 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[12] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.720      ;
; 17.229 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[4]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.720      ;
; 17.229 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[5]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.720      ;
; 17.229 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[6]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.720      ;
; 17.229 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[7]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.720      ;
; 17.229 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.720      ;
; 17.229 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[9]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.720      ;
; 17.229 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[10] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.720      ;
; 17.229 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[11] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.720      ;
; 17.229 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[13] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.720      ;
; 17.229 ; processorId:cpuFreq|s_miliSecCounterReg[15] ; processorId:cpuFreq|s_miliSecCounterReg[14] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.720      ;
; 17.270 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[15] ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.679      ;
; 17.270 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[1]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.679      ;
; 17.270 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[0]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.679      ;
; 17.270 ; processorId:cpuFreq|s_miliSecCounterReg[8]  ; processorId:cpuFreq|s_miliSecCounterReg[3]  ; clk2                                        ; clk2        ; 20.000       ; -0.038     ; 2.679      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk1'                                                                                                                                                                                  ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.253 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.224      ; 3.301      ;
; -1.230 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.224      ; 3.278      ;
; -1.148 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.224      ; 3.196      ;
; -1.022 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.224      ; 3.070      ;
; -0.929 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.225      ; 2.978      ;
; -0.823 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.225      ; 2.872      ;
; -0.770 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.224      ; 2.818      ;
; -0.749 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.225      ; 2.798      ;
; -0.654 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.225      ; 2.703      ;
; 80.669 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.613      ;
; 80.819 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.463      ;
; 80.857 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.425      ;
; 80.945 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.337      ;
; 80.976 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.306      ;
; 80.980 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.302      ;
; 81.007 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.275      ;
; 81.015 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.267      ;
; 81.173 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.109      ;
; 81.208 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.074      ;
; 81.238 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 2.044      ;
; 81.313 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.969      ;
; 81.339 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.943      ;
; 81.375 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.907      ;
; 81.439 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.843      ;
; 81.441 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.046     ; 1.833      ;
; 81.472 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.046     ; 1.802      ;
; 81.556 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.726      ;
; 81.648 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.046     ; 1.626      ;
; 81.677 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 1.605      ;
; 81.787 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.046     ; 1.487      ;
; 82.558 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 83.333       ; -0.049     ; 0.713      ;
; 82.641 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 83.333       ; -0.038     ; 0.641      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                             ;
+-------+----------------------------------------------+-----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                   ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.894 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.748      ;
; 3.904 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.738      ;
; 3.962 ; bios:start|s_burstSizeReg[3]                 ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.680      ;
; 3.971 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.671      ;
; 3.986 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.076     ; 2.658      ;
; 4.022 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.620      ;
; 4.032 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.610      ;
; 4.045 ; bios:start|s_burstSizeReg[4]                 ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.597      ;
; 4.053 ; bios:start|s_addressReg[4]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.076     ; 2.591      ;
; 4.090 ; bios:start|s_burstSizeReg[3]                 ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.552      ;
; 4.099 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.543      ;
; 4.113 ; bios:start|s_addressReg[3]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.076     ; 2.531      ;
; 4.114 ; bios:start|s_burstSizeReg[5]                 ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.528      ;
; 4.114 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.076     ; 2.530      ;
; 4.120 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.522      ;
; 4.121 ; bios:start|s_addressReg[6]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.076     ; 2.523      ;
; 4.130 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.512      ;
; 4.134 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.075     ; 2.511      ;
; 4.144 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.075     ; 2.501      ;
; 4.147 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[0]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.097     ; 2.476      ;
; 4.147 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[1]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.097     ; 2.476      ;
; 4.147 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[3]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.097     ; 2.476      ;
; 4.147 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[4]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.097     ; 2.476      ;
; 4.147 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[5]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.097     ; 2.476      ;
; 4.147 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[6]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.097     ; 2.476      ;
; 4.147 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[7]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.097     ; 2.476      ;
; 4.147 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[8]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.097     ; 2.476      ;
; 4.147 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[10]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.097     ; 2.476      ;
; 4.147 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[11]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.097     ; 2.476      ;
; 4.147 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[12]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.097     ; 2.476      ;
; 4.147 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[13]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.097     ; 2.476      ;
; 4.147 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[14]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.097     ; 2.476      ;
; 4.147 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[15]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.097     ; 2.476      ;
; 4.148 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[2]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.096     ; 2.476      ;
; 4.148 ; s_resetCountReg[4]                           ; sdramController:sdram|s_sdramDataOutReg[9]                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.096     ; 2.476      ;
; 4.164 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.070     ; 2.486      ;
; 4.173 ; bios:start|s_burstSizeReg[4]                 ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.469      ;
; 4.174 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.070     ; 2.476      ;
; 4.179 ; bios:start|s_addressReg[5]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.076     ; 2.465      ;
; 4.181 ; bios:start|s_addressReg[4]                   ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.076     ; 2.463      ;
; 4.188 ; bios:start|s_burstSizeReg[3]                 ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.454      ;
; 4.190 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.083     ; 2.447      ;
; 4.197 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.445      ;
; 4.200 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_columnAddressReg[0]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.097     ; 2.423      ;
; 4.200 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.083     ; 2.437      ;
; 4.201 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_shortCountReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.441      ;
; 4.202 ; bios:start|s_burstSizeReg[3]                 ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.075     ; 2.443      ;
; 4.203 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_shortCountReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.439      ;
; 4.207 ; bios:start|s_addressReg[8]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.076     ; 2.437      ;
; 4.211 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.075     ; 2.434      ;
; 4.211 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_shortCountReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.431      ;
; 4.212 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.076     ; 2.432      ;
; 4.213 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_shortCountReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.429      ;
; 4.214 ; bios:start|s_burstSizeReg[6]                 ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.428      ;
; 4.226 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.073     ; 2.421      ;
; 4.232 ; bios:start|s_burstSizeReg[3]                 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.070     ; 2.418      ;
; 4.241 ; bios:start|s_addressReg[3]                   ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.076     ; 2.403      ;
; 4.241 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.070     ; 2.409      ;
; 4.242 ; bios:start|s_burstSizeReg[5]                 ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.400      ;
; 4.249 ; bios:start|s_addressReg[6]                   ; sdramController:sdram|s_shortCountReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.076     ; 2.395      ;
; 4.253 ; bios:start|s_burstSizeReg[1]                 ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.075     ; 2.392      ;
; 4.254 ; bios:start|s_addressReg[7]                   ; sdramController:sdram|s_shortCountReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.076     ; 2.390      ;
; 4.256 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.068     ; 2.396      ;
; 4.258 ; bios:start|s_burstSizeReg[3]                 ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.083     ; 2.379      ;
; 4.263 ; bios:start|s_burstSizeReg[0]                 ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.075     ; 2.382      ;
; 4.267 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.083     ; 2.370      ;
; 4.268 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[0]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.103     ; 2.349      ;
; 4.268 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[1]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.103     ; 2.349      ;
; 4.268 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[2]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.103     ; 2.349      ;
; 4.268 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.103     ; 2.349      ;
; 4.268 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[4]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.103     ; 2.349      ;
; 4.268 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.103     ; 2.349      ;
; 4.268 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[6]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.103     ; 2.349      ;
; 4.268 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.103     ; 2.349      ;
; 4.268 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.103     ; 2.349      ;
; 4.268 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[9]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.103     ; 2.349      ;
; 4.268 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[10]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.103     ; 2.349      ;
; 4.268 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[11]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.103     ; 2.349      ;
; 4.268 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[12]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.103     ; 2.349      ;
; 4.268 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[13]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.103     ; 2.349      ;
; 4.268 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_rowAddressReg[14]                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.103     ; 2.349      ;
; 4.269 ; bios:start|s_burstSizeReg[3]                 ; sdramController:sdram|s_shortCountReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.373      ;
; 4.271 ; bios:start|s_burstSizeReg[4]                 ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.371      ;
; 4.271 ; bios:start|s_burstSizeReg[3]                 ; sdramController:sdram|s_shortCountReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.371      ;
; 4.277 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_columnAddressReg[8]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.098     ; 2.345      ;
; 4.277 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_columnAddressReg[1]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.098     ; 2.345      ;
; 4.277 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_columnAddressReg[2]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.098     ; 2.345      ;
; 4.277 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_columnAddressReg[3]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.098     ; 2.345      ;
; 4.277 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_columnAddressReg[4]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.098     ; 2.345      ;
; 4.277 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_columnAddressReg[5]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.098     ; 2.345      ;
; 4.277 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_columnAddressReg[6]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.098     ; 2.345      ;
; 4.277 ; sdramController:sdram|s_transactionActiveReg ; sdramController:sdram|s_columnAddressReg[7]               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.098     ; 2.345      ;
; 4.278 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_shortCountReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.364      ;
; 4.279 ; bios:start|s_addressReg[4]                   ; sdramController:sdram|s_shortCountReg[8]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.076     ; 2.365      ;
; 4.280 ; bios:start|s_burstSizeReg[2]                 ; sdramController:sdram|s_shortCountReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.078     ; 2.362      ;
; 4.282 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_shortCountReg[7]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.081     ; 2.357      ;
; 4.285 ; bios:start|s_burstSizeReg[4]                 ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.075     ; 2.360      ;
; 4.293 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_shortCountReg[5]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.076     ; 2.351      ;
; 4.293 ; bios:start|s_addressReg[4]                   ; sdramController:sdram|s_sdramCurrentState.IDLE            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.073     ; 2.354      ;
; 4.295 ; bios:start|s_addressReg[2]                   ; sdramController:sdram|s_shortCountReg[3]                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 6.733        ; -0.076     ; 2.349      ;
+-------+----------------------------------------------+-----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+-------+----------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                      ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 4.379 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 2.262      ;
; 4.379 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 2.262      ;
; 4.408 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 2.233      ;
; 4.413 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 2.228      ;
; 4.415 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 2.226      ;
; 4.416 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 2.225      ;
; 4.424 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.235      ;
; 4.424 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.235      ;
; 4.434 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 2.207      ;
; 4.439 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.220      ;
; 4.453 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.206      ;
; 4.454 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 2.187      ;
; 4.454 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 2.187      ;
; 4.456 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.203      ;
; 4.456 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 2.185      ;
; 4.458 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.201      ;
; 4.460 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.068     ; 2.193      ;
; 4.460 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.199      ;
; 4.461 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.198      ;
; 4.474 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.185      ;
; 4.474 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.185      ;
; 4.477 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.068     ; 2.176      ;
; 4.479 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.180      ;
; 4.483 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 2.158      ;
; 4.488 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 2.153      ;
; 4.490 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 2.151      ;
; 4.491 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 2.150      ;
; 4.501 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.158      ;
; 4.503 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.156      ;
; 4.508 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.151      ;
; 4.509 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 2.132      ;
; 4.510 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.068     ; 2.143      ;
; 4.510 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.149      ;
; 4.511 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.148      ;
; 4.514 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.145      ;
; 4.527 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.068     ; 2.126      ;
; 4.529 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.130      ;
; 4.530 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.058     ; 2.133      ;
; 4.530 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.058     ; 2.133      ;
; 4.530 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.058     ; 2.133      ;
; 4.530 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.058     ; 2.133      ;
; 4.531 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.128      ;
; 4.531 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 2.110      ;
; 4.534 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.125      ;
; 4.534 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.125      ;
; 4.539 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.120      ;
; 4.539 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.120      ;
; 4.551 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.064     ; 2.106      ;
; 4.551 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.064     ; 2.106      ;
; 4.551 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.064     ; 2.106      ;
; 4.551 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[4]  ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.064     ; 2.106      ;
; 4.551 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[10] ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.108      ;
; 4.563 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.096      ;
; 4.568 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.091      ;
; 4.568 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.091      ;
; 4.570 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.068     ; 2.083      ;
; 4.570 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.089      ;
; 4.571 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.088      ;
; 4.573 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.086      ;
; 4.575 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.068     ; 2.078      ;
; 4.575 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.084      ;
; 4.576 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.083      ;
; 4.587 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.068     ; 2.066      ;
; 4.589 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.070      ;
; 4.592 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.068     ; 2.061      ;
; 4.594 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.065      ;
; 4.604 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.055      ;
; 4.604 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.055      ;
; 4.607 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 2.034      ;
; 4.607 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 2.034      ;
; 4.611 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[9]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.048      ;
; 4.616 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[0]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.043      ;
; 4.624 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.035      ;
; 4.624 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.035      ;
; 4.633 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.026      ;
; 4.636 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 2.005      ;
; 4.638 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.021      ;
; 4.640 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.068     ; 2.013      ;
; 4.640 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.019      ;
; 4.641 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 2.000      ;
; 4.641 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.018      ;
; 4.643 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 1.998      ;
; 4.644 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 1.997      ;
; 4.653 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.006      ;
; 4.657 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.068     ; 1.996      ;
; 4.658 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.001      ;
; 4.659 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 2.000      ;
; 4.660 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.068     ; 1.993      ;
; 4.660 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 1.999      ;
; 4.661 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 1.998      ;
; 4.662 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 1.979      ;
; 4.667 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 1.992      ;
; 4.677 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.068     ; 1.976      ;
; 4.678 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 1.981      ;
; 4.678 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[8]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[5]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 1.981      ;
; 4.679 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[3]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 1.980      ;
; 4.681 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[7]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 1.978      ;
; 4.684 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 1.975      ;
; 4.684 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.080     ; 1.957      ;
; 4.684 ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[6]  ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[8]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 6.734        ; -0.062     ; 1.975      ;
+-------+----------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 4.971 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.093     ; 1.656      ;
; 5.418 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.095     ; 1.207      ;
; 5.419 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.095     ; 1.206      ;
; 5.420 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.095     ; 1.205      ;
; 5.423 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.095     ; 1.202      ;
; 5.424 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.095     ; 1.201      ;
; 5.425 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.095     ; 1.200      ;
; 5.427 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.095     ; 1.198      ;
; 5.429 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.095     ; 1.196      ;
; 5.430 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.095     ; 1.195      ;
; 5.431 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.095     ; 1.194      ;
; 5.433 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.095     ; 1.192      ;
; 5.435 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.095     ; 1.190      ;
; 5.451 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.038     ; 1.231      ;
; 5.451 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.038     ; 1.231      ;
; 5.560 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 1.077      ;
; 5.574 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 1.063      ;
; 5.578 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 1.059      ;
; 5.666 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 0.973      ;
; 5.678 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 0.961      ;
; 5.685 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.080     ; 0.955      ;
; 5.686 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.080     ; 0.954      ;
; 5.687 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.080     ; 0.953      ;
; 5.687 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 0.952      ;
; 5.688 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.080     ; 0.952      ;
; 5.688 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.080     ; 0.952      ;
; 5.688 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.080     ; 0.952      ;
; 5.689 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.080     ; 0.951      ;
; 5.689 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.080     ; 0.951      ;
; 5.690 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.080     ; 0.950      ;
; 5.691 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 0.946      ;
; 5.696 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 0.941      ;
; 5.705 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 0.934      ;
; 5.706 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 0.931      ;
; 5.712 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 0.925      ;
; 5.714 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.083     ; 0.923      ;
; 5.824 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.080     ; 0.816      ;
; 5.825 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.080     ; 0.815      ;
; 5.826 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.080     ; 0.814      ;
; 5.984 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.081     ; 0.655      ;
; 6.007 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.085     ; 0.628      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.063 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.620      ;
; 6.074 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.080     ; 0.566      ;
; 6.324 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 6.733        ; -0.037     ; 0.359      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.135 ; uartBus:uart1|uartTxFifo:TXF|s_writeAddressReg[0]                   ; uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.218      ; 0.457      ;
; 0.140 ; sdramController:sdram|s_wordLoReg[12]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 0.475      ;
; 0.142 ; sdramController:sdram|s_wordLoReg[3]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.475      ;
; 0.142 ; sdramController:sdram|s_wordLoReg[5]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.475      ;
; 0.143 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[6]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.468      ;
; 0.144 ; sdramController:sdram|s_wordLoReg[14]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 0.479      ;
; 0.145 ; sdramController:sdram|s_wordHiReg[12]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.474      ;
; 0.145 ; sdramController:sdram|s_wordHiReg[5]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.477      ;
; 0.146 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[7]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.471      ;
; 0.147 ; sdramController:sdram|s_wordLoReg[1]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 0.482      ;
; 0.149 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[11]                     ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.473      ;
; 0.150 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[2]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.475      ;
; 0.152 ; sdramController:sdram|s_wordLoReg[9]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 0.487      ;
; 0.153 ; sdramController:sdram|s_wordHiReg[1]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.482      ;
; 0.153 ; sdramController:sdram|s_wordHiReg[3]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.485      ;
; 0.153 ; sdramController:sdram|s_wordHiReg[15]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.485      ;
; 0.153 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[9]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[4]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.478      ;
; 0.156 ; sdramController:sdram|s_wordLoReg[6]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 0.491      ;
; 0.157 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[1]                   ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.490      ;
; 0.158 ; sdramController:sdram|s_wordLoReg[7]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 0.493      ;
; 0.160 ; sdramController:sdram|s_wordLoReg[2]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 0.495      ;
; 0.160 ; sdramController:sdram|s_wordHiReg[8]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.492      ;
; 0.160 ; sdramController:sdram|s_wordHiReg[11]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.492      ;
; 0.161 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[0]                  ; or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm|altsyncram:byteRam0_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.485      ;
; 0.161 ; sdramController:sdram|s_wordLoReg[0]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 0.496      ;
; 0.161 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[3]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.486      ;
; 0.162 ; sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[3]      ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.491      ;
; 0.162 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[2]                   ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.495      ;
; 0.163 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[3]       ; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.487      ;
; 0.166 ; sdramController:sdram|s_wordLoReg[4]                                ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 0.501      ;
; 0.166 ; sdramController:sdram|s_wordHiReg[10]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.498      ;
; 0.166 ; or1420Top:cpu1|fetchStage:fetch|s_dataInReg[8]                      ; or1420Top:cpu1|fetchStage:fetch|altsyncram:s_dataMemory_rtl_0|altsyncram_nd81:auto_generated|ram_block1a8~porta_datain_reg0                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.491      ;
; 0.168 ; uartBus:uart1|uartRxFifo:RXF|s_writeAddressReg[3]                   ; uartBus:uart1|uartRxFifo:RXF|uartFifoMemory:fifoMem|altsyncram:s_memory_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.501      ;
; 0.168 ; sdramController:sdram|s_wordHiReg[14]                               ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.228      ; 0.500      ;
; 0.169 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[0]       ; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.493      ;
; 0.171 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[2]       ; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.495      ;
; 0.171 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[8]       ; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.495      ;
; 0.172 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[6]       ; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.496      ;
; 0.174 ; screens:hdmi|graphicsController:graphics|s_writeAddressReg[4]       ; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a3~porta_address_reg0                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.498      ;
; 0.174 ; sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[4]      ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.503      ;
; 0.178 ; screens:hdmi|textController:textC1|s_cursorVisibleReg               ; screens:hdmi|textController:textC1|s_cursorVisibleReg                                                                                              ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.180 ; sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[5]      ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.509      ;
; 0.181 ; sdramController:sdram|sdramFifo:buffer|s_readPushAddressReg[5]      ; sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem|altsyncram:memory_rtl_0|altsyncram_svg1:auto_generated|ram_block1a3~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.508      ;
; 0.184 ; or1420Top:cpu1|executeStage:exe|s_savedCiValidReg                   ; or1420Top:cpu1|executeStage:exe|s_savedCiValidReg                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftQuad:quad|s_stateReg.IDLE                      ; spiBus:flash|spiShiftQuad:quad|s_stateReg.IDLE                                                                                                     ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftQuad:quad|s_contReadModeEnabledReg             ; spiBus:flash|spiShiftQuad:quad|s_contReadModeEnabledReg                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_writePendingReg                ; spiBus:flash|spiShiftSingle:single|s_writePendingReg                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.NOP                   ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.NOP                                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_writeErrorIndicatorReg         ; spiBus:flash|spiShiftSingle:single|s_writeErrorIndicatorReg                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; camera:camIf|s_grabberActiveReg                                     ; camera:camIf|s_grabberActiveReg                                                                                                                    ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE0        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE0                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITSTATUS3           ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITSTATUS3                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITWRITESTATUSREGS   ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITWRITESTATUSREGS                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE3        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE3                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE1        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE1                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE2        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE2                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE0        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE0                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITSTATUS2           ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITSTATUS2                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITBUSYWAIT1         ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITBUSYWAIT1                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE3        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITERASE3                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE1        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE1                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE2        ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITWRITE2                                                                                       ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITSTATUSWRITE   ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITINITSTATUSWRITE                                                                                  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITJEDECID           ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITJEDECID                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITRESCONTREAD       ; spiBus:flash|spiShiftSingle:single|s_cntrlReg.WAITRESCONTREAD                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_stateReg.READSTATUS1           ; spiBus:flash|spiShiftSingle:single|s_stateReg.READSTATUS1                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_stateReg.READSTATUS2           ; spiBus:flash|spiShiftSingle:single|s_stateReg.READSTATUS2                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_stateReg.READJDEC              ; spiBus:flash|spiShiftSingle:single|s_stateReg.READJDEC                                                                                             ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_chipPresentReg                 ; spiBus:flash|spiShiftSingle:single|s_chipPresentReg                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_eraseErrorIndicatorReg         ; spiBus:flash|spiShiftSingle:single|s_eraseErrorIndicatorReg                                                                                        ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_erasePendingReg                ; spiBus:flash|spiShiftSingle:single|s_erasePendingReg                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; camera:camIf|synchroFlop:sfps|s_states[0]                           ; camera:camIf|synchroFlop:sfps|s_states[0]                                                                                                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; camera:camIf|synchroFlop:spclk|s_states[0]                          ; camera:camIf|synchroFlop:spclk|s_states[0]                                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[10]                 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[10]                                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[9]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[9]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[6]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[6]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[3]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[3]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[2]                  ; or1420Top:cpu1|dCache:loadStore|s_spmAddressReg[2]                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[1]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[3]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[3]                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[0]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[0]                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_stateReg.WAITCONTREAD          ; spiBus:flash|spiShiftSingle:single|s_stateReg.WAITCONTREAD                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_stateReg.WAITSECTORERASE       ; spiBus:flash|spiShiftSingle:single|s_stateReg.WAITSECTORERASE                                                                                      ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spiBus:flash|spiShiftSingle:single|s_stateReg.WAITWRITECMD          ; spiBus:flash|spiShiftSingle:single|s_stateReg.WAITWRITECMD                                                                                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[2]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[2]                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[6]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[6]                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[7]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[7]                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[5]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[5]                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[1]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[5].dcount|s_countValueReg[2]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[4]                ; i2cCustomInstr:i2cm|i2cMaster:master|s_dataOutReg[4]                                                                                               ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2cCustomInstr:i2cm|i2cMaster:master|s_ackErrorReg                  ; i2cCustomInstr:i2cm|i2cMaster:master|s_ackErrorReg                                                                                                 ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[1]             ; i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[1]                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[0]             ; i2cCustomInstr:i2cm|i2cMaster:master|s_clockCountReg[0]                                                                                            ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[2]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[4].dcount|s_countValueReg[1]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; processorId:cpuFreq|decimalCounter:cnt[3].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[3].dcount|s_countValueReg[2]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; processorId:cpuFreq|decimalCounter:cnt[3].dcount|s_countValueReg[1] ; processorId:cpuFreq|decimalCounter:cnt[3].dcount|s_countValueReg[1]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; processorId:cpuFreq|decimalCounter:cnt[2].dcount|s_countValueReg[2] ; processorId:cpuFreq|decimalCounter:cnt[2].dcount|s_countValueReg[2]                                                                                ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                       ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.149 ; screens:hdmi|textController:textC1|asciiLineIndex[2]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.472      ;
; 0.186 ; screens:hdmi|s_cursorOnReg                                     ; screens:hdmi|s_cursorOnReg                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]               ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]             ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0]                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[3]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[4]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[6]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]          ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[7]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; screens:hdmi|s_hSyncOut[0]                                     ; screens:hdmi|s_hSyncOut[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; screens:hdmi|hdmi_720p:generator|hSyncOut                      ; screens:hdmi|s_hSyncOut[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; screens:hdmi|s_activeOut[0]                                    ; screens:hdmi|s_activeOut[1]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; screens:hdmi|s_vSyncOut[0]                                     ; screens:hdmi|s_vSyncOut[1]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; screens:hdmi|s_vSyncOut[1]                                     ; screens:hdmi|s_vSyncOut[2]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; screens:hdmi|s_hSyncOut[1]                                     ; screens:hdmi|s_hSyncOut[2]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.317      ;
; 0.197 ; screens:hdmi|s_isInGraphicRegion[0]                            ; screens:hdmi|s_isInGraphicRegion[1]                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH    ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.201 ; screens:hdmi|s_isInGraphicRegion[0]                            ; screens:hdmi|s_nextGraphicLineReg                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.322      ;
; 0.208 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[1]          ; screens:hdmi|hdmi_720p:generator|lineIndex[1]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.215 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.336      ;
; 0.217 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH  ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.339      ;
; 0.251 ; screens:hdmi|s_activeOut[1]                                    ; screens:hdmi|s_activeOut[2]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; screens:hdmi|hdmi_720p:generator|vSyncOut                      ; screens:hdmi|s_vSyncOut[0]                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.261 ; screens:hdmi|textController:textC1|s_asciiBitIndex[0]          ; screens:hdmi|textController:textC1|asciiBitSelector[0]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.263 ; screens:hdmi|hdmi_720p:generator|s_verticalState.BACKPORCH     ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; screens:hdmi|s_isInGraphicRegion[1]                            ; screens:hdmi|s_nextGraphicLineReg                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; screens:hdmi|s_textContent[1]                                  ; screens:hdmi|s_BluePixel[3]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|s_verticalState.FRONTPORCH                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH   ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.387      ;
; 0.265 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalState.BACKPORCH                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.387      ;
; 0.266 ; screens:hdmi|textController:textC1|s_asciiBitIndex[2]          ; screens:hdmi|textController:textC1|asciiBitSelector[2]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; screens:hdmi|textController:textC1|s_asciiBitIndex[1]          ; screens:hdmi|textController:textC1|asciiBitSelector[1]                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.269 ; screens:hdmi|s_readPixelCounterReg[9]                          ; screens:hdmi|s_readPixelCounterReg[9]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.391      ;
; 0.269 ; screens:hdmi|hdmi_720p:generator|s_earlyNextLine               ; screens:hdmi|hdmi_720p:generator|nextLine                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.408      ;
; 0.275 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|s_horizontalState.FRONTPORCH                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.397      ;
; 0.277 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_selectReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.399      ;
; 0.280 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_graySelectReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.402      ;
; 0.295 ; screens:hdmi|s_cursorBlinkCounterReg[16]                       ; screens:hdmi|s_cursorBlinkCounterReg[16]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.417      ;
; 0.295 ; screens:hdmi|s_nextGraphicLineReg                              ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; screens:hdmi|s_cursorBlinkCounterReg[2]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; screens:hdmi|s_cursorBlinkCounterReg[10]                       ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; screens:hdmi|s_cursorBlinkCounterReg[18]                       ; screens:hdmi|s_cursorBlinkCounterReg[18]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[6]                        ; screens:hdmi|s_cursorBlinkCounterReg[6]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[8]                        ; screens:hdmi|s_cursorBlinkCounterReg[8]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; screens:hdmi|s_cursorBlinkCounterReg[20]                       ; screens:hdmi|s_cursorBlinkCounterReg[20]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[3]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[4]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[9]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[11]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[17]                       ; screens:hdmi|s_cursorBlinkCounterReg[17]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; screens:hdmi|s_cursorBlinkCounterReg[21]                       ; screens:hdmi|s_cursorBlinkCounterReg[21]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.299 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[1]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; screens:hdmi|s_cursorBlinkCounterReg[7]                        ; screens:hdmi|s_cursorBlinkCounterReg[7]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; screens:hdmi|s_cursorBlinkCounterReg[23]                       ; screens:hdmi|s_cursorBlinkCounterReg[23]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.421      ;
; 0.302 ; screens:hdmi|s_cursorBlinkCounterReg[12]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_readPixelCounterReg[1]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; screens:hdmi|s_cursorBlinkCounterReg[26]                       ; screens:hdmi|s_cursorBlinkCounterReg[26]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; screens:hdmi|s_cursorBlinkCounterReg[14]                       ; screens:hdmi|s_cursorBlinkCounterReg[14]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; screens:hdmi|s_cursorBlinkCounterReg[24]                       ; screens:hdmi|s_cursorBlinkCounterReg[24]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; screens:hdmi|s_readPixelCounterReg[8]                          ; screens:hdmi|s_readPixelCounterReg[8]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; screens:hdmi|s_readPixelCounterReg[3]                          ; screens:hdmi|s_readPixelCounterReg[3]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; screens:hdmi|s_cursorBlinkCounterReg[13]                       ; screens:hdmi|s_cursorBlinkCounterReg[13]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; screens:hdmi|s_cursorBlinkCounterReg[19]                       ; screens:hdmi|s_cursorBlinkCounterReg[19]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|s_readPixelCounterReg[2]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; screens:hdmi|s_cursorBlinkCounterReg[5]                        ; screens:hdmi|s_cursorBlinkCounterReg[5]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; screens:hdmi|s_cursorBlinkCounterReg[15]                       ; screens:hdmi|s_cursorBlinkCounterReg[15]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; screens:hdmi|s_cursorBlinkCounterReg[22]                       ; screens:hdmi|s_cursorBlinkCounterReg[22]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; screens:hdmi|s_cursorBlinkCounterReg[25]                       ; screens:hdmi|s_cursorBlinkCounterReg[25]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.428      ;
; 0.308 ; screens:hdmi|s_readPixelCounterReg[7]                          ; screens:hdmi|s_readPixelCounterReg[7]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.430      ;
; 0.309 ; screens:hdmi|s_readPixelCounterReg[6]                          ; screens:hdmi|s_readPixelCounterReg[6]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; screens:hdmi|s_readPixelCounterReg[5]                          ; screens:hdmi|s_readPixelCounterReg[5]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; screens:hdmi|s_readPixelCounterReg[4]                          ; screens:hdmi|s_readPixelCounterReg[4]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.310 ; screens:hdmi|s_readPixelCounterReg[0]                          ; screens:hdmi|s_readPixelCounterReg[0]                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.432      ;
; 0.313 ; screens:hdmi|s_cursorBlinkCounterReg[0]                        ; screens:hdmi|s_cursorBlinkCounterReg[0]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.319 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[0]          ; screens:hdmi|hdmi_720p:generator|lineIndex[0]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.440      ;
; 0.321 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[2]          ; screens:hdmi|hdmi_720p:generator|lineIndex[2]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.323 ; screens:hdmi|hdmi_720p:generator|s_verticalState.SYNC          ; screens:hdmi|hdmi_720p:generator|vSyncOut                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.444      ;
; 0.342 ; screens:hdmi|hdmi_720p:generator|pixelIndex[10]                ; screens:hdmi|s_textContent[0]                                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.463      ;
; 0.364 ; screens:hdmi|textController:textC1|s_backGroundColorReg[2]     ; screens:hdmi|s_BluePixel[2]                                                                                                   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.548      ;
; 0.390 ; screens:hdmi|textController:textC1|asciiLineIndex[0]           ; screens:hdmi|charRom:asciiRom|altsyncram:Ram0_rtl_0|altsyncram_ul71:auto_generated|ram_block1a0~porta_address_reg0            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.713      ;
; 0.394 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_graySelectReg[1]                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.516      ;
; 0.395 ; screens:hdmi|s_readPixelCounterReg[1]                          ; screens:hdmi|s_selectReg                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.517      ;
; 0.395 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[2]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.535      ;
; 0.396 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.SYNC        ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[5]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.536      ;
; 0.410 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|s_horizontalCounter[1]                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.550      ;
; 0.419 ; screens:hdmi|hdmi_720p:generator|requestPixel                  ; screens:hdmi|s_activeOut[0]                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.537      ;
; 0.424 ; screens:hdmi|s_readPixelCounterReg[2]                          ; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.708      ;
; 0.432 ; screens:hdmi|hdmi_720p:generator|s_verticalCounter[9]          ; screens:hdmi|hdmi_720p:generator|lineIndex[9]                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.553      ;
; 0.438 ; screens:hdmi|s_readPixelCounterReg[6]                          ; screens:hdmi|dualPortRam2k:LineBuffer2|altsyncram:memory_rtl_0|altsyncram_c3d1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.722      ;
; 0.446 ; screens:hdmi|s_cursorBlinkCounterReg[9]                        ; screens:hdmi|s_cursorBlinkCounterReg[10]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; screens:hdmi|s_cursorBlinkCounterReg[17]                       ; screens:hdmi|s_cursorBlinkCounterReg[18]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; screens:hdmi|s_cursorBlinkCounterReg[3]                        ; screens:hdmi|s_cursorBlinkCounterReg[4]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; screens:hdmi|s_cursorBlinkCounterReg[11]                       ; screens:hdmi|s_cursorBlinkCounterReg[12]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; screens:hdmi|s_cursorBlinkCounterReg[21]                       ; screens:hdmi|s_cursorBlinkCounterReg[22]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.568      ;
; 0.447 ; screens:hdmi|s_cursorBlinkCounterReg[1]                        ; screens:hdmi|s_cursorBlinkCounterReg[2]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; screens:hdmi|s_cursorBlinkCounterReg[7]                        ; screens:hdmi|s_cursorBlinkCounterReg[8]                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; screens:hdmi|s_cursorBlinkCounterReg[23]                       ; screens:hdmi|s_cursorBlinkCounterReg[24]                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.569      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.186 ; sdramController:sdram|s_columnAddressReg[0]                     ; sdramController:sdram|s_columnAddressReg[0]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|s_sdramCurrentState.RESET_STATE            ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.DO_READ                ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdramController:sdram|s_sdramDataValidReg                       ; sdramController:sdram|s_sdramDataValidReg                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST4       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST3       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.205 ; sdramController:sdram|s_sdramCurrentState.WAIT_100_MICRO        ; sdramController:sdram|s_sdramCurrentState.DO_PRECHARGE           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.326      ;
; 0.207 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2      ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH2     ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.328      ;
; 0.210 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.331      ;
; 0.237 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[4]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.358      ;
; 0.244 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[2]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.365      ;
; 0.245 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[1]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.366      ;
; 0.253 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH     ; sdramController:sdram|s_sdramCurrentState.IDLE                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.374      ;
; 0.260 ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH1    ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.381      ;
; 0.261 ; sdramController:sdram|s_dataToRamReg[24]                        ; sdramController:sdram|s_sdramDataOutReg[8]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.382      ;
; 0.261 ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.381      ;
; 0.263 ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST          ; sdramController:sdram|s_sdramCurrentState.INIT_READ_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO         ; sdramController:sdram|s_sdramCurrentState.WRITE_HI               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.384      ;
; 0.267 ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG         ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG  ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; sdramController:sdram|s_sdramCurrentState.IDLE                  ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sdramController:sdram|s_sdramCurrentState.WAIT_PRECHARGE        ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH1       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.389      ;
; 0.270 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST2      ; sdramController:sdram|s_sdramCurrentState.WAIT_READ_BURST2       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.391      ;
; 0.272 ; sdramController:sdram|s_dataToRamReg[31]                        ; sdramController:sdram|s_sdramDataOutReg[15]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; sdramController:sdram|s_dataToRamReg[16]                        ; sdramController:sdram|s_sdramDataOutReg[0]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.393      ;
; 0.275 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_LO          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.396      ;
; 0.276 ; sdramController:sdram|s_sdramCurrentState.RESET_STATE           ; sdramController:sdram|sdramCsN                                   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.398      ;
; 0.281 ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG ; sdramController:sdram|s_sdramCurrentState.WAIT_EXTENDED_MODE_REG ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.403      ;
; 0.285 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramCurrentState.END_READ_TRANSACTION   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; sdramController:sdram|s_readPendingReg                          ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.109      ; 0.498      ;
; 0.302 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[3]      ; sdramController:sdram|s_dataToRamReg[3]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.108      ; 0.513      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[13]                       ; sdramController:sdram|s_rowAddressReg[13]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[11]                       ; sdramController:sdram|s_rowAddressReg[11]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[5]                        ; sdramController:sdram|s_rowAddressReg[5]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[3]                        ; sdramController:sdram|s_rowAddressReg[3]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdramController:sdram|s_rowAddressReg[1]                        ; sdramController:sdram|s_rowAddressReg[1]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[17]     ; sdramController:sdram|s_dataToRamReg[17]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.510      ;
; 0.305 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[13]     ; sdramController:sdram|s_dataToRamReg[13]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.510      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[9]                        ; sdramController:sdram|s_rowAddressReg[9]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[7]                        ; sdramController:sdram|s_rowAddressReg[7]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_rowAddressReg[6]                        ; sdramController:sdram|s_rowAddressReg[6]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdramController:sdram|s_sdramCurrentState.DO_READ               ; sdramController:sdram|s_sdramDataValidReg                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[30]     ; sdramController:sdram|s_dataToRamReg[30]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.511      ;
; 0.306 ; sdramController:sdram|s_rowAddressReg[14]                       ; sdramController:sdram|s_rowAddressReg[14]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdramController:sdram|s_rowAddressReg[8]                        ; sdramController:sdram|s_rowAddressReg[8]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdramController:sdram|s_rowAddressReg[4]                        ; sdramController:sdram|s_rowAddressReg[4]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdramController:sdram|s_rowAddressReg[2]                        ; sdramController:sdram|s_rowAddressReg[2]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE       ; sdramController:sdram|s_sdramCurrentState.WRITE_LO               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[10]     ; sdramController:sdram|s_dataToRamReg[10]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.512      ;
; 0.307 ; sdramController:sdram|s_rowAddressReg[12]                       ; sdramController:sdram|s_rowAddressReg[12]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; sdramController:sdram|s_rowAddressReg[10]                       ; sdramController:sdram|s_rowAddressReg[10]                        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_PRECHARGE  ; sdramController:sdram|s_sdramCurrentState.SECOND_BURST           ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; sdramController:sdram|s_sdramCurrentState.DO_AUTO_REFRESH       ; sdramController:sdram|s_sdramCurrentState.WAIT_AUTO_REFRESH      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.428      ;
; 0.310 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[9]      ; sdramController:sdram|s_dataToRamReg[9]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.108      ; 0.521      ;
; 0.312 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[2]      ; sdramController:sdram|s_dataToRamReg[2]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.108      ; 0.523      ;
; 0.312 ; sdramController:sdram|s_sdramCurrentState.INIT_READ_BURST1      ; sdramController:sdram|s_sdramCurrentState.INIT_WORD_WRITE        ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.433      ;
; 0.313 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[24]     ; sdramController:sdram|s_dataToRamReg[24]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.518      ;
; 0.315 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[23]     ; sdramController:sdram|s_dataToRamReg[23]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.520      ;
; 0.316 ; sdramController:sdram|s_rowAddressReg[0]                        ; sdramController:sdram|s_rowAddressReg[0]                         ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|sdramDqmN[1]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.438      ;
; 0.320 ; sdramController:sdram|s_dataToRamReg[30]                        ; sdramController:sdram|s_sdramDataOutReg[14]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.441      ;
; 0.323 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[29]     ; sdramController:sdram|s_dataToRamReg[29]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.528      ;
; 0.323 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[26]     ; sdramController:sdram|s_dataToRamReg[26]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.528      ;
; 0.324 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[28]     ; sdramController:sdram|s_dataToRamReg[28]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.529      ;
; 0.324 ; sdramController:sdram|s_dataToRamReg[8]                         ; sdramController:sdram|s_sdramDataOutReg[8]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.445      ;
; 0.325 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[4]      ; sdramController:sdram|s_dataToRamReg[4]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.108      ; 0.536      ;
; 0.327 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[8]      ; sdramController:sdram|s_dataToRamReg[8]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.105      ; 0.535      ;
; 0.330 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[15]     ; sdramController:sdram|s_dataToRamReg[15]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.535      ;
; 0.333 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[22]     ; sdramController:sdram|s_dataToRamReg[22]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.538      ;
; 0.333 ; sdramController:sdram|s_dataToRamReg[23]                        ; sdramController:sdram|s_sdramDataOutReg[7]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.454      ;
; 0.334 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[21]     ; sdramController:sdram|s_dataToRamReg[21]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.539      ;
; 0.335 ; sdramController:sdram|s_dataToRamReg[6]                         ; sdramController:sdram|s_sdramDataOutReg[6]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.456      ;
; 0.335 ; sdramController:sdram|s_dataToRamReg[21]                        ; sdramController:sdram|s_sdramDataOutReg[5]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.456      ;
; 0.336 ; sdramController:sdram|s_sdramCurrentState.WRITE_LO              ; sdramController:sdram|sdramDqmN[0]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.457      ;
; 0.338 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[7]      ; sdramController:sdram|s_dataToRamReg[7]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.105      ; 0.546      ;
; 0.340 ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG          ; sdramController:sdram|sdramAddr[6]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.460      ;
; 0.347 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[31]     ; sdramController:sdram|s_dataToRamReg[31]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.552      ;
; 0.351 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[8]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.472      ;
; 0.353 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[7]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.474      ;
; 0.354 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[6]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.475      ;
; 0.355 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[0]      ; sdramController:sdram|s_dataToRamReg[0]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.094      ; 0.552      ;
; 0.355 ; sdramController:sdram|s_sdramCurrentState.SET_MODE_REG          ; sdramController:sdram|s_sdramCurrentState.WAIT_MODE_REG          ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.475      ;
; 0.357 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[3]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.478      ;
; 0.360 ; sdramController:sdram|s_sdramClkReg                             ; sdramController:sdram|s_columnAddressReg[5]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.481      ;
; 0.361 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[14]     ; sdramController:sdram|s_dataToRamReg[14]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.566      ;
; 0.364 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[1]      ; sdramController:sdram|s_dataToRamReg[1]                          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.094      ; 0.561      ;
; 0.364 ; sdramController:sdram|s_dataToRamReg[22]                        ; sdramController:sdram|s_sdramDataOutReg[6]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.485      ;
; 0.366 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[18]     ; sdramController:sdram|s_dataToRamReg[18]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.571      ;
; 0.369 ; sdramController:sdram|s_dataToRamReg[15]                        ; sdramController:sdram|s_sdramDataOutReg[15]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.490      ;
; 0.371 ; sdramController:sdram|s_dataToRamReg[27]                        ; sdramController:sdram|s_sdramDataOutReg[11]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.492      ;
; 0.378 ; sdramController:sdram|s_sdramCurrentState.WRITE_HI              ; sdramController:sdram|sdramDqmN[0]                               ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.499      ;
; 0.383 ; sdramController:sdram|s_dataToRamReg[28]                        ; sdramController:sdram|s_sdramDataOutReg[12]                      ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.504      ;
; 0.384 ; sdramController:sdram|s_sdramCurrentState.WRITE_PRECHARGE       ; sdramController:sdram|s_sdramCurrentState.WAIT_WRITE_PRECHARGE   ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.510      ;
; 0.384 ; sdramController:sdram|s_dataToRamReg[0]                         ; sdramController:sdram|s_sdramDataOutReg[0]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.505      ;
; 0.386 ; sdramController:sdram|s_sdramCurrentState.SET_EXTENDED_MODE_REG ; sdramController:sdram|sdramBa[1]                                 ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.508      ;
; 0.390 ; sdramController:sdram|s_dataToRamReg[7]                         ; sdramController:sdram|s_sdramDataOutReg[7]                       ; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.511      ;
; 0.392 ; screens:hdmi|graphicsController:graphics|s_busDataInReg[11]     ; sdramController:sdram|s_dataToRamReg[11]                         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; -0.001       ; 0.102      ; 0.597      ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                          ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.193 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.272 ; screens:hdmi|s_vSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.484      ;
; 0.302 ; screens:hdmi|s_activeOut[2]                                    ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.108      ; 0.513      ;
; 0.320 ; screens:hdmi|s_hSyncOut[2]                                     ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.105      ; 0.528      ;
; 0.481 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.693      ;
; 0.482 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.694      ;
; 0.482 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.694      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|verticalSync    ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.627      ;
; 0.578 ; screens:hdmi|s_BluePixel[1]                                    ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.788      ;
; 0.580 ; screens:hdmi|s_redPixel[1]                                     ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.790      ;
; 0.582 ; screens:hdmi|s_redPixel[2]                                     ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.792      ;
; 0.582 ; screens:hdmi|s_greenPixel[2]                                   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.792      ;
; 0.583 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.795      ;
; 0.583 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.795      ;
; 0.583 ; screens:hdmi|s_BluePixel[4]                                    ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.795      ;
; 0.584 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.796      ;
; 0.584 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.796      ;
; 0.584 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.796      ;
; 0.585 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.797      ;
; 0.585 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.797      ;
; 0.586 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.798      ;
; 0.587 ; screens:hdmi|hdmi_720p:generator|s_verticalState.ACTIVEPIXEL   ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.799      ;
; 0.594 ; screens:hdmi|s_BluePixel[3]                                    ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.106      ; 0.803      ;
; 0.597 ; screens:hdmi|s_greenPixel[5]                                   ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.809      ;
; 0.602 ; screens:hdmi|s_greenPixel[3]                                   ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.814      ;
; 0.614 ; screens:hdmi|s_BluePixel[2]                                    ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.109      ; 0.826      ;
; 0.686 ; screens:hdmi|s_redPixel[4]                                     ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.106      ; 0.895      ;
; 0.686 ; screens:hdmi|s_redPixel[3]                                     ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.896      ;
; 0.699 ; screens:hdmi|s_greenPixel[4]                                   ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.107      ; 0.909      ;
; 0.815 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.095      ; 1.013      ;
; 0.817 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.095      ; 1.015      ;
; 0.818 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[0]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.095      ; 1.016      ;
; 0.819 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[1]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.095      ; 1.017      ;
; 0.820 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.095      ; 1.018      ;
; 0.821 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|blue[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.095      ; 1.019      ;
; 0.823 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[1]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.095      ; 1.021      ;
; 0.824 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[2]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.095      ; 1.022      ;
; 0.825 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|green[3]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.095      ; 1.023      ;
; 0.828 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[2]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.095      ; 1.026      ;
; 0.829 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[3]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.095      ; 1.027      ;
; 0.830 ; screens:hdmi|hdmi_720p:generator|s_horizontalState.ACTIVEPIXEL ; screens:hdmi|hdmi_720p:generator|red[0]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.095      ; 1.028      ;
; 1.014 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|activePixel     ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.134      ;
; 1.014 ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg               ; screens:hdmi|hdmi_720p:generator|horizontalSync  ; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.134      ;
; 1.184 ; s_resetCountReg[4]                                             ; screens:hdmi|hdmi_720p:generator|s_pixelClockReg ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.097      ; 1.384      ;
+-------+----------------------------------------------------------------+--------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk2'                                                                                                                                                   ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.303 ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.427      ;
; 0.315 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.437      ;
; 0.452 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.574      ;
; 0.453 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.575      ;
; 0.453 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.575      ;
; 0.462 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.584      ;
; 0.462 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.584      ;
; 0.463 ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.585      ;
; 0.464 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.586      ;
; 0.464 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.586      ;
; 0.465 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.587      ;
; 0.466 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.588      ;
; 0.467 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.589      ;
; 0.467 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.589      ;
; 0.515 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.637      ;
; 0.516 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.638      ;
; 0.516 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.638      ;
; 0.518 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.640      ;
; 0.518 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.640      ;
; 0.518 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.640      ;
; 0.518 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.640      ;
; 0.519 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.641      ;
; 0.519 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.641      ;
; 0.528 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.650      ;
; 0.528 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.650      ;
; 0.529 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.651      ;
; 0.529 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.651      ;
; 0.529 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.651      ;
; 0.530 ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.652      ;
; 0.530 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.652      ;
; 0.531 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.653      ;
; 0.531 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.653      ;
; 0.532 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.654      ;
; 0.532 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.654      ;
; 0.532 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.654      ;
; 0.533 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.655      ;
; 0.556 ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; clk2         ; clk2        ; 0.000        ; 0.037      ; 0.677      ;
; 0.581 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.703      ;
; 0.581 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.703      ;
; 0.581 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.703      ;
; 0.581 ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.703      ;
; 0.582 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.704      ;
; 0.582 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.704      ;
; 0.584 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.706      ;
; 0.584 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.706      ;
; 0.584 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.706      ;
; 0.585 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.707      ;
; 0.585 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.707      ;
; 0.594 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.716      ;
; 0.594 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.716      ;
; 0.595 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.717      ;
; 0.595 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.717      ;
; 0.595 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.717      ;
; 0.596 ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.718      ;
; 0.597 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.719      ;
; 0.597 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.719      ;
; 0.598 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.720      ;
; 0.598 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.720      ;
; 0.598 ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.720      ;
; 0.647 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.769      ;
; 0.647 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.769      ;
; 0.647 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.769      ;
; 0.648 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.770      ;
; 0.648 ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; processorId:cpuFreq|s_miliSecCounterReg[15]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.770      ;
; 0.650 ; processorId:cpuFreq|s_miliSecCounterReg[5]        ; processorId:cpuFreq|s_miliSecCounterReg[12]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.772      ;
; 0.650 ; processorId:cpuFreq|s_miliSecCounterReg[3]        ; processorId:cpuFreq|s_miliSecCounterReg[10]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.772      ;
; 0.650 ; processorId:cpuFreq|s_miliSecCounterReg[1]        ; processorId:cpuFreq|s_miliSecCounterReg[8]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.772      ;
; 0.651 ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; processorId:cpuFreq|s_miliSecCounterReg[14]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.773      ;
; 0.660 ; processorId:cpuFreq|s_miliSecCounterReg[0]        ; processorId:cpuFreq|s_miliSecCounterReg[7]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.782      ;
; 0.660 ; processorId:cpuFreq|s_miliSecCounterReg[6]        ; processorId:cpuFreq|s_miliSecCounterReg[13]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.782      ;
; 0.661 ; processorId:cpuFreq|s_miliSecCounterReg[4]        ; processorId:cpuFreq|s_miliSecCounterReg[11]       ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.783      ;
; 0.661 ; processorId:cpuFreq|s_miliSecCounterReg[2]        ; processorId:cpuFreq|s_miliSecCounterReg[9]        ; clk2         ; clk2        ; 0.000        ; 0.038      ; 0.783      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk1'                                                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.446 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; clk1                                        ; clk1        ; 0.000        ; 0.037      ; 0.567      ;
; 0.476 ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.049      ; 0.609      ;
; 0.788 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.524      ; 2.551      ;
; 0.800 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.524      ; 2.563      ;
; 0.833 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[3]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.523      ; 2.595      ;
; 0.866 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.524      ; 2.629      ;
; 0.920 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[2]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.523      ; 2.682      ;
; 0.924 ; delayIse:delayMicro|synchroFlop:rsync|s_states[0] ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.522      ; 2.685      ;
; 0.975 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.523      ; 2.737      ;
; 0.979 ; s_resetCountReg[4]                                ; delayIse:delayMicro|s_tickCounterReg[1]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.524      ; 2.742      ;
; 0.981 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|s_tickCounterReg[0]           ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.523      ; 2.743      ;
; 1.225 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.052      ; 1.361      ;
; 1.255 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.377      ;
; 1.285 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.407      ;
; 1.361 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.052      ; 1.497      ;
; 1.495 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[0]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.617      ;
; 1.514 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.636      ;
; 1.536 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.658      ;
; 1.546 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.052      ; 1.682      ;
; 1.578 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; clk1                                        ; clk1        ; 0.000        ; 0.052      ; 1.714      ;
; 1.588 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.710      ;
; 1.607 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.729      ;
; 1.610 ; delayIse:delayMicro|s_tickCounterReg[0]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.732      ;
; 1.660 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.782      ;
; 1.728 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.850      ;
; 1.746 ; delayIse:delayMicro|s_tickCounterReg[1]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.868      ;
; 1.756 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.878      ;
; 1.830 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[3]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 1.952      ;
; 1.931 ; delayIse:delayMicro|s_tickCounterReg[2]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 2.053      ;
; 1.946 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[2]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 2.068      ;
; 1.963 ; delayIse:delayMicro|s_tickCounterReg[3]           ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 2.085      ;
; 2.051 ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; delayIse:delayMicro|s_tickCounterReg[1]           ; clk1                                        ; clk1        ; 0.000        ; 0.038      ; 2.173      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk2'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.993 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.224      ; 3.125      ;
; -1.953 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.224      ; 3.085      ;
; -1.520 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.001        ; 1.225      ; 2.653      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.594 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 0.812        ; -1.522     ; 0.831      ;
; 10.184 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.036     ; 3.234      ;
; 10.379 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.037     ; 3.038      ;
; 10.749 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.042     ; 2.663      ;
; 10.749 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.042     ; 2.663      ;
; 10.749 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.042     ; 2.663      ;
; 10.850 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.053     ; 2.551      ;
; 10.917 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.052     ; 2.485      ;
; 10.944 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.043     ; 2.467      ;
; 10.944 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.043     ; 2.467      ;
; 10.944 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.043     ; 2.467      ;
; 11.134 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.050     ; 2.270      ;
; 11.152 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.037     ; 2.265      ;
; 11.160 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.154      ; 2.448      ;
; 11.160 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.154      ; 2.448      ;
; 11.175 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 2.432      ;
; 11.175 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 2.432      ;
; 11.269 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 2.338      ;
; 11.269 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 2.338      ;
; 11.285 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 2.322      ;
; 11.285 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 2.322      ;
; 11.287 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 2.320      ;
; 11.287 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 2.320      ;
; 11.329 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.051     ; 2.074      ;
; 11.372 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 2.235      ;
; 11.372 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 2.235      ;
; 11.404 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.053     ; 1.997      ;
; 11.405 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.067     ; 1.982      ;
; 11.430 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 2.177      ;
; 11.430 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 2.177      ;
; 11.440 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.147      ; 2.161      ;
; 11.440 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.147      ; 2.161      ;
; 11.474 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.054     ; 1.926      ;
; 11.488 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.065     ; 1.901      ;
; 11.488 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.065     ; 1.901      ;
; 11.488 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.065     ; 1.901      ;
; 11.611 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 1.996      ;
; 11.611 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 1.996      ;
; 11.611 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.146      ; 1.989      ;
; 11.611 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.146      ; 1.989      ;
; 11.701 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.036     ; 1.717      ;
; 11.801 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.037     ; 1.616      ;
; 11.934 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; -0.038     ; 1.482      ;
; 12.667 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 0.940      ;
; 12.667 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 13.467       ; 0.153      ; 0.940      ;
+--------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk1'                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.534 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.224      ; 3.582      ;
; -1.519 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.223      ; 3.566      ;
; -1.454 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.023      ; 3.301      ;
; -1.425 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.223      ; 3.472      ;
; -1.409 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.223      ; 3.456      ;
; -1.407 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.223      ; 3.454      ;
; -1.322 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.223      ; 3.369      ;
; -1.264 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.223      ; 3.311      ;
; -1.178 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.226      ; 3.228      ;
; -1.178 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.225      ; 3.227      ;
; -1.148 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.228      ; 3.200      ;
; -1.083 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.223      ; 3.130      ;
; -1.078 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.227      ; 3.129      ;
; -0.983 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.225      ; 3.032      ;
; -0.983 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.224      ; 3.031      ;
; -0.710 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.907        ; 1.223      ; 2.757      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 10.987 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.107     ; 2.360      ;
; 11.158 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.117     ; 2.179      ;
; 12.436 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.088     ; 0.930      ;
; 12.549 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 13.467       ; -0.101     ; 0.804      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.543 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.735      ;
; 0.634 ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.838      ;
; 1.695 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewScreen|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.871      ;
; 1.876 ; s_resetCountReg[4]                                 ; screens:hdmi|synchroFlop:syncNewLine|s_states[0]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.062      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                         ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.552 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 0.874      ;
; 0.552 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 0.874      ;
; 1.183 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.305      ;
; 1.265 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.388      ;
; 1.350 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.253      ; 1.687      ;
; 1.350 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.253      ; 1.687      ;
; 1.387 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 1.511      ;
; 1.410 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 1.732      ;
; 1.410 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 1.732      ;
; 1.495 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[2]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.612      ;
; 1.495 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.612      ;
; 1.495 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewScreen|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.612      ;
; 1.504 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.632      ;
; 1.547 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.254      ; 1.885      ;
; 1.547 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.254      ; 1.885      ;
; 1.573 ; s_resetCountReg[4]                                ; screens:hdmi|synchroFlop:syncNewLine|s_states[1]   ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.030      ; 1.687      ;
; 1.575 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 1.704      ;
; 1.629 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 1.951      ;
; 1.629 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 1.951      ;
; 1.679 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 2.001      ;
; 1.679 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 2.001      ;
; 1.681 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 2.003      ;
; 1.681 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 2.003      ;
; 1.751 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 1.882      ;
; 1.769 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.240      ; 2.093      ;
; 1.769 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.240      ; 2.093      ;
; 1.773 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 2.095      ;
; 1.773 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 2.095      ;
; 1.777 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 2.099      ;
; 1.777 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 2.099      ;
; 1.783 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 1.915      ;
; 1.824 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.947      ;
; 1.836 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[1]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 2.158      ;
; 1.836 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 2.158      ;
; 1.895 ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; delayIse:delayMicro|synchroFlop:rsync|s_states[0]  ; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; -0.095       ; -1.224     ; 0.750      ;
; 2.030 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sfps|s_states[0]          ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.160      ;
; 2.072 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:spclk|s_states[0]         ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 2.201      ;
; 2.083 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 2.223      ;
; 2.083 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 2.223      ;
; 2.083 ; sdramController:sdram|s_initBusyReg               ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 2.223      ;
; 2.115 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:snl|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 2.256      ;
; 2.115 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[1]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 2.256      ;
; 2.115 ; s_resetCountReg[4]                                ; camera:camIf|synchroFlop:sns|s_states[2]           ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 2.256      ;
; 2.557 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 2.680      ;
; 2.589 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[2]  ; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 2.713      ;
+-------+---------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk2'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.830 ; s_resetCountReg[4]                                ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 1.523      ; 2.507      ;
; 0.958 ; processorId:cpuFreq|synchroFlop:msync|s_states[1] ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 1.522      ; 2.634      ;
; 0.996 ; sdramController:sdram|s_initBusyReg               ; processorId:cpuFreq|synchroFlop:msync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk2        ; 0.000        ; 1.522      ; 2.672      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk1'                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.871 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[0] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.522      ; 2.632      ;
; 0.907 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.523      ; 2.669      ;
; 0.909 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.523      ; 2.671      ;
; 0.939 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[1] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.524      ; 2.702      ;
; 0.941 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:rsync|s_states[2] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.524      ; 2.704      ;
; 0.960 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[2] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.522      ; 2.721      ;
; 1.084 ; sdramController:sdram|s_initBusyReg               ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.526      ; 2.849      ;
; 1.179 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[6] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.522      ; 2.940      ;
; 1.203 ; delayIse:delayMicro|synchroFlop:usync|s_states[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.331      ; 2.773      ;
; 1.225 ; s_resetCountReg[4]                                ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.527      ; 2.991      ;
; 1.229 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[4] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.522      ; 2.990      ;
; 1.231 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[1] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.522      ; 2.992      ;
; 1.319 ; or1420Top:cpu1|decodeStage:decode|s_startReg      ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.524      ; 3.082      ;
; 1.323 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[5] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.522      ; 3.084      ;
; 1.327 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[7] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.522      ; 3.088      ;
; 1.386 ; or1420Top:cpu1|decodeStage:decode|exeImmediate[3] ; delayIse:delayMicro|synchroFlop:usync|s_states[0] ; altpll_component|auto_generated|pll1|clk[2] ; clk1        ; 0.095        ; 1.522      ; 3.147      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+----------------------------------------------+------------+-------+----------+---------+---------------------+
; Clock                                        ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack                             ; -96.929    ; 0.135 ; -4.685   ; 0.543   ; 3.056               ;
;  altpll_component|auto_generated|pll1|clk[0] ; -0.243     ; 0.149 ; 8.033    ; 0.543   ; 6.421               ;
;  altpll_component|auto_generated|pll1|clk[1] ; 3.110      ; 0.193 ; N/A      ; N/A     ; 3.057               ;
;  altpll_component|auto_generated|pll1|clk[2] ; -96.929    ; 0.135 ; -4.158   ; 0.552   ; 6.295               ;
;  altpll_component|auto_generated|pll1|clk[3] ; 0.236      ; 0.186 ; N/A      ; N/A     ; 3.056               ;
;  clk1                                        ; -3.843     ; 0.446 ; -4.685   ; 0.871   ; 41.112              ;
;  clk2                                        ; -4.527     ; 0.303 ; -4.322   ; 0.830   ; 9.446               ;
; Design-wide TNS                              ; -27999.268 ; 0.0   ; -20.353  ; 0.0     ; 0.0                 ;
;  altpll_component|auto_generated|pll1|clk[0] ; -0.910     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[1] ; 0.000      ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[2] ; -27908.797 ; 0.000 ; -4.158   ; 0.000   ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[3] ; 0.000      ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk1                                        ; -17.778    ; 0.000 ; -11.875  ; 0.000   ; 0.000               ;
;  clk2                                        ; -72.432    ; 0.000 ; -4.322   ; 0.000   ; 0.000               ;
+----------------------------------------------+------------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TxD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramClk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramCke       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramCsN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramRasN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramCasN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramWeN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramDqmN[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramDqmN[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramAddr[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramBa[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramBa[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiScl         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiNCs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixelClock     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; horizontalSync ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; verticalSync   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; activePixel    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiRed[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiGreen[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmiBlue[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCL            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camnReset      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdramData[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiSiIo0       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiSoIo1       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiIo2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spiIo3         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdramData[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdramData[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiSiIo0                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiSoIo1                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiIo2                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spiIo3                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; nReset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock12MHz              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; biosBypass              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camPclk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camHsync                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camVsync                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; camData[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RxD                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock50MHz              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramClk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramCke       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramCsN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramRasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramCasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; sdramWeN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.33 V              ; -0.00386 V          ; 0.159 V                              ; 0.063 V                              ; 3.32e-09 s                  ; 3.1e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.33 V             ; -0.00386 V         ; 0.159 V                             ; 0.063 V                             ; 3.32e-09 s                 ; 3.1e-09 s                  ; Yes                       ; Yes                       ;
; sdramAddr[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.36 V              ; -0.0133 V           ; 0.215 V                              ; 0.046 V                              ; 5.28e-10 s                  ; 5.48e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.36 V             ; -0.0133 V          ; 0.215 V                             ; 0.046 V                             ; 5.28e-10 s                 ; 5.48e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; spiScl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiNCs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; pixelClock     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; horizontalSync ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; verticalSync   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; activePixel    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; SCL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; camnReset      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiSiIo0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiSoIo1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; spiIo2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; spiIo3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; SDA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramClk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramCke       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramCsN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramRasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramCasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; sdramWeN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramDqmN[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00196 V          ; 0.092 V                              ; 0.052 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00196 V         ; 0.092 V                             ; 0.052 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; sdramAddr[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00607 V          ; 0.064 V                              ; 0.017 V                              ; 6.9e-10 s                   ; 6.78e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00607 V         ; 0.064 V                             ; 0.017 V                             ; 6.9e-10 s                  ; 6.78e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramBa[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; spiScl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiNCs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; pixelClock     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; horizontalSync ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; verticalSync   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; activePixel    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; hdmiBlue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; SCL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; camnReset      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiSiIo0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiSoIo1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; spiIo2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; spiIo3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; SDA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TxD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramClk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramCke       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramCsN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramRasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramCasN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; sdramWeN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramDqmN[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramDqmN[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; sdramAddr[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; sdramAddr[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0107 V           ; 0.241 V                              ; 0.161 V                              ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0107 V          ; 0.241 V                             ; 0.161 V                             ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; sdramAddr[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; sdramAddr[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramAddr[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramAddr[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramBa[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramBa[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; spiScl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiNCs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; pixelClock     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; horizontalSync ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; verticalSync   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; activePixel    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiRed[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiGreen[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; hdmiBlue[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; hdmiBlue[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; hdmiBlue[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SCL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; camnReset      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; sdramData[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sdramData[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiSiIo0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiSoIo1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; spiIo2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; spiIo3         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SDA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                           ;
+---------------------------------------------+---------------------------------------------+--------------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+--------------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 301988       ; 400      ; 0        ; 245      ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 268520       ; 0        ; 19       ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 27           ; 12       ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 16           ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 1            ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[2] ; 2            ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; > 2147483647 ; 96       ; 812      ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[2] ; 282          ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1            ; 0        ; 0        ; 0        ;
; clk2                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1            ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 2553         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 1117         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 9            ; 0        ; 0        ; 0        ;
; clk1                                        ; clk1                                        ; 28           ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 32           ; 0        ; 0        ; 0        ;
; clk2                                        ; clk2                                        ; 409          ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                            ;
+---------------------------------------------+---------------------------------------------+--------------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+--------------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 301988       ; 400      ; 0        ; 245      ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 268520       ; 0        ; 19       ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 27           ; 12       ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; 16           ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[1] ; 1            ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[2] ; 2            ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; > 2147483647 ; 96       ; 812      ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[2] ; 282          ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1            ; 0        ; 0        ; 0        ;
; clk2                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1            ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[3] ; 2553         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; 1117         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 9            ; 0        ; 0        ; 0        ;
; clk1                                        ; clk1                                        ; 28           ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 32           ; 0        ; 0        ; 0        ;
; clk2                                        ; clk2                                        ; 409          ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                    ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 44       ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 16       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 3        ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                     ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; 44       ; 0        ; 0        ; 0        ;
; clk1                                        ; altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk1                                        ; 16       ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[2] ; clk2                                        ; 3        ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 34    ; 34   ;
; Unconstrained Input Port Paths  ; 109   ; 109  ;
; Unconstrained Output Ports      ; 65    ; 65   ;
; Unconstrained Output Port Paths ; 86    ; 86   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                  ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+
; Target                                      ; Clock                                       ; Type      ; Status        ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; altpll_component|auto_generated|pll1|clk[2] ; altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained   ;
; altpll_component|auto_generated|pll1|clk[3] ; altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained   ;
; camPclk                                     ;                                             ; Base      ; Unconstrained ;
; clock12MHz                                  ; clk1                                        ; Base      ; Constrained   ;
; clock50MHz                                  ; clk2                                        ; Base      ; Constrained   ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; RxD           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; biosBypass    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camHsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camVsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nReset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SCL            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TxD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; activePixel    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camnReset      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; horizontalSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixelClock     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCke       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramClk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCsN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramRasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramWeN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiNCs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiScl         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; verticalSync   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; RxD           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; biosBypass    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camData[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camHsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camVsync      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nReset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SCL            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TxD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; activePixel    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camnReset      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiBlue[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiGreen[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hdmiRed[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; horizontalSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixelClock     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramAddr[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramBa[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCke       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramClk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramCsN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramData[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramDqmN[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramRasN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdramWeN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo2         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiIo3         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiNCs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiScl         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSiIo0       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spiSoIo1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; verticalSync   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Apr 24 12:57:05 2024
Info: Command: quartus_sta or1420SingleCore
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: '../scripts/clocks_sdc.tcl'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[0]} {altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[1]} {altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[2]} {altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[3]} {altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: camPclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register camera:camIf|synchroFlop:snl|s_states[0] is being clocked by camPclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -96.929
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -96.929          -27908.797 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -4.500             -72.000 clk2 
    Info (332119):    -3.819             -17.561 clk1 
    Info (332119):    -0.243              -0.910 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.236               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.110               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.405
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.405               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.428               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.451               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.463               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.761               0.000 clk2 
    Info (332119):     1.163               0.000 clk1 
Info (332146): Worst-case recovery slack is -4.685
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.685             -11.875 clk1 
    Info (332119):    -4.320              -4.320 clk2 
    Info (332119):    -4.158              -4.158 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     8.033               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.287               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.311               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.271               0.000 clk2 
    Info (332119):     2.437               0.000 clk1 
Info (332146): Worst-case minimum pulse width slack is 3.056
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.056               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.057               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.295               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.421               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.760               0.000 clk2 
    Info (332119):    41.424               0.000 clk1 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: camPclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register camera:camIf|synchroFlop:snl|s_states[0] is being clocked by camPclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -87.204
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -87.204          -23289.812 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -4.527             -72.432 clk2 
    Info (332119):    -3.843             -17.778 clk1 
    Info (332119):     0.702               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.753               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     3.301               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.399               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.400               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.415               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.704               0.000 clk2 
    Info (332119):     1.053               0.000 clk1 
Info (332146): Worst-case recovery slack is -4.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.595             -11.769 clk1 
    Info (332119):    -4.322              -4.322 clk2 
    Info (332119):    -3.569              -3.569 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     8.397               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.147               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.186               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.274               0.000 clk2 
    Info (332119):     2.422               0.000 clk1 
Info (332146): Worst-case minimum pulse width slack is 3.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.061               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.062               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     6.305               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.426               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.751               0.000 clk2 
    Info (332119):    41.416               0.000 clk1 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: camPclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register camera:camIf|synchroFlop:snl|s_states[0] is being clocked by camPclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -33.814
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -33.814            -278.339 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.970             -31.520 clk2 
    Info (332119):    -1.253              -5.582 clk1 
    Info (332119):     3.894               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     4.379               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.971               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.135               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.149               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.193               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.303               0.000 clk2 
    Info (332119):     0.446               0.000 clk1 
Info (332146): Worst-case recovery slack is -1.993
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.993              -1.993 clk2 
    Info (332119):    -1.594              -1.594 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.534              -3.890 clk1 
    Info (332119):    10.987               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.543
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.543               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.552               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.830               0.000 clk2 
    Info (332119):     0.871               0.000 clk1 
Info (332146): Worst-case minimum pulse width slack is 3.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.150               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.150               0.000 altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     6.483               0.000 altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.486               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.446               0.000 clk2 
    Info (332119):    41.112               0.000 clk1 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1100 megabytes
    Info: Processing ended: Wed Apr 24 12:57:16 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:12


