# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../../alu_ctl.sv"
sv xil_defaultlib  "../../../Lab05sv.srcs/sim_1/new/alu_decoder_testbench.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
