Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bnn_top_tb_behav xil_defaultlib.bnn_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'addr_a' [//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.srcs/sources_1/new/bnn_inference.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'addr_b' [//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.srcs/sources_1/new/bnn_inference.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'addr' [//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.srcs/sources_1/new/bnn_inference.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr_a' [//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.srcs/sources_1/new/bnn_inference.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr_b' [//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.srcs/sources_1/new/bnn_inference.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.srcs/sources_1/new/bnn_inference.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'addr_a' [//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.srcs/sources_1/new/bnn_inference.v:100]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'addr_b' [//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.srcs/sources_1/new/bnn_inference.v:101]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'addr' [//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.srcs/sources_1/new/bnn_inference.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.srcs/sources_1/new/bnn_inference.v:85]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.image_rom
Compiling module xil_defaultlib.dense_kernel_rom_dualport
Compiling module xil_defaultlib.dense_kernel_thresholds_rom_lut
Compiling module xil_defaultlib.dense_1_kernel_rom_dualport
Compiling module xil_defaultlib.dense_1_kernel_thresholds_rom_lu...
Compiling module xil_defaultlib.dense_2_kernel_rom_dualport
Compiling module xil_defaultlib.bnn_inference_default
Compiling module xil_defaultlib.seven_segment_decoder
Compiling module xil_defaultlib.bnn_top
Compiling module xil_defaultlib.bnn_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot bnn_top_tb_behav
