
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//flex_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401730 <.init>:
  401730:	stp	x29, x30, [sp, #-16]!
  401734:	mov	x29, sp
  401738:	bl	401cc0 <ferror@plt+0xd0>
  40173c:	ldp	x29, x30, [sp], #16
  401740:	ret

Disassembly of section .plt:

0000000000401750 <memcpy@plt-0x20>:
  401750:	stp	x16, x30, [sp, #-16]!
  401754:	adrp	x16, 454000 <ferror@plt+0x52410>
  401758:	ldr	x17, [x16, #4088]
  40175c:	add	x16, x16, #0xff8
  401760:	br	x17
  401764:	nop
  401768:	nop
  40176c:	nop

0000000000401770 <memcpy@plt>:
  401770:	adrp	x16, 455000 <ferror@plt+0x53410>
  401774:	ldr	x17, [x16]
  401778:	add	x16, x16, #0x0
  40177c:	br	x17

0000000000401780 <strtoul@plt>:
  401780:	adrp	x16, 455000 <ferror@plt+0x53410>
  401784:	ldr	x17, [x16, #8]
  401788:	add	x16, x16, #0x8
  40178c:	br	x17

0000000000401790 <strlen@plt>:
  401790:	adrp	x16, 455000 <ferror@plt+0x53410>
  401794:	ldr	x17, [x16, #16]
  401798:	add	x16, x16, #0x10
  40179c:	br	x17

00000000004017a0 <fputs@plt>:
  4017a0:	adrp	x16, 455000 <ferror@plt+0x53410>
  4017a4:	ldr	x17, [x16, #24]
  4017a8:	add	x16, x16, #0x18
  4017ac:	br	x17

00000000004017b0 <exit@plt>:
  4017b0:	adrp	x16, 455000 <ferror@plt+0x53410>
  4017b4:	ldr	x17, [x16, #32]
  4017b8:	add	x16, x16, #0x20
  4017bc:	br	x17

00000000004017c0 <_setjmp@plt>:
  4017c0:	adrp	x16, 455000 <ferror@plt+0x53410>
  4017c4:	ldr	x17, [x16, #40]
  4017c8:	add	x16, x16, #0x28
  4017cc:	br	x17

00000000004017d0 <fgetpos@plt>:
  4017d0:	adrp	x16, 455000 <ferror@plt+0x53410>
  4017d4:	ldr	x17, [x16, #48]
  4017d8:	add	x16, x16, #0x30
  4017dc:	br	x17

00000000004017e0 <dup@plt>:
  4017e0:	adrp	x16, 455000 <ferror@plt+0x53410>
  4017e4:	ldr	x17, [x16, #56]
  4017e8:	add	x16, x16, #0x38
  4017ec:	br	x17

00000000004017f0 <reallocarray@plt>:
  4017f0:	adrp	x16, 455000 <ferror@plt+0x53410>
  4017f4:	ldr	x17, [x16, #64]
  4017f8:	add	x16, x16, #0x40
  4017fc:	br	x17

0000000000401800 <putc@plt>:
  401800:	adrp	x16, 455000 <ferror@plt+0x53410>
  401804:	ldr	x17, [x16, #72]
  401808:	add	x16, x16, #0x48
  40180c:	br	x17

0000000000401810 <pipe@plt>:
  401810:	adrp	x16, 455000 <ferror@plt+0x53410>
  401814:	ldr	x17, [x16, #80]
  401818:	add	x16, x16, #0x50
  40181c:	br	x17

0000000000401820 <fputc@plt>:
  401820:	adrp	x16, 455000 <ferror@plt+0x53410>
  401824:	ldr	x17, [x16, #88]
  401828:	add	x16, x16, #0x58
  40182c:	br	x17

0000000000401830 <qsort@plt>:
  401830:	adrp	x16, 455000 <ferror@plt+0x53410>
  401834:	ldr	x17, [x16, #96]
  401838:	add	x16, x16, #0x60
  40183c:	br	x17

0000000000401840 <fork@plt>:
  401840:	adrp	x16, 455000 <ferror@plt+0x53410>
  401844:	ldr	x17, [x16, #104]
  401848:	add	x16, x16, #0x68
  40184c:	br	x17

0000000000401850 <__ctype_tolower_loc@plt>:
  401850:	adrp	x16, 455000 <ferror@plt+0x53410>
  401854:	ldr	x17, [x16, #112]
  401858:	add	x16, x16, #0x70
  40185c:	br	x17

0000000000401860 <snprintf@plt>:
  401860:	adrp	x16, 455000 <ferror@plt+0x53410>
  401864:	ldr	x17, [x16, #120]
  401868:	add	x16, x16, #0x78
  40186c:	br	x17

0000000000401870 <log10@plt>:
  401870:	adrp	x16, 455000 <ferror@plt+0x53410>
  401874:	ldr	x17, [x16, #128]
  401878:	add	x16, x16, #0x80
  40187c:	br	x17

0000000000401880 <fileno@plt>:
  401880:	adrp	x16, 455000 <ferror@plt+0x53410>
  401884:	ldr	x17, [x16, #136]
  401888:	add	x16, x16, #0x88
  40188c:	br	x17

0000000000401890 <fclose@plt>:
  401890:	adrp	x16, 455000 <ferror@plt+0x53410>
  401894:	ldr	x17, [x16, #144]
  401898:	add	x16, x16, #0x90
  40189c:	br	x17

00000000004018a0 <fopen@plt>:
  4018a0:	adrp	x16, 455000 <ferror@plt+0x53410>
  4018a4:	ldr	x17, [x16, #152]
  4018a8:	add	x16, x16, #0x98
  4018ac:	br	x17

00000000004018b0 <malloc@plt>:
  4018b0:	adrp	x16, 455000 <ferror@plt+0x53410>
  4018b4:	ldr	x17, [x16, #160]
  4018b8:	add	x16, x16, #0xa0
  4018bc:	br	x17

00000000004018c0 <strncmp@plt>:
  4018c0:	adrp	x16, 455000 <ferror@plt+0x53410>
  4018c4:	ldr	x17, [x16, #168]
  4018c8:	add	x16, x16, #0xa8
  4018cc:	br	x17

00000000004018d0 <bindtextdomain@plt>:
  4018d0:	adrp	x16, 455000 <ferror@plt+0x53410>
  4018d4:	ldr	x17, [x16, #176]
  4018d8:	add	x16, x16, #0xb0
  4018dc:	br	x17

00000000004018e0 <__libc_start_main@plt>:
  4018e0:	adrp	x16, 455000 <ferror@plt+0x53410>
  4018e4:	ldr	x17, [x16, #184]
  4018e8:	add	x16, x16, #0xb8
  4018ec:	br	x17

00000000004018f0 <fgetc@plt>:
  4018f0:	adrp	x16, 455000 <ferror@plt+0x53410>
  4018f4:	ldr	x17, [x16, #192]
  4018f8:	add	x16, x16, #0xc0
  4018fc:	br	x17

0000000000401900 <memset@plt>:
  401900:	adrp	x16, 455000 <ferror@plt+0x53410>
  401904:	ldr	x17, [x16, #200]
  401908:	add	x16, x16, #0xc8
  40190c:	br	x17

0000000000401910 <fdopen@plt>:
  401910:	adrp	x16, 455000 <ferror@plt+0x53410>
  401914:	ldr	x17, [x16, #208]
  401918:	add	x16, x16, #0xd0
  40191c:	br	x17

0000000000401920 <calloc@plt>:
  401920:	adrp	x16, 455000 <ferror@plt+0x53410>
  401924:	ldr	x17, [x16, #216]
  401928:	add	x16, x16, #0xd8
  40192c:	br	x17

0000000000401930 <__xpg_basename@plt>:
  401930:	adrp	x16, 455000 <ferror@plt+0x53410>
  401934:	ldr	x17, [x16, #224]
  401938:	add	x16, x16, #0xe0
  40193c:	br	x17

0000000000401940 <strcasecmp@plt>:
  401940:	adrp	x16, 455000 <ferror@plt+0x53410>
  401944:	ldr	x17, [x16, #232]
  401948:	add	x16, x16, #0xe8
  40194c:	br	x17

0000000000401950 <realloc@plt>:
  401950:	adrp	x16, 455000 <ferror@plt+0x53410>
  401954:	ldr	x17, [x16, #240]
  401958:	add	x16, x16, #0xf0
  40195c:	br	x17

0000000000401960 <__ctype_toupper_loc@plt>:
  401960:	adrp	x16, 455000 <ferror@plt+0x53410>
  401964:	ldr	x17, [x16, #248]
  401968:	add	x16, x16, #0xf8
  40196c:	br	x17

0000000000401970 <getc@plt>:
  401970:	adrp	x16, 455000 <ferror@plt+0x53410>
  401974:	ldr	x17, [x16, #256]
  401978:	add	x16, x16, #0x100
  40197c:	br	x17

0000000000401980 <strdup@plt>:
  401980:	adrp	x16, 455000 <ferror@plt+0x53410>
  401984:	ldr	x17, [x16, #264]
  401988:	add	x16, x16, #0x108
  40198c:	br	x17

0000000000401990 <close@plt>:
  401990:	adrp	x16, 455000 <ferror@plt+0x53410>
  401994:	ldr	x17, [x16, #272]
  401998:	add	x16, x16, #0x110
  40199c:	br	x17

00000000004019a0 <__gmon_start__@plt>:
  4019a0:	adrp	x16, 455000 <ferror@plt+0x53410>
  4019a4:	ldr	x17, [x16, #280]
  4019a8:	add	x16, x16, #0x118
  4019ac:	br	x17

00000000004019b0 <fseek@plt>:
  4019b0:	adrp	x16, 455000 <ferror@plt+0x53410>
  4019b4:	ldr	x17, [x16, #288]
  4019b8:	add	x16, x16, #0x120
  4019bc:	br	x17

00000000004019c0 <abort@plt>:
  4019c0:	adrp	x16, 455000 <ferror@plt+0x53410>
  4019c4:	ldr	x17, [x16, #296]
  4019c8:	add	x16, x16, #0x128
  4019cc:	br	x17

00000000004019d0 <textdomain@plt>:
  4019d0:	adrp	x16, 455000 <ferror@plt+0x53410>
  4019d4:	ldr	x17, [x16, #304]
  4019d8:	add	x16, x16, #0x130
  4019dc:	br	x17

00000000004019e0 <execvp@plt>:
  4019e0:	adrp	x16, 455000 <ferror@plt+0x53410>
  4019e4:	ldr	x17, [x16, #312]
  4019e8:	add	x16, x16, #0x138
  4019ec:	br	x17

00000000004019f0 <strcmp@plt>:
  4019f0:	adrp	x16, 455000 <ferror@plt+0x53410>
  4019f4:	ldr	x17, [x16, #320]
  4019f8:	add	x16, x16, #0x140
  4019fc:	br	x17

0000000000401a00 <__ctype_b_loc@plt>:
  401a00:	adrp	x16, 455000 <ferror@plt+0x53410>
  401a04:	ldr	x17, [x16, #328]
  401a08:	add	x16, x16, #0x148
  401a0c:	br	x17

0000000000401a10 <strtol@plt>:
  401a10:	adrp	x16, 455000 <ferror@plt+0x53410>
  401a14:	ldr	x17, [x16, #336]
  401a18:	add	x16, x16, #0x150
  401a1c:	br	x17

0000000000401a20 <fread@plt>:
  401a20:	adrp	x16, 455000 <ferror@plt+0x53410>
  401a24:	ldr	x17, [x16, #344]
  401a28:	add	x16, x16, #0x158
  401a2c:	br	x17

0000000000401a30 <free@plt>:
  401a30:	adrp	x16, 455000 <ferror@plt+0x53410>
  401a34:	ldr	x17, [x16, #352]
  401a38:	add	x16, x16, #0x160
  401a3c:	br	x17

0000000000401a40 <fsetpos@plt>:
  401a40:	adrp	x16, 455000 <ferror@plt+0x53410>
  401a44:	ldr	x17, [x16, #360]
  401a48:	add	x16, x16, #0x168
  401a4c:	br	x17

0000000000401a50 <ungetc@plt>:
  401a50:	adrp	x16, 455000 <ferror@plt+0x53410>
  401a54:	ldr	x17, [x16, #368]
  401a58:	add	x16, x16, #0x170
  401a5c:	br	x17

0000000000401a60 <freopen@plt>:
  401a60:	adrp	x16, 455000 <ferror@plt+0x53410>
  401a64:	ldr	x17, [x16, #376]
  401a68:	add	x16, x16, #0x178
  401a6c:	br	x17

0000000000401a70 <strchr@plt>:
  401a70:	adrp	x16, 455000 <ferror@plt+0x53410>
  401a74:	ldr	x17, [x16, #384]
  401a78:	add	x16, x16, #0x180
  401a7c:	br	x17

0000000000401a80 <fwrite@plt>:
  401a80:	adrp	x16, 455000 <ferror@plt+0x53410>
  401a84:	ldr	x17, [x16, #392]
  401a88:	add	x16, x16, #0x188
  401a8c:	br	x17

0000000000401a90 <wait@plt>:
  401a90:	adrp	x16, 455000 <ferror@plt+0x53410>
  401a94:	ldr	x17, [x16, #400]
  401a98:	add	x16, x16, #0x190
  401a9c:	br	x17

0000000000401aa0 <clearerr@plt>:
  401aa0:	adrp	x16, 455000 <ferror@plt+0x53410>
  401aa4:	ldr	x17, [x16, #408]
  401aa8:	add	x16, x16, #0x198
  401aac:	br	x17

0000000000401ab0 <fflush@plt>:
  401ab0:	adrp	x16, 455000 <ferror@plt+0x53410>
  401ab4:	ldr	x17, [x16, #416]
  401ab8:	add	x16, x16, #0x1a0
  401abc:	br	x17

0000000000401ac0 <strcpy@plt>:
  401ac0:	adrp	x16, 455000 <ferror@plt+0x53410>
  401ac4:	ldr	x17, [x16, #424]
  401ac8:	add	x16, x16, #0x1a8
  401acc:	br	x17

0000000000401ad0 <isatty@plt>:
  401ad0:	adrp	x16, 455000 <ferror@plt+0x53410>
  401ad4:	ldr	x17, [x16, #432]
  401ad8:	add	x16, x16, #0x1b0
  401adc:	br	x17

0000000000401ae0 <dcgettext@plt>:
  401ae0:	adrp	x16, 455000 <ferror@plt+0x53410>
  401ae4:	ldr	x17, [x16, #440]
  401ae8:	add	x16, x16, #0x1b8
  401aec:	br	x17

0000000000401af0 <__isoc99_sscanf@plt>:
  401af0:	adrp	x16, 455000 <ferror@plt+0x53410>
  401af4:	ldr	x17, [x16, #448]
  401af8:	add	x16, x16, #0x1c0
  401afc:	br	x17

0000000000401b00 <vsnprintf@plt>:
  401b00:	adrp	x16, 455000 <ferror@plt+0x53410>
  401b04:	ldr	x17, [x16, #456]
  401b08:	add	x16, x16, #0x1c8
  401b0c:	br	x17

0000000000401b10 <regexec@plt>:
  401b10:	adrp	x16, 455000 <ferror@plt+0x53410>
  401b14:	ldr	x17, [x16, #464]
  401b18:	add	x16, x16, #0x1d0
  401b1c:	br	x17

0000000000401b20 <longjmp@plt>:
  401b20:	adrp	x16, 455000 <ferror@plt+0x53410>
  401b24:	ldr	x17, [x16, #472]
  401b28:	add	x16, x16, #0x1d8
  401b2c:	br	x17

0000000000401b30 <dup2@plt>:
  401b30:	adrp	x16, 455000 <ferror@plt+0x53410>
  401b34:	ldr	x17, [x16, #480]
  401b38:	add	x16, x16, #0x1e0
  401b3c:	br	x17

0000000000401b40 <regcomp@plt>:
  401b40:	adrp	x16, 455000 <ferror@plt+0x53410>
  401b44:	ldr	x17, [x16, #488]
  401b48:	add	x16, x16, #0x1e8
  401b4c:	br	x17

0000000000401b50 <strncpy@plt>:
  401b50:	adrp	x16, 455000 <ferror@plt+0x53410>
  401b54:	ldr	x17, [x16, #496]
  401b58:	add	x16, x16, #0x1f0
  401b5c:	br	x17

0000000000401b60 <printf@plt>:
  401b60:	adrp	x16, 455000 <ferror@plt+0x53410>
  401b64:	ldr	x17, [x16, #504]
  401b68:	add	x16, x16, #0x1f8
  401b6c:	br	x17

0000000000401b70 <__errno_location@plt>:
  401b70:	adrp	x16, 455000 <ferror@plt+0x53410>
  401b74:	ldr	x17, [x16, #512]
  401b78:	add	x16, x16, #0x200
  401b7c:	br	x17

0000000000401b80 <regerror@plt>:
  401b80:	adrp	x16, 455000 <ferror@plt+0x53410>
  401b84:	ldr	x17, [x16, #520]
  401b88:	add	x16, x16, #0x208
  401b8c:	br	x17

0000000000401b90 <getenv@plt>:
  401b90:	adrp	x16, 455000 <ferror@plt+0x53410>
  401b94:	ldr	x17, [x16, #528]
  401b98:	add	x16, x16, #0x210
  401b9c:	br	x17

0000000000401ba0 <__xstat@plt>:
  401ba0:	adrp	x16, 455000 <ferror@plt+0x53410>
  401ba4:	ldr	x17, [x16, #536]
  401ba8:	add	x16, x16, #0x218
  401bac:	br	x17

0000000000401bb0 <unlink@plt>:
  401bb0:	adrp	x16, 455000 <ferror@plt+0x53410>
  401bb4:	ldr	x17, [x16, #544]
  401bb8:	add	x16, x16, #0x220
  401bbc:	br	x17

0000000000401bc0 <fprintf@plt>:
  401bc0:	adrp	x16, 455000 <ferror@plt+0x53410>
  401bc4:	ldr	x17, [x16, #552]
  401bc8:	add	x16, x16, #0x228
  401bcc:	br	x17

0000000000401bd0 <fgets@plt>:
  401bd0:	adrp	x16, 455000 <ferror@plt+0x53410>
  401bd4:	ldr	x17, [x16, #560]
  401bd8:	add	x16, x16, #0x230
  401bdc:	br	x17

0000000000401be0 <setlocale@plt>:
  401be0:	adrp	x16, 455000 <ferror@plt+0x53410>
  401be4:	ldr	x17, [x16, #568]
  401be8:	add	x16, x16, #0x238
  401bec:	br	x17

0000000000401bf0 <ferror@plt>:
  401bf0:	adrp	x16, 455000 <ferror@plt+0x53410>
  401bf4:	ldr	x17, [x16, #576]
  401bf8:	add	x16, x16, #0x240
  401bfc:	br	x17

Disassembly of section .text:

0000000000401c00 <.text>:
  401c00:	stp	x29, x30, [sp, #-48]!
  401c04:	mov	x29, sp
  401c08:	stp	x19, x20, [sp, #16]
  401c0c:	adrp	x19, 41d000 <ferror@plt+0x1b410>
  401c10:	add	x19, x19, #0xd48
  401c14:	mov	w20, w0
  401c18:	mov	w0, #0x5                   	// #5
  401c1c:	str	x21, [sp, #32]
  401c20:	mov	x21, x1
  401c24:	mov	x1, x19
  401c28:	bl	401be0 <setlocale@plt>
  401c2c:	mov	x1, x19
  401c30:	mov	w0, #0x0                   	// #0
  401c34:	adrp	x19, 422000 <ferror@plt+0x20410>
  401c38:	bl	401be0 <setlocale@plt>
  401c3c:	add	x19, x19, #0x290
  401c40:	mov	x0, x19
  401c44:	bl	4019d0 <textdomain@plt>
  401c48:	mov	x0, x19
  401c4c:	adrp	x1, 422000 <ferror@plt+0x20410>
  401c50:	add	x1, x1, #0x298
  401c54:	bl	4018d0 <bindtextdomain@plt>
  401c58:	mov	x1, x21
  401c5c:	mov	w0, w20
  401c60:	ldp	x19, x20, [sp, #16]
  401c64:	ldr	x21, [sp, #32]
  401c68:	ldp	x29, x30, [sp], #48
  401c6c:	b	40d250 <ferror@plt+0xb660>
  401c70:	mov	x29, #0x0                   	// #0
  401c74:	mov	x30, #0x0                   	// #0
  401c78:	mov	x5, x0
  401c7c:	ldr	x1, [sp]
  401c80:	add	x2, sp, #0x8
  401c84:	mov	x6, sp
  401c88:	movz	x0, #0x0, lsl #48
  401c8c:	movk	x0, #0x0, lsl #32
  401c90:	movk	x0, #0x40, lsl #16
  401c94:	movk	x0, #0x1c00
  401c98:	movz	x3, #0x0, lsl #48
  401c9c:	movk	x3, #0x0, lsl #32
  401ca0:	movk	x3, #0x41, lsl #16
  401ca4:	movk	x3, #0xd280
  401ca8:	movz	x4, #0x0, lsl #48
  401cac:	movk	x4, #0x0, lsl #32
  401cb0:	movk	x4, #0x41, lsl #16
  401cb4:	movk	x4, #0xd300
  401cb8:	bl	4018e0 <__libc_start_main@plt>
  401cbc:	bl	4019c0 <abort@plt>
  401cc0:	adrp	x0, 454000 <ferror@plt+0x52410>
  401cc4:	ldr	x0, [x0, #4064]
  401cc8:	cbz	x0, 401cd0 <ferror@plt+0xe0>
  401ccc:	b	4019a0 <__gmon_start__@plt>
  401cd0:	ret
  401cd4:	nop
  401cd8:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  401cdc:	add	x0, x0, #0xcd0
  401ce0:	adrp	x1, 45d000 <ferror@plt+0x5b410>
  401ce4:	add	x1, x1, #0xcd0
  401ce8:	cmp	x1, x0
  401cec:	b.eq	401d04 <ferror@plt+0x114>  // b.none
  401cf0:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  401cf4:	ldr	x1, [x1, #800]
  401cf8:	cbz	x1, 401d04 <ferror@plt+0x114>
  401cfc:	mov	x16, x1
  401d00:	br	x16
  401d04:	ret
  401d08:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  401d0c:	add	x0, x0, #0xcd0
  401d10:	adrp	x1, 45d000 <ferror@plt+0x5b410>
  401d14:	add	x1, x1, #0xcd0
  401d18:	sub	x1, x1, x0
  401d1c:	lsr	x2, x1, #63
  401d20:	add	x1, x2, x1, asr #3
  401d24:	cmp	xzr, x1, asr #1
  401d28:	asr	x1, x1, #1
  401d2c:	b.eq	401d44 <ferror@plt+0x154>  // b.none
  401d30:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  401d34:	ldr	x2, [x2, #808]
  401d38:	cbz	x2, 401d44 <ferror@plt+0x154>
  401d3c:	mov	x16, x2
  401d40:	br	x16
  401d44:	ret
  401d48:	stp	x29, x30, [sp, #-32]!
  401d4c:	mov	x29, sp
  401d50:	str	x19, [sp, #16]
  401d54:	adrp	x19, 45d000 <ferror@plt+0x5b410>
  401d58:	ldrb	w0, [x19, #3304]
  401d5c:	cbnz	w0, 401d6c <ferror@plt+0x17c>
  401d60:	bl	401cd8 <ferror@plt+0xe8>
  401d64:	mov	w0, #0x1                   	// #1
  401d68:	strb	w0, [x19, #3304]
  401d6c:	ldr	x19, [sp, #16]
  401d70:	ldp	x29, x30, [sp], #32
  401d74:	ret
  401d78:	b	401d08 <ferror@plt+0x118>
  401d7c:	nop
  401d80:	stp	x29, x30, [sp, #-48]!
  401d84:	mov	x29, sp
  401d88:	ldr	w3, [x0, #8]
  401d8c:	stp	x19, x20, [sp, #16]
  401d90:	mov	x19, x0
  401d94:	ldr	w0, [x0, #24]
  401d98:	stp	x21, x22, [sp, #32]
  401d9c:	add	w22, w3, w2
  401da0:	mov	w20, w2
  401da4:	cmp	w22, w0
  401da8:	mov	x21, x1
  401dac:	ldr	x0, [x19]
  401db0:	ldr	x2, [x19, #16]
  401db4:	b.le	401de8 <ferror@plt+0x1f8>
  401db8:	mul	x1, x2, x22
  401dbc:	cmp	x2, #0x1ff
  401dc0:	and	x1, x1, #0x1ff
  401dc4:	ccmp	x1, #0x0, #0x4, ls  // ls = plast
  401dc8:	b.ne	401e30 <ferror@plt+0x240>  // b.any
  401dcc:	cbz	x0, 401e1c <ferror@plt+0x22c>
  401dd0:	mov	w1, w22
  401dd4:	bl	40e2c8 <ferror@plt+0xc6d8>
  401dd8:	str	x0, [x19]
  401ddc:	ldr	w3, [x19, #8]
  401de0:	ldr	x2, [x19, #16]
  401de4:	str	w22, [x19, #24]
  401de8:	sxtw	x4, w20
  401dec:	sxtw	x3, w3
  401df0:	mov	x1, x21
  401df4:	madd	x0, x3, x2, x0
  401df8:	mul	x2, x4, x2
  401dfc:	bl	401770 <memcpy@plt>
  401e00:	ldr	w2, [x19, #8]
  401e04:	ldp	x21, x22, [sp, #32]
  401e08:	add	w20, w2, w20
  401e0c:	str	w20, [x19, #8]
  401e10:	ldp	x19, x20, [sp, #16]
  401e14:	ldp	x29, x30, [sp], #48
  401e18:	ret
  401e1c:	mov	x1, x2
  401e20:	mov	w0, w22
  401e24:	bl	40d780 <ferror@plt+0xbb90>
  401e28:	str	x0, [x19]
  401e2c:	b	401ddc <ferror@plt+0x1ec>
  401e30:	mov	x3, #0x200                 	// #512
  401e34:	sub	x1, x3, x1
  401e38:	udiv	x1, x1, x2
  401e3c:	add	w22, w22, w1
  401e40:	cbnz	x0, 401dd0 <ferror@plt+0x1e0>
  401e44:	b	401e1c <ferror@plt+0x22c>
  401e48:	stp	x29, x30, [sp, #-48]!
  401e4c:	cmp	x0, #0x0
  401e50:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  401e54:	mov	x29, sp
  401e58:	stp	x19, x20, [sp, #16]
  401e5c:	mov	x20, x0
  401e60:	b.eq	401ea8 <ferror@plt+0x2b8>  // b.none
  401e64:	ldr	w2, [x0, #8]
  401e68:	cmp	w2, #0x0
  401e6c:	b.le	401ea8 <ferror@plt+0x2b8>
  401e70:	str	x21, [sp, #32]
  401e74:	mov	x21, x1
  401e78:	mov	x19, #0x0                   	// #0
  401e7c:	nop
  401e80:	ldr	x0, [x20]
  401e84:	mov	x1, x21
  401e88:	ldr	x0, [x0, x19, lsl #3]
  401e8c:	add	x19, x19, #0x1
  401e90:	cbz	x0, 401e9c <ferror@plt+0x2ac>
  401e94:	bl	4017a0 <fputs@plt>
  401e98:	ldr	w2, [x20, #8]
  401e9c:	cmp	w2, w19
  401ea0:	b.gt	401e80 <ferror@plt+0x290>
  401ea4:	ldr	x21, [sp, #32]
  401ea8:	mov	x0, x20
  401eac:	ldp	x19, x20, [sp, #16]
  401eb0:	ldp	x29, x30, [sp], #48
  401eb4:	ret
  401eb8:	stp	x29, x30, [sp, #-32]!
  401ebc:	mov	x29, sp
  401ec0:	ldr	w2, [x1, #8]
  401ec4:	ldr	x1, [x1]
  401ec8:	str	x19, [sp, #16]
  401ecc:	mov	x19, x0
  401ed0:	cmp	x1, #0x0
  401ed4:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  401ed8:	b.eq	401ee0 <ferror@plt+0x2f0>  // b.none
  401edc:	bl	401d80 <ferror@plt+0x190>
  401ee0:	mov	x0, x19
  401ee4:	ldr	x19, [sp, #16]
  401ee8:	ldp	x29, x30, [sp], #32
  401eec:	ret
  401ef0:	stp	x29, x30, [sp, #-32]!
  401ef4:	add	w2, w2, #0x1
  401ef8:	cmp	x1, #0x0
  401efc:	mov	x29, sp
  401f00:	str	x19, [sp, #16]
  401f04:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  401f08:	mov	x19, x0
  401f0c:	b.eq	401f14 <ferror@plt+0x324>  // b.none
  401f10:	bl	401d80 <ferror@plt+0x190>
  401f14:	ldr	w1, [x19, #8]
  401f18:	mov	x0, x19
  401f1c:	sub	w1, w1, #0x1
  401f20:	str	w1, [x19, #8]
  401f24:	ldr	x19, [sp, #16]
  401f28:	ldp	x29, x30, [sp], #32
  401f2c:	ret
  401f30:	stp	x29, x30, [sp, #-32]!
  401f34:	mov	x29, sp
  401f38:	stp	x19, x20, [sp, #16]
  401f3c:	mov	x20, x1
  401f40:	mov	x19, x0
  401f44:	mov	x0, x1
  401f48:	bl	401790 <strlen@plt>
  401f4c:	adds	w2, w0, #0x1
  401f50:	b.eq	401f60 <ferror@plt+0x370>  // b.none
  401f54:	mov	x1, x20
  401f58:	mov	x0, x19
  401f5c:	bl	401d80 <ferror@plt+0x190>
  401f60:	ldr	w1, [x19, #8]
  401f64:	mov	x0, x19
  401f68:	sub	w1, w1, #0x1
  401f6c:	str	w1, [x19, #8]
  401f70:	ldp	x19, x20, [sp, #16]
  401f74:	ldp	x29, x30, [sp], #32
  401f78:	ret
  401f7c:	nop
  401f80:	stp	x29, x30, [sp, #-64]!
  401f84:	mov	x29, sp
  401f88:	stp	x19, x20, [sp, #16]
  401f8c:	stp	x21, x22, [sp, #32]
  401f90:	mov	x22, x2
  401f94:	mov	x21, x1
  401f98:	str	x23, [sp, #48]
  401f9c:	mov	x23, x0
  401fa0:	mov	x0, x1
  401fa4:	bl	401790 <strlen@plt>
  401fa8:	mov	x19, x0
  401fac:	mov	x0, x22
  401fb0:	bl	401790 <strlen@plt>
  401fb4:	add	x19, x19, x0
  401fb8:	add	x19, x19, #0x1
  401fbc:	mov	x0, x19
  401fc0:	bl	4018b0 <malloc@plt>
  401fc4:	mov	x20, x0
  401fc8:	cbz	x0, 402010 <ferror@plt+0x420>
  401fcc:	mov	x3, x22
  401fd0:	mov	x2, x21
  401fd4:	mov	x1, x19
  401fd8:	mov	x0, x20
  401fdc:	bl	401860 <snprintf@plt>
  401fe0:	mov	x1, x20
  401fe4:	mov	x0, x23
  401fe8:	bl	401f30 <ferror@plt+0x340>
  401fec:	mov	x19, x0
  401ff0:	mov	x0, x20
  401ff4:	bl	401a30 <free@plt>
  401ff8:	mov	x0, x19
  401ffc:	ldp	x19, x20, [sp, #16]
  402000:	ldp	x21, x22, [sp, #32]
  402004:	ldr	x23, [sp, #48]
  402008:	ldp	x29, x30, [sp], #64
  40200c:	ret
  402010:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  402014:	add	x1, x1, #0x330
  402018:	mov	w2, #0x5                   	// #5
  40201c:	bl	401ae0 <dcgettext@plt>
  402020:	bl	40d728 <ferror@plt+0xbb38>
  402024:	b	401fcc <ferror@plt+0x3dc>
  402028:	stp	x29, x30, [sp, #-64]!
  40202c:	adrp	x3, 461000 <stdin@@GLIBC_2.17+0x3320>
  402030:	mov	x29, sp
  402034:	ldr	w3, [x3, #3180]
  402038:	stp	x19, x20, [sp, #16]
  40203c:	mov	x20, x0
  402040:	cbz	w3, 402054 <ferror@plt+0x464>
  402044:	mov	x0, x20
  402048:	ldp	x19, x20, [sp, #16]
  40204c:	ldp	x29, x30, [sp], #64
  402050:	ret
  402054:	mov	x19, x1
  402058:	mov	x0, x1
  40205c:	stp	x21, x22, [sp, #32]
  402060:	mov	w21, w2
  402064:	str	x23, [sp, #48]
  402068:	bl	401790 <strlen@plt>
  40206c:	cmp	w21, #0x0
  402070:	mov	x22, x0
  402074:	cneg	w1, w21, lt  // lt = tstop
  402078:	scvtf	d0, w1
  40207c:	bl	401870 <log10@plt>
  402080:	frintp	d0, d0
  402084:	fmov	d1, #1.000000000000000000e+00
  402088:	fadd	d0, d0, d1
  40208c:	fcvtzu	x0, d0
  402090:	add	x22, x0, x22, lsl #1
  402094:	add	x22, x22, #0xa
  402098:	mov	x0, x22
  40209c:	bl	4018b0 <malloc@plt>
  4020a0:	mov	x23, x0
  4020a4:	cbz	x0, 402140 <ferror@plt+0x550>
  4020a8:	mov	w3, w21
  4020ac:	mov	x1, x22
  4020b0:	mov	x0, x23
  4020b4:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  4020b8:	add	x2, x2, #0x390
  4020bc:	bl	401860 <snprintf@plt>
  4020c0:	ldrb	w2, [x19]
  4020c4:	add	x4, x23, w0, sxtw
  4020c8:	cbnz	w2, 4020e4 <ferror@plt+0x4f4>
  4020cc:	b	402104 <ferror@plt+0x514>
  4020d0:	mov	x3, x4
  4020d4:	mov	x4, x1
  4020d8:	strb	w2, [x3]
  4020dc:	ldrb	w2, [x19, #1]!
  4020e0:	cbz	w2, 402104 <ferror@plt+0x514>
  4020e4:	add	x3, x4, #0x1
  4020e8:	cmp	w2, #0x5c
  4020ec:	mov	x1, x3
  4020f0:	b.ne	4020d0 <ferror@plt+0x4e0>  // b.any
  4020f4:	strb	w2, [x4], #2
  4020f8:	strb	w2, [x3]
  4020fc:	ldrb	w2, [x19, #1]!
  402100:	cbnz	w2, 4020e4 <ferror@plt+0x4f4>
  402104:	mov	x1, x23
  402108:	mov	w0, #0xa22                 	// #2594
  40210c:	strh	w0, [x4]
  402110:	mov	x0, x20
  402114:	strb	wzr, [x4, #2]
  402118:	bl	401f30 <ferror@plt+0x340>
  40211c:	mov	x20, x0
  402120:	mov	x0, x23
  402124:	bl	401a30 <free@plt>
  402128:	mov	x0, x20
  40212c:	ldp	x19, x20, [sp, #16]
  402130:	ldp	x21, x22, [sp, #32]
  402134:	ldr	x23, [sp, #48]
  402138:	ldp	x29, x30, [sp], #64
  40213c:	ret
  402140:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  402144:	add	x1, x1, #0x360
  402148:	mov	w2, #0x5                   	// #5
  40214c:	bl	401ae0 <dcgettext@plt>
  402150:	bl	40d728 <ferror@plt+0xbb38>
  402154:	b	4020a8 <ferror@plt+0x4b8>
  402158:	stp	x29, x30, [sp, #-48]!
  40215c:	mov	x29, sp
  402160:	stp	x19, x20, [sp, #16]
  402164:	mov	x19, x0
  402168:	adrp	x20, 436000 <ferror@plt+0x34410>
  40216c:	add	x20, x20, #0x698
  402170:	stp	x21, x22, [sp, #32]
  402174:	mov	x21, x2
  402178:	mov	x22, x1
  40217c:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  402180:	add	x1, x1, #0x3a0
  402184:	bl	401f30 <ferror@plt+0x340>
  402188:	mov	x1, x20
  40218c:	mov	x0, x19
  402190:	bl	401f30 <ferror@plt+0x340>
  402194:	mov	x1, x22
  402198:	mov	x0, x19
  40219c:	bl	401f30 <ferror@plt+0x340>
  4021a0:	mov	x1, x20
  4021a4:	mov	x0, x19
  4021a8:	bl	401f30 <ferror@plt+0x340>
  4021ac:	mov	x1, x21
  4021b0:	mov	x0, x19
  4021b4:	bl	401f30 <ferror@plt+0x340>
  4021b8:	mov	x0, x19
  4021bc:	adrp	x1, 423000 <ferror@plt+0x21410>
  4021c0:	add	x1, x1, #0xc78
  4021c4:	bl	401f30 <ferror@plt+0x340>
  4021c8:	mov	x0, x19
  4021cc:	ldp	x19, x20, [sp, #16]
  4021d0:	ldp	x21, x22, [sp, #32]
  4021d4:	ldp	x29, x30, [sp], #48
  4021d8:	ret
  4021dc:	nop
  4021e0:	stp	x29, x30, [sp, #-64]!
  4021e4:	mov	x29, sp
  4021e8:	stp	x19, x20, [sp, #16]
  4021ec:	stp	x21, x22, [sp, #32]
  4021f0:	mov	x21, x0
  4021f4:	mov	x22, x1
  4021f8:	cbz	x2, 402270 <ferror@plt+0x680>
  4021fc:	mov	x20, x2
  402200:	mov	x0, x2
  402204:	bl	401790 <strlen@plt>
  402208:	mov	x19, x0
  40220c:	mov	x0, x22
  402210:	bl	401790 <strlen@plt>
  402214:	add	x19, x0, x19
  402218:	add	x19, x19, #0x27
  40221c:	mov	x0, x19
  402220:	bl	4018b0 <malloc@plt>
  402224:	str	x0, [sp, #56]
  402228:	mov	x2, x0
  40222c:	cbz	x0, 402280 <ferror@plt+0x690>
  402230:	mov	x4, x20
  402234:	mov	x3, x22
  402238:	mov	x1, x19
  40223c:	mov	x0, x2
  402240:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  402244:	add	x2, x2, #0x3d8
  402248:	bl	401860 <snprintf@plt>
  40224c:	add	x1, sp, #0x38
  402250:	mov	x0, x21
  402254:	mov	w2, #0x1                   	// #1
  402258:	bl	401d80 <ferror@plt+0x190>
  40225c:	mov	x0, x21
  402260:	ldp	x19, x20, [sp, #16]
  402264:	ldp	x21, x22, [sp, #32]
  402268:	ldp	x29, x30, [sp], #64
  40226c:	ret
  402270:	adrp	x20, 41d000 <ferror@plt+0x1b410>
  402274:	mov	x19, #0x0                   	// #0
  402278:	add	x20, x20, #0xd48
  40227c:	b	40220c <ferror@plt+0x61c>
  402280:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  402284:	add	x1, x1, #0x3b0
  402288:	mov	w2, #0x5                   	// #5
  40228c:	bl	401ae0 <dcgettext@plt>
  402290:	bl	40d728 <ferror@plt+0xbb38>
  402294:	ldr	x2, [sp, #56]
  402298:	b	402230 <ferror@plt+0x640>
  40229c:	nop
  4022a0:	stp	x29, x30, [sp, #-64]!
  4022a4:	mov	x29, sp
  4022a8:	stp	x19, x20, [sp, #16]
  4022ac:	mov	x19, x0
  4022b0:	mov	x0, x1
  4022b4:	str	x21, [sp, #32]
  4022b8:	mov	x21, x1
  4022bc:	bl	401790 <strlen@plt>
  4022c0:	add	x20, x0, #0x1d
  4022c4:	mov	x0, x20
  4022c8:	bl	4018b0 <malloc@plt>
  4022cc:	str	x0, [sp, #56]
  4022d0:	mov	x2, x0
  4022d4:	cbz	x0, 402314 <ferror@plt+0x724>
  4022d8:	mov	x3, x21
  4022dc:	mov	x1, x20
  4022e0:	mov	x0, x2
  4022e4:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  4022e8:	add	x2, x2, #0x430
  4022ec:	bl	401860 <snprintf@plt>
  4022f0:	add	x1, sp, #0x38
  4022f4:	mov	x0, x19
  4022f8:	mov	w2, #0x1                   	// #1
  4022fc:	bl	401d80 <ferror@plt+0x190>
  402300:	mov	x0, x19
  402304:	ldp	x19, x20, [sp, #16]
  402308:	ldr	x21, [sp, #32]
  40230c:	ldp	x29, x30, [sp], #64
  402310:	ret
  402314:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  402318:	add	x1, x1, #0x400
  40231c:	mov	w2, #0x5                   	// #5
  402320:	bl	401ae0 <dcgettext@plt>
  402324:	bl	40d728 <ferror@plt+0xbb38>
  402328:	ldr	x2, [sp, #56]
  40232c:	b	4022d8 <ferror@plt+0x6e8>
  402330:	str	xzr, [x0]
  402334:	str	wzr, [x0, #8]
  402338:	str	x1, [x0, #16]
  40233c:	str	wzr, [x0, #24]
  402340:	ret
  402344:	nop
  402348:	cbz	x0, 402374 <ferror@plt+0x784>
  40234c:	stp	x29, x30, [sp, #-32]!
  402350:	mov	x29, sp
  402354:	str	x19, [sp, #16]
  402358:	mov	x19, x0
  40235c:	ldr	x0, [x0]
  402360:	bl	401a30 <free@plt>
  402364:	str	xzr, [x19]
  402368:	ldr	x19, [sp, #16]
  40236c:	ldp	x29, x30, [sp], #32
  402370:	ret
  402374:	ret
  402378:	stp	x29, x30, [sp, #-32]!
  40237c:	cmp	x1, #0x0
  402380:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402384:	mov	x29, sp
  402388:	str	x19, [sp, #16]
  40238c:	mov	x19, x0
  402390:	b.eq	402398 <ferror@plt+0x7a8>  // b.none
  402394:	bl	401d80 <ferror@plt+0x190>
  402398:	mov	x0, x19
  40239c:	ldr	x19, [sp, #16]
  4023a0:	ldp	x29, x30, [sp], #32
  4023a4:	ret
  4023a8:	adrp	x3, 463000 <stdin@@GLIBC_2.17+0x5320>
  4023ac:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4023b0:	sxtw	x0, w0
  4023b4:	ldr	x3, [x3, #632]
  4023b8:	ldr	x2, [x2, #2488]
  4023bc:	ldr	w3, [x3, x0, lsl #2]
  4023c0:	ldr	w2, [x2, x0, lsl #2]
  4023c4:	cmp	w3, #0x0
  4023c8:	b.le	402420 <ferror@plt+0x830>
  4023cc:	adrp	x6, 461000 <stdin@@GLIBC_2.17+0x3320>
  4023d0:	sxtw	x5, w2
  4023d4:	sub	w4, w3, #0x1
  4023d8:	ldr	x2, [x6, #3096]
  4023dc:	add	x4, x4, x5
  4023e0:	add	x3, x2, #0x1
  4023e4:	add	x2, x2, x5
  4023e8:	add	x4, x4, x3
  4023ec:	b	4023f8 <ferror@plt+0x808>
  4023f0:	cmp	x2, x4
  4023f4:	b.eq	402420 <ferror@plt+0x830>  // b.none
  4023f8:	ldrb	w3, [x2]
  4023fc:	add	x2, x2, #0x1
  402400:	cmp	w3, w1
  402404:	b.ne	4023f0 <ferror@plt+0x800>  // b.any
  402408:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40240c:	ldr	x1, [x1, #2720]
  402410:	ldr	w0, [x1, x0, lsl #2]
  402414:	cmp	w0, #0x0
  402418:	cset	w0, eq  // eq = none
  40241c:	ret
  402420:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  402424:	ldr	x1, [x1, #2720]
  402428:	ldr	w0, [x1, x0, lsl #2]
  40242c:	cmp	w0, #0x0
  402430:	cset	w0, ne  // ne = any
  402434:	ret
  402438:	stp	x29, x30, [sp, #-64]!
  40243c:	mov	x29, sp
  402440:	stp	x23, x24, [sp, #48]
  402444:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x5320>
  402448:	adrp	x24, 461000 <stdin@@GLIBC_2.17+0x3320>
  40244c:	stp	x19, x20, [sp, #16]
  402450:	mov	w20, w0
  402454:	mov	w19, w1
  402458:	mov	w0, w1
  40245c:	stp	x21, x22, [sp, #32]
  402460:	bl	40e220 <ferror@plt+0xc630>
  402464:	ldr	x0, [x23, #632]
  402468:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40246c:	sxtw	x2, w20
  402470:	sbfiz	x22, x20, #2, #32
  402474:	ldr	x3, [x1, #2488]
  402478:	add	x1, x0, x22
  40247c:	ldr	w21, [x0, x2, lsl #2]
  402480:	ldr	w5, [x3, x2, lsl #2]
  402484:	cmp	w21, #0x0
  402488:	b.le	4024d8 <ferror@plt+0x8e8>
  40248c:	ldr	x0, [x24, #3096]
  402490:	sxtw	x2, w5
  402494:	sub	w4, w21, #0x1
  402498:	add	x4, x4, x2
  40249c:	add	x3, x0, #0x1
  4024a0:	add	x2, x0, x2
  4024a4:	add	x4, x4, x3
  4024a8:	b	4024b4 <ferror@plt+0x8c4>
  4024ac:	cmp	x4, x2
  4024b0:	b.eq	4024e0 <ferror@plt+0x8f0>  // b.none
  4024b4:	ldrb	w3, [x2]
  4024b8:	add	x2, x2, #0x1
  4024bc:	cmp	w3, w19
  4024c0:	b.ne	4024ac <ferror@plt+0x8bc>  // b.any
  4024c4:	ldp	x19, x20, [sp, #16]
  4024c8:	ldp	x21, x22, [sp, #32]
  4024cc:	ldp	x23, x24, [sp, #48]
  4024d0:	ldp	x29, x30, [sp], #64
  4024d4:	ret
  4024d8:	ldr	x0, [x24, #3096]
  4024dc:	nop
  4024e0:	adrp	x2, 455000 <ferror@plt+0x53410>
  4024e4:	ldr	w2, [x2, #728]
  4024e8:	cmp	w2, w19
  4024ec:	b.eq	402524 <ferror@plt+0x934>  // b.none
  4024f0:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4024f4:	add	w20, w21, w5
  4024f8:	ldr	w2, [x3, #420]
  4024fc:	cmp	w2, w20
  402500:	b.le	402548 <ferror@plt+0x958>
  402504:	add	w2, w21, #0x1
  402508:	str	w2, [x1]
  40250c:	strb	w19, [x0, w20, sxtw]
  402510:	ldp	x19, x20, [sp, #16]
  402514:	ldp	x21, x22, [sp, #32]
  402518:	ldp	x23, x24, [sp, #48]
  40251c:	ldp	x29, x30, [sp], #64
  402520:	ret
  402524:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  402528:	mov	w3, #0x1                   	// #1
  40252c:	ldr	x2, [x2, #656]
  402530:	strb	w3, [x2, w20, sxtw]
  402534:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  402538:	add	w20, w21, w5
  40253c:	ldr	w2, [x3, #420]
  402540:	cmp	w2, w20
  402544:	b.gt	402504 <ferror@plt+0x914>
  402548:	adrp	x4, 464000 <stdin@@GLIBC_2.17+0x6320>
  40254c:	add	w1, w2, #0xfa
  402550:	str	w1, [x3, #420]
  402554:	mov	x2, #0x1                   	// #1
  402558:	ldr	w3, [x4, #4000]
  40255c:	add	w3, w3, #0x1
  402560:	str	w3, [x4, #4000]
  402564:	bl	40e2c8 <ferror@plt+0xc6d8>
  402568:	str	x0, [x24, #3096]
  40256c:	ldr	x1, [x23, #632]
  402570:	add	w2, w21, #0x1
  402574:	add	x1, x1, x22
  402578:	str	w2, [x1]
  40257c:	strb	w19, [x0, w20, sxtw]
  402580:	b	402510 <ferror@plt+0x920>
  402584:	nop
  402588:	stp	x29, x30, [sp, #-64]!
  40258c:	mov	x29, sp
  402590:	stp	x19, x20, [sp, #16]
  402594:	adrp	x19, 461000 <stdin@@GLIBC_2.17+0x3320>
  402598:	adrp	x20, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40259c:	ldr	w2, [x19, #3108]
  4025a0:	ldr	w1, [x20, #2560]
  4025a4:	add	w2, w2, #0x1
  4025a8:	str	w2, [x19, #3108]
  4025ac:	stp	x21, x22, [sp, #32]
  4025b0:	cmp	w2, w1
  4025b4:	stp	x23, x24, [sp, #48]
  4025b8:	adrp	x23, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4025bc:	ldr	x3, [x23, #2488]
  4025c0:	b.ge	402638 <ferror@plt+0xa48>  // b.tcont
  4025c4:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4025c8:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x5320>
  4025cc:	adrp	x21, 461000 <stdin@@GLIBC_2.17+0x3320>
  4025d0:	ldr	x1, [x0, #656]
  4025d4:	cmp	w2, #0x1
  4025d8:	sxtw	x5, w2
  4025dc:	sbfiz	x2, x2, #2, #32
  4025e0:	ldr	x0, [x22, #632]
  4025e4:	b.eq	402630 <ferror@plt+0xa40>  // b.none
  4025e8:	sub	x2, x2, #0x4
  4025ec:	ldr	w4, [x3, x2]
  4025f0:	ldr	w2, [x0, x2]
  4025f4:	add	w2, w4, w2
  4025f8:	str	w2, [x3, x5, lsl #2]
  4025fc:	ldrsw	x2, [x19, #3108]
  402600:	lsl	x2, x2, #2
  402604:	str	wzr, [x0, x2]
  402608:	ldr	x0, [x21, #2720]
  40260c:	ldrsw	x2, [x19, #3108]
  402610:	ldp	x21, x22, [sp, #32]
  402614:	ldp	x23, x24, [sp, #48]
  402618:	str	wzr, [x0, x2, lsl #2]
  40261c:	ldr	w0, [x19, #3108]
  402620:	ldp	x19, x20, [sp, #16]
  402624:	strb	wzr, [x1, w0, sxtw]
  402628:	ldp	x29, x30, [sp], #64
  40262c:	ret
  402630:	str	wzr, [x3, #4]
  402634:	b	402604 <ferror@plt+0xa14>
  402638:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x6320>
  40263c:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x5320>
  402640:	add	w1, w1, #0x64
  402644:	mov	x0, x3
  402648:	ldr	w4, [x5, #4000]
  40264c:	mov	x2, #0x4                   	// #4
  402650:	str	w1, [x20, #2560]
  402654:	adrp	x21, 461000 <stdin@@GLIBC_2.17+0x3320>
  402658:	add	w4, w4, #0x1
  40265c:	str	w4, [x5, #4000]
  402660:	adrp	x24, 464000 <stdin@@GLIBC_2.17+0x6320>
  402664:	bl	40e2c8 <ferror@plt+0xc6d8>
  402668:	mov	x2, x0
  40266c:	ldr	w1, [x20, #2560]
  402670:	ldr	x0, [x22, #632]
  402674:	str	x2, [x23, #2488]
  402678:	mov	x2, #0x4                   	// #4
  40267c:	bl	40e2c8 <ferror@plt+0xc6d8>
  402680:	mov	x3, x0
  402684:	ldr	w1, [x20, #2560]
  402688:	mov	x2, #0x4                   	// #4
  40268c:	ldr	x0, [x21, #2720]
  402690:	str	x3, [x22, #632]
  402694:	bl	40e2c8 <ferror@plt+0xc6d8>
  402698:	mov	x3, x0
  40269c:	ldr	w1, [x20, #2560]
  4026a0:	mov	x2, #0x1                   	// #1
  4026a4:	ldr	x0, [x24, #656]
  4026a8:	str	x3, [x21, #2720]
  4026ac:	bl	40e2c8 <ferror@plt+0xc6d8>
  4026b0:	mov	x1, x0
  4026b4:	ldr	x3, [x23, #2488]
  4026b8:	str	x0, [x24, #656]
  4026bc:	ldr	w2, [x19, #3108]
  4026c0:	b	4025d4 <ferror@plt+0x9e4>
  4026c4:	nop
  4026c8:	stp	x29, x30, [sp, #-64]!
  4026cc:	mov	x29, sp
  4026d0:	stp	x19, x20, [sp, #16]
  4026d4:	adrp	x20, 461000 <stdin@@GLIBC_2.17+0x3320>
  4026d8:	stp	x21, x22, [sp, #32]
  4026dc:	mov	w21, w0
  4026e0:	mov	w22, w1
  4026e4:	str	x23, [sp, #48]
  4026e8:	bl	402588 <ferror@plt+0x998>
  4026ec:	mov	w23, w0
  4026f0:	ldr	w0, [x20, #3088]
  4026f4:	cmp	w0, #0x0
  4026f8:	b.le	402760 <ferror@plt+0xb70>
  4026fc:	add	x20, x20, #0xc10
  402700:	mov	w19, #0x0                   	// #0
  402704:	b	402718 <ferror@plt+0xb28>
  402708:	ldr	w2, [x20]
  40270c:	add	w19, w19, #0x1
  402710:	cmp	w2, w19
  402714:	b.le	402760 <ferror@plt+0xb70>
  402718:	mov	w1, w19
  40271c:	mov	w0, w21
  402720:	bl	4023a8 <ferror@plt+0x7b8>
  402724:	mov	w2, w0
  402728:	mov	w1, w19
  40272c:	mov	w0, w22
  402730:	tst	w2, #0xff
  402734:	b.eq	402708 <ferror@plt+0xb18>  // b.none
  402738:	bl	4023a8 <ferror@plt+0x7b8>
  40273c:	tst	w0, #0xff
  402740:	b.ne	402708 <ferror@plt+0xb18>  // b.any
  402744:	mov	w1, w19
  402748:	mov	w0, w23
  40274c:	bl	402438 <ferror@plt+0x848>
  402750:	add	w19, w19, #0x1
  402754:	ldr	w2, [x20]
  402758:	cmp	w2, w19
  40275c:	b.gt	402718 <ferror@plt+0xb28>
  402760:	mov	w0, w23
  402764:	ldp	x19, x20, [sp, #16]
  402768:	ldp	x21, x22, [sp, #32]
  40276c:	ldr	x23, [sp, #48]
  402770:	ldp	x29, x30, [sp], #64
  402774:	ret
  402778:	stp	x29, x30, [sp, #-80]!
  40277c:	mov	x29, sp
  402780:	stp	x19, x20, [sp, #16]
  402784:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x5320>
  402788:	mov	w19, w0
  40278c:	stp	x21, x22, [sp, #32]
  402790:	stp	x23, x24, [sp, #48]
  402794:	mov	w24, w1
  402798:	bl	402588 <ferror@plt+0x998>
  40279c:	ldr	x1, [x20, #632]
  4027a0:	mov	w23, w0
  4027a4:	ldr	w0, [x1, w19, sxtw #2]
  4027a8:	cmp	w0, #0x0
  4027ac:	b.le	402804 <ferror@plt+0xc14>
  4027b0:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4027b4:	adrp	x21, 461000 <stdin@@GLIBC_2.17+0x3320>
  4027b8:	add	x20, x20, #0x278
  4027bc:	add	x22, x22, #0x9b8
  4027c0:	add	x21, x21, #0xc18
  4027c4:	str	x25, [sp, #64]
  4027c8:	sbfiz	x25, x19, #2, #32
  4027cc:	mov	w19, #0x0                   	// #0
  4027d0:	ldr	x2, [x22]
  4027d4:	mov	w0, w23
  4027d8:	ldr	x1, [x21]
  4027dc:	ldr	w2, [x2, x25]
  4027e0:	add	w2, w19, w2
  4027e4:	add	w19, w19, #0x1
  4027e8:	ldrb	w1, [x1, w2, sxtw]
  4027ec:	bl	402438 <ferror@plt+0x848>
  4027f0:	ldr	x1, [x20]
  4027f4:	ldr	w0, [x1, x25]
  4027f8:	cmp	w0, w19
  4027fc:	b.gt	4027d0 <ferror@plt+0xbe0>
  402800:	ldr	x25, [sp, #64]
  402804:	ldr	w0, [x1, w24, sxtw #2]
  402808:	sbfiz	x24, x24, #2, #32
  40280c:	cmp	w0, #0x0
  402810:	b.le	402860 <ferror@plt+0xc70>
  402814:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x1320>
  402818:	adrp	x21, 461000 <stdin@@GLIBC_2.17+0x3320>
  40281c:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x5320>
  402820:	add	x22, x22, #0x9b8
  402824:	add	x21, x21, #0xc18
  402828:	add	x20, x20, #0x278
  40282c:	mov	w19, #0x0                   	// #0
  402830:	ldr	x1, [x22]
  402834:	mov	w0, w23
  402838:	ldr	x2, [x21]
  40283c:	ldr	w1, [x1, x24]
  402840:	add	w1, w19, w1
  402844:	add	w19, w19, #0x1
  402848:	ldrb	w1, [x2, w1, sxtw]
  40284c:	bl	402438 <ferror@plt+0x848>
  402850:	ldr	x0, [x20]
  402854:	ldr	w0, [x0, x24]
  402858:	cmp	w0, w19
  40285c:	b.gt	402830 <ferror@plt+0xc40>
  402860:	mov	w0, w23
  402864:	ldp	x19, x20, [sp, #16]
  402868:	ldp	x21, x22, [sp, #32]
  40286c:	ldp	x23, x24, [sp, #48]
  402870:	ldp	x29, x30, [sp], #80
  402874:	ret
  402878:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  40287c:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  402880:	mov	w4, #0x1                   	// #1
  402884:	ldr	x2, [x2, #656]
  402888:	ldr	x3, [x1, #2720]
  40288c:	ldrb	w1, [x2, w0, sxtw]
  402890:	str	w4, [x3, w0, sxtw #2]
  402894:	eor	w1, w1, w4
  402898:	strb	w1, [x2, w0, sxtw]
  40289c:	ret
  4028a0:	stp	x29, x30, [sp, #-80]!
  4028a4:	mov	x29, sp
  4028a8:	stp	x19, x20, [sp, #16]
  4028ac:	adrp	x20, 461000 <stdin@@GLIBC_2.17+0x3320>
  4028b0:	stp	x23, x24, [sp, #48]
  4028b4:	mov	x23, x1
  4028b8:	mov	x1, x0
  4028bc:	str	x25, [sp, #64]
  4028c0:	mov	x25, x0
  4028c4:	mov	w0, #0x5b                  	// #91
  4028c8:	bl	401800 <putc@plt>
  4028cc:	ldr	w0, [x20, #3088]
  4028d0:	cmp	w0, #0x0
  4028d4:	b.le	402984 <ferror@plt+0xd94>
  4028d8:	add	x20, x20, #0xc10
  4028dc:	sub	x24, x23, #0x4
  4028e0:	mov	w19, #0x0                   	// #0
  4028e4:	stp	x21, x22, [sp, #32]
  4028e8:	adrp	x21, 41d000 <ferror@plt+0x1b410>
  4028ec:	add	x21, x21, #0x450
  4028f0:	b	402904 <ferror@plt+0xd14>
  4028f4:	ldr	w2, [x20]
  4028f8:	add	w19, w19, #0x1
  4028fc:	cmp	w2, w19
  402900:	b.le	402980 <ferror@plt+0xd90>
  402904:	ldr	w2, [x23, w19, sxtw #2]
  402908:	cbz	w2, 4028f4 <ferror@plt+0xd04>
  40290c:	mov	x1, x25
  402910:	mov	w0, #0x20                  	// #32
  402914:	bl	401800 <putc@plt>
  402918:	mov	w0, w19
  40291c:	bl	40e150 <ferror@plt+0xc560>
  402920:	mov	x1, x25
  402924:	bl	4017a0 <fputs@plt>
  402928:	add	w2, w19, #0x1
  40292c:	ldr	w4, [x20]
  402930:	sxtw	x2, w2
  402934:	b	402940 <ferror@plt+0xd50>
  402938:	ldr	w3, [x24, x2, lsl #2]
  40293c:	cbz	w3, 402954 <ferror@plt+0xd64>
  402940:	cmp	w4, w2
  402944:	sub	w0, w2, #0x1
  402948:	mov	w22, w2
  40294c:	add	x2, x2, #0x1
  402950:	b.gt	402938 <ferror@plt+0xd48>
  402954:	cmp	w19, w0
  402958:	b.lt	4029a0 <ferror@plt+0xdb0>  // b.tstop
  40295c:	mov	x1, x25
  402960:	mov	w0, #0x20                  	// #32
  402964:	bl	401800 <putc@plt>
  402968:	mov	w19, w22
  40296c:	ldr	w2, [x20]
  402970:	add	w19, w19, #0x1
  402974:	cmp	w2, w19
  402978:	b.gt	402904 <ferror@plt+0xd14>
  40297c:	nop
  402980:	ldp	x21, x22, [sp, #32]
  402984:	mov	x1, x25
  402988:	ldp	x19, x20, [sp, #16]
  40298c:	mov	w0, #0x5d                  	// #93
  402990:	ldp	x23, x24, [sp, #48]
  402994:	ldr	x25, [sp, #64]
  402998:	ldp	x29, x30, [sp], #80
  40299c:	b	401800 <putc@plt>
  4029a0:	bl	40e150 <ferror@plt+0xc560>
  4029a4:	mov	x2, x0
  4029a8:	mov	x1, x21
  4029ac:	mov	x0, x25
  4029b0:	bl	401bc0 <fprintf@plt>
  4029b4:	b	40295c <ferror@plt+0xd6c>
  4029b8:	stp	x29, x30, [sp, #-32]!
  4029bc:	mov	x29, sp
  4029c0:	stp	x19, x20, [sp, #16]
  4029c4:	sxtw	x20, w0
  4029c8:	bl	401a00 <__ctype_b_loc@plt>
  4029cc:	ldr	x0, [x0]
  4029d0:	ldrh	w1, [x0, w20, sxtw #1]
  4029d4:	tbz	w1, #8, 402a00 <ferror@plt+0xe10>
  4029d8:	add	w1, w20, #0x80
  4029dc:	mov	w0, w20
  4029e0:	cmp	w1, #0x17f
  4029e4:	b.hi	4029f4 <ferror@plt+0xe04>  // b.pmore
  4029e8:	bl	401850 <__ctype_tolower_loc@plt>
  4029ec:	ldr	x0, [x0]
  4029f0:	ldr	w0, [x0, x20, lsl #2]
  4029f4:	ldp	x19, x20, [sp, #16]
  4029f8:	ldp	x29, x30, [sp], #32
  4029fc:	ret
  402a00:	mov	w0, w20
  402a04:	tbz	w1, #9, 4029f4 <ferror@plt+0xe04>
  402a08:	add	w1, w20, #0x80
  402a0c:	cmp	w1, #0x17f
  402a10:	b.hi	4029f4 <ferror@plt+0xe04>  // b.pmore
  402a14:	bl	401960 <__ctype_toupper_loc@plt>
  402a18:	ldr	x0, [x0]
  402a1c:	ldr	w0, [x0, x20, lsl #2]
  402a20:	b	4029f4 <ferror@plt+0xe04>
  402a24:	nop
  402a28:	cmp	w0, w1
  402a2c:	b.gt	402aac <ferror@plt+0xebc>
  402a30:	stp	x29, x30, [sp, #-48]!
  402a34:	mov	x29, sp
  402a38:	stp	x21, x22, [sp, #32]
  402a3c:	mov	w22, w0
  402a40:	stp	x19, x20, [sp, #16]
  402a44:	mov	w20, w1
  402a48:	bl	401a00 <__ctype_b_loc@plt>
  402a4c:	ldr	x21, [x0]
  402a50:	sxtw	x19, w22
  402a54:	nop
  402a58:	ldrh	w2, [x21, x19, lsl #1]
  402a5c:	mov	w0, w19
  402a60:	add	x19, x19, #0x1
  402a64:	tst	w2, #0x300
  402a68:	b.eq	402a7c <ferror@plt+0xe8c>  // b.none
  402a6c:	bl	4029b8 <ferror@plt+0xdc8>
  402a70:	cmp	w22, w0
  402a74:	ccmp	w20, w0, #0x1, le
  402a78:	b.lt	402a98 <ferror@plt+0xea8>  // b.tstop
  402a7c:	cmp	w20, w19
  402a80:	b.ge	402a58 <ferror@plt+0xe68>  // b.tcont
  402a84:	mov	w0, #0x1                   	// #1
  402a88:	ldp	x19, x20, [sp, #16]
  402a8c:	ldp	x21, x22, [sp, #32]
  402a90:	ldp	x29, x30, [sp], #48
  402a94:	ret
  402a98:	mov	w0, #0x0                   	// #0
  402a9c:	ldp	x19, x20, [sp, #16]
  402aa0:	ldp	x21, x22, [sp, #32]
  402aa4:	ldp	x29, x30, [sp], #48
  402aa8:	ret
  402aac:	mov	w0, #0x1                   	// #1
  402ab0:	ret
  402ab4:	nop
  402ab8:	stp	x29, x30, [sp, #-32]!
  402abc:	mov	x29, sp
  402ac0:	str	x19, [sp, #16]
  402ac4:	mov	w19, w0
  402ac8:	bl	401a00 <__ctype_b_loc@plt>
  402acc:	ldr	x0, [x0]
  402ad0:	ldrh	w0, [x0, w19, sxtw #1]
  402ad4:	ldr	x19, [sp, #16]
  402ad8:	tst	w0, #0x300
  402adc:	cset	w0, ne  // ne = any
  402ae0:	ldp	x29, x30, [sp], #32
  402ae4:	ret
  402ae8:	cmp	w1, #0x0
  402aec:	b.le	402be4 <ferror@plt+0xff4>
  402af0:	adrp	x7, 45f000 <stdin@@GLIBC_2.17+0x1320>
  402af4:	adrp	x6, 462000 <stdin@@GLIBC_2.17+0x4320>
  402af8:	adrp	x5, 45f000 <stdin@@GLIBC_2.17+0x1320>
  402afc:	mov	x4, #0x1                   	// #1
  402b00:	ldr	x7, [x7, #2536]
  402b04:	ldr	x9, [x6, #1392]
  402b08:	ldr	x8, [x5, #2840]
  402b0c:	nop
  402b10:	ldrsw	x6, [x0, x4, lsl #2]
  402b14:	ldr	w5, [x7, x6, lsl #2]
  402b18:	cmp	w5, #0x1
  402b1c:	b.eq	402bc8 <ferror@plt+0xfd8>  // b.none
  402b20:	stp	x29, x30, [sp, #-32]!
  402b24:	mov	x29, sp
  402b28:	ldrsw	x6, [x9, x6, lsl #2]
  402b2c:	str	x19, [sp, #16]
  402b30:	lsl	x19, x6, #2
  402b34:	ldr	w6, [x8, x6, lsl #2]
  402b38:	cmp	w6, #0x1
  402b3c:	ccmp	w5, #0x2, #0x0, eq  // eq = none
  402b40:	b.eq	402b78 <ferror@plt+0xf88>  // b.none
  402b44:	add	x4, x4, #0x1
  402b48:	cmp	w1, w4
  402b4c:	b.lt	402bd8 <ferror@plt+0xfe8>  // b.tstop
  402b50:	ldrsw	x6, [x0, x4, lsl #2]
  402b54:	ldr	w5, [x7, x6, lsl #2]
  402b58:	cmp	w5, #0x1
  402b5c:	b.eq	402b44 <ferror@plt+0xf54>  // b.none
  402b60:	ldrsw	x6, [x9, x6, lsl #2]
  402b64:	lsl	x19, x6, #2
  402b68:	ldr	w6, [x8, x6, lsl #2]
  402b6c:	cmp	w6, #0x1
  402b70:	ccmp	w5, #0x2, #0x0, eq  // eq = none
  402b74:	b.ne	402b44 <ferror@plt+0xf54>  // b.any
  402b78:	cmp	w3, #0x0
  402b7c:	b.le	402b44 <ferror@plt+0xf54>
  402b80:	mov	x5, #0x1                   	// #1
  402b84:	b	402b90 <ferror@plt+0xfa0>
  402b88:	cmp	w3, w5
  402b8c:	b.lt	402b44 <ferror@plt+0xf54>  // b.tstop
  402b90:	ldr	w6, [x2, x5, lsl #2]
  402b94:	add	x5, x5, #0x1
  402b98:	tbz	w6, #14, 402b88 <ferror@plt+0xf98>
  402b9c:	mov	w2, #0x5                   	// #5
  402ba0:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  402ba4:	mov	x0, #0x0                   	// #0
  402ba8:	add	x1, x1, #0x458
  402bac:	bl	401ae0 <dcgettext@plt>
  402bb0:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  402bb4:	ldr	x1, [x1, #688]
  402bb8:	ldr	w1, [x1, x19]
  402bbc:	ldr	x19, [sp, #16]
  402bc0:	ldp	x29, x30, [sp], #32
  402bc4:	b	412208 <ferror@plt+0x10618>
  402bc8:	add	x4, x4, #0x1
  402bcc:	cmp	w1, w4
  402bd0:	b.ge	402b10 <ferror@plt+0xf20>  // b.tcont
  402bd4:	ret
  402bd8:	ldr	x19, [sp, #16]
  402bdc:	ldp	x29, x30, [sp], #32
  402be0:	ret
  402be4:	ret
  402be8:	stp	x29, x30, [sp, #-480]!
  402bec:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  402bf0:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  402bf4:	mov	x29, sp
  402bf8:	ldr	x3, [x3, #2472]
  402bfc:	sxtw	x1, w1
  402c00:	ldr	x2, [x2, #3984]
  402c04:	stp	x19, x20, [sp, #16]
  402c08:	ldr	w6, [x3, x1, lsl #2]
  402c0c:	mov	x20, x0
  402c10:	cmp	w6, #0x0
  402c14:	ldr	x7, [x2, x1, lsl #3]
  402c18:	b.le	402d64 <ferror@plt+0x1174>
  402c1c:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  402c20:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  402c24:	stp	x21, x22, [sp, #32]
  402c28:	add	x21, sp, #0x48
  402c2c:	add	x10, x21, #0x4
  402c30:	ldr	x9, [x1, #688]
  402c34:	mov	x5, #0x1                   	// #1
  402c38:	ldr	x8, [x0, #1392]
  402c3c:	mov	w22, #0x0                   	// #0
  402c40:	str	x23, [sp, #48]
  402c44:	nop
  402c48:	ldrsw	x0, [x7, x5, lsl #2]
  402c4c:	ldrsw	x0, [x8, x0, lsl #2]
  402c50:	ldr	w4, [x9, x0, lsl #2]
  402c54:	cbz	w22, 402d4c <ferror@plt+0x115c>
  402c58:	sub	w3, w22, #0x1
  402c5c:	mov	x1, x21
  402c60:	add	x3, x10, w3, uxtw #2
  402c64:	b	402c70 <ferror@plt+0x1080>
  402c68:	cmp	x3, x1
  402c6c:	b.eq	402d44 <ferror@plt+0x1154>  // b.none
  402c70:	ldr	w2, [x1, #4]
  402c74:	add	x1, x1, #0x4
  402c78:	cmp	w2, w4
  402c7c:	b.ne	402c68 <ferror@plt+0x1078>  // b.any
  402c80:	add	x5, x5, #0x1
  402c84:	cmp	w6, w5
  402c88:	b.ge	402c48 <ferror@plt+0x1058>  // b.tcont
  402c8c:	adrp	x3, 40d000 <ferror@plt+0xb410>
  402c90:	add	x3, x3, #0x648
  402c94:	sxtw	x1, w22
  402c98:	mov	x2, #0x4                   	// #4
  402c9c:	add	x0, x21, x2
  402ca0:	bl	401830 <qsort@plt>
  402ca4:	mov	w2, #0x5                   	// #5
  402ca8:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  402cac:	mov	x0, #0x0                   	// #0
  402cb0:	add	x1, x1, #0x480
  402cb4:	bl	401ae0 <dcgettext@plt>
  402cb8:	adrp	x23, 41d000 <ferror@plt+0x1b410>
  402cbc:	mov	x1, x0
  402cc0:	add	w22, w22, #0x1
  402cc4:	mov	x0, x20
  402cc8:	add	x23, x23, #0x478
  402ccc:	mov	w19, #0x1                   	// #1
  402cd0:	bl	401bc0 <fprintf@plt>
  402cd4:	b	402cf0 <ferror@plt+0x1100>
  402cd8:	ldr	w2, [x21, #4]!
  402cdc:	mov	x1, x23
  402ce0:	mov	x0, x20
  402ce4:	bl	401bc0 <fprintf@plt>
  402ce8:	cmp	w19, w22
  402cec:	b.eq	402d24 <ferror@plt+0x1134>  // b.none
  402cf0:	and	w1, w19, #0x7
  402cf4:	add	w19, w19, #0x1
  402cf8:	cmp	w1, #0x1
  402cfc:	b.ne	402cd8 <ferror@plt+0x10e8>  // b.any
  402d00:	mov	x1, x20
  402d04:	mov	w0, #0xa                   	// #10
  402d08:	bl	401800 <putc@plt>
  402d0c:	ldr	w2, [x21, #4]!
  402d10:	mov	x1, x23
  402d14:	mov	x0, x20
  402d18:	bl	401bc0 <fprintf@plt>
  402d1c:	cmp	w19, w22
  402d20:	b.ne	402cf0 <ferror@plt+0x1100>  // b.any
  402d24:	mov	x1, x20
  402d28:	mov	w0, #0xa                   	// #10
  402d2c:	ldp	x21, x22, [sp, #32]
  402d30:	ldr	x23, [sp, #48]
  402d34:	bl	401800 <putc@plt>
  402d38:	ldp	x19, x20, [sp, #16]
  402d3c:	ldp	x29, x30, [sp], #480
  402d40:	ret
  402d44:	cmp	w22, #0x64
  402d48:	b.eq	402c80 <ferror@plt+0x1090>  // b.none
  402d4c:	add	w22, w22, #0x1
  402d50:	add	x5, x5, #0x1
  402d54:	cmp	w6, w5
  402d58:	str	w4, [x21, w22, sxtw #2]
  402d5c:	b.ge	402c48 <ferror@plt+0x1058>  // b.tcont
  402d60:	b	402c8c <ferror@plt+0x109c>
  402d64:	adrp	x3, 40d000 <ferror@plt+0xb410>
  402d68:	add	x3, x3, #0x648
  402d6c:	add	x0, sp, #0x4c
  402d70:	mov	x2, #0x4                   	// #4
  402d74:	mov	x1, #0x0                   	// #0
  402d78:	bl	401830 <qsort@plt>
  402d7c:	mov	w2, #0x5                   	// #5
  402d80:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  402d84:	mov	x0, #0x0                   	// #0
  402d88:	add	x1, x1, #0x480
  402d8c:	bl	401ae0 <dcgettext@plt>
  402d90:	mov	x1, x0
  402d94:	mov	x0, x20
  402d98:	bl	401bc0 <fprintf@plt>
  402d9c:	mov	x1, x20
  402da0:	mov	w0, #0xa                   	// #10
  402da4:	bl	401800 <putc@plt>
  402da8:	ldp	x19, x20, [sp, #16]
  402dac:	ldp	x29, x30, [sp], #480
  402db0:	ret
  402db4:	nop
  402db8:	sub	sp, sp, #0x430
  402dbc:	stp	x29, x30, [sp]
  402dc0:	mov	x29, sp
  402dc4:	str	x21, [sp, #32]
  402dc8:	adrp	x21, 461000 <stdin@@GLIBC_2.17+0x3320>
  402dcc:	stp	x19, x20, [sp, #16]
  402dd0:	mov	x19, x0
  402dd4:	ldr	w0, [x21, #3088]
  402dd8:	add	x20, sp, #0x30
  402ddc:	cmp	w0, #0x0
  402de0:	b.le	402e24 <ferror@plt+0x1234>
  402de4:	sub	w0, w0, #0x1
  402de8:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x6320>
  402dec:	add	x0, x0, #0x2
  402df0:	add	x5, x5, #0xabc
  402df4:	add	x20, sp, #0x30
  402df8:	mov	x3, #0x1                   	// #1
  402dfc:	nop
  402e00:	ldr	w2, [x5, x3, lsl #2]
  402e04:	add	x4, x20, x3, lsl #2
  402e08:	add	x3, x3, #0x1
  402e0c:	cmp	w2, #0x0
  402e10:	cneg	w2, w2, lt  // lt = tstop
  402e14:	cmp	x3, x0
  402e18:	ldr	w2, [x1, w2, sxtw #2]
  402e1c:	stur	w2, [x4, #-4]
  402e20:	b.ne	402e00 <ferror@plt+0x1210>  // b.any
  402e24:	mov	w2, #0x5                   	// #5
  402e28:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  402e2c:	mov	x0, #0x0                   	// #0
  402e30:	add	x1, x1, #0x4a0
  402e34:	bl	401ae0 <dcgettext@plt>
  402e38:	mov	x1, x0
  402e3c:	mov	x0, x19
  402e40:	bl	401bc0 <fprintf@plt>
  402e44:	mov	x1, x20
  402e48:	mov	x0, x19
  402e4c:	bl	4028a0 <ferror@plt+0xcb0>
  402e50:	ldr	w3, [x21, #3088]
  402e54:	cmp	w3, #0x0
  402e58:	b.le	402e88 <ferror@plt+0x1298>
  402e5c:	sub	w0, w3, #0x1
  402e60:	add	x3, x20, #0x4
  402e64:	mov	x1, x20
  402e68:	add	x3, x3, w0, uxtw #2
  402e6c:	nop
  402e70:	ldr	w2, [x1]
  402e74:	cmp	w2, #0x0
  402e78:	cset	w2, eq  // eq = none
  402e7c:	str	w2, [x1], #4
  402e80:	cmp	x3, x1
  402e84:	b.ne	402e70 <ferror@plt+0x1280>  // b.any
  402e88:	mov	w2, #0x5                   	// #5
  402e8c:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  402e90:	mov	x0, #0x0                   	// #0
  402e94:	add	x1, x1, #0x4b8
  402e98:	bl	401ae0 <dcgettext@plt>
  402e9c:	mov	x1, x0
  402ea0:	mov	x0, x19
  402ea4:	bl	401bc0 <fprintf@plt>
  402ea8:	mov	x1, x20
  402eac:	mov	x0, x19
  402eb0:	bl	4028a0 <ferror@plt+0xcb0>
  402eb4:	mov	x1, x19
  402eb8:	mov	w0, #0xa                   	// #10
  402ebc:	bl	401800 <putc@plt>
  402ec0:	ldp	x29, x30, [sp]
  402ec4:	ldp	x19, x20, [sp, #16]
  402ec8:	ldr	x21, [sp, #32]
  402ecc:	add	sp, sp, #0x430
  402ed0:	ret
  402ed4:	nop
  402ed8:	stp	x29, x30, [sp, #-48]!
  402edc:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  402ee0:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  402ee4:	mov	x29, sp
  402ee8:	stp	x19, x20, [sp, #16]
  402eec:	mov	w19, w0
  402ef0:	ldr	w0, [x3, #2832]
  402ef4:	mov	x20, x1
  402ef8:	ldr	x1, [x2, #3400]
  402efc:	cbnz	w0, 402f34 <ferror@plt+0x1344>
  402f00:	sbfiz	x4, x19, #3, #32
  402f04:	ldr	w0, [x1, x4]
  402f08:	cbnz	w0, 402f28 <ferror@plt+0x1338>
  402f0c:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  402f10:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  402f14:	ldr	w0, [x1, #3172]
  402f18:	ldr	w2, [x2, #664]
  402f1c:	add	w0, w0, #0x1
  402f20:	str	w0, [x1, #3172]
  402f24:	cbnz	w2, 402f4c <ferror@plt+0x135c>
  402f28:	ldp	x19, x20, [sp, #16]
  402f2c:	ldp	x29, x30, [sp], #48
  402f30:	ret
  402f34:	sxtw	x3, w19
  402f38:	ldr	x0, [x1, x3, lsl #3]
  402f3c:	cbz	x0, 402f0c <ferror@plt+0x131c>
  402f40:	ldp	x19, x20, [sp, #16]
  402f44:	ldp	x29, x30, [sp], #48
  402f48:	ret
  402f4c:	stp	x21, x22, [sp, #32]
  402f50:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x6320>
  402f54:	mov	w2, #0x5                   	// #5
  402f58:	ldr	x22, [x21, #688]
  402f5c:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  402f60:	mov	x0, #0x0                   	// #0
  402f64:	add	x1, x1, #0x4d0
  402f68:	bl	401ae0 <dcgettext@plt>
  402f6c:	mov	x1, x0
  402f70:	mov	w2, w19
  402f74:	mov	x0, x22
  402f78:	bl	401bc0 <fprintf@plt>
  402f7c:	ldr	x0, [x21, #688]
  402f80:	mov	w1, w19
  402f84:	bl	402be8 <ferror@plt+0xff8>
  402f88:	ldr	x0, [x21, #688]
  402f8c:	mov	x1, x20
  402f90:	bl	402db8 <ferror@plt+0x11c8>
  402f94:	ldr	x1, [x21, #688]
  402f98:	mov	w0, #0xa                   	// #10
  402f9c:	ldp	x19, x20, [sp, #16]
  402fa0:	ldp	x21, x22, [sp, #32]
  402fa4:	ldp	x29, x30, [sp], #48
  402fa8:	b	401800 <putc@plt>
  402fac:	nop
  402fb0:	stp	x29, x30, [sp, #-160]!
  402fb4:	mov	x29, sp
  402fb8:	stp	x19, x20, [sp, #16]
  402fbc:	adrp	x20, 45d000 <ferror@plt+0x5b410>
  402fc0:	stp	x23, x24, [sp, #48]
  402fc4:	mov	x24, x0
  402fc8:	ldr	w0, [x1]
  402fcc:	stp	x1, x3, [sp, #136]
  402fd0:	add	x23, x20, #0xcf0
  402fd4:	ldr	w1, [x20, #3312]
  402fd8:	stp	x21, x22, [sp, #32]
  402fdc:	stp	x25, x26, [sp, #64]
  402fe0:	str	w0, [sp, #100]
  402fe4:	str	x2, [sp, #104]
  402fe8:	str	x4, [sp, #152]
  402fec:	cbz	w1, 4033cc <ferror@plt+0x17dc>
  402ff0:	ldr	w0, [sp, #100]
  402ff4:	cmp	w0, #0x0
  402ff8:	b.le	4033f4 <ferror@plt+0x1804>
  402ffc:	sub	w8, w0, #0x1
  403000:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x3320>
  403004:	add	x8, x8, #0x2
  403008:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40300c:	adrp	x10, 461000 <stdin@@GLIBC_2.17+0x3320>
  403010:	add	x22, x0, #0xc40
  403014:	lsl	x8, x8, #2
  403018:	add	x26, x9, #0xc68
  40301c:	add	x10, x10, #0xd50
  403020:	mov	w20, #0x0                   	// #0
  403024:	mov	w25, #0x0                   	// #0
  403028:	mov	w21, #0x0                   	// #0
  40302c:	stp	x27, x28, [sp, #80]
  403030:	mov	x27, #0x4                   	// #4
  403034:	adrp	x28, 464000 <stdin@@GLIBC_2.17+0x6320>
  403038:	b	403080 <ferror@plt+0x1490>
  40303c:	ldr	x0, [x23, #8]
  403040:	str	w19, [x0, w20, sxtw #2]
  403044:	ldr	x12, [x28, #640]
  403048:	add	w25, w25, w19
  40304c:	ldr	w1, [x10]
  403050:	ldr	w0, [x2]
  403054:	add	w1, w1, #0x2
  403058:	sub	w0, w0, w1
  40305c:	str	w0, [x2]
  403060:	ldr	w0, [x12, x3, lsl #2]
  403064:	cbz	w0, 403074 <ferror@plt+0x1484>
  403068:	ldr	x1, [sp, #104]
  40306c:	add	w21, w21, #0x1
  403070:	str	w0, [x1, w21, sxtw #2]
  403074:	add	x27, x27, #0x4
  403078:	cmp	x8, x27
  40307c:	b.eq	40310c <ferror@plt+0x151c>  // b.none
  403080:	ldr	w19, [x24, x27]
  403084:	ldr	x0, [x22]
  403088:	sxtw	x3, w19
  40308c:	sbfiz	x12, x19, #2, #32
  403090:	add	x2, x0, x12
  403094:	ldr	w0, [x0, x3, lsl #2]
  403098:	tbnz	w0, #31, 403074 <ferror@plt+0x1484>
  40309c:	ldr	w1, [x26]
  4030a0:	add	w20, w20, #0x1
  4030a4:	cmp	w1, w20
  4030a8:	b.gt	40303c <ferror@plt+0x144c>
  4030ac:	adrp	x13, 464000 <stdin@@GLIBC_2.17+0x6320>
  4030b0:	add	w1, w1, #0x2ee
  4030b4:	mov	x0, x24
  4030b8:	mov	x2, #0x4                   	// #4
  4030bc:	ldr	w4, [x13, #4000]
  4030c0:	str	w1, [x26]
  4030c4:	add	w4, w4, #0x1
  4030c8:	str	w4, [x13, #4000]
  4030cc:	stp	x12, x8, [sp, #112]
  4030d0:	str	x3, [sp, #128]
  4030d4:	bl	40e2c8 <ferror@plt+0xc6d8>
  4030d8:	ldr	w1, [x26]
  4030dc:	mov	x24, x0
  4030e0:	ldr	x0, [x23, #8]
  4030e4:	mov	x2, #0x4                   	// #4
  4030e8:	bl	40e2c8 <ferror@plt+0xc6d8>
  4030ec:	str	x0, [x23, #8]
  4030f0:	ldp	x12, x8, [sp, #112]
  4030f4:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  4030f8:	ldr	x2, [x22]
  4030fc:	add	x10, x1, #0xd50
  403100:	ldr	x3, [sp, #128]
  403104:	add	x2, x2, x12
  403108:	b	403040 <ferror@plt+0x1450>
  40310c:	cbz	w20, 403304 <ferror@plt+0x1714>
  403110:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  403114:	adrp	x28, 464000 <stdin@@GLIBC_2.17+0x6320>
  403118:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x3320>
  40311c:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x3320>
  403120:	ldr	x3, [x0, #3136]
  403124:	add	x28, x28, #0x2a8
  403128:	add	x8, x8, #0xd50
  40312c:	add	x9, x9, #0xc68
  403130:	mov	x19, #0x0                   	// #0
  403134:	adrp	x10, 45f000 <stdin@@GLIBC_2.17+0x1320>
  403138:	ldr	x2, [x23, #8]
  40313c:	b	40314c <ferror@plt+0x155c>
  403140:	add	w0, w19, #0x1
  403144:	cmp	w20, w0
  403148:	b.lt	403290 <ferror@plt+0x16a0>  // b.tstop
  40314c:	add	x19, x19, #0x1
  403150:	ldr	x0, [x28]
  403154:	ldrsw	x26, [x2, x19, lsl #2]
  403158:	ldr	w0, [x0, x26, lsl #2]
  40315c:	cmp	w0, #0x101
  403160:	b.ne	403140 <ferror@plt+0x1550>  // b.any
  403164:	ldr	w0, [x8]
  403168:	ldr	w27, [x3, x26, lsl #2]
  40316c:	add	w0, w0, #0x2
  403170:	adds	w27, w0, w27
  403174:	b.eq	403140 <ferror@plt+0x1550>  // b.none
  403178:	sxtw	x12, w27
  40317c:	sbfiz	x13, x27, #2, #32
  403180:	add	x0, x3, x13
  403184:	ldr	w1, [x3, x12, lsl #2]
  403188:	tbnz	w1, #31, 4031f8 <ferror@plt+0x1608>
  40318c:	ldr	w1, [x9]
  403190:	add	w20, w20, #0x1
  403194:	cmp	w1, w20
  403198:	b.le	403400 <ferror@plt+0x1810>
  40319c:	str	w27, [x2, w20, sxtw #2]
  4031a0:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  4031a4:	ldr	w1, [x8]
  4031a8:	ldr	x13, [x2, #640]
  4031ac:	add	w2, w1, #0x2
  4031b0:	ldr	w1, [x0]
  4031b4:	sub	w1, w1, w2
  4031b8:	str	w1, [x0]
  4031bc:	ldr	w0, [x13, x12, lsl #2]
  4031c0:	cbnz	w0, 403348 <ferror@plt+0x1758>
  4031c4:	ldr	x0, [x28]
  4031c8:	ldr	w0, [x0, x12, lsl #2]
  4031cc:	cmp	w0, #0x101
  4031d0:	b.eq	4031f8 <ferror@plt+0x1608>  // b.none
  4031d4:	ldr	w1, [sp, #100]
  4031d8:	ldr	w0, [x9]
  4031dc:	add	w1, w1, #0x1
  4031e0:	str	w1, [sp, #100]
  4031e4:	cmp	w0, w1
  4031e8:	b.le	40336c <ferror@plt+0x177c>
  4031ec:	ldr	w0, [sp, #100]
  4031f0:	add	w25, w25, w27
  4031f4:	str	w27, [x24, w0, sxtw #2]
  4031f8:	ldr	x0, [x10, #408]
  4031fc:	ldr	w27, [x0, x26, lsl #2]
  403200:	cbz	w27, 403340 <ferror@plt+0x1750>
  403204:	sxtw	x26, w27
  403208:	sbfiz	x12, x27, #2, #32
  40320c:	add	x0, x3, x12
  403210:	ldr	w1, [x3, x26, lsl #2]
  403214:	tbnz	w1, #31, 403340 <ferror@plt+0x1750>
  403218:	ldr	w1, [x9]
  40321c:	add	w20, w20, #0x1
  403220:	cmp	w1, w20
  403224:	b.le	4034fc <ferror@plt+0x190c>
  403228:	ldr	x2, [x23, #8]
  40322c:	str	w27, [x2, w20, sxtw #2]
  403230:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x6320>
  403234:	ldr	w1, [x8]
  403238:	ldr	x13, [x12, #640]
  40323c:	add	w12, w1, #0x2
  403240:	ldr	w1, [x0]
  403244:	sub	w1, w1, w12
  403248:	str	w1, [x0]
  40324c:	ldr	w0, [x13, x26, lsl #2]
  403250:	cbz	w0, 403470 <ferror@plt+0x1880>
  403254:	ldr	x1, [sp, #104]
  403258:	add	w21, w21, #0x1
  40325c:	str	w0, [x1, w21, sxtw #2]
  403260:	ldr	w1, [sp, #100]
  403264:	ldr	w0, [x9]
  403268:	add	w1, w1, #0x1
  40326c:	str	w1, [sp, #100]
  403270:	cmp	w0, w1
  403274:	b.le	403498 <ferror@plt+0x18a8>
  403278:	ldr	w0, [sp, #100]
  40327c:	add	w25, w25, w27
  403280:	str	w27, [x24, w0, sxtw #2]
  403284:	add	w0, w19, #0x1
  403288:	cmp	w20, w0
  40328c:	b.ge	40314c <ferror@plt+0x155c>  // b.tcont
  403290:	sub	w19, w20, #0x1
  403294:	adrp	x26, 41d000 <ferror@plt+0x1b410>
  403298:	add	x19, x19, #0x2
  40329c:	adrp	x27, 461000 <stdin@@GLIBC_2.17+0x3320>
  4032a0:	add	x26, x26, #0x4f0
  4032a4:	add	x27, x27, #0xd50
  4032a8:	lsl	x19, x19, #2
  4032ac:	mov	x20, #0x4                   	// #4
  4032b0:	b	4032d8 <ferror@plt+0x16e8>
  4032b4:	ldr	w1, [x27]
  4032b8:	add	x20, x20, #0x4
  4032bc:	cmp	x19, x20
  4032c0:	add	w1, w1, #0x2
  4032c4:	add	w1, w1, w9
  4032c8:	str	w1, [x3, x8, lsl #2]
  4032cc:	b.eq	403304 <ferror@plt+0x1714>  // b.none
  4032d0:	ldr	x3, [x22]
  4032d4:	ldr	x2, [x23, #8]
  4032d8:	mov	x1, x26
  4032dc:	ldrsw	x8, [x2, x20]
  4032e0:	mov	x0, #0x0                   	// #0
  4032e4:	mov	w2, #0x5                   	// #5
  4032e8:	ldr	w9, [x3, x8, lsl #2]
  4032ec:	tbnz	w9, #31, 4032b4 <ferror@plt+0x16c4>
  4032f0:	bl	401ae0 <dcgettext@plt>
  4032f4:	add	x20, x20, #0x4
  4032f8:	bl	40d728 <ferror@plt+0xbb38>
  4032fc:	cmp	x19, x20
  403300:	b.ne	4032d0 <ferror@plt+0x16e0>  // b.any
  403304:	ldp	x27, x28, [sp, #80]
  403308:	ldr	x0, [sp, #136]
  40330c:	ldr	w1, [sp, #100]
  403310:	ldp	x19, x20, [sp, #16]
  403314:	str	w1, [x0]
  403318:	ldr	x0, [sp, #152]
  40331c:	str	w25, [x0]
  403320:	ldr	x0, [sp, #144]
  403324:	ldp	x25, x26, [sp, #64]
  403328:	str	w21, [x0]
  40332c:	mov	x0, x24
  403330:	ldp	x21, x22, [sp, #32]
  403334:	ldp	x23, x24, [sp, #48]
  403338:	ldp	x29, x30, [sp], #160
  40333c:	ret
  403340:	ldr	x2, [x23, #8]
  403344:	b	403140 <ferror@plt+0x1550>
  403348:	ldr	x1, [sp, #104]
  40334c:	add	w21, w21, #0x1
  403350:	str	w0, [x1, w21, sxtw #2]
  403354:	ldr	w1, [sp, #100]
  403358:	ldr	w0, [x9]
  40335c:	add	w1, w1, #0x1
  403360:	str	w1, [sp, #100]
  403364:	cmp	w0, w1
  403368:	b.gt	4031ec <ferror@plt+0x15fc>
  40336c:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x6320>
  403370:	add	w1, w0, #0x2ee
  403374:	mov	x2, #0x4                   	// #4
  403378:	mov	x0, x24
  40337c:	ldr	w3, [x12, #4000]
  403380:	str	w1, [x9]
  403384:	add	w3, w3, #0x1
  403388:	str	w3, [x12, #4000]
  40338c:	bl	40e2c8 <ferror@plt+0xc6d8>
  403390:	mov	x24, x0
  403394:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  403398:	add	x9, x1, #0xc68
  40339c:	ldr	x0, [x23, #8]
  4033a0:	mov	x2, #0x4                   	// #4
  4033a4:	ldr	w1, [x9]
  4033a8:	bl	40e2c8 <ferror@plt+0xc6d8>
  4033ac:	str	x0, [x23, #8]
  4033b0:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4033b4:	adrp	x10, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4033b8:	add	x8, x0, #0xd50
  4033bc:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4033c0:	add	x9, x0, #0xc68
  4033c4:	ldr	x3, [x22]
  4033c8:	b	4031ec <ferror@plt+0x15fc>
  4033cc:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4033d0:	mov	x1, #0x4                   	// #4
  4033d4:	ldr	w0, [x0, #3176]
  4033d8:	bl	40d780 <ferror@plt+0xbb90>
  4033dc:	str	x0, [x23, #8]
  4033e0:	mov	w1, #0x1                   	// #1
  4033e4:	ldr	w0, [sp, #100]
  4033e8:	str	w1, [x20, #3312]
  4033ec:	cmp	w0, #0x0
  4033f0:	b.gt	402ffc <ferror@plt+0x140c>
  4033f4:	mov	w25, #0x0                   	// #0
  4033f8:	mov	w21, #0x0                   	// #0
  4033fc:	b	403308 <ferror@plt+0x1718>
  403400:	adrp	x14, 464000 <stdin@@GLIBC_2.17+0x6320>
  403404:	add	w1, w1, #0x2ee
  403408:	mov	x0, x24
  40340c:	mov	x2, #0x4                   	// #4
  403410:	ldr	w3, [x14, #4000]
  403414:	str	w1, [x9]
  403418:	add	w3, w3, #0x1
  40341c:	str	w3, [x14, #4000]
  403420:	stp	x13, x12, [sp, #112]
  403424:	bl	40e2c8 <ferror@plt+0xc6d8>
  403428:	mov	x24, x0
  40342c:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  403430:	add	x9, x1, #0xc68
  403434:	ldr	x0, [x23, #8]
  403438:	mov	x2, #0x4                   	// #4
  40343c:	ldr	w1, [x9]
  403440:	bl	40e2c8 <ferror@plt+0xc6d8>
  403444:	mov	x2, x0
  403448:	ldp	x13, x12, [sp, #112]
  40344c:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  403450:	ldr	x3, [x22]
  403454:	add	x8, x1, #0xd50
  403458:	adrp	x10, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40345c:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  403460:	add	x9, x1, #0xc68
  403464:	str	x2, [x23, #8]
  403468:	add	x0, x3, x13
  40346c:	b	40319c <ferror@plt+0x15ac>
  403470:	ldr	x0, [x28]
  403474:	ldr	w0, [x0, x26, lsl #2]
  403478:	cmp	w0, #0x101
  40347c:	b.eq	403140 <ferror@plt+0x1550>  // b.none
  403480:	ldr	w1, [sp, #100]
  403484:	ldr	w0, [x9]
  403488:	add	w1, w1, #0x1
  40348c:	str	w1, [sp, #100]
  403490:	cmp	w0, w1
  403494:	b.gt	403278 <ferror@plt+0x1688>
  403498:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x6320>
  40349c:	add	w1, w0, #0x2ee
  4034a0:	mov	x2, #0x4                   	// #4
  4034a4:	mov	x0, x24
  4034a8:	ldr	w3, [x11, #4000]
  4034ac:	str	w1, [x9]
  4034b0:	add	w3, w3, #0x1
  4034b4:	str	w3, [x11, #4000]
  4034b8:	bl	40e2c8 <ferror@plt+0xc6d8>
  4034bc:	mov	x24, x0
  4034c0:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  4034c4:	add	x9, x1, #0xc68
  4034c8:	ldr	x0, [x23, #8]
  4034cc:	mov	x2, #0x4                   	// #4
  4034d0:	ldr	w1, [x9]
  4034d4:	bl	40e2c8 <ferror@plt+0xc6d8>
  4034d8:	mov	x2, x0
  4034dc:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4034e0:	adrp	x10, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4034e4:	add	x8, x0, #0xd50
  4034e8:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4034ec:	add	x9, x0, #0xc68
  4034f0:	str	x2, [x23, #8]
  4034f4:	ldr	x3, [x22]
  4034f8:	b	403278 <ferror@plt+0x1688>
  4034fc:	adrp	x13, 464000 <stdin@@GLIBC_2.17+0x6320>
  403500:	add	w1, w1, #0x2ee
  403504:	mov	x0, x24
  403508:	mov	x2, #0x4                   	// #4
  40350c:	ldr	w3, [x13, #4000]
  403510:	str	w1, [x9]
  403514:	add	w3, w3, #0x1
  403518:	str	w3, [x13, #4000]
  40351c:	str	x12, [sp, #112]
  403520:	bl	40e2c8 <ferror@plt+0xc6d8>
  403524:	mov	x24, x0
  403528:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40352c:	add	x9, x1, #0xc68
  403530:	ldr	x0, [x23, #8]
  403534:	mov	x2, #0x4                   	// #4
  403538:	ldr	w1, [x9]
  40353c:	bl	40e2c8 <ferror@plt+0xc6d8>
  403540:	mov	x2, x0
  403544:	ldr	x3, [x22]
  403548:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40354c:	ldr	x12, [sp, #112]
  403550:	add	x8, x1, #0xd50
  403554:	adrp	x10, 45f000 <stdin@@GLIBC_2.17+0x1320>
  403558:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40355c:	add	x0, x3, x12
  403560:	add	x9, x1, #0xc68
  403564:	str	x2, [x23, #8]
  403568:	b	40322c <ferror@plt+0x163c>
  40356c:	nop
  403570:	stp	x29, x30, [sp, #-80]!
  403574:	adrp	x4, 464000 <stdin@@GLIBC_2.17+0x6320>
  403578:	mov	x2, #0x4                   	// #4
  40357c:	mov	x29, sp
  403580:	stp	x19, x20, [sp, #16]
  403584:	adrp	x20, 45f000 <stdin@@GLIBC_2.17+0x1320>
  403588:	ldr	w3, [x4, #4000]
  40358c:	adrp	x19, 463000 <stdin@@GLIBC_2.17+0x5320>
  403590:	stp	x23, x24, [sp, #48]
  403594:	add	w3, w3, #0x1
  403598:	ldr	x0, [x20, #424]
  40359c:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x5320>
  4035a0:	ldr	w1, [x19, #2720]
  4035a4:	adrp	x23, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4035a8:	str	w3, [x4, #4000]
  4035ac:	add	w1, w1, #0x3e8
  4035b0:	str	w1, [x19, #2720]
  4035b4:	stp	x21, x22, [sp, #32]
  4035b8:	adrp	x22, 461000 <stdin@@GLIBC_2.17+0x3320>
  4035bc:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x6320>
  4035c0:	str	x25, [sp, #64]
  4035c4:	bl	40e2c8 <ferror@plt+0xc6d8>
  4035c8:	ldr	w1, [x19, #2720]
  4035cc:	mov	x2, x0
  4035d0:	ldr	x0, [x24, #672]
  4035d4:	str	x2, [x20, #424]
  4035d8:	mov	x2, #0x4                   	// #4
  4035dc:	adrp	x25, 461000 <stdin@@GLIBC_2.17+0x3320>
  4035e0:	adrp	x20, 461000 <stdin@@GLIBC_2.17+0x3320>
  4035e4:	bl	40e2c8 <ferror@plt+0xc6d8>
  4035e8:	mov	x3, x0
  4035ec:	ldr	w1, [x19, #2720]
  4035f0:	mov	x2, #0x4                   	// #4
  4035f4:	ldr	x0, [x23, #2472]
  4035f8:	str	x3, [x24, #672]
  4035fc:	adrp	x24, 45f000 <stdin@@GLIBC_2.17+0x1320>
  403600:	bl	40e2c8 <ferror@plt+0xc6d8>
  403604:	mov	x3, x0
  403608:	ldr	w1, [x19, #2720]
  40360c:	mov	x2, #0x4                   	// #4
  403610:	ldr	x0, [x22, #2744]
  403614:	str	x3, [x23, #2472]
  403618:	bl	40e2c8 <ferror@plt+0xc6d8>
  40361c:	mov	x3, x0
  403620:	ldr	w1, [x19, #2720]
  403624:	mov	x2, #0x4                   	// #4
  403628:	ldr	x0, [x25, #2672]
  40362c:	str	x3, [x22, #2744]
  403630:	bl	40e2c8 <ferror@plt+0xc6d8>
  403634:	mov	x3, x0
  403638:	ldr	w1, [x19, #2720]
  40363c:	mov	x2, #0x8                   	// #8
  403640:	ldr	x0, [x21, #3984]
  403644:	str	x3, [x25, #2672]
  403648:	bl	40e2c8 <ferror@plt+0xc6d8>
  40364c:	mov	x3, x0
  403650:	ldr	w1, [x19, #2720]
  403654:	mov	x2, #0x8                   	// #8
  403658:	ldr	x0, [x20, #3400]
  40365c:	str	x3, [x21, #3984]
  403660:	bl	40e2c8 <ferror@plt+0xc6d8>
  403664:	str	x0, [x20, #3400]
  403668:	ldr	x2, [x24, #2576]
  40366c:	cbz	x2, 403684 <ferror@plt+0x1a94>
  403670:	ldr	w1, [x19, #2720]
  403674:	mov	x0, x2
  403678:	mov	x2, #0x4                   	// #4
  40367c:	bl	40e2c8 <ferror@plt+0xc6d8>
  403680:	str	x0, [x24, #2576]
  403684:	ldp	x19, x20, [sp, #16]
  403688:	ldp	x21, x22, [sp, #32]
  40368c:	ldp	x23, x24, [sp, #48]
  403690:	ldr	x25, [sp, #64]
  403694:	ldp	x29, x30, [sp], #80
  403698:	ret
  40369c:	nop
  4036a0:	stp	x29, x30, [sp, #-144]!
  4036a4:	mov	x29, sp
  4036a8:	stp	x21, x22, [sp, #32]
  4036ac:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4036b0:	mov	x22, x2
  4036b4:	ldr	w6, [x21, #2564]
  4036b8:	stp	x19, x20, [sp, #16]
  4036bc:	cmp	w6, #0x0
  4036c0:	stp	x23, x24, [sp, #48]
  4036c4:	mov	w24, w1
  4036c8:	mov	w23, w3
  4036cc:	stp	x25, x26, [sp, #64]
  4036d0:	mov	x26, x0
  4036d4:	mov	w25, w4
  4036d8:	stp	x27, x28, [sp, #80]
  4036dc:	str	x5, [sp, #104]
  4036e0:	b.le	403914 <ferror@plt+0x1d24>
  4036e4:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4036e8:	adrp	x28, 463000 <stdin@@GLIBC_2.17+0x5320>
  4036ec:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x4320>
  4036f0:	add	x27, x0, #0xa70
  4036f4:	add	x28, x28, #0xa9c
  4036f8:	add	x10, x10, #0x15c
  4036fc:	mov	x19, #0x4                   	// #4
  403700:	mov	w20, #0x1                   	// #1
  403704:	mov	w2, #0x0                   	// #0
  403708:	adrp	x4, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40370c:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x6320>
  403710:	str	x0, [sp, #112]
  403714:	b	403730 <ferror@plt+0x1b40>
  403718:	ldr	w6, [x21, #2564]
  40371c:	add	w20, w20, #0x1
  403720:	add	x19, x19, #0x4
  403724:	add	x0, x21, #0xa04
  403728:	cmp	w6, w20
  40372c:	b.lt	403774 <ferror@plt+0x1b84>  // b.tstop
  403730:	ldr	x5, [x27]
  403734:	ldr	w6, [x5, x19]
  403738:	cmp	w6, w25
  40373c:	b.ne	403718 <ferror@plt+0x1b28>  // b.any
  403740:	ldr	x0, [x4, #2472]
  403744:	ldr	w0, [x0, x19]
  403748:	cmp	w0, w24
  40374c:	b.eq	40385c <ferror@plt+0x1c6c>  // b.none
  403750:	ldr	w0, [x28]
  403754:	add	w20, w20, #0x1
  403758:	ldr	w6, [x21, #2564]
  40375c:	add	x19, x19, #0x4
  403760:	add	w0, w0, #0x1
  403764:	str	w0, [x28]
  403768:	cmp	w6, w20
  40376c:	add	x0, x21, #0xa04
  403770:	b.ge	403730 <ferror@plt+0x1b40>  // b.tcont
  403774:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  403778:	add	w19, w6, #0x1
  40377c:	str	w19, [x0]
  403780:	add	w27, w24, #0x1
  403784:	ldr	w0, [x1, #2720]
  403788:	cmp	w19, w0
  40378c:	b.ge	4039a0 <ferror@plt+0x1db0>  // b.tcont
  403790:	ldr	x21, [x9, #3984]
  403794:	sxtw	x20, w19
  403798:	mov	w0, w27
  40379c:	mov	x1, #0x4                   	// #4
  4037a0:	str	x9, [sp, #120]
  4037a4:	str	w2, [sp, #128]
  4037a8:	str	x4, [sp, #136]
  4037ac:	bl	40d780 <ferror@plt+0xbb90>
  4037b0:	ldr	w2, [sp, #128]
  4037b4:	str	x0, [x21, x20, lsl #3]
  4037b8:	sbfiz	x21, x19, #3, #32
  4037bc:	ldr	x9, [sp, #120]
  4037c0:	ldr	x4, [sp, #136]
  4037c4:	cbz	w2, 403968 <ferror@plt+0x1d78>
  4037c8:	cmp	w24, #0x0
  4037cc:	b.le	4037f4 <ferror@plt+0x1c04>
  4037d0:	ldr	x0, [x9, #3984]
  4037d4:	mov	x6, #0x1                   	// #1
  4037d8:	ldr	x1, [x0, x21]
  4037dc:	nop
  4037e0:	ldr	w0, [x26, x6, lsl #2]
  4037e4:	str	w0, [x1, x6, lsl #2]
  4037e8:	add	x6, x6, #0x1
  4037ec:	cmp	w24, w6
  4037f0:	b.ge	4037e0 <ferror@plt+0x1bf0>  // b.tcont
  4037f4:	ldr	x0, [sp, #112]
  4037f8:	lsl	x26, x20, #2
  4037fc:	ldr	x1, [x4, #2472]
  403800:	ldr	x0, [x0, #2672]
  403804:	str	w24, [x1, x20, lsl #2]
  403808:	str	w25, [x0, x20, lsl #2]
  40380c:	cbnz	w23, 4038ac <ferror@plt+0x1cbc>
  403810:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  403814:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  403818:	ldr	w0, [x0, #2832]
  40381c:	ldr	x1, [x1, #3400]
  403820:	cbz	w0, 4039f0 <ferror@plt+0x1e00>
  403824:	str	xzr, [x1, x21]
  403828:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40382c:	ldr	x0, [x0, #2744]
  403830:	str	wzr, [x0, x26]
  403834:	ldr	x1, [sp, #104]
  403838:	mov	w0, #0x1                   	// #1
  40383c:	str	w19, [x1]
  403840:	ldp	x19, x20, [sp, #16]
  403844:	ldp	x21, x22, [sp, #32]
  403848:	ldp	x23, x24, [sp, #48]
  40384c:	ldp	x25, x26, [sp, #64]
  403850:	ldp	x27, x28, [sp, #80]
  403854:	ldp	x29, x30, [sp], #144
  403858:	ret
  40385c:	ldr	x1, [x9, #3984]
  403860:	lsl	x0, x19, #1
  403864:	ldr	x5, [x1, x0]
  403868:	cbz	w2, 4039bc <ferror@plt+0x1dcc>
  40386c:	cmp	w24, #0x0
  403870:	b.le	403a9c <ferror@plt+0x1eac>
  403874:	mov	x6, #0x1                   	// #1
  403878:	b	403884 <ferror@plt+0x1c94>
  40387c:	cmp	w24, w6
  403880:	b.lt	403a9c <ferror@plt+0x1eac>  // b.tstop
  403884:	ldr	w1, [x26, x6, lsl #2]
  403888:	ldr	w0, [x5, x6, lsl #2]
  40388c:	add	x6, x6, #0x1
  403890:	cmp	w1, w0
  403894:	b.eq	40387c <ferror@plt+0x1c8c>  // b.none
  403898:	ldr	w0, [x10]
  40389c:	mov	w2, #0x1                   	// #1
  4038a0:	add	w0, w0, w2
  4038a4:	str	w0, [x10]
  4038a8:	b	403718 <ferror@plt+0x1b28>
  4038ac:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4038b0:	ldr	w0, [x0, #2832]
  4038b4:	cbnz	w0, 4039f8 <ferror@plt+0x1e08>
  4038b8:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  4038bc:	cmp	w23, #0x0
  4038c0:	ldr	w1, [x3, #648]
  4038c4:	add	w1, w1, #0x1
  4038c8:	b.le	4038e8 <ferror@plt+0x1cf8>
  4038cc:	mov	x0, #0x1                   	// #1
  4038d0:	ldr	w2, [x22, x0, lsl #2]
  4038d4:	add	x0, x0, #0x1
  4038d8:	cmp	w1, w2
  4038dc:	csel	w1, w1, w2, le
  4038e0:	cmp	w23, w0
  4038e4:	b.ge	4038d0 <ferror@plt+0x1ce0>  // b.tcont
  4038e8:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4038ec:	ldr	x0, [x0, #3400]
  4038f0:	str	w1, [x0, x21]
  4038f4:	ldr	w0, [x3, #648]
  4038f8:	cmp	w0, w1
  4038fc:	b.lt	403834 <ferror@plt+0x1c44>  // b.tstop
  403900:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  403904:	mov	w2, #0x1                   	// #1
  403908:	ldr	x0, [x0, #3152]
  40390c:	str	w2, [x0, w1, sxtw #2]
  403910:	b	403834 <ferror@plt+0x1c44>
  403914:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  403918:	add	w19, w6, #0x1
  40391c:	str	w19, [x21, #2564]
  403920:	add	w27, w1, #0x1
  403924:	ldr	w0, [x0, #2720]
  403928:	cmp	w19, w0
  40392c:	b.ge	40398c <ferror@plt+0x1d9c>  // b.tcont
  403930:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x6320>
  403934:	mov	w0, w27
  403938:	mov	x1, #0x4                   	// #4
  40393c:	sxtw	x20, w19
  403940:	ldr	x27, [x9, #3984]
  403944:	str	x9, [sp, #120]
  403948:	bl	40d780 <ferror@plt+0xbb90>
  40394c:	sbfiz	x21, x19, #3, #32
  403950:	ldr	x9, [sp, #120]
  403954:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  403958:	adrp	x4, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40395c:	str	x0, [x27, x20, lsl #3]
  403960:	str	x1, [sp, #112]
  403964:	nop
  403968:	mov	x2, #0x4                   	// #4
  40396c:	sxtw	x1, w24
  403970:	add	x0, x26, x2
  403974:	adrp	x3, 40d000 <ferror@plt+0xb410>
  403978:	add	x3, x3, #0x648
  40397c:	stp	x9, x4, [sp, #120]
  403980:	bl	401830 <qsort@plt>
  403984:	ldp	x9, x4, [sp, #120]
  403988:	b	4037c8 <ferror@plt+0x1bd8>
  40398c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  403990:	mov	w2, #0x0                   	// #0
  403994:	adrp	x4, 45f000 <stdin@@GLIBC_2.17+0x1320>
  403998:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x6320>
  40399c:	str	x0, [sp, #112]
  4039a0:	str	w2, [sp, #120]
  4039a4:	stp	x9, x4, [sp, #128]
  4039a8:	bl	403570 <ferror@plt+0x1980>
  4039ac:	ldr	w2, [sp, #120]
  4039b0:	ldr	w19, [x21, #2564]
  4039b4:	ldp	x9, x4, [sp, #128]
  4039b8:	b	403790 <ferror@plt+0x1ba0>
  4039bc:	mov	x2, #0x4                   	// #4
  4039c0:	sxtw	x1, w24
  4039c4:	add	x0, x26, x2
  4039c8:	adrp	x3, 40d000 <ferror@plt+0xb410>
  4039cc:	add	x3, x3, #0x648
  4039d0:	stp	x5, x9, [sp, #120]
  4039d4:	str	x4, [sp, #136]
  4039d8:	bl	401830 <qsort@plt>
  4039dc:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  4039e0:	add	x10, x0, #0x15c
  4039e4:	ldp	x5, x9, [sp, #120]
  4039e8:	ldr	x4, [sp, #136]
  4039ec:	b	40386c <ferror@plt+0x1c7c>
  4039f0:	str	wzr, [x1, x21]
  4039f4:	b	403828 <ferror@plt+0x1c38>
  4039f8:	adrp	x20, 461000 <stdin@@GLIBC_2.17+0x3320>
  4039fc:	mov	x2, #0x4                   	// #4
  403a00:	sxtw	x1, w23
  403a04:	add	x0, x22, x2
  403a08:	adrp	x3, 40d000 <ferror@plt+0xb410>
  403a0c:	add	x3, x3, #0x648
  403a10:	bl	401830 <qsort@plt>
  403a14:	ldr	x24, [x20, #3400]
  403a18:	add	w0, w23, #0x1
  403a1c:	mov	x1, #0x4                   	// #4
  403a20:	bl	40d780 <ferror@plt+0xbb90>
  403a24:	cmp	w23, #0x0
  403a28:	str	x0, [x24, x21]
  403a2c:	b.le	403a8c <ferror@plt+0x1e9c>
  403a30:	sub	w4, w23, #0x1
  403a34:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  403a38:	ldr	x0, [x20, #3400]
  403a3c:	add	x4, x4, #0x2
  403a40:	ldr	x6, [x1, #3152]
  403a44:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  403a48:	lsl	x4, x4, #2
  403a4c:	add	x2, x3, #0x288
  403a50:	add	x21, x0, x21
  403a54:	mov	w5, #0x1                   	// #1
  403a58:	mov	x0, #0x4                   	// #4
  403a5c:	nop
  403a60:	ldr	x1, [x21]
  403a64:	ldr	w3, [x22, x0]
  403a68:	str	w3, [x1, x0]
  403a6c:	ldr	w1, [x22, x0]
  403a70:	add	x0, x0, #0x4
  403a74:	ldr	w3, [x2]
  403a78:	cmp	w1, w3
  403a7c:	b.gt	403a84 <ferror@plt+0x1e94>
  403a80:	str	w5, [x6, w1, sxtw #2]
  403a84:	cmp	x4, x0
  403a88:	b.ne	403a60 <ferror@plt+0x1e70>  // b.any
  403a8c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  403a90:	ldr	x0, [x0, #2744]
  403a94:	str	w23, [x0, x26]
  403a98:	b	403834 <ferror@plt+0x1c44>
  403a9c:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  403aa0:	mov	w0, #0x0                   	// #0
  403aa4:	ldr	w1, [x2, #2528]
  403aa8:	add	w1, w1, #0x1
  403aac:	str	w1, [x2, #2528]
  403ab0:	ldr	x1, [sp, #104]
  403ab4:	str	w20, [x1]
  403ab8:	b	403840 <ferror@plt+0x1c50>
  403abc:	nop
  403ac0:	cmp	w1, #0x0
  403ac4:	b.le	403c70 <ferror@plt+0x2080>
  403ac8:	mov	x8, x0
  403acc:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  403ad0:	adrp	x7, 464000 <stdin@@GLIBC_2.17+0x6320>
  403ad4:	adrp	x6, 461000 <stdin@@GLIBC_2.17+0x3320>
  403ad8:	ldr	x14, [x0, #3096]
  403adc:	adrp	x5, 45f000 <stdin@@GLIBC_2.17+0x1320>
  403ae0:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  403ae4:	adrp	x4, 463000 <stdin@@GLIBC_2.17+0x5320>
  403ae8:	ldr	x11, [x7, #680]
  403aec:	adrp	x13, 464000 <stdin@@GLIBC_2.17+0x6320>
  403af0:	ldr	x15, [x0, #2720]
  403af4:	adrp	x12, 461000 <stdin@@GLIBC_2.17+0x3320>
  403af8:	ldr	x10, [x6, #3136]
  403afc:	add	x18, x14, #0x1
  403b00:	ldr	x17, [x5, #2488]
  403b04:	add	x13, x13, #0xac0
  403b08:	ldr	x16, [x4, #632]
  403b0c:	add	x12, x12, #0xc20
  403b10:	mov	x7, #0x1                   	// #1
  403b14:	mov	w0, #0x0                   	// #0
  403b18:	b	403b4c <ferror@plt+0x1f5c>
  403b1c:	cmp	w4, #0x101
  403b20:	b.eq	403b40 <ferror@plt+0x1f50>  // b.none
  403b24:	ldr	w4, [x13, w4, sxtw #2]
  403b28:	cmp	w4, #0x0
  403b2c:	cneg	w4, w4, lt  // lt = tstop
  403b30:	cmp	w4, w2
  403b34:	b.ne	403b40 <ferror@plt+0x1f50>  // b.any
  403b38:	add	w0, w0, #0x1
  403b3c:	str	w9, [x3, w0, sxtw #2]
  403b40:	add	x7, x7, #0x1
  403b44:	cmp	w1, w7
  403b48:	b.lt	403c6c <ferror@plt+0x207c>  // b.tstop
  403b4c:	ldrsw	x5, [x8, x7, lsl #2]
  403b50:	ldr	w4, [x11, x5, lsl #2]
  403b54:	ldr	w9, [x10, x5, lsl #2]
  403b58:	tbz	w4, #31, 403b1c <ferror@plt+0x1f2c>
  403b5c:	stp	x29, x30, [sp, #-16]!
  403b60:	mov	x29, sp
  403b64:	neg	w4, w4
  403b68:	sxtw	x5, w4
  403b6c:	ldr	w6, [x15, x5, lsl #2]
  403b70:	ldr	w4, [x17, x5, lsl #2]
  403b74:	ldr	w5, [x16, x5, lsl #2]
  403b78:	cmp	w5, #0x0
  403b7c:	cbnz	w6, 403c1c <ferror@plt+0x202c>
  403b80:	b.le	403bc8 <ferror@plt+0x1fd8>
  403b84:	sxtw	x4, w4
  403b88:	sub	w6, w5, #0x1
  403b8c:	add	x6, x6, x4
  403b90:	ldr	w30, [x12]
  403b94:	add	x6, x6, x18
  403b98:	add	x4, x14, x4
  403b9c:	b	403bac <ferror@plt+0x1fbc>
  403ba0:	b.eq	403c00 <ferror@plt+0x2010>  // b.none
  403ba4:	cmp	x4, x6
  403ba8:	b.eq	403bc8 <ferror@plt+0x1fd8>  // b.none
  403bac:	ldrb	w5, [x4]
  403bb0:	add	x4, x4, #0x1
  403bb4:	cmp	w5, #0x0
  403bb8:	csel	w5, w5, w30, ne  // ne = any
  403bbc:	cmp	w5, w2
  403bc0:	b.le	403ba0 <ferror@plt+0x1fb0>
  403bc4:	nop
  403bc8:	add	x7, x7, #0x1
  403bcc:	cmp	w1, w7
  403bd0:	b.lt	403c14 <ferror@plt+0x2024>  // b.tstop
  403bd4:	ldrsw	x5, [x8, x7, lsl #2]
  403bd8:	ldr	w4, [x11, x5, lsl #2]
  403bdc:	ldr	w9, [x10, x5, lsl #2]
  403be0:	tbnz	w4, #31, 403b64 <ferror@plt+0x1f74>
  403be4:	cmp	w4, #0x101
  403be8:	b.eq	403bc8 <ferror@plt+0x1fd8>  // b.none
  403bec:	ldr	w4, [x13, w4, sxtw #2]
  403bf0:	cmp	w4, #0x0
  403bf4:	cneg	w4, w4, lt  // lt = tstop
  403bf8:	cmp	w4, w2
  403bfc:	b.ne	403bc8 <ferror@plt+0x1fd8>  // b.any
  403c00:	add	w0, w0, #0x1
  403c04:	str	w9, [x3, w0, sxtw #2]
  403c08:	add	x7, x7, #0x1
  403c0c:	cmp	w1, w7
  403c10:	b.ge	403bd4 <ferror@plt+0x1fe4>  // b.tcont
  403c14:	ldp	x29, x30, [sp], #16
  403c18:	ret
  403c1c:	b.le	403c00 <ferror@plt+0x2010>
  403c20:	sxtw	x4, w4
  403c24:	sub	w6, w5, #0x1
  403c28:	add	x6, x6, x4
  403c2c:	ldr	w30, [x12]
  403c30:	add	x6, x6, x18
  403c34:	add	x4, x14, x4
  403c38:	b	403c48 <ferror@plt+0x2058>
  403c3c:	b.eq	403bc8 <ferror@plt+0x1fd8>  // b.none
  403c40:	cmp	x6, x4
  403c44:	b.eq	403c00 <ferror@plt+0x2010>  // b.none
  403c48:	ldrb	w5, [x4]
  403c4c:	add	x4, x4, #0x1
  403c50:	cmp	w5, #0x0
  403c54:	csel	w5, w5, w30, ne  // ne = any
  403c58:	cmp	w5, w2
  403c5c:	b.le	403c3c <ferror@plt+0x204c>
  403c60:	add	w0, w0, #0x1
  403c64:	str	w9, [x3, w0, sxtw #2]
  403c68:	b	403c08 <ferror@plt+0x2018>
  403c6c:	ret
  403c70:	mov	w0, #0x0                   	// #0
  403c74:	ret
  403c78:	sub	sp, sp, #0x490
  403c7c:	stp	x29, x30, [sp]
  403c80:	mov	x29, sp
  403c84:	stp	x23, x24, [sp, #48]
  403c88:	adrp	x23, 45f000 <stdin@@GLIBC_2.17+0x1320>
  403c8c:	ldr	w5, [x23, #2504]
  403c90:	stp	x21, x22, [sp, #32]
  403c94:	mov	x22, x3
  403c98:	cmp	w5, #0x0
  403c9c:	stp	x25, x26, [sp, #64]
  403ca0:	mov	x26, x2
  403ca4:	stp	x27, x28, [sp, #80]
  403ca8:	add	x28, sp, #0x88
  403cac:	b.le	403ce8 <ferror@plt+0x20f8>
  403cb0:	add	x28, sp, #0x88
  403cb4:	add	x7, x23, #0x9c8
  403cb8:	add	x8, x3, #0x4
  403cbc:	mov	x2, #0x0                   	// #0
  403cc0:	mov	w3, #0x1                   	// #1
  403cc4:	nop
  403cc8:	add	x4, x28, x2, lsl #2
  403ccc:	str	w2, [x8, x2, lsl #2]
  403cd0:	add	w3, w3, #0x1
  403cd4:	add	x2, x2, #0x1
  403cd8:	ldr	w5, [x7]
  403cdc:	str	w3, [x4, #4]
  403ce0:	cmp	w3, w5
  403ce4:	b.le	403cc8 <ferror@plt+0x20d8>
  403ce8:	str	wzr, [x28, w5, sxtw #2]
  403cec:	cmp	w1, #0x0
  403cf0:	str	wzr, [x22, #4]
  403cf4:	b.le	403dac <ferror@plt+0x21bc>
  403cf8:	sub	w1, w1, #0x1
  403cfc:	stp	x19, x20, [sp, #16]
  403d00:	add	x19, x0, #0x8
  403d04:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x6320>
  403d08:	adrp	x24, 461000 <stdin@@GLIBC_2.17+0x3320>
  403d0c:	adrp	x20, 461000 <stdin@@GLIBC_2.17+0x3320>
  403d10:	add	x25, x0, #0x4
  403d14:	add	x19, x19, w1, uxtw #2
  403d18:	add	x21, x21, #0x2a8
  403d1c:	add	x24, x24, #0xc24
  403d20:	add	x20, x20, #0xc20
  403d24:	nop
  403d28:	ldrsw	x1, [x25]
  403d2c:	ldr	x0, [x21]
  403d30:	ldr	w27, [x0, x1, lsl #2]
  403d34:	cmp	w27, #0x101
  403d38:	b.eq	403d9c <ferror@plt+0x21ac>  // b.none
  403d3c:	ldr	w0, [x24]
  403d40:	neg	w0, w0
  403d44:	cmp	w0, w27
  403d48:	b.gt	403d5c <ferror@plt+0x216c>
  403d4c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  403d50:	ldr	w0, [x0, #3088]
  403d54:	cmp	w0, w27
  403d58:	b.gt	403d74 <ferror@plt+0x2184>
  403d5c:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  403d60:	add	x1, x1, #0x520
  403d64:	mov	w2, #0x5                   	// #5
  403d68:	mov	x0, #0x0                   	// #0
  403d6c:	bl	401ae0 <dcgettext@plt>
  403d70:	bl	40d728 <ferror@plt+0xbb38>
  403d74:	tbnz	w27, #31, 403dc8 <ferror@plt+0x21d8>
  403d78:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  403d7c:	add	x0, x0, #0xac0
  403d80:	mov	x2, x22
  403d84:	mov	x1, x28
  403d88:	ldr	w27, [x0, w27, sxtw #2]
  403d8c:	mov	w0, w27
  403d90:	bl	404e10 <ferror@plt+0x3220>
  403d94:	mov	w0, #0x1                   	// #1
  403d98:	str	w0, [x26, w27, sxtw #2]
  403d9c:	add	x25, x25, #0x4
  403da0:	cmp	x19, x25
  403da4:	b.ne	403d28 <ferror@plt+0x2138>  // b.any
  403da8:	ldp	x19, x20, [sp, #16]
  403dac:	ldp	x29, x30, [sp]
  403db0:	ldp	x21, x22, [sp, #32]
  403db4:	ldp	x23, x24, [sp, #48]
  403db8:	ldp	x25, x26, [sp, #64]
  403dbc:	ldp	x27, x28, [sp, #80]
  403dc0:	add	sp, sp, #0x490
  403dc4:	ret
  403dc8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  403dcc:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  403dd0:	neg	w27, w27
  403dd4:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x3320>
  403dd8:	ldr	x8, [x0, #2488]
  403ddc:	sxtw	x27, w27
  403de0:	ldr	x1, [x1, #632]
  403de4:	add	x7, x23, #0x9c8
  403de8:	ldrsw	x8, [x8, x27, lsl #2]
  403dec:	mov	x3, x22
  403df0:	ldr	w4, [x23, #2504]
  403df4:	mov	x2, x28
  403df8:	ldr	w1, [x1, x27, lsl #2]
  403dfc:	ldr	w5, [x20]
  403e00:	ldr	x0, [x9, #3096]
  403e04:	str	w1, [sp, #108]
  403e08:	stp	x8, x7, [sp, #112]
  403e0c:	add	x0, x0, x8
  403e10:	bl	404c80 <ferror@plt+0x3090>
  403e14:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  403e18:	ldr	w1, [sp, #108]
  403e1c:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x3320>
  403e20:	ldr	x0, [x0, #2720]
  403e24:	cmp	w1, #0x0
  403e28:	ldp	x8, x7, [sp, #112]
  403e2c:	ldr	w0, [x0, x27, lsl #2]
  403e30:	cbnz	w0, 403e78 <ferror@plt+0x2288>
  403e34:	b.le	403d9c <ferror@plt+0x21ac>
  403e38:	ldr	x0, [x9, #3096]
  403e3c:	sub	w1, w1, #0x1
  403e40:	add	x1, x1, x8
  403e44:	mov	w3, #0x1                   	// #1
  403e48:	add	x2, x0, #0x1
  403e4c:	add	x0, x0, x8
  403e50:	add	x1, x1, x2
  403e54:	nop
  403e58:	ldrb	w2, [x0]
  403e5c:	add	x0, x0, #0x1
  403e60:	cmp	x0, x1
  403e64:	cbnz	w2, 403e6c <ferror@plt+0x227c>
  403e68:	ldr	w2, [x20]
  403e6c:	str	w3, [x26, w2, sxtw #2]
  403e70:	b.ne	403e58 <ferror@plt+0x2268>  // b.any
  403e74:	b	403d9c <ferror@plt+0x21ac>
  403e78:	b.le	403f28 <ferror@plt+0x2338>
  403e7c:	ldr	x3, [x9, #3096]
  403e80:	sub	w4, w1, #0x1
  403e84:	add	x4, x4, x8
  403e88:	mov	w0, #0x0                   	// #0
  403e8c:	add	x1, x3, #0x1
  403e90:	add	x3, x3, x8
  403e94:	add	x4, x4, x1
  403e98:	mov	w2, #0x1                   	// #1
  403e9c:	nop
  403ea0:	ldrb	w1, [x3]
  403ea4:	cbnz	w1, 403eac <ferror@plt+0x22bc>
  403ea8:	ldr	w1, [x20]
  403eac:	add	w0, w0, #0x1
  403eb0:	cmp	w1, w0
  403eb4:	b.le	403ee4 <ferror@plt+0x22f4>
  403eb8:	sxtw	x0, w0
  403ebc:	nop
  403ec0:	str	w2, [x26, x0, lsl #2]
  403ec4:	add	x0, x0, #0x1
  403ec8:	cmp	w1, w0
  403ecc:	b.gt	403ec0 <ferror@plt+0x22d0>
  403ed0:	add	x3, x3, #0x1
  403ed4:	cmp	x4, x3
  403ed8:	b.eq	403ef8 <ferror@plt+0x2308>  // b.none
  403edc:	mov	w0, w1
  403ee0:	b	403ea0 <ferror@plt+0x22b0>
  403ee4:	add	x3, x3, #0x1
  403ee8:	mov	w1, w0
  403eec:	cmp	x4, x3
  403ef0:	b.ne	403edc <ferror@plt+0x22ec>  // b.any
  403ef4:	nop
  403ef8:	add	w0, w1, #0x1
  403efc:	ldr	w1, [x23, #2504]
  403f00:	cmp	w1, w0
  403f04:	b.lt	403d9c <ferror@plt+0x21ac>  // b.tstop
  403f08:	sxtw	x0, w0
  403f0c:	mov	w2, #0x1                   	// #1
  403f10:	str	w2, [x26, x0, lsl #2]
  403f14:	add	x0, x0, #0x1
  403f18:	ldr	w1, [x7]
  403f1c:	cmp	w1, w0
  403f20:	b.ge	403f10 <ferror@plt+0x2320>  // b.tcont
  403f24:	b	403d9c <ferror@plt+0x21ac>
  403f28:	mov	w0, #0x1                   	// #1
  403f2c:	b	403efc <ferror@plt+0x230c>
  403f30:	mov	x12, #0x1530                	// #5424
  403f34:	sub	sp, sp, x12
  403f38:	mov	x2, #0x404                 	// #1028
  403f3c:	mov	w1, #0x0                   	// #0
  403f40:	stp	x29, x30, [sp]
  403f44:	mov	x29, sp
  403f48:	stp	x19, x20, [sp, #16]
  403f4c:	adrp	x20, 464000 <stdin@@GLIBC_2.17+0x6320>
  403f50:	stp	x21, x22, [sp, #32]
  403f54:	add	x22, sp, #0xd20
  403f58:	mov	x0, x22
  403f5c:	stp	x23, x24, [sp, #48]
  403f60:	adrp	x24, 461000 <stdin@@GLIBC_2.17+0x3320>
  403f64:	stp	x25, x26, [sp, #64]
  403f68:	stp	x27, x28, [sp, #80]
  403f6c:	bl	401900 <memset@plt>
  403f70:	ldr	w0, [x20, #648]
  403f74:	mov	x1, #0x4                   	// #4
  403f78:	add	w0, w0, #0x1
  403f7c:	lsl	w0, w0, #1
  403f80:	bl	40d780 <ferror@plt+0xbb90>
  403f84:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  403f88:	mov	x23, x0
  403f8c:	mov	x1, #0x4                   	// #4
  403f90:	ldr	w0, [x2, #3176]
  403f94:	bl	40d780 <ferror@plt+0xbb90>
  403f98:	mov	x19, x0
  403f9c:	ldr	w1, [x24, #3088]
  403fa0:	tbnz	w1, #31, 403fd8 <ferror@plt+0x23e8>
  403fa4:	sxtw	x1, w1
  403fa8:	add	x21, sp, #0x510
  403fac:	add	x25, sp, #0x108
  403fb0:	add	x3, x1, #0x2
  403fb4:	mov	x1, #0x1                   	// #1
  403fb8:	lsl	x0, x1, #2
  403fbc:	add	x1, x1, #0x1
  403fc0:	add	x2, x21, x0
  403fc4:	add	x0, x25, x0
  403fc8:	cmp	x3, x1
  403fcc:	stur	wzr, [x0, #-4]
  403fd0:	stur	wzr, [x2, #-4]
  403fd4:	b.ne	403fb8 <ferror@plt+0x23c8>  // b.any
  403fd8:	ldr	w1, [x20, #648]
  403fdc:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  403fe0:	mov	x0, #0x0                   	// #0
  403fe4:	add	x2, x2, #0x288
  403fe8:	tbnz	w1, #31, 404004 <ferror@plt+0x2414>
  403fec:	nop
  403ff0:	str	wzr, [x23, x0, lsl #2]
  403ff4:	add	x0, x0, #0x1
  403ff8:	ldr	w1, [x2]
  403ffc:	cmp	w1, w0
  404000:	b.ge	403ff0 <ferror@plt+0x2400>  // b.tcont
  404004:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  404008:	ldr	w0, [x0, #696]
  40400c:	cbnz	w0, 404950 <ferror@plt+0x2d60>
  404010:	bl	414918 <ferror@plt+0x12d28>
  404014:	adrp	x20, 45f000 <stdin@@GLIBC_2.17+0x1320>
  404018:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40401c:	ldr	w0, [x0, #2708]
  404020:	cbz	w0, 40477c <ferror@plt+0x2b8c>
  404024:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  404028:	str	x0, [sp, #224]
  40402c:	ldr	w3, [x20, #2504]
  404030:	add	x0, sp, #0x918
  404034:	tbnz	w3, #31, 40405c <ferror@plt+0x246c>
  404038:	add	x1, x0, #0x4
  40403c:	mov	x2, x0
  404040:	add	x3, x1, w3, sxtw #2
  404044:	nop
  404048:	str	wzr, [x2]
  40404c:	cmp	x3, x1
  404050:	mov	x2, x1
  404054:	add	x1, x1, #0x4
  404058:	b.ne	404048 <ferror@plt+0x2458>  // b.any
  40405c:	mov	w2, #0x0                   	// #0
  404060:	mov	w1, #0x0                   	// #0
  404064:	bl	414da8 <ferror@plt+0x131b8>
  404068:	str	xzr, [sp, #200]
  40406c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  404070:	stp	wzr, wzr, [sp, #208]
  404074:	str	xzr, [sp, #216]
  404078:	ldr	x0, [x0, #3400]
  40407c:	str	wzr, [x0]
  404080:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  404084:	ldr	w0, [x0, #1420]
  404088:	cmp	wzr, w0, lsl #1
  40408c:	lsl	w0, w0, #1
  404090:	str	w0, [sp, #156]
  404094:	b.ge	404984 <ferror@plt+0x2d94>  // b.tcont
  404098:	mov	w27, #0x1                   	// #1
  40409c:	adrp	x20, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4040a0:	adrp	x24, 461000 <stdin@@GLIBC_2.17+0x3320>
  4040a4:	adrp	x21, 461000 <stdin@@GLIBC_2.17+0x3320>
  4040a8:	mov	w26, w27
  4040ac:	add	x20, x20, #0xa20
  4040b0:	add	x24, x24, #0xc4c
  4040b4:	add	x21, x21, #0xa60
  4040b8:	add	w25, w0, w27
  4040bc:	mov	w28, #0x0                   	// #0
  4040c0:	b	404150 <ferror@plt+0x2560>
  4040c4:	ldr	x0, [x20]
  4040c8:	add	x2, x2, #0x1
  4040cc:	ldr	w0, [x0, x2, lsl #2]
  4040d0:	str	w0, [x19, #4]
  4040d4:	mov	x0, x19
  4040d8:	add	x4, sp, #0x100
  4040dc:	add	x3, sp, #0xf8
  4040e0:	mov	x2, x23
  4040e4:	add	x1, sp, #0x104
  4040e8:	bl	402fb0 <ferror@plt+0x13c0>
  4040ec:	ldr	w4, [sp, #256]
  4040f0:	mov	x19, x0
  4040f4:	ldr	w3, [sp, #248]
  4040f8:	add	x5, sp, #0xf4
  4040fc:	ldr	w1, [sp, #260]
  404100:	mov	x2, x23
  404104:	add	w27, w27, #0x1
  404108:	bl	4036a0 <ferror@plt+0x1ab0>
  40410c:	adrp	x4, 462000 <stdin@@GLIBC_2.17+0x4320>
  404110:	cbz	w0, 404148 <ferror@plt+0x2558>
  404114:	ldr	w0, [x21]
  404118:	add	w28, w28, #0x1
  40411c:	ldr	w2, [x24]
  404120:	ldr	w3, [sp, #248]
  404124:	ldr	w1, [sp, #260]
  404128:	ldr	w4, [x4, #2452]
  40412c:	add	w2, w2, w3
  404130:	add	w0, w0, w1
  404134:	str	w2, [x24]
  404138:	str	w0, [x21]
  40413c:	cmp	w4, #0x0
  404140:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  404144:	b.gt	40476c <ferror@plt+0x2b7c>
  404148:	cmp	w27, w25
  40414c:	b.eq	404180 <ferror@plt+0x2590>  // b.none
  404150:	asr	w2, w27, #1
  404154:	str	w26, [sp, #260]
  404158:	sxtw	x2, w2
  40415c:	tbnz	w27, #0, 4040c4 <ferror@plt+0x24d4>
  404160:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  404164:	ldr	x1, [x20]
  404168:	ldr	x0, [x0, #2824]
  40416c:	ldr	w1, [x1, x2, lsl #2]
  404170:	ldr	w0, [x0, x2, lsl #2]
  404174:	bl	40f478 <ferror@plt+0xd888>
  404178:	str	w0, [x19, #4]
  40417c:	b	4040d4 <ferror@plt+0x24e4>
  404180:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  404184:	str	w28, [sp, #152]
  404188:	ldr	w0, [x0, #2708]
  40418c:	cbz	w0, 4049c4 <ferror@plt+0x2dd4>
  404190:	ldr	w0, [sp, #152]
  404194:	cbz	w0, 404990 <ferror@plt+0x2da0>
  404198:	ldr	w0, [sp, #212]
  40419c:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4041a0:	add	x1, x2, #0xa10
  4041a4:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  4041a8:	sub	w0, w0, #0x2
  4041ac:	add	x25, sp, #0x108
  4041b0:	add	x0, x0, #0x1
  4041b4:	str	x1, [sp, #160]
  4041b8:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4041bc:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x5320>
  4041c0:	lsl	x0, x0, #2
  4041c4:	str	x0, [sp, #232]
  4041c8:	add	x0, x2, #0xf90
  4041cc:	str	x0, [sp, #168]
  4041d0:	add	x0, x1, #0x9a8
  4041d4:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4041d8:	add	x24, x24, #0x2b8
  4041dc:	add	x27, x8, #0x9c8
  4041e0:	add	x21, sp, #0x510
  4041e4:	add	x20, sp, #0x918
  4041e8:	mov	x26, x25
  4041ec:	str	x0, [sp, #176]
  4041f0:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4041f4:	add	x0, x0, #0x9c4
  4041f8:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  4041fc:	mov	x3, #0x0                   	// #0
  404200:	add	x1, x1, #0x2c0
  404204:	str	x0, [sp, #184]
  404208:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40420c:	add	x0, x0, #0x9c0
  404210:	str	x0, [sp, #144]
  404214:	str	x1, [sp, #192]
  404218:	ldr	w2, [x27]
  40421c:	cmp	w2, #0x0
  404220:	b.le	40424c <ferror@plt+0x265c>
  404224:	sub	w2, w2, #0x1
  404228:	add	x0, x20, #0x4
  40422c:	mov	x1, x20
  404230:	add	x2, x0, w2, uxtw #2
  404234:	nop
  404238:	str	wzr, [x1, #4]
  40423c:	cmp	x2, x0
  404240:	mov	x1, x0
  404244:	add	x0, x0, #0x4
  404248:	b.ne	404238 <ferror@plt+0x2648>  // b.any
  40424c:	ldr	x0, [sp, #176]
  404250:	add	x4, x3, #0x1
  404254:	add	w3, w3, #0x1
  404258:	str	w3, [sp, #244]
  40425c:	str	x4, [sp, #136]
  404260:	ldr	x1, [x0]
  404264:	ldr	x0, [sp, #168]
  404268:	ldr	w1, [x1, x4, lsl #2]
  40426c:	str	w1, [sp, #124]
  404270:	ldr	x2, [x0]
  404274:	ldr	w0, [x24]
  404278:	ldr	x2, [x2, x4, lsl #3]
  40427c:	str	x2, [sp, #112]
  404280:	cbnz	w0, 4045c8 <ferror@plt+0x29d8>
  404284:	ldr	w1, [sp, #124]
  404288:	mov	x3, x21
  40428c:	ldr	x0, [sp, #112]
  404290:	mov	x2, x26
  404294:	bl	403c78 <ferror@plt+0x2088>
  404298:	ldr	w0, [x27]
  40429c:	cmp	w0, #0x0
  4042a0:	b.le	404614 <ferror@plt+0x2a24>
  4042a4:	mov	x6, #0x1                   	// #1
  4042a8:	mov	x9, x21
  4042ac:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  4042b0:	mov	x21, x6
  4042b4:	add	x0, x0, #0x678
  4042b8:	mov	x6, x26
  4042bc:	mov	w28, #0x0                   	// #0
  4042c0:	mov	x25, x19
  4042c4:	mov	w26, w28
  4042c8:	str	x0, [sp, #128]
  4042cc:	b	4043c8 <ferror@plt+0x27d8>
  4042d0:	ldr	w1, [sp, #124]
  4042d4:	mov	x3, x25
  4042d8:	ldr	x0, [sp, #112]
  4042dc:	mov	w2, w21
  4042e0:	stp	x9, x6, [sp, #96]
  4042e4:	bl	403ac0 <ferror@plt+0x1ed0>
  4042e8:	mov	w5, w0
  4042ec:	add	x4, sp, #0x100
  4042f0:	mov	x0, x25
  4042f4:	add	x3, sp, #0xf8
  4042f8:	mov	x2, x23
  4042fc:	add	x1, sp, #0x104
  404300:	str	w5, [sp, #260]
  404304:	bl	402fb0 <ferror@plt+0x13c0>
  404308:	mov	x25, x0
  40430c:	ldr	w3, [sp, #248]
  404310:	add	x5, sp, #0xfc
  404314:	ldr	w4, [sp, #256]
  404318:	mov	x2, x23
  40431c:	ldr	w1, [sp, #260]
  404320:	bl	4036a0 <ferror@plt+0x1ab0>
  404324:	ldp	x9, x6, [sp, #96]
  404328:	cbz	w0, 404374 <ferror@plt+0x2784>
  40432c:	adrp	x3, 461000 <stdin@@GLIBC_2.17+0x3320>
  404330:	ldr	w5, [sp, #152]
  404334:	adrp	x4, 461000 <stdin@@GLIBC_2.17+0x3320>
  404338:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  40433c:	ldr	w2, [x3, #2656]
  404340:	add	w5, w5, #0x1
  404344:	ldr	w1, [sp, #260]
  404348:	str	w5, [sp, #152]
  40434c:	add	w2, w2, w1
  404350:	ldr	w5, [x0, #2452]
  404354:	str	w2, [x3, #2656]
  404358:	ldr	w0, [x4, #3148]
  40435c:	cmp	w5, #0x0
  404360:	ldr	w3, [sp, #248]
  404364:	add	w0, w0, w3
  404368:	str	w0, [x4, #3148]
  40436c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  404370:	b.gt	404630 <ferror@plt+0x2a40>
  404374:	ldr	w0, [x24]
  404378:	ldr	w3, [sp, #252]
  40437c:	str	w3, [x20, x21, lsl #2]
  404380:	cbnz	w0, 404574 <ferror@plt+0x2984>
  404384:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  404388:	add	w26, w26, #0x1
  40438c:	mov	x4, #0x1128                	// #4392
  404390:	add	x4, sp, x4
  404394:	ldr	w0, [x2, #2516]
  404398:	sxtw	x1, w26
  40439c:	add	w0, w0, #0x1
  4043a0:	str	w0, [x2, #2516]
  4043a4:	mov	w0, #0x1                   	// #1
  4043a8:	str	w3, [x4, x1, lsl #2]
  4043ac:	str	w0, [x22, x1, lsl #2]
  4043b0:	add	w28, w28, #0x1
  4043b4:	str	wzr, [x9, x21, lsl #2]
  4043b8:	ldr	w1, [x27]
  4043bc:	add	x21, x21, #0x1
  4043c0:	cmp	w1, w21
  4043c4:	b.lt	404434 <ferror@plt+0x2844>  // b.tstop
  4043c8:	ldr	w1, [x6, x21, lsl #2]
  4043cc:	mov	w19, w21
  4043d0:	cbz	w1, 4043b8 <ferror@plt+0x27c8>
  4043d4:	ldr	w0, [x9, x21, lsl #2]
  4043d8:	str	wzr, [x6, x21, lsl #2]
  4043dc:	cbz	w0, 4042d0 <ferror@plt+0x26e0>
  4043e0:	ldr	w1, [x24]
  4043e4:	ldr	w19, [x20, w0, sxtw #2]
  4043e8:	str	w19, [x20, x21, lsl #2]
  4043ec:	cbnz	w1, 404598 <ferror@plt+0x29a8>
  4043f0:	mov	x3, #0x1128                	// #4392
  4043f4:	add	x2, sp, x3
  4043f8:	mov	w1, #0x0                   	// #0
  4043fc:	nop
  404400:	ldr	w0, [x2, #4]!
  404404:	add	w1, w1, #0x1
  404408:	cmp	w0, w19
  40440c:	b.ne	404400 <ferror@plt+0x2810>  // b.any
  404410:	ldr	x2, [sp, #144]
  404414:	sxtw	x1, w1
  404418:	ldr	w0, [x2]
  40441c:	add	w0, w0, #0x1
  404420:	str	w0, [x2]
  404424:	ldr	w0, [x22, x1, lsl #2]
  404428:	add	w0, w0, #0x1
  40442c:	str	w0, [x22, x1, lsl #2]
  404430:	b	4043b0 <ferror@plt+0x27c0>
  404434:	mov	x19, x25
  404438:	mov	x21, x9
  40443c:	mov	w25, w28
  404440:	mov	w28, w26
  404444:	mov	x26, x6
  404448:	ldr	x2, [sp, #192]
  40444c:	ldr	w0, [sp, #244]
  404450:	ldr	w1, [x2]
  404454:	add	w1, w1, w25
  404458:	str	w1, [x2]
  40445c:	ldr	w1, [sp, #156]
  404460:	cmp	w0, w1
  404464:	b.gt	4045bc <ferror@plt+0x29cc>
  404468:	ldr	x0, [sp, #160]
  40446c:	ldr	x0, [x0]
  404470:	cbz	x0, 404490 <ferror@plt+0x28a0>
  404474:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  404478:	ldrsw	x2, [sp, #244]
  40447c:	ldrsw	x3, [x1, #3104]
  404480:	ldr	w3, [x20, x3, lsl #2]
  404484:	str	w3, [x0, x2, lsl #2]
  404488:	ldrsw	x0, [x1, #3104]
  40448c:	str	wzr, [x20, x0, lsl #2]
  404490:	ldr	x0, [sp, #184]
  404494:	ldr	w0, [x0]
  404498:	cbnz	w0, 404658 <ferror@plt+0x2a68>
  40449c:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4044a0:	ldr	w1, [sp, #244]
  4044a4:	ldr	w3, [x0, #2708]
  4044a8:	cbnz	w3, 404620 <ferror@plt+0x2a30>
  4044ac:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4044b0:	ldr	w0, [x0, #2712]
  4044b4:	cmp	w0, w1
  4044b8:	b.eq	404644 <ferror@plt+0x2a54>  // b.none
  4044bc:	cbz	w28, 4049bc <ferror@plt+0x2dcc>
  4044c0:	sub	w4, w28, #0x1
  4044c4:	mov	x0, #0x0                   	// #0
  4044c8:	add	x4, x4, #0x1
  4044cc:	mov	w28, #0x0                   	// #0
  4044d0:	lsl	x4, x4, #2
  4044d4:	nop
  4044d8:	mov	x2, #0x1128                	// #4392
  4044dc:	add	x2, sp, x2
  4044e0:	add	x5, x0, x2
  4044e4:	add	x2, x22, x0
  4044e8:	add	x0, x0, #0x4
  4044ec:	ldr	w2, [x2, #4]
  4044f0:	cmp	w2, w28
  4044f4:	b.le	404500 <ferror@plt+0x2910>
  4044f8:	ldr	w3, [x5, #4]
  4044fc:	mov	w28, w2
  404500:	cmp	x4, x0
  404504:	b.ne	4044d8 <ferror@plt+0x28e8>  // b.any
  404508:	mov	w4, w28
  40450c:	mov	w2, w25
  404510:	mov	x0, x20
  404514:	bl	415720 <ferror@plt+0x13b30>
  404518:	ldr	x3, [sp, #136]
  40451c:	ldr	w0, [sp, #152]
  404520:	cmp	w0, w3
  404524:	b.gt	404218 <ferror@plt+0x2628>
  404528:	ldr	x0, [sp, #224]
  40452c:	ldr	w0, [x0, #2500]
  404530:	cbnz	w0, 40499c <ferror@plt+0x2dac>
  404534:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  404538:	ldr	w0, [x0, #2708]
  40453c:	cbz	w0, 4048ac <ferror@plt+0x2cbc>
  404540:	mov	x0, x23
  404544:	bl	401a30 <free@plt>
  404548:	mov	x0, x19
  40454c:	bl	401a30 <free@plt>
  404550:	mov	x12, #0x1530                	// #5424
  404554:	ldp	x29, x30, [sp]
  404558:	ldp	x19, x20, [sp, #16]
  40455c:	ldp	x21, x22, [sp, #32]
  404560:	ldp	x23, x24, [sp, #48]
  404564:	ldp	x25, x26, [sp, #64]
  404568:	ldp	x27, x28, [sp, #80]
  40456c:	add	sp, sp, x12
  404570:	ret
  404574:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  404578:	mov	w2, w19
  40457c:	ldr	x1, [sp, #128]
  404580:	stp	x9, x6, [sp, #96]
  404584:	ldr	x0, [x0, #3280]
  404588:	bl	401bc0 <fprintf@plt>
  40458c:	ldr	w3, [sp, #252]
  404590:	ldp	x9, x6, [sp, #96]
  404594:	b	404384 <ferror@plt+0x2794>
  404598:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  40459c:	mov	w3, w19
  4045a0:	ldr	x1, [sp, #128]
  4045a4:	mov	w2, w21
  4045a8:	ldr	x0, [x0, #3280]
  4045ac:	stp	x9, x6, [sp, #96]
  4045b0:	bl	401bc0 <fprintf@plt>
  4045b4:	ldp	x9, x6, [sp, #96]
  4045b8:	b	4043f0 <ferror@plt+0x2800>
  4045bc:	mov	x1, x20
  4045c0:	bl	402ed8 <ferror@plt+0x12e8>
  4045c4:	b	404468 <ferror@plt+0x2878>
  4045c8:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  4045cc:	mov	w2, #0x5                   	// #5
  4045d0:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  4045d4:	add	x1, x1, #0x668
  4045d8:	ldr	x25, [x0, #3280]
  4045dc:	mov	x0, #0x0                   	// #0
  4045e0:	bl	401ae0 <dcgettext@plt>
  4045e4:	mov	x1, x0
  4045e8:	ldr	w2, [sp, #244]
  4045ec:	mov	x0, x25
  4045f0:	bl	401bc0 <fprintf@plt>
  4045f4:	ldr	w1, [sp, #124]
  4045f8:	mov	x3, x21
  4045fc:	ldr	x0, [sp, #112]
  404600:	mov	x2, x26
  404604:	bl	403c78 <ferror@plt+0x2088>
  404608:	ldr	w0, [x27]
  40460c:	cmp	w0, #0x0
  404610:	b.gt	4042a4 <ferror@plt+0x26b4>
  404614:	mov	w25, #0x0                   	// #0
  404618:	mov	w28, #0x0                   	// #0
  40461c:	b	404448 <ferror@plt+0x2858>
  404620:	mov	w2, w25
  404624:	mov	x0, x20
  404628:	bl	414da8 <ferror@plt+0x131b8>
  40462c:	b	404518 <ferror@plt+0x2928>
  404630:	mov	x2, x23
  404634:	mov	x0, x25
  404638:	bl	402ae8 <ferror@plt+0xef8>
  40463c:	ldp	x9, x6, [sp, #96]
  404640:	b	404374 <ferror@plt+0x2784>
  404644:	mov	w3, #0xffff8002            	// #-32766
  404648:	mov	w2, #0x0                   	// #0
  40464c:	mov	w1, #0x0                   	// #0
  404650:	bl	414e60 <ferror@plt+0x13270>
  404654:	b	404518 <ferror@plt+0x2928>
  404658:	ldr	x25, [sp, #216]
  40465c:	adrp	x28, 45f000 <stdin@@GLIBC_2.17+0x1320>
  404660:	ldr	x0, [sp, #200]
  404664:	ldp	w1, w2, [x25, #4]
  404668:	add	w1, w1, #0x1
  40466c:	str	w1, [x25, #4]
  404670:	mul	w1, w1, w2
  404674:	lsl	x1, x1, #2
  404678:	bl	401950 <realloc@plt>
  40467c:	ldrb	w1, [x28, #2512]
  404680:	str	x0, [x25, #16]
  404684:	str	x0, [sp, #200]
  404688:	cbnz	w1, 404940 <ferror@plt+0x2d50>
  40468c:	ldr	x0, [sp, #200]
  404690:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  404694:	ldr	w4, [sp, #208]
  404698:	ldr	w2, [sp, #244]
  40469c:	sxtw	x3, w4
  4046a0:	add	x28, x0, w4, sxtw #2
  4046a4:	ldr	w0, [x1, #2712]
  4046a8:	add	w4, w4, #0x1
  4046ac:	str	x3, [sp, #96]
  4046b0:	str	w4, [sp, #208]
  4046b4:	cmp	w2, w0
  4046b8:	b.eq	40491c <ferror@plt+0x2d2c>  // b.none
  4046bc:	bl	40dd50 <ferror@plt+0xc160>
  4046c0:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  4046c4:	ldr	x3, [sp, #96]
  4046c8:	ldr	w0, [x1, #2712]
  4046cc:	ldr	x1, [sp, #200]
  4046d0:	str	w0, [x1, x3, lsl #2]
  4046d4:	ldr	w0, [sp, #212]
  4046d8:	add	x28, x28, #0x4
  4046dc:	mov	x25, #0x0                   	// #0
  4046e0:	cmp	w0, #0x1
  4046e4:	b.le	404748 <ferror@plt+0x2b58>
  4046e8:	str	x19, [sp, #96]
  4046ec:	mov	x19, x25
  4046f0:	ldr	x25, [sp, #232]
  4046f4:	nop
  4046f8:	add	x0, x20, x19
  4046fc:	ldr	w0, [x0, #4]
  404700:	cbnz	w0, 40470c <ferror@plt+0x2b1c>
  404704:	ldr	w0, [sp, #244]
  404708:	neg	w0, w0
  40470c:	bl	40dd50 <ferror@plt+0xc160>
  404710:	add	x0, x20, x19
  404714:	ldr	w0, [x0, #4]
  404718:	cbnz	w0, 404724 <ferror@plt+0x2b34>
  40471c:	ldr	w0, [sp, #244]
  404720:	neg	w0, w0
  404724:	str	w0, [x28, x19]
  404728:	add	x19, x19, #0x4
  40472c:	cmp	x25, x19
  404730:	b.ne	4046f8 <ferror@plt+0x2b08>  // b.any
  404734:	ldp	w1, w0, [sp, #208]
  404738:	ldr	x19, [sp, #96]
  40473c:	sub	w0, w0, #0x1
  404740:	add	w0, w1, w0
  404744:	str	w0, [sp, #208]
  404748:	bl	40d6d8 <ferror@plt+0xbae8>
  40474c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  404750:	add	x0, x0, #0x9d0
  404754:	ldrb	w0, [x0]
  404758:	cbz	w0, 404518 <ferror@plt+0x2928>
  40475c:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  404760:	add	x0, x0, #0x630
  404764:	bl	40e0a0 <ferror@plt+0xc4b0>
  404768:	b	404518 <ferror@plt+0x2928>
  40476c:	mov	x2, x23
  404770:	mov	x0, x19
  404774:	bl	402ae8 <ferror@plt+0xef8>
  404778:	b	404148 <ferror@plt+0x2558>
  40477c:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  404780:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  404784:	str	x2, [sp, #224]
  404788:	ldr	w2, [x2, #2500]
  40478c:	ldr	w1, [x20, #2504]
  404790:	ldr	w0, [x0, #2752]
  404794:	str	w2, [sp, #208]
  404798:	cmp	w0, w1
  40479c:	b.eq	404a20 <ferror@plt+0x2e30>  // b.none
  4047a0:	ldr	w0, [sp, #208]
  4047a4:	cbz	w0, 404a10 <ferror@plt+0x2e20>
  4047a8:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4047ac:	ldr	w3, [x20, #2504]
  4047b0:	mov	x1, #0x18                  	// #24
  4047b4:	mov	x0, #0x1                   	// #1
  4047b8:	ldr	x2, [x2, #2576]
  4047bc:	adrp	x21, 461000 <stdin@@GLIBC_2.17+0x3320>
  4047c0:	adrp	x20, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4047c4:	adrp	x25, 41d000 <ferror@plt+0x1b410>
  4047c8:	cmp	x2, #0x0
  4047cc:	add	x25, x25, #0x558
  4047d0:	cinc	w26, w3, eq  // eq = none
  4047d4:	str	w26, [sp, #212]
  4047d8:	bl	401920 <calloc@plt>
  4047dc:	mov	x24, x0
  4047e0:	mov	w1, #0x8                   	// #8
  4047e4:	str	x0, [sp, #216]
  4047e8:	bl	413ca8 <ferror@plt+0x120b8>
  4047ec:	mov	w2, #0x1                   	// #1
  4047f0:	stp	w2, w26, [x24, #4]
  4047f4:	mov	x1, #0x4                   	// #4
  4047f8:	mov	w0, w26
  4047fc:	bl	401920 <calloc@plt>
  404800:	str	x0, [x24, #16]
  404804:	ldr	w1, [x21, #2708]
  404808:	adrp	x24, 41d000 <ferror@plt+0x1b410>
  40480c:	add	x24, x24, #0x568
  404810:	str	x0, [sp, #200]
  404814:	cmp	w1, #0x0
  404818:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40481c:	csel	x2, x25, x24, ne  // ne = any
  404820:	add	x0, x0, #0x150
  404824:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  404828:	add	x1, x1, #0x588
  40482c:	bl	401f80 <ferror@plt+0x390>
  404830:	ldrb	w0, [x20, #2512]
  404834:	cbz	w0, 404a80 <ferror@plt+0x2e90>
  404838:	ldr	w1, [x21, #2708]
  40483c:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  404840:	mov	w2, w26
  404844:	add	x0, x0, #0x5b8
  404848:	cmp	w1, #0x0
  40484c:	csel	x1, x25, x24, ne  // ne = any
  404850:	bl	40e070 <ferror@plt+0xc480>
  404854:	ldrb	w0, [x20, #2512]
  404858:	cbnz	w0, 404b04 <ferror@plt+0x2f14>
  40485c:	ldr	w25, [sp, #212]
  404860:	cmp	w25, #0x0
  404864:	b.le	404b28 <ferror@plt+0x2f38>
  404868:	ldr	x24, [sp, #200]
  40486c:	mov	x21, #0x0                   	// #0
  404870:	mov	w0, #0x0                   	// #0
  404874:	bl	40dd50 <ferror@plt+0xc160>
  404878:	str	wzr, [x24, x21, lsl #2]
  40487c:	add	x21, x21, #0x1
  404880:	cmp	w25, w21
  404884:	b.gt	404870 <ferror@plt+0x2c80>
  404888:	ldr	w0, [sp, #212]
  40488c:	str	w0, [sp, #208]
  404890:	bl	40d6d8 <ferror@plt+0xbae8>
  404894:	ldrb	w0, [x20, #2512]
  404898:	cbz	w0, 404080 <ferror@plt+0x2490>
  40489c:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  4048a0:	add	x0, x0, #0x630
  4048a4:	bl	40e0a0 <ferror@plt+0xc4b0>
  4048a8:	b	404080 <ferror@plt+0x2490>
  4048ac:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x4320>
  4048b0:	bl	415340 <ferror@plt+0x13750>
  4048b4:	ldr	w0, [x20, #2456]
  4048b8:	cmp	w0, #0x0
  4048bc:	b.le	404914 <ferror@plt+0x2d24>
  4048c0:	adrp	x25, 463000 <stdin@@GLIBC_2.17+0x5320>
  4048c4:	adrp	x24, 464000 <stdin@@GLIBC_2.17+0x6320>
  4048c8:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4048cc:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x5320>
  4048d0:	add	x20, x20, #0x998
  4048d4:	add	x25, x25, #0x2c8
  4048d8:	add	x24, x24, #0x2b8
  4048dc:	add	x22, x22, #0x1d8
  4048e0:	add	x21, x21, #0xab0
  4048e4:	nop
  4048e8:	sxtw	x0, w0
  4048ec:	ldr	w3, [x25, x0, lsl #2]
  4048f0:	ldr	w2, [x24, x0, lsl #2]
  4048f4:	ldr	w1, [x22, x0, lsl #2]
  4048f8:	ldr	w0, [x21, x0, lsl #2]
  4048fc:	bl	414b20 <ferror@plt+0x12f30>
  404900:	ldr	w0, [x20]
  404904:	sub	w0, w0, #0x1
  404908:	str	w0, [x20]
  40490c:	cmp	w0, #0x0
  404910:	b.gt	4048e8 <ferror@plt+0x2cf8>
  404914:	bl	4149c0 <ferror@plt+0x12dd0>
  404918:	b	404540 <ferror@plt+0x2950>
  40491c:	neg	w0, w2
  404920:	bl	40dd50 <ferror@plt+0xc160>
  404924:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  404928:	ldr	x3, [sp, #96]
  40492c:	ldr	w0, [x1, #2712]
  404930:	ldr	x1, [sp, #200]
  404934:	neg	w0, w0
  404938:	str	w0, [x1, x3, lsl #2]
  40493c:	b	4046d4 <ferror@plt+0x2ae4>
  404940:	adrp	x0, 437000 <ferror@plt+0x35410>
  404944:	add	x0, x0, #0xcf8
  404948:	bl	40e0a0 <ferror@plt+0xc4b0>
  40494c:	b	40468c <ferror@plt+0x2a9c>
  404950:	adrp	x20, 45f000 <stdin@@GLIBC_2.17+0x1320>
  404954:	ldr	x0, [x20, #2592]
  404958:	ldr	w0, [x0, #4]
  40495c:	bl	40e8d8 <ferror@plt+0xcce8>
  404960:	mov	w2, #0x5                   	// #5
  404964:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  404968:	mov	x0, #0x0                   	// #0
  40496c:	add	x1, x1, #0x578
  404970:	bl	401ae0 <dcgettext@plt>
  404974:	adrp	x1, 45d000 <ferror@plt+0x5b410>
  404978:	ldr	x1, [x1, #3280]
  40497c:	bl	4017a0 <fputs@plt>
  404980:	b	404010 <ferror@plt+0x2420>
  404984:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  404988:	ldr	w0, [x0, #2708]
  40498c:	cbz	w0, 404b14 <ferror@plt+0x2f24>
  404990:	ldr	x0, [sp, #224]
  404994:	ldr	w0, [x0, #2500]
  404998:	cbz	w0, 404540 <ferror@plt+0x2950>
  40499c:	bl	40e0d0 <ferror@plt+0xc4e0>
  4049a0:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4049a4:	ldrb	w0, [x0, #3132]
  4049a8:	cbnz	w0, 404ac8 <ferror@plt+0x2ed8>
  4049ac:	ldr	x0, [sp, #216]
  4049b0:	cbz	x0, 404540 <ferror@plt+0x2950>
  4049b4:	bl	413cc8 <ferror@plt+0x120d8>
  4049b8:	b	404540 <ferror@plt+0x2950>
  4049bc:	mov	w3, w28
  4049c0:	b	404508 <ferror@plt+0x2918>
  4049c4:	mov	w0, w28
  4049c8:	add	w0, w0, #0x1
  4049cc:	str	w0, [sp, #152]
  4049d0:	adrp	x5, 461000 <stdin@@GLIBC_2.17+0x3320>
  4049d4:	mov	x2, x23
  4049d8:	add	x5, x5, #0xa98
  4049dc:	mov	x0, x19
  4049e0:	mov	w4, #0x0                   	// #0
  4049e4:	mov	w3, #0x0                   	// #0
  4049e8:	mov	w1, #0x0                   	// #0
  4049ec:	bl	4036a0 <ferror@plt+0x1ab0>
  4049f0:	cbz	w0, 404aac <ferror@plt+0x2ebc>
  4049f4:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  4049f8:	str	w25, [sp, #156]
  4049fc:	ldr	w0, [x1, #3148]
  404a00:	add	w0, w0, #0x1
  404a04:	str	w0, [x1, #3148]
  404a08:	b	404198 <ferror@plt+0x25a8>
  404a0c:	b.eq	404a4c <ferror@plt+0x2e5c>  // b.none
  404a10:	str	xzr, [sp, #200]
  404a14:	str	wzr, [sp, #212]
  404a18:	str	xzr, [sp, #216]
  404a1c:	b	404080 <ferror@plt+0x2490>
  404a20:	ldr	w1, [x24, #3088]
  404a24:	mov	w2, w2
  404a28:	cmp	w0, w1
  404a2c:	cbz	w2, 404a0c <ferror@plt+0x2e1c>
  404a30:	b.eq	404a4c <ferror@plt+0x2e5c>  // b.none
  404a34:	cmp	w0, #0x0
  404a38:	ccmp	w0, w1, #0x0, gt
  404a3c:	b.gt	4047a8 <ferror@plt+0x2bb8>
  404a40:	sub	w1, w0, #0x1
  404a44:	tst	w1, w0
  404a48:	b.ne	4047a8 <ferror@plt+0x2bb8>  // b.any
  404a4c:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  404a50:	mov	x1, #0x4                   	// #4
  404a54:	ldr	w0, [x0, #2720]
  404a58:	bl	40d780 <ferror@plt+0xbb90>
  404a5c:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  404a60:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  404a64:	ldr	w1, [x1, #2708]
  404a68:	str	x0, [x2, #2576]
  404a6c:	cbnz	w1, 40402c <ferror@plt+0x243c>
  404a70:	ldr	x0, [sp, #224]
  404a74:	ldr	w0, [x0, #2500]
  404a78:	str	w0, [sp, #208]
  404a7c:	b	4047a0 <ferror@plt+0x2bb0>
  404a80:	ldr	w1, [sp, #212]
  404a84:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  404a88:	add	x0, x0, #0x5e0
  404a8c:	bl	40dfe0 <ferror@plt+0xc3f0>
  404a90:	ldr	w1, [x21, #2708]
  404a94:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  404a98:	add	x0, x0, #0x610
  404a9c:	cmp	w1, #0x0
  404aa0:	csel	x1, x25, x24, ne  // ne = any
  404aa4:	bl	40e030 <ferror@plt+0xc440>
  404aa8:	b	404854 <ferror@plt+0x2c64>
  404aac:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  404ab0:	add	x1, x1, #0x638
  404ab4:	mov	w2, #0x5                   	// #5
  404ab8:	mov	x0, #0x0                   	// #0
  404abc:	bl	401ae0 <dcgettext@plt>
  404ac0:	bl	40d728 <ferror@plt+0xbb38>
  404ac4:	b	4049f4 <ferror@plt+0x2e04>
  404ac8:	ldr	x20, [sp, #216]
  404acc:	mov	x0, x20
  404ad0:	bl	4144e8 <ferror@plt+0x128f8>
  404ad4:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  404ad8:	mov	x1, x20
  404adc:	add	x0, x0, #0x1b8
  404ae0:	bl	414190 <ferror@plt+0x125a0>
  404ae4:	tbz	w0, #31, 4049ac <ferror@plt+0x2dbc>
  404ae8:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  404aec:	add	x1, x1, #0x680
  404af0:	mov	w2, #0x5                   	// #5
  404af4:	mov	x0, #0x0                   	// #0
  404af8:	bl	401ae0 <dcgettext@plt>
  404afc:	bl	40d6f0 <ferror@plt+0xbb00>
  404b00:	b	4049ac <ferror@plt+0x2dbc>
  404b04:	adrp	x0, 437000 <ferror@plt+0x35410>
  404b08:	add	x0, x0, #0xcf8
  404b0c:	bl	40e0a0 <ferror@plt+0xc4b0>
  404b10:	b	40485c <ferror@plt+0x2c6c>
  404b14:	ldr	w0, [sp, #156]
  404b18:	add	w25, w0, #0x1
  404b1c:	mov	w0, #0x1                   	// #1
  404b20:	str	w0, [sp, #152]
  404b24:	b	4049d0 <ferror@plt+0x2de0>
  404b28:	str	wzr, [sp, #208]
  404b2c:	b	404890 <ferror@plt+0x2ca0>
  404b30:	adrp	x12, 461000 <stdin@@GLIBC_2.17+0x3320>
  404b34:	ldr	w0, [x12, #3108]
  404b38:	cmp	w0, #0x0
  404b3c:	b.le	404bec <ferror@plt+0x2ffc>
  404b40:	adrp	x13, 45f000 <stdin@@GLIBC_2.17+0x1320>
  404b44:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x5320>
  404b48:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x6320>
  404b4c:	add	x12, x12, #0xc24
  404b50:	add	x13, x13, #0x9b8
  404b54:	add	x8, x8, #0x278
  404b58:	add	x10, x10, #0xac0
  404b5c:	mov	x3, #0x4                   	// #4
  404b60:	mov	w11, #0x1                   	// #1
  404b64:	adrp	x14, 461000 <stdin@@GLIBC_2.17+0x3320>
  404b68:	ldr	x0, [x8]
  404b6c:	ldr	x1, [x13]
  404b70:	add	x4, x0, x3
  404b74:	ldr	w0, [x0, x3]
  404b78:	ldr	w7, [x1, x3]
  404b7c:	cmp	w0, #0x0
  404b80:	b.le	404bf0 <ferror@plt+0x3000>
  404b84:	sxtw	x1, w7
  404b88:	add	x9, x14, #0xc18
  404b8c:	mov	w0, #0x0                   	// #0
  404b90:	mov	w5, #0x0                   	// #0
  404b94:	nop
  404b98:	ldr	x2, [x9]
  404b9c:	add	w6, w7, w5
  404ba0:	add	w0, w0, #0x1
  404ba4:	ldrb	w4, [x2, x1]
  404ba8:	add	x1, x1, #0x1
  404bac:	ldr	w4, [x10, x4, lsl #2]
  404bb0:	cmp	w4, #0x0
  404bb4:	b.le	404bc0 <ferror@plt+0x2fd0>
  404bb8:	add	w5, w5, #0x1
  404bbc:	strb	w4, [x2, w6, sxtw]
  404bc0:	ldr	x2, [x8]
  404bc4:	add	x4, x2, x3
  404bc8:	ldr	w2, [x2, x3]
  404bcc:	cmp	w2, w0
  404bd0:	b.gt	404b98 <ferror@plt+0x2fa8>
  404bd4:	str	w5, [x4]
  404bd8:	add	w11, w11, #0x1
  404bdc:	add	x3, x3, #0x4
  404be0:	ldr	w0, [x12]
  404be4:	cmp	w0, w11
  404be8:	b.ge	404b68 <ferror@plt+0x2f78>  // b.tcont
  404bec:	ret
  404bf0:	mov	w5, #0x0                   	// #0
  404bf4:	str	w5, [x4]
  404bf8:	add	w11, w11, #0x1
  404bfc:	add	x3, x3, #0x4
  404c00:	ldr	w0, [x12]
  404c04:	cmp	w0, w11
  404c08:	b.ge	404b68 <ferror@plt+0x2f78>  // b.tcont
  404c0c:	b	404bec <ferror@plt+0x2ffc>
  404c10:	cmp	w2, #0x0
  404c14:	mov	x6, x0
  404c18:	b.le	404c74 <ferror@plt+0x3084>
  404c1c:	mov	x4, #0x1                   	// #1
  404c20:	mov	w0, #0x0                   	// #0
  404c24:	b	404c34 <ferror@plt+0x3044>
  404c28:	add	x4, x4, #0x1
  404c2c:	cmp	w2, w4
  404c30:	b.lt	404c70 <ferror@plt+0x3080>  // b.tstop
  404c34:	ldr	w3, [x1, x4, lsl #2]
  404c38:	cbnz	w3, 404c28 <ferror@plt+0x3038>
  404c3c:	add	w7, w0, #0x1
  404c40:	str	w7, [x1, x4, lsl #2]
  404c44:	ldr	w3, [x6, x4, lsl #2]
  404c48:	cbz	w3, 404c60 <ferror@plt+0x3070>
  404c4c:	mvn	w5, w0
  404c50:	sxtw	x3, w3
  404c54:	str	w5, [x1, x3, lsl #2]
  404c58:	ldr	w3, [x6, x3, lsl #2]
  404c5c:	cbnz	w3, 404c50 <ferror@plt+0x3060>
  404c60:	add	x4, x4, #0x1
  404c64:	mov	w0, w7
  404c68:	cmp	w2, w4
  404c6c:	b.ge	404c34 <ferror@plt+0x3044>  // b.tcont
  404c70:	ret
  404c74:	mov	w0, #0x0                   	// #0
  404c78:	ret
  404c7c:	nop
  404c80:	cmp	w1, #0x0
  404c84:	b.le	404e0c <ferror@plt+0x321c>
  404c88:	cmp	w5, #0x0
  404c8c:	stp	x29, x30, [sp, #-16]!
  404c90:	adrp	x10, 45d000 <ferror@plt+0x5b410>
  404c94:	mov	w7, w1
  404c98:	mov	x8, x0
  404c9c:	mov	x13, x2
  404ca0:	mov	x15, x3
  404ca4:	mov	w16, w4
  404ca8:	mov	w6, w5
  404cac:	cset	w30, ne  // ne = any
  404cb0:	add	x10, x10, #0xd00
  404cb4:	mov	w9, #0x0                   	// #0
  404cb8:	mov	w18, #0x1                   	// #1
  404cbc:	mov	x29, sp
  404cc0:	ldrb	w14, [x8, w9, sxtw]
  404cc4:	add	w9, w9, #0x1
  404cc8:	mov	w3, w9
  404ccc:	cmp	w14, #0x0
  404cd0:	ccmp	w30, #0x0, #0x4, eq  // eq = none
  404cd4:	csel	w14, w14, w6, eq  // eq = none
  404cd8:	sxtw	x11, w14
  404cdc:	sbfiz	x17, x14, #2, #32
  404ce0:	add	x1, x13, x17
  404ce4:	ldr	w5, [x13, x11, lsl #2]
  404ce8:	ldr	w12, [x15, x11, lsl #2]
  404cec:	cmp	w5, #0x0
  404cf0:	ccmp	w5, w16, #0x0, ne  // ne = any
  404cf4:	mov	w0, w12
  404cf8:	b.gt	404db8 <ferror@plt+0x31c8>
  404cfc:	nop
  404d00:	cmp	w7, w3
  404d04:	sxtw	x0, w3
  404d08:	b.le	404d44 <ferror@plt+0x3154>
  404d0c:	nop
  404d10:	ldrb	w2, [x8, x0]
  404d14:	mov	w4, w0
  404d18:	mov	w3, w0
  404d1c:	cbz	w6, 404d74 <ferror@plt+0x3184>
  404d20:	mov	w1, w6
  404d24:	cbnz	w2, 404d74 <ferror@plt+0x3184>
  404d28:	cmp	w1, w5
  404d2c:	b.gt	404d44 <ferror@plt+0x3154>
  404d30:	b.eq	404d7c <ferror@plt+0x318c>  // b.none
  404d34:	add	x0, x0, #0x1
  404d38:	add	w3, w4, #0x1
  404d3c:	cmp	w7, w0
  404d40:	b.gt	404d10 <ferror@plt+0x3120>
  404d44:	str	w12, [x15, w5, sxtw #2]
  404d48:	lsl	x11, x11, #2
  404d4c:	sbfiz	x0, x5, #2, #32
  404d50:	cbz	w12, 404e04 <ferror@plt+0x3214>
  404d54:	str	w5, [x13, w12, sxtw #2]
  404d58:	mov	w12, w5
  404d5c:	ldr	w5, [x13, x0]
  404d60:	cmp	w5, #0x0
  404d64:	ccmp	w16, w5, #0x1, ne  // ne = any
  404d68:	b.lt	404dac <ferror@plt+0x31bc>  // b.tstop
  404d6c:	sxtw	x11, w14
  404d70:	b	404d00 <ferror@plt+0x3110>
  404d74:	mov	w1, w2
  404d78:	b	404d28 <ferror@plt+0x3138>
  404d7c:	ldrb	w2, [x10, x0]
  404d80:	cbnz	w2, 404d34 <ferror@plt+0x3144>
  404d84:	str	w14, [x15, w1, sxtw #2]
  404d88:	sbfiz	x0, x1, #2, #32
  404d8c:	str	w1, [x13, x11, lsl #2]
  404d90:	mov	w14, w1
  404d94:	strb	w18, [x10, w3, sxtw]
  404d98:	mov	x11, x0
  404d9c:	ldr	w5, [x13, x0]
  404da0:	cmp	w5, #0x0
  404da4:	ccmp	w16, w5, #0x1, ne  // ne = any
  404da8:	b.ge	404d6c <ferror@plt+0x317c>  // b.tcont
  404dac:	ldr	w0, [x15, x17]
  404db0:	add	x1, x13, x11
  404db4:	orr	w0, w12, w0
  404db8:	cbz	w0, 404dc4 <ferror@plt+0x31d4>
  404dbc:	str	wzr, [x15, x17]
  404dc0:	str	wzr, [x13, w12, sxtw #2]
  404dc4:	str	wzr, [x1]
  404dc8:	cmp	w7, w9
  404dcc:	b.le	404dfc <ferror@plt+0x320c>
  404dd0:	sxtw	x0, w9
  404dd4:	b	404de8 <ferror@plt+0x31f8>
  404dd8:	strb	wzr, [x10, x0]
  404ddc:	add	x0, x0, #0x1
  404de0:	cmp	w7, w0
  404de4:	b.le	404dfc <ferror@plt+0x320c>
  404de8:	ldrb	w1, [x10, x0]
  404dec:	mov	w9, w0
  404df0:	cbnz	w1, 404dd8 <ferror@plt+0x31e8>
  404df4:	cmp	w7, w0
  404df8:	b.gt	404cc0 <ferror@plt+0x30d0>
  404dfc:	ldp	x29, x30, [sp], #16
  404e00:	ret
  404e04:	mov	w12, w5
  404e08:	b	404d5c <ferror@plt+0x316c>
  404e0c:	ret
  404e10:	sxtw	x0, w0
  404e14:	ldr	w4, [x1, x0, lsl #2]
  404e18:	ldr	w3, [x2, x0, lsl #2]
  404e1c:	cbz	w4, 404e28 <ferror@plt+0x3238>
  404e20:	str	w3, [x2, w4, sxtw #2]
  404e24:	ldr	w3, [x2, x0, lsl #2]
  404e28:	cbz	w3, 404e34 <ferror@plt+0x3244>
  404e2c:	ldr	w4, [x1, x0, lsl #2]
  404e30:	str	w4, [x1, w3, sxtw #2]
  404e34:	str	wzr, [x1, x0, lsl #2]
  404e38:	str	wzr, [x2, x0, lsl #2]
  404e3c:	ret
  404e40:	stp	x29, x30, [sp, #-128]!
  404e44:	mov	x29, sp
  404e48:	stp	x19, x20, [sp, #16]
  404e4c:	mov	x19, x0
  404e50:	mov	x0, #0x28                  	// #40
  404e54:	str	x21, [sp, #32]
  404e58:	mov	x21, x1
  404e5c:	stp	x2, x3, [sp, #80]
  404e60:	stp	x4, x5, [sp, #96]
  404e64:	stp	x6, x7, [sp, #112]
  404e68:	bl	4018b0 <malloc@plt>
  404e6c:	mov	x20, x0
  404e70:	cbz	x0, 404f88 <ferror@plt+0x3398>
  404e74:	stp	xzr, xzr, [x20]
  404e78:	stp	xzr, xzr, [x20, #16]
  404e7c:	str	xzr, [x20, #32]
  404e80:	cbz	x19, 404e98 <ferror@plt+0x32a8>
  404e84:	nop
  404e88:	mov	x0, x19
  404e8c:	ldr	x19, [x19, #32]
  404e90:	cbnz	x19, 404e88 <ferror@plt+0x3298>
  404e94:	str	x20, [x0, #32]
  404e98:	mov	x0, #0x48                  	// #72
  404e9c:	bl	4018b0 <malloc@plt>
  404ea0:	str	x0, [x20, #24]
  404ea4:	mov	x3, x0
  404ea8:	cbz	x0, 404fa0 <ferror@plt+0x33b0>
  404eac:	mov	x4, x0
  404eb0:	mov	w2, #0x1                   	// #1
  404eb4:	str	w2, [x20, #16]
  404eb8:	add	x1, sp, #0x50
  404ebc:	add	x5, sp, #0x80
  404ec0:	mov	w0, #0xffffffd0            	// #-48
  404ec4:	mov	w6, #0x8                   	// #8
  404ec8:	str	x21, [x3]
  404ecc:	stp	x5, x5, [sp, #48]
  404ed0:	str	x1, [sp, #64]
  404ed4:	stp	w0, wzr, [sp, #72]
  404ed8:	b	404f04 <ferror@plt+0x3314>
  404edc:	and	x5, x5, #0xfffffffffffffff8
  404ee0:	str	x5, [sp, #48]
  404ee4:	ldr	x19, [x1]
  404ee8:	cmp	w6, w2
  404eec:	cbz	x19, 404f3c <ferror@plt+0x334c>
  404ef0:	b.le	404f54 <ferror@plt+0x3364>
  404ef4:	add	w1, w2, #0x1
  404ef8:	str	w1, [x20, #16]
  404efc:	str	x19, [x4, w2, sxtw #3]
  404f00:	mov	w2, w1
  404f04:	ldr	w3, [sp, #72]
  404f08:	ldr	x1, [sp, #48]
  404f0c:	add	w7, w3, #0x8
  404f10:	add	x5, x1, #0xf
  404f14:	tbz	w3, #31, 404edc <ferror@plt+0x32ec>
  404f18:	str	w7, [sp, #72]
  404f1c:	add	x0, x1, #0xf
  404f20:	cmp	w7, #0x0
  404f24:	and	x0, x0, #0xfffffffffffffff8
  404f28:	b.le	404f7c <ferror@plt+0x338c>
  404f2c:	ldr	x19, [x1]
  404f30:	str	x0, [sp, #48]
  404f34:	cmp	w6, w2
  404f38:	cbnz	x19, 404ef0 <ferror@plt+0x3300>
  404f3c:	str	xzr, [x4, w2, sxtw #3]
  404f40:	mov	x0, x20
  404f44:	ldp	x19, x20, [sp, #16]
  404f48:	ldr	x21, [sp, #32]
  404f4c:	ldp	x29, x30, [sp], #128
  404f50:	ret
  404f54:	add	w1, w6, #0x9
  404f58:	mov	x0, x4
  404f5c:	add	w21, w6, #0x8
  404f60:	sbfiz	x1, x1, #3, #32
  404f64:	bl	401950 <realloc@plt>
  404f68:	ldr	w2, [x20, #16]
  404f6c:	mov	w6, w21
  404f70:	mov	x4, x0
  404f74:	str	x0, [x20, #24]
  404f78:	b	404ef4 <ferror@plt+0x3304>
  404f7c:	ldr	x1, [sp, #56]
  404f80:	add	x1, x1, w3, sxtw
  404f84:	b	404ee4 <ferror@plt+0x32f4>
  404f88:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  404f8c:	add	x1, x1, #0x6a0
  404f90:	mov	w2, #0x5                   	// #5
  404f94:	bl	401ae0 <dcgettext@plt>
  404f98:	bl	40d6f0 <ferror@plt+0xbb00>
  404f9c:	b	404e74 <ferror@plt+0x3284>
  404fa0:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  404fa4:	add	x1, x1, #0x6c8
  404fa8:	mov	w2, #0x5                   	// #5
  404fac:	bl	401ae0 <dcgettext@plt>
  404fb0:	bl	40d6f0 <ferror@plt+0xbb00>
  404fb4:	ldr	x4, [x20, #24]
  404fb8:	ldr	w3, [x20, #16]
  404fbc:	add	w2, w3, #0x1
  404fc0:	add	x3, x4, w3, sxtw #3
  404fc4:	b	404eb4 <ferror@plt+0x32c4>
  404fc8:	stp	x29, x30, [sp, #-48]!
  404fcc:	mov	x29, sp
  404fd0:	stp	x19, x20, [sp, #16]
  404fd4:	mov	x19, x0
  404fd8:	mov	x0, #0x28                  	// #40
  404fdc:	stp	x21, x22, [sp, #32]
  404fe0:	mov	x22, x1
  404fe4:	mov	x21, x2
  404fe8:	bl	4018b0 <malloc@plt>
  404fec:	mov	x20, x0
  404ff0:	cbz	x0, 40502c <ferror@plt+0x343c>
  404ff4:	stp	x22, x21, [x20]
  404ff8:	stp	xzr, xzr, [x20, #16]
  404ffc:	str	xzr, [x20, #32]
  405000:	cbz	x19, 405018 <ferror@plt+0x3428>
  405004:	nop
  405008:	mov	x0, x19
  40500c:	ldr	x19, [x19, #32]
  405010:	cbnz	x19, 405008 <ferror@plt+0x3418>
  405014:	str	x20, [x0, #32]
  405018:	mov	x0, x20
  40501c:	ldp	x19, x20, [sp, #16]
  405020:	ldp	x21, x22, [sp, #32]
  405024:	ldp	x29, x30, [sp], #48
  405028:	ret
  40502c:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  405030:	add	x1, x1, #0x6f8
  405034:	mov	w2, #0x5                   	// #5
  405038:	bl	401ae0 <dcgettext@plt>
  40503c:	bl	40d6f0 <ferror@plt+0xbb00>
  405040:	b	404ff4 <ferror@plt+0x3404>
  405044:	nop
  405048:	cbz	x0, 405064 <ferror@plt+0x3474>
  40504c:	stp	x29, x30, [sp, #-16]!
  405050:	mov	x29, sp
  405054:	bl	405070 <ferror@plt+0x3480>
  405058:	mov	w0, #0x1                   	// #1
  40505c:	ldp	x29, x30, [sp], #16
  405060:	ret
  405064:	mov	w0, #0x1                   	// #1
  405068:	ret
  40506c:	nop
  405070:	stp	x29, x30, [sp, #-64]!
  405074:	mov	x29, sp
  405078:	stp	x19, x20, [sp, #16]
  40507c:	mov	x19, x0
  405080:	adrp	x20, 45d000 <ferror@plt+0x5b410>
  405084:	ldr	x0, [x0, #32]
  405088:	bl	405048 <ferror@plt+0x3458>
  40508c:	ldr	x0, [x20, #3288]
  405090:	bl	401ab0 <fflush@plt>
  405094:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  405098:	ldr	x0, [x0, #3280]
  40509c:	bl	401ab0 <fflush@plt>
  4050a0:	add	x0, sp, #0x38
  4050a4:	bl	401810 <pipe@plt>
  4050a8:	cmn	w0, #0x1
  4050ac:	b.eq	4051b0 <ferror@plt+0x35c0>  // b.none
  4050b0:	bl	401840 <fork@plt>
  4050b4:	cmn	w0, #0x1
  4050b8:	b.eq	40514c <ferror@plt+0x355c>  // b.none
  4050bc:	cbnz	w0, 405164 <ferror@plt+0x3574>
  4050c0:	ldr	w0, [sp, #60]
  4050c4:	adrp	x20, 45d000 <ferror@plt+0x5b410>
  4050c8:	str	x21, [sp, #32]
  4050cc:	bl	401990 <close@plt>
  4050d0:	ldr	x0, [x20, #3296]
  4050d4:	bl	401aa0 <clearerr@plt>
  4050d8:	ldr	w21, [sp, #56]
  4050dc:	ldr	x0, [x20, #3296]
  4050e0:	bl	401880 <fileno@plt>
  4050e4:	mov	w1, w0
  4050e8:	mov	w0, w21
  4050ec:	bl	401b30 <dup2@plt>
  4050f0:	cmn	w0, #0x1
  4050f4:	b.eq	4051cc <ferror@plt+0x35dc>  // b.none
  4050f8:	ldr	w0, [sp, #56]
  4050fc:	bl	401990 <close@plt>
  405100:	ldr	x0, [x20, #3296]
  405104:	mov	w2, #0x1                   	// #1
  405108:	mov	x1, #0x0                   	// #0
  40510c:	bl	4019b0 <fseek@plt>
  405110:	ldr	x1, [x20, #3296]
  405114:	mov	w0, #0x20                  	// #32
  405118:	bl	401a50 <ungetc@plt>
  40511c:	ldr	x0, [x20, #3296]
  405120:	bl	4018f0 <fgetc@plt>
  405124:	ldr	x1, [x19]
  405128:	cbz	x1, 405204 <ferror@plt+0x3614>
  40512c:	mov	x0, x19
  405130:	blr	x1
  405134:	cmn	w0, #0x1
  405138:	b.eq	405240 <ferror@plt+0x3650>  // b.none
  40513c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  405140:	mov	w1, #0x1                   	// #1
  405144:	add	x0, x0, #0xad8
  405148:	bl	401b20 <longjmp@plt>
  40514c:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  405150:	add	x1, x1, #0x730
  405154:	mov	w2, #0x5                   	// #5
  405158:	mov	x0, #0x0                   	// #0
  40515c:	bl	401ae0 <dcgettext@plt>
  405160:	bl	40d6f0 <ferror@plt+0xbb00>
  405164:	ldr	w0, [sp, #56]
  405168:	bl	401990 <close@plt>
  40516c:	ldr	w19, [sp, #60]
  405170:	ldr	x0, [x20, #3288]
  405174:	bl	401880 <fileno@plt>
  405178:	mov	w1, w0
  40517c:	mov	w0, w19
  405180:	bl	401b30 <dup2@plt>
  405184:	cmn	w0, #0x1
  405188:	b.eq	4051e8 <ferror@plt+0x35f8>  // b.none
  40518c:	ldr	w0, [sp, #60]
  405190:	bl	401990 <close@plt>
  405194:	ldr	x0, [x20, #3288]
  405198:	mov	w2, #0x1                   	// #1
  40519c:	mov	x1, #0x0                   	// #0
  4051a0:	bl	4019b0 <fseek@plt>
  4051a4:	ldp	x19, x20, [sp, #16]
  4051a8:	ldp	x29, x30, [sp], #64
  4051ac:	ret
  4051b0:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  4051b4:	add	x1, x1, #0x720
  4051b8:	mov	w2, #0x5                   	// #5
  4051bc:	mov	x0, #0x0                   	// #0
  4051c0:	bl	401ae0 <dcgettext@plt>
  4051c4:	bl	40d6f0 <ferror@plt+0xbb00>
  4051c8:	b	4050b0 <ferror@plt+0x34c0>
  4051cc:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  4051d0:	add	x1, x1, #0x740
  4051d4:	mov	w2, #0x5                   	// #5
  4051d8:	mov	x0, #0x0                   	// #0
  4051dc:	bl	401ae0 <dcgettext@plt>
  4051e0:	bl	40d728 <ferror@plt+0xbb38>
  4051e4:	b	4050f8 <ferror@plt+0x3508>
  4051e8:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  4051ec:	add	x1, x1, #0x788
  4051f0:	mov	w2, #0x5                   	// #5
  4051f4:	mov	x0, #0x0                   	// #0
  4051f8:	bl	401ae0 <dcgettext@plt>
  4051fc:	bl	40d728 <ferror@plt+0xbb38>
  405200:	b	40518c <ferror@plt+0x359c>
  405204:	ldr	x1, [x19, #24]
  405208:	ldr	x0, [x1]
  40520c:	bl	4019e0 <execvp@plt>
  405210:	mov	w2, #0x5                   	// #5
  405214:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  405218:	mov	x0, #0x0                   	// #0
  40521c:	add	x1, x1, #0x770
  405220:	bl	401ae0 <dcgettext@plt>
  405224:	ldr	x1, [x19, #24]
  405228:	ldr	x1, [x1]
  40522c:	bl	40daf0 <ferror@plt+0xbf00>
  405230:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  405234:	mov	w1, #0x2                   	// #2
  405238:	add	x0, x0, #0xad8
  40523c:	bl	401b20 <longjmp@plt>
  405240:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  405244:	add	x1, x1, #0x758
  405248:	mov	w2, #0x5                   	// #5
  40524c:	mov	x0, #0x0                   	// #0
  405250:	bl	401ae0 <dcgettext@plt>
  405254:	bl	40d728 <ferror@plt+0xbb38>
  405258:	b	40513c <ferror@plt+0x354c>
  40525c:	nop
  405260:	mov	x3, x0
  405264:	cbz	x0, 4052a0 <ferror@plt+0x36b0>
  405268:	ldr	x2, [x3, #32]
  40526c:	mov	w0, #0x1                   	// #1
  405270:	cmp	x2, #0x0
  405274:	ccmp	w1, #0x1, #0x4, ne  // ne = any
  405278:	b.le	405298 <ferror@plt+0x36a8>
  40527c:	nop
  405280:	mov	x3, x2
  405284:	add	w0, w0, #0x1
  405288:	ldr	x2, [x2, #32]
  40528c:	cmp	x2, #0x0
  405290:	ccmp	w1, w0, #0x4, ne  // ne = any
  405294:	b.gt	405280 <ferror@plt+0x3690>
  405298:	str	xzr, [x3, #32]
  40529c:	ret
  4052a0:	mov	w0, #0x0                   	// #0
  4052a4:	ret
  4052a8:	stp	x29, x30, [sp, #-96]!
  4052ac:	mov	x29, sp
  4052b0:	stp	x23, x24, [sp, #48]
  4052b4:	mov	x24, x0
  4052b8:	mov	w0, #0x1                   	// #1
  4052bc:	stp	x19, x20, [sp, #16]
  4052c0:	stp	x21, x22, [sp, #32]
  4052c4:	stp	x25, x26, [sp, #64]
  4052c8:	stp	x27, x28, [sp, #80]
  4052cc:	ldr	x22, [x24, #8]
  4052d0:	bl	4017e0 <dup@plt>
  4052d4:	mov	w19, w0
  4052d8:	cmn	w0, #0x1
  4052dc:	b.eq	405658 <ferror@plt+0x3a68>  // b.none
  4052e0:	adrp	x21, 41d000 <ferror@plt+0x1b410>
  4052e4:	add	x21, x21, #0x7c0
  4052e8:	mov	w0, w19
  4052ec:	mov	x1, x21
  4052f0:	bl	401910 <fdopen@plt>
  4052f4:	mov	x20, x0
  4052f8:	cbz	x22, 405620 <ferror@plt+0x3a30>
  4052fc:	adrp	x19, 45d000 <ferror@plt+0x5b410>
  405300:	mov	x1, x21
  405304:	ldr	x0, [x24, #8]
  405308:	ldr	x2, [x19, #3288]
  40530c:	bl	401a60 <freopen@plt>
  405310:	cbz	x0, 4056c8 <ferror@plt+0x3ad8>
  405314:	ldr	x0, [x24, #32]
  405318:	cbz	x0, 405320 <ferror@plt+0x3730>
  40531c:	bl	405070 <ferror@plt+0x3480>
  405320:	ldr	x23, [x19, #3288]
  405324:	adrp	x28, 41d000 <ferror@plt+0x1b410>
  405328:	add	x28, x28, #0x7e8
  40532c:	mov	x2, #0x88                  	// #136
  405330:	mov	x3, x23
  405334:	mov	x1, #0x1                   	// #1
  405338:	mov	x0, x28
  40533c:	adrp	x27, 41d000 <ferror@plt+0x1b410>
  405340:	bl	401a80 <fwrite@plt>
  405344:	add	x27, x27, #0x878
  405348:	mov	x3, x23
  40534c:	mov	x2, #0x15                  	// #21
  405350:	mov	x1, #0x1                   	// #1
  405354:	mov	x0, x27
  405358:	adrp	x25, 41d000 <ferror@plt+0x1b410>
  40535c:	bl	401a80 <fwrite@plt>
  405360:	add	x25, x25, #0x890
  405364:	mov	x3, x23
  405368:	mov	x2, #0x17                  	// #23
  40536c:	mov	x1, #0x1                   	// #1
  405370:	mov	x0, x25
  405374:	adrp	x26, 41d000 <ferror@plt+0x1b410>
  405378:	bl	401a80 <fwrite@plt>
  40537c:	add	x26, x26, #0x8a8
  405380:	mov	x3, x23
  405384:	mov	x2, #0x20                  	// #32
  405388:	mov	x1, #0x1                   	// #1
  40538c:	mov	x0, x26
  405390:	adrp	x21, 41d000 <ferror@plt+0x1b410>
  405394:	bl	401a80 <fwrite@plt>
  405398:	add	x21, x21, #0x8d0
  40539c:	adrp	x19, 463000 <stdin@@GLIBC_2.17+0x5320>
  4053a0:	mov	x3, x23
  4053a4:	mov	x2, #0x24                  	// #36
  4053a8:	mov	x1, #0x1                   	// #1
  4053ac:	mov	x0, x21
  4053b0:	bl	401a80 <fwrite@plt>
  4053b4:	mov	x3, x23
  4053b8:	mov	x2, #0x2b                  	// #43
  4053bc:	mov	x1, #0x1                   	// #1
  4053c0:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  4053c4:	add	x0, x0, #0x8f8
  4053c8:	bl	401a80 <fwrite@plt>
  4053cc:	ldr	x2, [x19, #616]
  4053d0:	mov	x0, x23
  4053d4:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  4053d8:	add	x1, x1, #0x928
  4053dc:	bl	401bc0 <fprintf@plt>
  4053e0:	ldr	x2, [x19, #616]
  4053e4:	mov	x0, x23
  4053e8:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  4053ec:	add	x1, x1, #0x940
  4053f0:	bl	401bc0 <fprintf@plt>
  4053f4:	ldr	x2, [x19, #616]
  4053f8:	mov	x0, x23
  4053fc:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  405400:	add	x1, x1, #0x958
  405404:	bl	401bc0 <fprintf@plt>
  405408:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  40540c:	ldr	x2, [x0, #1576]
  405410:	cbz	x2, 405690 <ferror@plt+0x3aa0>
  405414:	adrp	x19, 41d000 <ferror@plt+0x1b410>
  405418:	add	x19, x19, #0x970
  40541c:	mov	x1, x19
  405420:	mov	x0, x23
  405424:	bl	401bc0 <fprintf@plt>
  405428:	mov	x3, x20
  40542c:	mov	x2, #0x88                  	// #136
  405430:	mov	x1, #0x1                   	// #1
  405434:	mov	x0, x28
  405438:	bl	401a80 <fwrite@plt>
  40543c:	mov	x3, x20
  405440:	mov	x2, #0x15                  	// #21
  405444:	mov	x1, #0x1                   	// #1
  405448:	mov	x0, x27
  40544c:	bl	401a80 <fwrite@plt>
  405450:	mov	x3, x20
  405454:	mov	x0, x25
  405458:	mov	x2, #0x17                  	// #23
  40545c:	mov	x1, #0x1                   	// #1
  405460:	bl	401a80 <fwrite@plt>
  405464:	adrp	x25, 45e000 <stdin@@GLIBC_2.17+0x320>
  405468:	mov	x3, x20
  40546c:	mov	x2, #0x20                  	// #32
  405470:	mov	x1, #0x1                   	// #1
  405474:	mov	x0, x26
  405478:	bl	401a80 <fwrite@plt>
  40547c:	mov	x3, x20
  405480:	mov	x2, #0x24                  	// #36
  405484:	mov	x1, #0x1                   	// #1
  405488:	mov	x0, x21
  40548c:	bl	401a80 <fwrite@plt>
  405490:	ldr	x3, [x25, #1560]
  405494:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  405498:	add	x2, x2, #0x7a0
  40549c:	mov	x1, x19
  4054a0:	cmp	x3, #0x0
  4054a4:	mov	x0, x20
  4054a8:	csel	x2, x2, x3, eq  // eq = none
  4054ac:	bl	401bc0 <fprintf@plt>
  4054b0:	mov	x0, #0x200                 	// #512
  4054b4:	bl	4018b0 <malloc@plt>
  4054b8:	mov	x19, x0
  4054bc:	cbz	x0, 4056e0 <ferror@plt+0x3af0>
  4054c0:	adrp	x21, 45d000 <ferror@plt+0x5b410>
  4054c4:	add	x21, x21, #0xce0
  4054c8:	b	4054dc <ferror@plt+0x38ec>
  4054cc:	mov	x1, x20
  4054d0:	mov	x0, x19
  4054d4:	bl	4017a0 <fputs@plt>
  4054d8:	cbnz	x22, 4055c0 <ferror@plt+0x39d0>
  4054dc:	ldr	x2, [x21]
  4054e0:	mov	x0, x19
  4054e4:	mov	w1, #0x200                 	// #512
  4054e8:	bl	401bd0 <fgets@plt>
  4054ec:	cbnz	x0, 4054cc <ferror@plt+0x38dc>
  4054f0:	cbz	x22, 405580 <ferror@plt+0x3990>
  4054f4:	mov	x1, x23
  4054f8:	mov	w0, #0xa                   	// #10
  4054fc:	bl	401820 <fputc@plt>
  405500:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  405504:	ldr	w0, [x0, #3180]
  405508:	cbnz	w0, 405674 <ferror@plt+0x3a84>
  40550c:	adrp	x19, 463000 <stdin@@GLIBC_2.17+0x5320>
  405510:	mov	x0, x23
  405514:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  405518:	add	x1, x1, #0x9f8
  40551c:	ldr	x2, [x19, #616]
  405520:	bl	401bc0 <fprintf@plt>
  405524:	ldr	x2, [x19, #616]
  405528:	mov	x0, x23
  40552c:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  405530:	add	x1, x1, #0xa10
  405534:	bl	401bc0 <fprintf@plt>
  405538:	mov	x3, x23
  40553c:	mov	x2, #0x28                  	// #40
  405540:	mov	x1, #0x1                   	// #1
  405544:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  405548:	add	x0, x0, #0xa30
  40554c:	bl	401a80 <fwrite@plt>
  405550:	mov	x0, x23
  405554:	bl	401ab0 <fflush@plt>
  405558:	mov	x0, x23
  40555c:	bl	401bf0 <ferror@plt>
  405560:	cbz	w0, 4055f4 <ferror@plt+0x3a04>
  405564:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  405568:	mov	w2, #0x5                   	// #5
  40556c:	add	x1, x1, #0xa60
  405570:	mov	x0, #0x0                   	// #0
  405574:	bl	401ae0 <dcgettext@plt>
  405578:	ldr	x1, [x24, #8]
  40557c:	bl	40da50 <ferror@plt+0xbe60>
  405580:	mov	x0, x20
  405584:	bl	401ab0 <fflush@plt>
  405588:	mov	x0, x20
  40558c:	bl	401bf0 <ferror@plt>
  405590:	cbnz	w0, 4055d0 <ferror@plt+0x39e0>
  405594:	mov	x0, x20
  405598:	bl	401890 <fclose@plt>
  40559c:	cbnz	w0, 40569c <ferror@plt+0x3aac>
  4055a0:	mov	x0, #0x0                   	// #0
  4055a4:	bl	401a90 <wait@plt>
  4055a8:	cmp	w0, #0x0
  4055ac:	b.gt	4055a0 <ferror@plt+0x39b0>
  4055b0:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4055b4:	mov	w1, #0x1                   	// #1
  4055b8:	add	x0, x0, #0xad8
  4055bc:	bl	401b20 <longjmp@plt>
  4055c0:	mov	x1, x23
  4055c4:	mov	x0, x19
  4055c8:	bl	4017a0 <fputs@plt>
  4055cc:	b	4054dc <ferror@plt+0x38ec>
  4055d0:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  4055d4:	mov	w2, #0x5                   	// #5
  4055d8:	add	x1, x1, #0xa60
  4055dc:	mov	x0, #0x0                   	// #0
  4055e0:	bl	401ae0 <dcgettext@plt>
  4055e4:	ldr	x1, [x25, #1560]
  4055e8:	cbz	x1, 4056b8 <ferror@plt+0x3ac8>
  4055ec:	bl	40da50 <ferror@plt+0xbe60>
  4055f0:	b	4055a0 <ferror@plt+0x39b0>
  4055f4:	mov	x0, x23
  4055f8:	bl	401890 <fclose@plt>
  4055fc:	cbz	w0, 405580 <ferror@plt+0x3990>
  405600:	mov	w2, #0x5                   	// #5
  405604:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  405608:	mov	x0, #0x0                   	// #0
  40560c:	add	x1, x1, #0xa80
  405610:	bl	401ae0 <dcgettext@plt>
  405614:	ldr	x1, [x24, #8]
  405618:	bl	40da50 <ferror@plt+0xbe60>
  40561c:	b	405580 <ferror@plt+0x3990>
  405620:	adrp	x28, 41d000 <ferror@plt+0x1b410>
  405624:	adrp	x27, 41d000 <ferror@plt+0x1b410>
  405628:	adrp	x25, 41d000 <ferror@plt+0x1b410>
  40562c:	adrp	x26, 41d000 <ferror@plt+0x1b410>
  405630:	adrp	x21, 41d000 <ferror@plt+0x1b410>
  405634:	adrp	x19, 41d000 <ferror@plt+0x1b410>
  405638:	add	x28, x28, #0x7e8
  40563c:	add	x27, x27, #0x878
  405640:	add	x25, x25, #0x890
  405644:	add	x26, x26, #0x8a8
  405648:	add	x21, x21, #0x8d0
  40564c:	add	x19, x19, #0x970
  405650:	mov	x23, #0x0                   	// #0
  405654:	b	405428 <ferror@plt+0x3838>
  405658:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  40565c:	add	x1, x1, #0x7b0
  405660:	mov	w2, #0x5                   	// #5
  405664:	mov	x0, #0x0                   	// #0
  405668:	bl	401ae0 <dcgettext@plt>
  40566c:	bl	40d728 <ferror@plt+0xbb38>
  405670:	b	4052e0 <ferror@plt+0x36f0>
  405674:	mov	x3, x23
  405678:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  40567c:	mov	x2, #0x20                  	// #32
  405680:	mov	x1, #0x1                   	// #1
  405684:	add	x0, x0, #0x9d0
  405688:	bl	401a80 <fwrite@plt>
  40568c:	b	40550c <ferror@plt+0x391c>
  405690:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  405694:	add	x2, x2, #0x7a0
  405698:	b	405414 <ferror@plt+0x3824>
  40569c:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  4056a0:	mov	w2, #0x5                   	// #5
  4056a4:	add	x1, x1, #0xa80
  4056a8:	mov	x0, #0x0                   	// #0
  4056ac:	bl	401ae0 <dcgettext@plt>
  4056b0:	ldr	x1, [x25, #1560]
  4056b4:	cbnz	x1, 4055ec <ferror@plt+0x39fc>
  4056b8:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  4056bc:	add	x1, x1, #0x7a0
  4056c0:	bl	40da50 <ferror@plt+0xbe60>
  4056c4:	b	4055a0 <ferror@plt+0x39b0>
  4056c8:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  4056cc:	add	x1, x1, #0x7c8
  4056d0:	mov	w2, #0x5                   	// #5
  4056d4:	bl	401ae0 <dcgettext@plt>
  4056d8:	bl	40d728 <ferror@plt+0xbb38>
  4056dc:	b	405314 <ferror@plt+0x3724>
  4056e0:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  4056e4:	add	x1, x1, #0x9a8
  4056e8:	mov	w2, #0x5                   	// #5
  4056ec:	bl	401ae0 <dcgettext@plt>
  4056f0:	bl	40d6f0 <ferror@plt+0xbb00>
  4056f4:	b	4054c0 <ferror@plt+0x38d0>
  4056f8:	cbz	x0, 4058d4 <ferror@plt+0x3ce4>
  4056fc:	sub	sp, sp, #0x8a0
  405700:	mov	x0, #0x200                 	// #512
  405704:	stp	x29, x30, [sp]
  405708:	mov	x29, sp
  40570c:	stp	x19, x20, [sp, #16]
  405710:	stp	x21, x22, [sp, #32]
  405714:	stp	x23, x24, [sp, #48]
  405718:	stp	x25, x26, [sp, #64]
  40571c:	bl	4018b0 <malloc@plt>
  405720:	mov	x19, x0
  405724:	cbz	x0, 405998 <ferror@plt+0x3da8>
  405728:	mov	w22, #0x1                   	// #1
  40572c:	adrp	x21, 45d000 <ferror@plt+0x5b410>
  405730:	add	x25, sp, #0x60
  405734:	mov	w20, w22
  405738:	add	x21, x21, #0xce0
  40573c:	add	x24, sp, #0xa0
  405740:	mov	w26, #0x0                   	// #0
  405744:	adrp	x23, 45d000 <ferror@plt+0x5b410>
  405748:	ldr	x2, [x21]
  40574c:	mov	x0, x19
  405750:	mov	w1, #0x200                 	// #512
  405754:	bl	401bd0 <fgets@plt>
  405758:	cbz	x0, 405798 <ferror@plt+0x3ba8>
  40575c:	nop
  405760:	ldrb	w0, [x19]
  405764:	cmp	w0, #0x23
  405768:	b.eq	405828 <ferror@plt+0x3c38>  // b.none
  40576c:	cbnz	w22, 4057fc <ferror@plt+0x3c0c>
  405770:	mov	w26, #0x0                   	// #0
  405774:	ldr	x1, [x23, #3288]
  405778:	mov	x0, x19
  40577c:	add	w20, w20, #0x1
  405780:	bl	4017a0 <fputs@plt>
  405784:	ldr	x2, [x21]
  405788:	mov	x0, x19
  40578c:	mov	w1, #0x200                 	// #512
  405790:	bl	401bd0 <fgets@plt>
  405794:	cbnz	x0, 405760 <ferror@plt+0x3b70>
  405798:	ldr	x0, [x23, #3288]
  40579c:	bl	401ab0 <fflush@plt>
  4057a0:	ldr	x0, [x23, #3288]
  4057a4:	bl	401bf0 <ferror@plt>
  4057a8:	cbz	w0, 4058a8 <ferror@plt+0x3cb8>
  4057ac:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  4057b0:	add	x1, x1, #0xa60
  4057b4:	mov	w2, #0x5                   	// #5
  4057b8:	mov	x0, #0x0                   	// #0
  4057bc:	bl	401ae0 <dcgettext@plt>
  4057c0:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x320>
  4057c4:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  4057c8:	add	x1, x1, #0x7a0
  4057cc:	ldr	x2, [x2, #1560]
  4057d0:	cmp	x2, #0x0
  4057d4:	csel	x1, x1, x2, eq  // eq = none
  4057d8:	bl	40da50 <ferror@plt+0xbe60>
  4057dc:	mov	w0, #0x0                   	// #0
  4057e0:	ldp	x29, x30, [sp]
  4057e4:	ldp	x19, x20, [sp, #16]
  4057e8:	ldp	x21, x22, [sp, #32]
  4057ec:	ldp	x23, x24, [sp, #48]
  4057f0:	ldp	x25, x26, [sp, #64]
  4057f4:	add	sp, sp, #0x8a0
  4057f8:	ret
  4057fc:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  405800:	mov	x1, x19
  405804:	add	x0, x0, #0x48
  405808:	mov	w4, #0x0                   	// #0
  40580c:	mov	x3, #0x0                   	// #0
  405810:	mov	x2, #0x0                   	// #0
  405814:	bl	401b10 <regexec@plt>
  405818:	cbnz	w0, 405770 <ferror@plt+0x3b80>
  40581c:	cbnz	w26, 4058dc <ferror@plt+0x3cec>
  405820:	mov	w26, w22
  405824:	b	405774 <ferror@plt+0x3b84>
  405828:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  40582c:	add	x3, sp, #0x50
  405830:	add	x0, x0, #0x8
  405834:	mov	x1, x19
  405838:	mov	w4, #0x0                   	// #0
  40583c:	mov	x2, #0x3                   	// #3
  405840:	bl	401b10 <regexec@plt>
  405844:	cbnz	w0, 40576c <ferror@plt+0x3b7c>
  405848:	mov	x1, x19
  40584c:	mov	x0, x25
  405850:	bl	412350 <ferror@plt+0x10760>
  405854:	adrp	x22, 41d000 <ferror@plt+0x1b410>
  405858:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  40585c:	add	x22, x22, #0x7a0
  405860:	mov	x26, x0
  405864:	ldr	x1, [x1, #1560]
  405868:	cmp	x1, #0x0
  40586c:	csel	x1, x22, x1, eq  // eq = none
  405870:	bl	4019f0 <strcmp@plt>
  405874:	cbz	w0, 4058e4 <ferror@plt+0x3cf4>
  405878:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  40587c:	mov	x0, x26
  405880:	ldr	x1, [x1, #1576]
  405884:	cmp	x1, #0x0
  405888:	csel	x1, x22, x1, eq  // eq = none
  40588c:	mov	w22, #0x0                   	// #0
  405890:	bl	4019f0 <strcmp@plt>
  405894:	cbz	w0, 4058e4 <ferror@plt+0x3cf4>
  405898:	mov	x0, x26
  40589c:	mov	w26, #0x0                   	// #0
  4058a0:	bl	401a30 <free@plt>
  4058a4:	b	405774 <ferror@plt+0x3b84>
  4058a8:	ldr	x0, [x23, #3288]
  4058ac:	bl	401890 <fclose@plt>
  4058b0:	cbnz	w0, 405988 <ferror@plt+0x3d98>
  4058b4:	mov	w0, #0x0                   	// #0
  4058b8:	ldp	x29, x30, [sp]
  4058bc:	ldp	x19, x20, [sp, #16]
  4058c0:	ldp	x21, x22, [sp, #32]
  4058c4:	ldp	x23, x24, [sp, #48]
  4058c8:	ldp	x25, x26, [sp, #64]
  4058cc:	add	sp, sp, #0x8a0
  4058d0:	ret
  4058d4:	mov	w0, #0x0                   	// #0
  4058d8:	ret
  4058dc:	mov	w22, w26
  4058e0:	b	405748 <ferror@plt+0x3b58>
  4058e4:	mov	x5, x26
  4058e8:	mov	x2, x24
  4058ec:	mov	w0, #0x5c                  	// #92
  4058f0:	b	405910 <ferror@plt+0x3d20>
  4058f4:	mov	x3, x2
  4058f8:	mov	x2, x4
  4058fc:	strb	w1, [x3]
  405900:	sub	x4, x2, x24
  405904:	add	x5, x5, #0x1
  405908:	cmp	x4, #0x7fe
  40590c:	b.gt	405954 <ferror@plt+0x3d64>
  405910:	ldrb	w1, [x5]
  405914:	add	x3, x2, #0x1
  405918:	cmp	w1, #0x5c
  40591c:	cbz	w1, 405954 <ferror@plt+0x3d64>
  405920:	b.ne	405938 <ferror@plt+0x3d48>  // b.any
  405924:	mov	x4, x2
  405928:	mov	x2, x3
  40592c:	strb	w1, [x4], #2
  405930:	ldrb	w1, [x5]
  405934:	mov	x3, x4
  405938:	mov	x4, x3
  40593c:	cmp	w1, #0x22
  405940:	b.ne	4058f4 <ferror@plt+0x3d04>  // b.any
  405944:	strb	w0, [x2]
  405948:	add	x2, x3, #0x1
  40594c:	ldrb	w1, [x5]
  405950:	b	4058fc <ferror@plt+0x3d0c>
  405954:	mov	x4, x24
  405958:	mov	w3, w20
  40595c:	strb	wzr, [x2]
  405960:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  405964:	add	x2, x2, #0xac8
  405968:	mov	x1, #0x200                 	// #512
  40596c:	mov	x0, x19
  405970:	bl	401860 <snprintf@plt>
  405974:	mov	x0, x26
  405978:	mov	w22, #0x1                   	// #1
  40597c:	mov	w26, #0x0                   	// #0
  405980:	bl	401a30 <free@plt>
  405984:	b	405774 <ferror@plt+0x3b84>
  405988:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  40598c:	mov	w2, #0x5                   	// #5
  405990:	add	x1, x1, #0xa80
  405994:	b	4057b8 <ferror@plt+0x3bc8>
  405998:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  40599c:	add	x1, x1, #0xaa0
  4059a0:	mov	w2, #0x5                   	// #5
  4059a4:	bl	401ae0 <dcgettext@plt>
  4059a8:	bl	40d6f0 <ferror@plt+0xbb00>
  4059ac:	b	405728 <ferror@plt+0x3b38>
  4059b0:	stp	x29, x30, [sp, #-32]!
  4059b4:	mov	x1, #0x18                  	// #24
  4059b8:	mov	x0, #0x1                   	// #1
  4059bc:	mov	x29, sp
  4059c0:	stp	x19, x20, [sp, #16]
  4059c4:	bl	401920 <calloc@plt>
  4059c8:	mov	x19, x0
  4059cc:	adrp	x20, 461000 <stdin@@GLIBC_2.17+0x3320>
  4059d0:	mov	w1, #0x5                   	// #5
  4059d4:	bl	413ca8 <ferror@plt+0x120b8>
  4059d8:	ldrh	w2, [x19, #2]
  4059dc:	mov	x1, #0x4                   	// #4
  4059e0:	ldr	w3, [x20, #3088]
  4059e4:	orr	w2, w2, #0x4
  4059e8:	strh	w2, [x19, #2]
  4059ec:	mov	w0, w3
  4059f0:	stp	wzr, w3, [x19, #4]
  4059f4:	bl	401920 <calloc@plt>
  4059f8:	str	x0, [x19, #16]
  4059fc:	ldr	w4, [x20, #3088]
  405a00:	cmp	w4, #0x1
  405a04:	b.le	405a38 <ferror@plt+0x3e48>
  405a08:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  405a0c:	add	x3, x3, #0xac0
  405a10:	mov	x2, #0x1                   	// #1
  405a14:	nop
  405a18:	ldr	w1, [x3, x2, lsl #2]
  405a1c:	cmp	w1, #0x0
  405a20:	cneg	w1, w1, lt  // lt = tstop
  405a24:	str	w1, [x3, x2, lsl #2]
  405a28:	str	w1, [x0, x2, lsl #2]
  405a2c:	add	x2, x2, #0x1
  405a30:	cmp	w4, w2
  405a34:	b.gt	405a18 <ferror@plt+0x3e28>
  405a38:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  405a3c:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  405a40:	add	x2, x2, #0xad8
  405a44:	add	x1, x1, #0xae0
  405a48:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  405a4c:	add	x0, x0, #0x150
  405a50:	bl	401f80 <ferror@plt+0x390>
  405a54:	mov	x0, x19
  405a58:	ldp	x19, x20, [sp, #16]
  405a5c:	ldp	x29, x30, [sp], #32
  405a60:	ret
  405a64:	nop
  405a68:	stp	x29, x30, [sp, #-32]!
  405a6c:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  405a70:	mov	x29, sp
  405a74:	stp	x19, x20, [sp, #16]
  405a78:	ldr	w19, [x0, #3592]
  405a7c:	lsl	w19, w19, #3
  405a80:	cmp	w19, #0x7
  405a84:	b.le	405aa8 <ferror@plt+0x3eb8>
  405a88:	mov	w20, w19
  405a8c:	nop
  405a90:	sub	w20, w20, #0x8
  405a94:	mov	w0, #0x9                   	// #9
  405a98:	bl	40e090 <ferror@plt+0xc4a0>
  405a9c:	cmp	w20, #0x7
  405aa0:	b.gt	405a90 <ferror@plt+0x3ea0>
  405aa4:	and	w19, w19, #0x7
  405aa8:	cmp	w19, #0x0
  405aac:	b.le	405ac0 <ferror@plt+0x3ed0>
  405ab0:	mov	w0, #0x20                  	// #32
  405ab4:	bl	40e090 <ferror@plt+0xc4a0>
  405ab8:	subs	w19, w19, #0x1
  405abc:	b.ne	405ab0 <ferror@plt+0x3ec0>  // b.any
  405ac0:	ldp	x19, x20, [sp, #16]
  405ac4:	ldp	x29, x30, [sp], #32
  405ac8:	ret
  405acc:	nop
  405ad0:	stp	x29, x30, [sp, #-32]!
  405ad4:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  405ad8:	mov	x29, sp
  405adc:	ldr	w0, [x0, #2708]
  405ae0:	str	x19, [sp, #16]
  405ae4:	cbz	w0, 405b60 <ferror@plt+0x3f70>
  405ae8:	bl	405a68 <ferror@plt+0x3e78>
  405aec:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  405af0:	add	x0, x0, #0xb10
  405af4:	bl	40e0a0 <ferror@plt+0xc4b0>
  405af8:	adrp	x19, 45d000 <ferror@plt+0x5b410>
  405afc:	ldr	w0, [x19, #3592]
  405b00:	add	w0, w0, #0x1
  405b04:	str	w0, [x19, #3592]
  405b08:	bl	405a68 <ferror@plt+0x3e78>
  405b0c:	adrp	x0, 42e000 <ferror@plt+0x2c410>
  405b10:	add	x0, x0, #0xe90
  405b14:	bl	40e0a0 <ferror@plt+0xc4b0>
  405b18:	bl	405a68 <ferror@plt+0x3e78>
  405b1c:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  405b20:	add	x0, x0, #0xb60
  405b24:	bl	40e0a0 <ferror@plt+0xc4b0>
  405b28:	bl	405a68 <ferror@plt+0x3e78>
  405b2c:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  405b30:	add	x0, x0, #0xb98
  405b34:	bl	40e0a0 <ferror@plt+0xc4b0>
  405b38:	bl	405a68 <ferror@plt+0x3e78>
  405b3c:	adrp	x0, 438000 <ferror@plt+0x36410>
  405b40:	add	x0, x0, #0x5f8
  405b44:	bl	40e0a0 <ferror@plt+0xc4b0>
  405b48:	ldr	w0, [x19, #3592]
  405b4c:	sub	w0, w0, #0x1
  405b50:	str	w0, [x19, #3592]
  405b54:	ldr	x19, [sp, #16]
  405b58:	ldp	x29, x30, [sp], #32
  405b5c:	ret
  405b60:	bl	405a68 <ferror@plt+0x3e78>
  405b64:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  405b68:	add	x0, x0, #0xb38
  405b6c:	bl	40e0a0 <ferror@plt+0xc4b0>
  405b70:	b	405af8 <ferror@plt+0x3f08>
  405b74:	nop
  405b78:	stp	x29, x30, [sp, #-32]!
  405b7c:	mov	w0, #0x3                   	// #3
  405b80:	mov	x29, sp
  405b84:	str	x19, [sp, #16]
  405b88:	adrp	x19, 45d000 <ferror@plt+0x5b410>
  405b8c:	str	w0, [x19, #3592]
  405b90:	bl	405a68 <ferror@plt+0x3e78>
  405b94:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  405b98:	add	x0, x0, #0xbc0
  405b9c:	bl	40e0a0 <ferror@plt+0xc4b0>
  405ba0:	bl	405a68 <ferror@plt+0x3e78>
  405ba4:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  405ba8:	add	x0, x0, #0xbe0
  405bac:	bl	40e0a0 <ferror@plt+0xc4b0>
  405bb0:	bl	405a68 <ferror@plt+0x3e78>
  405bb4:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  405bb8:	add	x0, x0, #0xc10
  405bbc:	bl	40e0a0 <ferror@plt+0xc4b0>
  405bc0:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  405bc4:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  405bc8:	ldr	w0, [x0, #2708]
  405bcc:	ldr	w1, [x1, #2500]
  405bd0:	orr	w0, w0, w1
  405bd4:	cbz	w0, 405c20 <ferror@plt+0x4030>
  405bd8:	bl	405a68 <ferror@plt+0x3e78>
  405bdc:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  405be0:	add	x0, x0, #0xc30
  405be4:	bl	40e0a0 <ferror@plt+0xc4b0>
  405be8:	bl	405a68 <ferror@plt+0x3e78>
  405bec:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  405bf0:	add	x0, x0, #0xc88
  405bf4:	bl	40e0a0 <ferror@plt+0xc4b0>
  405bf8:	bl	405a68 <ferror@plt+0x3e78>
  405bfc:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  405c00:	add	x0, x0, #0xcc0
  405c04:	bl	40e0a0 <ferror@plt+0xc4b0>
  405c08:	mov	w0, #0xa                   	// #10
  405c0c:	bl	40e090 <ferror@plt+0xc4a0>
  405c10:	str	wzr, [x19, #3592]
  405c14:	ldr	x19, [sp, #16]
  405c18:	ldp	x29, x30, [sp], #32
  405c1c:	ret
  405c20:	bl	405a68 <ferror@plt+0x3e78>
  405c24:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  405c28:	add	x0, x0, #0xc60
  405c2c:	bl	40e0a0 <ferror@plt+0xc4b0>
  405c30:	b	405be8 <ferror@plt+0x3ff8>
  405c34:	nop
  405c38:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  405c3c:	ldr	w0, [x0, #2832]
  405c40:	cbnz	w0, 405c54 <ferror@plt+0x4064>
  405c44:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  405c48:	ldr	w0, [x0, #3172]
  405c4c:	cbz	w0, 405c54 <ferror@plt+0x4064>
  405c50:	b	405ad0 <ferror@plt+0x3ee0>
  405c54:	ret
  405c58:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  405c5c:	ldr	w0, [x0, #2832]
  405c60:	cbnz	w0, 405c70 <ferror@plt+0x4080>
  405c64:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  405c68:	ldr	w0, [x0, #3172]
  405c6c:	cbnz	w0, 405c74 <ferror@plt+0x4084>
  405c70:	ret
  405c74:	b	405b78 <ferror@plt+0x3f88>
  405c78:	stp	x29, x30, [sp, #-96]!
  405c7c:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  405c80:	adrp	x3, 41d000 <ferror@plt+0x1b410>
  405c84:	mov	x29, sp
  405c88:	stp	x25, x26, [sp, #64]
  405c8c:	adrp	x25, 461000 <stdin@@GLIBC_2.17+0x3320>
  405c90:	ldrb	w1, [x1, #2512]
  405c94:	ldr	w2, [x25, #3088]
  405c98:	add	x3, x3, #0xcd8
  405c9c:	cmp	w1, #0x0
  405ca0:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  405ca4:	add	x0, x0, #0xd08
  405ca8:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  405cac:	csel	x0, x3, x0, ne  // ne = any
  405cb0:	add	x1, x1, #0xd28
  405cb4:	stp	x19, x20, [sp, #16]
  405cb8:	stp	x21, x22, [sp, #32]
  405cbc:	bl	40e070 <ferror@plt+0xc480>
  405cc0:	ldr	w0, [x25, #3088]
  405cc4:	cmp	w0, #0x1
  405cc8:	b.le	405d04 <ferror@plt+0x4114>
  405ccc:	adrp	x20, 464000 <stdin@@GLIBC_2.17+0x6320>
  405cd0:	add	x21, x25, #0xc10
  405cd4:	add	x20, x20, #0xac0
  405cd8:	mov	x19, #0x1                   	// #1
  405cdc:	nop
  405ce0:	ldr	w0, [x20, x19, lsl #2]
  405ce4:	cmp	w0, #0x0
  405ce8:	cneg	w0, w0, lt  // lt = tstop
  405cec:	str	w0, [x20, x19, lsl #2]
  405cf0:	add	x19, x19, #0x1
  405cf4:	bl	40de20 <ferror@plt+0xc230>
  405cf8:	ldr	w0, [x21]
  405cfc:	cmp	w0, w19
  405d00:	b.gt	405ce0 <ferror@plt+0x40f0>
  405d04:	bl	40e0d0 <ferror@plt+0xc4e0>
  405d08:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  405d0c:	ldr	w0, [x0, #696]
  405d10:	cbnz	w0, 405d28 <ferror@plt+0x4138>
  405d14:	ldp	x19, x20, [sp, #16]
  405d18:	ldp	x21, x22, [sp, #32]
  405d1c:	ldp	x25, x26, [sp, #64]
  405d20:	ldp	x29, x30, [sp], #96
  405d24:	ret
  405d28:	adrp	x20, 45d000 <ferror@plt+0x5b410>
  405d2c:	mov	w2, #0x5                   	// #5
  405d30:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  405d34:	mov	x0, #0x0                   	// #0
  405d38:	add	x1, x1, #0xd30
  405d3c:	stp	x27, x28, [sp, #80]
  405d40:	bl	401ae0 <dcgettext@plt>
  405d44:	ldr	x1, [x20, #3280]
  405d48:	mov	x26, #0x0                   	// #0
  405d4c:	add	x20, x20, #0xcd0
  405d50:	bl	4017a0 <fputs@plt>
  405d54:	ldr	w0, [x25, #3088]
  405d58:	cmp	w0, #0x0
  405d5c:	add	w27, w0, #0x7
  405d60:	csel	w27, w27, w0, lt  // lt = tstop
  405d64:	cmp	w0, #0x7
  405d68:	asr	w27, w27, #3
  405d6c:	b.le	405e00 <ferror@plt+0x4210>
  405d70:	adrp	x22, 461000 <stdin@@GLIBC_2.17+0x3320>
  405d74:	add	x22, x22, #0xc10
  405d78:	stp	x23, x24, [sp, #48]
  405d7c:	adrp	x23, 464000 <stdin@@GLIBC_2.17+0x6320>
  405d80:	sxtw	x24, w27
  405d84:	add	x23, x23, #0xac0
  405d88:	adrp	x21, 41d000 <ferror@plt+0x1b410>
  405d8c:	cmp	w0, w26
  405d90:	mov	x19, x26
  405d94:	add	x21, x21, #0xd50
  405d98:	b.le	405ddc <ferror@plt+0x41ec>
  405d9c:	nop
  405da0:	mov	w0, w19
  405da4:	ldr	x28, [x20]
  405da8:	bl	40e150 <ferror@plt+0xc560>
  405dac:	ldr	w3, [x23, x19, lsl #2]
  405db0:	mov	x2, x0
  405db4:	mov	x1, x21
  405db8:	mov	x0, x28
  405dbc:	add	x19, x19, x24
  405dc0:	bl	401bc0 <fprintf@plt>
  405dc4:	ldr	x1, [x20]
  405dc8:	mov	w0, #0x20                  	// #32
  405dcc:	bl	401800 <putc@plt>
  405dd0:	ldr	w0, [x22]
  405dd4:	cmp	w0, w19
  405dd8:	b.gt	405da0 <ferror@plt+0x41b0>
  405ddc:	ldr	x1, [x20]
  405de0:	add	x26, x26, #0x1
  405de4:	mov	w0, #0xa                   	// #10
  405de8:	bl	401800 <putc@plt>
  405dec:	cmp	w27, w26
  405df0:	b.le	405dfc <ferror@plt+0x420c>
  405df4:	ldr	w0, [x25, #3088]
  405df8:	b	405d88 <ferror@plt+0x4198>
  405dfc:	ldp	x23, x24, [sp, #48]
  405e00:	ldp	x19, x20, [sp, #16]
  405e04:	ldp	x21, x22, [sp, #32]
  405e08:	ldp	x25, x26, [sp, #64]
  405e0c:	ldp	x27, x28, [sp, #80]
  405e10:	ldp	x29, x30, [sp], #96
  405e14:	ret
  405e18:	stp	x29, x30, [sp, #-96]!
  405e1c:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  405e20:	mov	x29, sp
  405e24:	stp	x23, x24, [sp, #48]
  405e28:	adrp	x24, 45f000 <stdin@@GLIBC_2.17+0x1320>
  405e2c:	ldrb	w0, [x24, #2512]
  405e30:	stp	x19, x20, [sp, #16]
  405e34:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x1320>
  405e38:	stp	x21, x22, [sp, #32]
  405e3c:	adrp	x21, 461000 <stdin@@GLIBC_2.17+0x3320>
  405e40:	stp	x25, x26, [sp, #64]
  405e44:	ldr	w26, [x1, #648]
  405e48:	stp	x27, x28, [sp, #80]
  405e4c:	add	w26, w26, #0x1
  405e50:	cbz	w0, 40619c <ferror@plt+0x45ac>
  405e54:	ldr	w2, [x19, #2504]
  405e58:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  405e5c:	ldr	w1, [x21, #3092]
  405e60:	add	x0, x0, #0xd60
  405e64:	add	w1, w1, w2
  405e68:	add	w1, w1, #0x1
  405e6c:	bl	40dfe0 <ferror@plt+0xc3f0>
  405e70:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  405e74:	ldr	w0, [x21, #3092]
  405e78:	add	x22, x1, #0x29c
  405e7c:	adrp	x20, 461000 <stdin@@GLIBC_2.17+0x3320>
  405e80:	ldr	w1, [x1, #668]
  405e84:	add	w0, w0, #0x2
  405e88:	add	x20, x20, #0xc14
  405e8c:	cmp	w0, w1
  405e90:	b.lt	405eb0 <ferror@plt+0x42c0>  // b.tstop
  405e94:	nop
  405e98:	bl	414738 <ferror@plt+0x12b48>
  405e9c:	ldr	w0, [x20]
  405ea0:	ldr	w1, [x22]
  405ea4:	add	w0, w0, #0x2
  405ea8:	cmp	w0, w1
  405eac:	b.ge	405e98 <ferror@plt+0x42a8>  // b.tcont
  405eb0:	adrp	x28, 45f000 <stdin@@GLIBC_2.17+0x1320>
  405eb4:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  405eb8:	add	x22, x1, #0xaa0
  405ebc:	add	x27, x28, #0xa04
  405ec0:	ldr	w0, [x28, #2564]
  405ec4:	ldr	w1, [x1, #2720]
  405ec8:	add	w2, w0, #0x1
  405ecc:	cmp	w2, w1
  405ed0:	b.lt	405ef0 <ferror@plt+0x4300>  // b.tstop
  405ed4:	nop
  405ed8:	bl	403570 <ferror@plt+0x1980>
  405edc:	ldr	w0, [x27]
  405ee0:	ldr	w1, [x22]
  405ee4:	add	w2, w0, #0x1
  405ee8:	cmp	w2, w1
  405eec:	b.ge	405ed8 <ferror@plt+0x42e8>  // b.tcont
  405ef0:	adrp	x23, 45f000 <stdin@@GLIBC_2.17+0x1320>
  405ef4:	ldr	w1, [x21, #3092]
  405ef8:	adrp	x22, 464000 <stdin@@GLIBC_2.17+0x6320>
  405efc:	adrp	x25, 45f000 <stdin@@GLIBC_2.17+0x1320>
  405f00:	ldr	x6, [x23, #424]
  405f04:	add	w1, w1, #0x2
  405f08:	ldr	x5, [x22, #3992]
  405f0c:	mov	w3, #0x1                   	// #1
  405f10:	add	x0, x6, w0, sxtw #2
  405f14:	ldr	x2, [x25, #2520]
  405f18:	str	w1, [x0, #4]
  405f1c:	ldrsw	x0, [x21, #3092]
  405f20:	add	x0, x0, #0x1
  405f24:	str	w26, [x5, x0, lsl #2]
  405f28:	ldrsw	x0, [x21, #3092]
  405f2c:	ldr	w1, [x19, #2504]
  405f30:	add	x0, x0, #0x1
  405f34:	add	w1, w1, w3
  405f38:	str	w1, [x2, x0, lsl #2]
  405f3c:	ldrsw	x0, [x21, #3092]
  405f40:	add	x0, x0, #0x2
  405f44:	str	w3, [x2, x0, lsl #2]
  405f48:	ldrsw	x0, [x21, #3092]
  405f4c:	add	x0, x0, #0x2
  405f50:	str	wzr, [x5, x0, lsl #2]
  405f54:	ldr	w0, [x28, #2564]
  405f58:	tbnz	w0, #31, 405fa8 <ferror@plt+0x43b8>
  405f5c:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  405f60:	adrp	x27, 45f000 <stdin@@GLIBC_2.17+0x1320>
  405f64:	add	x27, x27, #0xa04
  405f68:	mov	x0, #0x0                   	// #0
  405f6c:	ldr	x9, [x1, #3400]
  405f70:	mov	w8, #0xffffffff            	// #-1
  405f74:	mov	w7, #0xfffffffe            	// #-2
  405f78:	ldrsw	x3, [x6, x0, lsl #2]
  405f7c:	lsl	x4, x0, #3
  405f80:	add	x0, x0, #0x1
  405f84:	lsl	x1, x3, #2
  405f88:	ldr	w4, [x9, x4]
  405f8c:	sub	x1, x1, #0x4
  405f90:	str	w8, [x2, x3, lsl #2]
  405f94:	str	w7, [x2, x1]
  405f98:	str	w4, [x5, x1]
  405f9c:	ldr	w1, [x27]
  405fa0:	cmp	w1, w0
  405fa4:	b.ge	405f78 <ferror@plt+0x4388>  // b.tcont
  405fa8:	ldr	w0, [x21, #3092]
  405fac:	tbnz	w0, #31, 40601c <ferror@plt+0x442c>
  405fb0:	adrp	x20, 461000 <stdin@@GLIBC_2.17+0x3320>
  405fb4:	adrp	x26, 45f000 <stdin@@GLIBC_2.17+0x1320>
  405fb8:	add	x28, x28, #0xa04
  405fbc:	add	x20, x20, #0xc14
  405fc0:	add	x26, x26, #0x9d8
  405fc4:	add	x27, x19, #0x9c8
  405fc8:	mov	x19, #0x0                   	// #0
  405fcc:	nop
  405fd0:	ldr	w2, [x2, x19, lsl #2]
  405fd4:	lsl	x4, x19, #2
  405fd8:	mov	w1, #0x0                   	// #0
  405fdc:	cmn	w2, #0x1
  405fe0:	b.eq	4060b0 <ferror@plt+0x44c0>  // b.none
  405fe4:	cmn	w2, #0x2
  405fe8:	b.eq	4060d0 <ferror@plt+0x44e0>  // b.none
  405fec:	ldr	w5, [x27]
  405ff0:	cmp	w2, #0x0
  405ff4:	mov	w0, #0x0                   	// #0
  405ff8:	ccmp	w2, w5, #0x0, ne  // ne = any
  405ffc:	b.le	406090 <ferror@plt+0x44a0>
  406000:	bl	40e7b8 <ferror@plt+0xcbc8>
  406004:	ldr	w0, [x20]
  406008:	add	x19, x19, #0x1
  40600c:	ldr	x2, [x26]
  406010:	cmp	w0, w19
  406014:	b.ge	405fd0 <ferror@plt+0x43e0>  // b.tcont
  406018:	ldr	x5, [x22, #3992]
  40601c:	sxtw	x0, w0
  406020:	add	x0, x0, #0x1
  406024:	ldr	w1, [x5, x0, lsl #2]
  406028:	ldr	w0, [x2, x0, lsl #2]
  40602c:	bl	40e7b8 <ferror@plt+0xcbc8>
  406030:	ldrsw	x0, [x21, #3092]
  406034:	ldr	x1, [x22, #3992]
  406038:	add	x0, x0, #0x2
  40603c:	ldr	x2, [x25, #2520]
  406040:	ldr	w1, [x1, x0, lsl #2]
  406044:	ldr	w0, [x2, x0, lsl #2]
  406048:	bl	40e7b8 <ferror@plt+0xcbc8>
  40604c:	ldrb	w0, [x24, #2512]
  406050:	cbnz	w0, 4060e4 <ferror@plt+0x44f4>
  406054:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  406058:	add	x0, x0, #0xe20
  40605c:	bl	40e0a0 <ferror@plt+0xc4b0>
  406060:	ldrb	w0, [x24, #2512]
  406064:	cbnz	w0, 40611c <ferror@plt+0x452c>
  406068:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  40606c:	ldr	w0, [x0, #668]
  406070:	cbnz	w0, 406180 <ferror@plt+0x4590>
  406074:	ldp	x19, x20, [sp, #16]
  406078:	ldp	x21, x22, [sp, #32]
  40607c:	ldp	x23, x24, [sp, #48]
  406080:	ldp	x25, x26, [sp, #64]
  406084:	ldp	x27, x28, [sp, #80]
  406088:	ldp	x29, x30, [sp], #96
  40608c:	ret
  406090:	ldr	x5, [x22, #3992]
  406094:	sub	w3, w19, w2
  406098:	ldr	x1, [x23, #424]
  40609c:	mov	w0, w2
  4060a0:	ldrsw	x2, [x5, x4]
  4060a4:	ldr	w1, [x1, x2, lsl #2]
  4060a8:	sub	w1, w1, w3
  4060ac:	b	406000 <ferror@plt+0x4410>
  4060b0:	ldrsw	x1, [x28]
  4060b4:	mov	w0, #0x0                   	// #0
  4060b8:	ldr	x2, [x23, #424]
  4060bc:	add	x1, x1, #0x1
  4060c0:	ldr	w1, [x2, x1, lsl #2]
  4060c4:	sub	w1, w1, w19
  4060c8:	bl	40e7b8 <ferror@plt+0xcbc8>
  4060cc:	b	406004 <ferror@plt+0x4414>
  4060d0:	ldr	x1, [x22, #3992]
  4060d4:	mov	w0, #0x0                   	// #0
  4060d8:	ldr	w1, [x1, x4]
  4060dc:	bl	40e7b8 <ferror@plt+0xcbc8>
  4060e0:	b	406004 <ferror@plt+0x4414>
  4060e4:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  4060e8:	add	x0, x0, #0xdd8
  4060ec:	bl	40e0a0 <ferror@plt+0xc4b0>
  4060f0:	ldrb	w0, [x24, #2512]
  4060f4:	cbz	w0, 406054 <ferror@plt+0x4464>
  4060f8:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  4060fc:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  406100:	add	x0, x0, #0xde0
  406104:	ldr	w1, [x1, #1420]
  406108:	lsl	w1, w1, #1
  40610c:	add	w1, w1, #0x1
  406110:	bl	40dfe0 <ferror@plt+0xc3f0>
  406114:	ldrb	w0, [x24, #2512]
  406118:	cbz	w0, 406068 <ferror@plt+0x4478>
  40611c:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x4320>
  406120:	adrp	x0, 437000 <ferror@plt+0x35410>
  406124:	add	x0, x0, #0xcf8
  406128:	bl	40e0a0 <ferror@plt+0xc4b0>
  40612c:	ldr	w0, [x20, #1420]
  406130:	tbnz	w0, #31, 406170 <ferror@plt+0x4580>
  406134:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x1320>
  406138:	adrp	x21, 41d000 <ferror@plt+0x1b410>
  40613c:	add	x20, x20, #0x58c
  406140:	add	x22, x22, #0x1a8
  406144:	add	x21, x21, #0xe60
  406148:	mov	x19, #0x0                   	// #0
  40614c:	nop
  406150:	ldr	x1, [x22]
  406154:	mov	x0, x21
  406158:	ldr	w1, [x1, x19, lsl #2]
  40615c:	add	x19, x19, #0x1
  406160:	bl	40dfe0 <ferror@plt+0xc3f0>
  406164:	ldr	w1, [x20]
  406168:	cmp	w19, w1, lsl #1
  40616c:	b.le	406150 <ferror@plt+0x4560>
  406170:	bl	40e0d0 <ferror@plt+0xc4e0>
  406174:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  406178:	ldr	w0, [x0, #668]
  40617c:	cbz	w0, 406074 <ferror@plt+0x4484>
  406180:	ldp	x19, x20, [sp, #16]
  406184:	ldp	x21, x22, [sp, #32]
  406188:	ldp	x23, x24, [sp, #48]
  40618c:	ldp	x25, x26, [sp, #64]
  406190:	ldp	x27, x28, [sp, #80]
  406194:	ldp	x29, x30, [sp], #96
  406198:	b	405c78 <ferror@plt+0x4088>
  40619c:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  4061a0:	add	x0, x0, #0xda0
  4061a4:	bl	40e0a0 <ferror@plt+0xc4b0>
  4061a8:	b	405e70 <ferror@plt+0x4280>
  4061ac:	nop
  4061b0:	stp	x29, x30, [sp, #-96]!
  4061b4:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4061b8:	mov	x29, sp
  4061bc:	ldr	w0, [x0, #2708]
  4061c0:	cbnz	w0, 40650c <ferror@plt+0x491c>
  4061c4:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4061c8:	ldr	w0, [x0, #2500]
  4061cc:	cbnz	w0, 4064f8 <ferror@plt+0x4908>
  4061d0:	stp	x19, x20, [sp, #16]
  4061d4:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4061d8:	ldr	w0, [x19, #2832]
  4061dc:	cbz	w0, 406520 <ferror@plt+0x4930>
  4061e0:	stp	x21, x22, [sp, #32]
  4061e4:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x4320>
  4061e8:	adrp	x22, 41d000 <ferror@plt+0x1b410>
  4061ec:	stp	x23, x24, [sp, #48]
  4061f0:	bl	405a68 <ferror@plt+0x3e78>
  4061f4:	adrp	x23, 41d000 <ferror@plt+0x1b410>
  4061f8:	add	x23, x23, #0xed0
  4061fc:	add	x22, x22, #0xf00
  406200:	mov	x0, x23
  406204:	bl	40e0a0 <ferror@plt+0xc4b0>
  406208:	bl	405a68 <ferror@plt+0x3e78>
  40620c:	mov	x0, x22
  406210:	bl	40e0a0 <ferror@plt+0xc4b0>
  406214:	ldr	w0, [x20, #2452]
  406218:	cbz	w0, 4065c4 <ferror@plt+0x49d4>
  40621c:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  406220:	ldr	w0, [x0, #672]
  406224:	cbnz	w0, 4065f4 <ferror@plt+0x4a04>
  406228:	adrp	x19, 45d000 <ferror@plt+0x5b410>
  40622c:	bl	405a68 <ferror@plt+0x3e78>
  406230:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  406234:	add	x0, x0, #0xfa0
  406238:	bl	40e0a0 <ferror@plt+0xc4b0>
  40623c:	adrp	x21, 42e000 <ferror@plt+0x2c410>
  406240:	ldr	w0, [x19, #3592]
  406244:	add	x21, x21, #0xe90
  406248:	add	w0, w0, #0x1
  40624c:	str	w0, [x19, #3592]
  406250:	bl	405a68 <ferror@plt+0x3e78>
  406254:	mov	x0, x21
  406258:	bl	40e0a0 <ferror@plt+0xc4b0>
  40625c:	bl	405a68 <ferror@plt+0x3e78>
  406260:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  406264:	add	x0, x0, #0xfd8
  406268:	bl	40e0a0 <ferror@plt+0xc4b0>
  40626c:	ldr	w0, [x19, #3592]
  406270:	add	w0, w0, #0x1
  406274:	str	w0, [x19, #3592]
  406278:	bl	405a68 <ferror@plt+0x3e78>
  40627c:	mov	x0, x21
  406280:	bl	40e0a0 <ferror@plt+0xc4b0>
  406284:	bl	405a68 <ferror@plt+0x3e78>
  406288:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  40628c:	add	x0, x0, #0x20
  406290:	bl	40e0a0 <ferror@plt+0xc4b0>
  406294:	ldr	w0, [x20, #2452]
  406298:	cbz	w0, 406604 <ferror@plt+0x4a14>
  40629c:	stp	x25, x26, [sp, #64]
  4062a0:	adrp	x24, 437000 <ferror@plt+0x35410>
  4062a4:	add	x24, x24, #0xde0
  4062a8:	str	x27, [sp, #80]
  4062ac:	bl	405a68 <ferror@plt+0x3e78>
  4062b0:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4062b4:	add	x0, x0, #0x48
  4062b8:	bl	40e0a0 <ferror@plt+0xc4b0>
  4062bc:	adrp	x20, 438000 <ferror@plt+0x36410>
  4062c0:	add	x20, x20, #0x5f8
  4062c4:	bl	405a68 <ferror@plt+0x3e78>
  4062c8:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4062cc:	add	x0, x0, #0x70
  4062d0:	bl	40e0a0 <ferror@plt+0xc4b0>
  4062d4:	ldr	w0, [x19, #3592]
  4062d8:	add	w0, w0, #0x1
  4062dc:	str	w0, [x19, #3592]
  4062e0:	bl	405a68 <ferror@plt+0x3e78>
  4062e4:	mov	x0, x21
  4062e8:	bl	40e0a0 <ferror@plt+0xc4b0>
  4062ec:	bl	405a68 <ferror@plt+0x3e78>
  4062f0:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4062f4:	add	x0, x0, #0x98
  4062f8:	bl	40e0a0 <ferror@plt+0xc4b0>
  4062fc:	ldr	w0, [x19, #3592]
  406300:	add	w0, w0, #0x1
  406304:	str	w0, [x19, #3592]
  406308:	bl	405a68 <ferror@plt+0x3e78>
  40630c:	mov	x0, x21
  406310:	bl	40e0a0 <ferror@plt+0xc4b0>
  406314:	bl	405a68 <ferror@plt+0x3e78>
  406318:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  40631c:	add	x0, x0, #0xd0
  406320:	bl	40e0a0 <ferror@plt+0xc4b0>
  406324:	bl	405a68 <ferror@plt+0x3e78>
  406328:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  40632c:	add	x0, x0, #0xf8
  406330:	bl	40e0a0 <ferror@plt+0xc4b0>
  406334:	bl	405a68 <ferror@plt+0x3e78>
  406338:	mov	x0, x24
  40633c:	bl	40e0a0 <ferror@plt+0xc4b0>
  406340:	bl	405a68 <ferror@plt+0x3e78>
  406344:	mov	x0, x20
  406348:	bl	40e0a0 <ferror@plt+0xc4b0>
  40634c:	ldr	w0, [x19, #3592]
  406350:	sub	w0, w0, #0x1
  406354:	str	w0, [x19, #3592]
  406358:	bl	405a68 <ferror@plt+0x3e78>
  40635c:	mov	x0, x20
  406360:	bl	40e0a0 <ferror@plt+0xc4b0>
  406364:	ldr	w0, [x19, #3592]
  406368:	sub	w0, w0, #0x1
  40636c:	str	w0, [x19, #3592]
  406370:	bl	405a68 <ferror@plt+0x3e78>
  406374:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406378:	add	x0, x0, #0x120
  40637c:	bl	40e0a0 <ferror@plt+0xc4b0>
  406380:	ldr	w0, [x19, #3592]
  406384:	add	w0, w0, #0x1
  406388:	str	w0, [x19, #3592]
  40638c:	bl	405a68 <ferror@plt+0x3e78>
  406390:	mov	x0, x21
  406394:	bl	40e0a0 <ferror@plt+0xc4b0>
  406398:	bl	405a68 <ferror@plt+0x3e78>
  40639c:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4063a0:	add	x0, x0, #0x148
  4063a4:	bl	40e0a0 <ferror@plt+0xc4b0>
  4063a8:	bl	405a68 <ferror@plt+0x3e78>
  4063ac:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4063b0:	add	x0, x0, #0x188
  4063b4:	bl	40e0a0 <ferror@plt+0xc4b0>
  4063b8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4063bc:	ldr	w0, [x0, #2568]
  4063c0:	cbnz	w0, 406660 <ferror@plt+0x4a70>
  4063c4:	adrp	x27, 41e000 <ferror@plt+0x1c410>
  4063c8:	adrp	x26, 41e000 <ferror@plt+0x1c410>
  4063cc:	adrp	x25, 41e000 <ferror@plt+0x1c410>
  4063d0:	add	x27, x27, #0x1c8
  4063d4:	add	x26, x26, #0x1e8
  4063d8:	add	x25, x25, #0x218
  4063dc:	bl	405a68 <ferror@plt+0x3e78>
  4063e0:	mov	x0, x20
  4063e4:	bl	40e0a0 <ferror@plt+0xc4b0>
  4063e8:	ldr	w0, [x19, #3592]
  4063ec:	sub	w0, w0, #0x1
  4063f0:	str	w0, [x19, #3592]
  4063f4:	bl	405a68 <ferror@plt+0x3e78>
  4063f8:	adrp	x0, 438000 <ferror@plt+0x36410>
  4063fc:	add	x0, x0, #0x858
  406400:	bl	40e0a0 <ferror@plt+0xc4b0>
  406404:	ldr	w0, [x19, #3592]
  406408:	add	w0, w0, #0x1
  40640c:	str	w0, [x19, #3592]
  406410:	bl	405a68 <ferror@plt+0x3e78>
  406414:	mov	x0, x21
  406418:	bl	40e0a0 <ferror@plt+0xc4b0>
  40641c:	bl	405a68 <ferror@plt+0x3e78>
  406420:	mov	x0, x27
  406424:	bl	40e0a0 <ferror@plt+0xc4b0>
  406428:	bl	405a68 <ferror@plt+0x3e78>
  40642c:	mov	x0, x26
  406430:	bl	40e0a0 <ferror@plt+0xc4b0>
  406434:	bl	405a68 <ferror@plt+0x3e78>
  406438:	mov	x0, x25
  40643c:	bl	40e0a0 <ferror@plt+0xc4b0>
  406440:	bl	405a68 <ferror@plt+0x3e78>
  406444:	mov	x0, x24
  406448:	bl	40e0a0 <ferror@plt+0xc4b0>
  40644c:	bl	405a68 <ferror@plt+0x3e78>
  406450:	mov	x0, x20
  406454:	bl	40e0a0 <ferror@plt+0xc4b0>
  406458:	ldr	w0, [x19, #3592]
  40645c:	sub	w0, w0, #0x1
  406460:	str	w0, [x19, #3592]
  406464:	bl	405a68 <ferror@plt+0x3e78>
  406468:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  40646c:	add	x0, x0, #0x238
  406470:	bl	40e0a0 <ferror@plt+0xc4b0>
  406474:	bl	405a68 <ferror@plt+0x3e78>
  406478:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  40647c:	add	x0, x0, #0x248
  406480:	bl	40e0a0 <ferror@plt+0xc4b0>
  406484:	ldp	x25, x26, [sp, #64]
  406488:	ldr	x27, [sp, #80]
  40648c:	bl	405a68 <ferror@plt+0x3e78>
  406490:	mov	x0, x20
  406494:	bl	40e0a0 <ferror@plt+0xc4b0>
  406498:	ldr	w0, [x19, #3592]
  40649c:	sub	w0, w0, #0x1
  4064a0:	str	w0, [x19, #3592]
  4064a4:	bl	405a68 <ferror@plt+0x3e78>
  4064a8:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4064ac:	add	x0, x0, #0x258
  4064b0:	bl	40e0a0 <ferror@plt+0xc4b0>
  4064b4:	bl	405a68 <ferror@plt+0x3e78>
  4064b8:	mov	x0, x23
  4064bc:	bl	40e0a0 <ferror@plt+0xc4b0>
  4064c0:	bl	405a68 <ferror@plt+0x3e78>
  4064c4:	mov	x0, x22
  4064c8:	bl	40e0a0 <ferror@plt+0xc4b0>
  4064cc:	bl	405a68 <ferror@plt+0x3e78>
  4064d0:	mov	x0, x20
  4064d4:	bl	40e0a0 <ferror@plt+0xc4b0>
  4064d8:	ldp	x21, x22, [sp, #32]
  4064dc:	ldp	x23, x24, [sp, #48]
  4064e0:	ldr	w0, [x19, #3592]
  4064e4:	sub	w0, w0, #0x1
  4064e8:	str	w0, [x19, #3592]
  4064ec:	ldp	x19, x20, [sp, #16]
  4064f0:	ldp	x29, x30, [sp], #96
  4064f4:	ret
  4064f8:	bl	405a68 <ferror@plt+0x3e78>
  4064fc:	ldp	x29, x30, [sp], #96
  406500:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  406504:	add	x0, x0, #0xea8
  406508:	b	40e0a0 <ferror@plt+0xc4b0>
  40650c:	bl	405a68 <ferror@plt+0x3e78>
  406510:	ldp	x29, x30, [sp], #96
  406514:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  406518:	add	x0, x0, #0xe80
  40651c:	b	40e0a0 <ferror@plt+0xc4b0>
  406520:	bl	405a68 <ferror@plt+0x3e78>
  406524:	adrp	x20, 41d000 <ferror@plt+0x1b410>
  406528:	add	x20, x20, #0xea8
  40652c:	mov	x0, x20
  406530:	bl	40e0a0 <ferror@plt+0xc4b0>
  406534:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  406538:	ldr	w0, [x0, #1408]
  40653c:	cbz	w0, 4064ec <ferror@plt+0x48fc>
  406540:	ldr	w0, [x19, #2832]
  406544:	cbnz	w0, 4064ec <ferror@plt+0x48fc>
  406548:	adrp	x19, 45d000 <ferror@plt+0x5b410>
  40654c:	bl	405a68 <ferror@plt+0x3e78>
  406550:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406554:	add	x0, x0, #0x268
  406558:	bl	40e0a0 <ferror@plt+0xc4b0>
  40655c:	ldr	w0, [x19, #3592]
  406560:	add	w0, w0, #0x1
  406564:	str	w0, [x19, #3592]
  406568:	bl	405a68 <ferror@plt+0x3e78>
  40656c:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406570:	add	x0, x0, #0x280
  406574:	bl	40e0a0 <ferror@plt+0xc4b0>
  406578:	bl	405a68 <ferror@plt+0x3e78>
  40657c:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  406580:	add	x0, x0, #0xc60
  406584:	bl	40e0a0 <ferror@plt+0xc4b0>
  406588:	bl	405a68 <ferror@plt+0x3e78>
  40658c:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  406590:	add	x0, x0, #0xc88
  406594:	bl	40e0a0 <ferror@plt+0xc4b0>
  406598:	bl	405a68 <ferror@plt+0x3e78>
  40659c:	mov	x0, x20
  4065a0:	bl	40e0a0 <ferror@plt+0xc4b0>
  4065a4:	bl	405a68 <ferror@plt+0x3e78>
  4065a8:	adrp	x0, 438000 <ferror@plt+0x36410>
  4065ac:	add	x0, x0, #0x5f8
  4065b0:	bl	40e0a0 <ferror@plt+0xc4b0>
  4065b4:	ldr	w0, [x19, #3592]
  4065b8:	sub	w0, w0, #0x1
  4065bc:	str	w0, [x19, #3592]
  4065c0:	b	4064ec <ferror@plt+0x48fc>
  4065c4:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  4065c8:	add	x0, x0, #0xf30
  4065cc:	bl	40e0a0 <ferror@plt+0xc4b0>
  4065d0:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4065d4:	ldr	w0, [x0, #672]
  4065d8:	cbnz	w0, 4065f4 <ferror@plt+0x4a04>
  4065dc:	ldr	w0, [x20, #2452]
  4065e0:	cbnz	w0, 406228 <ferror@plt+0x4638>
  4065e4:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  4065e8:	add	x0, x0, #0xf98
  4065ec:	bl	40e0a0 <ferror@plt+0xc4b0>
  4065f0:	b	406228 <ferror@plt+0x4638>
  4065f4:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  4065f8:	add	x0, x0, #0xf58
  4065fc:	bl	40e0a0 <ferror@plt+0xc4b0>
  406600:	b	4065dc <ferror@plt+0x49ec>
  406604:	ldr	w0, [x19, #3592]
  406608:	adrp	x20, 438000 <ferror@plt+0x36410>
  40660c:	add	x20, x20, #0x5f8
  406610:	add	w0, w0, #0x1
  406614:	str	w0, [x19, #3592]
  406618:	bl	405a68 <ferror@plt+0x3e78>
  40661c:	mov	x0, x21
  406620:	bl	40e0a0 <ferror@plt+0xc4b0>
  406624:	bl	405a68 <ferror@plt+0x3e78>
  406628:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  40662c:	add	x0, x0, #0x1c8
  406630:	bl	40e0a0 <ferror@plt+0xc4b0>
  406634:	bl	405a68 <ferror@plt+0x3e78>
  406638:	adrp	x0, 437000 <ferror@plt+0x35410>
  40663c:	add	x0, x0, #0xde0
  406640:	bl	40e0a0 <ferror@plt+0xc4b0>
  406644:	bl	405a68 <ferror@plt+0x3e78>
  406648:	mov	x0, x20
  40664c:	bl	40e0a0 <ferror@plt+0xc4b0>
  406650:	ldr	w0, [x19, #3592]
  406654:	sub	w0, w0, #0x1
  406658:	str	w0, [x19, #3592]
  40665c:	b	40648c <ferror@plt+0x489c>
  406660:	bl	405a68 <ferror@plt+0x3e78>
  406664:	adrp	x27, 41e000 <ferror@plt+0x1c410>
  406668:	add	x27, x27, #0x1c8
  40666c:	adrp	x26, 41e000 <ferror@plt+0x1c410>
  406670:	mov	x0, x27
  406674:	add	x26, x26, #0x1e8
  406678:	bl	40e0a0 <ferror@plt+0xc4b0>
  40667c:	adrp	x25, 41e000 <ferror@plt+0x1c410>
  406680:	add	x25, x25, #0x218
  406684:	bl	405a68 <ferror@plt+0x3e78>
  406688:	mov	x0, x26
  40668c:	bl	40e0a0 <ferror@plt+0xc4b0>
  406690:	bl	405a68 <ferror@plt+0x3e78>
  406694:	mov	x0, x25
  406698:	bl	40e0a0 <ferror@plt+0xc4b0>
  40669c:	b	4063dc <ferror@plt+0x47ec>
  4066a0:	stp	x29, x30, [sp, #-96]!
  4066a4:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  4066a8:	mov	x1, #0x18                  	// #24
  4066ac:	mov	x29, sp
  4066b0:	mov	x0, #0x1                   	// #1
  4066b4:	stp	x19, x20, [sp, #16]
  4066b8:	ldr	w19, [x2, #648]
  4066bc:	stp	x21, x22, [sp, #32]
  4066c0:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4066c4:	add	w19, w19, #0x1
  4066c8:	stp	x23, x24, [sp, #48]
  4066cc:	stp	x25, x26, [sp, #64]
  4066d0:	bl	401920 <calloc@plt>
  4066d4:	mov	x22, x0
  4066d8:	mov	w1, #0x1                   	// #1
  4066dc:	bl	413ca8 <ferror@plt+0x120b8>
  4066e0:	ldr	w2, [x21, #2564]
  4066e4:	mov	x1, #0x4                   	// #4
  4066e8:	ldrh	w3, [x22, #2]
  4066ec:	adrp	x26, 461000 <stdin@@GLIBC_2.17+0x3320>
  4066f0:	add	w0, w2, #0x1
  4066f4:	stp	wzr, w0, [x22, #4]
  4066f8:	orr	w3, w3, #0x4
  4066fc:	strh	w3, [x22, #2]
  406700:	bl	401920 <calloc@plt>
  406704:	mov	x24, x0
  406708:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40670c:	str	x24, [x22, #16]
  406710:	ldr	x2, [x26, #3400]
  406714:	ldrsw	x0, [x1, #2712]
  406718:	lsl	x0, x0, #3
  40671c:	str	w19, [x2, x0]
  406720:	ldr	w0, [x21, #2564]
  406724:	cmp	w0, #0x0
  406728:	b.le	4067bc <ferror@plt+0x4bcc>
  40672c:	adrp	x25, 463000 <stdin@@GLIBC_2.17+0x5320>
  406730:	add	x21, x21, #0xa04
  406734:	add	x25, x25, #0x2b8
  406738:	mov	x19, #0x1                   	// #1
  40673c:	adrp	x23, 45d000 <ferror@plt+0x5b410>
  406740:	stp	x27, x28, [sp, #80]
  406744:	adrp	x27, 41e000 <ferror@plt+0x1c410>
  406748:	add	x27, x27, #0x298
  40674c:	b	406764 <ferror@plt+0x4b74>
  406750:	ldr	w1, [x21]
  406754:	add	x19, x19, #0x1
  406758:	cmp	w1, w19
  40675c:	b.lt	4067b8 <ferror@plt+0x4bc8>  // b.tstop
  406760:	ldr	x2, [x26, #3400]
  406764:	lsl	x1, x19, #3
  406768:	ldr	w3, [x25]
  40676c:	ldr	w20, [x2, x1]
  406770:	cmp	w3, #0x0
  406774:	str	w20, [x24, x19, lsl #2]
  406778:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  40677c:	b.eq	406750 <ferror@plt+0x4b60>  // b.none
  406780:	ldr	x28, [x23, #3280]
  406784:	mov	x1, x27
  406788:	mov	w2, #0x5                   	// #5
  40678c:	mov	x0, #0x0                   	// #0
  406790:	bl	401ae0 <dcgettext@plt>
  406794:	mov	x1, x0
  406798:	mov	w2, w19
  40679c:	mov	w3, w20
  4067a0:	mov	x0, x28
  4067a4:	bl	401bc0 <fprintf@plt>
  4067a8:	ldr	w1, [x21]
  4067ac:	add	x19, x19, #0x1
  4067b0:	cmp	w1, w19
  4067b4:	b.ge	406760 <ferror@plt+0x4b70>  // b.tcont
  4067b8:	ldp	x27, x28, [sp, #80]
  4067bc:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4067c0:	adrp	x3, 41d000 <ferror@plt+0x1b410>
  4067c4:	add	x3, x3, #0x558
  4067c8:	ldr	w4, [x0, #2708]
  4067cc:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  4067d0:	add	x2, x2, #0x568
  4067d4:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  4067d8:	cmp	w4, #0x0
  4067dc:	add	x1, x1, #0x2b8
  4067e0:	csel	x2, x3, x2, ne  // ne = any
  4067e4:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4067e8:	add	x0, x0, #0x150
  4067ec:	bl	401f80 <ferror@plt+0x390>
  4067f0:	mov	x0, x22
  4067f4:	ldp	x19, x20, [sp, #16]
  4067f8:	ldp	x21, x22, [sp, #32]
  4067fc:	ldp	x23, x24, [sp, #48]
  406800:	ldp	x25, x26, [sp, #64]
  406804:	ldp	x29, x30, [sp], #96
  406808:	ret
  40680c:	nop
  406810:	stp	x29, x30, [sp, #-96]!
  406814:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  406818:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  40681c:	mov	x29, sp
  406820:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  406824:	ldr	w1, [x1, #2708]
  406828:	ldrb	w0, [x0, #2512]
  40682c:	stp	x19, x20, [sp, #16]
  406830:	ldr	w19, [x2, #648]
  406834:	stp	x21, x22, [sp, #32]
  406838:	cmp	w0, #0x0
  40683c:	add	w19, w19, #0x1
  406840:	stp	x23, x24, [sp, #48]
  406844:	cbz	w1, 40695c <ferror@plt+0x4d6c>
  406848:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  40684c:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406850:	add	x1, x1, #0x350
  406854:	add	x0, x0, #0x2f0
  406858:	csel	x0, x0, x1, ne  // ne = any
  40685c:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x1320>
  406860:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  406864:	add	x1, x1, #0x3a0
  406868:	adrp	x24, 461000 <stdin@@GLIBC_2.17+0x3320>
  40686c:	ldr	w2, [x22, #2564]
  406870:	add	w2, w2, #0x1
  406874:	bl	40e070 <ferror@plt+0xc480>
  406878:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40687c:	ldr	x0, [x24, #3400]
  406880:	ldrsw	x1, [x1, #2712]
  406884:	lsl	x1, x1, #3
  406888:	str	w19, [x0, x1]
  40688c:	ldr	w1, [x22, #2564]
  406890:	cmp	w1, #0x0
  406894:	b.le	406938 <ferror@plt+0x4d48>
  406898:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x5320>
  40689c:	add	x22, x22, #0xa04
  4068a0:	add	x23, x23, #0x2b8
  4068a4:	mov	x21, #0x8                   	// #8
  4068a8:	mov	w19, #0x1                   	// #1
  4068ac:	stp	x25, x26, [sp, #64]
  4068b0:	adrp	x25, 41e000 <ferror@plt+0x1c410>
  4068b4:	adrp	x26, 45d000 <ferror@plt+0x5b410>
  4068b8:	add	x25, x25, #0x298
  4068bc:	str	x27, [sp, #80]
  4068c0:	b	4068d8 <ferror@plt+0x4ce8>
  4068c4:	ldr	w0, [x22]
  4068c8:	add	w19, w19, #0x1
  4068cc:	cmp	w0, w19
  4068d0:	b.lt	406930 <ferror@plt+0x4d40>  // b.tstop
  4068d4:	ldr	x0, [x24, #3400]
  4068d8:	ldr	w20, [x0, x21]
  4068dc:	add	x21, x21, #0x8
  4068e0:	mov	w0, w20
  4068e4:	bl	40de20 <ferror@plt+0xc230>
  4068e8:	ldr	w0, [x23]
  4068ec:	cmp	w0, #0x0
  4068f0:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  4068f4:	b.eq	4068c4 <ferror@plt+0x4cd4>  // b.none
  4068f8:	ldr	x27, [x26, #3280]
  4068fc:	mov	x1, x25
  406900:	mov	w2, #0x5                   	// #5
  406904:	mov	x0, #0x0                   	// #0
  406908:	bl	401ae0 <dcgettext@plt>
  40690c:	mov	x1, x0
  406910:	mov	w2, w19
  406914:	mov	w3, w20
  406918:	mov	x0, x27
  40691c:	bl	401bc0 <fprintf@plt>
  406920:	ldr	w0, [x22]
  406924:	add	w19, w19, #0x1
  406928:	cmp	w0, w19
  40692c:	b.ge	4068d4 <ferror@plt+0x4ce4>  // b.tcont
  406930:	ldp	x25, x26, [sp, #64]
  406934:	ldr	x27, [sp, #80]
  406938:	bl	40e0d0 <ferror@plt+0xc4e0>
  40693c:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  406940:	ldr	w0, [x0, #668]
  406944:	cbnz	w0, 406974 <ferror@plt+0x4d84>
  406948:	ldp	x19, x20, [sp, #16]
  40694c:	ldp	x21, x22, [sp, #32]
  406950:	ldp	x23, x24, [sp, #48]
  406954:	ldp	x29, x30, [sp], #96
  406958:	ret
  40695c:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  406960:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406964:	add	x1, x1, #0x378
  406968:	add	x0, x0, #0x320
  40696c:	csel	x0, x0, x1, ne  // ne = any
  406970:	b	40685c <ferror@plt+0x4c6c>
  406974:	ldp	x19, x20, [sp, #16]
  406978:	ldp	x21, x22, [sp, #32]
  40697c:	ldp	x23, x24, [sp, #48]
  406980:	ldp	x29, x30, [sp], #96
  406984:	b	405c78 <ferror@plt+0x4088>
  406988:	stp	x29, x30, [sp, #-32]!
  40698c:	mov	x29, sp
  406990:	str	x19, [sp, #16]
  406994:	mov	x19, x0
  406998:	bl	405a68 <ferror@plt+0x3e78>
  40699c:	mov	x1, x19
  4069a0:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4069a4:	add	x0, x0, #0x3b0
  4069a8:	bl	40e030 <ferror@plt+0xc440>
  4069ac:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  4069b0:	add	x0, x0, #0xd48
  4069b4:	bl	40e0a0 <ferror@plt+0xc4b0>
  4069b8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4069bc:	ldr	w0, [x0, #2832]
  4069c0:	cbnz	w0, 4069d4 <ferror@plt+0x4de4>
  4069c4:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4069c8:	ldr	w0, [x0, #3172]
  4069cc:	cbz	w0, 4069d4 <ferror@plt+0x4de4>
  4069d0:	bl	405ad0 <ferror@plt+0x3ee0>
  4069d4:	adrp	x19, 45d000 <ferror@plt+0x5b410>
  4069d8:	bl	405a68 <ferror@plt+0x3e78>
  4069dc:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4069e0:	add	x0, x0, #0x3c8
  4069e4:	bl	40e0a0 <ferror@plt+0xc4b0>
  4069e8:	ldr	w0, [x19, #3592]
  4069ec:	add	w0, w0, #0x1
  4069f0:	str	w0, [x19, #3592]
  4069f4:	bl	405a68 <ferror@plt+0x3e78>
  4069f8:	adrp	x0, 42e000 <ferror@plt+0x2c410>
  4069fc:	add	x0, x0, #0xe90
  406a00:	bl	40e0a0 <ferror@plt+0xc4b0>
  406a04:	bl	405a68 <ferror@plt+0x3e78>
  406a08:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406a0c:	add	x0, x0, #0x410
  406a10:	bl	40e0a0 <ferror@plt+0xc4b0>
  406a14:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  406a18:	ldr	w0, [x0, #1400]
  406a1c:	cbnz	w0, 406a54 <ferror@plt+0x4e64>
  406a20:	bl	405a68 <ferror@plt+0x3e78>
  406a24:	adrp	x0, 438000 <ferror@plt+0x36410>
  406a28:	add	x0, x0, #0x5f8
  406a2c:	bl	40e0a0 <ferror@plt+0xc4b0>
  406a30:	ldr	w0, [x19, #3592]
  406a34:	sub	w0, w0, #0x1
  406a38:	str	w0, [x19, #3592]
  406a3c:	bl	405a68 <ferror@plt+0x3e78>
  406a40:	ldr	x19, [sp, #16]
  406a44:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406a48:	ldp	x29, x30, [sp], #32
  406a4c:	add	x0, x0, #0x480
  406a50:	b	40e0a0 <ferror@plt+0xc4b0>
  406a54:	bl	405a68 <ferror@plt+0x3e78>
  406a58:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  406a5c:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406a60:	add	x0, x0, #0x448
  406a64:	ldr	w1, [x1, #2564]
  406a68:	add	w1, w1, #0x2
  406a6c:	bl	40dfe0 <ferror@plt+0xc3f0>
  406a70:	ldr	w0, [x19, #3592]
  406a74:	add	w0, w0, #0x1
  406a78:	str	w0, [x19, #3592]
  406a7c:	bl	405a68 <ferror@plt+0x3e78>
  406a80:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406a84:	add	x0, x0, #0x468
  406a88:	bl	40e0a0 <ferror@plt+0xc4b0>
  406a8c:	ldr	w0, [x19, #3592]
  406a90:	sub	w0, w0, #0x1
  406a94:	str	w0, [x19, #3592]
  406a98:	b	406a20 <ferror@plt+0x4e30>
  406a9c:	nop
  406aa0:	stp	x29, x30, [sp, #-320]!
  406aa4:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  406aa8:	mov	x29, sp
  406aac:	stp	x19, x20, [sp, #16]
  406ab0:	mov	w19, w0
  406ab4:	ldr	w1, [x1, #668]
  406ab8:	stp	x21, x22, [sp, #32]
  406abc:	str	x23, [sp, #48]
  406ac0:	cbz	w0, 406c2c <ferror@plt+0x503c>
  406ac4:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x1320>
  406ac8:	ldr	x2, [x21, #2576]
  406acc:	cbz	x2, 406d68 <ferror@plt+0x5178>
  406ad0:	adrp	x20, 45f000 <stdin@@GLIBC_2.17+0x1320>
  406ad4:	ldr	w0, [x20, #2500]
  406ad8:	cbz	w1, 406d18 <ferror@plt+0x5128>
  406adc:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  406ae0:	add	x1, x1, #0x640
  406ae4:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x6320>
  406ae8:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x1320>
  406aec:	add	x23, sp, #0x40
  406af0:	ldp	x2, x3, [x1]
  406af4:	stp	x2, x3, [sp, #64]
  406af8:	ldr	w2, [x1, #24]
  406afc:	ldr	x1, [x1, #16]
  406b00:	str	x1, [sp, #80]
  406b04:	ldr	w1, [x21, #2708]
  406b08:	str	w2, [sp, #88]
  406b0c:	ldr	w2, [x22, #2832]
  406b10:	orr	w1, w1, w2
  406b14:	orr	w0, w1, w0
  406b18:	cbz	w0, 406d54 <ferror@plt+0x5164>
  406b1c:	bl	405a68 <ferror@plt+0x3e78>
  406b20:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406b24:	add	x0, x0, #0x518
  406b28:	bl	40e0a0 <ferror@plt+0xc4b0>
  406b2c:	adrp	x1, 45d000 <ferror@plt+0x5b410>
  406b30:	ldr	w0, [x1, #3592]
  406b34:	add	w0, w0, #0x1
  406b38:	str	w0, [x1, #3592]
  406b3c:	bl	405a68 <ferror@plt+0x3e78>
  406b40:	adrp	x0, 42e000 <ferror@plt+0x2c410>
  406b44:	add	x0, x0, #0xe90
  406b48:	bl	40e0a0 <ferror@plt+0xc4b0>
  406b4c:	ldr	w0, [x20, #2500]
  406b50:	cbz	w0, 406c68 <ferror@plt+0x5078>
  406b54:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  406b58:	ldrb	w0, [x0, #2512]
  406b5c:	cbz	w0, 406ce8 <ferror@plt+0x50f8>
  406b60:	bl	405a68 <ferror@plt+0x3e78>
  406b64:	mov	x1, x23
  406b68:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406b6c:	add	x0, x0, #0x528
  406b70:	bl	40e030 <ferror@plt+0xc440>
  406b74:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  406b78:	add	x0, x0, #0xd48
  406b7c:	bl	40e0a0 <ferror@plt+0xc4b0>
  406b80:	cbz	w19, 406be8 <ferror@plt+0x4ff8>
  406b84:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  406b88:	ldr	x0, [x0, #2576]
  406b8c:	cbz	x0, 406be8 <ferror@plt+0x4ff8>
  406b90:	adrp	x19, 45d000 <ferror@plt+0x5b410>
  406b94:	bl	405a68 <ferror@plt+0x3e78>
  406b98:	adrp	x0, 438000 <ferror@plt+0x36410>
  406b9c:	add	x0, x0, #0x5f8
  406ba0:	bl	40e0a0 <ferror@plt+0xc4b0>
  406ba4:	ldr	w0, [x19, #3592]
  406ba8:	sub	w0, w0, #0x1
  406bac:	str	w0, [x19, #3592]
  406bb0:	bl	405a68 <ferror@plt+0x3e78>
  406bb4:	adrp	x0, 438000 <ferror@plt+0x36410>
  406bb8:	add	x0, x0, #0x858
  406bbc:	bl	40e0a0 <ferror@plt+0xc4b0>
  406bc0:	ldr	w0, [x19, #3592]
  406bc4:	add	w0, w0, #0x1
  406bc8:	str	w0, [x19, #3592]
  406bcc:	bl	405a68 <ferror@plt+0x3e78>
  406bd0:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406bd4:	add	x0, x0, #0x5d8
  406bd8:	bl	40e0a0 <ferror@plt+0xc4b0>
  406bdc:	ldr	w0, [x19, #3592]
  406be0:	sub	w0, w0, #0x1
  406be4:	str	w0, [x19, #3592]
  406be8:	ldr	w0, [x21, #2708]
  406bec:	ldr	w2, [x20, #2500]
  406bf0:	ldr	w1, [x22, #2832]
  406bf4:	orr	w0, w0, w2
  406bf8:	cbz	w0, 406c14 <ferror@plt+0x5024>
  406bfc:	cbnz	w1, 406cc4 <ferror@plt+0x50d4>
  406c00:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  406c04:	ldr	w0, [x0, #3172]
  406c08:	cbz	w0, 406c18 <ferror@plt+0x5028>
  406c0c:	bl	405ad0 <ferror@plt+0x3ee0>
  406c10:	ldr	w1, [x22, #2832]
  406c14:	cbnz	w1, 406cc4 <ferror@plt+0x50d4>
  406c18:	ldp	x19, x20, [sp, #16]
  406c1c:	ldp	x21, x22, [sp, #32]
  406c20:	ldr	x23, [sp, #48]
  406c24:	ldp	x29, x30, [sp], #320
  406c28:	ret
  406c2c:	cbz	w1, 406c94 <ferror@plt+0x50a4>
  406c30:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406c34:	add	x0, x0, #0x640
  406c38:	adrp	x20, 45f000 <stdin@@GLIBC_2.17+0x1320>
  406c3c:	add	x23, sp, #0x40
  406c40:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x6320>
  406c44:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x1320>
  406c48:	ldr	w1, [x0, #24]
  406c4c:	ldp	x2, x3, [x0]
  406c50:	stp	x2, x3, [sp, #64]
  406c54:	ldr	x0, [x0, #16]
  406c58:	str	x0, [sp, #80]
  406c5c:	ldr	w0, [x20, #2500]
  406c60:	str	w1, [sp, #88]
  406c64:	cbnz	w0, 406b54 <ferror@plt+0x4f64>
  406c68:	ldr	w0, [x21, #2708]
  406c6c:	cbz	w0, 406d0c <ferror@plt+0x511c>
  406c70:	bl	405a68 <ferror@plt+0x3e78>
  406c74:	mov	x1, x23
  406c78:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406c7c:	add	x0, x0, #0x5a0
  406c80:	bl	40e030 <ferror@plt+0xc440>
  406c84:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  406c88:	add	x0, x0, #0xd48
  406c8c:	bl	40e0a0 <ferror@plt+0xc4b0>
  406c90:	b	406b80 <ferror@plt+0x4f90>
  406c94:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406c98:	add	x0, x0, #0x660
  406c9c:	adrp	x20, 45f000 <stdin@@GLIBC_2.17+0x1320>
  406ca0:	add	x23, sp, #0x40
  406ca4:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x6320>
  406ca8:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x1320>
  406cac:	ldr	w1, [x0, #16]
  406cb0:	ldp	x2, x3, [x0]
  406cb4:	stp	x2, x3, [sp, #64]
  406cb8:	ldr	w0, [x20, #2500]
  406cbc:	str	w1, [sp, #80]
  406cc0:	b	406b50 <ferror@plt+0x4f60>
  406cc4:	bl	405a68 <ferror@plt+0x3e78>
  406cc8:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406ccc:	add	x0, x0, #0x610
  406cd0:	bl	40e0a0 <ferror@plt+0xc4b0>
  406cd4:	ldp	x19, x20, [sp, #16]
  406cd8:	ldp	x21, x22, [sp, #32]
  406cdc:	ldr	x23, [sp, #48]
  406ce0:	ldp	x29, x30, [sp], #320
  406ce4:	ret
  406ce8:	bl	405a68 <ferror@plt+0x3e78>
  406cec:	mov	x1, x23
  406cf0:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406cf4:	add	x0, x0, #0x560
  406cf8:	bl	40e030 <ferror@plt+0xc440>
  406cfc:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  406d00:	add	x0, x0, #0xd48
  406d04:	bl	40e0a0 <ferror@plt+0xc4b0>
  406d08:	b	406b80 <ferror@plt+0x4f90>
  406d0c:	mov	x0, x23
  406d10:	bl	406988 <ferror@plt+0x4d98>
  406d14:	b	406b80 <ferror@plt+0x4f90>
  406d18:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  406d1c:	add	x1, x1, #0x660
  406d20:	add	x23, sp, #0x40
  406d24:	ldp	x4, x5, [x1]
  406d28:	stp	x4, x5, [sp, #64]
  406d2c:	ldr	w1, [x1, #16]
  406d30:	str	w1, [sp, #80]
  406d34:	cbz	x2, 406d9c <ferror@plt+0x51ac>
  406d38:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x6320>
  406d3c:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x1320>
  406d40:	ldr	w1, [x21, #2708]
  406d44:	ldr	w2, [x22, #2832]
  406d48:	orr	w1, w1, w2
  406d4c:	orr	w0, w1, w0
  406d50:	cbnz	w0, 406b1c <ferror@plt+0x4f2c>
  406d54:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  406d58:	ldr	w0, [x0, #3172]
  406d5c:	cbz	w0, 406b1c <ferror@plt+0x4f2c>
  406d60:	bl	405ad0 <ferror@plt+0x3ee0>
  406d64:	b	406b1c <ferror@plt+0x4f2c>
  406d68:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  406d6c:	add	x23, sp, #0x40
  406d70:	adrp	x20, 45f000 <stdin@@GLIBC_2.17+0x1320>
  406d74:	ldr	w3, [x0, #3104]
  406d78:	mov	x0, x23
  406d7c:	cbz	w1, 406da8 <ferror@plt+0x51b8>
  406d80:	adrp	x2, 41e000 <ferror@plt+0x1c410>
  406d84:	mov	x1, #0x100                 	// #256
  406d88:	add	x2, x2, #0x4c0
  406d8c:	bl	401860 <snprintf@plt>
  406d90:	ldr	x2, [x21, #2576]
  406d94:	ldr	w0, [x20, #2500]
  406d98:	cbnz	x2, 406d38 <ferror@plt+0x5148>
  406d9c:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x6320>
  406da0:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x1320>
  406da4:	b	406b50 <ferror@plt+0x4f60>
  406da8:	adrp	x2, 41e000 <ferror@plt+0x1c410>
  406dac:	mov	x1, #0x100                 	// #256
  406db0:	add	x2, x2, #0x4f0
  406db4:	bl	401860 <snprintf@plt>
  406db8:	ldr	x2, [x21, #2576]
  406dbc:	ldr	w0, [x20, #2500]
  406dc0:	b	406d34 <ferror@plt+0x5144>
  406dc4:	nop
  406dc8:	stp	x29, x30, [sp, #-64]!
  406dcc:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  406dd0:	mov	x29, sp
  406dd4:	ldr	w0, [x0, #668]
  406dd8:	stp	x19, x20, [sp, #16]
  406ddc:	stp	x21, x22, [sp, #32]
  406de0:	cbnz	w0, 406ea8 <ferror@plt+0x52b8>
  406de4:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  406de8:	adrp	x20, 41e000 <ferror@plt+0x1c410>
  406dec:	adrp	x21, 41e000 <ferror@plt+0x1c410>
  406df0:	add	x20, x20, #0x660
  406df4:	ldr	w0, [x0, #2500]
  406df8:	add	x21, x21, #0x698
  406dfc:	cbz	w0, 406ec4 <ferror@plt+0x52d4>
  406e00:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  406e04:	ldrb	w0, [x0, #2512]
  406e08:	cbnz	w0, 407080 <ferror@plt+0x5490>
  406e0c:	bl	405a68 <ferror@plt+0x3e78>
  406e10:	adrp	x19, 45d000 <ferror@plt+0x5b410>
  406e14:	mov	x1, x20
  406e18:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406e1c:	add	x0, x0, #0x6f8
  406e20:	bl	40e030 <ferror@plt+0xc440>
  406e24:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  406e28:	add	x0, x0, #0xd48
  406e2c:	bl	40e0a0 <ferror@plt+0xc4b0>
  406e30:	adrp	x22, 461000 <stdin@@GLIBC_2.17+0x3320>
  406e34:	ldr	w0, [x19, #3592]
  406e38:	ldr	w1, [x22, #3172]
  406e3c:	add	w0, w0, #0x1
  406e40:	str	w0, [x19, #3592]
  406e44:	cmp	w1, #0x0
  406e48:	b.gt	4070c0 <ferror@plt+0x54d0>
  406e4c:	bl	405a68 <ferror@plt+0x3e78>
  406e50:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406e54:	add	x0, x0, #0x748
  406e58:	bl	40e0a0 <ferror@plt+0xc4b0>
  406e5c:	ldr	w0, [x22, #3172]
  406e60:	cmp	w0, #0x0
  406e64:	b.le	406e78 <ferror@plt+0x5288>
  406e68:	bl	405a68 <ferror@plt+0x3e78>
  406e6c:	adrp	x0, 438000 <ferror@plt+0x36410>
  406e70:	add	x0, x0, #0x5f8
  406e74:	bl	40e0a0 <ferror@plt+0xc4b0>
  406e78:	ldr	w1, [x19, #3592]
  406e7c:	mov	w0, #0xa                   	// #10
  406e80:	sub	w1, w1, #0x1
  406e84:	str	w1, [x19, #3592]
  406e88:	bl	40e090 <ferror@plt+0xc4a0>
  406e8c:	bl	405a68 <ferror@plt+0x3e78>
  406e90:	ldp	x19, x20, [sp, #16]
  406e94:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406e98:	ldp	x21, x22, [sp, #32]
  406e9c:	add	x0, x0, #0x758
  406ea0:	ldp	x29, x30, [sp], #64
  406ea4:	b	40e0a0 <ferror@plt+0xc4b0>
  406ea8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  406eac:	adrp	x20, 41e000 <ferror@plt+0x1c410>
  406eb0:	adrp	x21, 41e000 <ferror@plt+0x1c410>
  406eb4:	add	x20, x20, #0x640
  406eb8:	ldr	w0, [x0, #2500]
  406ebc:	add	x21, x21, #0x678
  406ec0:	cbnz	w0, 406e00 <ferror@plt+0x5210>
  406ec4:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  406ec8:	ldr	w0, [x0, #2708]
  406ecc:	cbz	w0, 406fd4 <ferror@plt+0x53e4>
  406ed0:	str	x23, [sp, #48]
  406ed4:	bl	405a68 <ferror@plt+0x3e78>
  406ed8:	adrp	x23, 42e000 <ferror@plt+0x2c410>
  406edc:	add	x23, x23, #0xe90
  406ee0:	mov	x0, x23
  406ee4:	bl	40e0a0 <ferror@plt+0xc4b0>
  406ee8:	adrp	x19, 45d000 <ferror@plt+0x5b410>
  406eec:	adrp	x22, 461000 <stdin@@GLIBC_2.17+0x3320>
  406ef0:	bl	405a68 <ferror@plt+0x3e78>
  406ef4:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406ef8:	add	x0, x0, #0x780
  406efc:	bl	40e0a0 <ferror@plt+0xc4b0>
  406f00:	bl	405a68 <ferror@plt+0x3e78>
  406f04:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406f08:	add	x0, x0, #0x7b0
  406f0c:	bl	40e0a0 <ferror@plt+0xc4b0>
  406f10:	bl	405a68 <ferror@plt+0x3e78>
  406f14:	mov	x1, x20
  406f18:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406f1c:	adrp	x20, 41d000 <ferror@plt+0x1b410>
  406f20:	add	x0, x0, #0x7c0
  406f24:	add	x20, x20, #0xd48
  406f28:	bl	40e030 <ferror@plt+0xc440>
  406f2c:	mov	x0, x20
  406f30:	bl	40e0a0 <ferror@plt+0xc4b0>
  406f34:	bl	405a68 <ferror@plt+0x3e78>
  406f38:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406f3c:	add	x0, x0, #0x7d8
  406f40:	bl	40e0a0 <ferror@plt+0xc4b0>
  406f44:	bl	405a68 <ferror@plt+0x3e78>
  406f48:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406f4c:	add	x0, x0, #0x810
  406f50:	bl	40e0a0 <ferror@plt+0xc4b0>
  406f54:	bl	405a68 <ferror@plt+0x3e78>
  406f58:	mov	x1, x21
  406f5c:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406f60:	add	x0, x0, #0x828
  406f64:	bl	40e030 <ferror@plt+0xc440>
  406f68:	mov	x0, x20
  406f6c:	bl	40e0a0 <ferror@plt+0xc4b0>
  406f70:	ldr	w0, [x19, #3592]
  406f74:	ldr	w1, [x22, #3172]
  406f78:	add	w0, w0, #0x1
  406f7c:	str	w0, [x19, #3592]
  406f80:	cmp	w1, #0x0
  406f84:	b.gt	407144 <ferror@plt+0x5554>
  406f88:	bl	405a68 <ferror@plt+0x3e78>
  406f8c:	adrp	x20, 438000 <ferror@plt+0x36410>
  406f90:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406f94:	add	x0, x0, #0x840
  406f98:	bl	40e0a0 <ferror@plt+0xc4b0>
  406f9c:	add	x20, x20, #0x5f8
  406fa0:	ldr	w0, [x22, #3172]
  406fa4:	cmp	w0, #0x0
  406fa8:	b.gt	40710c <ferror@plt+0x551c>
  406fac:	ldr	w0, [x19, #3592]
  406fb0:	sub	w0, w0, #0x1
  406fb4:	str	w0, [x19, #3592]
  406fb8:	bl	405a68 <ferror@plt+0x3e78>
  406fbc:	mov	x0, x20
  406fc0:	ldp	x19, x20, [sp, #16]
  406fc4:	ldp	x21, x22, [sp, #32]
  406fc8:	ldr	x23, [sp, #48]
  406fcc:	ldp	x29, x30, [sp], #64
  406fd0:	b	40e0a0 <ferror@plt+0xc4b0>
  406fd4:	adrp	x19, 45d000 <ferror@plt+0x5b410>
  406fd8:	bl	405a68 <ferror@plt+0x3e78>
  406fdc:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  406fe0:	add	x0, x0, #0x870
  406fe4:	bl	40e0a0 <ferror@plt+0xc4b0>
  406fe8:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x4320>
  406fec:	ldr	w0, [x19, #3592]
  406ff0:	add	w0, w0, #0x1
  406ff4:	str	w0, [x19, #3592]
  406ff8:	bl	405a68 <ferror@plt+0x3e78>
  406ffc:	adrp	x0, 42e000 <ferror@plt+0x2c410>
  407000:	add	x0, x0, #0xe90
  407004:	bl	40e0a0 <ferror@plt+0xc4b0>
  407008:	mov	w0, #0x0                   	// #0
  40700c:	bl	406aa0 <ferror@plt+0x4eb0>
  407010:	bl	405a68 <ferror@plt+0x3e78>
  407014:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  407018:	add	x0, x0, #0x748
  40701c:	bl	40e0a0 <ferror@plt+0xc4b0>
  407020:	bl	405a68 <ferror@plt+0x3e78>
  407024:	adrp	x0, 438000 <ferror@plt+0x36410>
  407028:	add	x0, x0, #0x5f8
  40702c:	bl	40e0a0 <ferror@plt+0xc4b0>
  407030:	ldr	w0, [x19, #3592]
  407034:	sub	w0, w0, #0x1
  407038:	str	w0, [x19, #3592]
  40703c:	bl	405a68 <ferror@plt+0x3e78>
  407040:	ldr	w0, [x20, #1408]
  407044:	cbnz	w0, 4070f4 <ferror@plt+0x5504>
  407048:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40704c:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  407050:	add	x0, x0, #0x8a8
  407054:	ldr	w1, [x1, #2532]
  407058:	bl	40dfe0 <ferror@plt+0xc3f0>
  40705c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  407060:	ldr	w1, [x20, #1408]
  407064:	ldr	w0, [x0, #2832]
  407068:	orr	w0, w0, w1
  40706c:	cbz	w0, 407154 <ferror@plt+0x5564>
  407070:	ldp	x19, x20, [sp, #16]
  407074:	ldp	x21, x22, [sp, #32]
  407078:	ldp	x29, x30, [sp], #64
  40707c:	ret
  407080:	bl	405a68 <ferror@plt+0x3e78>
  407084:	adrp	x19, 45d000 <ferror@plt+0x5b410>
  407088:	mov	x1, x20
  40708c:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  407090:	add	x0, x0, #0x6b0
  407094:	bl	40e030 <ferror@plt+0xc440>
  407098:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  40709c:	add	x0, x0, #0xd48
  4070a0:	bl	40e0a0 <ferror@plt+0xc4b0>
  4070a4:	adrp	x22, 461000 <stdin@@GLIBC_2.17+0x3320>
  4070a8:	ldr	w0, [x19, #3592]
  4070ac:	ldr	w1, [x22, #3172]
  4070b0:	add	w0, w0, #0x1
  4070b4:	str	w0, [x19, #3592]
  4070b8:	cmp	w1, #0x0
  4070bc:	b.le	406e4c <ferror@plt+0x525c>
  4070c0:	bl	405a68 <ferror@plt+0x3e78>
  4070c4:	adrp	x0, 42e000 <ferror@plt+0x2c410>
  4070c8:	add	x0, x0, #0xe90
  4070cc:	bl	40e0a0 <ferror@plt+0xc4b0>
  4070d0:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4070d4:	ldr	w0, [x0, #2832]
  4070d8:	cbnz	w0, 4070e8 <ferror@plt+0x54f8>
  4070dc:	ldr	w0, [x22, #3172]
  4070e0:	cbz	w0, 4070e8 <ferror@plt+0x54f8>
  4070e4:	bl	405ad0 <ferror@plt+0x3ee0>
  4070e8:	mov	w0, #0xa                   	// #10
  4070ec:	bl	40e090 <ferror@plt+0xc4a0>
  4070f0:	b	406e4c <ferror@plt+0x525c>
  4070f4:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  4070f8:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4070fc:	add	x0, x0, #0x878
  407100:	ldr	w1, [x1, #3164]
  407104:	bl	40dfe0 <ferror@plt+0xc3f0>
  407108:	b	40705c <ferror@plt+0x546c>
  40710c:	mov	w0, #0xa                   	// #10
  407110:	bl	40e090 <ferror@plt+0xc4a0>
  407114:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  407118:	ldr	w0, [x0, #2832]
  40711c:	cbnz	w0, 40712c <ferror@plt+0x553c>
  407120:	ldr	w0, [x22, #3172]
  407124:	cbz	w0, 40712c <ferror@plt+0x553c>
  407128:	bl	405ad0 <ferror@plt+0x3ee0>
  40712c:	bl	405a68 <ferror@plt+0x3e78>
  407130:	adrp	x20, 438000 <ferror@plt+0x36410>
  407134:	add	x20, x20, #0x5f8
  407138:	mov	x0, x20
  40713c:	bl	40e0a0 <ferror@plt+0xc4b0>
  407140:	b	406fac <ferror@plt+0x53bc>
  407144:	bl	405a68 <ferror@plt+0x3e78>
  407148:	mov	x0, x23
  40714c:	bl	40e0a0 <ferror@plt+0xc4b0>
  407150:	b	406f88 <ferror@plt+0x5398>
  407154:	bl	405a68 <ferror@plt+0x3e78>
  407158:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  40715c:	add	x0, x0, #0xc60
  407160:	bl	40e0a0 <ferror@plt+0xc4b0>
  407164:	bl	405a68 <ferror@plt+0x3e78>
  407168:	ldp	x19, x20, [sp, #16]
  40716c:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  407170:	ldp	x21, x22, [sp, #32]
  407174:	add	x0, x0, #0xc88
  407178:	ldp	x29, x30, [sp], #64
  40717c:	b	40e0a0 <ferror@plt+0xc4b0>
  407180:	stp	x29, x30, [sp, #-80]!
  407184:	mov	x29, sp
  407188:	stp	x19, x20, [sp, #16]
  40718c:	adrp	x20, 461000 <stdin@@GLIBC_2.17+0x3320>
  407190:	ldr	w0, [x20, #3172]
  407194:	str	x21, [sp, #32]
  407198:	cmp	w0, #0x0
  40719c:	b.le	4071ac <ferror@plt+0x55bc>
  4071a0:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4071a4:	ldr	w0, [x0, #2832]
  4071a8:	cbz	w0, 40727c <ferror@plt+0x568c>
  4071ac:	mov	w21, #0x0                   	// #0
  4071b0:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4071b4:	mov	w0, #0xa                   	// #10
  4071b8:	bl	40e090 <ferror@plt+0xc4a0>
  4071bc:	ldr	x0, [x19, #2576]
  4071c0:	cbz	x0, 4072c8 <ferror@plt+0x56d8>
  4071c4:	bl	405a68 <ferror@plt+0x3e78>
  4071c8:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4071cc:	add	x0, x0, #0x5d8
  4071d0:	bl	40e0a0 <ferror@plt+0xc4b0>
  4071d4:	bl	405a68 <ferror@plt+0x3e78>
  4071d8:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4071dc:	add	x0, x0, #0x8f0
  4071e0:	bl	40e0a0 <ferror@plt+0xc4b0>
  4071e4:	cbz	w21, 40726c <ferror@plt+0x567c>
  4071e8:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4071ec:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4071f0:	ldr	w0, [x0, #2708]
  4071f4:	ldr	w1, [x1, #2500]
  4071f8:	orr	w0, w0, w1
  4071fc:	cbz	w0, 40726c <ferror@plt+0x567c>
  407200:	mov	w0, #0xa                   	// #10
  407204:	adrp	x19, 45d000 <ferror@plt+0x5b410>
  407208:	bl	40e090 <ferror@plt+0xc4a0>
  40720c:	bl	405a68 <ferror@plt+0x3e78>
  407210:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  407214:	add	x0, x0, #0xa60
  407218:	bl	40e0a0 <ferror@plt+0xc4b0>
  40721c:	ldr	w0, [x19, #3592]
  407220:	add	w0, w0, #0x1
  407224:	str	w0, [x19, #3592]
  407228:	bl	405a68 <ferror@plt+0x3e78>
  40722c:	adrp	x0, 42e000 <ferror@plt+0x2c410>
  407230:	add	x0, x0, #0xe90
  407234:	bl	40e0a0 <ferror@plt+0xc4b0>
  407238:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40723c:	ldr	w0, [x0, #2832]
  407240:	cbnz	w0, 407250 <ferror@plt+0x5660>
  407244:	ldr	w0, [x20, #3172]
  407248:	cbz	w0, 407250 <ferror@plt+0x5660>
  40724c:	bl	405ad0 <ferror@plt+0x3ee0>
  407250:	bl	405a68 <ferror@plt+0x3e78>
  407254:	adrp	x0, 438000 <ferror@plt+0x36410>
  407258:	add	x0, x0, #0x5f8
  40725c:	bl	40e0a0 <ferror@plt+0xc4b0>
  407260:	ldr	w0, [x19, #3592]
  407264:	sub	w0, w0, #0x1
  407268:	str	w0, [x19, #3592]
  40726c:	ldp	x19, x20, [sp, #16]
  407270:	ldr	x21, [sp, #32]
  407274:	ldp	x29, x30, [sp], #80
  407278:	ret
  40727c:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x1320>
  407280:	ldr	x0, [x19, #2576]
  407284:	cbz	x0, 4072a4 <ferror@plt+0x56b4>
  407288:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40728c:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  407290:	mov	w21, #0x1                   	// #1
  407294:	ldr	w0, [x0, #2708]
  407298:	ldr	w1, [x1, #2500]
  40729c:	orr	w0, w0, w1
  4072a0:	cbz	w0, 4071b4 <ferror@plt+0x55c4>
  4072a4:	bl	405a68 <ferror@plt+0x3e78>
  4072a8:	mov	w21, #0x1                   	// #1
  4072ac:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4072b0:	add	x0, x0, #0x8d0
  4072b4:	bl	40e0a0 <ferror@plt+0xc4b0>
  4072b8:	mov	w0, #0xa                   	// #10
  4072bc:	bl	40e090 <ferror@plt+0xc4a0>
  4072c0:	ldr	x0, [x19, #2576]
  4072c4:	cbnz	x0, 4071c4 <ferror@plt+0x55d4>
  4072c8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4072cc:	ldr	w0, [x0, #2500]
  4072d0:	cbnz	w0, 4073c4 <ferror@plt+0x57d4>
  4072d4:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4072d8:	ldr	w0, [x0, #2708]
  4072dc:	cbnz	w0, 407368 <ferror@plt+0x5778>
  4072e0:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  4072e4:	add	x0, sp, #0x38
  4072e8:	adrp	x2, 41e000 <ferror@plt+0x1c410>
  4072ec:	add	x2, x2, #0xa30
  4072f0:	ldr	w3, [x1, #3104]
  4072f4:	mov	x1, #0x14                  	// #20
  4072f8:	bl	401860 <snprintf@plt>
  4072fc:	add	x0, sp, #0x38
  407300:	bl	406988 <ferror@plt+0x4d98>
  407304:	bl	405a68 <ferror@plt+0x3e78>
  407308:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40730c:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  407310:	add	x0, x0, #0xa38
  407314:	ldr	w1, [x1, #2532]
  407318:	bl	40dfe0 <ferror@plt+0xc3f0>
  40731c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  407320:	ldr	w0, [x0, #2832]
  407324:	cbz	w0, 4071e4 <ferror@plt+0x55f4>
  407328:	adrp	x19, 45d000 <ferror@plt+0x5b410>
  40732c:	bl	405a68 <ferror@plt+0x3e78>
  407330:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  407334:	add	x0, x0, #0xa60
  407338:	bl	40e0a0 <ferror@plt+0xc4b0>
  40733c:	ldr	w0, [x19, #3592]
  407340:	add	w0, w0, #0x1
  407344:	str	w0, [x19, #3592]
  407348:	bl	405a68 <ferror@plt+0x3e78>
  40734c:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  407350:	add	x0, x0, #0x610
  407354:	bl	40e0a0 <ferror@plt+0xc4b0>
  407358:	ldr	w0, [x19, #3592]
  40735c:	sub	w0, w0, #0x1
  407360:	str	w0, [x19, #3592]
  407364:	b	4071e4 <ferror@plt+0x55f4>
  407368:	bl	405a68 <ferror@plt+0x3e78>
  40736c:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  407370:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  407374:	add	x0, x0, #0x9b8
  407378:	ldr	w1, [x1, #3104]
  40737c:	bl	40dfe0 <ferror@plt+0xc3f0>
  407380:	bl	405a68 <ferror@plt+0x3e78>
  407384:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  407388:	add	x0, x0, #0x780
  40738c:	bl	40e0a0 <ferror@plt+0xc4b0>
  407390:	bl	405a68 <ferror@plt+0x3e78>
  407394:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  407398:	add	x0, x0, #0x9c8
  40739c:	bl	40e0a0 <ferror@plt+0xc4b0>
  4073a0:	bl	405a68 <ferror@plt+0x3e78>
  4073a4:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4073a8:	add	x0, x0, #0x840
  4073ac:	bl	40e0a0 <ferror@plt+0xc4b0>
  4073b0:	bl	405a68 <ferror@plt+0x3e78>
  4073b4:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4073b8:	add	x0, x0, #0xa00
  4073bc:	bl	40e0a0 <ferror@plt+0xc4b0>
  4073c0:	b	4071e4 <ferror@plt+0x55f4>
  4073c4:	bl	405a68 <ferror@plt+0x3e78>
  4073c8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4073cc:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  4073d0:	ldrb	w0, [x0, #2512]
  4073d4:	cbz	w0, 4073fc <ferror@plt+0x580c>
  4073d8:	ldr	w1, [x1, #3104]
  4073dc:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4073e0:	add	x0, x0, #0x918
  4073e4:	bl	40dfe0 <ferror@plt+0xc3f0>
  4073e8:	bl	405a68 <ferror@plt+0x3e78>
  4073ec:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4073f0:	add	x0, x0, #0x990
  4073f4:	bl	40e0a0 <ferror@plt+0xc4b0>
  4073f8:	b	4071e4 <ferror@plt+0x55f4>
  4073fc:	ldr	w1, [x1, #3104]
  407400:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  407404:	add	x0, x0, #0x950
  407408:	bl	40dfe0 <ferror@plt+0xc3f0>
  40740c:	b	4073e8 <ferror@plt+0x57f8>
  407410:	stp	x29, x30, [sp, #-16]!
  407414:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  407418:	mov	x29, sp
  40741c:	ldr	w0, [x0, #2708]
  407420:	cbz	w0, 407458 <ferror@plt+0x5868>
  407424:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  407428:	ldr	w0, [x0, #3128]
  40742c:	cbz	w0, 407444 <ferror@plt+0x5854>
  407430:	bl	405a68 <ferror@plt+0x3e78>
  407434:	ldp	x29, x30, [sp], #16
  407438:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  40743c:	add	x0, x0, #0xa78
  407440:	b	40e0a0 <ferror@plt+0xc4b0>
  407444:	bl	405a68 <ferror@plt+0x3e78>
  407448:	ldp	x29, x30, [sp], #16
  40744c:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  407450:	add	x0, x0, #0xac0
  407454:	b	40e0a0 <ferror@plt+0xc4b0>
  407458:	bl	405a68 <ferror@plt+0x3e78>
  40745c:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  407460:	add	x0, x0, #0xaf8
  407464:	bl	40e0a0 <ferror@plt+0xc4b0>
  407468:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40746c:	ldr	w0, [x0, #3128]
  407470:	cbnz	w0, 407488 <ferror@plt+0x5898>
  407474:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  407478:	ldr	w0, [x0, #2832]
  40747c:	cbnz	w0, 4074a4 <ferror@plt+0x58b4>
  407480:	ldp	x29, x30, [sp], #16
  407484:	ret
  407488:	bl	405a68 <ferror@plt+0x3e78>
  40748c:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  407490:	add	x0, x0, #0xb20
  407494:	bl	40e0a0 <ferror@plt+0xc4b0>
  407498:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40749c:	ldr	w0, [x0, #2832]
  4074a0:	cbz	w0, 407480 <ferror@plt+0x5890>
  4074a4:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  4074a8:	add	x0, x0, #0xf30
  4074ac:	bl	40e0a0 <ferror@plt+0xc4b0>
  4074b0:	bl	405a68 <ferror@plt+0x3e78>
  4074b4:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4074b8:	add	x0, x0, #0xb48
  4074bc:	bl	40e0a0 <ferror@plt+0xc4b0>
  4074c0:	bl	405a68 <ferror@plt+0x3e78>
  4074c4:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4074c8:	add	x0, x0, #0x610
  4074cc:	bl	40e0a0 <ferror@plt+0xc4b0>
  4074d0:	ldp	x29, x30, [sp], #16
  4074d4:	adrp	x0, 42c000 <ferror@plt+0x2a410>
  4074d8:	add	x0, x0, #0xc80
  4074dc:	b	40e0a0 <ferror@plt+0xc4b0>
  4074e0:	stp	x29, x30, [sp, #-208]!
  4074e4:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  4074e8:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  4074ec:	mov	x29, sp
  4074f0:	ldr	w0, [x0, #2720]
  4074f4:	mov	x1, #0x4                   	// #4
  4074f8:	stp	x19, x20, [sp, #16]
  4074fc:	ldr	w19, [x2, #648]
  407500:	stp	x21, x22, [sp, #32]
  407504:	add	w19, w19, #0x1
  407508:	stp	x23, x24, [sp, #48]
  40750c:	stp	x25, x26, [sp, #64]
  407510:	stp	x27, x28, [sp, #80]
  407514:	bl	40d780 <ferror@plt+0xbb90>
  407518:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40751c:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  407520:	mov	x20, x0
  407524:	adrp	x3, 461000 <stdin@@GLIBC_2.17+0x3320>
  407528:	ldr	w0, [x1, #3172]
  40752c:	ldr	w2, [x2, #2832]
  407530:	add	w0, w0, #0x1
  407534:	str	wzr, [x3, #3144]
  407538:	str	w0, [x1, #3172]
  40753c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  407540:	cbz	w2, 4077f0 <ferror@plt+0x5c00>
  407544:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  407548:	ldrsw	x3, [x0, #2712]
  40754c:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  407550:	stp	wzr, w19, [sp, #200]
  407554:	ldr	x1, [x1, #2744]
  407558:	mov	w4, #0x1                   	// #1
  40755c:	ldr	x2, [x2, #3400]
  407560:	adrp	x5, 461000 <stdin@@GLIBC_2.17+0x3320>
  407564:	str	w4, [x1, x3, lsl #2]
  407568:	adrp	x6, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40756c:	add	x4, sp, #0xc8
  407570:	str	x5, [sp, #112]
  407574:	ldrsw	x3, [x0, #2712]
  407578:	ldr	w1, [x5, #2708]
  40757c:	ldrb	w0, [x6, #2512]
  407580:	str	x6, [sp, #128]
  407584:	str	x4, [x2, x3, lsl #3]
  407588:	cmp	w0, #0x0
  40758c:	cbz	w1, 407bb8 <ferror@plt+0x5fc8>
  407590:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  407594:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  407598:	add	x1, x1, #0x350
  40759c:	add	x0, x0, #0x2f0
  4075a0:	csel	x0, x0, x1, ne  // ne = any
  4075a4:	adrp	x21, 461000 <stdin@@GLIBC_2.17+0x3320>
  4075a8:	mov	w28, #0x1                   	// #1
  4075ac:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4075b0:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  4075b4:	ldr	w2, [x21, #3148]
  4075b8:	add	x1, x1, #0xb78
  4075bc:	str	x22, [sp, #144]
  4075c0:	cmp	w2, #0x0
  4075c4:	csel	w2, w2, w28, gt
  4075c8:	add	w2, w2, w28
  4075cc:	bl	40e070 <ferror@plt+0xc480>
  4075d0:	ldr	x0, [sp, #112]
  4075d4:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  4075d8:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  4075dc:	add	x1, x1, #0x568
  4075e0:	add	x2, x2, #0x558
  4075e4:	ldr	w0, [x0, #2708]
  4075e8:	cmp	w0, #0x0
  4075ec:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4075f0:	csel	x2, x2, x1, ne  // ne = any
  4075f4:	add	x0, x0, #0x150
  4075f8:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  4075fc:	add	x1, x1, #0xb88
  407600:	str	x0, [sp, #136]
  407604:	bl	401f80 <ferror@plt+0x390>
  407608:	mov	x1, #0x18                  	// #24
  40760c:	mov	x0, #0x1                   	// #1
  407610:	bl	401920 <calloc@plt>
  407614:	mov	x19, x0
  407618:	mov	w1, #0xc                   	// #12
  40761c:	str	x0, [sp, #184]
  407620:	bl	413ca8 <ferror@plt+0x120b8>
  407624:	ldr	w0, [x21, #3148]
  407628:	mov	x1, #0x4                   	// #4
  40762c:	cmp	w0, #0x0
  407630:	csel	w0, w0, w28, gt
  407634:	add	w0, w0, w28
  407638:	str	w0, [x19, #8]
  40763c:	sxtw	x0, w0
  407640:	bl	401920 <calloc@plt>
  407644:	ldr	w1, [x22, #2564]
  407648:	str	x0, [x19, #16]
  40764c:	str	x0, [sp, #176]
  407650:	cmp	w1, #0x0
  407654:	b.le	4085f0 <ferror@plt+0x6a00>
  407658:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40765c:	add	x0, x0, #0xab8
  407660:	add	x19, x22, #0xa04
  407664:	adrp	x27, 463000 <stdin@@GLIBC_2.17+0x5320>
  407668:	mov	w23, w28
  40766c:	add	x27, x27, #0x2b8
  407670:	mov	x22, #0x4                   	// #4
  407674:	str	w28, [sp, #104]
  407678:	str	x20, [sp, #120]
  40767c:	str	x0, [sp, #152]
  407680:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  407684:	add	x0, x0, #0xbd8
  407688:	str	x0, [sp, #160]
  40768c:	b	4076a4 <ferror@plt+0x5ab4>
  407690:	ldr	w0, [x19]
  407694:	add	w23, w23, #0x1
  407698:	add	x22, x22, #0x4
  40769c:	cmp	w0, w23
  4076a0:	b.lt	4077a0 <ferror@plt+0x5bb0>  // b.tstop
  4076a4:	ldr	x0, [sp, #152]
  4076a8:	ldr	x1, [sp, #120]
  4076ac:	ldr	x0, [x0]
  4076b0:	ldr	w2, [sp, #104]
  4076b4:	str	w2, [x1, x22]
  4076b8:	ldr	w21, [x0, x22]
  4076bc:	cbz	w21, 407690 <ferror@plt+0x5aa0>
  4076c0:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4076c4:	ldr	w1, [x27]
  4076c8:	ldr	x2, [x0, #3400]
  4076cc:	lsl	x0, x22, #1
  4076d0:	ldr	x25, [x2, x0]
  4076d4:	cbnz	w1, 408110 <ferror@plt+0x6520>
  4076d8:	cmp	w21, #0x0
  4076dc:	b.le	407690 <ferror@plt+0x5aa0>
  4076e0:	ldr	x1, [sp, #176]
  4076e4:	adrp	x26, 462000 <stdin@@GLIBC_2.17+0x4320>
  4076e8:	ldr	w0, [sp, #104]
  4076ec:	add	x26, x26, #0x994
  4076f0:	mov	x20, #0x1                   	// #1
  4076f4:	add	x24, x1, w0, sxtw #2
  4076f8:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4076fc:	sub	x24, x24, #0x4
  407700:	add	x0, x0, #0xbe0
  407704:	str	x0, [sp, #168]
  407708:	b	407718 <ferror@plt+0x5b28>
  40770c:	add	x20, x20, #0x1
  407710:	cmp	w21, w20
  407714:	b.lt	407780 <ferror@plt+0x5b90>  // b.tstop
  407718:	ldr	w0, [x26]
  40771c:	ldr	w28, [x25, x20, lsl #2]
  407720:	tst	x28, #0x4000
  407724:	cbz	w0, 407730 <ferror@plt+0x5b40>
  407728:	ccmp	w28, #0x0, #0x4, eq  // eq = none
  40772c:	b.gt	407bd0 <ferror@plt+0x5fe0>
  407730:	mov	w0, w28
  407734:	bl	40de20 <ferror@plt+0xc230>
  407738:	ldr	w0, [x27]
  40773c:	str	w28, [x24, x20, lsl #2]
  407740:	cbz	w0, 40770c <ferror@plt+0x5b1c>
  407744:	adrp	x28, 45d000 <ferror@plt+0x5b410>
  407748:	ldr	w2, [x25, x20, lsl #2]
  40774c:	ldr	x1, [sp, #160]
  407750:	ldr	x0, [x28, #3280]
  407754:	bl	401bc0 <fprintf@plt>
  407758:	cmp	w21, w20
  40775c:	b.le	407c00 <ferror@plt+0x6010>
  407760:	ldr	x3, [x28, #3280]
  407764:	add	x20, x20, #0x1
  407768:	ldr	x0, [sp, #168]
  40776c:	mov	x2, #0x2                   	// #2
  407770:	mov	x1, #0x1                   	// #1
  407774:	bl	401a80 <fwrite@plt>
  407778:	cmp	w21, w20
  40777c:	b.ge	407718 <ferror@plt+0x5b28>  // b.tcont
  407780:	ldr	w0, [sp, #104]
  407784:	add	w23, w23, #0x1
  407788:	add	x22, x22, #0x4
  40778c:	add	w0, w0, w21
  407790:	str	w0, [sp, #104]
  407794:	ldr	w0, [x19]
  407798:	cmp	w0, w23
  40779c:	b.ge	4076a4 <ferror@plt+0x5ab4>  // b.tcont
  4077a0:	ldr	x20, [sp, #120]
  4077a4:	sbfiz	x23, x23, #2, #32
  4077a8:	ldr	w0, [sp, #104]
  4077ac:	adrp	x19, 461000 <stdin@@GLIBC_2.17+0x3320>
  4077b0:	str	w0, [x20, x23]
  4077b4:	str	x19, [sp, #120]
  4077b8:	bl	40e0d0 <ferror@plt+0xc4e0>
  4077bc:	ldrb	w0, [x19, #3132]
  4077c0:	cbz	w0, 40786c <ferror@plt+0x5c7c>
  4077c4:	ldr	x19, [sp, #184]
  4077c8:	mov	x0, x19
  4077cc:	bl	4144e8 <ferror@plt+0x128f8>
  4077d0:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4077d4:	mov	x1, x19
  4077d8:	add	x0, x0, #0x1b8
  4077dc:	bl	414190 <ferror@plt+0x125a0>
  4077e0:	tbnz	w0, #31, 4085fc <ferror@plt+0x6a0c>
  4077e4:	ldr	x0, [sp, #184]
  4077e8:	bl	413cc8 <ferror@plt+0x120d8>
  4077ec:	b	40786c <ferror@plt+0x5c7c>
  4077f0:	ldrsw	x0, [x0, #2712]
  4077f4:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  4077f8:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4077fc:	str	x2, [sp, #144]
  407800:	ldr	x3, [x1, #3400]
  407804:	lsl	x0, x0, #3
  407808:	str	w19, [x3, x0]
  40780c:	ldr	w0, [x2, #2564]
  407810:	cmp	w0, #0x0
  407814:	b.le	40851c <ferror@plt+0x692c>
  407818:	add	x19, x2, #0xa04
  40781c:	mov	x0, #0x1                   	// #1
  407820:	lsl	x1, x0, #3
  407824:	add	w2, w0, #0x1
  407828:	ldr	w1, [x3, x1]
  40782c:	str	w1, [x20, x0, lsl #2]
  407830:	add	x0, x0, #0x1
  407834:	ldr	w1, [x19]
  407838:	cmp	w1, w0
  40783c:	b.ge	407820 <ferror@plt+0x5c30>  // b.tcont
  407840:	sbfiz	x2, x2, #2, #32
  407844:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  407848:	add	x0, x0, #0x150
  40784c:	str	x0, [sp, #136]
  407850:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  407854:	str	x0, [sp, #128]
  407858:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40785c:	str	wzr, [x20, x2]
  407860:	str	x0, [sp, #112]
  407864:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  407868:	str	x0, [sp, #120]
  40786c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  407870:	ldr	x1, [sp, #112]
  407874:	ldr	w0, [x0, #2832]
  407878:	ldr	x2, [sp, #144]
  40787c:	cmp	w0, #0x0
  407880:	ldr	x0, [sp, #128]
  407884:	ldr	w1, [x1, #2708]
  407888:	ldr	w19, [x2, #2564]
  40788c:	ldrb	w0, [x0, #2512]
  407890:	cinc	w19, w19, ne  // ne = any
  407894:	add	w19, w19, #0x2
  407898:	cmp	w0, #0x0
  40789c:	cbz	w1, 4080f8 <ferror@plt+0x6508>
  4078a0:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  4078a4:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4078a8:	add	x1, x1, #0x350
  4078ac:	add	x0, x0, #0x2f0
  4078b0:	csel	x0, x0, x1, ne  // ne = any
  4078b4:	mov	w2, w19
  4078b8:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  4078bc:	add	x1, x1, #0x3a0
  4078c0:	bl	40e070 <ferror@plt+0xc480>
  4078c4:	ldr	x0, [sp, #112]
  4078c8:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  4078cc:	add	x2, x2, #0x558
  4078d0:	ldr	w1, [x0, #2708]
  4078d4:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  4078d8:	add	x0, x0, #0x568
  4078dc:	cmp	w1, #0x0
  4078e0:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  4078e4:	csel	x2, x2, x0, ne  // ne = any
  4078e8:	add	x1, x1, #0x2b8
  4078ec:	ldr	x0, [sp, #136]
  4078f0:	bl	401f80 <ferror@plt+0x390>
  4078f4:	mov	x1, #0x18                  	// #24
  4078f8:	mov	x0, #0x1                   	// #1
  4078fc:	bl	401920 <calloc@plt>
  407900:	mov	x27, x0
  407904:	mov	w1, #0x1                   	// #1
  407908:	bl	413ca8 <ferror@plt+0x120b8>
  40790c:	mov	x1, #0x4                   	// #4
  407910:	mov	w0, w19
  407914:	str	w19, [x27, #8]
  407918:	bl	401920 <calloc@plt>
  40791c:	str	x0, [x27, #16]
  407920:	ldr	x1, [sp, #144]
  407924:	mov	x22, x0
  407928:	ldr	w1, [x1, #2564]
  40792c:	cmp	w1, #0x0
  407930:	b.le	408534 <ferror@plt+0x6944>
  407934:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x1320>
  407938:	adrp	x23, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40793c:	adrp	x25, 463000 <stdin@@GLIBC_2.17+0x5320>
  407940:	adrp	x28, 41e000 <ferror@plt+0x1c410>
  407944:	add	x19, x19, #0xa04
  407948:	add	x23, x23, #0xb10
  40794c:	add	x25, x25, #0x2b8
  407950:	add	x28, x28, #0x298
  407954:	mov	x26, #0x1                   	// #1
  407958:	ldr	w0, [x20, x26, lsl #2]
  40795c:	mov	w24, w26
  407960:	add	w21, w26, #0x1
  407964:	bl	40de20 <ferror@plt+0xc230>
  407968:	ldr	w1, [x23]
  40796c:	ldr	w0, [x20, x26, lsl #2]
  407970:	str	w0, [x22, x26, lsl #2]
  407974:	cbnz	w1, 407988 <ferror@plt+0x5d98>
  407978:	ldr	w1, [x25]
  40797c:	cmp	w1, #0x0
  407980:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  407984:	b.ne	40808c <ferror@plt+0x649c>  // b.any
  407988:	ldr	w0, [x19]
  40798c:	add	x26, x26, #0x1
  407990:	cmp	w0, w26
  407994:	b.ge	407958 <ferror@plt+0x5d68>  // b.tcont
  407998:	sbfiz	x21, x21, #2, #32
  40799c:	add	w24, w24, #0x2
  4079a0:	ldr	w0, [x20, x21]
  4079a4:	bl	40de20 <ferror@plt+0xc230>
  4079a8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4079ac:	ldr	w1, [x20, x21]
  4079b0:	str	w1, [x22, x21]
  4079b4:	ldr	w0, [x0, #2832]
  4079b8:	cbnz	w0, 4082f0 <ferror@plt+0x6700>
  4079bc:	bl	40e0d0 <ferror@plt+0xc4e0>
  4079c0:	ldr	x0, [sp, #120]
  4079c4:	ldrb	w0, [x0, #3132]
  4079c8:	cbnz	w0, 408310 <ferror@plt+0x6720>
  4079cc:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  4079d0:	ldr	w0, [x0, #668]
  4079d4:	cbnz	w0, 408340 <ferror@plt+0x6750>
  4079d8:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  4079dc:	ldr	w0, [x0, #1400]
  4079e0:	cbnz	w0, 408168 <ferror@plt+0x6578>
  4079e4:	ldr	x1, [sp, #144]
  4079e8:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4079ec:	adrp	x25, 461000 <stdin@@GLIBC_2.17+0x3320>
  4079f0:	ldr	w0, [x0, #2740]
  4079f4:	ldr	w24, [x1, #2564]
  4079f8:	mov	w1, #0x7ffe                	// #32766
  4079fc:	ldr	w2, [x25, #3092]
  407a00:	add	w0, w24, w0
  407a04:	str	w0, [sp, #104]
  407a08:	ldr	x0, [sp, #128]
  407a0c:	cmp	w2, w1
  407a10:	ldrb	w0, [x0, #2512]
  407a14:	b.gt	408070 <ferror@plt+0x6480>
  407a18:	ldr	x1, [sp, #112]
  407a1c:	ldr	w1, [x1, #2708]
  407a20:	cbnz	w1, 408070 <ferror@plt+0x6480>
  407a24:	cmp	w0, #0x0
  407a28:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  407a2c:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  407a30:	add	x1, x1, #0x378
  407a34:	add	x0, x0, #0x320
  407a38:	csel	x0, x0, x1, ne  // ne = any
  407a3c:	ldr	w1, [sp, #104]
  407a40:	add	w1, w1, #0x1
  407a44:	str	w1, [sp, #152]
  407a48:	mov	w2, w1
  407a4c:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  407a50:	add	x1, x1, #0xcc8
  407a54:	bl	40e070 <ferror@plt+0xc480>
  407a58:	ldr	w1, [x25, #3092]
  407a5c:	mov	w0, #0x7ffe                	// #32766
  407a60:	cmp	w1, w0
  407a64:	b.gt	4080ec <ferror@plt+0x64fc>
  407a68:	ldr	x0, [sp, #112]
  407a6c:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  407a70:	add	x2, x2, #0x558
  407a74:	ldr	w1, [x0, #2708]
  407a78:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  407a7c:	add	x0, x0, #0x568
  407a80:	cmp	w1, #0x0
  407a84:	csel	x2, x2, x0, ne  // ne = any
  407a88:	ldr	x0, [sp, #136]
  407a8c:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  407a90:	add	x1, x1, #0xcd0
  407a94:	bl	401f80 <ferror@plt+0x390>
  407a98:	ldr	w22, [sp, #152]
  407a9c:	mov	x1, #0x18                  	// #24
  407aa0:	mov	x0, #0x1                   	// #1
  407aa4:	mov	w21, w22
  407aa8:	str	x21, [sp, #160]
  407aac:	bl	401920 <calloc@plt>
  407ab0:	mov	x19, x0
  407ab4:	mov	w1, #0x2                   	// #2
  407ab8:	str	x0, [sp, #176]
  407abc:	bl	413ca8 <ferror@plt+0x120b8>
  407ac0:	str	w22, [x19, #8]
  407ac4:	mov	x1, #0x4                   	// #4
  407ac8:	mov	x0, x21
  407acc:	bl	401920 <calloc@plt>
  407ad0:	mov	x22, x0
  407ad4:	ldr	x1, [sp, #144]
  407ad8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  407adc:	str	x22, [x19, #16]
  407ae0:	str	x0, [sp, #168]
  407ae4:	ldr	w1, [x1, #2564]
  407ae8:	cmp	w1, #0x0
  407aec:	b.le	408524 <ferror@plt+0x6934>
  407af0:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  407af4:	add	x23, x0, #0x1a8
  407af8:	add	x21, x1, #0x2a0
  407afc:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x1320>
  407b00:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  407b04:	adrp	x27, 461000 <stdin@@GLIBC_2.17+0x3320>
  407b08:	add	x1, x2, #0xc5c
  407b0c:	add	x19, x19, #0xa04
  407b10:	ldr	x0, [x0, #424]
  407b14:	add	x27, x27, #0xaac
  407b18:	mov	x24, #0x4                   	// #4
  407b1c:	mov	w26, #0x1                   	// #1
  407b20:	mov	w28, #0xffff8002            	// #-32766
  407b24:	str	x1, [sp, #144]
  407b28:	b	407b78 <ferror@plt+0x5f88>
  407b2c:	tbz	w1, #31, 407b4c <ferror@plt+0x5f5c>
  407b30:	ldr	w3, [x27]
  407b34:	ldr	w0, [x19]
  407b38:	add	w3, w3, #0x1
  407b3c:	str	w3, [x27]
  407b40:	sub	w1, w0, w1
  407b44:	add	w1, w1, #0x1
  407b48:	str	w1, [x4]
  407b4c:	ldr	w0, [x2]
  407b50:	bl	40de20 <ferror@plt+0xc230>
  407b54:	ldr	x0, [x23]
  407b58:	add	w3, w26, #0x1
  407b5c:	ldr	w1, [x19]
  407b60:	cmp	w1, w3
  407b64:	ldr	w1, [x0, x24]
  407b68:	str	w1, [x22, x24]
  407b6c:	add	x24, x24, #0x4
  407b70:	b.lt	407c10 <ferror@plt+0x6020>  // b.tstop
  407b74:	mov	w26, w3
  407b78:	ldr	x1, [x21]
  407b7c:	add	x2, x0, x24
  407b80:	ldr	w3, [x0, x24]
  407b84:	add	x4, x1, x24
  407b88:	cmp	w3, w28
  407b8c:	ldr	w1, [x1, x24]
  407b90:	b.ne	407ba0 <ferror@plt+0x5fb0>  // b.any
  407b94:	ldr	x3, [sp, #144]
  407b98:	ldr	w3, [x3]
  407b9c:	str	w3, [x0, x24]
  407ba0:	cmp	w1, w28
  407ba4:	b.ne	407b2c <ferror@plt+0x5f3c>  // b.any
  407ba8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  407bac:	ldr	w0, [x0, #2532]
  407bb0:	str	w0, [x4]
  407bb4:	b	407b4c <ferror@plt+0x5f5c>
  407bb8:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  407bbc:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  407bc0:	add	x1, x1, #0x378
  407bc4:	add	x0, x0, #0x320
  407bc8:	csel	x0, x0, x1, ne  // ne = any
  407bcc:	b	4075a4 <ferror@plt+0x59b4>
  407bd0:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  407bd4:	add	x0, x0, #0x288
  407bd8:	orr	w1, w28, #0x2000
  407bdc:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  407be0:	ldr	w0, [x0]
  407be4:	cmp	w0, w28
  407be8:	b.lt	407730 <ferror@plt+0x5b40>  // b.tstop
  407bec:	ldr	x0, [x2, #2840]
  407bf0:	ldr	w0, [x0, w28, sxtw #2]
  407bf4:	cmp	w0, #0x1
  407bf8:	csel	w28, w1, w28, eq  // eq = none
  407bfc:	b	407730 <ferror@plt+0x5b40>
  407c00:	ldr	x1, [x28, #3280]
  407c04:	mov	w0, #0xa                   	// #10
  407c08:	bl	401800 <putc@plt>
  407c0c:	b	40770c <ferror@plt+0x5b1c>
  407c10:	sbfiz	x19, x3, #2, #32
  407c14:	add	w27, w26, #0x2
  407c18:	ldr	w0, [x0, x19]
  407c1c:	bl	40de20 <ferror@plt+0xc230>
  407c20:	ldr	x0, [sp, #168]
  407c24:	ldr	w1, [sp, #104]
  407c28:	ldr	x0, [x0, #424]
  407c2c:	cmp	w1, w27
  407c30:	ldr	w1, [x0, x19]
  407c34:	str	w1, [x22, x19]
  407c38:	b.lt	407c9c <ferror@plt+0x60ac>  // b.tstop
  407c3c:	ldr	w1, [sp, #104]
  407c40:	sxtw	x19, w27
  407c44:	add	x19, x19, #0x1
  407c48:	adrp	x4, 45f000 <stdin@@GLIBC_2.17+0x1320>
  407c4c:	sub	w1, w1, w27
  407c50:	adrp	x23, 45f000 <stdin@@GLIBC_2.17+0x1320>
  407c54:	add	x19, x19, x1
  407c58:	add	x26, x4, #0x9e4
  407c5c:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  407c60:	add	x23, x23, #0x1a8
  407c64:	sbfiz	x27, x27, #2, #32
  407c68:	add	x21, x1, #0x2a0
  407c6c:	lsl	x19, x19, #2
  407c70:	ldr	w0, [x0, x27]
  407c74:	bl	40de20 <ferror@plt+0xc230>
  407c78:	ldr	x0, [x23]
  407c7c:	ldr	x1, [x21]
  407c80:	ldr	w3, [x0, x27]
  407c84:	ldr	w2, [x26]
  407c88:	str	w3, [x22, x27]
  407c8c:	str	w2, [x1, x27]
  407c90:	add	x27, x27, #0x4
  407c94:	cmp	x19, x27
  407c98:	b.ne	407c70 <ferror@plt+0x6080>  // b.any
  407c9c:	bl	40e0d0 <ferror@plt+0xc4e0>
  407ca0:	ldr	x0, [sp, #120]
  407ca4:	ldrb	w0, [x0, #3132]
  407ca8:	cbnz	w0, 40837c <ferror@plt+0x678c>
  407cac:	ldr	x0, [sp, #128]
  407cb0:	mov	w1, #0x7ffe                	// #32766
  407cb4:	ldr	w2, [sp, #104]
  407cb8:	ldrb	w0, [x0, #2512]
  407cbc:	cmp	w2, w1
  407cc0:	b.gt	4080c4 <ferror@plt+0x64d4>
  407cc4:	ldr	x1, [sp, #112]
  407cc8:	ldr	w1, [x1, #2708]
  407ccc:	cbnz	w1, 408438 <ferror@plt+0x6848>
  407cd0:	cmp	w0, #0x0
  407cd4:	adrp	x2, 41e000 <ferror@plt+0x1c410>
  407cd8:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  407cdc:	add	x2, x2, #0x320
  407ce0:	add	x0, x0, #0x378
  407ce4:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  407ce8:	csel	x0, x2, x0, ne  // ne = any
  407cec:	ldr	w2, [sp, #152]
  407cf0:	add	x1, x1, #0xdf0
  407cf4:	bl	40e070 <ferror@plt+0xc480>
  407cf8:	ldr	x0, [sp, #112]
  407cfc:	ldr	w0, [x0, #2708]
  407d00:	cbnz	w0, 4080e0 <ferror@plt+0x64f0>
  407d04:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  407d08:	add	x2, x2, #0x568
  407d0c:	ldr	x0, [sp, #136]
  407d10:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  407d14:	add	x1, x1, #0xd20
  407d18:	bl	401f80 <ferror@plt+0x390>
  407d1c:	mov	x1, #0x18                  	// #24
  407d20:	mov	x0, #0x1                   	// #1
  407d24:	bl	401920 <calloc@plt>
  407d28:	mov	x19, x0
  407d2c:	mov	w1, #0x4                   	// #4
  407d30:	bl	413ca8 <ferror@plt+0x120b8>
  407d34:	ldr	w2, [sp, #152]
  407d38:	mov	x1, #0x4                   	// #4
  407d3c:	ldr	x0, [sp, #160]
  407d40:	str	w2, [x19, #8]
  407d44:	bl	401920 <calloc@plt>
  407d48:	mov	x23, x0
  407d4c:	ldr	w0, [sp, #104]
  407d50:	str	x23, [x19, #16]
  407d54:	cmp	w0, #0x0
  407d58:	b.le	407da0 <ferror@plt+0x61b0>
  407d5c:	ldr	w0, [sp, #104]
  407d60:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  407d64:	add	x21, x1, #0x2a0
  407d68:	mov	x27, #0x4                   	// #4
  407d6c:	sub	w22, w0, #0x1
  407d70:	add	x22, x22, #0x2
  407d74:	ldr	x0, [x1, #672]
  407d78:	lsl	x22, x22, #2
  407d7c:	nop
  407d80:	ldr	w0, [x0, x27]
  407d84:	bl	40de20 <ferror@plt+0xc230>
  407d88:	ldr	x0, [x21]
  407d8c:	ldr	w1, [x0, x27]
  407d90:	str	w1, [x23, x27]
  407d94:	add	x27, x27, #0x4
  407d98:	cmp	x22, x27
  407d9c:	b.ne	407d80 <ferror@plt+0x6190>  // b.any
  407da0:	bl	40e0d0 <ferror@plt+0xc4e0>
  407da4:	ldr	x0, [sp, #120]
  407da8:	ldrb	w0, [x0, #3132]
  407dac:	cbnz	w0, 408140 <ferror@plt+0x6550>
  407db0:	ldr	x0, [sp, #128]
  407db4:	mov	w1, #0x7ffe                	// #32766
  407db8:	ldr	w2, [x25, #3092]
  407dbc:	ldr	w3, [sp, #104]
  407dc0:	ldrb	w0, [x0, #2512]
  407dc4:	add	w2, w2, #0x1
  407dc8:	cmp	w3, w1
  407dcc:	b.gt	40804c <ferror@plt+0x645c>
  407dd0:	ldr	x1, [sp, #112]
  407dd4:	ldr	w1, [x1, #2708]
  407dd8:	cbnz	w1, 408494 <ferror@plt+0x68a4>
  407ddc:	cmp	w0, #0x0
  407de0:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  407de4:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  407de8:	add	x1, x1, #0x320
  407dec:	add	x0, x0, #0x378
  407df0:	csel	x0, x1, x0, ne  // ne = any
  407df4:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  407df8:	add	x1, x1, #0xde8
  407dfc:	bl	40e070 <ferror@plt+0xc480>
  407e00:	ldr	x0, [sp, #112]
  407e04:	ldr	w0, [x0, #2708]
  407e08:	cbnz	w0, 408064 <ferror@plt+0x6474>
  407e0c:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  407e10:	add	x2, x2, #0x568
  407e14:	ldr	x0, [sp, #136]
  407e18:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  407e1c:	add	x1, x1, #0x588
  407e20:	bl	401f80 <ferror@plt+0x390>
  407e24:	mov	x1, #0x18                  	// #24
  407e28:	mov	x0, #0x1                   	// #1
  407e2c:	bl	401920 <calloc@plt>
  407e30:	mov	x26, x0
  407e34:	mov	w1, #0x8                   	// #8
  407e38:	bl	413ca8 <ferror@plt+0x120b8>
  407e3c:	ldr	w0, [x25, #3092]
  407e40:	mov	x1, #0x4                   	// #4
  407e44:	add	w0, w0, #0x1
  407e48:	str	w0, [x26, #8]
  407e4c:	bl	401920 <calloc@plt>
  407e50:	str	x0, [x26, #16]
  407e54:	ldr	w1, [x25, #3092]
  407e58:	mov	x21, x0
  407e5c:	cmp	w1, #0x0
  407e60:	b.le	407ed4 <ferror@plt+0x62e4>
  407e64:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  407e68:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  407e6c:	add	x19, x0, #0x9d8
  407e70:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  407e74:	ldr	x0, [x1, #3992]
  407e78:	adrp	x23, 45f000 <stdin@@GLIBC_2.17+0x1320>
  407e7c:	add	x22, x1, #0xf98
  407e80:	add	x27, x2, #0xc14
  407e84:	add	x23, x23, #0x9e4
  407e88:	mov	x28, #0x1                   	// #1
  407e8c:	nop
  407e90:	ldr	x1, [x19]
  407e94:	lsl	x24, x28, #2
  407e98:	add	x2, x0, x24
  407e9c:	ldr	w1, [x1, x28, lsl #2]
  407ea0:	cbz	w1, 407eac <ferror@plt+0x62bc>
  407ea4:	ldr	w0, [x0, x28, lsl #2]
  407ea8:	cbnz	w0, 407eb4 <ferror@plt+0x62c4>
  407eac:	ldr	w0, [x23]
  407eb0:	str	w0, [x2]
  407eb4:	bl	40de20 <ferror@plt+0xc230>
  407eb8:	ldr	x0, [x22]
  407ebc:	ldr	w1, [x27]
  407ec0:	ldr	w2, [x0, x24]
  407ec4:	str	w2, [x21, x28, lsl #2]
  407ec8:	add	x28, x28, #0x1
  407ecc:	cmp	w1, w28
  407ed0:	b.ge	407e90 <ferror@plt+0x62a0>  // b.tcont
  407ed4:	bl	40e0d0 <ferror@plt+0xc4e0>
  407ed8:	ldr	x0, [sp, #120]
  407edc:	ldrb	w0, [x0, #3132]
  407ee0:	cbnz	w0, 4082c8 <ferror@plt+0x66d8>
  407ee4:	ldr	x0, [sp, #128]
  407ee8:	mov	w1, #0x7ffe                	// #32766
  407eec:	ldr	w2, [x25, #3092]
  407ef0:	ldr	w3, [sp, #104]
  407ef4:	ldrb	w0, [x0, #2512]
  407ef8:	add	w2, w2, #0x1
  407efc:	cmp	w3, w1
  407f00:	b.gt	408028 <ferror@plt+0x6438>
  407f04:	ldr	x1, [sp, #112]
  407f08:	ldr	w1, [x1, #2708]
  407f0c:	cbnz	w1, 408478 <ferror@plt+0x6888>
  407f10:	cmp	w0, #0x0
  407f14:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  407f18:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  407f1c:	add	x1, x1, #0x320
  407f20:	add	x0, x0, #0x378
  407f24:	csel	x0, x1, x0, ne  // ne = any
  407f28:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  407f2c:	add	x1, x1, #0xde0
  407f30:	bl	40e070 <ferror@plt+0xc480>
  407f34:	ldr	x0, [sp, #112]
  407f38:	ldr	w0, [x0, #2708]
  407f3c:	cbnz	w0, 408040 <ferror@plt+0x6450>
  407f40:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  407f44:	add	x2, x2, #0x568
  407f48:	ldr	x0, [sp, #136]
  407f4c:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  407f50:	add	x1, x1, #0xd90
  407f54:	bl	401f80 <ferror@plt+0x390>
  407f58:	mov	x1, #0x18                  	// #24
  407f5c:	mov	x0, #0x1                   	// #1
  407f60:	bl	401920 <calloc@plt>
  407f64:	mov	x22, x0
  407f68:	mov	w1, #0x3                   	// #3
  407f6c:	bl	413ca8 <ferror@plt+0x120b8>
  407f70:	ldr	w0, [x25, #3092]
  407f74:	mov	x1, #0x4                   	// #4
  407f78:	add	w0, w0, #0x1
  407f7c:	str	w0, [x22, #8]
  407f80:	bl	401920 <calloc@plt>
  407f84:	str	x0, [x22, #16]
  407f88:	ldr	w1, [x25, #3092]
  407f8c:	mov	x23, x0
  407f90:	cmp	w1, #0x0
  407f94:	b.le	407ff4 <ferror@plt+0x6404>
  407f98:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  407f9c:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  407fa0:	add	x24, x1, #0xc48
  407fa4:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  407fa8:	ldr	x1, [x0, #2520]
  407fac:	add	x19, x0, #0x9d8
  407fb0:	add	x27, x2, #0xc14
  407fb4:	mov	x21, #0x1                   	// #1
  407fb8:	ldr	w0, [x1, x21, lsl #2]
  407fbc:	lsl	x25, x21, #2
  407fc0:	cbnz	w0, 407fd4 <ferror@plt+0x63e4>
  407fc4:	ldr	w0, [x24]
  407fc8:	add	w0, w0, #0x1
  407fcc:	str	w0, [x24]
  407fd0:	ldr	w0, [x1, x21, lsl #2]
  407fd4:	bl	40de20 <ferror@plt+0xc230>
  407fd8:	ldr	x1, [x19]
  407fdc:	ldr	w0, [x27]
  407fe0:	ldr	w2, [x1, x25]
  407fe4:	str	w2, [x23, x21, lsl #2]
  407fe8:	add	x21, x21, #0x1
  407fec:	cmp	w0, w21
  407ff0:	b.ge	407fb8 <ferror@plt+0x63c8>  // b.tcont
  407ff4:	bl	40e0d0 <ferror@plt+0xc4e0>
  407ff8:	ldr	x0, [sp, #120]
  407ffc:	ldrb	w0, [x0, #3132]
  408000:	cbnz	w0, 4083a8 <ferror@plt+0x67b8>
  408004:	mov	x0, x20
  408008:	bl	401a30 <free@plt>
  40800c:	ldp	x19, x20, [sp, #16]
  408010:	ldp	x21, x22, [sp, #32]
  408014:	ldp	x23, x24, [sp, #48]
  408018:	ldp	x25, x26, [sp, #64]
  40801c:	ldp	x27, x28, [sp, #80]
  408020:	ldp	x29, x30, [sp], #208
  408024:	ret
  408028:	cbz	w0, 4084b0 <ferror@plt+0x68c0>
  40802c:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  408030:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  408034:	add	x1, x1, #0xde0
  408038:	add	x0, x0, #0x2f0
  40803c:	bl	40e070 <ferror@plt+0xc480>
  408040:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  408044:	add	x2, x2, #0x558
  408048:	b	407f48 <ferror@plt+0x6358>
  40804c:	cbz	w0, 408458 <ferror@plt+0x6868>
  408050:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  408054:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  408058:	add	x1, x1, #0xde8
  40805c:	add	x0, x0, #0x2f0
  408060:	bl	40e070 <ferror@plt+0xc480>
  408064:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  408068:	add	x2, x2, #0x558
  40806c:	b	407e14 <ferror@plt+0x6224>
  408070:	cmp	w0, #0x0
  408074:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  408078:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  40807c:	add	x1, x1, #0x350
  408080:	add	x0, x0, #0x2f0
  408084:	csel	x0, x0, x1, ne  // ne = any
  408088:	b	407a3c <ferror@plt+0x5e4c>
  40808c:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  408090:	mov	x1, x28
  408094:	mov	w2, #0x5                   	// #5
  408098:	ldr	x4, [x0, #3280]
  40809c:	mov	x0, #0x0                   	// #0
  4080a0:	str	x4, [sp, #104]
  4080a4:	bl	401ae0 <dcgettext@plt>
  4080a8:	mov	x1, x0
  4080ac:	ldr	w3, [x20, x26, lsl #2]
  4080b0:	mov	w2, w26
  4080b4:	ldr	x4, [sp, #104]
  4080b8:	mov	x0, x4
  4080bc:	bl	401bc0 <fprintf@plt>
  4080c0:	b	407988 <ferror@plt+0x5d98>
  4080c4:	cbz	w0, 4083d0 <ferror@plt+0x67e0>
  4080c8:	ldr	w2, [sp, #152]
  4080cc:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  4080d0:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4080d4:	add	x1, x1, #0xdf0
  4080d8:	add	x0, x0, #0x2f0
  4080dc:	bl	40e070 <ferror@plt+0xc480>
  4080e0:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  4080e4:	add	x2, x2, #0x558
  4080e8:	b	407d0c <ferror@plt+0x611c>
  4080ec:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  4080f0:	add	x2, x2, #0x558
  4080f4:	b	407a88 <ferror@plt+0x5e98>
  4080f8:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  4080fc:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  408100:	add	x1, x1, #0x378
  408104:	add	x0, x0, #0x320
  408108:	csel	x0, x0, x1, ne  // ne = any
  40810c:	b	4078b4 <ferror@plt+0x5cc4>
  408110:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  408114:	mov	w2, #0x5                   	// #5
  408118:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  40811c:	add	x1, x1, #0xbc0
  408120:	ldr	x24, [x0, #3280]
  408124:	mov	x0, #0x0                   	// #0
  408128:	bl	401ae0 <dcgettext@plt>
  40812c:	mov	x1, x0
  408130:	mov	w2, w23
  408134:	mov	x0, x24
  408138:	bl	401bc0 <fprintf@plt>
  40813c:	b	4076d8 <ferror@plt+0x5ae8>
  408140:	mov	x0, x19
  408144:	bl	4144e8 <ferror@plt+0x128f8>
  408148:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40814c:	mov	x1, x19
  408150:	add	x0, x0, #0x1b8
  408154:	bl	414190 <ferror@plt+0x125a0>
  408158:	tbnz	w0, #31, 40859c <ferror@plt+0x69ac>
  40815c:	mov	x0, x19
  408160:	bl	413cc8 <ferror@plt+0x120d8>
  408164:	b	407db0 <ferror@plt+0x61c0>
  408168:	mov	x1, #0x18                  	// #24
  40816c:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x1320>
  408170:	mov	x0, #0x1                   	// #1
  408174:	bl	401920 <calloc@plt>
  408178:	mov	w1, #0x6                   	// #6
  40817c:	mov	x25, x0
  408180:	bl	413ca8 <ferror@plt+0x120b8>
  408184:	ldr	w0, [x19, #2504]
  408188:	mov	x1, #0x4                   	// #4
  40818c:	add	w0, w0, #0x1
  408190:	str	w0, [x25, #8]
  408194:	bl	401920 <calloc@plt>
  408198:	mov	x21, x0
  40819c:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  4081a0:	str	x21, [x25, #16]
  4081a4:	ldr	w0, [x1, #696]
  4081a8:	cbnz	w0, 408540 <ferror@plt+0x6950>
  4081ac:	ldr	x0, [sp, #128]
  4081b0:	ldr	w2, [x19, #2504]
  4081b4:	ldrb	w1, [x0, #2512]
  4081b8:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  4081bc:	add	x0, x0, #0xd08
  4081c0:	add	w2, w2, #0x1
  4081c4:	cmp	w1, #0x0
  4081c8:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  4081cc:	add	x1, x1, #0xcd8
  4081d0:	csel	x0, x1, x0, ne  // ne = any
  4081d4:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  4081d8:	add	x1, x1, #0xc60
  4081dc:	bl	40e070 <ferror@plt+0xc480>
  4081e0:	ldr	x0, [sp, #136]
  4081e4:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  4081e8:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  4081ec:	add	x2, x2, #0xad8
  4081f0:	add	x1, x1, #0xc68
  4081f4:	bl	401f80 <ferror@plt+0x390>
  4081f8:	ldr	w0, [x19, #2504]
  4081fc:	cmp	w0, #0x0
  408200:	b.le	408290 <ferror@plt+0x66a0>
  408204:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x5320>
  408208:	adrp	x4, 462000 <stdin@@GLIBC_2.17+0x4320>
  40820c:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x1320>
  408210:	adrp	x24, 41e000 <ferror@plt+0x1c410>
  408214:	add	x23, x23, #0x2b8
  408218:	add	x26, x4, #0x160
  40821c:	add	x22, x22, #0x9c8
  408220:	add	x24, x24, #0xc98
  408224:	mov	x28, #0x1                   	// #1
  408228:	adrp	x27, 45d000 <ferror@plt+0x5b410>
  40822c:	b	408258 <ferror@plt+0x6668>
  408230:	mov	w0, w3
  408234:	bl	40de20 <ferror@plt+0xc230>
  408238:	ldr	w0, [x26, x19]
  40823c:	ldr	w1, [x22]
  408240:	cmp	w0, #0x0
  408244:	cneg	w0, w0, lt  // lt = tstop
  408248:	str	w0, [x21, x28, lsl #2]
  40824c:	add	x28, x28, #0x1
  408250:	cmp	w1, w28
  408254:	b.lt	408290 <ferror@plt+0x66a0>  // b.tstop
  408258:	ldr	w0, [x23]
  40825c:	lsl	x19, x28, #2
  408260:	ldr	w3, [x26, x28, lsl #2]
  408264:	cmp	w3, #0x0
  408268:	cneg	w3, w3, lt  // lt = tstop
  40826c:	cbz	w0, 408230 <ferror@plt+0x6640>
  408270:	ldr	x0, [x27, #3280]
  408274:	mov	w2, w28
  408278:	mov	x1, x24
  40827c:	bl	401bc0 <fprintf@plt>
  408280:	ldr	w3, [x26, x28, lsl #2]
  408284:	cmp	w3, #0x0
  408288:	cneg	w3, w3, lt  // lt = tstop
  40828c:	b	408230 <ferror@plt+0x6640>
  408290:	bl	40e0d0 <ferror@plt+0xc4e0>
  408294:	ldr	x0, [sp, #120]
  408298:	ldrb	w0, [x0, #3132]
  40829c:	cbz	w0, 4079e4 <ferror@plt+0x5df4>
  4082a0:	mov	x0, x25
  4082a4:	bl	4144e8 <ferror@plt+0x128f8>
  4082a8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4082ac:	mov	x1, x25
  4082b0:	add	x0, x0, #0x1b8
  4082b4:	bl	414190 <ferror@plt+0x125a0>
  4082b8:	tbnz	w0, #31, 408618 <ferror@plt+0x6a28>
  4082bc:	mov	x0, x25
  4082c0:	bl	413cc8 <ferror@plt+0x120d8>
  4082c4:	b	4079e4 <ferror@plt+0x5df4>
  4082c8:	mov	x0, x26
  4082cc:	bl	4144e8 <ferror@plt+0x128f8>
  4082d0:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4082d4:	mov	x1, x26
  4082d8:	add	x0, x0, #0x1b8
  4082dc:	bl	414190 <ferror@plt+0x125a0>
  4082e0:	tbnz	w0, #31, 4085d4 <ferror@plt+0x69e4>
  4082e4:	mov	x0, x26
  4082e8:	bl	413cc8 <ferror@plt+0x120d8>
  4082ec:	b	407ee4 <ferror@plt+0x62f4>
  4082f0:	ldr	w0, [x20, x21]
  4082f4:	bl	40de20 <ferror@plt+0xc230>
  4082f8:	ldr	w0, [x20, x21]
  4082fc:	str	w0, [x22, w24, sxtw #2]
  408300:	bl	40e0d0 <ferror@plt+0xc4e0>
  408304:	ldr	x0, [sp, #120]
  408308:	ldrb	w0, [x0, #3132]
  40830c:	cbz	w0, 4079cc <ferror@plt+0x5ddc>
  408310:	mov	x0, x27
  408314:	bl	4144e8 <ferror@plt+0x128f8>
  408318:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40831c:	mov	x1, x27
  408320:	add	x0, x0, #0x1b8
  408324:	bl	414190 <ferror@plt+0x125a0>
  408328:	tbnz	w0, #31, 4085b8 <ferror@plt+0x69c8>
  40832c:	mov	x0, x27
  408330:	bl	413cc8 <ferror@plt+0x120d8>
  408334:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  408338:	ldr	w0, [x0, #668]
  40833c:	cbz	w0, 4079d8 <ferror@plt+0x5de8>
  408340:	bl	405c78 <ferror@plt+0x4088>
  408344:	ldr	x0, [sp, #120]
  408348:	ldrb	w0, [x0, #3132]
  40834c:	cbz	w0, 4079d8 <ferror@plt+0x5de8>
  408350:	bl	4059b0 <ferror@plt+0x3dc0>
  408354:	mov	x19, x0
  408358:	bl	4144e8 <ferror@plt+0x128f8>
  40835c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  408360:	mov	x1, x19
  408364:	add	x0, x0, #0x1b8
  408368:	bl	414190 <ferror@plt+0x125a0>
  40836c:	tbnz	w0, #31, 408634 <ferror@plt+0x6a44>
  408370:	mov	x0, x19
  408374:	bl	413cc8 <ferror@plt+0x120d8>
  408378:	b	4079d8 <ferror@plt+0x5de8>
  40837c:	ldr	x19, [sp, #176]
  408380:	mov	x0, x19
  408384:	bl	4144e8 <ferror@plt+0x128f8>
  408388:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40838c:	mov	x1, x19
  408390:	add	x0, x0, #0x1b8
  408394:	bl	414190 <ferror@plt+0x125a0>
  408398:	tbnz	w0, #31, 408580 <ferror@plt+0x6990>
  40839c:	ldr	x0, [sp, #176]
  4083a0:	bl	413cc8 <ferror@plt+0x120d8>
  4083a4:	b	407cac <ferror@plt+0x60bc>
  4083a8:	mov	x0, x22
  4083ac:	bl	4144e8 <ferror@plt+0x128f8>
  4083b0:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4083b4:	mov	x1, x22
  4083b8:	add	x0, x0, #0x1b8
  4083bc:	bl	414190 <ferror@plt+0x125a0>
  4083c0:	tbnz	w0, #31, 408564 <ferror@plt+0x6974>
  4083c4:	mov	x0, x22
  4083c8:	bl	413cc8 <ferror@plt+0x120d8>
  4083cc:	b	408004 <ferror@plt+0x6414>
  4083d0:	ldr	w21, [sp, #152]
  4083d4:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  4083d8:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4083dc:	add	x1, x1, #0xdf0
  4083e0:	add	x0, x0, #0x350
  4083e4:	mov	w2, w21
  4083e8:	bl	40e070 <ferror@plt+0xc480>
  4083ec:	ldr	x0, [sp, #136]
  4083f0:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  4083f4:	add	x2, x2, #0x558
  4083f8:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  4083fc:	add	x1, x1, #0xd20
  408400:	bl	401f80 <ferror@plt+0x390>
  408404:	mov	x1, #0x18                  	// #24
  408408:	mov	x0, #0x1                   	// #1
  40840c:	bl	401920 <calloc@plt>
  408410:	mov	x19, x0
  408414:	mov	w1, #0x4                   	// #4
  408418:	bl	413ca8 <ferror@plt+0x120b8>
  40841c:	ldr	x0, [sp, #160]
  408420:	str	w21, [x19, #8]
  408424:	mov	x1, #0x4                   	// #4
  408428:	bl	401920 <calloc@plt>
  40842c:	mov	x23, x0
  408430:	str	x0, [x19, #16]
  408434:	b	407d5c <ferror@plt+0x616c>
  408438:	cbz	w0, 408500 <ferror@plt+0x6910>
  40843c:	ldr	w2, [sp, #152]
  408440:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  408444:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  408448:	add	x1, x1, #0xdf0
  40844c:	add	x0, x0, #0x2f0
  408450:	bl	40e070 <ferror@plt+0xc480>
  408454:	b	407cf8 <ferror@plt+0x6108>
  408458:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  40845c:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  408460:	add	x1, x1, #0xde8
  408464:	add	x0, x0, #0x350
  408468:	bl	40e070 <ferror@plt+0xc480>
  40846c:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  408470:	add	x2, x2, #0x558
  408474:	b	407e14 <ferror@plt+0x6224>
  408478:	cbz	w0, 4084e8 <ferror@plt+0x68f8>
  40847c:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  408480:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  408484:	add	x1, x1, #0xde0
  408488:	add	x0, x0, #0x2f0
  40848c:	bl	40e070 <ferror@plt+0xc480>
  408490:	b	407f34 <ferror@plt+0x6344>
  408494:	cbz	w0, 4084d0 <ferror@plt+0x68e0>
  408498:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  40849c:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4084a0:	add	x1, x1, #0xde8
  4084a4:	add	x0, x0, #0x2f0
  4084a8:	bl	40e070 <ferror@plt+0xc480>
  4084ac:	b	407e00 <ferror@plt+0x6210>
  4084b0:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  4084b4:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4084b8:	add	x1, x1, #0xde0
  4084bc:	add	x0, x0, #0x350
  4084c0:	bl	40e070 <ferror@plt+0xc480>
  4084c4:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  4084c8:	add	x2, x2, #0x558
  4084cc:	b	407f48 <ferror@plt+0x6358>
  4084d0:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  4084d4:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4084d8:	add	x1, x1, #0xde8
  4084dc:	add	x0, x0, #0x350
  4084e0:	bl	40e070 <ferror@plt+0xc480>
  4084e4:	b	407e00 <ferror@plt+0x6210>
  4084e8:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  4084ec:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4084f0:	add	x1, x1, #0xde0
  4084f4:	add	x0, x0, #0x350
  4084f8:	bl	40e070 <ferror@plt+0xc480>
  4084fc:	b	407f34 <ferror@plt+0x6344>
  408500:	ldr	w2, [sp, #152]
  408504:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  408508:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  40850c:	add	x1, x1, #0xdf0
  408510:	add	x0, x0, #0x350
  408514:	bl	40e070 <ferror@plt+0xc480>
  408518:	b	407cf8 <ferror@plt+0x6108>
  40851c:	mov	x2, #0x4                   	// #4
  408520:	b	407844 <ferror@plt+0x5c54>
  408524:	ldr	x0, [x0, #424]
  408528:	mov	w27, #0x2                   	// #2
  40852c:	mov	x19, #0x4                   	// #4
  408530:	b	407c18 <ferror@plt+0x6028>
  408534:	mov	w24, #0x2                   	// #2
  408538:	mov	x21, #0x4                   	// #4
  40853c:	b	4079a0 <ferror@plt+0x5db0>
  408540:	mov	w2, #0x5                   	// #5
  408544:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  408548:	mov	x0, #0x0                   	// #0
  40854c:	add	x1, x1, #0xc40
  408550:	bl	401ae0 <dcgettext@plt>
  408554:	adrp	x1, 45d000 <ferror@plt+0x5b410>
  408558:	ldr	x1, [x1, #3280]
  40855c:	bl	4017a0 <fputs@plt>
  408560:	b	4081ac <ferror@plt+0x65bc>
  408564:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  408568:	add	x1, x1, #0xdc0
  40856c:	mov	w2, #0x5                   	// #5
  408570:	mov	x0, #0x0                   	// #0
  408574:	bl	401ae0 <dcgettext@plt>
  408578:	bl	40d6f0 <ferror@plt+0xbb00>
  40857c:	b	4083c4 <ferror@plt+0x67d4>
  408580:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  408584:	add	x1, x1, #0xd00
  408588:	mov	w2, #0x5                   	// #5
  40858c:	mov	x0, #0x0                   	// #0
  408590:	bl	401ae0 <dcgettext@plt>
  408594:	bl	40d6f0 <ferror@plt+0xbb00>
  408598:	b	40839c <ferror@plt+0x67ac>
  40859c:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  4085a0:	add	x1, x1, #0xd50
  4085a4:	mov	w2, #0x5                   	// #5
  4085a8:	mov	x0, #0x0                   	// #0
  4085ac:	bl	401ae0 <dcgettext@plt>
  4085b0:	bl	40d6f0 <ferror@plt+0xbb00>
  4085b4:	b	40815c <ferror@plt+0x656c>
  4085b8:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  4085bc:	add	x1, x1, #0xc08
  4085c0:	mov	w2, #0x5                   	// #5
  4085c4:	mov	x0, #0x0                   	// #0
  4085c8:	bl	401ae0 <dcgettext@plt>
  4085cc:	bl	40d6f0 <ferror@plt+0xbb00>
  4085d0:	b	40832c <ferror@plt+0x673c>
  4085d4:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  4085d8:	add	x1, x1, #0xd70
  4085dc:	mov	w2, #0x5                   	// #5
  4085e0:	mov	x0, #0x0                   	// #0
  4085e4:	bl	401ae0 <dcgettext@plt>
  4085e8:	bl	40d6f0 <ferror@plt+0xbb00>
  4085ec:	b	4082e4 <ferror@plt+0x66f4>
  4085f0:	mov	x23, #0x4                   	// #4
  4085f4:	str	w28, [sp, #104]
  4085f8:	b	4077a8 <ferror@plt+0x5bb8>
  4085fc:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  408600:	add	x1, x1, #0xbe8
  408604:	mov	w2, #0x5                   	// #5
  408608:	mov	x0, #0x0                   	// #0
  40860c:	bl	401ae0 <dcgettext@plt>
  408610:	bl	40d6f0 <ferror@plt+0xbb00>
  408614:	b	4077e4 <ferror@plt+0x5bf4>
  408618:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  40861c:	add	x1, x1, #0xca8
  408620:	mov	w2, #0x5                   	// #5
  408624:	mov	x0, #0x0                   	// #0
  408628:	bl	401ae0 <dcgettext@plt>
  40862c:	bl	40d6f0 <ferror@plt+0xbb00>
  408630:	b	4082bc <ferror@plt+0x66cc>
  408634:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  408638:	add	x1, x1, #0xc28
  40863c:	mov	w2, #0x5                   	// #5
  408640:	mov	x0, #0x0                   	// #0
  408644:	bl	401ae0 <dcgettext@plt>
  408648:	bl	40d6f0 <ferror@plt+0xbb00>
  40864c:	b	408370 <ferror@plt+0x6780>
  408650:	stp	x29, x30, [sp, #-32]!
  408654:	mov	x29, sp
  408658:	stp	x19, x20, [sp, #16]
  40865c:	mov	x19, x0
  408660:	mov	x20, x1
  408664:	bl	405a68 <ferror@plt+0x3e78>
  408668:	mov	x1, x20
  40866c:	mov	x0, x19
  408670:	bl	40e030 <ferror@plt+0xc440>
  408674:	ldp	x19, x20, [sp, #16]
  408678:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  40867c:	ldp	x29, x30, [sp], #32
  408680:	add	x0, x0, #0xd48
  408684:	b	40e0a0 <ferror@plt+0xc4b0>
  408688:	stp	x29, x30, [sp, #-32]!
  40868c:	mov	x29, sp
  408690:	str	x19, [sp, #16]
  408694:	mov	x19, x0
  408698:	bl	405a68 <ferror@plt+0x3e78>
  40869c:	mov	x0, x19
  4086a0:	ldr	x19, [sp, #16]
  4086a4:	ldp	x29, x30, [sp], #32
  4086a8:	b	40e0a0 <ferror@plt+0xc4b0>
  4086ac:	nop
  4086b0:	stp	x29, x30, [sp, #-176]!
  4086b4:	mov	x29, sp
  4086b8:	stp	x23, x24, [sp, #48]
  4086bc:	adrp	x23, 464000 <stdin@@GLIBC_2.17+0x6320>
  4086c0:	stp	x19, x20, [sp, #16]
  4086c4:	adrp	x19, 45d000 <ferror@plt+0x5b410>
  4086c8:	stp	x21, x22, [sp, #32]
  4086cc:	stp	x25, x26, [sp, #64]
  4086d0:	stp	x27, x28, [sp, #80]
  4086d4:	bl	40e2e8 <ferror@plt+0xc6f8>
  4086d8:	ldr	w0, [x23, #4004]
  4086dc:	mov	w1, #0x1                   	// #1
  4086e0:	str	w1, [x19, #3592]
  4086e4:	cbz	w0, 409564 <ferror@plt+0x7974>
  4086e8:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4086ec:	str	x0, [sp, #112]
  4086f0:	ldr	w0, [x0, #2680]
  4086f4:	cbz	w0, 409124 <ferror@plt+0x7534>
  4086f8:	bl	405a68 <ferror@plt+0x3e78>
  4086fc:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  408700:	add	x0, x0, #0xfc0
  408704:	bl	40e0a0 <ferror@plt+0xc4b0>
  408708:	bl	40e2e8 <ferror@plt+0xc6f8>
  40870c:	ldr	x0, [sp, #112]
  408710:	ldr	w0, [x0, #2680]
  408714:	cbz	w0, 4087a0 <ferror@plt+0x6bb0>
  408718:	ldr	w0, [x23, #4004]
  40871c:	cbnz	w0, 409110 <ferror@plt+0x7520>
  408720:	bl	405a68 <ferror@plt+0x3e78>
  408724:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408728:	add	x0, x0, #0x20
  40872c:	bl	40e0a0 <ferror@plt+0xc4b0>
  408730:	ldr	w0, [x19, #3592]
  408734:	add	w0, w0, #0x1
  408738:	str	w0, [x19, #3592]
  40873c:	bl	405a68 <ferror@plt+0x3e78>
  408740:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408744:	add	x0, x0, #0x40
  408748:	bl	40e0a0 <ferror@plt+0xc4b0>
  40874c:	ldr	w0, [x19, #3592]
  408750:	ldr	w1, [x23, #4004]
  408754:	sub	w0, w0, #0x1
  408758:	str	w0, [x19, #3592]
  40875c:	cbz	w1, 4097c4 <ferror@plt+0x7bd4>
  408760:	bl	405a68 <ferror@plt+0x3e78>
  408764:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408768:	add	x0, x0, #0x78
  40876c:	bl	40e0a0 <ferror@plt+0xc4b0>
  408770:	bl	405a68 <ferror@plt+0x3e78>
  408774:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408778:	add	x0, x0, #0xe0
  40877c:	bl	40e0a0 <ferror@plt+0xc4b0>
  408780:	bl	405a68 <ferror@plt+0x3e78>
  408784:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408788:	add	x0, x0, #0x108
  40878c:	bl	40e0a0 <ferror@plt+0xc4b0>
  408790:	bl	405a68 <ferror@plt+0x3e78>
  408794:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408798:	add	x0, x0, #0x140
  40879c:	bl	40e0a0 <ferror@plt+0xc4b0>
  4087a0:	str	wzr, [x19, #3592]
  4087a4:	bl	40e2e8 <ferror@plt+0xc6f8>
  4087a8:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4087ac:	adrp	x26, 464000 <stdin@@GLIBC_2.17+0x6320>
  4087b0:	ldr	w1, [x0, #648]
  4087b4:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  4087b8:	add	x0, x0, #0x1b0
  4087bc:	bl	40dfe0 <ferror@plt+0xc3f0>
  4087c0:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4087c4:	ldr	w1, [x0, #648]
  4087c8:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  4087cc:	add	x0, x0, #0x1d0
  4087d0:	add	w1, w1, #0x1
  4087d4:	bl	40dfe0 <ferror@plt+0xc3f0>
  4087d8:	ldr	w0, [x26, #2708]
  4087dc:	cbz	w0, 4094f4 <ferror@plt+0x7904>
  4087e0:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4087e4:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4087e8:	mov	w1, #0x7ffd                	// #32765
  4087ec:	ldr	w0, [x0, #3092]
  4087f0:	ldr	w2, [x2, #2504]
  4087f4:	add	w0, w0, w2
  4087f8:	cmp	w0, w1
  4087fc:	b.gt	409104 <ferror@plt+0x7514>
  408800:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  408804:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  408808:	adrp	x20, 41d000 <ferror@plt+0x1b410>
  40880c:	add	x1, x1, #0x568
  408810:	ldr	w0, [x0, #2708]
  408814:	add	x20, x20, #0x558
  408818:	cmp	w0, #0x0
  40881c:	csel	x20, x20, x1, ne  // ne = any
  408820:	str	wzr, [x19, #3592]
  408824:	bl	405a68 <ferror@plt+0x3e78>
  408828:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  40882c:	add	x0, x0, #0x1f0
  408830:	bl	40e0a0 <ferror@plt+0xc4b0>
  408834:	adrp	x25, 42e000 <ferror@plt+0x2c410>
  408838:	ldr	w0, [x19, #3592]
  40883c:	adrp	x21, 41d000 <ferror@plt+0x1b410>
  408840:	add	x21, x21, #0xd48
  408844:	add	w0, w0, #0x1
  408848:	str	w0, [x19, #3592]
  40884c:	bl	405a68 <ferror@plt+0x3e78>
  408850:	add	x0, x25, #0xe90
  408854:	str	x0, [sp, #128]
  408858:	bl	40e0a0 <ferror@plt+0xc4b0>
  40885c:	bl	405a68 <ferror@plt+0x3e78>
  408860:	mov	x1, x20
  408864:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408868:	add	x0, x0, #0x208
  40886c:	bl	40e030 <ferror@plt+0xc440>
  408870:	mov	x0, x21
  408874:	bl	40e0a0 <ferror@plt+0xc4b0>
  408878:	bl	405a68 <ferror@plt+0x3e78>
  40887c:	mov	x1, x20
  408880:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408884:	add	x0, x0, #0x218
  408888:	bl	40e030 <ferror@plt+0xc440>
  40888c:	mov	x0, x21
  408890:	bl	40e0a0 <ferror@plt+0xc4b0>
  408894:	bl	405a68 <ferror@plt+0x3e78>
  408898:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  40889c:	add	x0, x0, #0x228
  4088a0:	bl	40e0a0 <ferror@plt+0xc4b0>
  4088a4:	ldr	w0, [x19, #3592]
  4088a8:	sub	w0, w0, #0x1
  4088ac:	str	w0, [x19, #3592]
  4088b0:	ldr	w0, [x26, #2708]
  4088b4:	cbnz	w0, 4094d0 <ferror@plt+0x78e0>
  4088b8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4088bc:	str	x0, [sp, #160]
  4088c0:	ldr	w0, [x0, #2500]
  4088c4:	cbz	w0, 4092e4 <ferror@plt+0x76f4>
  4088c8:	bl	406810 <ferror@plt+0x4c20>
  4088cc:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4088d0:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  4088d4:	str	x1, [sp, #152]
  4088d8:	ldrb	w0, [x0, #3132]
  4088dc:	cbnz	w0, 409c0c <ferror@plt+0x801c>
  4088e0:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4088e4:	adrp	x1, 41f000 <ferror@plt+0x1d410>
  4088e8:	ldr	w0, [x0, #2584]
  4088ec:	cbnz	w0, 409300 <ferror@plt+0x7710>
  4088f0:	add	x1, x1, #0x370
  4088f4:	adrp	x0, 42c000 <ferror@plt+0x2a410>
  4088f8:	add	x0, x0, #0xc80
  4088fc:	str	x0, [sp, #144]
  408900:	str	x1, [sp, #168]
  408904:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  408908:	adrp	x22, 461000 <stdin@@GLIBC_2.17+0x3320>
  40890c:	ldr	w0, [x0, #3172]
  408910:	cmp	w0, #0x0
  408914:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  408918:	str	x0, [sp, #120]
  40891c:	b.le	409168 <ferror@plt+0x7578>
  408920:	ldr	w0, [x0, #2832]
  408924:	adrp	x22, 461000 <stdin@@GLIBC_2.17+0x3320>
  408928:	cbnz	w0, 409168 <ferror@plt+0x7578>
  40892c:	ldr	w0, [x22, #3112]
  408930:	cbnz	w0, 408940 <ferror@plt+0x6d50>
  408934:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  408938:	ldr	w0, [x0, #1404]
  40893c:	cbz	w0, 409148 <ferror@plt+0x7558>
  408940:	adrp	x25, 45f000 <stdin@@GLIBC_2.17+0x1320>
  408944:	ldr	x0, [x25, #2576]
  408948:	cbz	x0, 408ab8 <ferror@plt+0x6ec8>
  40894c:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  408950:	adrp	x27, 45f000 <stdin@@GLIBC_2.17+0x1320>
  408954:	adrp	x3, 41e000 <ferror@plt+0x1c410>
  408958:	add	x3, x3, #0xdf8
  40895c:	ldrb	w1, [x1, #2512]
  408960:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  408964:	ldr	w2, [x27, #2564]
  408968:	add	x0, x0, #0xe28
  40896c:	cmp	w1, #0x0
  408970:	adrp	x1, 41f000 <ferror@plt+0x1d410>
  408974:	csel	x0, x3, x0, ne  // ne = any
  408978:	add	w2, w2, #0x1
  40897c:	add	x1, x1, #0x4b8
  408980:	bl	40e070 <ferror@plt+0xc480>
  408984:	ldr	w1, [x26, #2708]
  408988:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  40898c:	adrp	x2, 41e000 <ferror@plt+0x1c410>
  408990:	add	x0, x0, #0x558
  408994:	cmp	w1, #0x0
  408998:	add	x2, x2, #0xe50
  40899c:	csel	x2, x2, x0, ne  // ne = any
  4089a0:	adrp	x1, 41f000 <ferror@plt+0x1d410>
  4089a4:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4089a8:	add	x1, x1, #0x4c8
  4089ac:	add	x0, x0, #0x150
  4089b0:	bl	401f80 <ferror@plt+0x390>
  4089b4:	mov	x1, #0x18                  	// #24
  4089b8:	mov	x0, #0x1                   	// #1
  4089bc:	bl	401920 <calloc@plt>
  4089c0:	mov	x20, x0
  4089c4:	mov	w1, #0x7                   	// #7
  4089c8:	str	x0, [sp, #136]
  4089cc:	bl	413ca8 <ferror@plt+0x120b8>
  4089d0:	ldr	w0, [x26, #2708]
  4089d4:	cbz	w0, 4089e4 <ferror@plt+0x6df4>
  4089d8:	ldrh	w0, [x20, #2]
  4089dc:	orr	w0, w0, #0x8
  4089e0:	strh	w0, [x20, #2]
  4089e4:	ldr	x20, [sp, #136]
  4089e8:	mov	x1, #0x4                   	// #4
  4089ec:	ldr	w0, [x27, #2564]
  4089f0:	add	w0, w0, #0x1
  4089f4:	str	w0, [x20, #8]
  4089f8:	bl	401920 <calloc@plt>
  4089fc:	str	x0, [x20, #16]
  408a00:	ldr	w1, [x27, #2564]
  408a04:	str	x0, [sp, #104]
  408a08:	cmp	w1, #0x0
  408a0c:	b.le	408a98 <ferror@plt+0x6ea8>
  408a10:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  408a14:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x6320>
  408a18:	adrp	x21, 41d000 <ferror@plt+0x1b410>
  408a1c:	add	x24, x3, #0xa04
  408a20:	add	x27, x5, #0xa94
  408a24:	add	x21, x21, #0xe60
  408a28:	mov	x20, #0x1                   	// #1
  408a2c:	adrp	x28, 45f000 <stdin@@GLIBC_2.17+0x1320>
  408a30:	b	408a60 <ferror@plt+0x6e70>
  408a34:	ldr	x1, [x28, #424]
  408a38:	ldr	w1, [x1, x20, lsl #2]
  408a3c:	bl	40dfe0 <ferror@plt+0xc3f0>
  408a40:	ldr	x0, [x28, #424]
  408a44:	ldr	x1, [sp, #104]
  408a48:	ldr	w0, [x0, x20, lsl #2]
  408a4c:	str	w0, [x1, x20, lsl #2]
  408a50:	add	x20, x20, #0x1
  408a54:	ldr	w0, [x24]
  408a58:	cmp	w0, w20
  408a5c:	b.lt	408a98 <ferror@plt+0x6ea8>  // b.tstop
  408a60:	ldr	w1, [x27]
  408a64:	mov	x0, x21
  408a68:	cbnz	w1, 408a34 <ferror@plt+0x6e44>
  408a6c:	ldr	x0, [x25, #2576]
  408a70:	ldr	w0, [x0, x20, lsl #2]
  408a74:	bl	40de20 <ferror@plt+0xc230>
  408a78:	ldr	x0, [x25, #2576]
  408a7c:	ldr	x1, [sp, #104]
  408a80:	ldr	w0, [x0, x20, lsl #2]
  408a84:	str	w0, [x1, x20, lsl #2]
  408a88:	add	x20, x20, #0x1
  408a8c:	ldr	w0, [x24]
  408a90:	cmp	w0, w20
  408a94:	b.ge	408a60 <ferror@plt+0x6e70>  // b.tcont
  408a98:	bl	40e0d0 <ferror@plt+0xc4e0>
  408a9c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  408aa0:	ldrb	w0, [x0, #3132]
  408aa4:	cbnz	w0, 409938 <ferror@plt+0x7d48>
  408aa8:	ldr	x0, [sp, #136]
  408aac:	bl	413cc8 <ferror@plt+0x120d8>
  408ab0:	ldr	w0, [x22, #3112]
  408ab4:	cbz	w0, 40917c <ferror@plt+0x758c>
  408ab8:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  408abc:	mov	x24, x0
  408ac0:	ldr	w0, [x24, #1384]
  408ac4:	cbz	w0, 408b54 <ferror@plt+0x6f64>
  408ac8:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  408acc:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  408ad0:	ldr	w0, [x0, #2708]
  408ad4:	ldrb	w1, [x1, #2512]
  408ad8:	cmp	w1, #0x0
  408adc:	cbz	w0, 409920 <ferror@plt+0x7d30>
  408ae0:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  408ae4:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  408ae8:	add	x1, x1, #0x350
  408aec:	add	x0, x0, #0x2f0
  408af0:	csel	x0, x0, x1, ne  // ne = any
  408af4:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  408af8:	ldr	w2, [x1, #648]
  408afc:	adrp	x1, 41f000 <ferror@plt+0x1d410>
  408b00:	add	x1, x1, #0x568
  408b04:	bl	40e070 <ferror@plt+0xc480>
  408b08:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  408b0c:	ldr	w0, [x0, #648]
  408b10:	cmp	w0, #0x1
  408b14:	b.le	408b50 <ferror@plt+0x6f60>
  408b18:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  408b1c:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  408b20:	add	x25, x3, #0x288
  408b24:	add	x28, x1, #0x2b0
  408b28:	mov	x21, #0x4                   	// #4
  408b2c:	mov	w20, #0x1                   	// #1
  408b30:	ldr	x0, [x28]
  408b34:	add	w20, w20, #0x1
  408b38:	ldr	w0, [x0, x21]
  408b3c:	add	x21, x21, #0x4
  408b40:	bl	40de20 <ferror@plt+0xc230>
  408b44:	ldr	w0, [x25]
  408b48:	cmp	w0, w20
  408b4c:	b.gt	408b30 <ferror@plt+0x6f40>
  408b50:	bl	40e0d0 <ferror@plt+0xc4e0>
  408b54:	ldr	x0, [sp, #120]
  408b58:	ldr	w0, [x0, #2832]
  408b5c:	cbz	w0, 4091e0 <ferror@plt+0x75f0>
  408b60:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  408b64:	add	x0, x0, #0xf30
  408b68:	bl	40e0a0 <ferror@plt+0xc4b0>
  408b6c:	ldr	w0, [x22, #3112]
  408b70:	cbnz	w0, 408b80 <ferror@plt+0x6f90>
  408b74:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x4320>
  408b78:	ldr	w0, [x21, #1404]
  408b7c:	cbz	w0, 409a44 <ferror@plt+0x7e54>
  408b80:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x4320>
  408b84:	ldr	w0, [x20, #2452]
  408b88:	cbz	w0, 408bac <ferror@plt+0x6fbc>
  408b8c:	mov	w1, #0x2000                	// #8192
  408b90:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408b94:	add	x0, x0, #0x650
  408b98:	bl	40e018 <ferror@plt+0xc428>
  408b9c:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408ba0:	mov	w1, #0x4000                	// #16384
  408ba4:	add	x0, x0, #0x670
  408ba8:	bl	40e018 <ferror@plt+0xc428>
  408bac:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408bb0:	add	x0, x0, #0x698
  408bb4:	bl	40e0a0 <ferror@plt+0xc4b0>
  408bb8:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408bbc:	add	x0, x0, #0x6b0
  408bc0:	bl	40e0a0 <ferror@plt+0xc4b0>
  408bc4:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408bc8:	add	x0, x0, #0x6b8
  408bcc:	bl	40e0a0 <ferror@plt+0xc4b0>
  408bd0:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408bd4:	add	x0, x0, #0x700
  408bd8:	bl	40e0a0 <ferror@plt+0xc4b0>
  408bdc:	ldr	w0, [x20, #2452]
  408be0:	cbnz	w0, 409aec <ferror@plt+0x7efc>
  408be4:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408be8:	add	x0, x0, #0x820
  408bec:	bl	40e0a0 <ferror@plt+0xc4b0>
  408bf0:	adrp	x20, 438000 <ferror@plt+0x36410>
  408bf4:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408bf8:	add	x20, x20, #0x5f8
  408bfc:	add	x0, x0, #0x838
  408c00:	bl	40e0a0 <ferror@plt+0xc4b0>
  408c04:	mov	x0, x20
  408c08:	bl	40e0a0 <ferror@plt+0xc4b0>
  408c0c:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  408c10:	add	x0, x0, #0xf98
  408c14:	bl	40e0a0 <ferror@plt+0xc4b0>
  408c18:	ldr	w0, [x23, #4004]
  408c1c:	cbz	w0, 409220 <ferror@plt+0x7630>
  408c20:	ldr	w1, [x22, #3112]
  408c24:	ldr	x0, [sp, #112]
  408c28:	ldr	w0, [x0, #2680]
  408c2c:	cbnz	w1, 408c68 <ferror@plt+0x7078>
  408c30:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  408c34:	ldr	w1, [x1, #1404]
  408c38:	cbz	w0, 4099f0 <ferror@plt+0x7e00>
  408c3c:	cbnz	w1, 40924c <ferror@plt+0x765c>
  408c40:	bl	405a68 <ferror@plt+0x3e78>
  408c44:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408c48:	add	x0, x0, #0xa00
  408c4c:	bl	40e0a0 <ferror@plt+0xc4b0>
  408c50:	bl	405a68 <ferror@plt+0x3e78>
  408c54:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408c58:	add	x0, x0, #0xa20
  408c5c:	bl	40e0a0 <ferror@plt+0xc4b0>
  408c60:	ldr	x0, [sp, #112]
  408c64:	ldr	w0, [x0, #2680]
  408c68:	cbnz	w0, 40924c <ferror@plt+0x765c>
  408c6c:	bl	405a68 <ferror@plt+0x3e78>
  408c70:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408c74:	add	x0, x0, #0xa88
  408c78:	bl	40e0a0 <ferror@plt+0xc4b0>
  408c7c:	bl	405a68 <ferror@plt+0x3e78>
  408c80:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408c84:	add	x0, x0, #0xab8
  408c88:	bl	40e0a0 <ferror@plt+0xc4b0>
  408c8c:	bl	405a68 <ferror@plt+0x3e78>
  408c90:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408c94:	add	x0, x0, #0xae0
  408c98:	bl	40e0a0 <ferror@plt+0xc4b0>
  408c9c:	ldr	w0, [x22, #3112]
  408ca0:	cbnz	w0, 408cbc <ferror@plt+0x70cc>
  408ca4:	ldr	x0, [sp, #112]
  408ca8:	ldr	w0, [x0, #2680]
  408cac:	cbnz	w0, 409b88 <ferror@plt+0x7f98>
  408cb0:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  408cb4:	ldr	w0, [x0, #1404]
  408cb8:	cbz	w0, 409c7c <ferror@plt+0x808c>
  408cbc:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x5320>
  408cc0:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  408cc4:	ldr	x1, [x21, #640]
  408cc8:	ldrsw	x0, [x0, #3168]
  408ccc:	add	x0, x1, x0
  408cd0:	bl	40dfd0 <ferror@plt+0xc3e0>
  408cd4:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  408cd8:	mov	w1, #0x0                   	// #0
  408cdc:	ldr	x0, [x0, #3288]
  408ce0:	bl	40db88 <ferror@plt+0xbf98>
  408ce4:	bl	40e2e8 <ferror@plt+0xc6f8>
  408ce8:	ldr	w0, [x22, #3112]
  408cec:	cbnz	w0, 408d80 <ferror@plt+0x7190>
  408cf0:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  408cf4:	ldr	w0, [x0, #3124]
  408cf8:	cbz	w0, 4097d8 <ferror@plt+0x7be8>
  408cfc:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408d00:	add	x0, x0, #0xba8
  408d04:	bl	40e0a0 <ferror@plt+0xc4b0>
  408d08:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408d0c:	add	x0, x0, #0xbb8
  408d10:	bl	40e0a0 <ferror@plt+0xc4b0>
  408d14:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408d18:	add	x0, x0, #0xc10
  408d1c:	bl	40e0a0 <ferror@plt+0xc4b0>
  408d20:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408d24:	add	x0, x0, #0xc18
  408d28:	bl	40e0a0 <ferror@plt+0xc4b0>
  408d2c:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408d30:	add	x0, x0, #0xc30
  408d34:	bl	40e0a0 <ferror@plt+0xc4b0>
  408d38:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408d3c:	add	x0, x0, #0xc38
  408d40:	bl	40e0a0 <ferror@plt+0xc4b0>
  408d44:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408d48:	add	x0, x0, #0xc70
  408d4c:	bl	40e0a0 <ferror@plt+0xc4b0>
  408d50:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408d54:	add	x0, x0, #0xc80
  408d58:	bl	40e0a0 <ferror@plt+0xc4b0>
  408d5c:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408d60:	add	x0, x0, #0xc88
  408d64:	bl	40e0a0 <ferror@plt+0xc4b0>
  408d68:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408d6c:	add	x0, x0, #0xc98
  408d70:	bl	40e0a0 <ferror@plt+0xc4b0>
  408d74:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408d78:	add	x0, x0, #0xcb0
  408d7c:	bl	40e0a0 <ferror@plt+0xc4b0>
  408d80:	bl	40e2e8 <ferror@plt+0xc6f8>
  408d84:	bl	405a68 <ferror@plt+0x3e78>
  408d88:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  408d8c:	add	x0, x0, #0xf20
  408d90:	bl	40e0a0 <ferror@plt+0xc4b0>
  408d94:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  408d98:	ldr	w0, [x19, #3592]
  408d9c:	ldr	w1, [x1, #3128]
  408da0:	add	w0, w0, #0x1
  408da4:	str	w0, [x19, #3592]
  408da8:	cbnz	w1, 409740 <ferror@plt+0x7b50>
  408dac:	bl	405a68 <ferror@plt+0x3e78>
  408db0:	adrp	x0, 42d000 <ferror@plt+0x2b410>
  408db4:	add	x0, x0, #0x30
  408db8:	bl	40e0a0 <ferror@plt+0xc4b0>
  408dbc:	ldr	w0, [x19, #3592]
  408dc0:	sub	w0, w0, #0x1
  408dc4:	str	w0, [x19, #3592]
  408dc8:	bl	40e2e8 <ferror@plt+0xc6f8>
  408dcc:	ldr	x1, [x21, #640]
  408dd0:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  408dd4:	ldrsw	x0, [x0, #2816]
  408dd8:	add	x0, x1, x0
  408ddc:	bl	40dfd0 <ferror@plt+0xc3e0>
  408de0:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  408de4:	mov	w1, #0x0                   	// #0
  408de8:	ldr	x0, [x0, #3288]
  408dec:	bl	40db88 <ferror@plt+0xbf98>
  408df0:	bl	40e2e8 <ferror@plt+0xc6f8>
  408df4:	ldr	w0, [x23, #4004]
  408df8:	mov	w1, #0x2                   	// #2
  408dfc:	str	w1, [x19, #3592]
  408e00:	cbz	w0, 408e10 <ferror@plt+0x7220>
  408e04:	ldr	x0, [sp, #112]
  408e08:	ldr	w0, [x0, #2680]
  408e0c:	cbz	w0, 409b14 <ferror@plt+0x7f24>
  408e10:	bl	40e2e8 <ferror@plt+0xc6f8>
  408e14:	bl	407410 <ferror@plt+0x5820>
  408e18:	adrp	x0, 420000 <ferror@plt+0x1e410>
  408e1c:	add	x0, x0, #0x38
  408e20:	bl	40e0a0 <ferror@plt+0xc4b0>
  408e24:	bl	406dc8 <ferror@plt+0x51d8>
  408e28:	bl	40e2e8 <ferror@plt+0xc6f8>
  408e2c:	mov	w0, #0x2                   	// #2
  408e30:	str	w0, [x19, #3592]
  408e34:	bl	4061b0 <ferror@plt+0x45c0>
  408e38:	bl	40e2e8 <ferror@plt+0xc6f8>
  408e3c:	ldr	x0, [sp, #168]
  408e40:	bl	40e0a0 <ferror@plt+0xc4b0>
  408e44:	bl	405a68 <ferror@plt+0x3e78>
  408e48:	adrp	x0, 420000 <ferror@plt+0x1e410>
  408e4c:	add	x0, x0, #0x48
  408e50:	bl	40e0a0 <ferror@plt+0xc4b0>
  408e54:	ldr	w0, [x19, #3592]
  408e58:	add	w0, w0, #0x1
  408e5c:	str	w0, [x19, #3592]
  408e60:	bl	405a68 <ferror@plt+0x3e78>
  408e64:	ldr	x0, [sp, #128]
  408e68:	bl	40e0a0 <ferror@plt+0xc4b0>
  408e6c:	bl	405a68 <ferror@plt+0x3e78>
  408e70:	adrp	x0, 420000 <ferror@plt+0x1e410>
  408e74:	add	x0, x0, #0x90
  408e78:	bl	40e0a0 <ferror@plt+0xc4b0>
  408e7c:	bl	405a68 <ferror@plt+0x3e78>
  408e80:	ldr	w0, [x23, #4004]
  408e84:	cbz	w0, 409240 <ferror@plt+0x7650>
  408e88:	ldr	x0, [sp, #112]
  408e8c:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  408e90:	add	x1, x1, #0xe68
  408e94:	ldr	w2, [x0, #2680]
  408e98:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  408e9c:	add	x0, x0, #0xe88
  408ea0:	cmp	w2, #0x0
  408ea4:	csel	x1, x1, x0, ne  // ne = any
  408ea8:	adrp	x0, 420000 <ferror@plt+0x1e410>
  408eac:	add	x0, x0, #0xa0
  408eb0:	bl	40e030 <ferror@plt+0xc440>
  408eb4:	adrp	x23, 420000 <ferror@plt+0x1e410>
  408eb8:	ldr	w0, [x19, #3592]
  408ebc:	add	x23, x23, #0xe8
  408ec0:	add	w0, w0, #0x1
  408ec4:	str	w0, [x19, #3592]
  408ec8:	bl	405a68 <ferror@plt+0x3e78>
  408ecc:	adrp	x0, 420000 <ferror@plt+0x1e410>
  408ed0:	add	x0, x0, #0xc8
  408ed4:	bl	40e0a0 <ferror@plt+0xc4b0>
  408ed8:	ldr	w0, [x19, #3592]
  408edc:	add	w0, w0, #0x1
  408ee0:	str	w0, [x19, #3592]
  408ee4:	bl	405a68 <ferror@plt+0x3e78>
  408ee8:	mov	x0, x23
  408eec:	bl	40e0a0 <ferror@plt+0xc4b0>
  408ef0:	ldr	w0, [x19, #3592]
  408ef4:	sub	w0, w0, #0x2
  408ef8:	str	w0, [x19, #3592]
  408efc:	bl	405a68 <ferror@plt+0x3e78>
  408f00:	mov	x0, x20
  408f04:	bl	40e0a0 <ferror@plt+0xc4b0>
  408f08:	ldr	w1, [x19, #3592]
  408f0c:	ldr	x0, [sp, #144]
  408f10:	sub	w1, w1, #0x1
  408f14:	str	w1, [x19, #3592]
  408f18:	bl	40e0a0 <ferror@plt+0xc4b0>
  408f1c:	bl	40e2e8 <ferror@plt+0xc6f8>
  408f20:	ldr	w0, [x24, #1384]
  408f24:	cbnz	w0, 409570 <ferror@plt+0x7980>
  408f28:	bl	40e2e8 <ferror@plt+0xc6f8>
  408f2c:	ldr	x1, [sp, #120]
  408f30:	ldr	w0, [x19, #3592]
  408f34:	ldr	w1, [x1, #2832]
  408f38:	add	w0, w0, #0x1
  408f3c:	str	w0, [x19, #3592]
  408f40:	cbnz	w1, 408f54 <ferror@plt+0x7364>
  408f44:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  408f48:	ldr	w0, [x0, #3172]
  408f4c:	cbz	w0, 408f54 <ferror@plt+0x7364>
  408f50:	bl	405b78 <ferror@plt+0x3f88>
  408f54:	ldr	x1, [x21, #640]
  408f58:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  408f5c:	ldrsw	x0, [x0, #2736]
  408f60:	add	x0, x1, x0
  408f64:	bl	40dfd0 <ferror@plt+0xc3e0>
  408f68:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  408f6c:	mov	w1, #0x0                   	// #0
  408f70:	ldr	x0, [x0, #3288]
  408f74:	bl	40db88 <ferror@plt+0xbf98>
  408f78:	ldr	x0, [sp, #152]
  408f7c:	ldr	w0, [x0, #1420]
  408f80:	cmp	w0, #0x0
  408f84:	b.le	40902c <ferror@plt+0x743c>
  408f88:	adrp	x27, 464000 <stdin@@GLIBC_2.17+0x6320>
  408f8c:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x4320>
  408f90:	adrp	x20, 420000 <ferror@plt+0x1e410>
  408f94:	add	x27, x27, #0xab8
  408f98:	add	x25, x25, #0x58c
  408f9c:	add	x20, x20, #0x358
  408fa0:	mov	x22, #0x4                   	// #4
  408fa4:	mov	w1, #0x0                   	// #0
  408fa8:	mov	w24, #0x1                   	// #1
  408fac:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x5320>
  408fb0:	b	408fc4 <ferror@plt+0x73d4>
  408fb4:	ldr	w0, [x25]
  408fb8:	add	x22, x22, #0x4
  408fbc:	cmp	w0, w24
  408fc0:	b.lt	409000 <ferror@plt+0x7410>  // b.tstop
  408fc4:	ldr	x0, [x27]
  408fc8:	add	w24, w24, #0x1
  408fcc:	ldr	w0, [x0, x22]
  408fd0:	cbnz	w0, 408fb4 <ferror@plt+0x73c4>
  408fd4:	bl	405a68 <ferror@plt+0x3e78>
  408fd8:	ldr	x2, [x21, #656]
  408fdc:	lsl	x1, x22, #1
  408fe0:	mov	x0, x20
  408fe4:	add	x22, x22, #0x4
  408fe8:	ldr	x1, [x2, x1]
  408fec:	bl	40e030 <ferror@plt+0xc440>
  408ff0:	ldr	w0, [x25]
  408ff4:	mov	w1, #0x1                   	// #1
  408ff8:	cmp	w0, w24
  408ffc:	b.ge	408fc4 <ferror@plt+0x73d4>  // b.tcont
  409000:	cbz	w1, 40902c <ferror@plt+0x743c>
  409004:	ldr	w0, [x19, #3592]
  409008:	add	w0, w0, #0x1
  40900c:	str	w0, [x19, #3592]
  409010:	bl	405a68 <ferror@plt+0x3e78>
  409014:	adrp	x0, 420000 <ferror@plt+0x1e410>
  409018:	add	x0, x0, #0x370
  40901c:	bl	40e0a0 <ferror@plt+0xc4b0>
  409020:	ldr	w0, [x19, #3592]
  409024:	sub	w0, w0, #0x1
  409028:	str	w0, [x19, #3592]
  40902c:	bl	40e2e8 <ferror@plt+0xc6f8>
  409030:	ldr	x0, [sp, #120]
  409034:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  409038:	ldr	x3, [sp, #160]
  40903c:	mov	w4, #0x4                   	// #4
  409040:	ldr	w1, [x26, #2708]
  409044:	ldr	w2, [x2, #1408]
  409048:	ldr	w0, [x0, #2832]
  40904c:	ldr	w3, [x3, #2500]
  409050:	str	w4, [x19, #3592]
  409054:	orr	w0, w0, w2
  409058:	orr	w1, w1, w3
  40905c:	orr	w0, w0, w1
  409060:	cbz	w0, 40a078 <ferror@plt+0x8488>
  409064:	bl	405a68 <ferror@plt+0x3e78>
  409068:	adrp	x0, 420000 <ferror@plt+0x1e410>
  40906c:	add	x0, x0, #0x380
  409070:	bl	40e0a0 <ferror@plt+0xc4b0>
  409074:	mov	w20, #0x1                   	// #1
  409078:	str	w20, [x19, #3592]
  40907c:	bl	40e2e8 <ferror@plt+0xc6f8>
  409080:	bl	407410 <ferror@plt+0x5820>
  409084:	mov	w0, #0x2                   	// #2
  409088:	str	w0, [x19, #3592]
  40908c:	bl	40e2e8 <ferror@plt+0xc6f8>
  409090:	mov	w0, w20
  409094:	bl	406aa0 <ferror@plt+0x4eb0>
  409098:	str	w20, [x19, #3592]
  40909c:	bl	40e2e8 <ferror@plt+0xc6f8>
  4090a0:	bl	407180 <ferror@plt+0x5590>
  4090a4:	bl	40e2e8 <ferror@plt+0xc6f8>
  4090a8:	bl	40e2e8 <ferror@plt+0xc6f8>
  4090ac:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4090b0:	ldr	w0, [x0, #3128]
  4090b4:	cbnz	w0, 40978c <ferror@plt+0x7b9c>
  4090b8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4090bc:	ldr	w0, [x0, #2584]
  4090c0:	cbnz	w0, 409974 <ferror@plt+0x7d84>
  4090c4:	bl	40e2e8 <ferror@plt+0xc6f8>
  4090c8:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  4090cc:	mov	w1, #0x1                   	// #1
  4090d0:	ldr	x0, [x0, #3288]
  4090d4:	bl	40db88 <ferror@plt+0xbf98>
  4090d8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4090dc:	ldr	w0, [x0, #2608]
  4090e0:	cmp	w0, #0x3
  4090e4:	b.eq	4099ac <ferror@plt+0x7dbc>  // b.none
  4090e8:	ldp	x19, x20, [sp, #16]
  4090ec:	ldp	x21, x22, [sp, #32]
  4090f0:	ldp	x23, x24, [sp, #48]
  4090f4:	ldp	x25, x26, [sp, #64]
  4090f8:	ldp	x27, x28, [sp, #80]
  4090fc:	ldp	x29, x30, [sp], #176
  409100:	ret
  409104:	adrp	x20, 41d000 <ferror@plt+0x1b410>
  409108:	add	x20, x20, #0x558
  40910c:	b	408820 <ferror@plt+0x6c30>
  409110:	bl	405a68 <ferror@plt+0x3e78>
  409114:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  409118:	add	x0, x0, #0xfe8
  40911c:	bl	40e0a0 <ferror@plt+0xc4b0>
  409120:	b	408730 <ferror@plt+0x6b40>
  409124:	bl	405a68 <ferror@plt+0x3e78>
  409128:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  40912c:	add	x0, x0, #0xf60
  409130:	bl	40e0a0 <ferror@plt+0xc4b0>
  409134:	bl	405a68 <ferror@plt+0x3e78>
  409138:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  40913c:	add	x0, x0, #0xf90
  409140:	bl	40e0a0 <ferror@plt+0xc4b0>
  409144:	b	408708 <ferror@plt+0x6b18>
  409148:	bl	405a68 <ferror@plt+0x3e78>
  40914c:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409150:	add	x0, x0, #0x460
  409154:	bl	40e0a0 <ferror@plt+0xc4b0>
  409158:	bl	405a68 <ferror@plt+0x3e78>
  40915c:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409160:	add	x0, x0, #0x490
  409164:	bl	40e0a0 <ferror@plt+0xc4b0>
  409168:	adrp	x25, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40916c:	ldr	x0, [x25, #2576]
  409170:	cbnz	x0, 40894c <ferror@plt+0x6d5c>
  409174:	ldr	w0, [x22, #3112]
  409178:	cbnz	w0, 408ab8 <ferror@plt+0x6ec8>
  40917c:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  409180:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  409184:	mov	x24, x1
  409188:	ldr	w0, [x0, #1404]
  40918c:	cbnz	w0, 408ac0 <ferror@plt+0x6ed0>
  409190:	bl	405a68 <ferror@plt+0x3e78>
  409194:	adrp	x20, 42c000 <ferror@plt+0x2a410>
  409198:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  40919c:	add	x0, x0, #0x528
  4091a0:	bl	40e0a0 <ferror@plt+0xc4b0>
  4091a4:	add	x20, x20, #0xc40
  4091a8:	ldr	w1, [x24, #1384]
  4091ac:	adrp	x0, 437000 <ferror@plt+0x35410>
  4091b0:	add	x0, x0, #0x460
  4091b4:	cmp	w1, #0x0
  4091b8:	csel	x20, x20, x0, ne  // ne = any
  4091bc:	bl	405a68 <ferror@plt+0x3e78>
  4091c0:	mov	x1, x20
  4091c4:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  4091c8:	add	x0, x0, #0x548
  4091cc:	bl	40e030 <ferror@plt+0xc440>
  4091d0:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  4091d4:	add	x0, x0, #0xd48
  4091d8:	bl	40e0a0 <ferror@plt+0xc4b0>
  4091dc:	b	408ac0 <ferror@plt+0x6ed0>
  4091e0:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  4091e4:	add	x0, x0, #0x850
  4091e8:	bl	40e0a0 <ferror@plt+0xc4b0>
  4091ec:	adrp	x20, 438000 <ferror@plt+0x36410>
  4091f0:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  4091f4:	add	x0, x0, #0x890
  4091f8:	bl	40e0a0 <ferror@plt+0xc4b0>
  4091fc:	add	x20, x20, #0x5f8
  409200:	adrp	x0, 432000 <ferror@plt+0x30410>
  409204:	add	x0, x0, #0xdf0
  409208:	bl	40e0a0 <ferror@plt+0xc4b0>
  40920c:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409210:	add	x0, x0, #0x8c0
  409214:	bl	40e0a0 <ferror@plt+0xc4b0>
  409218:	ldr	w0, [x23, #4004]
  40921c:	cbnz	w0, 408c20 <ferror@plt+0x7030>
  409220:	bl	405a68 <ferror@plt+0x3e78>
  409224:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409228:	add	x0, x0, #0xb08
  40922c:	bl	40e0a0 <ferror@plt+0xc4b0>
  409230:	bl	405a68 <ferror@plt+0x3e78>
  409234:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409238:	add	x0, x0, #0x960
  40923c:	b	408c88 <ferror@plt+0x7098>
  409240:	adrp	x1, 437000 <ferror@plt+0x35410>
  409244:	add	x1, x1, #0x460
  409248:	b	408ea8 <ferror@plt+0x72b8>
  40924c:	bl	405a68 <ferror@plt+0x3e78>
  409250:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409254:	add	x0, x0, #0x8f0
  409258:	bl	40e0a0 <ferror@plt+0xc4b0>
  40925c:	bl	405a68 <ferror@plt+0x3e78>
  409260:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409264:	add	x0, x0, #0x948
  409268:	bl	40e0a0 <ferror@plt+0xc4b0>
  40926c:	bl	405a68 <ferror@plt+0x3e78>
  409270:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409274:	add	x0, x0, #0x960
  409278:	bl	40e0a0 <ferror@plt+0xc4b0>
  40927c:	bl	405a68 <ferror@plt+0x3e78>
  409280:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409284:	add	x0, x0, #0x978
  409288:	bl	40e0a0 <ferror@plt+0xc4b0>
  40928c:	ldr	w0, [x19, #3592]
  409290:	add	w0, w0, #0x1
  409294:	str	w0, [x19, #3592]
  409298:	bl	405a68 <ferror@plt+0x3e78>
  40929c:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  4092a0:	add	x0, x0, #0x6b0
  4092a4:	bl	40e0a0 <ferror@plt+0xc4b0>
  4092a8:	bl	405a68 <ferror@plt+0x3e78>
  4092ac:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  4092b0:	add	x0, x0, #0x9a0
  4092b4:	bl	40e0a0 <ferror@plt+0xc4b0>
  4092b8:	bl	405a68 <ferror@plt+0x3e78>
  4092bc:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  4092c0:	add	x0, x0, #0x9d8
  4092c4:	bl	40e0a0 <ferror@plt+0xc4b0>
  4092c8:	bl	405a68 <ferror@plt+0x3e78>
  4092cc:	mov	x0, x20
  4092d0:	bl	40e0a0 <ferror@plt+0xc4b0>
  4092d4:	ldr	w0, [x19, #3592]
  4092d8:	sub	w0, w0, #0x1
  4092dc:	str	w0, [x19, #3592]
  4092e0:	b	408c9c <ferror@plt+0x70ac>
  4092e4:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  4092e8:	str	x0, [sp, #152]
  4092ec:	bl	4074e0 <ferror@plt+0x58f0>
  4092f0:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4092f4:	adrp	x1, 41f000 <ferror@plt+0x1d410>
  4092f8:	ldr	w0, [x0, #2584]
  4092fc:	cbz	w0, 4088f0 <ferror@plt+0x6d00>
  409300:	add	x0, x1, #0x370
  409304:	adrp	x20, 45f000 <stdin@@GLIBC_2.17+0x1320>
  409308:	str	x0, [sp, #168]
  40930c:	bl	40e0a0 <ferror@plt+0xc4b0>
  409310:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409314:	add	x0, x0, #0x398
  409318:	bl	40e0a0 <ferror@plt+0xc4b0>
  40931c:	ldrb	w1, [x20, #2512]
  409320:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  409324:	cmp	w1, #0x0
  409328:	ldr	w2, [x0, #648]
  40932c:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  409330:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  409334:	add	x1, x1, #0x2f0
  409338:	add	x0, x0, #0x350
  40933c:	csel	x0, x1, x0, ne  // ne = any
  409340:	add	w2, w2, #0x1
  409344:	adrp	x1, 41f000 <ferror@plt+0x1d410>
  409348:	add	x1, x1, #0x3d0
  40934c:	bl	40e070 <ferror@plt+0xc480>
  409350:	ldrb	w0, [x20, #2512]
  409354:	cbz	w0, 4093fc <ferror@plt+0x780c>
  409358:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40935c:	ldr	w0, [x0, #648]
  409360:	cmp	w0, #0x0
  409364:	b.le	4093f0 <ferror@plt+0x7800>
  409368:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x5320>
  40936c:	adrp	x21, 41f000 <ferror@plt+0x1d410>
  409370:	add	x21, x21, #0x3e8
  409374:	mov	w22, #0xcccd                	// #52429
  409378:	ldr	x1, [x20, #2728]
  40937c:	mov	x0, x21
  409380:	mov	x28, #0x2                   	// #2
  409384:	movk	w22, #0xcccc, lsl #16
  409388:	ldrb	w1, [x1, #1]
  40938c:	bl	40dfe0 <ferror@plt+0xc3f0>
  409390:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  409394:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409398:	add	x25, x3, #0x288
  40939c:	add	x24, x0, #0x3f0
  4093a0:	ldr	w1, [x25]
  4093a4:	mov	x0, x21
  4093a8:	cmp	w1, w28
  4093ac:	b.lt	4093f0 <ferror@plt+0x7800>  // b.tstop
  4093b0:	ldr	x1, [x20, #2728]
  4093b4:	ldrb	w1, [x1, x28]
  4093b8:	bl	40dfe0 <ferror@plt+0xc3f0>
  4093bc:	umull	x0, w28, w22
  4093c0:	lsr	x0, x0, #36
  4093c4:	add	w0, w0, w0, lsl #2
  4093c8:	sub	w0, w28, w0, lsl #2
  4093cc:	add	x28, x28, #0x1
  4093d0:	cmp	w0, #0x13
  4093d4:	b.ne	4093a0 <ferror@plt+0x77b0>  // b.any
  4093d8:	mov	x0, x24
  4093dc:	bl	40dfd0 <ferror@plt+0xc3e0>
  4093e0:	ldr	w1, [x25]
  4093e4:	mov	x0, x21
  4093e8:	cmp	w1, w28
  4093ec:	b.ge	4093b0 <ferror@plt+0x77c0>  // b.tcont
  4093f0:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  4093f4:	add	x0, x0, #0xdd8
  4093f8:	bl	40dfd0 <ferror@plt+0xc3e0>
  4093fc:	adrp	x0, 42c000 <ferror@plt+0x2a410>
  409400:	add	x0, x0, #0xc80
  409404:	str	x0, [sp, #144]
  409408:	bl	40e0a0 <ferror@plt+0xc4b0>
  40940c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  409410:	ldrb	w0, [x0, #3132]
  409414:	cbz	w0, 408904 <ferror@plt+0x6d14>
  409418:	mov	x1, #0x18                  	// #24
  40941c:	mov	x0, #0x1                   	// #1
  409420:	bl	401920 <calloc@plt>
  409424:	mov	x20, x0
  409428:	mov	w1, #0x9                   	// #9
  40942c:	bl	413ca8 <ferror@plt+0x120b8>
  409430:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  409434:	mov	x1, #0x1                   	// #1
  409438:	ldr	w2, [x0, #648]
  40943c:	mov	w0, #0x1                   	// #1
  409440:	strh	w0, [x20, #2]
  409444:	add	w2, w2, #0x1
  409448:	str	w2, [x20, #8]
  40944c:	mov	w0, w2
  409450:	bl	401920 <calloc@plt>
  409454:	str	x0, [x20, #16]
  409458:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40945c:	ldr	w3, [x1, #648]
  409460:	cmp	w3, #0x0
  409464:	b.le	40948c <ferror@plt+0x789c>
  409468:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x5320>
  40946c:	mov	x1, #0x1                   	// #1
  409470:	ldr	x4, [x2, #2728]
  409474:	nop
  409478:	ldrb	w2, [x4, x1]
  40947c:	strb	w2, [x0, x1]
  409480:	add	x1, x1, #0x1
  409484:	cmp	w3, w1
  409488:	b.ge	409478 <ferror@plt+0x7888>  // b.tcont
  40948c:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  409490:	adrp	x1, 41f000 <ferror@plt+0x1d410>
  409494:	add	x2, x2, #0x558
  409498:	add	x1, x1, #0x3f8
  40949c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4094a0:	add	x0, x0, #0x150
  4094a4:	bl	401f80 <ferror@plt+0x390>
  4094a8:	mov	x0, x20
  4094ac:	bl	4144e8 <ferror@plt+0x128f8>
  4094b0:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4094b4:	mov	x1, x20
  4094b8:	add	x0, x0, #0x1b8
  4094bc:	bl	414190 <ferror@plt+0x125a0>
  4094c0:	tbnz	w0, #31, 40a0a8 <ferror@plt+0x84b8>
  4094c4:	mov	x0, x20
  4094c8:	bl	413cc8 <ferror@plt+0x120d8>
  4094cc:	b	408904 <ferror@plt+0x6d14>
  4094d0:	bl	405e18 <ferror@plt+0x4228>
  4094d4:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4094d8:	ldrb	w0, [x0, #3132]
  4094dc:	cbnz	w0, 409c8c <ferror@plt+0x809c>
  4094e0:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  4094e4:	str	x0, [sp, #152]
  4094e8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4094ec:	str	x0, [sp, #160]
  4094f0:	b	4088e0 <ferror@plt+0x6cf0>
  4094f4:	bl	405a68 <ferror@plt+0x3e78>
  4094f8:	adrp	x25, 42e000 <ferror@plt+0x2c410>
  4094fc:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409500:	add	x0, x0, #0x230
  409504:	bl	40e0a0 <ferror@plt+0xc4b0>
  409508:	bl	405a68 <ferror@plt+0x3e78>
  40950c:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409510:	add	x0, x0, #0x260
  409514:	bl	40e0a0 <ferror@plt+0xc4b0>
  409518:	bl	405a68 <ferror@plt+0x3e78>
  40951c:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409520:	add	x0, x0, #0x1f0
  409524:	bl	40e0a0 <ferror@plt+0xc4b0>
  409528:	ldr	w0, [x19, #3592]
  40952c:	add	w0, w0, #0x1
  409530:	str	w0, [x19, #3592]
  409534:	bl	405a68 <ferror@plt+0x3e78>
  409538:	add	x0, x25, #0xe90
  40953c:	str	x0, [sp, #128]
  409540:	bl	40e0a0 <ferror@plt+0xc4b0>
  409544:	bl	405a68 <ferror@plt+0x3e78>
  409548:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  40954c:	add	x0, x0, #0x288
  409550:	bl	40e0a0 <ferror@plt+0xc4b0>
  409554:	bl	405a68 <ferror@plt+0x3e78>
  409558:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  40955c:	add	x0, x0, #0x2a0
  409560:	b	408890 <ferror@plt+0x6ca0>
  409564:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  409568:	str	x0, [sp, #112]
  40956c:	b	4086f8 <ferror@plt+0x6b08>
  409570:	bl	405a68 <ferror@plt+0x3e78>
  409574:	adrp	x25, 41e000 <ferror@plt+0x1c410>
  409578:	adrp	x0, 420000 <ferror@plt+0x1e410>
  40957c:	add	x0, x0, #0x100
  409580:	bl	40e0a0 <ferror@plt+0xc4b0>
  409584:	ldr	w0, [x19, #3592]
  409588:	add	w0, w0, #0x1
  40958c:	str	w0, [x19, #3592]
  409590:	bl	405a68 <ferror@plt+0x3e78>
  409594:	ldr	x0, [sp, #128]
  409598:	bl	40e0a0 <ferror@plt+0xc4b0>
  40959c:	bl	405a68 <ferror@plt+0x3e78>
  4095a0:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4095a4:	add	x0, x0, #0x268
  4095a8:	bl	40e0a0 <ferror@plt+0xc4b0>
  4095ac:	ldr	w2, [x22, #3112]
  4095b0:	add	x1, x25, #0xec8
  4095b4:	ldr	w0, [x19, #3592]
  4095b8:	adrp	x25, 41e000 <ferror@plt+0x1c410>
  4095bc:	cmp	w2, #0x0
  4095c0:	add	x25, x25, #0xea0
  4095c4:	add	w0, w0, #0x1
  4095c8:	csel	x25, x25, x1, ne  // ne = any
  4095cc:	str	w0, [x19, #3592]
  4095d0:	bl	405a68 <ferror@plt+0x3e78>
  4095d4:	mov	x0, x25
  4095d8:	bl	40e0a0 <ferror@plt+0xc4b0>
  4095dc:	ldr	w0, [x19, #3592]
  4095e0:	sub	w0, w0, #0x1
  4095e4:	str	w0, [x19, #3592]
  4095e8:	bl	405a68 <ferror@plt+0x3e78>
  4095ec:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  4095f0:	adrp	x0, 420000 <ferror@plt+0x1e410>
  4095f4:	add	x0, x0, #0x118
  4095f8:	ldr	w1, [x1, #648]
  4095fc:	bl	40dfe0 <ferror@plt+0xc3f0>
  409600:	ldr	w0, [x19, #3592]
  409604:	ldr	w1, [x22, #3112]
  409608:	add	w0, w0, #0x1
  40960c:	str	w0, [x19, #3592]
  409610:	cbnz	w1, 409a20 <ferror@plt+0x7e30>
  409614:	bl	405a68 <ferror@plt+0x3e78>
  409618:	adrp	x0, 420000 <ferror@plt+0x1e410>
  40961c:	add	x0, x0, #0x1a8
  409620:	bl	40e0a0 <ferror@plt+0xc4b0>
  409624:	bl	405a68 <ferror@plt+0x3e78>
  409628:	adrp	x0, 420000 <ferror@plt+0x1e410>
  40962c:	add	x0, x0, #0x1e8
  409630:	bl	40e0a0 <ferror@plt+0xc4b0>
  409634:	ldr	w0, [x19, #3592]
  409638:	adrp	x25, 420000 <ferror@plt+0x1e410>
  40963c:	add	x25, x25, #0x220
  409640:	sub	w0, w0, #0x1
  409644:	str	w0, [x19, #3592]
  409648:	bl	405a68 <ferror@plt+0x3e78>
  40964c:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  409650:	ldr	w1, [x0, #648]
  409654:	mov	x0, x25
  409658:	bl	40dfe0 <ferror@plt+0xc3f0>
  40965c:	ldr	w0, [x19, #3592]
  409660:	ldr	w1, [x22, #3112]
  409664:	add	w0, w0, #0x1
  409668:	str	w0, [x19, #3592]
  40966c:	cbz	w1, 409be8 <ferror@plt+0x7ff8>
  409670:	bl	405a68 <ferror@plt+0x3e78>
  409674:	adrp	x0, 420000 <ferror@plt+0x1e410>
  409678:	add	x0, x0, #0x240
  40967c:	bl	40e0a0 <ferror@plt+0xc4b0>
  409680:	ldr	w0, [x19, #3592]
  409684:	adrp	x24, 41e000 <ferror@plt+0x1c410>
  409688:	sub	w0, w0, #0x1
  40968c:	str	w0, [x19, #3592]
  409690:	bl	405a68 <ferror@plt+0x3e78>
  409694:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  409698:	ldr	w1, [x0, #648]
  40969c:	mov	x0, x25
  4096a0:	add	w1, w1, #0x1
  4096a4:	bl	40dfe0 <ferror@plt+0xc3f0>
  4096a8:	ldr	w2, [x22, #3112]
  4096ac:	add	x1, x24, #0xf28
  4096b0:	ldr	w0, [x19, #3592]
  4096b4:	adrp	x24, 41e000 <ferror@plt+0x1c410>
  4096b8:	cmp	w2, #0x0
  4096bc:	add	x24, x24, #0xef8
  4096c0:	add	w0, w0, #0x1
  4096c4:	csel	x24, x24, x1, ne  // ne = any
  4096c8:	str	w0, [x19, #3592]
  4096cc:	bl	405a68 <ferror@plt+0x3e78>
  4096d0:	mov	x0, x24
  4096d4:	bl	40e0a0 <ferror@plt+0xc4b0>
  4096d8:	ldr	w0, [x19, #3592]
  4096dc:	sub	w0, w0, #0x1
  4096e0:	str	w0, [x19, #3592]
  4096e4:	bl	405a68 <ferror@plt+0x3e78>
  4096e8:	adrp	x0, 438000 <ferror@plt+0x36410>
  4096ec:	add	x0, x0, #0x858
  4096f0:	bl	40e0a0 <ferror@plt+0xc4b0>
  4096f4:	ldr	w0, [x19, #3592]
  4096f8:	ldr	w1, [x22, #3112]
  4096fc:	add	w0, w0, #0x1
  409700:	str	w0, [x19, #3592]
  409704:	cbz	w1, 409bd4 <ferror@plt+0x7fe4>
  409708:	bl	405a68 <ferror@plt+0x3e78>
  40970c:	adrp	x0, 420000 <ferror@plt+0x1e410>
  409710:	add	x0, x0, #0x2d8
  409714:	bl	40e0a0 <ferror@plt+0xc4b0>
  409718:	ldr	w0, [x19, #3592]
  40971c:	sub	w0, w0, #0x1
  409720:	str	w0, [x19, #3592]
  409724:	bl	405a68 <ferror@plt+0x3e78>
  409728:	mov	x0, x20
  40972c:	bl	40e0a0 <ferror@plt+0xc4b0>
  409730:	ldr	w0, [x19, #3592]
  409734:	sub	w0, w0, #0x1
  409738:	str	w0, [x19, #3592]
  40973c:	b	408f28 <ferror@plt+0x7338>
  409740:	bl	405a68 <ferror@plt+0x3e78>
  409744:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409748:	add	x0, x0, #0xf38
  40974c:	bl	40e0a0 <ferror@plt+0xc4b0>
  409750:	ldr	w0, [x19, #3592]
  409754:	add	w0, w0, #0x1
  409758:	str	w0, [x19, #3592]
  40975c:	bl	405a68 <ferror@plt+0x3e78>
  409760:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409764:	add	x0, x0, #0xf50
  409768:	bl	40e0a0 <ferror@plt+0xc4b0>
  40976c:	bl	405a68 <ferror@plt+0x3e78>
  409770:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409774:	add	x0, x0, #0xf78
  409778:	bl	40e0a0 <ferror@plt+0xc4b0>
  40977c:	ldr	w0, [x19, #3592]
  409780:	sub	w0, w0, #0x1
  409784:	str	w0, [x19, #3592]
  409788:	b	408dac <ferror@plt+0x71bc>
  40978c:	bl	405a68 <ferror@plt+0x3e78>
  409790:	adrp	x0, 420000 <ferror@plt+0x1e410>
  409794:	add	x0, x0, #0x3a0
  409798:	bl	40e0a0 <ferror@plt+0xc4b0>
  40979c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4097a0:	ldr	w0, [x0, #2584]
  4097a4:	cbz	w0, 4090c4 <ferror@plt+0x74d4>
  4097a8:	bl	405a68 <ferror@plt+0x3e78>
  4097ac:	adrp	x0, 420000 <ferror@plt+0x1e410>
  4097b0:	add	x0, x0, #0x3d8
  4097b4:	bl	40e0a0 <ferror@plt+0xc4b0>
  4097b8:	ldr	w0, [x19, #3592]
  4097bc:	add	w0, w0, w20
  4097c0:	b	40998c <ferror@plt+0x7d9c>
  4097c4:	bl	405a68 <ferror@plt+0x3e78>
  4097c8:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  4097cc:	add	x0, x0, #0x160
  4097d0:	bl	40e0a0 <ferror@plt+0xc4b0>
  4097d4:	b	4087a0 <ferror@plt+0x6bb0>
  4097d8:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  4097dc:	add	x0, x0, #0xcb8
  4097e0:	bl	40e0a0 <ferror@plt+0xc4b0>
  4097e4:	adrp	x1, 41f000 <ferror@plt+0x1d410>
  4097e8:	add	x25, x1, #0xc30
  4097ec:	mov	x0, x25
  4097f0:	bl	40e0a0 <ferror@plt+0xc4b0>
  4097f4:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  4097f8:	add	x0, x0, #0xcf0
  4097fc:	bl	40e0a0 <ferror@plt+0xc4b0>
  409800:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409804:	add	x0, x0, #0xd08
  409808:	bl	40e0a0 <ferror@plt+0xc4b0>
  40980c:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409810:	add	x0, x0, #0xd18
  409814:	bl	40e0a0 <ferror@plt+0xc4b0>
  409818:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  40981c:	add	x0, x0, #0xd40
  409820:	bl	40e0a0 <ferror@plt+0xc4b0>
  409824:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409828:	add	x0, x0, #0xd78
  40982c:	bl	40e0a0 <ferror@plt+0xc4b0>
  409830:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409834:	add	x0, x0, #0xd90
  409838:	bl	40e0a0 <ferror@plt+0xc4b0>
  40983c:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409840:	add	x0, x0, #0xda8
  409844:	bl	40e0a0 <ferror@plt+0xc4b0>
  409848:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  40984c:	add	x0, x0, #0xdc8
  409850:	bl	40e0a0 <ferror@plt+0xc4b0>
  409854:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409858:	add	x0, x0, #0xc38
  40985c:	bl	40e0a0 <ferror@plt+0xc4b0>
  409860:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409864:	add	x0, x0, #0xdf0
  409868:	bl	40e0a0 <ferror@plt+0xc4b0>
  40986c:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409870:	add	x0, x0, #0xc80
  409874:	bl	40e0a0 <ferror@plt+0xc4b0>
  409878:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  40987c:	add	x0, x0, #0xe00
  409880:	bl	40e0a0 <ferror@plt+0xc4b0>
  409884:	mov	x0, x25
  409888:	bl	40e0a0 <ferror@plt+0xc4b0>
  40988c:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409890:	add	x0, x0, #0xc88
  409894:	bl	40e0a0 <ferror@plt+0xc4b0>
  409898:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  40989c:	add	x0, x0, #0xe08
  4098a0:	bl	40e0a0 <ferror@plt+0xc4b0>
  4098a4:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  4098a8:	add	x0, x0, #0xe68
  4098ac:	bl	40e0a0 <ferror@plt+0xc4b0>
  4098b0:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  4098b4:	add	x0, x0, #0xe70
  4098b8:	bl	40e0a0 <ferror@plt+0xc4b0>
  4098bc:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  4098c0:	add	x0, x0, #0xe90
  4098c4:	bl	40e0a0 <ferror@plt+0xc4b0>
  4098c8:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  4098cc:	add	x0, x0, #0xe98
  4098d0:	bl	40e0a0 <ferror@plt+0xc4b0>
  4098d4:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  4098d8:	add	x0, x0, #0xed0
  4098dc:	bl	40e0a0 <ferror@plt+0xc4b0>
  4098e0:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  4098e4:	add	x0, x0, #0xee0
  4098e8:	bl	40e0a0 <ferror@plt+0xc4b0>
  4098ec:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  4098f0:	add	x0, x0, #0xee8
  4098f4:	bl	40e0a0 <ferror@plt+0xc4b0>
  4098f8:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  4098fc:	add	x0, x0, #0xef8
  409900:	bl	40e0a0 <ferror@plt+0xc4b0>
  409904:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409908:	add	x0, x0, #0xf10
  40990c:	bl	40e0a0 <ferror@plt+0xc4b0>
  409910:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409914:	add	x0, x0, #0xf18
  409918:	bl	40e0a0 <ferror@plt+0xc4b0>
  40991c:	b	408d80 <ferror@plt+0x7190>
  409920:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  409924:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  409928:	add	x1, x1, #0x378
  40992c:	add	x0, x0, #0x320
  409930:	csel	x0, x0, x1, ne  // ne = any
  409934:	b	408af4 <ferror@plt+0x6f04>
  409938:	ldr	x20, [sp, #136]
  40993c:	mov	x0, x20
  409940:	bl	4144e8 <ferror@plt+0x128f8>
  409944:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  409948:	mov	x1, x20
  40994c:	add	x0, x0, #0x1b8
  409950:	bl	414190 <ferror@plt+0x125a0>
  409954:	tbz	w0, #31, 408aa8 <ferror@plt+0x6eb8>
  409958:	adrp	x1, 41f000 <ferror@plt+0x1d410>
  40995c:	add	x1, x1, #0x508
  409960:	mov	w2, #0x5                   	// #5
  409964:	mov	x0, #0x0                   	// #0
  409968:	bl	401ae0 <dcgettext@plt>
  40996c:	bl	40d6f0 <ferror@plt+0xbb00>
  409970:	b	408aa8 <ferror@plt+0x6eb8>
  409974:	bl	405a68 <ferror@plt+0x3e78>
  409978:	adrp	x0, 420000 <ferror@plt+0x1e410>
  40997c:	add	x0, x0, #0x408
  409980:	bl	40e0a0 <ferror@plt+0xc4b0>
  409984:	ldr	w0, [x19, #3592]
  409988:	add	w0, w0, #0x1
  40998c:	str	w0, [x19, #3592]
  409990:	bl	405a68 <ferror@plt+0x3e78>
  409994:	mov	x0, x23
  409998:	bl	40e0a0 <ferror@plt+0xc4b0>
  40999c:	ldr	w0, [x19, #3592]
  4099a0:	sub	w0, w0, #0x1
  4099a4:	str	w0, [x19, #3592]
  4099a8:	b	4090c4 <ferror@plt+0x74d4>
  4099ac:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4099b0:	adrp	x0, 420000 <ferror@plt+0x1e410>
  4099b4:	add	x0, x0, #0x420
  4099b8:	bl	40e0a0 <ferror@plt+0xc4b0>
  4099bc:	ldrb	w0, [x19, #92]
  4099c0:	cbz	w0, 409aac <ferror@plt+0x7ebc>
  4099c4:	bl	416b40 <ferror@plt+0x14f50>
  4099c8:	ldrb	w0, [x19, #92]
  4099cc:	cbz	w0, 409acc <ferror@plt+0x7edc>
  4099d0:	ldp	x19, x20, [sp, #16]
  4099d4:	ldp	x21, x22, [sp, #32]
  4099d8:	ldp	x23, x24, [sp, #48]
  4099dc:	ldp	x25, x26, [sp, #64]
  4099e0:	ldp	x27, x28, [sp, #80]
  4099e4:	ldr	x0, [sp, #144]
  4099e8:	ldp	x29, x30, [sp], #176
  4099ec:	b	40e0a0 <ferror@plt+0xc4b0>
  4099f0:	cbnz	w1, 408c6c <ferror@plt+0x707c>
  4099f4:	bl	405a68 <ferror@plt+0x3e78>
  4099f8:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  4099fc:	add	x0, x0, #0xa48
  409a00:	bl	40e0a0 <ferror@plt+0xc4b0>
  409a04:	bl	405a68 <ferror@plt+0x3e78>
  409a08:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409a0c:	add	x0, x0, #0xa68
  409a10:	bl	40e0a0 <ferror@plt+0xc4b0>
  409a14:	ldr	x0, [sp, #112]
  409a18:	ldr	w0, [x0, #2680]
  409a1c:	b	408c68 <ferror@plt+0x7078>
  409a20:	bl	405a68 <ferror@plt+0x3e78>
  409a24:	adrp	x0, 420000 <ferror@plt+0x1e410>
  409a28:	add	x0, x0, #0x138
  409a2c:	bl	40e0a0 <ferror@plt+0xc4b0>
  409a30:	bl	405a68 <ferror@plt+0x3e78>
  409a34:	adrp	x0, 420000 <ferror@plt+0x1e410>
  409a38:	add	x0, x0, #0x180
  409a3c:	bl	40e0a0 <ferror@plt+0xc4b0>
  409a40:	b	409634 <ferror@plt+0x7a44>
  409a44:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409a48:	add	x0, x0, #0x578
  409a4c:	bl	40e0a0 <ferror@plt+0xc4b0>
  409a50:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x4320>
  409a54:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409a58:	add	x0, x0, #0x5b0
  409a5c:	bl	40e0a0 <ferror@plt+0xc4b0>
  409a60:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409a64:	add	x0, x0, #0x5d0
  409a68:	bl	40e0a0 <ferror@plt+0xc4b0>
  409a6c:	ldr	w0, [x20, #2452]
  409a70:	cbz	w0, 408bac <ferror@plt+0x6fbc>
  409a74:	ldr	w0, [x22, #3112]
  409a78:	cbnz	w0, 408b8c <ferror@plt+0x6f9c>
  409a7c:	ldr	w0, [x21, #1404]
  409a80:	cbnz	w0, 408b8c <ferror@plt+0x6f9c>
  409a84:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409a88:	add	x0, x0, #0x5e8
  409a8c:	bl	40e0a0 <ferror@plt+0xc4b0>
  409a90:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409a94:	add	x0, x0, #0x618
  409a98:	bl	40e0a0 <ferror@plt+0xc4b0>
  409a9c:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409aa0:	add	x0, x0, #0x630
  409aa4:	bl	40e0a0 <ferror@plt+0xc4b0>
  409aa8:	b	408b8c <ferror@plt+0x6f9c>
  409aac:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  409ab0:	mov	x2, #0x2                   	// #2
  409ab4:	mov	x1, #0x1                   	// #1
  409ab8:	ldr	x3, [x0, #3288]
  409abc:	adrp	x0, 43a000 <ferror@plt+0x38410>
  409ac0:	add	x0, x0, #0xbc0
  409ac4:	bl	401a80 <fwrite@plt>
  409ac8:	b	4099c4 <ferror@plt+0x7dd4>
  409acc:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  409ad0:	mov	x2, #0x2                   	// #2
  409ad4:	mov	x1, #0x1                   	// #1
  409ad8:	ldr	x3, [x0, #3288]
  409adc:	adrp	x0, 420000 <ferror@plt+0x1e410>
  409ae0:	add	x0, x0, #0x448
  409ae4:	bl	401a80 <fwrite@plt>
  409ae8:	b	4099d0 <ferror@plt+0x7de0>
  409aec:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409af0:	add	x0, x0, #0x748
  409af4:	bl	40e0a0 <ferror@plt+0xc4b0>
  409af8:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409afc:	add	x0, x0, #0x790
  409b00:	bl	40e0a0 <ferror@plt+0xc4b0>
  409b04:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409b08:	add	x0, x0, #0x7d8
  409b0c:	bl	40e0a0 <ferror@plt+0xc4b0>
  409b10:	b	408be4 <ferror@plt+0x6ff4>
  409b14:	bl	405a68 <ferror@plt+0x3e78>
  409b18:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409b1c:	add	x0, x0, #0xfa0
  409b20:	bl	40e0a0 <ferror@plt+0xc4b0>
  409b24:	bl	405a68 <ferror@plt+0x3e78>
  409b28:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409b2c:	add	x0, x0, #0xfb8
  409b30:	bl	40e0a0 <ferror@plt+0xc4b0>
  409b34:	ldr	w0, [x19, #3592]
  409b38:	add	w0, w0, #0x1
  409b3c:	str	w0, [x19, #3592]
  409b40:	bl	405a68 <ferror@plt+0x3e78>
  409b44:	ldr	x0, [sp, #128]
  409b48:	bl	40e0a0 <ferror@plt+0xc4b0>
  409b4c:	bl	405a68 <ferror@plt+0x3e78>
  409b50:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409b54:	add	x0, x0, #0xfd8
  409b58:	bl	40e0a0 <ferror@plt+0xc4b0>
  409b5c:	bl	405a68 <ferror@plt+0x3e78>
  409b60:	adrp	x0, 420000 <ferror@plt+0x1e410>
  409b64:	add	x0, x0, #0x20
  409b68:	bl	40e0a0 <ferror@plt+0xc4b0>
  409b6c:	bl	405a68 <ferror@plt+0x3e78>
  409b70:	mov	x0, x20
  409b74:	bl	40e0a0 <ferror@plt+0xc4b0>
  409b78:	ldr	w0, [x19, #3592]
  409b7c:	sub	w0, w0, #0x1
  409b80:	str	w0, [x19, #3592]
  409b84:	b	408e10 <ferror@plt+0x7220>
  409b88:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409b8c:	add	x0, x0, #0xb38
  409b90:	bl	40e0a0 <ferror@plt+0xc4b0>
  409b94:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409b98:	add	x0, x0, #0xb48
  409b9c:	bl	40e0a0 <ferror@plt+0xc4b0>
  409ba0:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409ba4:	add	x0, x0, #0xb60
  409ba8:	bl	40e0a0 <ferror@plt+0xc4b0>
  409bac:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  409bb0:	ldr	w0, [x0, #1404]
  409bb4:	cbnz	w0, 408cbc <ferror@plt+0x70cc>
  409bb8:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409bbc:	add	x0, x0, #0xb68
  409bc0:	bl	40e0a0 <ferror@plt+0xc4b0>
  409bc4:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409bc8:	add	x0, x0, #0xb80
  409bcc:	bl	40e0a0 <ferror@plt+0xc4b0>
  409bd0:	b	408cbc <ferror@plt+0x70cc>
  409bd4:	bl	405a68 <ferror@plt+0x3e78>
  409bd8:	adrp	x0, 420000 <ferror@plt+0x1e410>
  409bdc:	add	x0, x0, #0x318
  409be0:	bl	40e0a0 <ferror@plt+0xc4b0>
  409be4:	b	409718 <ferror@plt+0x7b28>
  409be8:	bl	405a68 <ferror@plt+0x3e78>
  409bec:	adrp	x0, 420000 <ferror@plt+0x1e410>
  409bf0:	add	x0, x0, #0x288
  409bf4:	bl	40e0a0 <ferror@plt+0xc4b0>
  409bf8:	bl	405a68 <ferror@plt+0x3e78>
  409bfc:	adrp	x0, 420000 <ferror@plt+0x1e410>
  409c00:	add	x0, x0, #0x2c0
  409c04:	bl	40e0a0 <ferror@plt+0xc4b0>
  409c08:	b	409680 <ferror@plt+0x7a90>
  409c0c:	bl	4066a0 <ferror@plt+0x4ab0>
  409c10:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x1320>
  409c14:	mov	x20, x0
  409c18:	add	x21, x21, #0x1b8
  409c1c:	bl	4144e8 <ferror@plt+0x128f8>
  409c20:	mov	x1, x20
  409c24:	mov	x0, x21
  409c28:	bl	414190 <ferror@plt+0x125a0>
  409c2c:	tbnz	w0, #31, 40a0c4 <ferror@plt+0x84d4>
  409c30:	mov	x0, x20
  409c34:	bl	413cc8 <ferror@plt+0x120d8>
  409c38:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  409c3c:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  409c40:	str	x1, [sp, #152]
  409c44:	ldr	w0, [x0, #668]
  409c48:	cbz	w0, 4088e0 <ferror@plt+0x6cf0>
  409c4c:	bl	4059b0 <ferror@plt+0x3dc0>
  409c50:	mov	x20, x0
  409c54:	bl	4144e8 <ferror@plt+0x128f8>
  409c58:	mov	x1, x20
  409c5c:	mov	x0, x21
  409c60:	bl	414190 <ferror@plt+0x125a0>
  409c64:	tbnz	w0, #31, 40a130 <ferror@plt+0x8540>
  409c68:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  409c6c:	mov	x0, x20
  409c70:	str	x1, [sp, #152]
  409c74:	bl	413cc8 <ferror@plt+0x120d8>
  409c78:	b	4088e0 <ferror@plt+0x6cf0>
  409c7c:	adrp	x0, 41f000 <ferror@plt+0x1d410>
  409c80:	add	x0, x0, #0xb98
  409c84:	bl	40e0a0 <ferror@plt+0xc4b0>
  409c88:	b	408cbc <ferror@plt+0x70cc>
  409c8c:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  409c90:	adrp	x21, 461000 <stdin@@GLIBC_2.17+0x3320>
  409c94:	adrp	x28, 45f000 <stdin@@GLIBC_2.17+0x1320>
  409c98:	mov	w1, #0x7ffd                	// #32765
  409c9c:	ldr	w3, [x0, #648]
  409ca0:	ldr	w2, [x28, #2504]
  409ca4:	ldr	w0, [x21, #3092]
  409ca8:	add	w3, w3, #0x1
  409cac:	str	w3, [sp, #104]
  409cb0:	add	w0, w0, w2
  409cb4:	cmp	w0, w1
  409cb8:	b.gt	40a09c <ferror@plt+0x84ac>
  409cbc:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  409cc0:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  409cc4:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  409cc8:	add	x0, x0, #0x568
  409ccc:	ldr	w1, [x1, #2708]
  409cd0:	add	x2, x2, #0x558
  409cd4:	cmp	w1, #0x0
  409cd8:	csel	x2, x2, x0, ne  // ne = any
  409cdc:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  409ce0:	adrp	x1, 41f000 <ferror@plt+0x1d410>
  409ce4:	add	x0, x0, #0x150
  409ce8:	add	x1, x1, #0x2b8
  409cec:	str	x0, [sp, #120]
  409cf0:	bl	401f80 <ferror@plt+0x390>
  409cf4:	mov	x1, #0x18                  	// #24
  409cf8:	mov	x0, #0x1                   	// #1
  409cfc:	bl	401920 <calloc@plt>
  409d00:	mov	x20, x0
  409d04:	mov	w1, #0xb                   	// #11
  409d08:	bl	413ca8 <ferror@plt+0x120b8>
  409d0c:	ldr	w2, [x28, #2504]
  409d10:	mov	w3, #0x14                  	// #20
  409d14:	ldr	w0, [x21, #3092]
  409d18:	mov	x1, #0x4                   	// #4
  409d1c:	strh	w3, [x20, #2]
  409d20:	add	w0, w0, w2
  409d24:	add	w0, w0, #0x1
  409d28:	stp	wzr, w0, [x20, #4]
  409d2c:	lsl	w0, w0, #1
  409d30:	bl	401920 <calloc@plt>
  409d34:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  409d38:	ldr	w1, [x21, #3092]
  409d3c:	mov	x22, x0
  409d40:	str	x22, [x20, #16]
  409d44:	ldr	w0, [x2, #668]
  409d48:	add	w1, w1, #0x2
  409d4c:	adrp	x3, 461000 <stdin@@GLIBC_2.17+0x3320>
  409d50:	add	x25, x2, #0x29c
  409d54:	cmp	w1, w0
  409d58:	add	x24, x3, #0xc14
  409d5c:	b.lt	409d78 <ferror@plt+0x8188>  // b.tstop
  409d60:	bl	414738 <ferror@plt+0x12b48>
  409d64:	ldr	w0, [x24]
  409d68:	ldr	w1, [x25]
  409d6c:	add	w0, w0, #0x2
  409d70:	cmp	w0, w1
  409d74:	b.ge	409d60 <ferror@plt+0x8170>  // b.tcont
  409d78:	adrp	x27, 45f000 <stdin@@GLIBC_2.17+0x1320>
  409d7c:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  409d80:	add	x25, x1, #0xaa0
  409d84:	add	x24, x27, #0xa04
  409d88:	ldr	w0, [x27, #2564]
  409d8c:	ldr	w1, [x1, #2720]
  409d90:	add	w2, w0, #0x1
  409d94:	cmp	w2, w1
  409d98:	b.lt	409db8 <ferror@plt+0x81c8>  // b.tstop
  409d9c:	nop
  409da0:	bl	403570 <ferror@plt+0x1980>
  409da4:	ldr	w0, [x24]
  409da8:	ldr	w1, [x25]
  409dac:	add	w2, w0, #0x1
  409db0:	cmp	w2, w1
  409db4:	b.ge	409da0 <ferror@plt+0x81b0>  // b.tcont
  409db8:	adrp	x4, 45f000 <stdin@@GLIBC_2.17+0x1320>
  409dbc:	ldr	w1, [x21, #3092]
  409dc0:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  409dc4:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  409dc8:	ldr	x7, [x4, #424]
  409dcc:	add	w1, w1, #0x2
  409dd0:	ldr	x6, [x3, #3992]
  409dd4:	mov	w3, #0x1                   	// #1
  409dd8:	add	x0, x7, w0, sxtw #2
  409ddc:	ldr	x2, [x2, #2520]
  409de0:	str	w1, [x0, #4]
  409de4:	ldr	w1, [sp, #104]
  409de8:	ldrsw	x0, [x21, #3092]
  409dec:	add	x0, x0, #0x1
  409df0:	str	w1, [x6, x0, lsl #2]
  409df4:	ldrsw	x0, [x21, #3092]
  409df8:	ldr	w1, [x28, #2504]
  409dfc:	add	x0, x0, #0x1
  409e00:	add	w1, w1, w3
  409e04:	str	w1, [x2, x0, lsl #2]
  409e08:	ldrsw	x0, [x21, #3092]
  409e0c:	add	x0, x0, #0x2
  409e10:	str	w3, [x2, x0, lsl #2]
  409e14:	ldrsw	x0, [x21, #3092]
  409e18:	add	x0, x0, #0x2
  409e1c:	str	wzr, [x6, x0, lsl #2]
  409e20:	ldr	w1, [x27, #2564]
  409e24:	tbnz	w1, #31, 409e78 <ferror@plt+0x8288>
  409e28:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  409e2c:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  409e30:	add	x24, x3, #0xa04
  409e34:	mov	x0, #0x0                   	// #0
  409e38:	ldr	x10, [x1, #3400]
  409e3c:	mov	w9, #0xffffffff            	// #-1
  409e40:	mov	w8, #0xfffffffe            	// #-2
  409e44:	nop
  409e48:	ldrsw	x4, [x7, x0, lsl #2]
  409e4c:	lsl	x5, x0, #3
  409e50:	add	x0, x0, #0x1
  409e54:	lsl	x1, x4, #2
  409e58:	ldr	w5, [x10, x5]
  409e5c:	sub	x1, x1, #0x4
  409e60:	str	w9, [x2, x4, lsl #2]
  409e64:	str	w8, [x2, x1]
  409e68:	str	w5, [x6, x1]
  409e6c:	ldr	w1, [x24]
  409e70:	cmp	w1, w0
  409e74:	b.ge	409e48 <ferror@plt+0x8258>  // b.tcont
  409e78:	ldr	w8, [x21, #3092]
  409e7c:	tbnz	w8, #31, 40a118 <ferror@plt+0x8528>
  409e80:	add	x1, x7, w1, sxtw #2
  409e84:	ldr	w10, [x28, #2504]
  409e88:	add	x4, x1, #0x4
  409e8c:	sxtw	x5, w8
  409e90:	mov	x1, x22
  409e94:	mov	x0, #0x0                   	// #0
  409e98:	b	409ec4 <ferror@plt+0x82d4>
  409e9c:	cmn	w3, #0x2
  409ea0:	b.eq	409ee4 <ferror@plt+0x82f4>  // b.none
  409ea4:	cmp	w3, #0x0
  409ea8:	ccmp	w3, w10, #0x0, ne  // ne = any
  409eac:	b.le	40a058 <ferror@plt+0x8468>
  409eb0:	stp	wzr, wzr, [x1]
  409eb4:	cmp	x5, x0
  409eb8:	add	x1, x1, #0x8
  409ebc:	add	x0, x0, #0x1
  409ec0:	b.eq	409ef4 <ferror@plt+0x8304>  // b.none
  409ec4:	ldr	w3, [x2, x0, lsl #2]
  409ec8:	cmn	w3, #0x1
  409ecc:	b.ne	409e9c <ferror@plt+0x82ac>  // b.any
  409ed0:	str	wzr, [x1]
  409ed4:	ldr	w3, [x4]
  409ed8:	sub	w3, w3, w0
  409edc:	str	w3, [x1, #4]
  409ee0:	b	409eb4 <ferror@plt+0x82c4>
  409ee4:	str	wzr, [x1]
  409ee8:	ldr	w3, [x6, x0, lsl #2]
  409eec:	str	w3, [x1, #4]
  409ef0:	b	409eb4 <ferror@plt+0x82c4>
  409ef4:	add	w0, w8, #0x1
  409ef8:	lsl	w0, w0, #1
  409efc:	add	w4, w0, #0x1
  409f00:	sbfiz	x0, x0, #2, #32
  409f04:	sbfiz	x4, x4, #2, #32
  409f08:	add	x9, x22, x0
  409f0c:	add	x8, x4, #0x8
  409f10:	add	x1, x0, #0x8
  409f14:	add	x5, x5, #0x1
  409f18:	mov	x0, x20
  409f1c:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x1320>
  409f20:	add	x21, x21, #0x1b8
  409f24:	lsl	x3, x5, #2
  409f28:	ldr	w7, [x2, x5, lsl #2]
  409f2c:	add	x3, x3, #0x4
  409f30:	str	w7, [x9]
  409f34:	ldr	w5, [x6, x5, lsl #2]
  409f38:	str	w5, [x22, x4]
  409f3c:	ldr	w2, [x2, x3]
  409f40:	str	w2, [x22, x1]
  409f44:	ldr	w1, [x6, x3]
  409f48:	str	w1, [x22, x8]
  409f4c:	bl	4144e8 <ferror@plt+0x128f8>
  409f50:	mov	x0, x21
  409f54:	mov	x1, x20
  409f58:	bl	414190 <ferror@plt+0x125a0>
  409f5c:	tbnz	w0, #31, 40a0e0 <ferror@plt+0x84f0>
  409f60:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x4320>
  409f64:	mov	x0, x20
  409f68:	str	x22, [sp, #152]
  409f6c:	bl	413cc8 <ferror@plt+0x120d8>
  409f70:	mov	x1, #0x18                  	// #24
  409f74:	mov	x0, #0x1                   	// #1
  409f78:	bl	401920 <calloc@plt>
  409f7c:	mov	x20, x0
  409f80:	mov	w1, #0xa                   	// #10
  409f84:	bl	413ca8 <ferror@plt+0x120b8>
  409f88:	ldr	w0, [x22, #1420]
  409f8c:	mov	w2, #0xc                   	// #12
  409f90:	strh	w2, [x20, #2]
  409f94:	mov	x1, #0x4                   	// #4
  409f98:	lsl	w0, w0, #1
  409f9c:	add	w0, w0, #0x1
  409fa0:	stp	wzr, w0, [x20, #4]
  409fa4:	bl	401920 <calloc@plt>
  409fa8:	str	x0, [x20, #16]
  409fac:	ldr	w1, [x22, #1420]
  409fb0:	lsl	w4, w1, #1
  409fb4:	tbnz	w1, #30, 409fdc <ferror@plt+0x83ec>
  409fb8:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  409fbc:	sxtw	x4, w4
  409fc0:	ldr	x5, [x1, #424]
  409fc4:	mov	x1, #0x0                   	// #0
  409fc8:	ldr	w3, [x5, x1, lsl #2]
  409fcc:	cmp	x4, x1
  409fd0:	str	w3, [x0, x1, lsl #2]
  409fd4:	add	x1, x1, #0x1
  409fd8:	b.ne	409fc8 <ferror@plt+0x83d8>  // b.any
  409fdc:	ldr	x0, [sp, #120]
  409fe0:	adrp	x2, 41e000 <ferror@plt+0x1c410>
  409fe4:	adrp	x1, 41f000 <ferror@plt+0x1d410>
  409fe8:	add	x2, x2, #0xe50
  409fec:	add	x1, x1, #0x310
  409ff0:	bl	401f80 <ferror@plt+0x390>
  409ff4:	mov	x0, x20
  409ff8:	bl	4144e8 <ferror@plt+0x128f8>
  409ffc:	mov	x1, x20
  40a000:	mov	x0, x21
  40a004:	bl	414190 <ferror@plt+0x125a0>
  40a008:	tbnz	w0, #31, 40a0fc <ferror@plt+0x850c>
  40a00c:	mov	x0, x20
  40a010:	bl	413cc8 <ferror@plt+0x120d8>
  40a014:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  40a018:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40a01c:	str	x1, [sp, #160]
  40a020:	ldr	w0, [x0, #668]
  40a024:	cbz	w0, 4088e0 <ferror@plt+0x6cf0>
  40a028:	bl	4059b0 <ferror@plt+0x3dc0>
  40a02c:	mov	x20, x0
  40a030:	bl	4144e8 <ferror@plt+0x128f8>
  40a034:	mov	x1, x20
  40a038:	mov	x0, x21
  40a03c:	bl	414190 <ferror@plt+0x125a0>
  40a040:	tbnz	w0, #31, 40a14c <ferror@plt+0x855c>
  40a044:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40a048:	mov	x0, x20
  40a04c:	str	x1, [sp, #160]
  40a050:	bl	413cc8 <ferror@plt+0x120d8>
  40a054:	b	4088e0 <ferror@plt+0x6cf0>
  40a058:	str	w3, [x1]
  40a05c:	ldrsw	x3, [x6, x0, lsl #2]
  40a060:	ldr	w11, [x2, x0, lsl #2]
  40a064:	sub	w9, w0, w11
  40a068:	ldr	w3, [x7, x3, lsl #2]
  40a06c:	sub	w9, w3, w9
  40a070:	str	w9, [x1, #4]
  40a074:	b	409eb4 <ferror@plt+0x82c4>
  40a078:	bl	405a68 <ferror@plt+0x3e78>
  40a07c:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  40a080:	add	x0, x0, #0xc60
  40a084:	bl	40e0a0 <ferror@plt+0xc4b0>
  40a088:	bl	405a68 <ferror@plt+0x3e78>
  40a08c:	adrp	x0, 41d000 <ferror@plt+0x1b410>
  40a090:	add	x0, x0, #0xc88
  40a094:	bl	40e0a0 <ferror@plt+0xc4b0>
  40a098:	b	409074 <ferror@plt+0x7484>
  40a09c:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  40a0a0:	add	x2, x2, #0x558
  40a0a4:	b	409cdc <ferror@plt+0x80ec>
  40a0a8:	adrp	x1, 41f000 <ferror@plt+0x1d410>
  40a0ac:	add	x1, x1, #0x448
  40a0b0:	mov	w2, #0x5                   	// #5
  40a0b4:	mov	x0, #0x0                   	// #0
  40a0b8:	bl	401ae0 <dcgettext@plt>
  40a0bc:	bl	40d6f0 <ferror@plt+0xbb00>
  40a0c0:	b	4094c4 <ferror@plt+0x78d4>
  40a0c4:	adrp	x1, 41f000 <ferror@plt+0x1d410>
  40a0c8:	add	x1, x1, #0x2f8
  40a0cc:	mov	w2, #0x5                   	// #5
  40a0d0:	mov	x0, #0x0                   	// #0
  40a0d4:	bl	401ae0 <dcgettext@plt>
  40a0d8:	bl	40d6f0 <ferror@plt+0xbb00>
  40a0dc:	b	409c30 <ferror@plt+0x8040>
  40a0e0:	adrp	x1, 41f000 <ferror@plt+0x1d410>
  40a0e4:	add	x1, x1, #0x2f8
  40a0e8:	mov	w2, #0x5                   	// #5
  40a0ec:	mov	x0, #0x0                   	// #0
  40a0f0:	bl	401ae0 <dcgettext@plt>
  40a0f4:	bl	40d6f0 <ferror@plt+0xbb00>
  40a0f8:	b	409f60 <ferror@plt+0x8370>
  40a0fc:	adrp	x1, 41f000 <ferror@plt+0x1d410>
  40a100:	add	x1, x1, #0x358
  40a104:	mov	w2, #0x5                   	// #5
  40a108:	mov	x0, #0x0                   	// #0
  40a10c:	bl	401ae0 <dcgettext@plt>
  40a110:	bl	40d6f0 <ferror@plt+0xbb00>
  40a114:	b	40a00c <ferror@plt+0x841c>
  40a118:	sxtw	x5, w8
  40a11c:	mov	x9, x22
  40a120:	mov	x8, #0xc                   	// #12
  40a124:	mov	x1, #0x8                   	// #8
  40a128:	mov	x4, #0x4                   	// #4
  40a12c:	b	409f14 <ferror@plt+0x8324>
  40a130:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  40a134:	add	x1, x1, #0xc28
  40a138:	mov	w2, #0x5                   	// #5
  40a13c:	mov	x0, #0x0                   	// #0
  40a140:	bl	401ae0 <dcgettext@plt>
  40a144:	bl	40d6f0 <ferror@plt+0xbb00>
  40a148:	b	409c68 <ferror@plt+0x8078>
  40a14c:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  40a150:	add	x1, x1, #0xc28
  40a154:	mov	w2, #0x5                   	// #5
  40a158:	mov	x0, #0x0                   	// #0
  40a15c:	bl	401ae0 <dcgettext@plt>
  40a160:	bl	40d6f0 <ferror@plt+0xbb00>
  40a164:	b	40a044 <ferror@plt+0x8454>
  40a168:	stp	x29, x30, [sp, #-288]!
  40a16c:	mov	x29, sp
  40a170:	stp	x23, x24, [sp, #48]
  40a174:	adrp	x23, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40a178:	ldr	w0, [x23, #2604]
  40a17c:	stp	x19, x20, [sp, #16]
  40a180:	stp	x21, x22, [sp, #32]
  40a184:	adrp	x21, 461000 <stdin@@GLIBC_2.17+0x3320>
  40a188:	stp	x25, x26, [sp, #64]
  40a18c:	stp	x27, x28, [sp, #80]
  40a190:	cbnz	w0, 40a800 <ferror@plt+0x8c10>
  40a194:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40a198:	adrp	x20, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40a19c:	adrp	x27, 462000 <stdin@@GLIBC_2.17+0x4320>
  40a1a0:	str	x0, [sp, #128]
  40a1a4:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40a1a8:	str	x0, [sp, #136]
  40a1ac:	adrp	x19, 461000 <stdin@@GLIBC_2.17+0x3320>
  40a1b0:	ldr	w0, [x20, #2500]
  40a1b4:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x5320>
  40a1b8:	ldr	w1, [x19, #3088]
  40a1bc:	cmn	w1, #0x1
  40a1c0:	b.eq	40a7c4 <ferror@plt+0x8bd4>  // b.none
  40a1c4:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x4320>
  40a1c8:	ldr	w1, [x22, #1408]
  40a1cc:	cmn	w1, #0x1
  40a1d0:	b.eq	40a760 <ferror@plt+0x8b70>  // b.none
  40a1d4:	cbz	w0, 40a6c0 <ferror@plt+0x8ad0>
  40a1d8:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  40a1dc:	ldr	w0, [x0, #1400]
  40a1e0:	cbnz	w0, 40a6d8 <ferror@plt+0x8ae8>
  40a1e4:	ldr	w0, [x22, #1408]
  40a1e8:	cbnz	w0, 40a6f8 <ferror@plt+0x8b08>
  40a1ec:	ldr	w0, [x23, #2604]
  40a1f0:	cbnz	w0, 40a718 <ferror@plt+0x8b28>
  40a1f4:	ldr	w0, [x20, #2500]
  40a1f8:	cbnz	w0, 40a738 <ferror@plt+0x8b48>
  40a1fc:	ldr	w0, [x21, #3112]
  40a200:	cbz	w0, 40a230 <ferror@plt+0x8640>
  40a204:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40a208:	ldr	w0, [x0, #2708]
  40a20c:	cbnz	w0, 40a9e8 <ferror@plt+0x8df8>
  40a210:	adrp	x20, 461000 <stdin@@GLIBC_2.17+0x3320>
  40a214:	ldr	w0, [x20, #2680]
  40a218:	cbnz	w0, 40aa14 <ferror@plt+0x8e24>
  40a21c:	ldr	w0, [x27, #1404]
  40a220:	cbnz	w0, 40aa40 <ferror@plt+0x8e50>
  40a224:	ldr	x0, [sp, #128]
  40a228:	ldr	w0, [x0, #3188]
  40a22c:	cbnz	w0, 40a9cc <ferror@plt+0x8ddc>
  40a230:	ldr	w0, [x24, #668]
  40a234:	ldr	w2, [x19, #3088]
  40a238:	cbnz	w0, 40a898 <ferror@plt+0x8ca8>
  40a23c:	cmp	w2, #0x0
  40a240:	b.le	40a274 <ferror@plt+0x8684>
  40a244:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40a248:	adrp	x3, 462000 <stdin@@GLIBC_2.17+0x4320>
  40a24c:	add	x1, x1, #0xac0
  40a250:	add	x3, x3, #0x590
  40a254:	mov	x0, #0x1                   	// #1
  40a258:	mov	w4, #0xffff8001            	// #-32767
  40a25c:	nop
  40a260:	str	w0, [x1, x0, lsl #2]
  40a264:	str	w4, [x3, x0, lsl #2]
  40a268:	add	x0, x0, #0x1
  40a26c:	cmp	w2, w0
  40a270:	b.ge	40a260 <ferror@plt+0x8670>  // b.tcont
  40a274:	adrp	x20, 45d000 <ferror@plt+0x5b410>
  40a278:	add	x20, x20, #0xe10
  40a27c:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40a280:	add	x19, x19, #0xf0
  40a284:	ldr	x2, [x20, #2048]
  40a288:	cbz	x2, 40a29c <ferror@plt+0x86ac>
  40a28c:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a290:	mov	x0, x19
  40a294:	add	x1, x1, #0x668
  40a298:	bl	4021e0 <ferror@plt+0x5f0>
  40a29c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40a2a0:	ldr	w0, [x0, #2728]
  40a2a4:	cbz	w0, 40a680 <ferror@plt+0x8a90>
  40a2a8:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40a2ac:	adrp	x23, 45d000 <ferror@plt+0x5b410>
  40a2b0:	str	x0, [sp, #144]
  40a2b4:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  40a2b8:	str	x0, [sp, #120]
  40a2bc:	ldr	x2, [x20, #2072]
  40a2c0:	adrp	x1, 405000 <ferror@plt+0x3410>
  40a2c4:	mov	x0, #0x0                   	// #0
  40a2c8:	add	x1, x1, #0x2a8
  40a2cc:	adrp	x22, 45d000 <ferror@plt+0x5b410>
  40a2d0:	bl	404fc8 <ferror@plt+0x33d8>
  40a2d4:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a2d8:	str	x0, [x22, #3584]
  40a2dc:	add	x0, x1, #0x6a0
  40a2e0:	bl	401b90 <getenv@plt>
  40a2e4:	mov	x28, x0
  40a2e8:	cbz	x0, 40aae4 <ferror@plt+0x8ef4>
  40a2ec:	ldr	x0, [x22, #3584]
  40a2f0:	mov	x1, x28
  40a2f4:	mov	w3, #0x0                   	// #0
  40a2f8:	adrp	x2, 420000 <ferror@plt+0x1e410>
  40a2fc:	add	x2, x2, #0x6b0
  40a300:	adrp	x21, 455000 <ferror@plt+0x53410>
  40a304:	bl	404e40 <ferror@plt+0x3250>
  40a308:	ldr	x0, [x22, #3584]
  40a30c:	adrp	x1, 405000 <ferror@plt+0x3410>
  40a310:	mov	x2, #0x0                   	// #0
  40a314:	add	x1, x1, #0x6f8
  40a318:	bl	404fc8 <ferror@plt+0x33d8>
  40a31c:	ldr	w1, [x21, #600]
  40a320:	cmp	w1, #0x0
  40a324:	b.le	40a338 <ferror@plt+0x8748>
  40a328:	ldr	x0, [x22, #3584]
  40a32c:	bl	405260 <ferror@plt+0x3670>
  40a330:	ldr	x0, [x22, #3584]
  40a334:	bl	405048 <ferror@plt+0x3458>
  40a338:	adrp	x22, 464000 <stdin@@GLIBC_2.17+0x6320>
  40a33c:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40a340:	adrp	x0, 437000 <ferror@plt+0x35410>
  40a344:	adrp	x2, 42c000 <ferror@plt+0x2a410>
  40a348:	ldrb	w4, [x22, #2736]
  40a34c:	add	x0, x0, #0x460
  40a350:	add	x2, x2, #0xc40
  40a354:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a358:	cmp	w4, #0x0
  40a35c:	add	x1, x1, #0x6b8
  40a360:	ldr	x4, [x23, #3288]
  40a364:	csel	x2, x2, x0, ne  // ne = any
  40a368:	str	x4, [x3, #200]
  40a36c:	mov	x0, x19
  40a370:	bl	4021e0 <ferror@plt+0x5f0>
  40a374:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40a378:	ldrb	w0, [x0, #3132]
  40a37c:	cbz	w0, 40a668 <ferror@plt+0x8a78>
  40a380:	ldrb	w0, [x22, #2736]
  40a384:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40a388:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a38c:	mov	x2, #0x0                   	// #0
  40a390:	cmp	w0, #0x0
  40a394:	add	x1, x1, #0x6d0
  40a398:	cset	w4, ne  // ne = any
  40a39c:	mov	x0, x19
  40a3a0:	strb	w4, [x3, #2512]
  40a3a4:	mov	x22, #0x0                   	// #0
  40a3a8:	bl	4021e0 <ferror@plt+0x5f0>
  40a3ac:	ldr	x0, [x20, #2080]
  40a3b0:	cbz	x0, 40aa80 <ferror@plt+0x8e90>
  40a3b4:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  40a3b8:	add	x1, x1, #0x7c0
  40a3bc:	bl	4018a0 <fopen@plt>
  40a3c0:	mov	x25, x0
  40a3c4:	cbz	x0, 40abf8 <ferror@plt+0x9008>
  40a3c8:	mov	x0, x22
  40a3cc:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40a3d0:	bl	401a30 <free@plt>
  40a3d4:	add	x22, x22, #0x1b8
  40a3d8:	mov	x1, x25
  40a3dc:	mov	x0, x22
  40a3e0:	str	xzr, [x20, #2080]
  40a3e4:	bl	413c00 <ferror@plt+0x12010>
  40a3e8:	ldr	x0, [sp, #120]
  40a3ec:	ldr	x3, [x0, #616]
  40a3f0:	str	x3, [sp, #152]
  40a3f4:	mov	x0, x3
  40a3f8:	bl	401790 <strlen@plt>
  40a3fc:	add	x25, x0, #0x8
  40a400:	mov	x1, #0x1                   	// #1
  40a404:	mov	x0, x25
  40a408:	bl	401920 <calloc@plt>
  40a40c:	str	x0, [x20, #2088]
  40a410:	ldr	x3, [sp, #152]
  40a414:	mov	x1, x25
  40a418:	adrp	x2, 420000 <ferror@plt+0x1e410>
  40a41c:	add	x2, x2, #0x6e8
  40a420:	bl	401860 <snprintf@plt>
  40a424:	ldr	x2, [x20, #2088]
  40a428:	add	x1, x21, #0x258
  40a42c:	add	x1, x1, #0x8
  40a430:	add	x0, sp, #0xa0
  40a434:	bl	413c18 <ferror@plt+0x12028>
  40a438:	add	x1, sp, #0xa0
  40a43c:	mov	x0, x22
  40a440:	bl	413e00 <ferror@plt+0x12210>
  40a444:	cmp	w0, #0x0
  40a448:	b.le	40aac8 <ferror@plt+0x8ed8>
  40a44c:	ldr	x0, [x20, #2096]
  40a450:	cbz	x0, 40a468 <ferror@plt+0x8878>
  40a454:	adrp	x1, 424000 <ferror@plt+0x22410>
  40a458:	add	x1, x1, #0x618
  40a45c:	bl	4018a0 <fopen@plt>
  40a460:	str	x0, [x20, #2104]
  40a464:	cbz	x0, 40aa64 <ferror@plt+0x8e74>
  40a468:	ldr	w0, [x27, #1404]
  40a46c:	cbnz	w0, 40a984 <ferror@plt+0x8d94>
  40a470:	ldr	x0, [sp, #128]
  40a474:	ldr	w0, [x0, #3188]
  40a478:	cbnz	w0, 40a94c <ferror@plt+0x8d5c>
  40a47c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40a480:	ldr	w0, [x0, #2508]
  40a484:	cbnz	w0, 40a96c <ferror@plt+0x8d7c>
  40a488:	ldr	x0, [sp, #120]
  40a48c:	mov	w1, #0x5b                  	// #91
  40a490:	ldr	x20, [x0, #616]
  40a494:	mov	x0, x20
  40a498:	bl	401a70 <strchr@plt>
  40a49c:	cbz	x0, 40a8e0 <ferror@plt+0x8cf0>
  40a4a0:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a4a4:	add	x1, x1, #0x790
  40a4a8:	mov	w2, #0x5                   	// #5
  40a4ac:	mov	x0, #0x0                   	// #0
  40a4b0:	bl	401ae0 <dcgettext@plt>
  40a4b4:	bl	40d6f0 <ferror@plt+0xbb00>
  40a4b8:	ldr	x0, [sp, #120]
  40a4bc:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a4c0:	add	x1, x1, #0x7b8
  40a4c4:	ldr	x20, [x0, #616]
  40a4c8:	mov	x0, x19
  40a4cc:	mov	x2, x20
  40a4d0:	bl	4021e0 <ferror@plt+0x5f0>
  40a4d4:	ldr	x0, [sp, #144]
  40a4d8:	ldr	w0, [x0, #3160]
  40a4dc:	cbnz	w0, 40a910 <ferror@plt+0x8d20>
  40a4e0:	ldr	x0, [sp, #136]
  40a4e4:	ldr	w0, [x0, #2584]
  40a4e8:	cbnz	w0, 40a928 <ferror@plt+0x8d38>
  40a4ec:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40a4f0:	adrp	x0, 420000 <ferror@plt+0x1e410>
  40a4f4:	adrp	x2, 420000 <ferror@plt+0x1e410>
  40a4f8:	add	x0, x0, #0x478
  40a4fc:	ldr	w3, [x1, #2708]
  40a500:	add	x2, x2, #0x468
  40a504:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a508:	adrp	x26, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40a50c:	cmp	w3, #0x0
  40a510:	add	x1, x1, #0x7e0
  40a514:	csel	x2, x2, x0, ne  // ne = any
  40a518:	adrp	x24, 462000 <stdin@@GLIBC_2.17+0x4320>
  40a51c:	add	x0, x26, #0x130
  40a520:	bl	402158 <ferror@plt+0x568>
  40a524:	add	x0, sp, #0xa0
  40a528:	mov	x1, #0x1                   	// #1
  40a52c:	bl	402330 <ferror@plt+0x740>
  40a530:	ldr	w0, [x24, #1420]
  40a534:	cmp	w0, #0x0
  40a538:	b.le	40a5f4 <ferror@plt+0x8a04>
  40a53c:	adrp	x5, 463000 <stdin@@GLIBC_2.17+0x5320>
  40a540:	adrp	x25, 420000 <ferror@plt+0x1e410>
  40a544:	add	x24, x24, #0x58c
  40a548:	add	x27, x5, #0x290
  40a54c:	add	x25, x25, #0x828
  40a550:	adrp	x0, 420000 <ferror@plt+0x1e410>
  40a554:	mov	x28, #0x8                   	// #8
  40a558:	add	x0, x0, #0x800
  40a55c:	mov	w22, #0x1                   	// #1
  40a560:	str	d8, [sp, #96]
  40a564:	fmov	d8, #1.000000000000000000e+00
  40a568:	str	x0, [sp, #120]
  40a56c:	nop
  40a570:	ldr	x0, [x27]
  40a574:	ldr	x0, [x0, x28]
  40a578:	bl	401790 <strlen@plt>
  40a57c:	mov	x20, x0
  40a580:	scvtf	d0, w22
  40a584:	bl	401870 <log10@plt>
  40a588:	frintp	d0, d0
  40a58c:	add	x0, x20, #0x10
  40a590:	fadd	d0, d0, d8
  40a594:	fcvtzu	x20, d0
  40a598:	add	x20, x20, x0
  40a59c:	mov	x0, x20
  40a5a0:	bl	4018b0 <malloc@plt>
  40a5a4:	mov	x21, x0
  40a5a8:	cbz	x0, 40ac14 <ferror@plt+0x9024>
  40a5ac:	ldr	x3, [x27]
  40a5b0:	sub	w4, w22, #0x1
  40a5b4:	mov	x2, x25
  40a5b8:	mov	x1, x20
  40a5bc:	mov	x0, x21
  40a5c0:	add	w22, w22, #0x1
  40a5c4:	ldr	x3, [x3, x28]
  40a5c8:	add	x28, x28, #0x8
  40a5cc:	bl	401860 <snprintf@plt>
  40a5d0:	mov	x1, x21
  40a5d4:	add	x0, sp, #0xa0
  40a5d8:	bl	401f30 <ferror@plt+0x340>
  40a5dc:	mov	x0, x21
  40a5e0:	bl	401a30 <free@plt>
  40a5e4:	ldr	w0, [x24]
  40a5e8:	cmp	w0, w22
  40a5ec:	b.ge	40a570 <ferror@plt+0x8980>  // b.tcont
  40a5f0:	ldr	d8, [sp, #96]
  40a5f4:	ldr	x2, [sp, #160]
  40a5f8:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a5fc:	add	x1, x1, #0x7f0
  40a600:	mov	x0, x19
  40a604:	bl	4021e0 <ferror@plt+0x5f0>
  40a608:	add	x0, sp, #0xa0
  40a60c:	bl	402348 <ferror@plt+0x758>
  40a610:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40a614:	ldr	x0, [x0, #368]
  40a618:	cbz	x0, 40a620 <ferror@plt+0x8a30>
  40a61c:	bl	40e0a0 <ferror@plt+0xc4b0>
  40a620:	ldr	x1, [x23, #3288]
  40a624:	mov	x0, x19
  40a628:	bl	401e48 <ferror@plt+0x258>
  40a62c:	str	wzr, [x19, #8]
  40a630:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40a634:	ldr	w0, [x0, #3180]
  40a638:	cbnz	w0, 40a9bc <ferror@plt+0x8dcc>
  40a63c:	ldr	x0, [x26, #304]
  40a640:	cbz	x0, 40a648 <ferror@plt+0x8a58>
  40a644:	bl	40e0a0 <ferror@plt+0xc4b0>
  40a648:	bl	40e2e8 <ferror@plt+0xc6f8>
  40a64c:	ldp	x19, x20, [sp, #16]
  40a650:	ldp	x21, x22, [sp, #32]
  40a654:	ldp	x23, x24, [sp, #48]
  40a658:	ldp	x25, x26, [sp, #64]
  40a65c:	ldp	x27, x28, [sp, #80]
  40a660:	ldp	x29, x30, [sp], #288
  40a664:	ret
  40a668:	ldrb	w0, [x22, #2736]
  40a66c:	cbz	w0, 40a44c <ferror@plt+0x885c>
  40a670:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40a674:	mov	w1, #0x1                   	// #1
  40a678:	strb	w1, [x0, #2512]
  40a67c:	b	40a44c <ferror@plt+0x885c>
  40a680:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40a684:	str	x0, [sp, #144]
  40a688:	ldr	w0, [x0, #3160]
  40a68c:	cbz	w0, 40a77c <ferror@plt+0x8b8c>
  40a690:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  40a694:	str	x0, [sp, #120]
  40a698:	ldr	x0, [x20, #2056]
  40a69c:	adrp	x23, 45d000 <ferror@plt+0x5b410>
  40a6a0:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a6a4:	add	x1, x1, #0x680
  40a6a8:	ldr	x2, [x23, #3288]
  40a6ac:	bl	401a60 <freopen@plt>
  40a6b0:	cbz	x0, 40abd0 <ferror@plt+0x8fe0>
  40a6b4:	mov	w0, #0x1                   	// #1
  40a6b8:	str	w0, [x20, #2064]
  40a6bc:	b	40a2bc <ferror@plt+0x86cc>
  40a6c0:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40a6c4:	ldr	w0, [x0, #2708]
  40a6c8:	cbz	w0, 40a1fc <ferror@plt+0x860c>
  40a6cc:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  40a6d0:	ldr	w0, [x0, #1400]
  40a6d4:	cbz	w0, 40a1e4 <ferror@plt+0x85f4>
  40a6d8:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a6dc:	add	x1, x1, #0x508
  40a6e0:	mov	w2, #0x5                   	// #5
  40a6e4:	mov	x0, #0x0                   	// #0
  40a6e8:	bl	401ae0 <dcgettext@plt>
  40a6ec:	bl	40d6f0 <ferror@plt+0xbb00>
  40a6f0:	ldr	w0, [x22, #1408]
  40a6f4:	cbz	w0, 40a1ec <ferror@plt+0x85fc>
  40a6f8:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a6fc:	add	x1, x1, #0x538
  40a700:	mov	w2, #0x5                   	// #5
  40a704:	mov	x0, #0x0                   	// #0
  40a708:	bl	401ae0 <dcgettext@plt>
  40a70c:	bl	40d6f0 <ferror@plt+0xbb00>
  40a710:	ldr	w0, [x23, #2604]
  40a714:	cbz	w0, 40a1f4 <ferror@plt+0x8604>
  40a718:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a71c:	add	x1, x1, #0x558
  40a720:	mov	w2, #0x5                   	// #5
  40a724:	mov	x0, #0x0                   	// #0
  40a728:	bl	401ae0 <dcgettext@plt>
  40a72c:	bl	40d6f0 <ferror@plt+0xbb00>
  40a730:	ldr	w0, [x20, #2500]
  40a734:	cbz	w0, 40a1fc <ferror@plt+0x860c>
  40a738:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40a73c:	ldr	w0, [x0, #2708]
  40a740:	cbz	w0, 40a1fc <ferror@plt+0x860c>
  40a744:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a748:	add	x1, x1, #0x590
  40a74c:	mov	w2, #0x5                   	// #5
  40a750:	mov	x0, #0x0                   	// #0
  40a754:	bl	401ae0 <dcgettext@plt>
  40a758:	bl	40d6f0 <ferror@plt+0xbb00>
  40a75c:	b	40a1fc <ferror@plt+0x860c>
  40a760:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40a764:	ldr	w1, [x1, #2708]
  40a768:	orr	w1, w0, w1
  40a76c:	cbnz	w1, 40a7f4 <ferror@plt+0x8c04>
  40a770:	mov	w0, #0x1                   	// #1
  40a774:	str	w0, [x22, #1408]
  40a778:	b	40a1fc <ferror@plt+0x860c>
  40a77c:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x5320>
  40a780:	ldr	w1, [x21, #3112]
  40a784:	adrp	x0, 43a000 <ferror@plt+0x38410>
  40a788:	adrp	x4, 420000 <ferror@plt+0x1e410>
  40a78c:	ldr	x3, [x2, #616]
  40a790:	cmp	w1, #0x0
  40a794:	add	x0, x0, #0x400
  40a798:	add	x4, x4, #0x450
  40a79c:	csel	x4, x4, x0, ne  // ne = any
  40a7a0:	mov	x1, #0x800                 	// #2048
  40a7a4:	mov	x0, x20
  40a7a8:	str	x2, [sp, #120]
  40a7ac:	adrp	x2, 422000 <ferror@plt+0x20410>
  40a7b0:	add	x2, x2, #0x3b0
  40a7b4:	bl	401860 <snprintf@plt>
  40a7b8:	str	x20, [x20, #2056]
  40a7bc:	mov	x0, x20
  40a7c0:	b	40a69c <ferror@plt+0x8aac>
  40a7c4:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40a7c8:	ldr	w1, [x1, #2708]
  40a7cc:	orr	w1, w0, w1
  40a7d0:	cbz	w1, 40a940 <ferror@plt+0x8d50>
  40a7d4:	ldr	w1, [x24, #668]
  40a7d8:	cbnz	w1, 40a940 <ferror@plt+0x8d50>
  40a7dc:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x4320>
  40a7e0:	mov	w1, #0x80                  	// #128
  40a7e4:	str	w1, [x19, #3088]
  40a7e8:	ldr	w1, [x22, #1408]
  40a7ec:	cmn	w1, #0x1
  40a7f0:	b.ne	40a1d4 <ferror@plt+0x85e4>  // b.any
  40a7f4:	str	wzr, [x22, #1408]
  40a7f8:	cbnz	w0, 40a1d8 <ferror@plt+0x85e8>
  40a7fc:	b	40a6c0 <ferror@plt+0x8ad0>
  40a800:	ldr	w0, [x21, #3112]
  40a804:	cbnz	w0, 40abb4 <ferror@plt+0x8fc4>
  40a808:	adrp	x20, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40a80c:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40a810:	ldr	w0, [x20, #2500]
  40a814:	ldr	w1, [x1, #2708]
  40a818:	orr	w0, w0, w1
  40a81c:	cbz	w0, 40a838 <ferror@plt+0x8c48>
  40a820:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a824:	add	x1, x1, #0x4a8
  40a828:	mov	w2, #0x5                   	// #5
  40a82c:	mov	x0, #0x0                   	// #0
  40a830:	bl	401ae0 <dcgettext@plt>
  40a834:	bl	40d6f0 <ferror@plt+0xbb00>
  40a838:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40a83c:	mov	x1, x0
  40a840:	adrp	x27, 462000 <stdin@@GLIBC_2.17+0x4320>
  40a844:	str	x1, [sp, #128]
  40a848:	ldr	w0, [x27, #1404]
  40a84c:	ldr	w1, [x1, #3188]
  40a850:	orr	w0, w0, w1
  40a854:	cbz	w0, 40a870 <ferror@plt+0x8c80>
  40a858:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a85c:	add	x1, x1, #0x4d0
  40a860:	mov	w2, #0x5                   	// #5
  40a864:	mov	x0, #0x0                   	// #0
  40a868:	bl	401ae0 <dcgettext@plt>
  40a86c:	bl	40d6f0 <ferror@plt+0xbb00>
  40a870:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40a874:	mov	x3, x0
  40a878:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40a87c:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40a880:	mov	w0, #0x1                   	// #1
  40a884:	str	x3, [sp, #136]
  40a888:	str	w0, [x2, #2680]
  40a88c:	str	w0, [x3, #2584]
  40a890:	str	wzr, [x1, #3124]
  40a894:	b	40a1ac <ferror@plt+0x85bc>
  40a898:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40a89c:	add	x1, x1, #0xac0
  40a8a0:	adrp	x4, 462000 <stdin@@GLIBC_2.17+0x4320>
  40a8a4:	cmp	w2, #0x1
  40a8a8:	add	x4, x4, #0x58c
  40a8ac:	mov	x0, #0x2                   	// #2
  40a8b0:	str	wzr, [x1, #4]
  40a8b4:	b.le	40a8d0 <ferror@plt+0x8ce0>
  40a8b8:	sub	w3, w0, #0x1
  40a8bc:	str	w0, [x4, x0, lsl #2]
  40a8c0:	str	w3, [x1, x0, lsl #2]
  40a8c4:	add	x0, x0, #0x1
  40a8c8:	cmp	w2, w0
  40a8cc:	b.ge	40a8b8 <ferror@plt+0x8cc8>  // b.tcont
  40a8d0:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  40a8d4:	add	x0, x0, #0x590
  40a8d8:	str	wzr, [x0, w2, sxtw #2]
  40a8dc:	b	40a274 <ferror@plt+0x8684>
  40a8e0:	mov	x0, x20
  40a8e4:	mov	w1, #0x5d                  	// #93
  40a8e8:	bl	401a70 <strchr@plt>
  40a8ec:	cbnz	x0, 40a4a0 <ferror@plt+0x88b0>
  40a8f0:	mov	x2, x20
  40a8f4:	mov	x0, x19
  40a8f8:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a8fc:	add	x1, x1, #0x7b8
  40a900:	bl	4021e0 <ferror@plt+0x5f0>
  40a904:	ldr	x0, [sp, #144]
  40a908:	ldr	w0, [x0, #3160]
  40a90c:	cbz	w0, 40a4e0 <ferror@plt+0x88f0>
  40a910:	ldr	x0, [x23, #3288]
  40a914:	mov	w1, #0x0                   	// #0
  40a918:	bl	40db88 <ferror@plt+0xbf98>
  40a91c:	ldr	x0, [sp, #136]
  40a920:	ldr	w0, [x0, #2584]
  40a924:	cbz	w0, 40a4ec <ferror@plt+0x88fc>
  40a928:	mov	x0, x19
  40a92c:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a930:	mov	x2, #0x0                   	// #0
  40a934:	add	x1, x1, #0x7c8
  40a938:	bl	4021e0 <ferror@plt+0x5f0>
  40a93c:	b	40a4ec <ferror@plt+0x88fc>
  40a940:	mov	w1, #0x100                 	// #256
  40a944:	str	w1, [x19, #3088]
  40a948:	b	40a1c4 <ferror@plt+0x85d4>
  40a94c:	mov	x0, x19
  40a950:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a954:	mov	x2, #0x0                   	// #0
  40a958:	add	x1, x1, #0x760
  40a95c:	bl	4021e0 <ferror@plt+0x5f0>
  40a960:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40a964:	ldr	w0, [x0, #2508]
  40a968:	cbz	w0, 40a488 <ferror@plt+0x8898>
  40a96c:	mov	x0, x19
  40a970:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a974:	mov	x2, #0x0                   	// #0
  40a978:	add	x1, x1, #0x778
  40a97c:	bl	4021e0 <ferror@plt+0x5f0>
  40a980:	b	40a488 <ferror@plt+0x8898>
  40a984:	mov	x0, x19
  40a988:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a98c:	mov	x2, #0x0                   	// #0
  40a990:	add	x1, x1, #0x738
  40a994:	bl	4021e0 <ferror@plt+0x5f0>
  40a998:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40a99c:	ldr	w0, [x0, #2680]
  40a9a0:	cbz	w0, 40a470 <ferror@plt+0x8880>
  40a9a4:	mov	x0, x19
  40a9a8:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a9ac:	mov	x2, #0x0                   	// #0
  40a9b0:	add	x1, x1, #0x748
  40a9b4:	bl	4021e0 <ferror@plt+0x5f0>
  40a9b8:	b	40a470 <ferror@plt+0x8880>
  40a9bc:	adrp	x0, 420000 <ferror@plt+0x1e410>
  40a9c0:	add	x0, x0, #0x838
  40a9c4:	bl	40e0a0 <ferror@plt+0xc4b0>
  40a9c8:	b	40a63c <ferror@plt+0x8a4c>
  40a9cc:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a9d0:	add	x1, x1, #0x638
  40a9d4:	mov	w2, #0x5                   	// #5
  40a9d8:	mov	x0, #0x0                   	// #0
  40a9dc:	bl	401ae0 <dcgettext@plt>
  40a9e0:	bl	40d6f0 <ferror@plt+0xbb00>
  40a9e4:	b	40a230 <ferror@plt+0x8640>
  40a9e8:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40a9ec:	add	x1, x1, #0x5b8
  40a9f0:	mov	w2, #0x5                   	// #5
  40a9f4:	mov	x0, #0x0                   	// #0
  40a9f8:	bl	401ae0 <dcgettext@plt>
  40a9fc:	bl	40d6f0 <ferror@plt+0xbb00>
  40aa00:	ldr	w0, [x21, #3112]
  40aa04:	cbz	w0, 40a230 <ferror@plt+0x8640>
  40aa08:	adrp	x20, 461000 <stdin@@GLIBC_2.17+0x3320>
  40aa0c:	ldr	w0, [x20, #2680]
  40aa10:	cbz	w0, 40a21c <ferror@plt+0x862c>
  40aa14:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40aa18:	add	x1, x1, #0x5d8
  40aa1c:	mov	w2, #0x5                   	// #5
  40aa20:	mov	x0, #0x0                   	// #0
  40aa24:	bl	401ae0 <dcgettext@plt>
  40aa28:	bl	40fbc0 <ferror@plt+0xdfd0>
  40aa2c:	str	wzr, [x20, #2680]
  40aa30:	ldr	w0, [x21, #3112]
  40aa34:	cbz	w0, 40a230 <ferror@plt+0x8640>
  40aa38:	ldr	w0, [x27, #1404]
  40aa3c:	cbz	w0, 40a224 <ferror@plt+0x8634>
  40aa40:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40aa44:	add	x1, x1, #0x600
  40aa48:	mov	w2, #0x5                   	// #5
  40aa4c:	mov	x0, #0x0                   	// #0
  40aa50:	bl	401ae0 <dcgettext@plt>
  40aa54:	bl	40d6f0 <ferror@plt+0xbb00>
  40aa58:	ldr	w0, [x21, #3112]
  40aa5c:	cbnz	w0, 40a224 <ferror@plt+0x8634>
  40aa60:	b	40a230 <ferror@plt+0x8640>
  40aa64:	mov	w2, #0x5                   	// #5
  40aa68:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40aa6c:	add	x1, x1, #0x718
  40aa70:	bl	401ae0 <dcgettext@plt>
  40aa74:	ldr	x1, [x20, #2096]
  40aa78:	bl	40da50 <ferror@plt+0xbe60>
  40aa7c:	b	40a468 <ferror@plt+0x8878>
  40aa80:	ldr	x0, [sp, #120]
  40aa84:	ldr	x22, [x0, #616]
  40aa88:	mov	x0, x22
  40aa8c:	bl	401790 <strlen@plt>
  40aa90:	add	x25, x0, #0xf
  40aa94:	mov	x1, #0x1                   	// #1
  40aa98:	mov	x0, x25
  40aa9c:	bl	401920 <calloc@plt>
  40aaa0:	adrp	x2, 422000 <ferror@plt+0x20410>
  40aaa4:	add	x2, x2, #0x3b0
  40aaa8:	mov	x3, x22
  40aaac:	mov	x1, x25
  40aab0:	mov	x22, x0
  40aab4:	add	x2, x2, #0x10
  40aab8:	str	x0, [x20, #2080]
  40aabc:	bl	401860 <snprintf@plt>
  40aac0:	ldr	x0, [x20, #2080]
  40aac4:	b	40a3b4 <ferror@plt+0x87c4>
  40aac8:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40aacc:	add	x1, x1, #0x6f8
  40aad0:	mov	w2, #0x5                   	// #5
  40aad4:	mov	x0, #0x0                   	// #0
  40aad8:	bl	401ae0 <dcgettext@plt>
  40aadc:	bl	40d6f0 <ferror@plt+0xbb00>
  40aae0:	b	40a44c <ferror@plt+0x885c>
  40aae4:	adrp	x0, 420000 <ferror@plt+0x1e410>
  40aae8:	add	x0, x0, #0x6a8
  40aaec:	bl	401b90 <getenv@plt>
  40aaf0:	mov	x21, x0
  40aaf4:	cbz	x0, 40aba8 <ferror@plt+0x8fb8>
  40aaf8:	adrp	x25, 420000 <ferror@plt+0x1e410>
  40aafc:	add	x25, x25, #0x461
  40ab00:	mov	x0, x21
  40ab04:	bl	401790 <strlen@plt>
  40ab08:	mov	w1, #0x3a                  	// #58
  40ab0c:	mov	x26, x0
  40ab10:	mov	x0, x21
  40ab14:	bl	401a70 <strchr@plt>
  40ab18:	add	x2, x21, x26
  40ab1c:	cmp	x0, #0x0
  40ab20:	csel	x24, x2, x0, eq  // eq = none
  40ab24:	mov	x1, #0x1                   	// #1
  40ab28:	sub	x26, x24, x21
  40ab2c:	add	x0, x26, #0x4
  40ab30:	bl	401920 <calloc@plt>
  40ab34:	mov	x2, x26
  40ab38:	mov	x28, x0
  40ab3c:	mov	x1, x21
  40ab40:	bl	401770 <memcpy@plt>
  40ab44:	add	x0, x26, #0x1
  40ab48:	ldrh	w6, [x25]
  40ab4c:	add	x5, x28, x0
  40ab50:	mov	w1, #0x2f                  	// #47
  40ab54:	strb	w1, [x28, x26]
  40ab58:	add	x2, sp, #0xa0
  40ab5c:	strh	w6, [x28, x0]
  40ab60:	mov	x1, x28
  40ab64:	ldrb	w6, [x25, #2]
  40ab68:	mov	w0, #0x0                   	// #0
  40ab6c:	strb	w6, [x5, #2]
  40ab70:	bl	401ba0 <__xstat@plt>
  40ab74:	mov	w1, w0
  40ab78:	mov	x0, x28
  40ab7c:	cbnz	w1, 40ab98 <ferror@plt+0x8fa8>
  40ab80:	ldr	w1, [sp, #176]
  40ab84:	mov	w2, #0xf040                	// #61504
  40ab88:	and	w1, w1, w2
  40ab8c:	mov	w2, #0x8040                	// #32832
  40ab90:	cmp	w1, w2
  40ab94:	b.eq	40abec <ferror@plt+0x8ffc>  // b.none
  40ab98:	bl	401a30 <free@plt>
  40ab9c:	add	x21, x24, #0x1
  40aba0:	ldrb	w0, [x24, #1]
  40aba4:	cbnz	w0, 40ab00 <ferror@plt+0x8f10>
  40aba8:	adrp	x3, 420000 <ferror@plt+0x1e410>
  40abac:	add	x28, x3, #0x458
  40abb0:	b	40a2ec <ferror@plt+0x86fc>
  40abb4:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40abb8:	add	x1, x1, #0x488
  40abbc:	mov	w2, #0x5                   	// #5
  40abc0:	mov	x0, #0x0                   	// #0
  40abc4:	bl	401ae0 <dcgettext@plt>
  40abc8:	bl	40d6f0 <ferror@plt+0xbb00>
  40abcc:	b	40a808 <ferror@plt+0x8c18>
  40abd0:	mov	w2, #0x5                   	// #5
  40abd4:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40abd8:	add	x1, x1, #0x688
  40abdc:	bl	401ae0 <dcgettext@plt>
  40abe0:	ldr	x1, [x20, #2056]
  40abe4:	bl	40da50 <ferror@plt+0xbe60>
  40abe8:	b	40a6b4 <ferror@plt+0x8ac4>
  40abec:	ldrb	w0, [x21]
  40abf0:	cbnz	w0, 40a2ec <ferror@plt+0x86fc>
  40abf4:	b	40aba8 <ferror@plt+0x8fb8>
  40abf8:	mov	w2, #0x5                   	// #5
  40abfc:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40ac00:	add	x1, x1, #0x688
  40ac04:	bl	401ae0 <dcgettext@plt>
  40ac08:	ldr	x1, [x20, #2080]
  40ac0c:	bl	40da50 <ferror@plt+0xbe60>
  40ac10:	b	40a3c8 <ferror@plt+0x87d8>
  40ac14:	ldr	x1, [sp, #120]
  40ac18:	mov	w2, #0x5                   	// #5
  40ac1c:	bl	401ae0 <dcgettext@plt>
  40ac20:	bl	40d728 <ferror@plt+0xbb38>
  40ac24:	b	40a5ac <ferror@plt+0x89bc>
  40ac28:	stp	x29, x30, [sp, #-112]!
  40ac2c:	mov	x29, sp
  40ac30:	stp	x19, x20, [sp, #16]
  40ac34:	adrp	x20, 455000 <ferror@plt+0x53410>
  40ac38:	add	x20, x20, #0x258
  40ac3c:	stp	x21, x22, [sp, #32]
  40ac40:	add	w22, w0, #0x1
  40ac44:	ldr	w1, [x20, #16]
  40ac48:	add	w1, w1, #0x1
  40ac4c:	str	w1, [x20, #16]
  40ac50:	stp	x23, x24, [sp, #48]
  40ac54:	stp	x25, x26, [sp, #64]
  40ac58:	stp	x27, x28, [sp, #80]
  40ac5c:	cbnz	w1, 40ad4c <ferror@plt+0x915c>
  40ac60:	adrp	x21, 45d000 <ferror@plt+0x5b410>
  40ac64:	add	x21, x21, #0xe10
  40ac68:	mov	w19, w0
  40ac6c:	ldr	x0, [x21, #2104]
  40ac70:	cbz	x0, 40aca4 <ferror@plt+0x90b4>
  40ac74:	bl	401bf0 <ferror@plt>
  40ac78:	cbnz	w0, 40b25c <ferror@plt+0x966c>
  40ac7c:	ldr	x0, [x21, #2104]
  40ac80:	bl	401890 <fclose@plt>
  40ac84:	cbz	w0, 40aca4 <ferror@plt+0x90b4>
  40ac88:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40ac8c:	mov	w2, #0x5                   	// #5
  40ac90:	add	x1, x1, #0x880
  40ac94:	mov	x0, #0x0                   	// #0
  40ac98:	bl	401ae0 <dcgettext@plt>
  40ac9c:	ldr	x1, [x21, #2096]
  40aca0:	bl	40da50 <ferror@plt+0xbe60>
  40aca4:	cbz	w19, 40acb0 <ferror@plt+0x90c0>
  40aca8:	ldr	w0, [x21, #2064]
  40acac:	cbnz	w0, 40b280 <ferror@plt+0x9690>
  40acb0:	adrp	x24, 464000 <stdin@@GLIBC_2.17+0x6320>
  40acb4:	ldr	w0, [x24, #664]
  40acb8:	cbz	w0, 40ad40 <ferror@plt+0x9150>
  40acbc:	adrp	x19, 464000 <stdin@@GLIBC_2.17+0x6320>
  40acc0:	ldr	x23, [x19, #688]
  40acc4:	cbz	x23, 40ad40 <ferror@plt+0x9150>
  40acc8:	adrp	x25, 461000 <stdin@@GLIBC_2.17+0x3320>
  40accc:	ldr	w0, [x25, #3172]
  40acd0:	cbz	w0, 40b2d0 <ferror@plt+0x96e0>
  40acd4:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40acd8:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40acdc:	ldr	w0, [x0, #2708]
  40ace0:	ldr	w1, [x1, #2500]
  40ace4:	orr	w0, w0, w1
  40ace8:	cbz	w0, 40b7e0 <ferror@plt+0x9bf0>
  40acec:	mov	w2, #0x5                   	// #5
  40acf0:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40acf4:	mov	x0, #0x0                   	// #0
  40acf8:	add	x1, x1, #0x8d0
  40acfc:	bl	401ae0 <dcgettext@plt>
  40ad00:	mov	x1, x0
  40ad04:	ldr	w2, [x25, #3172]
  40ad08:	mov	x0, x23
  40ad0c:	bl	401bc0 <fprintf@plt>
  40ad10:	ldr	x0, [x19, #688]
  40ad14:	bl	401bf0 <ferror@plt>
  40ad18:	cbz	w0, 40b42c <ferror@plt+0x983c>
  40ad1c:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40ad20:	add	x1, x1, #0x920
  40ad24:	mov	w2, #0x5                   	// #5
  40ad28:	mov	x0, #0x0                   	// #0
  40ad2c:	bl	401ae0 <dcgettext@plt>
  40ad30:	adrp	x1, 422000 <ferror@plt+0x20410>
  40ad34:	add	x1, x1, #0x3b0
  40ad38:	add	x1, x1, #0x20
  40ad3c:	bl	40da50 <ferror@plt+0xbe60>
  40ad40:	adrp	x23, 464000 <stdin@@GLIBC_2.17+0x6320>
  40ad44:	ldr	w0, [x23, #4012]
  40ad48:	cbnz	w0, 40ad5c <ferror@plt+0x916c>
  40ad4c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ad50:	mov	w1, w22
  40ad54:	add	x0, x0, #0xad8
  40ad58:	bl	401b20 <longjmp@plt>
  40ad5c:	adrp	x19, 45d000 <ferror@plt+0x5b410>
  40ad60:	mov	w2, #0x5                   	// #5
  40ad64:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40ad68:	mov	x0, #0x0                   	// #0
  40ad6c:	ldr	x25, [x19, #3280]
  40ad70:	add	x1, x1, #0x960
  40ad74:	bl	401ae0 <dcgettext@plt>
  40ad78:	mov	x1, x0
  40ad7c:	ldr	x2, [x20, #24]
  40ad80:	add	x3, x20, #0x8
  40ad84:	mov	x0, x25
  40ad88:	bl	401bc0 <fprintf@plt>
  40ad8c:	ldr	x20, [x19, #3280]
  40ad90:	mov	w2, #0x5                   	// #5
  40ad94:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40ad98:	mov	x0, #0x0                   	// #0
  40ad9c:	add	x1, x1, #0x988
  40ada0:	bl	401ae0 <dcgettext@plt>
  40ada4:	mov	x1, x0
  40ada8:	mov	x0, x20
  40adac:	bl	401bc0 <fprintf@plt>
  40adb0:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40adb4:	ldr	w0, [x0, #3112]
  40adb8:	cbnz	w0, 40b3cc <ferror@plt+0x97dc>
  40adbc:	ldr	w0, [x24, #664]
  40adc0:	cbnz	w0, 40b358 <ferror@plt+0x9768>
  40adc4:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  40adc8:	ldr	w0, [x0, #1384]
  40adcc:	cbnz	w0, 40b348 <ferror@plt+0x9758>
  40add0:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  40add4:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  40add8:	ldr	x1, [x1, #1696]
  40addc:	ldr	x0, [x0, #1712]
  40ade0:	ldr	w0, [x0, x1, lsl #2]
  40ade4:	tbnz	w0, #0, 40b338 <ferror@plt+0x9748>
  40ade8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40adec:	ldr	w0, [x0, #2604]
  40adf0:	cbnz	w0, 40b328 <ferror@plt+0x9738>
  40adf4:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40adf8:	ldr	w0, [x0, #3192]
  40adfc:	cbnz	w0, 40b318 <ferror@plt+0x9728>
  40ae00:	adrp	x20, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ae04:	ldr	w0, [x20, #3120]
  40ae08:	cmp	w0, #0x0
  40ae0c:	b.gt	40b2c0 <ferror@plt+0x96d0>
  40ae10:	ldr	w0, [x20, #3120]
  40ae14:	cmp	w0, #0x1
  40ae18:	b.gt	40b2b0 <ferror@plt+0x96c0>
  40ae1c:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  40ae20:	ldr	w0, [x0, #2460]
  40ae24:	cbnz	w0, 40b308 <ferror@plt+0x9718>
  40ae28:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  40ae2c:	ldr	w0, [x0, #1404]
  40ae30:	cbnz	w0, 40b3b0 <ferror@plt+0x97c0>
  40ae34:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ae38:	ldr	w0, [x0, #3188]
  40ae3c:	cbnz	w0, 40b394 <ferror@plt+0x97a4>
  40ae40:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40ae44:	ldr	w0, [x0, #2508]
  40ae48:	cbnz	w0, 40b378 <ferror@plt+0x9788>
  40ae4c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ae50:	ldr	w0, [x0, #2728]
  40ae54:	cbnz	w0, 40b368 <ferror@plt+0x9778>
  40ae58:	ldr	w0, [x23, #4012]
  40ae5c:	cbnz	w0, 40b3fc <ferror@plt+0x980c>
  40ae60:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ae64:	ldr	w0, [x0, #2716]
  40ae68:	cbnz	w0, 40b3ec <ferror@plt+0x97fc>
  40ae6c:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x4320>
  40ae70:	ldr	w0, [x20, #1408]
  40ae74:	cbz	w0, 40b3dc <ferror@plt+0x97ec>
  40ae78:	ldr	w0, [x20, #1408]
  40ae7c:	cmp	w0, #0x1
  40ae80:	b.eq	40b7b0 <ferror@plt+0x9bc0>  // b.none
  40ae84:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ae88:	ldr	w0, [x0, #3180]
  40ae8c:	cbz	w0, 40b41c <ferror@plt+0x982c>
  40ae90:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  40ae94:	ldr	w0, [x0, #696]
  40ae98:	cbnz	w0, 40b40c <ferror@plt+0x981c>
  40ae9c:	adrp	x23, 461000 <stdin@@GLIBC_2.17+0x3320>
  40aea0:	ldr	x1, [x19, #3280]
  40aea4:	ldr	w0, [x23, #3088]
  40aea8:	cmn	w0, #0x1
  40aeac:	b.eq	40b2f4 <ferror@plt+0x9704>  // b.none
  40aeb0:	cmp	w0, #0x80
  40aeb4:	b.ne	40b2fc <ferror@plt+0x970c>  // b.any
  40aeb8:	mov	w0, #0x37                  	// #55
  40aebc:	bl	401800 <putc@plt>
  40aec0:	ldr	x3, [x19, #3280]
  40aec4:	adrp	x0, 420000 <ferror@plt+0x1e410>
  40aec8:	mov	x2, #0x3                   	// #3
  40aecc:	add	x0, x0, #0x9d8
  40aed0:	mov	x1, #0x1                   	// #1
  40aed4:	bl	401a80 <fwrite@plt>
  40aed8:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40aedc:	ldr	w0, [x0, #2708]
  40aee0:	cbnz	w0, 40b6f8 <ferror@plt+0x9b08>
  40aee4:	adrp	x20, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40aee8:	ldr	w0, [x20, #2500]
  40aeec:	cbnz	w0, 40b718 <ferror@plt+0x9b28>
  40aef0:	adrp	x26, 464000 <stdin@@GLIBC_2.17+0x6320>
  40aef4:	ldr	w0, [x26, #2708]
  40aef8:	cbnz	w0, 40b708 <ferror@plt+0x9b18>
  40aefc:	adrp	x25, 463000 <stdin@@GLIBC_2.17+0x5320>
  40af00:	ldr	w0, [x25, #668]
  40af04:	cbnz	w0, 40b760 <ferror@plt+0x9b70>
  40af08:	adrp	x24, 462000 <stdin@@GLIBC_2.17+0x4320>
  40af0c:	ldr	w0, [x24, #1400]
  40af10:	cbnz	w0, 40b750 <ferror@plt+0x9b60>
  40af14:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40af18:	ldr	w0, [x0, #3124]
  40af1c:	cbnz	w0, 40b740 <ferror@plt+0x9b50>
  40af20:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40af24:	ldr	w0, [x0, #3160]
  40af28:	cbnz	w0, 40b728 <ferror@plt+0x9b38>
  40af2c:	ldr	x2, [x21, #2096]
  40af30:	cbz	x2, 40af44 <ferror@plt+0x9354>
  40af34:	ldr	x0, [x19, #3280]
  40af38:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40af3c:	add	x1, x1, #0x9e8
  40af40:	bl	401bc0 <fprintf@plt>
  40af44:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  40af48:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40af4c:	add	x1, x1, #0x9f0
  40af50:	ldr	x21, [x0, #616]
  40af54:	mov	x0, x21
  40af58:	bl	4019f0 <strcmp@plt>
  40af5c:	cbnz	w0, 40b6e0 <ferror@plt+0x9af0>
  40af60:	ldr	x1, [x19, #3280]
  40af64:	mov	w0, #0xa                   	// #10
  40af68:	adrp	x27, 463000 <stdin@@GLIBC_2.17+0x5320>
  40af6c:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40af70:	adrp	x28, 461000 <stdin@@GLIBC_2.17+0x3320>
  40af74:	bl	401800 <putc@plt>
  40af78:	ldr	x4, [x19, #3280]
  40af7c:	mov	w2, #0x5                   	// #5
  40af80:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40af84:	mov	x0, #0x0                   	// #0
  40af88:	add	x1, x1, #0xa00
  40af8c:	str	x4, [sp, #104]
  40af90:	bl	401ae0 <dcgettext@plt>
  40af94:	mov	x1, x0
  40af98:	adrp	x3, 463000 <stdin@@GLIBC_2.17+0x5320>
  40af9c:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40afa0:	ldr	x4, [sp, #104]
  40afa4:	ldr	w3, [x3, #648]
  40afa8:	ldr	w2, [x2, #432]
  40afac:	mov	x0, x4
  40afb0:	bl	401bc0 <fprintf@plt>
  40afb4:	ldr	x5, [x19, #3280]
  40afb8:	mov	w2, #0x5                   	// #5
  40afbc:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40afc0:	mov	x0, #0x0                   	// #0
  40afc4:	add	x1, x1, #0xa18
  40afc8:	str	x5, [sp, #104]
  40afcc:	bl	401ae0 <dcgettext@plt>
  40afd0:	mov	x1, x0
  40afd4:	adrp	x4, 461000 <stdin@@GLIBC_2.17+0x3320>
  40afd8:	ldr	w3, [x27, #2720]
  40afdc:	ldr	w2, [x21, #2564]
  40afe0:	ldr	w4, [x4, #2656]
  40afe4:	ldr	x5, [sp, #104]
  40afe8:	mov	x0, x5
  40afec:	bl	401bc0 <fprintf@plt>
  40aff0:	ldr	x4, [x19, #3280]
  40aff4:	mov	w2, #0x5                   	// #5
  40aff8:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40affc:	mov	x0, #0x0                   	// #0
  40b000:	add	x1, x1, #0xa38
  40b004:	str	x4, [sp, #104]
  40b008:	bl	401ae0 <dcgettext@plt>
  40b00c:	mov	x1, x0
  40b010:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  40b014:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  40b018:	ldr	x4, [sp, #104]
  40b01c:	ldr	w3, [x3, #2704]
  40b020:	ldr	w2, [x2, #648]
  40b024:	mov	x0, x4
  40b028:	add	w2, w2, w3
  40b02c:	sub	w2, w2, #0x1
  40b030:	bl	401bc0 <fprintf@plt>
  40b034:	ldr	w0, [x28, #3172]
  40b038:	cbz	w0, 40b6b8 <ferror@plt+0x9ac8>
  40b03c:	ldr	w0, [x26, #2708]
  40b040:	ldr	w1, [x20, #2500]
  40b044:	ldr	x26, [x19, #3280]
  40b048:	orr	w0, w0, w1
  40b04c:	cbz	w0, 40b804 <ferror@plt+0x9c14>
  40b050:	mov	w2, #0x5                   	// #5
  40b054:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b058:	mov	x0, #0x0                   	// #0
  40b05c:	add	x1, x1, #0xa60
  40b060:	bl	401ae0 <dcgettext@plt>
  40b064:	mov	x1, x0
  40b068:	ldr	w2, [x28, #3172]
  40b06c:	mov	x0, x26
  40b070:	bl	401bc0 <fprintf@plt>
  40b074:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40b078:	ldr	w0, [x0, #3128]
  40b07c:	cbnz	w0, 40b690 <ferror@plt+0x9aa0>
  40b080:	ldr	x26, [x19, #3280]
  40b084:	mov	w2, #0x5                   	// #5
  40b088:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b08c:	mov	x0, #0x0                   	// #0
  40b090:	add	x1, x1, #0xad8
  40b094:	bl	401ae0 <dcgettext@plt>
  40b098:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  40b09c:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  40b0a0:	mov	x1, x0
  40b0a4:	mov	x0, x26
  40b0a8:	ldr	w3, [x3, #2728]
  40b0ac:	adrp	x26, 461000 <stdin@@GLIBC_2.17+0x3320>
  40b0b0:	ldr	w2, [x2, #1420]
  40b0b4:	bl	401bc0 <fprintf@plt>
  40b0b8:	mov	w2, #0x5                   	// #5
  40b0bc:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b0c0:	ldr	x28, [x19, #3280]
  40b0c4:	add	x1, x1, #0xaf8
  40b0c8:	mov	x0, #0x0                   	// #0
  40b0cc:	bl	401ae0 <dcgettext@plt>
  40b0d0:	adrp	x3, 463000 <stdin@@GLIBC_2.17+0x5320>
  40b0d4:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x5320>
  40b0d8:	mov	x1, x0
  40b0dc:	mov	x0, x28
  40b0e0:	ldr	w3, [x3, #700]
  40b0e4:	ldr	w2, [x2, #624]
  40b0e8:	bl	401bc0 <fprintf@plt>
  40b0ec:	ldr	w0, [x26, #3108]
  40b0f0:	cbnz	w0, 40b5b8 <ferror@plt+0x99c8>
  40b0f4:	ldr	x26, [x19, #3280]
  40b0f8:	mov	w2, #0x5                   	// #5
  40b0fc:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b100:	mov	x0, #0x0                   	// #0
  40b104:	add	x1, x1, #0xb28
  40b108:	bl	401ae0 <dcgettext@plt>
  40b10c:	mov	x1, x0
  40b110:	mov	x0, x26
  40b114:	bl	401bc0 <fprintf@plt>
  40b118:	ldr	x26, [x19, #3280]
  40b11c:	mov	w2, #0x5                   	// #5
  40b120:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b124:	mov	x0, #0x0                   	// #0
  40b128:	add	x1, x1, #0xb88
  40b12c:	bl	401ae0 <dcgettext@plt>
  40b130:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x5320>
  40b134:	mov	x1, x0
  40b138:	mov	x0, x26
  40b13c:	ldr	w2, [x2, #704]
  40b140:	bl	401bc0 <fprintf@plt>
  40b144:	mov	w2, #0x5                   	// #5
  40b148:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b14c:	ldr	x26, [x19, #3280]
  40b150:	add	x1, x1, #0xbb0
  40b154:	mov	x0, #0x0                   	// #0
  40b158:	bl	401ae0 <dcgettext@plt>
  40b15c:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40b160:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40b164:	mov	x1, x0
  40b168:	mov	x0, x26
  40b16c:	ldr	w3, [x3, #2496]
  40b170:	ldr	w2, [x2, #2516]
  40b174:	bl	401bc0 <fprintf@plt>
  40b178:	ldr	w0, [x20, #2500]
  40b17c:	cbz	w0, 40b44c <ferror@plt+0x985c>
  40b180:	adrp	x26, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40b184:	ldr	w20, [x21, #2564]
  40b188:	ldr	x21, [x19, #3280]
  40b18c:	mov	w2, #0x5                   	// #5
  40b190:	ldr	w3, [x26, #2504]
  40b194:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b198:	mov	x0, #0x0                   	// #0
  40b19c:	add	x1, x1, #0xbd8
  40b1a0:	mul	w20, w20, w3
  40b1a4:	bl	401ae0 <dcgettext@plt>
  40b1a8:	mov	x1, x0
  40b1ac:	mov	x0, x21
  40b1b0:	mov	w2, w20
  40b1b4:	bl	401bc0 <fprintf@plt>
  40b1b8:	ldr	w0, [x25, #668]
  40b1bc:	cbnz	w0, 40b658 <ferror@plt+0x9a68>
  40b1c0:	ldr	w0, [x24, #1400]
  40b1c4:	cbnz	w0, 40b61c <ferror@plt+0x9a2c>
  40b1c8:	ldr	x21, [x19, #3280]
  40b1cc:	mov	w2, #0x5                   	// #5
  40b1d0:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b1d4:	mov	x0, #0x0                   	// #0
  40b1d8:	add	x1, x1, #0xd38
  40b1dc:	bl	401ae0 <dcgettext@plt>
  40b1e0:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40b1e4:	adrp	x3, 463000 <stdin@@GLIBC_2.17+0x5320>
  40b1e8:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  40b1ec:	ldr	w4, [x1, #2528]
  40b1f0:	mov	x1, x0
  40b1f4:	ldr	w3, [x3, #2716]
  40b1f8:	mov	x0, x21
  40b1fc:	ldr	w2, [x2, #348]
  40b200:	bl	401bc0 <fprintf@plt>
  40b204:	mov	w2, #0x5                   	// #5
  40b208:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b20c:	ldr	x21, [x19, #3280]
  40b210:	add	x1, x1, #0xd68
  40b214:	mov	x0, #0x0                   	// #0
  40b218:	bl	401ae0 <dcgettext@plt>
  40b21c:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  40b220:	mov	x1, x0
  40b224:	mov	x0, x21
  40b228:	ldr	w2, [x2, #4000]
  40b22c:	bl	401bc0 <fprintf@plt>
  40b230:	ldr	x19, [x19, #3280]
  40b234:	mov	w2, #0x5                   	// #5
  40b238:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b23c:	mov	x0, #0x0                   	// #0
  40b240:	add	x1, x1, #0xd90
  40b244:	bl	401ae0 <dcgettext@plt>
  40b248:	mov	w2, w20
  40b24c:	mov	x1, x0
  40b250:	mov	x0, x19
  40b254:	bl	401bc0 <fprintf@plt>
  40b258:	b	40ad4c <ferror@plt+0x915c>
  40b25c:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b260:	mov	w2, #0x5                   	// #5
  40b264:	add	x1, x1, #0x858
  40b268:	mov	x0, #0x0                   	// #0
  40b26c:	bl	401ae0 <dcgettext@plt>
  40b270:	ldr	x1, [x21, #2096]
  40b274:	bl	40da50 <ferror@plt+0xbe60>
  40b278:	cbz	w19, 40acb0 <ferror@plt+0x90c0>
  40b27c:	b	40aca8 <ferror@plt+0x90b8>
  40b280:	adrp	x19, 45d000 <ferror@plt+0x5b410>
  40b284:	ldr	x0, [x19, #3288]
  40b288:	bl	401bf0 <ferror@plt>
  40b28c:	cbz	w0, 40b770 <ferror@plt+0x9b80>
  40b290:	mov	w2, #0x5                   	// #5
  40b294:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  40b298:	mov	x0, #0x0                   	// #0
  40b29c:	add	x1, x1, #0xa60
  40b2a0:	bl	401ae0 <dcgettext@plt>
  40b2a4:	ldr	x1, [x21, #2056]
  40b2a8:	bl	40da50 <ferror@plt+0xbe60>
  40b2ac:	b	40acb0 <ferror@plt+0x90c0>
  40b2b0:	ldr	x1, [x19, #3280]
  40b2b4:	mov	w0, #0x70                  	// #112
  40b2b8:	bl	401800 <putc@plt>
  40b2bc:	b	40ae1c <ferror@plt+0x922c>
  40b2c0:	ldr	x1, [x19, #3280]
  40b2c4:	mov	w0, #0x70                  	// #112
  40b2c8:	bl	401800 <putc@plt>
  40b2cc:	b	40ae10 <ferror@plt+0x9220>
  40b2d0:	mov	w2, #0x5                   	// #5
  40b2d4:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b2d8:	mov	x0, #0x0                   	// #0
  40b2dc:	add	x1, x1, #0x8c0
  40b2e0:	bl	401ae0 <dcgettext@plt>
  40b2e4:	mov	x1, x0
  40b2e8:	mov	x0, x23
  40b2ec:	bl	401bc0 <fprintf@plt>
  40b2f0:	b	40ad10 <ferror@plt+0x9120>
  40b2f4:	mov	w0, #0x100                 	// #256
  40b2f8:	str	w0, [x23, #3088]
  40b2fc:	mov	w0, #0x38                  	// #56
  40b300:	bl	401800 <putc@plt>
  40b304:	b	40aec0 <ferror@plt+0x92d0>
  40b308:	ldr	x1, [x19, #3280]
  40b30c:	mov	w0, #0x73                  	// #115
  40b310:	bl	401800 <putc@plt>
  40b314:	b	40ae28 <ferror@plt+0x9238>
  40b318:	ldr	x1, [x19, #3280]
  40b31c:	mov	w0, #0x58                  	// #88
  40b320:	bl	401800 <putc@plt>
  40b324:	b	40ae00 <ferror@plt+0x9210>
  40b328:	ldr	x1, [x19, #3280]
  40b32c:	mov	w0, #0x6c                  	// #108
  40b330:	bl	401800 <putc@plt>
  40b334:	b	40adf4 <ferror@plt+0x9204>
  40b338:	ldr	x1, [x19, #3280]
  40b33c:	mov	w0, #0x69                  	// #105
  40b340:	bl	401800 <putc@plt>
  40b344:	b	40ade8 <ferror@plt+0x91f8>
  40b348:	ldr	x1, [x19, #3280]
  40b34c:	mov	w0, #0x64                  	// #100
  40b350:	bl	401800 <putc@plt>
  40b354:	b	40add0 <ferror@plt+0x91e0>
  40b358:	ldr	x1, [x19, #3280]
  40b35c:	mov	w0, #0x62                  	// #98
  40b360:	bl	401800 <putc@plt>
  40b364:	b	40adc4 <ferror@plt+0x91d4>
  40b368:	ldr	x1, [x19, #3280]
  40b36c:	mov	w0, #0x74                  	// #116
  40b370:	bl	401800 <putc@plt>
  40b374:	b	40ae58 <ferror@plt+0x9268>
  40b378:	ldr	x3, [x19, #3280]
  40b37c:	adrp	x0, 420000 <ferror@plt+0x1e410>
  40b380:	mov	x2, #0x11                  	// #17
  40b384:	mov	x1, #0x1                   	// #1
  40b388:	add	x0, x0, #0x9c0
  40b38c:	bl	401a80 <fwrite@plt>
  40b390:	b	40ae4c <ferror@plt+0x925c>
  40b394:	ldr	x3, [x19, #3280]
  40b398:	adrp	x0, 420000 <ferror@plt+0x1e410>
  40b39c:	mov	x2, #0xe                   	// #14
  40b3a0:	mov	x1, #0x1                   	// #1
  40b3a4:	add	x0, x0, #0x9b0
  40b3a8:	bl	401a80 <fwrite@plt>
  40b3ac:	b	40ae40 <ferror@plt+0x9250>
  40b3b0:	ldr	x3, [x19, #3280]
  40b3b4:	adrp	x0, 420000 <ferror@plt+0x1e410>
  40b3b8:	mov	x2, #0xb                   	// #11
  40b3bc:	mov	x1, #0x1                   	// #1
  40b3c0:	add	x0, x0, #0x9a0
  40b3c4:	bl	401a80 <fwrite@plt>
  40b3c8:	b	40ae34 <ferror@plt+0x9244>
  40b3cc:	ldr	x1, [x19, #3280]
  40b3d0:	mov	w0, #0x2b                  	// #43
  40b3d4:	bl	401800 <putc@plt>
  40b3d8:	b	40adbc <ferror@plt+0x91cc>
  40b3dc:	ldr	x1, [x19, #3280]
  40b3e0:	mov	w0, #0x42                  	// #66
  40b3e4:	bl	401800 <putc@plt>
  40b3e8:	b	40ae78 <ferror@plt+0x9288>
  40b3ec:	ldr	x1, [x19, #3280]
  40b3f0:	mov	w0, #0x77                  	// #119
  40b3f4:	bl	401800 <putc@plt>
  40b3f8:	b	40ae6c <ferror@plt+0x927c>
  40b3fc:	ldr	x1, [x19, #3280]
  40b400:	mov	w0, #0x76                  	// #118
  40b404:	bl	401800 <putc@plt>
  40b408:	b	40ae60 <ferror@plt+0x9270>
  40b40c:	ldr	x1, [x19, #3280]
  40b410:	mov	w0, #0x54                  	// #84
  40b414:	bl	401800 <putc@plt>
  40b418:	b	40ae9c <ferror@plt+0x92ac>
  40b41c:	ldr	x1, [x19, #3280]
  40b420:	mov	w0, #0x4c                  	// #76
  40b424:	bl	401800 <putc@plt>
  40b428:	b	40ae90 <ferror@plt+0x92a0>
  40b42c:	ldr	x0, [x19, #688]
  40b430:	bl	401890 <fclose@plt>
  40b434:	cbz	w0, 40ad40 <ferror@plt+0x9150>
  40b438:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b43c:	mov	w2, #0x5                   	// #5
  40b440:	add	x1, x1, #0x940
  40b444:	mov	x0, #0x0                   	// #0
  40b448:	b	40ad2c <ferror@plt+0x913c>
  40b44c:	adrp	x4, 461000 <stdin@@GLIBC_2.17+0x3320>
  40b450:	adrp	x28, 461000 <stdin@@GLIBC_2.17+0x3320>
  40b454:	ldr	x6, [x19, #3280]
  40b458:	mov	w2, #0x5                   	// #5
  40b45c:	ldr	w3, [x4, #3092]
  40b460:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b464:	ldr	w0, [x28, #2740]
  40b468:	add	x1, x1, #0xbf0
  40b46c:	ldr	w20, [x21, #2564]
  40b470:	adrp	x26, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40b474:	str	x6, [sp, #104]
  40b478:	add	w20, w20, w0
  40b47c:	mov	x0, #0x0                   	// #0
  40b480:	add	w20, w20, w3
  40b484:	bl	401ae0 <dcgettext@plt>
  40b488:	ldr	w5, [x21, #2564]
  40b48c:	mov	x1, x0
  40b490:	ldr	w3, [x27, #2720]
  40b494:	lsl	w20, w20, #1
  40b498:	ldr	x6, [sp, #104]
  40b49c:	ldr	w2, [x28, #2740]
  40b4a0:	mov	x0, x6
  40b4a4:	add	w2, w5, w2
  40b4a8:	bl	401bc0 <fprintf@plt>
  40b4ac:	mov	w2, #0x5                   	// #5
  40b4b0:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b4b4:	ldr	x21, [x19, #3280]
  40b4b8:	add	x1, x1, #0xc18
  40b4bc:	mov	x0, #0x0                   	// #0
  40b4c0:	bl	401ae0 <dcgettext@plt>
  40b4c4:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  40b4c8:	adrp	x4, 461000 <stdin@@GLIBC_2.17+0x3320>
  40b4cc:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  40b4d0:	ldr	w2, [x4, #3092]
  40b4d4:	ldr	w3, [x3, #668]
  40b4d8:	ldr	w4, [x1, #2724]
  40b4dc:	mov	x1, x0
  40b4e0:	mov	x0, x21
  40b4e4:	bl	401bc0 <fprintf@plt>
  40b4e8:	mov	w2, #0x5                   	// #5
  40b4ec:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b4f0:	ldr	x21, [x19, #3280]
  40b4f4:	add	x1, x1, #0xc48
  40b4f8:	mov	x0, #0x0                   	// #0
  40b4fc:	bl	401ae0 <dcgettext@plt>
  40b500:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40b504:	ldr	w2, [x28, #2740]
  40b508:	ldr	w4, [x26, #2504]
  40b50c:	adrp	x3, 461000 <stdin@@GLIBC_2.17+0x3320>
  40b510:	ldr	w5, [x1, #2544]
  40b514:	mov	x1, x0
  40b518:	ldr	w3, [x3, #2768]
  40b51c:	mov	x0, x21
  40b520:	mul	w4, w2, w4
  40b524:	mul	w2, w2, w5
  40b528:	bl	401bc0 <fprintf@plt>
  40b52c:	mov	w2, #0x5                   	// #5
  40b530:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b534:	ldr	x21, [x19, #3280]
  40b538:	add	x1, x1, #0xc80
  40b53c:	mov	x0, #0x0                   	// #0
  40b540:	bl	401ae0 <dcgettext@plt>
  40b544:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40b548:	mov	x1, x0
  40b54c:	mov	x0, x21
  40b550:	ldr	w2, [x2, #3144]
  40b554:	bl	401bc0 <fprintf@plt>
  40b558:	mov	w2, #0x5                   	// #5
  40b55c:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b560:	ldr	x21, [x19, #3280]
  40b564:	add	x1, x1, #0xca0
  40b568:	mov	x0, #0x0                   	// #0
  40b56c:	bl	401ae0 <dcgettext@plt>
  40b570:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40b574:	mov	x1, x0
  40b578:	mov	x0, x21
  40b57c:	ldr	w2, [x2, #3184]
  40b580:	bl	401bc0 <fprintf@plt>
  40b584:	mov	w2, #0x5                   	// #5
  40b588:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b58c:	ldr	x21, [x19, #3280]
  40b590:	add	x1, x1, #0xcb8
  40b594:	mov	x0, #0x0                   	// #0
  40b598:	bl	401ae0 <dcgettext@plt>
  40b59c:	adrp	x3, 461000 <stdin@@GLIBC_2.17+0x3320>
  40b5a0:	ldr	w2, [x28, #2740]
  40b5a4:	mov	x1, x0
  40b5a8:	mov	x0, x21
  40b5ac:	ldr	w3, [x3, #2732]
  40b5b0:	bl	401bc0 <fprintf@plt>
  40b5b4:	b	40b1b8 <ferror@plt+0x95c8>
  40b5b8:	ldr	x28, [x19, #3280]
  40b5bc:	mov	w2, #0x5                   	// #5
  40b5c0:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b5c4:	mov	x0, #0x0                   	// #0
  40b5c8:	add	x1, x1, #0xb40
  40b5cc:	bl	401ae0 <dcgettext@plt>
  40b5d0:	ldr	w2, [x26, #3108]
  40b5d4:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40b5d8:	adrp	x4, 463000 <stdin@@GLIBC_2.17+0x5320>
  40b5dc:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40b5e0:	ldr	x8, [x3, #2488]
  40b5e4:	sbfiz	x7, x2, #2, #32
  40b5e8:	ldr	x4, [x4, #632]
  40b5ec:	adrp	x5, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40b5f0:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40b5f4:	ldr	w6, [x1, #2836]
  40b5f8:	ldr	w8, [x8, x7]
  40b5fc:	mov	x1, x0
  40b600:	ldr	w5, [x5, #420]
  40b604:	mov	x0, x28
  40b608:	ldr	w3, [x3, #2560]
  40b60c:	ldr	w4, [x4, x7]
  40b610:	add	w4, w8, w4
  40b614:	bl	401bc0 <fprintf@plt>
  40b618:	b	40b118 <ferror@plt+0x9528>
  40b61c:	ldr	w0, [x26, #2504]
  40b620:	mov	w2, #0x5                   	// #5
  40b624:	ldr	x21, [x19, #3280]
  40b628:	add	w20, w20, w0
  40b62c:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b630:	mov	x0, #0x0                   	// #0
  40b634:	add	x1, x1, #0xd08
  40b638:	bl	401ae0 <dcgettext@plt>
  40b63c:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40b640:	ldr	w3, [x23, #3088]
  40b644:	mov	x1, x0
  40b648:	mov	x0, x21
  40b64c:	ldr	w2, [x2, #2544]
  40b650:	bl	401bc0 <fprintf@plt>
  40b654:	b	40b1c8 <ferror@plt+0x95d8>
  40b658:	ldr	w0, [x23, #3088]
  40b65c:	mov	w2, #0x5                   	// #5
  40b660:	ldr	x21, [x19, #3280]
  40b664:	add	w20, w20, w0
  40b668:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b66c:	mov	x0, #0x0                   	// #0
  40b670:	add	x1, x1, #0xce0
  40b674:	bl	401ae0 <dcgettext@plt>
  40b678:	ldr	w3, [x23, #3088]
  40b67c:	mov	x1, x0
  40b680:	ldr	w2, [x26, #2504]
  40b684:	mov	x0, x21
  40b688:	bl	401bc0 <fprintf@plt>
  40b68c:	b	40b1c0 <ferror@plt+0x95d0>
  40b690:	ldr	x26, [x19, #3280]
  40b694:	mov	w2, #0x5                   	// #5
  40b698:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b69c:	mov	x0, #0x0                   	// #0
  40b6a0:	add	x1, x1, #0xab0
  40b6a4:	bl	401ae0 <dcgettext@plt>
  40b6a8:	mov	x1, x0
  40b6ac:	mov	x0, x26
  40b6b0:	bl	401bc0 <fprintf@plt>
  40b6b4:	b	40b080 <ferror@plt+0x9490>
  40b6b8:	ldr	x26, [x19, #3280]
  40b6bc:	mov	w2, #0x5                   	// #5
  40b6c0:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b6c4:	mov	x0, #0x0                   	// #0
  40b6c8:	add	x1, x1, #0xa48
  40b6cc:	bl	401ae0 <dcgettext@plt>
  40b6d0:	mov	x1, x0
  40b6d4:	mov	x0, x26
  40b6d8:	bl	401bc0 <fprintf@plt>
  40b6dc:	b	40b074 <ferror@plt+0x9484>
  40b6e0:	ldr	x0, [x19, #3280]
  40b6e4:	mov	x2, x21
  40b6e8:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b6ec:	add	x1, x1, #0x9f8
  40b6f0:	bl	401bc0 <fprintf@plt>
  40b6f4:	b	40af60 <ferror@plt+0x9370>
  40b6f8:	ldr	x1, [x19, #3280]
  40b6fc:	mov	w0, #0x61                  	// #97
  40b700:	bl	401800 <putc@plt>
  40b704:	b	40aee4 <ferror@plt+0x92f4>
  40b708:	ldr	x1, [x19, #3280]
  40b70c:	mov	w0, #0x46                  	// #70
  40b710:	bl	401800 <putc@plt>
  40b714:	b	40aefc <ferror@plt+0x930c>
  40b718:	ldr	x1, [x19, #3280]
  40b71c:	mov	w0, #0x66                  	// #102
  40b720:	bl	401800 <putc@plt>
  40b724:	b	40aef0 <ferror@plt+0x9300>
  40b728:	ldr	x0, [x19, #3280]
  40b72c:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b730:	ldr	x2, [x21, #2056]
  40b734:	add	x1, x1, #0x9e0
  40b738:	bl	401bc0 <fprintf@plt>
  40b73c:	b	40af2c <ferror@plt+0x933c>
  40b740:	ldr	x1, [x19, #3280]
  40b744:	mov	w0, #0x72                  	// #114
  40b748:	bl	401800 <putc@plt>
  40b74c:	b	40af20 <ferror@plt+0x9330>
  40b750:	ldr	x1, [x19, #3280]
  40b754:	mov	w0, #0x6d                  	// #109
  40b758:	bl	401800 <putc@plt>
  40b75c:	b	40af14 <ferror@plt+0x9324>
  40b760:	ldr	x1, [x19, #3280]
  40b764:	mov	w0, #0x65                  	// #101
  40b768:	bl	401800 <putc@plt>
  40b76c:	b	40af08 <ferror@plt+0x9318>
  40b770:	ldr	x0, [x19, #3288]
  40b774:	mov	w1, #0x1                   	// #1
  40b778:	str	w1, [x21, #2112]
  40b77c:	bl	401890 <fclose@plt>
  40b780:	cbnz	w0, 40b7c0 <ferror@plt+0x9bd0>
  40b784:	ldr	x0, [x21, #2056]
  40b788:	bl	401bb0 <unlink@plt>
  40b78c:	cbz	w0, 40acb0 <ferror@plt+0x90c0>
  40b790:	mov	w2, #0x5                   	// #5
  40b794:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b798:	mov	x0, #0x0                   	// #0
  40b79c:	add	x1, x1, #0x8a0
  40b7a0:	bl	401ae0 <dcgettext@plt>
  40b7a4:	ldr	x1, [x21, #2056]
  40b7a8:	bl	40da50 <ferror@plt+0xbe60>
  40b7ac:	b	40acb0 <ferror@plt+0x90c0>
  40b7b0:	ldr	x1, [x19, #3280]
  40b7b4:	mov	w0, #0x49                  	// #73
  40b7b8:	bl	401800 <putc@plt>
  40b7bc:	b	40ae84 <ferror@plt+0x9294>
  40b7c0:	mov	w2, #0x5                   	// #5
  40b7c4:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  40b7c8:	mov	x0, #0x0                   	// #0
  40b7cc:	add	x1, x1, #0xa80
  40b7d0:	bl	401ae0 <dcgettext@plt>
  40b7d4:	ldr	x1, [x21, #2056]
  40b7d8:	bl	40da50 <ferror@plt+0xbe60>
  40b7dc:	b	40acb0 <ferror@plt+0x90c0>
  40b7e0:	mov	w2, #0x5                   	// #5
  40b7e4:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b7e8:	mov	x0, #0x0                   	// #0
  40b7ec:	add	x1, x1, #0x8f8
  40b7f0:	bl	401ae0 <dcgettext@plt>
  40b7f4:	mov	x1, x0
  40b7f8:	mov	x0, x23
  40b7fc:	bl	401bc0 <fprintf@plt>
  40b800:	b	40ad10 <ferror@plt+0x9120>
  40b804:	mov	w2, #0x5                   	// #5
  40b808:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40b80c:	mov	x0, #0x0                   	// #0
  40b810:	add	x1, x1, #0xa88
  40b814:	bl	401ae0 <dcgettext@plt>
  40b818:	mov	x1, x0
  40b81c:	mov	x0, x26
  40b820:	bl	401bc0 <fprintf@plt>
  40b824:	b	40b074 <ferror@plt+0x9484>
  40b828:	stp	x29, x30, [sp, #-96]!
  40b82c:	mov	w1, #0x1                   	// #1
  40b830:	mov	x0, #0x0                   	// #0
  40b834:	mov	x29, sp
  40b838:	bl	40db88 <ferror@plt+0xbf98>
  40b83c:	bl	40fd90 <ferror@plt+0xe1a0>
  40b840:	cbnz	w0, 40c080 <ferror@plt+0xa490>
  40b844:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40b848:	stp	x19, x20, [sp, #16]
  40b84c:	ldr	w0, [x0, #4008]
  40b850:	stp	x21, x22, [sp, #32]
  40b854:	stp	x23, x24, [sp, #48]
  40b858:	cbnz	w0, 40c0b4 <ferror@plt+0xa4c4>
  40b85c:	adrp	x0, 420000 <ferror@plt+0x1e410>
  40b860:	add	x0, x0, #0xdd0
  40b864:	bl	401b90 <getenv@plt>
  40b868:	cbz	x0, 40b878 <ferror@plt+0x9c88>
  40b86c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40b870:	mov	w1, #0x1                   	// #1
  40b874:	str	w1, [x0, #3192]
  40b878:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40b87c:	ldr	w0, [x0, #664]
  40b880:	cbnz	w0, 40bd84 <ferror@plt+0xa194>
  40b884:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40b888:	str	xzr, [x0, #688]
  40b88c:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  40b890:	ldr	w0, [x0, #664]
  40b894:	cmp	w0, #0x1
  40b898:	b.eq	40bd14 <ferror@plt+0xa124>  // b.none
  40b89c:	cbz	w0, 40bb00 <ferror@plt+0x9f10>
  40b8a0:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40b8a4:	adrp	x20, 461000 <stdin@@GLIBC_2.17+0x3320>
  40b8a8:	ldr	w0, [x0, #672]
  40b8ac:	ldr	w1, [x20, #3120]
  40b8b0:	cmp	w0, #0x1
  40b8b4:	b.eq	40bb20 <ferror@plt+0x9f30>  // b.none
  40b8b8:	cbnz	w0, 40baa8 <ferror@plt+0x9eb8>
  40b8bc:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40b8c0:	cmp	w1, #0x0
  40b8c4:	str	wzr, [x19, #2832]
  40b8c8:	b.le	40be4c <ferror@plt+0xa25c>
  40b8cc:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40b8d0:	ldr	w0, [x22, #2604]
  40b8d4:	cbnz	w0, 40bf18 <ferror@plt+0xa328>
  40b8d8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40b8dc:	ldr	w0, [x0, #2584]
  40b8e0:	cbnz	w0, 40bfdc <ferror@plt+0xa3ec>
  40b8e4:	cmp	w1, #0x1
  40b8e8:	b.le	40b904 <ferror@plt+0x9d14>
  40b8ec:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  40b8f0:	ldr	w0, [x0, #1408]
  40b8f4:	cbnz	w0, 40c010 <ferror@plt+0xa420>
  40b8f8:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40b8fc:	ldr	w0, [x0, #4004]
  40b900:	cbnz	w0, 40c044 <ferror@plt+0xa454>
  40b904:	ldr	w0, [x19, #2832]
  40b908:	cbnz	w0, 40bf6c <ferror@plt+0xa37c>
  40b90c:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x4320>
  40b910:	ldr	w0, [x20, #2452]
  40b914:	cbnz	w0, 40bfa0 <ferror@plt+0xa3b0>
  40b918:	ldr	w1, [x19, #2832]
  40b91c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40b920:	adrp	x24, 464000 <stdin@@GLIBC_2.17+0x6320>
  40b924:	ldr	w0, [x0, #2500]
  40b928:	cbz	w1, 40b950 <ferror@plt+0x9d60>
  40b92c:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40b930:	mov	w2, #0x1                   	// #1
  40b934:	str	w2, [x1, #2568]
  40b938:	ldr	w1, [x19, #2832]
  40b93c:	adrp	x24, 464000 <stdin@@GLIBC_2.17+0x6320>
  40b940:	cbnz	w0, 40b94c <ferror@plt+0x9d5c>
  40b944:	ldr	w0, [x24, #2708]
  40b948:	cbz	w0, 40bf10 <ferror@plt+0xa320>
  40b94c:	cbnz	w1, 40bedc <ferror@plt+0xa2ec>
  40b950:	adrp	x23, 461000 <stdin@@GLIBC_2.17+0x3320>
  40b954:	adrp	x21, 461000 <stdin@@GLIBC_2.17+0x3320>
  40b958:	ldr	w0, [x23, #2704]
  40b95c:	cbnz	w0, 40b994 <ferror@plt+0x9da4>
  40b960:	ldr	w0, [x21, #3112]
  40b964:	cbnz	w0, 40b988 <ferror@plt+0x9d98>
  40b968:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  40b96c:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  40b970:	ldr	w0, [x0, #1404]
  40b974:	ldr	x1, [x1, #616]
  40b978:	cbz	w0, 40be64 <ferror@plt+0xa274>
  40b97c:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40b980:	add	x0, x0, #0x98
  40b984:	bl	40e030 <ferror@plt+0xc440>
  40b988:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40b98c:	add	x0, x0, #0xf0
  40b990:	bl	40e0a0 <ferror@plt+0xc4b0>
  40b994:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  40b998:	ldr	w0, [x0, #1384]
  40b99c:	cbnz	w0, 40bd74 <ferror@plt+0xa184>
  40b9a0:	adrp	x20, 420000 <ferror@plt+0x1e410>
  40b9a4:	add	x20, x20, #0x420
  40b9a8:	mov	x0, x20
  40b9ac:	bl	40e0a0 <ferror@plt+0xc4b0>
  40b9b0:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40b9b4:	adrp	x19, 42c000 <ferror@plt+0x2a410>
  40b9b8:	add	x0, x0, #0x120
  40b9bc:	add	x19, x19, #0xc80
  40b9c0:	bl	40e0a0 <ferror@plt+0xc4b0>
  40b9c4:	mov	x0, x19
  40b9c8:	bl	40e0a0 <ferror@plt+0xc4b0>
  40b9cc:	ldr	w0, [x21, #3112]
  40b9d0:	cbz	w0, 40bc30 <ferror@plt+0xa040>
  40b9d4:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40b9d8:	add	x0, x0, #0x140
  40b9dc:	bl	40e0a0 <ferror@plt+0xc4b0>
  40b9e0:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  40b9e4:	ldr	w0, [x0, #1408]
  40b9e8:	cbnz	w0, 40bfcc <ferror@plt+0xa3dc>
  40b9ec:	mov	x0, x20
  40b9f0:	bl	40e0a0 <ferror@plt+0xc4b0>
  40b9f4:	ldr	w0, [x24, #2708]
  40b9f8:	cbnz	w0, 40bce8 <ferror@plt+0xa0f8>
  40b9fc:	ldr	w0, [x21, #3112]
  40ba00:	cbz	w0, 40bde8 <ferror@plt+0xa1f8>
  40ba04:	mov	x0, x19
  40ba08:	bl	40e0a0 <ferror@plt+0xc4b0>
  40ba0c:	ldr	w0, [x22, #2604]
  40ba10:	cbnz	w0, 40bd04 <ferror@plt+0xa114>
  40ba14:	ldr	w0, [x21, #3112]
  40ba18:	cbnz	w0, 40bb54 <ferror@plt+0x9f64>
  40ba1c:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x4320>
  40ba20:	ldr	w0, [x22, #1404]
  40ba24:	cbz	w0, 40bd20 <ferror@plt+0xa130>
  40ba28:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ba2c:	ldr	w0, [x0, #2680]
  40ba30:	cbz	w0, 40be3c <ferror@plt+0xa24c>
  40ba34:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ba38:	ldr	x0, [x0, #2664]
  40ba3c:	cbz	x0, 40ba58 <ferror@plt+0x9e68>
  40ba40:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40ba44:	add	x1, x1, #0x3e0
  40ba48:	mov	w2, #0x5                   	// #5
  40ba4c:	mov	x0, #0x0                   	// #0
  40ba50:	bl	401ae0 <dcgettext@plt>
  40ba54:	bl	40d6f0 <ferror@plt+0xbb00>
  40ba58:	adrp	x19, 463000 <stdin@@GLIBC_2.17+0x5320>
  40ba5c:	adrp	x20, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ba60:	ldr	w0, [x19, #668]
  40ba64:	ldr	w2, [x20, #3088]
  40ba68:	cbnz	w0, 40bbd8 <ferror@plt+0x9fe8>
  40ba6c:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40ba70:	add	x0, x1, #0xac0
  40ba74:	adrp	x3, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ba78:	adrp	x4, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40ba7c:	ldr	w0, [x0, w2, sxtw #2]
  40ba80:	str	w0, [x1, #2752]
  40ba84:	cmp	w0, #0x0
  40ba88:	str	w2, [x4, #2504]
  40ba8c:	cneg	w0, w0, lt  // lt = tstop
  40ba90:	str	w0, [x3, #3104]
  40ba94:	ldp	x19, x20, [sp, #16]
  40ba98:	ldp	x21, x22, [sp, #32]
  40ba9c:	ldp	x23, x24, [sp, #48]
  40baa0:	ldp	x29, x30, [sp], #96
  40baa4:	ret
  40baa8:	cmp	w1, #0x0
  40baac:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40bab0:	b.gt	40b8cc <ferror@plt+0x9cdc>
  40bab4:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40bab8:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x4320>
  40babc:	ldr	w2, [x19, #2832]
  40bac0:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40bac4:	ldr	w1, [x20, #2452]
  40bac8:	ldr	w0, [x0, #2500]
  40bacc:	cbnz	w2, 40bb44 <ferror@plt+0x9f54>
  40bad0:	cbz	w1, 40b938 <ferror@plt+0x9d48>
  40bad4:	mov	w1, #0x1                   	// #1
  40bad8:	str	w1, [x19, #2832]
  40badc:	adrp	x24, 464000 <stdin@@GLIBC_2.17+0x6320>
  40bae0:	cbnz	w0, 40bedc <ferror@plt+0xa2ec>
  40bae4:	ldr	w0, [x24, #2708]
  40bae8:	cbnz	w0, 40bedc <ferror@plt+0xa2ec>
  40baec:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40baf0:	mov	x1, #0x0                   	// #0
  40baf4:	add	x0, x0, #0x80
  40baf8:	bl	40e128 <ferror@plt+0xc538>
  40bafc:	b	40b950 <ferror@plt+0x9d60>
  40bb00:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40bb04:	adrp	x20, 461000 <stdin@@GLIBC_2.17+0x3320>
  40bb08:	str	wzr, [x0, #4004]
  40bb0c:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40bb10:	ldr	w1, [x20, #3120]
  40bb14:	ldr	w0, [x0, #672]
  40bb18:	cmp	w0, #0x1
  40bb1c:	b.ne	40b8b8 <ferror@plt+0x9cc8>  // b.any
  40bb20:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40bb24:	cmp	w1, #0x0
  40bb28:	str	w0, [x19, #2832]
  40bb2c:	b.gt	40b8cc <ferror@plt+0x9cdc>
  40bb30:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  40bb34:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40bb38:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40bb3c:	ldr	w1, [x1, #2452]
  40bb40:	ldr	w0, [x0, #2500]
  40bb44:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40bb48:	mov	w3, #0x1                   	// #1
  40bb4c:	str	w3, [x2, #2568]
  40bb50:	b	40bad0 <ferror@plt+0x9ee0>
  40bb54:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40bb58:	add	x0, x0, #0x288
  40bb5c:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bb60:	ldr	w0, [x23, #2704]
  40bb64:	cbz	w0, 40c070 <ferror@plt+0xa480>
  40bb68:	adrp	x19, 461000 <stdin@@GLIBC_2.17+0x3320>
  40bb6c:	ldr	x0, [x19, #2664]
  40bb70:	cbz	x0, 40ba58 <ferror@plt+0x9e68>
  40bb74:	adrp	x0, 42c000 <ferror@plt+0x2a410>
  40bb78:	add	x0, x0, #0xf78
  40bb7c:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bb80:	adrp	x20, 461000 <stdin@@GLIBC_2.17+0x3320>
  40bb84:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40bb88:	add	x0, x0, #0x2d0
  40bb8c:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bb90:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40bb94:	add	x0, x0, #0x2d8
  40bb98:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bb9c:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40bba0:	add	x0, x0, #0x320
  40bba4:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bba8:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40bbac:	add	x0, x0, #0x330
  40bbb0:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bbb4:	ldr	x1, [x19, #2664]
  40bbb8:	adrp	x19, 463000 <stdin@@GLIBC_2.17+0x5320>
  40bbbc:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40bbc0:	add	x0, x0, #0x338
  40bbc4:	bl	40e030 <ferror@plt+0xc440>
  40bbc8:	ldr	w0, [x19, #668]
  40bbcc:	ldr	w2, [x20, #3088]
  40bbd0:	cbz	w0, 40ba6c <ferror@plt+0x9e7c>
  40bbd4:	nop
  40bbd8:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x6320>
  40bbdc:	add	x22, x21, #0xac0
  40bbe0:	mov	x1, x22
  40bbe4:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  40bbe8:	add	x0, x0, #0x590
  40bbec:	bl	404c10 <ferror@plt+0x3020>
  40bbf0:	ldrsw	x3, [x20, #3088]
  40bbf4:	adrp	x4, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40bbf8:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40bbfc:	ldr	w1, [x19, #668]
  40bc00:	str	w0, [x4, #2504]
  40bc04:	ldr	w0, [x22, x3, lsl #2]
  40bc08:	str	w0, [x21, #2752]
  40bc0c:	cmp	w0, #0x0
  40bc10:	cneg	w0, w0, lt  // lt = tstop
  40bc14:	str	w0, [x2, #3104]
  40bc18:	cbz	w1, 40ba94 <ferror@plt+0x9ea4>
  40bc1c:	ldp	x19, x20, [sp, #16]
  40bc20:	ldp	x21, x22, [sp, #32]
  40bc24:	ldp	x23, x24, [sp, #48]
  40bc28:	ldp	x29, x30, [sp], #96
  40bc2c:	b	404b30 <ferror@plt+0x2f40>
  40bc30:	mov	x0, x20
  40bc34:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bc38:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40bc3c:	ldr	w0, [x0, #2752]
  40bc40:	cbz	w0, 40bdc8 <ferror@plt+0xa1d8>
  40bc44:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  40bc48:	stp	x25, x26, [sp, #64]
  40bc4c:	adrp	x25, 421000 <ferror@plt+0x1f410>
  40bc50:	ldr	w0, [x0, #1404]
  40bc54:	stp	x27, x28, [sp, #80]
  40bc58:	cbnz	w0, 40be80 <ferror@plt+0xa290>
  40bc5c:	adrp	x26, 421000 <ferror@plt+0x1f410>
  40bc60:	adrp	x27, 421000 <ferror@plt+0x1f410>
  40bc64:	add	x25, x25, #0x178
  40bc68:	add	x26, x26, #0x1b8
  40bc6c:	add	x27, x27, #0x1c0
  40bc70:	mov	x0, x25
  40bc74:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bc78:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40bc7c:	adrp	x25, 455000 <ferror@plt+0x53410>
  40bc80:	add	x0, x0, #0x1c8
  40bc84:	add	x25, x25, #0x258
  40bc88:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bc8c:	add	x0, x25, #0x20
  40bc90:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bc94:	add	x25, x25, #0x48
  40bc98:	mov	x0, x27
  40bc9c:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bca0:	mov	x0, x25
  40bca4:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bca8:	mov	x0, x26
  40bcac:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bcb0:	mov	x0, x27
  40bcb4:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bcb8:	mov	x0, x25
  40bcbc:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bcc0:	mov	x0, x26
  40bcc4:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bcc8:	ldp	x25, x26, [sp, #64]
  40bccc:	ldp	x27, x28, [sp, #80]
  40bcd0:	mov	x0, x19
  40bcd4:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bcd8:	mov	x0, x20
  40bcdc:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bce0:	ldr	w0, [x24, #2708]
  40bce4:	cbz	w0, 40b9fc <ferror@plt+0x9e0c>
  40bce8:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40bcec:	add	x0, x0, #0x1e0
  40bcf0:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bcf4:	mov	x0, x19
  40bcf8:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bcfc:	ldr	w0, [x22, #2604]
  40bd00:	cbz	w0, 40ba14 <ferror@plt+0x9e24>
  40bd04:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40bd08:	add	x0, x0, #0x238
  40bd0c:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bd10:	b	40ba14 <ferror@plt+0x9e24>
  40bd14:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40bd18:	str	w0, [x1, #4004]
  40bd1c:	b	40b8a0 <ferror@plt+0x9cb0>
  40bd20:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40bd24:	add	x0, x0, #0x258
  40bd28:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bd2c:	mov	x0, x20
  40bd30:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bd34:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40bd38:	add	x0, x0, #0x270
  40bd3c:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bd40:	mov	x0, x19
  40bd44:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bd48:	ldr	w0, [x21, #3112]
  40bd4c:	cbnz	w0, 40bb54 <ferror@plt+0x9f64>
  40bd50:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40bd54:	ldr	w0, [x22, #1404]
  40bd58:	ldr	w1, [x1, #2680]
  40bd5c:	cbz	w1, 40bdf8 <ferror@plt+0xa208>
  40bd60:	cbnz	w0, 40ba34 <ferror@plt+0x9e44>
  40bd64:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40bd68:	add	x0, x0, #0x360
  40bd6c:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bd70:	b	40ba34 <ferror@plt+0x9e44>
  40bd74:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40bd78:	add	x0, x0, #0x108
  40bd7c:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bd80:	b	40b9a0 <ferror@plt+0x9db0>
  40bd84:	adrp	x19, 422000 <ferror@plt+0x20410>
  40bd88:	add	x19, x19, #0x3b0
  40bd8c:	add	x19, x19, #0x20
  40bd90:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  40bd94:	mov	x0, x19
  40bd98:	add	x1, x1, #0x7c0
  40bd9c:	bl	4018a0 <fopen@plt>
  40bda0:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  40bda4:	str	x0, [x2, #688]
  40bda8:	cbnz	x0, 40b88c <ferror@plt+0x9c9c>
  40bdac:	mov	w2, #0x5                   	// #5
  40bdb0:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40bdb4:	add	x1, x1, #0xde0
  40bdb8:	bl	401ae0 <dcgettext@plt>
  40bdbc:	mov	x1, x19
  40bdc0:	bl	40da50 <ferror@plt+0xbe60>
  40bdc4:	b	40b88c <ferror@plt+0x9c9c>
  40bdc8:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  40bdcc:	ldr	w0, [x0, #1404]
  40bdd0:	cbnz	w0, 40bcd0 <ferror@plt+0xa0e0>
  40bdd4:	adrp	x0, 455000 <ferror@plt+0x53410>
  40bdd8:	add	x0, x0, #0x258
  40bddc:	add	x0, x0, #0x20
  40bde0:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bde4:	b	40bcd0 <ferror@plt+0xa0e0>
  40bde8:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40bdec:	add	x0, x0, #0x218
  40bdf0:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bdf4:	b	40ba04 <ferror@plt+0x9e14>
  40bdf8:	cbnz	w0, 40be3c <ferror@plt+0xa24c>
  40bdfc:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40be00:	add	x0, x0, #0x398
  40be04:	bl	40e0a0 <ferror@plt+0xc4b0>
  40be08:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40be0c:	add	x0, x0, #0x3b0
  40be10:	bl	40e0a0 <ferror@plt+0xc4b0>
  40be14:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40be18:	add	x0, x0, #0x3c8
  40be1c:	bl	40e0a0 <ferror@plt+0xc4b0>
  40be20:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40be24:	add	x0, x0, #0x1b8
  40be28:	bl	40e0a0 <ferror@plt+0xc4b0>
  40be2c:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40be30:	add	x0, x0, #0x140
  40be34:	bl	40e0a0 <ferror@plt+0xc4b0>
  40be38:	b	40ba34 <ferror@plt+0x9e44>
  40be3c:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40be40:	add	x0, x0, #0x378
  40be44:	bl	40e0a0 <ferror@plt+0xc4b0>
  40be48:	b	40ba34 <ferror@plt+0x9e44>
  40be4c:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  40be50:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40be54:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40be58:	ldr	w1, [x1, #2452]
  40be5c:	ldr	w0, [x0, #2500]
  40be60:	b	40bad0 <ferror@plt+0x9ee0>
  40be64:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40be68:	add	x0, x0, #0xc8
  40be6c:	bl	40e030 <ferror@plt+0xc440>
  40be70:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40be74:	add	x0, x0, #0xf0
  40be78:	bl	40e0a0 <ferror@plt+0xc4b0>
  40be7c:	b	40b994 <ferror@plt+0x9da4>
  40be80:	add	x25, x25, #0x178
  40be84:	adrp	x28, 421000 <ferror@plt+0x1f410>
  40be88:	mov	x0, x25
  40be8c:	bl	40e0a0 <ferror@plt+0xc4b0>
  40be90:	add	x28, x28, #0x1a0
  40be94:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40be98:	add	x0, x0, #0x188
  40be9c:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bea0:	mov	x0, x28
  40bea4:	adrp	x26, 421000 <ferror@plt+0x1f410>
  40bea8:	bl	40e0a0 <ferror@plt+0xc4b0>
  40beac:	add	x26, x26, #0x1b8
  40beb0:	mov	x0, x26
  40beb4:	adrp	x27, 421000 <ferror@plt+0x1f410>
  40beb8:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bebc:	add	x27, x27, #0x1c0
  40bec0:	mov	x0, x27
  40bec4:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bec8:	mov	x0, x28
  40becc:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bed0:	mov	x0, x26
  40bed4:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bed8:	b	40bc70 <ferror@plt+0xa080>
  40bedc:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40bee0:	ldr	w0, [x0, #2568]
  40bee4:	cbnz	w0, 40c004 <ferror@plt+0xa414>
  40bee8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40beec:	ldr	w0, [x0, #2584]
  40bef0:	cbz	w0, 40bff8 <ferror@plt+0xa408>
  40bef4:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40bef8:	add	x1, x1, #0x10
  40befc:	mov	w2, #0x5                   	// #5
  40bf00:	mov	x0, #0x0                   	// #0
  40bf04:	bl	401ae0 <dcgettext@plt>
  40bf08:	bl	40d6f0 <ferror@plt+0xbb00>
  40bf0c:	ldr	w1, [x19, #2832]
  40bf10:	cbz	w1, 40b950 <ferror@plt+0x9d60>
  40bf14:	b	40baec <ferror@plt+0x9efc>
  40bf18:	adrp	x21, 45d000 <ferror@plt+0x5b410>
  40bf1c:	mov	w2, #0x5                   	// #5
  40bf20:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40bf24:	mov	x0, #0x0                   	// #0
  40bf28:	ldr	x23, [x21, #3280]
  40bf2c:	add	x1, x1, #0xe10
  40bf30:	bl	401ae0 <dcgettext@plt>
  40bf34:	mov	x1, x0
  40bf38:	mov	x0, x23
  40bf3c:	bl	401bc0 <fprintf@plt>
  40bf40:	ldr	x21, [x21, #3280]
  40bf44:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40bf48:	add	x1, x1, #0xe58
  40bf4c:	mov	w2, #0x5                   	// #5
  40bf50:	mov	x0, #0x0                   	// #0
  40bf54:	bl	401ae0 <dcgettext@plt>
  40bf58:	mov	x1, x0
  40bf5c:	mov	x0, x21
  40bf60:	bl	401bc0 <fprintf@plt>
  40bf64:	ldr	w1, [x20, #3120]
  40bf68:	b	40b8e4 <ferror@plt+0x9cf4>
  40bf6c:	adrp	x3, 45d000 <ferror@plt+0x5b410>
  40bf70:	mov	w2, #0x5                   	// #5
  40bf74:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40bf78:	mov	x0, #0x0                   	// #0
  40bf7c:	ldr	x20, [x3, #3280]
  40bf80:	add	x1, x1, #0xf70
  40bf84:	bl	401ae0 <dcgettext@plt>
  40bf88:	mov	x1, x0
  40bf8c:	mov	x0, x20
  40bf90:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x4320>
  40bf94:	bl	401bc0 <fprintf@plt>
  40bf98:	ldr	w0, [x20, #2452]
  40bf9c:	cbz	w0, 40b918 <ferror@plt+0x9d28>
  40bfa0:	adrp	x3, 45d000 <ferror@plt+0x5b410>
  40bfa4:	mov	w2, #0x5                   	// #5
  40bfa8:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40bfac:	mov	x0, #0x0                   	// #0
  40bfb0:	ldr	x21, [x3, #3280]
  40bfb4:	add	x1, x1, #0xfa0
  40bfb8:	bl	401ae0 <dcgettext@plt>
  40bfbc:	mov	x1, x0
  40bfc0:	mov	x0, x21
  40bfc4:	bl	401bc0 <fprintf@plt>
  40bfc8:	b	40babc <ferror@plt+0x9ecc>
  40bfcc:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40bfd0:	add	x0, x0, #0x160
  40bfd4:	bl	40e0a0 <ferror@plt+0xc4b0>
  40bfd8:	b	40b9ec <ferror@plt+0x9dfc>
  40bfdc:	adrp	x3, 45d000 <ferror@plt+0x5b410>
  40bfe0:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40bfe4:	mov	w2, #0x5                   	// #5
  40bfe8:	add	x1, x1, #0xea0
  40bfec:	ldr	x21, [x3, #3280]
  40bff0:	mov	x0, #0x0                   	// #0
  40bff4:	b	40bf54 <ferror@plt+0xa364>
  40bff8:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40bffc:	add	x1, x1, #0x40
  40c000:	b	40befc <ferror@plt+0xa30c>
  40c004:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40c008:	add	x1, x1, #0xfe8
  40c00c:	b	40befc <ferror@plt+0xa30c>
  40c010:	adrp	x3, 45d000 <ferror@plt+0x5b410>
  40c014:	mov	w2, #0x5                   	// #5
  40c018:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40c01c:	mov	x0, #0x0                   	// #0
  40c020:	ldr	x20, [x3, #3280]
  40c024:	add	x1, x1, #0xf08
  40c028:	bl	401ae0 <dcgettext@plt>
  40c02c:	mov	x1, x0
  40c030:	mov	x0, x20
  40c034:	bl	401bc0 <fprintf@plt>
  40c038:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40c03c:	ldr	w0, [x0, #4004]
  40c040:	cbz	w0, 40b904 <ferror@plt+0x9d14>
  40c044:	adrp	x3, 45d000 <ferror@plt+0x5b410>
  40c048:	mov	w2, #0x5                   	// #5
  40c04c:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40c050:	mov	x0, #0x0                   	// #0
  40c054:	ldr	x20, [x3, #3280]
  40c058:	add	x1, x1, #0xf40
  40c05c:	bl	401ae0 <dcgettext@plt>
  40c060:	mov	x1, x0
  40c064:	mov	x0, x20
  40c068:	bl	401bc0 <fprintf@plt>
  40c06c:	b	40b904 <ferror@plt+0x9d14>
  40c070:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40c074:	add	x0, x0, #0x2a0
  40c078:	bl	40e0a0 <ferror@plt+0xc4b0>
  40c07c:	b	40bb68 <ferror@plt+0x9f78>
  40c080:	adrp	x1, 420000 <ferror@plt+0x1e410>
  40c084:	add	x1, x1, #0xdb8
  40c088:	mov	w2, #0x5                   	// #5
  40c08c:	mov	x0, #0x0                   	// #0
  40c090:	stp	x19, x20, [sp, #16]
  40c094:	stp	x21, x22, [sp, #32]
  40c098:	stp	x23, x24, [sp, #48]
  40c09c:	stp	x25, x26, [sp, #64]
  40c0a0:	stp	x27, x28, [sp, #80]
  40c0a4:	bl	401ae0 <dcgettext@plt>
  40c0a8:	bl	4121e0 <ferror@plt+0x105f0>
  40c0ac:	mov	w0, #0x1                   	// #1
  40c0b0:	bl	40ac28 <ferror@plt+0x9038>
  40c0b4:	mov	w0, #0x1                   	// #1
  40c0b8:	stp	x25, x26, [sp, #64]
  40c0bc:	stp	x27, x28, [sp, #80]
  40c0c0:	bl	40ac28 <ferror@plt+0x9038>
  40c0c4:	nop
  40c0c8:	stp	x29, x30, [sp, #-80]!
  40c0cc:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c0d0:	mov	w2, #0x93ff                	// #37887
  40c0d4:	mov	x29, sp
  40c0d8:	ldr	w4, [x0, #2708]
  40c0dc:	movk	w2, #0x7735, lsl #16
  40c0e0:	mov	w0, #0x7cff                	// #31999
  40c0e4:	adrp	x3, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c0e8:	cmp	w4, #0x0
  40c0ec:	stp	x19, x20, [sp, #16]
  40c0f0:	csel	w2, w2, w0, ne  // ne = any
  40c0f4:	adrp	x19, 463000 <stdin@@GLIBC_2.17+0x5320>
  40c0f8:	str	w2, [x3, #3408]
  40c0fc:	mov	x1, #0x4                   	// #4
  40c100:	stp	x21, x22, [sp, #32]
  40c104:	mov	w22, #0x7d0                 	// #2000
  40c108:	str	w22, [x19, #648]
  40c10c:	mov	w0, w22
  40c110:	stp	x23, x24, [sp, #48]
  40c114:	mov	w24, #0x64                  	// #100
  40c118:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x6320>
  40c11c:	stp	x25, x26, [sp, #64]
  40c120:	bl	40d780 <ferror@plt+0xbb90>
  40c124:	mov	x3, x0
  40c128:	ldr	w0, [x19, #648]
  40c12c:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c130:	mov	x1, #0x4                   	// #4
  40c134:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x4320>
  40c138:	str	x3, [x2, #2760]
  40c13c:	adrp	x23, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c140:	adrp	x26, 464000 <stdin@@GLIBC_2.17+0x6320>
  40c144:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x5320>
  40c148:	bl	40d780 <ferror@plt+0xbb90>
  40c14c:	mov	x3, x0
  40c150:	ldr	w0, [x19, #648]
  40c154:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c158:	mov	x1, #0x4                   	// #4
  40c15c:	str	x3, [x2, #2552]
  40c160:	bl	40d780 <ferror@plt+0xbb90>
  40c164:	mov	x3, x0
  40c168:	ldr	w0, [x19, #648]
  40c16c:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  40c170:	mov	x1, #0x4                   	// #4
  40c174:	str	x3, [x2, #2720]
  40c178:	bl	40d780 <ferror@plt+0xbb90>
  40c17c:	mov	x3, x0
  40c180:	ldr	w0, [x19, #648]
  40c184:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  40c188:	mov	x1, #0x4                   	// #4
  40c18c:	str	x3, [x2, #680]
  40c190:	bl	40d780 <ferror@plt+0xbb90>
  40c194:	mov	x3, x0
  40c198:	ldr	w0, [x19, #648]
  40c19c:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c1a0:	mov	x1, #0x4                   	// #4
  40c1a4:	str	x3, [x2, #3136]
  40c1a8:	bl	40d780 <ferror@plt+0xbb90>
  40c1ac:	mov	x3, x0
  40c1b0:	ldr	w0, [x19, #648]
  40c1b4:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c1b8:	mov	x1, #0x4                   	// #4
  40c1bc:	str	x3, [x2, #408]
  40c1c0:	bl	40d780 <ferror@plt+0xbb90>
  40c1c4:	mov	x3, x0
  40c1c8:	ldr	w0, [x19, #648]
  40c1cc:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  40c1d0:	mov	x1, #0x4                   	// #4
  40c1d4:	str	x3, [x2, #640]
  40c1d8:	bl	40d780 <ferror@plt+0xbb90>
  40c1dc:	mov	x3, x0
  40c1e0:	ldr	w0, [x19, #648]
  40c1e4:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  40c1e8:	mov	x1, #0x4                   	// #4
  40c1ec:	str	x3, [x2, #1392]
  40c1f0:	bl	40d780 <ferror@plt+0xbb90>
  40c1f4:	mov	x3, x0
  40c1f8:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c1fc:	str	w24, [x25, #1380]
  40c200:	mov	w0, w24
  40c204:	mov	x1, #0x4                   	// #4
  40c208:	str	x3, [x2, #2536]
  40c20c:	bl	40d780 <ferror@plt+0xbb90>
  40c210:	mov	x3, x0
  40c214:	ldr	w0, [x25, #1380]
  40c218:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c21c:	mov	x1, #0x4                   	// #4
  40c220:	str	x3, [x2, #2840]
  40c224:	bl	40d780 <ferror@plt+0xbb90>
  40c228:	mov	x3, x0
  40c22c:	ldr	w0, [x25, #1380]
  40c230:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x5320>
  40c234:	mov	x1, #0x4                   	// #4
  40c238:	str	x3, [x2, #688]
  40c23c:	bl	40d780 <ferror@plt+0xbb90>
  40c240:	mov	x3, x0
  40c244:	ldr	w0, [x25, #1380]
  40c248:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c24c:	mov	x1, #0x1                   	// #1
  40c250:	str	x3, [x2, #3152]
  40c254:	bl	40d780 <ferror@plt+0xbb90>
  40c258:	mov	x3, x0
  40c25c:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x5320>
  40c260:	mov	w0, #0x28                  	// #40
  40c264:	mov	x1, #0x4                   	// #4
  40c268:	str	w0, [x21, #2728]
  40c26c:	str	x3, [x2, #2728]
  40c270:	bl	40d780 <ferror@plt+0xbb90>
  40c274:	mov	x3, x0
  40c278:	ldr	w0, [x21, #2728]
  40c27c:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c280:	mov	x1, #0x4                   	// #4
  40c284:	str	x3, [x2, #2592]
  40c288:	bl	40d780 <ferror@plt+0xbb90>
  40c28c:	mov	x3, x0
  40c290:	ldr	w0, [x21, #2728]
  40c294:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c298:	mov	x1, #0x4                   	// #4
  40c29c:	str	x3, [x2, #2824]
  40c2a0:	bl	40d780 <ferror@plt+0xbb90>
  40c2a4:	mov	x3, x0
  40c2a8:	ldr	w0, [x21, #2728]
  40c2ac:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  40c2b0:	mov	x1, #0x4                   	// #4
  40c2b4:	str	x3, [x2, #2696]
  40c2b8:	bl	40d780 <ferror@plt+0xbb90>
  40c2bc:	mov	x3, x0
  40c2c0:	ldr	w0, [x21, #2728]
  40c2c4:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  40c2c8:	mov	x1, #0x8                   	// #8
  40c2cc:	str	x3, [x2, #2744]
  40c2d0:	bl	40d780 <ferror@plt+0xbb90>
  40c2d4:	mov	x3, x0
  40c2d8:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x5320>
  40c2dc:	mov	w0, w24
  40c2e0:	str	w24, [x23, #2560]
  40c2e4:	mov	x1, #0x4                   	// #4
  40c2e8:	str	x3, [x2, #656]
  40c2ec:	bl	40d780 <ferror@plt+0xbb90>
  40c2f0:	mov	x3, x0
  40c2f4:	ldr	w0, [x23, #2560]
  40c2f8:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c2fc:	mov	x1, #0x4                   	// #4
  40c300:	str	x3, [x2, #2488]
  40c304:	bl	40d780 <ferror@plt+0xbb90>
  40c308:	mov	x3, x0
  40c30c:	ldr	w0, [x23, #2560]
  40c310:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x5320>
  40c314:	mov	x1, #0x4                   	// #4
  40c318:	str	x3, [x2, #632]
  40c31c:	bl	40d780 <ferror@plt+0xbb90>
  40c320:	mov	x3, x0
  40c324:	ldr	w0, [x23, #2560]
  40c328:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c32c:	mov	x1, #0x1                   	// #1
  40c330:	str	x3, [x2, #2720]
  40c334:	bl	40d780 <ferror@plt+0xbb90>
  40c338:	adrp	x4, 464000 <stdin@@GLIBC_2.17+0x6320>
  40c33c:	mov	w2, #0x1f4                 	// #500
  40c340:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c344:	mov	x1, #0x1                   	// #1
  40c348:	str	x0, [x4, #656]
  40c34c:	mov	w0, w2
  40c350:	str	w2, [x3, #420]
  40c354:	bl	40d780 <ferror@plt+0xbb90>
  40c358:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c35c:	mov	w3, #0x2ee                 	// #750
  40c360:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c364:	str	w22, [x26, #668]
  40c368:	str	w3, [x2, #3176]
  40c36c:	str	x0, [x1, #3096]
  40c370:	mov	w0, w22
  40c374:	mov	x1, #0x4                   	// #4
  40c378:	bl	40d780 <ferror@plt+0xbb90>
  40c37c:	mov	x3, x0
  40c380:	ldr	w0, [x26, #668]
  40c384:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  40c388:	mov	x1, #0x4                   	// #4
  40c38c:	str	x3, [x2, #3992]
  40c390:	bl	40d780 <ferror@plt+0xbb90>
  40c394:	adrp	x4, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c398:	mov	w2, #0x9c4                 	// #2500
  40c39c:	adrp	x3, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c3a0:	mov	x1, #0x4                   	// #4
  40c3a4:	str	x0, [x4, #2520]
  40c3a8:	mov	w0, w2
  40c3ac:	str	w2, [x3, #2768]
  40c3b0:	bl	40d780 <ferror@plt+0xbb90>
  40c3b4:	mov	w2, #0x3e8                 	// #1000
  40c3b8:	adrp	x3, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c3bc:	str	w2, [x20, #2720]
  40c3c0:	mov	x1, #0x4                   	// #4
  40c3c4:	str	x0, [x3, #2696]
  40c3c8:	mov	w0, w2
  40c3cc:	bl	40d780 <ferror@plt+0xbb90>
  40c3d0:	mov	x3, x0
  40c3d4:	ldr	w0, [x20, #2720]
  40c3d8:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c3dc:	mov	x1, #0x4                   	// #4
  40c3e0:	str	x3, [x2, #424]
  40c3e4:	bl	40d780 <ferror@plt+0xbb90>
  40c3e8:	mov	x3, x0
  40c3ec:	ldr	w0, [x20, #2720]
  40c3f0:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x5320>
  40c3f4:	mov	x1, #0x4                   	// #4
  40c3f8:	str	x3, [x2, #672]
  40c3fc:	bl	40d780 <ferror@plt+0xbb90>
  40c400:	mov	x3, x0
  40c404:	ldr	w0, [x20, #2720]
  40c408:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c40c:	mov	x1, #0x4                   	// #4
  40c410:	str	x3, [x2, #2472]
  40c414:	bl	40d780 <ferror@plt+0xbb90>
  40c418:	mov	x3, x0
  40c41c:	ldr	w0, [x20, #2720]
  40c420:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c424:	mov	x1, #0x4                   	// #4
  40c428:	str	x3, [x2, #2744]
  40c42c:	bl	40d780 <ferror@plt+0xbb90>
  40c430:	mov	x3, x0
  40c434:	ldr	w0, [x20, #2720]
  40c438:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c43c:	mov	x1, #0x8                   	// #8
  40c440:	str	x3, [x2, #2672]
  40c444:	bl	40d780 <ferror@plt+0xbb90>
  40c448:	mov	x3, x0
  40c44c:	ldr	w0, [x20, #2720]
  40c450:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  40c454:	mov	x1, #0x8                   	// #8
  40c458:	str	x3, [x2, #3984]
  40c45c:	bl	40d780 <ferror@plt+0xbb90>
  40c460:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c464:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c468:	ldp	x19, x20, [sp, #16]
  40c46c:	str	x0, [x2, #3400]
  40c470:	str	xzr, [x1, #2576]
  40c474:	ldp	x21, x22, [sp, #32]
  40c478:	ldp	x23, x24, [sp, #48]
  40c47c:	ldp	x25, x26, [sp, #64]
  40c480:	ldp	x29, x30, [sp], #80
  40c484:	ret
  40c488:	stp	x29, x30, [sp, #-48]!
  40c48c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c490:	adrp	x1, 45d000 <ferror@plt+0x5b410>
  40c494:	mov	x29, sp
  40c498:	ldr	w0, [x0, #3160]
  40c49c:	stp	x19, x20, [sp, #16]
  40c4a0:	stp	x21, x22, [sp, #32]
  40c4a4:	ldr	x22, [x1, #3288]
  40c4a8:	cbz	w0, 40c524 <ferror@plt+0xa934>
  40c4ac:	adrp	x21, 422000 <ferror@plt+0x20410>
  40c4b0:	adrp	x19, 45d000 <ferror@plt+0x5b410>
  40c4b4:	add	x21, x21, #0x3b0
  40c4b8:	add	x19, x19, #0xe10
  40c4bc:	adrp	x20, 455000 <ferror@plt+0x53410>
  40c4c0:	add	x20, x20, #0x258
  40c4c4:	mov	w2, #0x5                   	// #5
  40c4c8:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40c4cc:	mov	x0, #0x0                   	// #0
  40c4d0:	add	x1, x1, #0x418
  40c4d4:	bl	401ae0 <dcgettext@plt>
  40c4d8:	mov	x1, x0
  40c4dc:	ldr	x2, [x20, #24]
  40c4e0:	mov	x0, x22
  40c4e4:	bl	401bc0 <fprintf@plt>
  40c4e8:	mov	w2, #0x5                   	// #5
  40c4ec:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40c4f0:	mov	x0, #0x0                   	// #0
  40c4f4:	add	x1, x1, #0x438
  40c4f8:	bl	401ae0 <dcgettext@plt>
  40c4fc:	mov	x1, x0
  40c500:	mov	x4, x19
  40c504:	add	x2, x21, #0x20
  40c508:	mov	x0, x22
  40c50c:	ldr	x5, [x20, #24]
  40c510:	ldp	x19, x20, [sp, #16]
  40c514:	mov	x3, x5
  40c518:	ldp	x21, x22, [sp, #32]
  40c51c:	ldp	x29, x30, [sp], #48
  40c520:	b	401bc0 <fprintf@plt>
  40c524:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c528:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x5320>
  40c52c:	adrp	x19, 45d000 <ferror@plt+0x5b410>
  40c530:	add	x19, x19, #0xe10
  40c534:	ldr	w1, [x0, #3112]
  40c538:	adrp	x4, 420000 <ferror@plt+0x1e410>
  40c53c:	ldr	x3, [x2, #616]
  40c540:	cmp	w1, #0x0
  40c544:	add	x4, x4, #0x450
  40c548:	adrp	x0, 43a000 <ferror@plt+0x38410>
  40c54c:	adrp	x21, 422000 <ferror@plt+0x20410>
  40c550:	add	x0, x0, #0x400
  40c554:	add	x21, x21, #0x3b0
  40c558:	csel	x4, x4, x0, ne  // ne = any
  40c55c:	mov	x2, x21
  40c560:	mov	x0, x19
  40c564:	mov	x1, #0x800                 	// #2048
  40c568:	bl	401860 <snprintf@plt>
  40c56c:	str	x19, [x19, #2056]
  40c570:	b	40c4bc <ferror@plt+0xa8cc>
  40c574:	nop
  40c578:	stp	x29, x30, [sp, #-176]!
  40c57c:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x6320>
  40c580:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  40c584:	mov	x29, sp
  40c588:	str	w0, [sp, #108]
  40c58c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c590:	stp	x23, x24, [sp, #48]
  40c594:	mov	x24, x1
  40c598:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40c59c:	str	wzr, [x0, #2500]
  40c5a0:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  40c5a4:	adrp	x6, 462000 <stdin@@GLIBC_2.17+0x4320>
  40c5a8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x6320>
  40c5ac:	str	wzr, [x0, #1384]
  40c5b0:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40c5b4:	adrp	x7, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c5b8:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c5bc:	str	wzr, [x0, #664]
  40c5c0:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c5c4:	str	wzr, [x2, #2460]
  40c5c8:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x5320>
  40c5cc:	str	wzr, [x0, #3112]
  40c5d0:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c5d4:	str	wzr, [x9, #4008]
  40c5d8:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x6320>
  40c5dc:	str	wzr, [x0, #3192]
  40c5e0:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c5e4:	str	wzr, [x1, #2708]
  40c5e8:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c5ec:	str	wzr, [x0, #2604]
  40c5f0:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c5f4:	stp	x27, x28, [sp, #80]
  40c5f8:	adrp	x28, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c5fc:	adrp	x5, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c600:	str	wzr, [x6, #1416]
  40c604:	adrp	x6, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c608:	str	wzr, [x9, #4012]
  40c60c:	adrp	x4, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c610:	str	wzr, [x8, #4004]
  40c614:	adrp	x27, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c618:	str	wzr, [x7, #2832]
  40c61c:	adrp	x23, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c620:	str	wzr, [x2, #696]
  40c624:	mov	w2, #0xffffffff            	// #-1
  40c628:	str	wzr, [x3, #2600]
  40c62c:	adrp	x3, 420000 <ferror@plt+0x1e410>
  40c630:	str	wzr, [x1, #2752]
  40c634:	add	x3, x3, #0x9f0
  40c638:	str	wzr, [x0, #2716]
  40c63c:	mov	x1, #0x1                   	// #1
  40c640:	str	wzr, [x28, #2708]
  40c644:	mov	w0, #0x800                 	// #2048
  40c648:	stp	x19, x20, [sp, #16]
  40c64c:	mov	w20, #0x1                   	// #1
  40c650:	add	x23, x23, #0x130
  40c654:	stp	x21, x22, [sp, #32]
  40c658:	adrp	x22, 45d000 <ferror@plt+0x5b410>
  40c65c:	add	x22, x22, #0xe10
  40c660:	stp	x25, x26, [sp, #64]
  40c664:	adrp	x26, 463000 <stdin@@GLIBC_2.17+0x5320>
  40c668:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x4320>
  40c66c:	str	wzr, [x6, #2680]
  40c670:	adrp	x6, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c674:	strb	w20, [x5, #2512]
  40c678:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c67c:	str	wzr, [x6, #2584]
  40c680:	adrp	x6, 464000 <stdin@@GLIBC_2.17+0x6320>
  40c684:	str	w0, [x4, #3116]
  40c688:	add	x21, x21, #0xf0
  40c68c:	str	w2, [x6, #672]
  40c690:	adrp	x6, 463000 <stdin@@GLIBC_2.17+0x5320>
  40c694:	str	w20, [x26, #668]
  40c698:	str	w2, [x6, #664]
  40c69c:	adrp	x6, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c6a0:	str	w20, [x25, #1400]
  40c6a4:	str	w2, [x6, #3088]
  40c6a8:	adrp	x6, 462000 <stdin@@GLIBC_2.17+0x4320>
  40c6ac:	str	wzr, [x27, #3124]
  40c6b0:	str	w2, [x6, #1408]
  40c6b4:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c6b8:	str	xzr, [x22, #2080]
  40c6bc:	str	w20, [x2, #3180]
  40c6c0:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c6c4:	str	xzr, [x22, #2088]
  40c6c8:	str	w20, [x2, #2704]
  40c6cc:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c6d0:	str	wzr, [x2, #2508]
  40c6d4:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c6d8:	str	wzr, [x2, #3188]
  40c6dc:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  40c6e0:	str	wzr, [x2, #1404]
  40c6e4:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c6e8:	str	wzr, [x2, #3120]
  40c6ec:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c6f0:	str	wzr, [x2, #3160]
  40c6f4:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x5320>
  40c6f8:	str	x3, [x2, #616]
  40c6fc:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c700:	str	xzr, [x2, #2664]
  40c704:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c708:	str	wzr, [x2, #2728]
  40c70c:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  40c710:	strb	wzr, [x2, #2736]
  40c714:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c718:	strb	wzr, [x2, #3132]
  40c71c:	bl	40d780 <ferror@plt+0xbb90>
  40c720:	adrp	x5, 463000 <stdin@@GLIBC_2.17+0x5320>
  40c724:	adrp	x4, 463000 <stdin@@GLIBC_2.17+0x5320>
  40c728:	adrp	x3, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c72c:	mov	x2, x0
  40c730:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c734:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c738:	str	x2, [x5, #640]
  40c73c:	str	wzr, [x4, #680]
  40c740:	str	wzr, [x3, #2736]
  40c744:	str	wzr, [x0, #2816]
  40c748:	mov	x0, x23
  40c74c:	str	wzr, [x1, #3168]
  40c750:	mov	x1, #0x1                   	// #1
  40c754:	strb	wzr, [x2]
  40c758:	bl	402330 <ferror@plt+0x740>
  40c75c:	mov	x1, #0x8                   	// #8
  40c760:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c764:	add	x0, x0, #0x110
  40c768:	bl	402330 <ferror@plt+0x740>
  40c76c:	mov	x1, #0x1                   	// #1
  40c770:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c774:	add	x0, x0, #0x150
  40c778:	bl	402330 <ferror@plt+0x740>
  40c77c:	mov	x1, #0x1                   	// #1
  40c780:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c784:	add	x0, x0, #0x170
  40c788:	bl	402330 <ferror@plt+0x740>
  40c78c:	adrp	x2, 421000 <ferror@plt+0x1f410>
  40c790:	add	x2, x2, #0xf60
  40c794:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40c798:	add	x1, x1, #0xf50
  40c79c:	mov	x0, x21
  40c7a0:	stp	x1, x2, [sp, #160]
  40c7a4:	mov	x1, #0x8                   	// #8
  40c7a8:	bl	402330 <ferror@plt+0x740>
  40c7ac:	add	x1, sp, #0xa0
  40c7b0:	mov	w2, #0x2                   	// #2
  40c7b4:	mov	x0, x21
  40c7b8:	bl	402378 <ferror@plt+0x788>
  40c7bc:	bl	412640 <ferror@plt+0x10a50>
  40c7c0:	bl	412308 <ferror@plt+0x10718>
  40c7c4:	ldr	x0, [x24]
  40c7c8:	bl	401930 <__xpg_basename@plt>
  40c7cc:	adrp	x1, 455000 <ferror@plt+0x53410>
  40c7d0:	add	x1, x1, #0x258
  40c7d4:	str	x1, [sp, #120]
  40c7d8:	str	x0, [x1, #24]
  40c7dc:	cbz	x0, 40c7f8 <ferror@plt+0xac08>
  40c7e0:	mov	x19, x0
  40c7e4:	bl	401790 <strlen@plt>
  40c7e8:	add	x19, x19, x0
  40c7ec:	ldurb	w0, [x19, #-1]
  40c7f0:	cmp	w0, #0x2b
  40c7f4:	b.eq	40d184 <ferror@plt+0xb594>  // b.none
  40c7f8:	ldr	w1, [sp, #108]
  40c7fc:	mov	x2, x24
  40c800:	adrp	x0, 455000 <ferror@plt+0x53410>
  40c804:	mov	w3, #0x0                   	// #0
  40c808:	add	x0, x0, #0x2e0
  40c80c:	bl	412808 <ferror@plt+0x10c18>
  40c810:	mov	x19, x0
  40c814:	cbz	x0, 40d21c <ferror@plt+0xb62c>
  40c818:	adrp	x20, 422000 <ferror@plt+0x20410>
  40c81c:	add	x20, x20, #0x300
  40c820:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c824:	add	x0, x0, #0x5c
  40c828:	str	wzr, [sp, #112]
  40c82c:	str	x0, [sp, #128]
  40c830:	add	x2, sp, #0x9c
  40c834:	add	x1, sp, #0xa0
  40c838:	mov	x0, x19
  40c83c:	bl	4131d8 <ferror@plt+0x115e8>
  40c840:	cmp	w0, #0x0
  40c844:	cbz	w0, 40c890 <ferror@plt+0xaca0>
  40c848:	b.lt	40d1dc <ferror@plt+0xb5ec>  // b.tstop
  40c84c:	sub	w0, w0, #0x1
  40c850:	cmp	w0, #0x56
  40c854:	b.hi	40c830 <ferror@plt+0xac40>  // b.pmore
  40c858:	ldrh	w0, [x20, w0, uxtw #1]
  40c85c:	adr	x1, 40c868 <ferror@plt+0xac78>
  40c860:	add	x0, x1, w0, sxth #2
  40c864:	br	x0
  40c868:	ldr	x1, [sp, #128]
  40c86c:	mov	w0, #0x1                   	// #1
  40c870:	add	x2, sp, #0x9c
  40c874:	strb	w0, [x1]
  40c878:	add	x1, sp, #0xa0
  40c87c:	mov	x0, x19
  40c880:	bl	4131d8 <ferror@plt+0x115e8>
  40c884:	cmp	w0, #0x0
  40c888:	cbnz	w0, 40c848 <ferror@plt+0xac58>
  40c88c:	nop
  40c890:	mov	x0, x19
  40c894:	bl	413658 <ferror@plt+0x11a68>
  40c898:	ldr	w2, [sp, #156]
  40c89c:	adrp	x4, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c8a0:	ldr	w1, [sp, #108]
  40c8a4:	adrp	x3, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c8a8:	mov	x0, #0x0                   	// #0
  40c8ac:	sub	w1, w1, w2
  40c8b0:	str	w1, [x4, #416]
  40c8b4:	add	x4, x24, w2, sxtw #3
  40c8b8:	str	x4, [x3, #2688]
  40c8bc:	cmp	w1, #0x0
  40c8c0:	sxtw	x2, w2
  40c8c4:	b.le	40c8cc <ferror@plt+0xacdc>
  40c8c8:	ldr	x0, [x24, x2, lsl #3]
  40c8cc:	bl	416a78 <ferror@plt+0x14e88>
  40c8d0:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c8d4:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c8d8:	adrp	x7, 462000 <stdin@@GLIBC_2.17+0x4320>
  40c8dc:	adrp	x6, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c8e0:	adrp	x5, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c8e4:	adrp	x4, 464000 <stdin@@GLIBC_2.17+0x6320>
  40c8e8:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  40c8ec:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c8f0:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  40c8f4:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c8f8:	adrp	x18, 463000 <stdin@@GLIBC_2.17+0x5320>
  40c8fc:	adrp	x17, 463000 <stdin@@GLIBC_2.17+0x5320>
  40c900:	adrp	x16, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c904:	adrp	x15, 463000 <stdin@@GLIBC_2.17+0x5320>
  40c908:	adrp	x14, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c90c:	adrp	x13, 462000 <stdin@@GLIBC_2.17+0x4320>
  40c910:	adrp	x12, 463000 <stdin@@GLIBC_2.17+0x5320>
  40c914:	adrp	x11, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c918:	adrp	x10, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c91c:	adrp	x22, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c920:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c924:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x4320>
  40c928:	adrp	x19, 464000 <stdin@@GLIBC_2.17+0x6320>
  40c92c:	str	wzr, [x9, #432]
  40c930:	str	wzr, [x8, #2564]
  40c934:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c938:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x4320>
  40c93c:	str	wzr, [x7, #1420]
  40c940:	str	wzr, [x6, #3108]
  40c944:	adrp	x7, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c948:	adrp	x6, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c94c:	str	wzr, [x5, #400]
  40c950:	str	wzr, [x4, #2704]
  40c954:	adrp	x5, 462000 <stdin@@GLIBC_2.17+0x4320>
  40c958:	adrp	x4, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40c95c:	str	wzr, [x3, #648]
  40c960:	str	wzr, [x2, #2732]
  40c964:	adrp	x3, 462000 <stdin@@GLIBC_2.17+0x4320>
  40c968:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c96c:	str	wzr, [x1, #704]
  40c970:	str	wzr, [x0, #3148]
  40c974:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40c978:	mov	w0, #0x1                   	// #1
  40c97c:	str	wzr, [x22, #2656]
  40c980:	str	wzr, [x21, #2528]
  40c984:	str	wzr, [x20, #348]
  40c988:	str	wzr, [x19, #4000]
  40c98c:	str	wzr, [x18, #700]
  40c990:	str	wzr, [x17, #624]
  40c994:	str	wzr, [x16, #2504]
  40c998:	str	wzr, [x15, #2712]
  40c99c:	str	wzr, [x14, #2480]
  40c9a0:	str	wzr, [x13, #1388]
  40c9a4:	str	wzr, [x12, #2716]
  40c9a8:	str	wzr, [x11, #2496]
  40c9ac:	str	wzr, [x10, #2516]
  40c9b0:	str	wzr, [x9, #3184]
  40c9b4:	str	wzr, [x8, #2456]
  40c9b8:	str	wzr, [x7, #3172]
  40c9bc:	str	wzr, [x6, #3128]
  40c9c0:	str	wzr, [x5, #2452]
  40c9c4:	str	w0, [x4, #2608]
  40c9c8:	str	w0, [x3, #1412]
  40c9cc:	str	w0, [x2, #2684]
  40c9d0:	str	wzr, [x1, #2732]
  40c9d4:	bl	40c0c8 <ferror@plt+0xa4d8>
  40c9d8:	ldp	x19, x20, [sp, #16]
  40c9dc:	ldp	x21, x22, [sp, #32]
  40c9e0:	ldp	x23, x24, [sp, #48]
  40c9e4:	ldp	x25, x26, [sp, #64]
  40c9e8:	ldp	x27, x28, [sp, #80]
  40c9ec:	ldp	x29, x30, [sp], #176
  40c9f0:	ret
  40c9f4:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40c9f8:	mov	w0, #0x1                   	// #1
  40c9fc:	str	w0, [x1, #2704]
  40ca00:	b	40c830 <ferror@plt+0xac40>
  40ca04:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  40ca08:	mov	w0, #0x1                   	// #1
  40ca0c:	str	w0, [x1, #664]
  40ca10:	b	40c830 <ferror@plt+0xac40>
  40ca14:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40ca18:	mov	w0, #0x1                   	// #1
  40ca1c:	str	w0, [x1, #2584]
  40ca20:	b	40c830 <ferror@plt+0xac40>
  40ca24:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ca28:	ldr	x0, [sp, #160]
  40ca2c:	str	x0, [x1, #2664]
  40ca30:	b	40c830 <ferror@plt+0xac40>
  40ca34:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ca38:	str	wzr, [x0, #2716]
  40ca3c:	b	40c830 <ferror@plt+0xac40>
  40ca40:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40ca44:	mov	w0, #0x1                   	// #1
  40ca48:	str	w0, [x1, #4012]
  40ca4c:	b	40c830 <ferror@plt+0xac40>
  40ca50:	mov	x0, x21
  40ca54:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40ca58:	mov	x2, #0x0                   	// #0
  40ca5c:	add	x1, x1, #0xff0
  40ca60:	bl	4021e0 <ferror@plt+0x5f0>
  40ca64:	b	40c830 <ferror@plt+0xac40>
  40ca68:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  40ca6c:	mov	w0, #0x1                   	// #1
  40ca70:	str	w0, [x1, #696]
  40ca74:	b	40c830 <ferror@plt+0xac40>
  40ca78:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40ca7c:	mov	w0, #0x1                   	// #1
  40ca80:	strb	w0, [x1, #2736]
  40ca84:	b	40c830 <ferror@plt+0xac40>
  40ca88:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ca8c:	ldr	x0, [sp, #160]
  40ca90:	str	x0, [x22, #2080]
  40ca94:	mov	w0, #0x1                   	// #1
  40ca98:	strb	w0, [x1, #3132]
  40ca9c:	b	40c830 <ferror@plt+0xac40>
  40caa0:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40caa4:	mov	w0, #0x1                   	// #1
  40caa8:	str	w0, [x1, #2728]
  40caac:	b	40c830 <ferror@plt+0xac40>
  40cab0:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40cab4:	mov	w0, #0x1                   	// #1
  40cab8:	str	w0, [x1, #2752]
  40cabc:	b	40c830 <ferror@plt+0xac40>
  40cac0:	mov	x0, x21
  40cac4:	adrp	x1, 422000 <ferror@plt+0x20410>
  40cac8:	mov	x2, #0x0                   	// #0
  40cacc:	add	x1, x1, #0x50
  40cad0:	bl	4021e0 <ferror@plt+0x5f0>
  40cad4:	b	40c830 <ferror@plt+0xac40>
  40cad8:	ldr	x0, [sp, #160]
  40cadc:	str	x0, [x22, #2096]
  40cae0:	b	40c830 <ferror@plt+0xac40>
  40cae4:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40cae8:	mov	w0, #0x1                   	// #1
  40caec:	str	w0, [x1, #672]
  40caf0:	b	40c830 <ferror@plt+0xac40>
  40caf4:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  40caf8:	mov	w0, #0x1                   	// #1
  40cafc:	str	w0, [x1, #1404]
  40cb00:	b	40c830 <ferror@plt+0xac40>
  40cb04:	mov	w0, #0x1                   	// #1
  40cb08:	str	w0, [x27, #3124]
  40cb0c:	b	40c830 <ferror@plt+0xac40>
  40cb10:	ldr	x0, [sp, #160]
  40cb14:	mov	x1, #0x0                   	// #0
  40cb18:	mov	w2, #0x0                   	// #0
  40cb1c:	bl	401a10 <strtol@plt>
  40cb20:	ldr	x1, [sp, #120]
  40cb24:	str	w0, [x1]
  40cb28:	b	40c830 <ferror@plt+0xac40>
  40cb2c:	ldr	x3, [sp, #160]
  40cb30:	ldrb	w0, [x3]
  40cb34:	cmp	w0, #0x3d
  40cb38:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40cb3c:	b.eq	40cb50 <ferror@plt+0xaf60>  // b.none
  40cb40:	ldrb	w0, [x3, #1]!
  40cb44:	cmp	w0, #0x3d
  40cb48:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40cb4c:	b.ne	40cb40 <ferror@plt+0xaf50>  // b.any
  40cb50:	mov	x0, x23
  40cb54:	adrp	x1, 41d000 <ferror@plt+0x1b410>
  40cb58:	add	x1, x1, #0x3a0
  40cb5c:	str	x3, [sp, #136]
  40cb60:	bl	401f30 <ferror@plt+0x340>
  40cb64:	ldr	x3, [sp, #136]
  40cb68:	ldr	x1, [sp, #160]
  40cb6c:	ldrb	w0, [x3]
  40cb70:	cbnz	w0, 40d12c <ferror@plt+0xb53c>
  40cb74:	mov	x0, x23
  40cb78:	bl	401f30 <ferror@plt+0x340>
  40cb7c:	mov	x0, x23
  40cb80:	adrp	x1, 422000 <ferror@plt+0x20410>
  40cb84:	add	x1, x1, #0x48
  40cb88:	bl	401f30 <ferror@plt+0x340>
  40cb8c:	b	40c830 <ferror@plt+0xac40>
  40cb90:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  40cb94:	ldr	x0, [sp, #160]
  40cb98:	str	x0, [x1, #616]
  40cb9c:	b	40c830 <ferror@plt+0xac40>
  40cba0:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40cba4:	str	wzr, [x0, #2680]
  40cba8:	b	40c830 <ferror@plt+0xac40>
  40cbac:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40cbb0:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40cbb4:	ldr	w0, [x0, #3120]
  40cbb8:	add	w0, w0, #0x1
  40cbbc:	str	w0, [x1, #3120]
  40cbc0:	b	40c830 <ferror@plt+0xac40>
  40cbc4:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40cbc8:	ldr	x0, [sp, #160]
  40cbcc:	str	x0, [x22, #2056]
  40cbd0:	mov	w0, #0x1                   	// #1
  40cbd4:	str	w0, [x1, #3160]
  40cbd8:	b	40c830 <ferror@plt+0xac40>
  40cbdc:	mov	x0, x21
  40cbe0:	adrp	x1, 422000 <ferror@plt+0x20410>
  40cbe4:	mov	x2, #0x0                   	// #0
  40cbe8:	add	x1, x1, #0x98
  40cbec:	bl	4021e0 <ferror@plt+0x5f0>
  40cbf0:	b	40c830 <ferror@plt+0xac40>
  40cbf4:	mov	x0, x21
  40cbf8:	adrp	x1, 422000 <ferror@plt+0x20410>
  40cbfc:	mov	x2, #0x0                   	// #0
  40cc00:	add	x1, x1, #0xf0
  40cc04:	bl	4021e0 <ferror@plt+0x5f0>
  40cc08:	b	40c830 <ferror@plt+0xac40>
  40cc0c:	mov	x0, x21
  40cc10:	adrp	x1, 422000 <ferror@plt+0x20410>
  40cc14:	mov	x2, #0x0                   	// #0
  40cc18:	add	x1, x1, #0xd8
  40cc1c:	bl	4021e0 <ferror@plt+0x5f0>
  40cc20:	b	40c830 <ferror@plt+0xac40>
  40cc24:	mov	x0, x21
  40cc28:	adrp	x1, 422000 <ferror@plt+0x20410>
  40cc2c:	mov	x2, #0x0                   	// #0
  40cc30:	add	x1, x1, #0xc0
  40cc34:	bl	4021e0 <ferror@plt+0x5f0>
  40cc38:	b	40c830 <ferror@plt+0xac40>
  40cc3c:	mov	x0, x21
  40cc40:	adrp	x1, 422000 <ferror@plt+0x20410>
  40cc44:	mov	x2, #0x0                   	// #0
  40cc48:	add	x1, x1, #0x68
  40cc4c:	bl	4021e0 <ferror@plt+0x5f0>
  40cc50:	b	40c830 <ferror@plt+0xac40>
  40cc54:	mov	x0, x21
  40cc58:	adrp	x1, 422000 <ferror@plt+0x20410>
  40cc5c:	mov	x2, #0x0                   	// #0
  40cc60:	add	x1, x1, #0x80
  40cc64:	bl	4021e0 <ferror@plt+0x5f0>
  40cc68:	b	40c830 <ferror@plt+0xac40>
  40cc6c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40cc70:	str	wzr, [x0, #2704]
  40cc74:	b	40c830 <ferror@plt+0xac40>
  40cc78:	mov	x0, x21
  40cc7c:	adrp	x1, 422000 <ferror@plt+0x20410>
  40cc80:	mov	x2, #0x0                   	// #0
  40cc84:	add	x1, x1, #0x1d0
  40cc88:	bl	4021e0 <ferror@plt+0x5f0>
  40cc8c:	b	40c830 <ferror@plt+0xac40>
  40cc90:	mov	x0, x21
  40cc94:	adrp	x1, 422000 <ferror@plt+0x20410>
  40cc98:	mov	x2, #0x0                   	// #0
  40cc9c:	add	x1, x1, #0x200
  40cca0:	bl	4021e0 <ferror@plt+0x5f0>
  40cca4:	b	40c830 <ferror@plt+0xac40>
  40cca8:	mov	x0, x21
  40ccac:	adrp	x1, 422000 <ferror@plt+0x20410>
  40ccb0:	mov	x2, #0x0                   	// #0
  40ccb4:	add	x1, x1, #0x230
  40ccb8:	bl	4021e0 <ferror@plt+0x5f0>
  40ccbc:	b	40c830 <ferror@plt+0xac40>
  40ccc0:	mov	x0, x21
  40ccc4:	adrp	x1, 422000 <ferror@plt+0x20410>
  40ccc8:	mov	x2, #0x0                   	// #0
  40cccc:	add	x1, x1, #0x180
  40ccd0:	bl	4021e0 <ferror@plt+0x5f0>
  40ccd4:	b	40c830 <ferror@plt+0xac40>
  40ccd8:	mov	x0, x21
  40ccdc:	adrp	x1, 422000 <ferror@plt+0x20410>
  40cce0:	mov	x2, #0x0                   	// #0
  40cce4:	add	x1, x1, #0x1a8
  40cce8:	bl	4021e0 <ferror@plt+0x5f0>
  40ccec:	b	40c830 <ferror@plt+0xac40>
  40ccf0:	mov	x0, x21
  40ccf4:	adrp	x1, 422000 <ferror@plt+0x20410>
  40ccf8:	mov	x2, #0x0                   	// #0
  40ccfc:	add	x1, x1, #0x120
  40cd00:	bl	4021e0 <ferror@plt+0x5f0>
  40cd04:	b	40c830 <ferror@plt+0xac40>
  40cd08:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  40cd0c:	str	wzr, [x0, #664]
  40cd10:	b	40c830 <ferror@plt+0xac40>
  40cd14:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40cd18:	str	wzr, [x0, #2584]
  40cd1c:	b	40c830 <ferror@plt+0xac40>
  40cd20:	mov	x0, x21
  40cd24:	adrp	x1, 422000 <ferror@plt+0x20410>
  40cd28:	mov	x2, #0x0                   	// #0
  40cd2c:	add	x1, x1, #0x150
  40cd30:	bl	4021e0 <ferror@plt+0x5f0>
  40cd34:	b	40c830 <ferror@plt+0xac40>
  40cd38:	mov	x0, x21
  40cd3c:	adrp	x1, 422000 <ferror@plt+0x20410>
  40cd40:	mov	x2, #0x0                   	// #0
  40cd44:	add	x1, x1, #0x1b8
  40cd48:	bl	4021e0 <ferror@plt+0x5f0>
  40cd4c:	b	40c830 <ferror@plt+0xac40>
  40cd50:	mov	x0, x21
  40cd54:	adrp	x1, 422000 <ferror@plt+0x20410>
  40cd58:	mov	x2, #0x0                   	// #0
  40cd5c:	add	x1, x1, #0x1e8
  40cd60:	bl	4021e0 <ferror@plt+0x5f0>
  40cd64:	b	40c830 <ferror@plt+0xac40>
  40cd68:	mov	x0, x21
  40cd6c:	adrp	x1, 422000 <ferror@plt+0x20410>
  40cd70:	mov	x2, #0x0                   	// #0
  40cd74:	add	x1, x1, #0x218
  40cd78:	bl	4021e0 <ferror@plt+0x5f0>
  40cd7c:	b	40c830 <ferror@plt+0xac40>
  40cd80:	mov	x0, x21
  40cd84:	adrp	x1, 422000 <ferror@plt+0x20410>
  40cd88:	mov	x2, #0x0                   	// #0
  40cd8c:	add	x1, x1, #0x168
  40cd90:	bl	4021e0 <ferror@plt+0x5f0>
  40cd94:	b	40c830 <ferror@plt+0xac40>
  40cd98:	mov	x0, x21
  40cd9c:	adrp	x1, 422000 <ferror@plt+0x20410>
  40cda0:	mov	x2, #0x0                   	// #0
  40cda4:	add	x1, x1, #0x138
  40cda8:	bl	4021e0 <ferror@plt+0x5f0>
  40cdac:	b	40c830 <ferror@plt+0xac40>
  40cdb0:	mov	x0, x21
  40cdb4:	adrp	x1, 422000 <ferror@plt+0x20410>
  40cdb8:	mov	x2, #0x0                   	// #0
  40cdbc:	add	x1, x1, #0x198
  40cdc0:	bl	4021e0 <ferror@plt+0x5f0>
  40cdc4:	b	40c830 <ferror@plt+0xac40>
  40cdc8:	mov	x0, x21
  40cdcc:	adrp	x1, 422000 <ferror@plt+0x20410>
  40cdd0:	mov	x2, #0x0                   	// #0
  40cdd4:	add	x1, x1, #0x108
  40cdd8:	bl	4021e0 <ferror@plt+0x5f0>
  40cddc:	b	40c830 <ferror@plt+0xac40>
  40cde0:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40cde4:	mov	w0, #0x1                   	// #1
  40cde8:	str	w0, [x1, #2716]
  40cdec:	b	40c830 <ferror@plt+0xac40>
  40cdf0:	mov	x0, x21
  40cdf4:	adrp	x1, 422000 <ferror@plt+0x20410>
  40cdf8:	mov	x2, #0x0                   	// #0
  40cdfc:	add	x1, x1, #0xb0
  40ce00:	bl	4021e0 <ferror@plt+0x5f0>
  40ce04:	b	40c830 <ferror@plt+0xac40>
  40ce08:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ce0c:	str	wzr, [x0, #2752]
  40ce10:	b	40c830 <ferror@plt+0xac40>
  40ce14:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40ce18:	str	wzr, [x0, #672]
  40ce1c:	b	40c830 <ferror@plt+0xac40>
  40ce20:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  40ce24:	str	wzr, [x0, #1404]
  40ce28:	b	40c830 <ferror@plt+0xac40>
  40ce2c:	str	wzr, [x25, #1400]
  40ce30:	b	40c830 <ferror@plt+0xac40>
  40ce34:	mov	x0, x23
  40ce38:	adrp	x2, 437000 <ferror@plt+0x35410>
  40ce3c:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40ce40:	add	x2, x2, #0x460
  40ce44:	add	x1, x1, #0xfe8
  40ce48:	bl	402158 <ferror@plt+0x568>
  40ce4c:	b	40c830 <ferror@plt+0xac40>
  40ce50:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ce54:	str	wzr, [x0, #3180]
  40ce58:	b	40c830 <ferror@plt+0xac40>
  40ce5c:	str	wzr, [x26, #668]
  40ce60:	b	40c830 <ferror@plt+0xac40>
  40ce64:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  40ce68:	mov	w0, #0x1                   	// #1
  40ce6c:	str	w0, [x1, #2460]
  40ce70:	b	40c830 <ferror@plt+0xac40>
  40ce74:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  40ce78:	str	wzr, [x0, #1384]
  40ce7c:	b	40c830 <ferror@plt+0xac40>
  40ce80:	str	wzr, [x28, #2708]
  40ce84:	b	40c830 <ferror@plt+0xac40>
  40ce88:	mov	x0, x21
  40ce8c:	adrp	x1, 422000 <ferror@plt+0x20410>
  40ce90:	mov	x2, #0x0                   	// #0
  40ce94:	add	x1, x1, #0x30
  40ce98:	bl	4021e0 <ferror@plt+0x5f0>
  40ce9c:	b	40c830 <ferror@plt+0xac40>
  40cea0:	mov	w0, #0x1                   	// #1
  40cea4:	str	w0, [x25, #1400]
  40cea8:	b	40c830 <ferror@plt+0xac40>
  40ceac:	mov	x0, x23
  40ceb0:	adrp	x2, 42c000 <ferror@plt+0x2a410>
  40ceb4:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40ceb8:	add	x2, x2, #0xc40
  40cebc:	add	x1, x1, #0xfe8
  40cec0:	bl	402158 <ferror@plt+0x568>
  40cec4:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40cec8:	str	wzr, [x0, #2704]
  40cecc:	b	40c830 <ferror@plt+0xac40>
  40ced0:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ced4:	mov	w0, #0x1                   	// #1
  40ced8:	str	w0, [x1, #3192]
  40cedc:	b	40c830 <ferror@plt+0xac40>
  40cee0:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40cee4:	mov	w0, #0x1                   	// #1
  40cee8:	str	w0, [x1, #2604]
  40ceec:	b	40c830 <ferror@plt+0xac40>
  40cef0:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  40cef4:	mov	w0, #0x1                   	// #1
  40cef8:	str	w0, [x1, #1408]
  40cefc:	b	40c830 <ferror@plt+0xac40>
  40cf00:	mov	w0, #0x1                   	// #1
  40cf04:	str	w0, [x22, #2116]
  40cf08:	b	40c830 <ferror@plt+0xac40>
  40cf0c:	ldr	x0, [sp, #160]
  40cf10:	str	x0, [x22, #2072]
  40cf14:	b	40c830 <ferror@plt+0xac40>
  40cf18:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40cf1c:	mov	w0, #0x1                   	// #1
  40cf20:	str	wzr, [x25, #1400]
  40cf24:	str	wzr, [x26, #668]
  40cf28:	str	w0, [x1, #2500]
  40cf2c:	str	w0, [x27, #3124]
  40cf30:	b	40c830 <ferror@plt+0xac40>
  40cf34:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40cf38:	mov	w0, #0x1                   	// #1
  40cf3c:	str	wzr, [x25, #1400]
  40cf40:	str	wzr, [x26, #668]
  40cf44:	str	w0, [x1, #2708]
  40cf48:	str	w0, [x27, #3124]
  40cf4c:	b	40c830 <ferror@plt+0xac40>
  40cf50:	mov	w0, #0x1                   	// #1
  40cf54:	str	w0, [x26, #668]
  40cf58:	b	40c830 <ferror@plt+0xac40>
  40cf5c:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  40cf60:	str	wzr, [x0, #2460]
  40cf64:	b	40c830 <ferror@plt+0xac40>
  40cf68:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  40cf6c:	mov	w0, #0x1                   	// #1
  40cf70:	str	w0, [x1, #1384]
  40cf74:	b	40c830 <ferror@plt+0xac40>
  40cf78:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40cf7c:	mov	w0, #0x1                   	// #1
  40cf80:	str	w0, [x1, #3112]
  40cf84:	b	40c830 <ferror@plt+0xac40>
  40cf88:	ldr	w0, [sp, #112]
  40cf8c:	cbz	w0, 40d170 <ferror@plt+0xb580>
  40cf90:	ldr	x1, [sp, #160]
  40cf94:	mov	x3, #0x0                   	// #0
  40cf98:	cbz	x1, 40d004 <ferror@plt+0xb414>
  40cf9c:	adrp	x5, 421000 <ferror@plt+0x1f410>
  40cfa0:	mov	w4, #0x1                   	// #1
  40cfa4:	add	x5, x5, #0xfd0
  40cfa8:	str	x19, [sp, #112]
  40cfac:	mov	x19, x3
  40cfb0:	b	40cfd0 <ferror@plt+0xb3e0>
  40cfb4:	cmp	w0, #0x61
  40cfb8:	b.eq	40d0ec <ferror@plt+0xb4fc>  // b.none
  40cfbc:	cmp	w0, #0x65
  40cfc0:	b.ne	40d0c8 <ferror@plt+0xb4d8>  // b.any
  40cfc4:	str	w4, [x26, #668]
  40cfc8:	add	x19, x19, #0x1
  40cfcc:	cbz	x1, 40d000 <ferror@plt+0xb410>
  40cfd0:	ldrb	w0, [x1, x19]
  40cfd4:	cbz	w0, 40d000 <ferror@plt+0xb410>
  40cfd8:	cmp	w0, #0x66
  40cfdc:	b.eq	40d0dc <ferror@plt+0xb4ec>  // b.none
  40cfe0:	b.ls	40cfb4 <ferror@plt+0xb3c4>  // b.plast
  40cfe4:	cmp	w0, #0x6d
  40cfe8:	b.eq	40d124 <ferror@plt+0xb534>  // b.none
  40cfec:	cmp	w0, #0x72
  40cff0:	b.ne	40d0f4 <ferror@plt+0xb504>  // b.any
  40cff4:	str	w4, [x27, #3124]
  40cff8:	add	x19, x19, #0x1
  40cffc:	cbnz	x1, 40cfd0 <ferror@plt+0xb3e0>
  40d000:	ldr	x19, [sp, #112]
  40d004:	mov	w0, #0x1                   	// #1
  40d008:	str	w0, [sp, #112]
  40d00c:	b	40c830 <ferror@plt+0xac40>
  40d010:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  40d014:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  40d018:	ldr	x2, [x0, #1696]
  40d01c:	ldr	x1, [x1, #1712]
  40d020:	ldr	w0, [x1, x2, lsl #2]
  40d024:	orr	w0, w0, #0x1
  40d028:	str	w0, [x1, x2, lsl #2]
  40d02c:	b	40c830 <ferror@plt+0xac40>
  40d030:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40d034:	mov	w0, #0x1                   	// #1
  40d038:	str	w0, [x1, #2508]
  40d03c:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40d040:	str	w0, [x1, #3188]
  40d044:	b	40c830 <ferror@plt+0xac40>
  40d048:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40d04c:	mov	w0, #0x1                   	// #1
  40d050:	str	w0, [x1, #3188]
  40d054:	b	40c830 <ferror@plt+0xac40>
  40d058:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  40d05c:	str	wzr, [x0, #1408]
  40d060:	b	40c830 <ferror@plt+0xac40>
  40d064:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40d068:	mov	w0, #0x1                   	// #1
  40d06c:	str	w0, [x1, #664]
  40d070:	b	40c830 <ferror@plt+0xac40>
  40d074:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40d078:	mov	w0, #0x1                   	// #1
  40d07c:	str	w0, [x1, #2680]
  40d080:	b	40c830 <ferror@plt+0xac40>
  40d084:	mov	x0, x21
  40d088:	adrp	x1, 422000 <ferror@plt+0x20410>
  40d08c:	mov	x2, #0x0                   	// #0
  40d090:	add	x1, x1, #0x10
  40d094:	bl	4021e0 <ferror@plt+0x5f0>
  40d098:	b	40c830 <ferror@plt+0xac40>
  40d09c:	mov	w0, #0x1                   	// #1
  40d0a0:	str	w0, [x28, #2708]
  40d0a4:	b	40c830 <ferror@plt+0xac40>
  40d0a8:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40d0ac:	mov	w0, #0x100                 	// #256
  40d0b0:	str	w0, [x1, #3088]
  40d0b4:	b	40c830 <ferror@plt+0xac40>
  40d0b8:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40d0bc:	mov	w0, #0x80                  	// #128
  40d0c0:	str	w0, [x1, #3088]
  40d0c4:	b	40c830 <ferror@plt+0xac40>
  40d0c8:	cmp	w0, #0x46
  40d0cc:	b.ne	40d0f4 <ferror@plt+0xb504>  // b.any
  40d0d0:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40d0d4:	str	w4, [x0, #2708]
  40d0d8:	b	40cfc8 <ferror@plt+0xb3d8>
  40d0dc:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40d0e0:	add	x0, x0, #0x9c4
  40d0e4:	str	w4, [x0]
  40d0e8:	b	40cfc8 <ferror@plt+0xb3d8>
  40d0ec:	str	w4, [x28, #2708]
  40d0f0:	b	40cfc8 <ferror@plt+0xb3d8>
  40d0f4:	mov	x1, x5
  40d0f8:	mov	w2, #0x5                   	// #5
  40d0fc:	mov	x0, #0x0                   	// #0
  40d100:	bl	401ae0 <dcgettext@plt>
  40d104:	ldr	x1, [sp, #160]
  40d108:	ldrb	w1, [x1, x19]
  40d10c:	bl	40da50 <ferror@plt+0xbe60>
  40d110:	adrp	x0, 421000 <ferror@plt+0x1f410>
  40d114:	mov	w4, #0x1                   	// #1
  40d118:	add	x5, x0, #0xfd0
  40d11c:	ldr	x1, [sp, #160]
  40d120:	b	40cfc8 <ferror@plt+0xb3d8>
  40d124:	str	w4, [x25, #1400]
  40d128:	b	40cfc8 <ferror@plt+0xb3d8>
  40d12c:	sub	w2, w3, w1
  40d130:	mov	x0, x23
  40d134:	str	x3, [sp, #136]
  40d138:	bl	401ef0 <ferror@plt+0x300>
  40d13c:	mov	x0, x23
  40d140:	adrp	x1, 436000 <ferror@plt+0x34410>
  40d144:	add	x1, x1, #0x698
  40d148:	bl	401f30 <ferror@plt+0x340>
  40d14c:	ldr	x3, [sp, #136]
  40d150:	mov	x0, x23
  40d154:	add	x1, x3, #0x1
  40d158:	bl	401f30 <ferror@plt+0x340>
  40d15c:	mov	x0, x23
  40d160:	adrp	x1, 423000 <ferror@plt+0x21410>
  40d164:	add	x1, x1, #0xc78
  40d168:	bl	401f30 <ferror@plt+0x340>
  40d16c:	b	40c830 <ferror@plt+0xac40>
  40d170:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40d174:	str	wzr, [x26, #668]
  40d178:	str	wzr, [x25, #1400]
  40d17c:	str	wzr, [x0, #2500]
  40d180:	b	40cf90 <ferror@plt+0xb3a0>
  40d184:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40d188:	str	w20, [x0, #3112]
  40d18c:	b	40c7f8 <ferror@plt+0xac08>
  40d190:	mov	w2, #0x5                   	// #5
  40d194:	adrp	x1, 422000 <ferror@plt+0x20410>
  40d198:	mov	x0, #0x0                   	// #0
  40d19c:	add	x1, x1, #0x8
  40d1a0:	bl	401ae0 <dcgettext@plt>
  40d1a4:	ldr	x2, [sp, #120]
  40d1a8:	mov	x1, x2
  40d1ac:	add	x2, x2, #0x8
  40d1b0:	ldr	x1, [x1, #24]
  40d1b4:	bl	401b60 <printf@plt>
  40d1b8:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40d1bc:	mov	w1, #0x1                   	// #1
  40d1c0:	add	x0, x0, #0xad8
  40d1c4:	bl	401b20 <longjmp@plt>
  40d1c8:	bl	40c488 <ferror@plt+0xa898>
  40d1cc:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40d1d0:	mov	w1, #0x1                   	// #1
  40d1d4:	add	x0, x0, #0xad8
  40d1d8:	bl	401b20 <longjmp@plt>
  40d1dc:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  40d1e0:	mov	w2, #0x5                   	// #5
  40d1e4:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40d1e8:	add	x1, x1, #0xfa8
  40d1ec:	ldr	x19, [x0, #3280]
  40d1f0:	mov	x0, #0x0                   	// #0
  40d1f4:	bl	401ae0 <dcgettext@plt>
  40d1f8:	mov	x1, x0
  40d1fc:	ldr	x0, [sp, #120]
  40d200:	ldr	x2, [x0, #24]
  40d204:	mov	x0, x19
  40d208:	bl	401bc0 <fprintf@plt>
  40d20c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40d210:	mov	w1, #0x2                   	// #2
  40d214:	add	x0, x0, #0xad8
  40d218:	bl	401b20 <longjmp@plt>
  40d21c:	adrp	x3, 45d000 <ferror@plt+0x5b410>
  40d220:	mov	w2, #0x5                   	// #5
  40d224:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40d228:	add	x1, x1, #0xf78
  40d22c:	ldr	x19, [x3, #3280]
  40d230:	bl	401ae0 <dcgettext@plt>
  40d234:	mov	x1, x0
  40d238:	mov	x0, x19
  40d23c:	bl	401bc0 <fprintf@plt>
  40d240:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40d244:	mov	w1, #0x2                   	// #2
  40d248:	add	x0, x0, #0xad8
  40d24c:	bl	401b20 <longjmp@plt>
  40d250:	stp	x29, x30, [sp, #-96]!
  40d254:	mov	x29, sp
  40d258:	stp	x19, x20, [sp, #16]
  40d25c:	stp	x21, x22, [sp, #32]
  40d260:	str	x23, [sp, #48]
  40d264:	str	w0, [sp, #68]
  40d268:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40d26c:	add	x0, x0, #0xad8
  40d270:	str	x1, [sp, #72]
  40d274:	bl	4017c0 <_setjmp@plt>
  40d278:	cbz	w0, 40d310 <ferror@plt+0xb720>
  40d27c:	adrp	x20, 45d000 <ferror@plt+0x5b410>
  40d280:	mov	w19, w0
  40d284:	ldr	x0, [x20, #3288]
  40d288:	cbz	x0, 40d298 <ferror@plt+0xb6a8>
  40d28c:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  40d290:	ldr	w1, [x1, #1616]
  40d294:	cbz	w1, 40d2f4 <ferror@plt+0xb704>
  40d298:	mov	w20, #0x2                   	// #2
  40d29c:	nop
  40d2a0:	add	x0, sp, #0x5c
  40d2a4:	bl	401a90 <wait@plt>
  40d2a8:	cmp	w0, #0x0
  40d2ac:	b.le	40d2dc <ferror@plt+0xb6ec>
  40d2b0:	ldr	w1, [sp, #92]
  40d2b4:	and	w0, w1, #0x7f
  40d2b8:	ubfx	x1, x1, #8, #8
  40d2bc:	orr	w1, w1, w0
  40d2c0:	cbz	w1, 40d2a0 <ferror@plt+0xb6b0>
  40d2c4:	cmp	w19, #0x2
  40d2c8:	add	x0, sp, #0x5c
  40d2cc:	csel	w19, w19, w20, ge  // ge = tcont
  40d2d0:	bl	401a90 <wait@plt>
  40d2d4:	cmp	w0, #0x0
  40d2d8:	b.gt	40d2b0 <ferror@plt+0xb6c0>
  40d2dc:	sub	w0, w19, #0x1
  40d2e0:	ldp	x19, x20, [sp, #16]
  40d2e4:	ldp	x21, x22, [sp, #32]
  40d2e8:	ldr	x23, [sp, #48]
  40d2ec:	ldp	x29, x30, [sp], #96
  40d2f0:	ret
  40d2f4:	bl	401bf0 <ferror@plt>
  40d2f8:	cbnz	w0, 40d298 <ferror@plt+0xb6a8>
  40d2fc:	ldr	x0, [x20, #3288]
  40d300:	bl	401ab0 <fflush@plt>
  40d304:	ldr	x0, [x20, #3288]
  40d308:	bl	401890 <fclose@plt>
  40d30c:	b	40d298 <ferror@plt+0xb6a8>
  40d310:	ldr	w0, [sp, #68]
  40d314:	mov	x20, #0x4                   	// #4
  40d318:	ldr	x1, [sp, #72]
  40d31c:	mov	w19, #0x1                   	// #1
  40d320:	adrp	x23, 464000 <stdin@@GLIBC_2.17+0x6320>
  40d324:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40d328:	add	x23, x23, #0x288
  40d32c:	add	x22, x22, #0x190
  40d330:	adrp	x21, 422000 <ferror@plt+0x20410>
  40d334:	add	x21, x21, #0x248
  40d338:	bl	40c578 <ferror@plt+0xa988>
  40d33c:	bl	40b828 <ferror@plt+0x9c38>
  40d340:	bl	40e2e8 <ferror@plt+0xc6f8>
  40d344:	bl	403f30 <ferror@plt+0x2340>
  40d348:	b	40d390 <ferror@plt+0xb7a0>
  40d34c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40d350:	ldr	x0, [x0, #3152]
  40d354:	ldr	w0, [x0, x20]
  40d358:	cbnz	w0, 40d388 <ferror@plt+0xb798>
  40d35c:	ldr	w0, [x22]
  40d360:	cmp	w0, w19
  40d364:	b.eq	40d388 <ferror@plt+0xb798>  // b.none
  40d368:	mov	x1, x21
  40d36c:	mov	w2, #0x5                   	// #5
  40d370:	mov	x0, #0x0                   	// #0
  40d374:	bl	401ae0 <dcgettext@plt>
  40d378:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  40d37c:	ldr	x1, [x1, #688]
  40d380:	ldr	w1, [x1, x20]
  40d384:	bl	412208 <ferror@plt+0x10618>
  40d388:	add	w19, w19, #0x1
  40d38c:	add	x20, x20, #0x4
  40d390:	ldr	w0, [x23]
  40d394:	cmp	w0, w19
  40d398:	b.ge	40d34c <ferror@plt+0xb75c>  // b.tcont
  40d39c:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  40d3a0:	ldr	w0, [x0, #2460]
  40d3a4:	cbz	w0, 40d3cc <ferror@plt+0xb7dc>
  40d3a8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40d3ac:	ldr	w0, [x0, #2832]
  40d3b0:	cbnz	w0, 40d3cc <ferror@plt+0xb7dc>
  40d3b4:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40d3b8:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40d3bc:	ldrsw	x1, [x19, #400]
  40d3c0:	ldr	x0, [x0, #3152]
  40d3c4:	ldr	w0, [x0, x1, lsl #2]
  40d3c8:	cbnz	w0, 40d3d8 <ferror@plt+0xb7e8>
  40d3cc:	bl	4086b0 <ferror@plt+0x6ac0>
  40d3d0:	mov	w0, #0x0                   	// #0
  40d3d4:	bl	40ac28 <ferror@plt+0x9038>
  40d3d8:	mov	w2, #0x5                   	// #5
  40d3dc:	adrp	x1, 422000 <ferror@plt+0x20410>
  40d3e0:	mov	x0, #0x0                   	// #0
  40d3e4:	add	x1, x1, #0x260
  40d3e8:	bl	401ae0 <dcgettext@plt>
  40d3ec:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  40d3f0:	ldrsw	x2, [x19, #400]
  40d3f4:	ldr	x1, [x1, #688]
  40d3f8:	ldr	w1, [x1, x2, lsl #2]
  40d3fc:	bl	412208 <ferror@plt+0x10618>
  40d400:	b	40d3cc <ferror@plt+0xb7dc>
  40d404:	nop
  40d408:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x320>
  40d40c:	ldr	w1, [x2, #1640]
  40d410:	cmp	w1, #0x0
  40d414:	b.le	40d438 <ferror@plt+0xb848>
  40d418:	add	x3, x2, #0x668
  40d41c:	sub	w4, w1, #0x1
  40d420:	str	w4, [x2, #1640]
  40d424:	ldr	x3, [x3, #8]
  40d428:	add	x1, x3, w1, sxtw
  40d42c:	ldurb	w1, [x1, #-1]
  40d430:	strb	w1, [x0]
  40d434:	ret
  40d438:	stp	x29, x30, [sp, #-32]!
  40d43c:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  40d440:	mov	w2, #0x5                   	// #5
  40d444:	mov	x29, sp
  40d448:	adrp	x1, 422000 <ferror@plt+0x20410>
  40d44c:	add	x1, x1, #0x3e0
  40d450:	str	x19, [sp, #16]
  40d454:	ldr	x19, [x0, #3280]
  40d458:	mov	x0, #0x0                   	// #0
  40d45c:	bl	401ae0 <dcgettext@plt>
  40d460:	mov	x1, x0
  40d464:	adrp	x0, 455000 <ferror@plt+0x53410>
  40d468:	adrp	x5, 422000 <ferror@plt+0x20410>
  40d46c:	adrp	x3, 422000 <ferror@plt+0x20410>
  40d470:	add	x5, x5, #0x408
  40d474:	ldr	x2, [x0, #624]
  40d478:	add	x3, x3, #0x430
  40d47c:	mov	w4, #0x50                  	// #80
  40d480:	mov	x0, x19
  40d484:	bl	401bc0 <fprintf@plt>
  40d488:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40d48c:	mov	w1, #0x2                   	// #2
  40d490:	add	x0, x0, #0xad8
  40d494:	bl	401b20 <longjmp@plt>
  40d498:	stp	x29, x30, [sp, #-32]!
  40d49c:	mov	w0, #0xa                   	// #10
  40d4a0:	mov	x29, sp
  40d4a4:	stp	x19, x20, [sp, #16]
  40d4a8:	adrp	x20, 45d000 <ferror@plt+0x5b410>
  40d4ac:	adrp	x19, 463000 <stdin@@GLIBC_2.17+0x5320>
  40d4b0:	ldr	x1, [x20, #3288]
  40d4b4:	bl	401820 <fputc@plt>
  40d4b8:	ldr	w0, [x19, #2712]
  40d4bc:	add	w0, w0, #0x1
  40d4c0:	str	w0, [x19, #2712]
  40d4c4:	cmp	w0, #0x9
  40d4c8:	b.gt	40d4e0 <ferror@plt+0xb8f0>
  40d4cc:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40d4d0:	ldp	x19, x20, [sp, #16]
  40d4d4:	str	wzr, [x0, #2480]
  40d4d8:	ldp	x29, x30, [sp], #32
  40d4dc:	ret
  40d4e0:	ldr	x1, [x20, #3288]
  40d4e4:	mov	w0, #0xa                   	// #10
  40d4e8:	bl	401820 <fputc@plt>
  40d4ec:	str	wzr, [x19, #2712]
  40d4f0:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40d4f4:	ldp	x19, x20, [sp, #16]
  40d4f8:	str	wzr, [x0, #2480]
  40d4fc:	ldp	x29, x30, [sp], #32
  40d500:	ret
  40d504:	nop
  40d508:	ldrb	w1, [x0]
  40d50c:	cbz	w1, 40d550 <ferror@plt+0xb960>
  40d510:	mov	x2, x0
  40d514:	nop
  40d518:	mov	x1, x2
  40d51c:	ldrb	w3, [x2, #1]!
  40d520:	cbnz	w3, 40d518 <ferror@plt+0xb928>
  40d524:	cmp	x0, x1
  40d528:	b.ls	40d53c <ferror@plt+0xb94c>  // b.plast
  40d52c:	b	40d54c <ferror@plt+0xb95c>
  40d530:	strb	wzr, [x1], #-1
  40d534:	cmp	x1, x0
  40d538:	b.cc	40d54c <ferror@plt+0xb95c>  // b.lo, b.ul, b.last
  40d53c:	ldrb	w2, [x1]
  40d540:	cmp	w2, #0xd
  40d544:	ccmp	w2, #0xa, #0x4, ne  // ne = any
  40d548:	b.eq	40d530 <ferror@plt+0xb940>  // b.none
  40d54c:	ret
  40d550:	sub	x1, x0, #0x1
  40d554:	b	40d524 <ferror@plt+0xb934>
  40d558:	stp	x29, x30, [sp, #-48]!
  40d55c:	mov	x29, sp
  40d560:	stp	x19, x20, [sp, #16]
  40d564:	str	x21, [sp, #32]
  40d568:	ldrb	w19, [x0]
  40d56c:	cbz	w19, 40d5b4 <ferror@plt+0xb9c4>
  40d570:	mov	x20, x0
  40d574:	b	40d594 <ferror@plt+0xb9a4>
  40d578:	bl	401a00 <__ctype_b_loc@plt>
  40d57c:	ubfiz	x19, x19, #1, #8
  40d580:	ldr	x0, [x0]
  40d584:	ldrh	w0, [x0, x19]
  40d588:	tbz	w0, #9, 40d5a0 <ferror@plt+0xb9b0>
  40d58c:	ldrb	w19, [x20, #1]!
  40d590:	cbz	w19, 40d5b4 <ferror@plt+0xb9c4>
  40d594:	and	w21, w19, #0xffffff80
  40d598:	tbz	w19, #7, 40d578 <ferror@plt+0xb988>
  40d59c:	mov	w21, #0x0                   	// #0
  40d5a0:	mov	w0, w21
  40d5a4:	ldp	x19, x20, [sp, #16]
  40d5a8:	ldr	x21, [sp, #32]
  40d5ac:	ldp	x29, x30, [sp], #48
  40d5b0:	ret
  40d5b4:	mov	w21, #0x1                   	// #1
  40d5b8:	mov	w0, w21
  40d5bc:	ldp	x19, x20, [sp, #16]
  40d5c0:	ldr	x21, [sp, #32]
  40d5c4:	ldp	x29, x30, [sp], #48
  40d5c8:	ret
  40d5cc:	nop
  40d5d0:	stp	x29, x30, [sp, #-48]!
  40d5d4:	mov	x29, sp
  40d5d8:	stp	x19, x20, [sp, #16]
  40d5dc:	str	x21, [sp, #32]
  40d5e0:	ldrb	w19, [x0]
  40d5e4:	cbz	w19, 40d62c <ferror@plt+0xba3c>
  40d5e8:	mov	x20, x0
  40d5ec:	b	40d60c <ferror@plt+0xba1c>
  40d5f0:	bl	401a00 <__ctype_b_loc@plt>
  40d5f4:	ubfiz	x19, x19, #1, #8
  40d5f8:	ldr	x0, [x0]
  40d5fc:	ldrh	w0, [x0, x19]
  40d600:	tbz	w0, #8, 40d618 <ferror@plt+0xba28>
  40d604:	ldrb	w19, [x20, #1]!
  40d608:	cbz	w19, 40d62c <ferror@plt+0xba3c>
  40d60c:	and	w21, w19, #0xffffff80
  40d610:	tbz	w19, #7, 40d5f0 <ferror@plt+0xba00>
  40d614:	mov	w21, #0x0                   	// #0
  40d618:	mov	w0, w21
  40d61c:	ldp	x19, x20, [sp, #16]
  40d620:	ldr	x21, [sp, #32]
  40d624:	ldp	x29, x30, [sp], #48
  40d628:	ret
  40d62c:	mov	w21, #0x1                   	// #1
  40d630:	mov	w0, w21
  40d634:	ldp	x19, x20, [sp, #16]
  40d638:	ldr	x21, [sp, #32]
  40d63c:	ldp	x29, x30, [sp], #48
  40d640:	ret
  40d644:	nop
  40d648:	ldr	w2, [x0]
  40d64c:	ldr	w0, [x1]
  40d650:	sub	w0, w2, w0
  40d654:	ret
  40d658:	stp	x29, x30, [sp, #-32]!
  40d65c:	tst	w0, #0xffffff80
  40d660:	mov	x29, sp
  40d664:	stp	x19, x20, [sp, #16]
  40d668:	mov	w19, w0
  40d66c:	b.ne	40d684 <ferror@plt+0xba94>  // b.any
  40d670:	bl	401a00 <__ctype_b_loc@plt>
  40d674:	sxtw	x20, w19
  40d678:	ldr	x0, [x0]
  40d67c:	ldrh	w0, [x0, w19, sxtw #1]
  40d680:	tbnz	w0, #8, 40d694 <ferror@plt+0xbaa4>
  40d684:	and	w0, w19, #0xff
  40d688:	ldp	x19, x20, [sp, #16]
  40d68c:	ldp	x29, x30, [sp], #32
  40d690:	ret
  40d694:	bl	401850 <__ctype_tolower_loc@plt>
  40d698:	ldr	x0, [x0]
  40d69c:	ldr	w0, [x0, x20, lsl #2]
  40d6a0:	ldp	x19, x20, [sp, #16]
  40d6a4:	and	w0, w0, #0xff
  40d6a8:	ldp	x29, x30, [sp], #32
  40d6ac:	ret
  40d6b0:	ldrb	w0, [x0]
  40d6b4:	cbz	w0, 40d6c8 <ferror@plt+0xbad8>
  40d6b8:	ldrb	w1, [x1]
  40d6bc:	cbz	w1, 40d6d0 <ferror@plt+0xbae0>
  40d6c0:	sub	w0, w0, w1
  40d6c4:	ret
  40d6c8:	mov	w0, #0x1                   	// #1
  40d6cc:	ret
  40d6d0:	mov	w0, #0xffffffff            	// #-1
  40d6d4:	ret
  40d6d8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40d6dc:	ldrb	w0, [x0, #2512]
  40d6e0:	cbnz	w0, 40d6e8 <ferror@plt+0xbaf8>
  40d6e4:	ret
  40d6e8:	b	40d498 <ferror@plt+0xb8a8>
  40d6ec:	nop
  40d6f0:	stp	x29, x30, [sp, #-16]!
  40d6f4:	adrp	x4, 45d000 <ferror@plt+0x5b410>
  40d6f8:	adrp	x2, 455000 <ferror@plt+0x53410>
  40d6fc:	mov	x29, sp
  40d700:	mov	x3, x0
  40d704:	ldr	x2, [x2, #624]
  40d708:	adrp	x1, 422000 <ferror@plt+0x20410>
  40d70c:	ldr	x0, [x4, #3280]
  40d710:	add	x1, x1, #0x438
  40d714:	bl	401bc0 <fprintf@plt>
  40d718:	ldp	x29, x30, [sp], #16
  40d71c:	mov	w0, #0x1                   	// #1
  40d720:	b	40ac28 <ferror@plt+0x9038>
  40d724:	nop
  40d728:	stp	x29, x30, [sp, #-32]!
  40d72c:	adrp	x2, 45d000 <ferror@plt+0x5b410>
  40d730:	adrp	x1, 422000 <ferror@plt+0x20410>
  40d734:	mov	x29, sp
  40d738:	add	x1, x1, #0x440
  40d73c:	stp	x19, x20, [sp, #16]
  40d740:	mov	x19, x0
  40d744:	ldr	x20, [x2, #3280]
  40d748:	mov	x0, #0x0                   	// #0
  40d74c:	mov	w2, #0x5                   	// #5
  40d750:	bl	401ae0 <dcgettext@plt>
  40d754:	adrp	x2, 455000 <ferror@plt+0x53410>
  40d758:	mov	x3, x19
  40d75c:	mov	x1, x0
  40d760:	mov	x0, x20
  40d764:	ldr	x2, [x2, #624]
  40d768:	bl	401bc0 <fprintf@plt>
  40d76c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40d770:	mov	w1, #0x2                   	// #2
  40d774:	add	x0, x0, #0xad8
  40d778:	bl	401b20 <longjmp@plt>
  40d77c:	nop
  40d780:	mov	w3, w0
  40d784:	stp	x29, x30, [sp, #-16]!
  40d788:	mov	x2, x1
  40d78c:	mov	x29, sp
  40d790:	sxtw	x1, w3
  40d794:	mov	x0, #0x0                   	// #0
  40d798:	bl	4017f0 <reallocarray@plt>
  40d79c:	cbz	x0, 40d7a8 <ferror@plt+0xbbb8>
  40d7a0:	ldp	x29, x30, [sp], #16
  40d7a4:	ret
  40d7a8:	adrp	x1, 422000 <ferror@plt+0x20410>
  40d7ac:	add	x1, x1, #0x460
  40d7b0:	mov	w2, #0x5                   	// #5
  40d7b4:	bl	401ae0 <dcgettext@plt>
  40d7b8:	bl	40d728 <ferror@plt+0xbb38>
  40d7bc:	nop
  40d7c0:	stp	x29, x30, [sp, #-16]!
  40d7c4:	mov	x29, sp
  40d7c8:	bl	401980 <strdup@plt>
  40d7cc:	cbz	x0, 40d7d8 <ferror@plt+0xbbe8>
  40d7d0:	ldp	x29, x30, [sp], #16
  40d7d4:	ret
  40d7d8:	adrp	x1, 422000 <ferror@plt+0x20410>
  40d7dc:	add	x1, x1, #0x490
  40d7e0:	mov	w2, #0x5                   	// #5
  40d7e4:	bl	401ae0 <dcgettext@plt>
  40d7e8:	bl	40d728 <ferror@plt+0xbb38>
  40d7ec:	nop
  40d7f0:	stp	x29, x30, [sp, #-48]!
  40d7f4:	mov	x29, sp
  40d7f8:	stp	x19, x20, [sp, #16]
  40d7fc:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x320>
  40d800:	add	x19, x20, #0x668
  40d804:	stp	x21, x22, [sp, #32]
  40d808:	and	w22, w0, #0xff
  40d80c:	ldr	x2, [x19, #8]
  40d810:	cbz	x2, 40d878 <ferror@plt+0xbc88>
  40d814:	ldr	w21, [x20, #1640]
  40d818:	ldr	w1, [x19, #16]
  40d81c:	cmp	w21, w1
  40d820:	b.ge	40d840 <ferror@plt+0xbc50>  // b.tcont
  40d824:	strb	w22, [x2, w21, sxtw]
  40d828:	add	w0, w21, #0x1
  40d82c:	str	w0, [x20, #1640]
  40d830:	ldp	x19, x20, [sp, #16]
  40d834:	ldp	x21, x22, [sp, #32]
  40d838:	ldp	x29, x30, [sp], #48
  40d83c:	ret
  40d840:	lsl	w1, w1, #1
  40d844:	mov	x0, x2
  40d848:	str	w1, [x19, #16]
  40d84c:	sxtw	x1, w1
  40d850:	bl	401950 <realloc@plt>
  40d854:	mov	x2, x0
  40d858:	str	x0, [x19, #8]
  40d85c:	add	w0, w21, #0x1
  40d860:	str	w0, [x20, #1640]
  40d864:	ldp	x19, x20, [sp, #16]
  40d868:	strb	w22, [x2, w21, sxtw]
  40d86c:	ldp	x21, x22, [sp, #32]
  40d870:	ldp	x29, x30, [sp], #48
  40d874:	ret
  40d878:	mov	w1, #0x1                   	// #1
  40d87c:	mov	x0, #0x1                   	// #1
  40d880:	str	w1, [x19, #16]
  40d884:	mov	w21, #0x0                   	// #0
  40d888:	bl	4018b0 <malloc@plt>
  40d88c:	str	x0, [x19, #8]
  40d890:	mov	x2, x0
  40d894:	cbnz	x0, 40d824 <ferror@plt+0xbc34>
  40d898:	adrp	x1, 422000 <ferror@plt+0x20410>
  40d89c:	add	x1, x1, #0x4b8
  40d8a0:	mov	w2, #0x5                   	// #5
  40d8a4:	bl	401ae0 <dcgettext@plt>
  40d8a8:	bl	40d728 <ferror@plt+0xbb38>
  40d8ac:	nop
  40d8b0:	adrp	x1, 422000 <ferror@plt+0x20410>
  40d8b4:	add	x1, x1, #0x4d8
  40d8b8:	stp	x29, x30, [sp, #-16]!
  40d8bc:	mov	w2, #0x5                   	// #5
  40d8c0:	mov	x0, #0x0                   	// #0
  40d8c4:	mov	x29, sp
  40d8c8:	bl	401ae0 <dcgettext@plt>
  40d8cc:	bl	40d728 <ferror@plt+0xbb38>
  40d8d0:	stp	x29, x30, [sp, #-80]!
  40d8d4:	mov	x29, sp
  40d8d8:	stp	x23, x24, [sp, #48]
  40d8dc:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x5320>
  40d8e0:	mov	x24, x0
  40d8e4:	str	x25, [sp, #64]
  40d8e8:	adrp	x25, 461000 <stdin@@GLIBC_2.17+0x3320>
  40d8ec:	stp	x19, x20, [sp, #16]
  40d8f0:	adrp	x19, 463000 <stdin@@GLIBC_2.17+0x5320>
  40d8f4:	stp	x21, x22, [sp, #32]
  40d8f8:	bl	401790 <strlen@plt>
  40d8fc:	ldr	w2, [x23, #680]
  40d900:	ldr	w1, [x25, #3116]
  40d904:	mov	x22, x0
  40d908:	add	w3, w2, w0
  40d90c:	mov	w20, w0
  40d910:	sub	w0, w1, #0xa
  40d914:	cmp	w3, w0
  40d918:	ldr	x0, [x19, #640]
  40d91c:	b.lt	40d974 <ferror@plt+0xbd84>  // b.tstop
  40d920:	add	x25, x25, #0xc2c
  40d924:	add	x21, x23, #0x2a8
  40d928:	cmp	wzr, w1, lsl #1
  40d92c:	lsl	w3, w1, #1
  40d930:	b.lt	40d944 <ferror@plt+0xbd54>  // b.tstop
  40d934:	cmp	w1, #0x0
  40d938:	add	w3, w1, #0x7
  40d93c:	csel	w3, w3, w1, lt  // lt = tstop
  40d940:	add	w3, w1, w3, asr #3
  40d944:	sxtw	x1, w3
  40d948:	mov	x2, #0x1                   	// #1
  40d94c:	str	w3, [x25]
  40d950:	bl	4017f0 <reallocarray@plt>
  40d954:	cbz	x0, 40d9a4 <ferror@plt+0xbdb4>
  40d958:	ldr	w2, [x21]
  40d95c:	ldr	w1, [x25]
  40d960:	str	x0, [x19, #640]
  40d964:	add	w4, w2, w20
  40d968:	sub	w3, w1, #0xa
  40d96c:	cmp	w4, w3
  40d970:	b.ge	40d928 <ferror@plt+0xbd38>  // b.tcont
  40d974:	mov	x1, x24
  40d978:	add	x0, x0, w2, sxtw
  40d97c:	bl	401ac0 <strcpy@plt>
  40d980:	ldr	w0, [x23, #680]
  40d984:	ldp	x19, x20, [sp, #16]
  40d988:	add	w22, w0, w22
  40d98c:	str	w22, [x23, #680]
  40d990:	ldp	x21, x22, [sp, #32]
  40d994:	ldp	x23, x24, [sp, #48]
  40d998:	ldr	x25, [sp, #64]
  40d99c:	ldp	x29, x30, [sp], #80
  40d9a0:	ret
  40d9a4:	bl	40d8b0 <ferror@plt+0xbcc0>
  40d9a8:	sub	sp, sp, #0x830
  40d9ac:	stp	x29, x30, [sp]
  40d9b0:	mov	x29, sp
  40d9b4:	stp	x19, x20, [sp, #16]
  40d9b8:	mov	w20, w1
  40d9bc:	mov	x19, x0
  40d9c0:	bl	401790 <strlen@plt>
  40d9c4:	cmp	w0, #0x400
  40d9c8:	b.gt	40da24 <ferror@plt+0xbe34>
  40d9cc:	mov	w4, w20
  40d9d0:	mov	x3, x19
  40d9d4:	adrp	x2, 420000 <ferror@plt+0x1e410>
  40d9d8:	add	x2, x2, #0x828
  40d9dc:	mov	x1, #0x800                 	// #2048
  40d9e0:	add	x0, sp, #0x30
  40d9e4:	bl	401860 <snprintf@plt>
  40d9e8:	add	x0, sp, #0x30
  40d9ec:	bl	40d8d0 <ferror@plt+0xbce0>
  40d9f0:	mov	x0, x19
  40d9f4:	bl	40d7c0 <ferror@plt+0xbbd0>
  40d9f8:	mov	x3, x0
  40d9fc:	add	x1, sp, #0x28
  40da00:	mov	w2, #0x1                   	// #1
  40da04:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40da08:	add	x0, x0, #0x110
  40da0c:	str	x3, [sp, #40]
  40da10:	bl	402378 <ferror@plt+0x788>
  40da14:	ldp	x29, x30, [sp]
  40da18:	ldp	x19, x20, [sp, #16]
  40da1c:	add	sp, sp, #0x830
  40da20:	ret
  40da24:	mov	w2, #0x5                   	// #5
  40da28:	adrp	x1, 422000 <ferror@plt+0x20410>
  40da2c:	mov	x0, #0x0                   	// #0
  40da30:	add	x1, x1, #0x500
  40da34:	bl	401ae0 <dcgettext@plt>
  40da38:	mov	x1, x19
  40da3c:	bl	40fbe0 <ferror@plt+0xdff0>
  40da40:	ldp	x29, x30, [sp]
  40da44:	ldp	x19, x20, [sp, #16]
  40da48:	add	sp, sp, #0x830
  40da4c:	ret
  40da50:	sub	sp, sp, #0x910
  40da54:	mov	x8, x0
  40da58:	add	x0, sp, #0x910
  40da5c:	add	x11, sp, #0x8d0
  40da60:	mov	w10, #0xffffffc8            	// #-56
  40da64:	mov	w9, #0xffffff80            	// #-128
  40da68:	stp	x29, x30, [sp]
  40da6c:	mov	x29, sp
  40da70:	stp	x0, x0, [sp, #48]
  40da74:	add	x0, sp, #0x50
  40da78:	str	x11, [sp, #64]
  40da7c:	stp	w10, w9, [sp, #72]
  40da80:	str	x2, [sp, #2272]
  40da84:	mov	x2, x8
  40da88:	ldp	x8, x9, [sp, #48]
  40da8c:	stp	x8, x9, [sp, #16]
  40da90:	ldp	x8, x9, [sp, #64]
  40da94:	stp	x8, x9, [sp, #32]
  40da98:	str	x1, [sp, #2264]
  40da9c:	mov	x1, #0x800                 	// #2048
  40daa0:	add	x8, sp, x1
  40daa4:	str	x3, [sp, #2280]
  40daa8:	add	x3, sp, #0x10
  40daac:	str	q0, [x8, #80]
  40dab0:	str	q1, [x8, #96]
  40dab4:	str	q2, [x8, #112]
  40dab8:	str	q3, [x8, #128]
  40dabc:	str	q4, [x8, #144]
  40dac0:	str	q5, [x8, #160]
  40dac4:	str	q6, [x8, #176]
  40dac8:	str	q7, [x8, #192]
  40dacc:	add	x8, sp, #0x8f0
  40dad0:	stp	x4, x5, [x8]
  40dad4:	stp	x6, x7, [x8, #16]
  40dad8:	bl	401b00 <vsnprintf@plt>
  40dadc:	add	x0, sp, #0x50
  40dae0:	bl	40d6f0 <ferror@plt+0xbb00>
  40dae4:	ldp	x29, x30, [sp]
  40dae8:	add	sp, sp, #0x910
  40daec:	ret
  40daf0:	sub	sp, sp, #0x910
  40daf4:	mov	x8, x0
  40daf8:	add	x0, sp, #0x910
  40dafc:	add	x11, sp, #0x8d0
  40db00:	mov	w10, #0xffffffc8            	// #-56
  40db04:	mov	w9, #0xffffff80            	// #-128
  40db08:	stp	x29, x30, [sp]
  40db0c:	mov	x29, sp
  40db10:	stp	x0, x0, [sp, #48]
  40db14:	add	x0, sp, #0x50
  40db18:	str	x11, [sp, #64]
  40db1c:	stp	w10, w9, [sp, #72]
  40db20:	str	x2, [sp, #2272]
  40db24:	mov	x2, x8
  40db28:	ldp	x8, x9, [sp, #48]
  40db2c:	stp	x8, x9, [sp, #16]
  40db30:	ldp	x8, x9, [sp, #64]
  40db34:	stp	x8, x9, [sp, #32]
  40db38:	str	x1, [sp, #2264]
  40db3c:	mov	x1, #0x800                 	// #2048
  40db40:	add	x8, sp, x1
  40db44:	str	x3, [sp, #2280]
  40db48:	add	x3, sp, #0x10
  40db4c:	str	q0, [x8, #80]
  40db50:	str	q1, [x8, #96]
  40db54:	str	q2, [x8, #112]
  40db58:	str	q3, [x8, #128]
  40db5c:	str	q4, [x8, #144]
  40db60:	str	q5, [x8, #160]
  40db64:	str	q6, [x8, #176]
  40db68:	str	q7, [x8, #192]
  40db6c:	add	x8, sp, #0x8f0
  40db70:	stp	x4, x5, [x8]
  40db74:	stp	x6, x7, [x8, #16]
  40db78:	bl	401b00 <vsnprintf@plt>
  40db7c:	add	x0, sp, #0x50
  40db80:	bl	40d728 <ferror@plt+0xbb38>
  40db84:	nop
  40db88:	mov	x12, #0x1020                	// #4128
  40db8c:	sub	sp, sp, x12
  40db90:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40db94:	stp	x29, x30, [sp]
  40db98:	mov	x29, sp
  40db9c:	stp	x19, x20, [sp, #16]
  40dba0:	mov	x19, x0
  40dba4:	ldr	w0, [x2, #3180]
  40dba8:	cbz	w0, 40dc4c <ferror@plt+0xc05c>
  40dbac:	cbnz	w1, 40dc60 <ferror@plt+0xc070>
  40dbb0:	adrp	x5, 422000 <ferror@plt+0x20410>
  40dbb4:	add	x5, x5, #0x520
  40dbb8:	mov	w2, #0x4d                  	// #77
  40dbbc:	add	x3, sp, #0x820
  40dbc0:	mov	w8, #0x22                  	// #34
  40dbc4:	add	x7, x3, #0x7fe
  40dbc8:	mov	w0, #0x5c                  	// #92
  40dbcc:	b	40dbd4 <ferror@plt+0xbfe4>
  40dbd0:	ldrb	w2, [x5]
  40dbd4:	mov	x6, x3
  40dbd8:	cmp	w2, #0x5c
  40dbdc:	cbz	w2, 40dcbc <ferror@plt+0xc0cc>
  40dbe0:	add	x4, x3, #0x1
  40dbe4:	ccmp	w2, w8, #0x4, ne  // ne = any
  40dbe8:	b.ne	40dbfc <ferror@plt+0xc00c>  // b.any
  40dbec:	strb	w0, [x6], #2
  40dbf0:	mov	x3, x4
  40dbf4:	ldrb	w2, [x5]
  40dbf8:	mov	x4, x6
  40dbfc:	strb	w2, [x3]
  40dc00:	add	x5, x5, #0x1
  40dc04:	mov	x3, x4
  40dc08:	cmp	x4, x7
  40dc0c:	b.cc	40dbd0 <ferror@plt+0xbfe0>  // b.lo, b.ul, b.last
  40dc10:	strb	wzr, [x4]
  40dc14:	cbz	w1, 40dc7c <ferror@plt+0xc08c>
  40dc18:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  40dc1c:	add	x20, sp, #0x20
  40dc20:	adrp	x2, 422000 <ferror@plt+0x20410>
  40dc24:	add	x4, sp, #0x820
  40dc28:	ldr	w3, [x1, #1412]
  40dc2c:	mov	x0, x20
  40dc30:	add	x2, x2, #0x818
  40dc34:	mov	x1, #0x800                 	// #2048
  40dc38:	bl	401860 <snprintf@plt>
  40dc3c:	cbz	x19, 40dca0 <ferror@plt+0xc0b0>
  40dc40:	mov	x1, x19
  40dc44:	mov	x0, x20
  40dc48:	bl	4017a0 <fputs@plt>
  40dc4c:	mov	x12, #0x1020                	// #4128
  40dc50:	ldp	x29, x30, [sp]
  40dc54:	ldp	x19, x20, [sp, #16]
  40dc58:	add	sp, sp, x12
  40dc5c:	ret
  40dc60:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  40dc64:	ldr	x5, [x0, #1624]
  40dc68:	cbnz	x5, 40dcc4 <ferror@plt+0xc0d4>
  40dc6c:	adrp	x5, 422000 <ferror@plt+0x20410>
  40dc70:	mov	w2, #0x3c                  	// #60
  40dc74:	add	x5, x5, #0x538
  40dc78:	b	40dbbc <ferror@plt+0xbfcc>
  40dc7c:	add	x20, sp, #0x20
  40dc80:	adrp	x2, 422000 <ferror@plt+0x20410>
  40dc84:	add	x4, sp, #0x820
  40dc88:	mov	x0, x20
  40dc8c:	add	x2, x2, #0x818
  40dc90:	mov	w3, #0x0                   	// #0
  40dc94:	mov	x1, #0x800                 	// #2048
  40dc98:	bl	401860 <snprintf@plt>
  40dc9c:	cbnz	x19, 40dc40 <ferror@plt+0xc050>
  40dca0:	mov	x0, x20
  40dca4:	bl	40d8d0 <ferror@plt+0xbce0>
  40dca8:	mov	x12, #0x1020                	// #4128
  40dcac:	ldp	x29, x30, [sp]
  40dcb0:	ldp	x19, x20, [sp, #16]
  40dcb4:	add	sp, sp, x12
  40dcb8:	ret
  40dcbc:	mov	x4, x3
  40dcc0:	b	40dc10 <ferror@plt+0xc020>
  40dcc4:	ldrb	w2, [x5]
  40dcc8:	b	40dbbc <ferror@plt+0xbfcc>
  40dccc:	nop
  40dcd0:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  40dcd4:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  40dcd8:	adrp	x7, 461000 <stdin@@GLIBC_2.17+0x3320>
  40dcdc:	adrp	x4, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40dce0:	ldr	w2, [x0, #680]
  40dce4:	adrp	x3, 461000 <stdin@@GLIBC_2.17+0x3320>
  40dce8:	ldr	x5, [x1, #640]
  40dcec:	str	wzr, [x7, #3168]
  40dcf0:	add	w6, w2, #0x1
  40dcf4:	str	w6, [x0, #680]
  40dcf8:	strb	wzr, [x5, w2, sxtw]
  40dcfc:	ldr	w0, [x0, #680]
  40dd00:	ldr	x1, [x1, #640]
  40dd04:	str	w0, [x4, #2816]
  40dd08:	str	w0, [x3, #2736]
  40dd0c:	strb	wzr, [x1, w0, sxtw]
  40dd10:	ret
  40dd14:	nop
  40dd18:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  40dd1c:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  40dd20:	adrp	x3, 461000 <stdin@@GLIBC_2.17+0x3320>
  40dd24:	ldr	w2, [x0, #680]
  40dd28:	ldr	x4, [x1, #640]
  40dd2c:	add	w5, w2, #0x1
  40dd30:	str	w5, [x0, #680]
  40dd34:	strb	wzr, [x4, w2, sxtw]
  40dd38:	ldr	w0, [x0, #680]
  40dd3c:	ldr	x1, [x1, #640]
  40dd40:	str	w0, [x3, #2736]
  40dd44:	strb	wzr, [x1, w0, sxtw]
  40dd48:	ret
  40dd4c:	nop
  40dd50:	stp	x29, x30, [sp, #-48]!
  40dd54:	mov	x29, sp
  40dd58:	stp	x21, x22, [sp, #32]
  40dd5c:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40dd60:	stp	x19, x20, [sp, #16]
  40dd64:	mov	w19, w0
  40dd68:	ldrb	w0, [x21, #2512]
  40dd6c:	cbz	w0, 40ddfc <ferror@plt+0xc20c>
  40dd70:	adrp	x20, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40dd74:	adrp	x22, 45d000 <ferror@plt+0x5b410>
  40dd78:	ldr	w0, [x20, #2480]
  40dd7c:	ldr	x1, [x22, #3288]
  40dd80:	cmp	w0, #0x9
  40dd84:	b.gt	40dddc <ferror@plt+0xc1ec>
  40dd88:	cbz	w0, 40ddc0 <ferror@plt+0xc1d0>
  40dd8c:	mov	w0, #0x2c                  	// #44
  40dd90:	bl	401820 <fputc@plt>
  40dd94:	ldr	w3, [x20, #2480]
  40dd98:	mov	w2, w19
  40dd9c:	ldr	x0, [x22, #3288]
  40dda0:	add	w3, w3, #0x1
  40dda4:	str	w3, [x20, #2480]
  40dda8:	adrp	x1, 422000 <ferror@plt+0x20410>
  40ddac:	ldp	x19, x20, [sp, #16]
  40ddb0:	add	x1, x1, #0x548
  40ddb4:	ldp	x21, x22, [sp, #32]
  40ddb8:	ldp	x29, x30, [sp], #48
  40ddbc:	b	401bc0 <fprintf@plt>
  40ddc0:	mov	x3, x1
  40ddc4:	adrp	x0, 422000 <ferror@plt+0x20410>
  40ddc8:	mov	x2, #0x4                   	// #4
  40ddcc:	mov	x1, #0x1                   	// #1
  40ddd0:	add	x0, x0, #0x540
  40ddd4:	bl	401a80 <fwrite@plt>
  40ddd8:	b	40dd94 <ferror@plt+0xc1a4>
  40dddc:	mov	w0, #0x2c                  	// #44
  40dde0:	bl	401820 <fputc@plt>
  40dde4:	ldrb	w0, [x21, #2512]
  40dde8:	cbnz	w0, 40de0c <ferror@plt+0xc21c>
  40ddec:	ldr	w0, [x20, #2480]
  40ddf0:	ldr	x1, [x22, #3288]
  40ddf4:	cbnz	w0, 40dd8c <ferror@plt+0xc19c>
  40ddf8:	b	40ddc0 <ferror@plt+0xc1d0>
  40ddfc:	ldp	x19, x20, [sp, #16]
  40de00:	ldp	x21, x22, [sp, #32]
  40de04:	ldp	x29, x30, [sp], #48
  40de08:	ret
  40de0c:	bl	40d498 <ferror@plt+0xb8a8>
  40de10:	ldr	w0, [x20, #2480]
  40de14:	ldr	x1, [x22, #3288]
  40de18:	b	40ddf4 <ferror@plt+0xc204>
  40de1c:	nop
  40de20:	b	40dd50 <ferror@plt+0xc160>
  40de24:	nop
  40de28:	stp	x29, x30, [sp, #-32]!
  40de2c:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  40de30:	add	x1, x1, #0xa30
  40de34:	mov	x29, sp
  40de38:	add	x2, sp, #0x1c
  40de3c:	str	wzr, [sp, #28]
  40de40:	bl	401af0 <__isoc99_sscanf@plt>
  40de44:	ldr	w0, [sp, #28]
  40de48:	ldp	x29, x30, [sp], #32
  40de4c:	ret
  40de50:	stp	x29, x30, [sp, #-48]!
  40de54:	mov	x29, sp
  40de58:	stp	x19, x20, [sp, #16]
  40de5c:	mov	x19, x0
  40de60:	ldrb	w0, [x0, #1]
  40de64:	cmp	w0, #0x6e
  40de68:	b.eq	40dfb0 <ferror@plt+0xc3c0>  // b.none
  40de6c:	b.ls	40deec <ferror@plt+0xc2fc>  // b.plast
  40de70:	cmp	w0, #0x76
  40de74:	b.eq	40dfa8 <ferror@plt+0xc3b8>  // b.none
  40de78:	b.ls	40df10 <ferror@plt+0xc320>  // b.plast
  40de7c:	cmp	w0, #0x78
  40de80:	b.ne	40df04 <ferror@plt+0xc314>  // b.any
  40de84:	str	x21, [sp, #32]
  40de88:	bl	401a00 <__ctype_b_loc@plt>
  40de8c:	mov	x1, x0
  40de90:	ldrb	w20, [x19, #2]
  40de94:	add	x0, x19, #0x2
  40de98:	ldr	x1, [x1]
  40de9c:	ubfiz	x2, x20, #1, #8
  40dea0:	ldrh	w2, [x1, x2]
  40dea4:	tbz	w2, #12, 40dfc4 <ferror@plt+0xc3d4>
  40dea8:	ldrb	w20, [x19, #3]
  40deac:	add	x21, x19, #0x3
  40deb0:	ubfiz	x2, x20, #1, #8
  40deb4:	ldrh	w1, [x1, x2]
  40deb8:	tbz	w1, #12, 40dec4 <ferror@plt+0xc2d4>
  40debc:	ldrb	w20, [x19, #4]
  40dec0:	add	x21, x19, #0x4
  40dec4:	mov	w2, #0x10                  	// #16
  40dec8:	strb	wzr, [x21]
  40decc:	mov	x1, #0x0                   	// #0
  40ded0:	bl	401780 <strtoul@plt>
  40ded4:	strb	w20, [x21]
  40ded8:	and	w0, w0, #0xff
  40dedc:	ldp	x19, x20, [sp, #16]
  40dee0:	ldr	x21, [sp, #32]
  40dee4:	ldp	x29, x30, [sp], #48
  40dee8:	ret
  40deec:	cmp	w0, #0x62
  40def0:	b.eq	40dfa0 <ferror@plt+0xc3b0>  // b.none
  40def4:	b.ls	40df30 <ferror@plt+0xc340>  // b.plast
  40def8:	cmp	w0, #0x66
  40defc:	mov	w1, #0xc                   	// #12
  40df00:	csel	w0, w0, w1, ne  // ne = any
  40df04:	ldp	x19, x20, [sp, #16]
  40df08:	ldp	x29, x30, [sp], #48
  40df0c:	ret
  40df10:	cmp	w0, #0x72
  40df14:	b.eq	40df98 <ferror@plt+0xc3a8>  // b.none
  40df18:	cmp	w0, #0x74
  40df1c:	mov	w1, #0x9                   	// #9
  40df20:	csel	w0, w0, w1, ne  // ne = any
  40df24:	ldp	x19, x20, [sp, #16]
  40df28:	ldp	x29, x30, [sp], #48
  40df2c:	ret
  40df30:	cmp	w0, #0x37
  40df34:	b.hi	40df88 <ferror@plt+0xc398>  // b.pmore
  40df38:	cmp	w0, #0x2f
  40df3c:	b.ls	40df04 <ferror@plt+0xc314>  // b.plast
  40df40:	str	x21, [sp, #32]
  40df44:	add	x0, x19, #0x1
  40df48:	ldrb	w20, [x19, #2]
  40df4c:	sub	w1, w20, #0x30
  40df50:	and	w1, w1, #0xff
  40df54:	cmp	w1, #0x7
  40df58:	b.hi	40dfb8 <ferror@plt+0xc3c8>  // b.pmore
  40df5c:	ldrb	w20, [x19, #3]
  40df60:	mov	w21, #0x3                   	// #3
  40df64:	sub	w1, w20, #0x30
  40df68:	and	w1, w1, #0xff
  40df6c:	cmp	w1, #0x7
  40df70:	b.hi	40dfbc <ferror@plt+0xc3cc>  // b.pmore
  40df74:	ldrb	w20, [x19, #4]
  40df78:	add	x21, x19, #0x4
  40df7c:	mov	w2, #0x8                   	// #8
  40df80:	strb	wzr, [x21]
  40df84:	b	40decc <ferror@plt+0xc2dc>
  40df88:	cmp	w0, #0x61
  40df8c:	mov	w1, #0x7                   	// #7
  40df90:	csel	w0, w0, w1, ne  // ne = any
  40df94:	b	40df04 <ferror@plt+0xc314>
  40df98:	mov	w0, #0xd                   	// #13
  40df9c:	b	40df04 <ferror@plt+0xc314>
  40dfa0:	mov	w0, #0x8                   	// #8
  40dfa4:	b	40df04 <ferror@plt+0xc314>
  40dfa8:	mov	w0, #0xb                   	// #11
  40dfac:	b	40df04 <ferror@plt+0xc314>
  40dfb0:	mov	w0, #0xa                   	// #10
  40dfb4:	b	40df04 <ferror@plt+0xc314>
  40dfb8:	mov	w21, #0x2                   	// #2
  40dfbc:	add	x21, x19, w21, sxtw
  40dfc0:	b	40df7c <ferror@plt+0xc38c>
  40dfc4:	mov	x21, x0
  40dfc8:	b	40dec4 <ferror@plt+0xc2d4>
  40dfcc:	nop
  40dfd0:	adrp	x1, 45d000 <ferror@plt+0x5b410>
  40dfd4:	ldr	x1, [x1, #3288]
  40dfd8:	b	4017a0 <fputs@plt>
  40dfdc:	nop
  40dfe0:	adrp	x3, 45d000 <ferror@plt+0x5b410>
  40dfe4:	mov	w2, w1
  40dfe8:	mov	x1, x0
  40dfec:	ldr	x0, [x3, #3288]
  40dff0:	b	401bc0 <fprintf@plt>
  40dff4:	nop
  40dff8:	adrp	x5, 45d000 <ferror@plt+0x5b410>
  40dffc:	mov	x3, x0
  40e000:	mov	w4, w1
  40e004:	mov	x1, x3
  40e008:	ldr	x0, [x5, #3288]
  40e00c:	mov	w3, w2
  40e010:	mov	w2, w4
  40e014:	b	401bc0 <fprintf@plt>
  40e018:	adrp	x3, 45d000 <ferror@plt+0x5b410>
  40e01c:	mov	w2, w1
  40e020:	mov	x1, x0
  40e024:	ldr	x0, [x3, #3288]
  40e028:	b	401bc0 <fprintf@plt>
  40e02c:	nop
  40e030:	adrp	x3, 45d000 <ferror@plt+0x5b410>
  40e034:	mov	x2, x1
  40e038:	mov	x1, x0
  40e03c:	ldr	x0, [x3, #3288]
  40e040:	b	401bc0 <fprintf@plt>
  40e044:	nop
  40e048:	adrp	x7, 45d000 <ferror@plt+0x5b410>
  40e04c:	mov	x6, x0
  40e050:	mov	x4, x1
  40e054:	mov	x5, x2
  40e058:	ldr	x0, [x7, #3288]
  40e05c:	mov	x2, x4
  40e060:	mov	x1, x6
  40e064:	mov	x4, x3
  40e068:	mov	x3, x5
  40e06c:	b	401bc0 <fprintf@plt>
  40e070:	adrp	x5, 45d000 <ferror@plt+0x5b410>
  40e074:	mov	x3, x0
  40e078:	mov	x4, x1
  40e07c:	mov	x1, x3
  40e080:	ldr	x0, [x5, #3288]
  40e084:	mov	w3, w2
  40e088:	mov	x2, x4
  40e08c:	b	401bc0 <fprintf@plt>
  40e090:	adrp	x1, 45d000 <ferror@plt+0x5b410>
  40e094:	ldr	x1, [x1, #3288]
  40e098:	b	401820 <fputc@plt>
  40e09c:	nop
  40e0a0:	stp	x29, x30, [sp, #-32]!
  40e0a4:	mov	x29, sp
  40e0a8:	str	x19, [sp, #16]
  40e0ac:	adrp	x19, 45d000 <ferror@plt+0x5b410>
  40e0b0:	ldr	x1, [x19, #3288]
  40e0b4:	bl	4017a0 <fputs@plt>
  40e0b8:	ldr	x1, [x19, #3288]
  40e0bc:	mov	w0, #0xa                   	// #10
  40e0c0:	ldr	x19, [sp, #16]
  40e0c4:	ldp	x29, x30, [sp], #32
  40e0c8:	b	401820 <fputc@plt>
  40e0cc:	nop
  40e0d0:	stp	x29, x30, [sp, #-32]!
  40e0d4:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40e0d8:	mov	x29, sp
  40e0dc:	ldrb	w0, [x0, #2512]
  40e0e0:	str	x19, [sp, #16]
  40e0e4:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40e0e8:	cbz	w0, 40e104 <ferror@plt+0xc514>
  40e0ec:	ldr	w0, [x19, #2480]
  40e0f0:	cmp	w0, #0x0
  40e0f4:	b.gt	40e11c <ferror@plt+0xc52c>
  40e0f8:	adrp	x0, 422000 <ferror@plt+0x20410>
  40e0fc:	add	x0, x0, #0x550
  40e100:	bl	40e0a0 <ferror@plt+0xc4b0>
  40e104:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  40e108:	str	wzr, [x19, #2480]
  40e10c:	ldr	x19, [sp, #16]
  40e110:	str	wzr, [x0, #2712]
  40e114:	ldp	x29, x30, [sp], #32
  40e118:	ret
  40e11c:	bl	40d498 <ferror@plt+0xb8a8>
  40e120:	b	40e0f8 <ferror@plt+0xc508>
  40e124:	nop
  40e128:	adrp	x4, 45d000 <ferror@plt+0x5b410>
  40e12c:	mov	x2, x0
  40e130:	cmp	x1, #0x0
  40e134:	adrp	x3, 41d000 <ferror@plt+0x1b410>
  40e138:	ldr	x0, [x4, #3288]
  40e13c:	add	x3, x3, #0xd48
  40e140:	csel	x3, x3, x1, eq  // eq = none
  40e144:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e148:	add	x1, x1, #0x560
  40e14c:	b	401bc0 <fprintf@plt>
  40e150:	cmp	w0, #0x7e
  40e154:	mov	w3, w0
  40e158:	ccmp	w0, #0x1f, #0x0, le
  40e15c:	b.hi	40e180 <ferror@plt+0xc590>  // b.pmore
  40e160:	sub	w1, w0, #0x7
  40e164:	cmp	w1, #0x6
  40e168:	b.hi	40e1b0 <ferror@plt+0xc5c0>  // b.pmore
  40e16c:	adrp	x0, 422000 <ferror@plt+0x20410>
  40e170:	add	x0, x0, #0x818
  40e174:	add	x0, x0, #0x10
  40e178:	ldr	x0, [x0, w1, uxtw #3]
  40e17c:	ret
  40e180:	cmp	w0, #0x20
  40e184:	b.eq	40e1a4 <ferror@plt+0xc5b4>  // b.none
  40e188:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  40e18c:	add	x1, x1, #0x668
  40e190:	add	x2, x1, #0x18
  40e194:	mov	x0, x2
  40e198:	strb	w3, [x1, #24]
  40e19c:	strb	wzr, [x1, #25]
  40e1a0:	ret
  40e1a4:	adrp	x0, 422000 <ferror@plt+0x20410>
  40e1a8:	add	x0, x0, #0x588
  40e1ac:	ret
  40e1b0:	stp	x29, x30, [sp, #-32]!
  40e1b4:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  40e1b8:	mov	x29, sp
  40e1bc:	ldr	w0, [x0, #1620]
  40e1c0:	str	x19, [sp, #16]
  40e1c4:	cbz	w0, 40e1f8 <ferror@plt+0xc608>
  40e1c8:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  40e1cc:	add	x0, x0, #0x668
  40e1d0:	add	x19, x0, #0x18
  40e1d4:	adrp	x2, 422000 <ferror@plt+0x20410>
  40e1d8:	mov	x0, x19
  40e1dc:	add	x2, x2, #0x590
  40e1e0:	mov	x1, #0x14                  	// #20
  40e1e4:	bl	401860 <snprintf@plt>
  40e1e8:	mov	x0, x19
  40e1ec:	ldr	x19, [sp, #16]
  40e1f0:	ldp	x29, x30, [sp], #32
  40e1f4:	ret
  40e1f8:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  40e1fc:	add	x0, x0, #0x668
  40e200:	add	x19, x0, #0x18
  40e204:	adrp	x2, 422000 <ferror@plt+0x20410>
  40e208:	mov	x0, x19
  40e20c:	add	x2, x2, #0x598
  40e210:	mov	x1, #0x14                  	// #20
  40e214:	bl	401860 <snprintf@plt>
  40e218:	mov	x0, x19
  40e21c:	b	40e1ec <ferror@plt+0xc5fc>
  40e220:	stp	x29, x30, [sp, #-32]!
  40e224:	cmp	w0, #0xff
  40e228:	mov	x29, sp
  40e22c:	stp	x19, x20, [sp, #16]
  40e230:	mov	w19, w0
  40e234:	b.gt	40e254 <ferror@plt+0xc664>
  40e238:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40e23c:	ldr	w0, [x0, #3088]
  40e240:	cmp	w0, w19
  40e244:	b.le	40e290 <ferror@plt+0xc6a0>
  40e248:	ldp	x19, x20, [sp, #16]
  40e24c:	ldp	x29, x30, [sp], #32
  40e250:	ret
  40e254:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e258:	add	x1, x1, #0x5a0
  40e25c:	mov	w2, #0x5                   	// #5
  40e260:	mov	x0, #0x0                   	// #0
  40e264:	bl	401ae0 <dcgettext@plt>
  40e268:	mov	x20, x0
  40e26c:	mov	w0, w19
  40e270:	bl	40e150 <ferror@plt+0xc560>
  40e274:	mov	x1, x0
  40e278:	mov	x0, x20
  40e27c:	bl	40da50 <ferror@plt+0xbe60>
  40e280:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40e284:	ldr	w0, [x0, #3088]
  40e288:	cmp	w0, w19
  40e28c:	b.gt	40e248 <ferror@plt+0xc658>
  40e290:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e294:	add	x1, x1, #0x5d0
  40e298:	mov	w2, #0x5                   	// #5
  40e29c:	mov	x0, #0x0                   	// #0
  40e2a0:	bl	401ae0 <dcgettext@plt>
  40e2a4:	mov	x20, x0
  40e2a8:	mov	w0, w19
  40e2ac:	bl	40e150 <ferror@plt+0xc560>
  40e2b0:	mov	x1, x0
  40e2b4:	mov	x0, x20
  40e2b8:	ldp	x19, x20, [sp, #16]
  40e2bc:	ldp	x29, x30, [sp], #32
  40e2c0:	b	40da50 <ferror@plt+0xbe60>
  40e2c4:	nop
  40e2c8:	stp	x29, x30, [sp, #-16]!
  40e2cc:	sxtw	x1, w1
  40e2d0:	mov	x29, sp
  40e2d4:	bl	4017f0 <reallocarray@plt>
  40e2d8:	cbz	x0, 40e2e4 <ferror@plt+0xc6f4>
  40e2dc:	ldp	x29, x30, [sp], #16
  40e2e0:	ret
  40e2e4:	bl	40d8b0 <ferror@plt+0xbcc0>
  40e2e8:	sub	sp, sp, #0x850
  40e2ec:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  40e2f0:	mov	w0, #0x1                   	// #1
  40e2f4:	stp	x29, x30, [sp]
  40e2f8:	mov	x29, sp
  40e2fc:	str	wzr, [x1, #1640]
  40e300:	stp	x19, x20, [sp, #16]
  40e304:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x320>
  40e308:	add	x19, sp, #0x50
  40e30c:	add	x20, x20, #0x648
  40e310:	stp	x21, x22, [sp, #32]
  40e314:	adrp	x21, 45e000 <stdin@@GLIBC_2.17+0x320>
  40e318:	adrp	x22, 455000 <ferror@plt+0x53410>
  40e31c:	add	x21, x21, #0x660
  40e320:	add	x22, x22, #0xda8
  40e324:	str	x23, [sp, #48]
  40e328:	strb	w0, [sp, #79]
  40e32c:	bl	40d7f0 <ferror@plt+0xbc00>
  40e330:	ldr	x2, [x20]
  40e334:	cbz	x2, 40e384 <ferror@plt+0xc794>
  40e338:	mov	x0, x19
  40e33c:	mov	w1, #0x800                 	// #2048
  40e340:	bl	401bd0 <fgets@plt>
  40e344:	cbz	x0, 40e398 <ferror@plt+0xc7a8>
  40e348:	ldr	x1, [x20]
  40e34c:	ldrb	w0, [x19]
  40e350:	cbz	x1, 40e360 <ferror@plt+0xc770>
  40e354:	cbz	w0, 40e36c <ferror@plt+0xc77c>
  40e358:	mov	x0, x19
  40e35c:	bl	40d508 <ferror@plt+0xb918>
  40e360:	ldrb	w0, [x19]
  40e364:	cmp	w0, #0x25
  40e368:	b.eq	40e3b0 <ferror@plt+0xc7c0>  // b.none
  40e36c:	ldrb	w0, [sp, #79]
  40e370:	cbz	w0, 40e330 <ferror@plt+0xc740>
  40e374:	mov	x0, x19
  40e378:	bl	40e0a0 <ferror@plt+0xc4b0>
  40e37c:	ldr	x2, [x20]
  40e380:	cbnz	x2, 40e338 <ferror@plt+0xc748>
  40e384:	ldr	w0, [x21]
  40e388:	add	w1, w0, #0x1
  40e38c:	str	w1, [x21]
  40e390:	ldr	x19, [x22, w0, sxtw #3]
  40e394:	cbnz	x19, 40e360 <ferror@plt+0xc770>
  40e398:	ldp	x29, x30, [sp]
  40e39c:	ldp	x19, x20, [sp, #16]
  40e3a0:	ldp	x21, x22, [sp, #32]
  40e3a4:	ldr	x23, [sp, #48]
  40e3a8:	add	sp, sp, #0x850
  40e3ac:	ret
  40e3b0:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x4320>
  40e3b4:	ldrb	w0, [x19, #1]
  40e3b8:	ldr	w1, [x23, #1384]
  40e3bc:	cbz	w1, 40e3fc <ferror@plt+0xc80c>
  40e3c0:	cmp	w0, #0x23
  40e3c4:	b.eq	40e404 <ferror@plt+0xc814>  // b.none
  40e3c8:	mov	x0, x19
  40e3cc:	bl	401790 <strlen@plt>
  40e3d0:	add	x1, x19, x0
  40e3d4:	adrp	x3, 45d000 <ferror@plt+0x5b410>
  40e3d8:	ldr	x0, [x3, #3288]
  40e3dc:	ldurb	w1, [x1, #-1]
  40e3e0:	cmp	w1, #0x5c
  40e3e4:	b.eq	40e5bc <ferror@plt+0xc9cc>  // b.none
  40e3e8:	mov	x2, x19
  40e3ec:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e3f0:	add	x1, x1, #0x628
  40e3f4:	bl	401bc0 <fprintf@plt>
  40e3f8:	ldrb	w0, [x19, #1]
  40e3fc:	cmp	w0, #0x25
  40e400:	b.eq	40e398 <ferror@plt+0xc7a8>  // b.none
  40e404:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e408:	mov	x0, x19
  40e40c:	add	x1, x1, #0x638
  40e410:	mov	x2, #0x5                   	// #5
  40e414:	bl	4018c0 <strncmp@plt>
  40e418:	cbz	w0, 40e4fc <ferror@plt+0xc90c>
  40e41c:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e420:	mov	x0, x19
  40e424:	add	x1, x1, #0x660
  40e428:	mov	x2, #0x4                   	// #4
  40e42c:	bl	4018c0 <strncmp@plt>
  40e430:	cbz	w0, 40e57c <ferror@plt+0xc98c>
  40e434:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e438:	mov	x0, x19
  40e43c:	add	x1, x1, #0x668
  40e440:	mov	x2, #0xd                   	// #13
  40e444:	bl	4018c0 <strncmp@plt>
  40e448:	cbz	w0, 40e598 <ferror@plt+0xc9a8>
  40e44c:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e450:	mov	x0, x19
  40e454:	add	x1, x1, #0x678
  40e458:	mov	x2, #0x11                  	// #17
  40e45c:	bl	4018c0 <strncmp@plt>
  40e460:	cbz	w0, 40e5d4 <ferror@plt+0xc9e4>
  40e464:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e468:	mov	x0, x19
  40e46c:	add	x1, x1, #0x690
  40e470:	mov	x2, #0x10                  	// #16
  40e474:	bl	4018c0 <strncmp@plt>
  40e478:	cbz	w0, 40e5f8 <ferror@plt+0xca08>
  40e47c:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e480:	mov	x0, x19
  40e484:	add	x1, x1, #0x6a8
  40e488:	mov	x2, #0x14                  	// #20
  40e48c:	bl	4018c0 <strncmp@plt>
  40e490:	cbz	w0, 40e61c <ferror@plt+0xca2c>
  40e494:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e498:	mov	x0, x19
  40e49c:	add	x1, x1, #0x6c0
  40e4a0:	mov	x2, #0x6                   	// #6
  40e4a4:	bl	4018c0 <strncmp@plt>
  40e4a8:	cbz	w0, 40e65c <ferror@plt+0xca6c>
  40e4ac:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e4b0:	mov	x0, x19
  40e4b4:	add	x1, x1, #0x6c8
  40e4b8:	mov	x2, #0x18                  	// #24
  40e4bc:	bl	4018c0 <strncmp@plt>
  40e4c0:	cbz	w0, 40e640 <ferror@plt+0xca50>
  40e4c4:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e4c8:	mov	x0, x19
  40e4cc:	add	x1, x1, #0x6e8
  40e4d0:	mov	x2, #0xe                   	// #14
  40e4d4:	bl	4018c0 <strncmp@plt>
  40e4d8:	cbnz	w0, 40e668 <ferror@plt+0xca78>
  40e4dc:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40e4e0:	ldrb	w0, [x0, #3132]
  40e4e4:	cbz	w0, 40e330 <ferror@plt+0xc740>
  40e4e8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40e4ec:	ldr	x0, [x0, #336]
  40e4f0:	cbz	x0, 40e330 <ferror@plt+0xc740>
  40e4f4:	bl	40e0a0 <ferror@plt+0xc4b0>
  40e4f8:	b	40e37c <ferror@plt+0xc78c>
  40e4fc:	ldrb	w0, [sp, #79]
  40e500:	bl	40d7f0 <ferror@plt+0xbc00>
  40e504:	ldr	w0, [x23, #1384]
  40e508:	adrp	x3, 45d000 <ferror@plt+0x5b410>
  40e50c:	cbz	w0, 40e590 <ferror@plt+0xc9a0>
  40e510:	ldrb	w4, [sp, #79]
  40e514:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e518:	ldr	x0, [x3, #3288]
  40e51c:	cmp	w4, #0x0
  40e520:	add	x1, x1, #0x610
  40e524:	adrp	x2, 422000 <ferror@plt+0x20410>
  40e528:	add	x2, x2, #0x608
  40e52c:	add	x23, x3, #0xcd8
  40e530:	csel	x2, x2, x1, ne  // ne = any
  40e534:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e538:	add	x1, x1, #0x640
  40e53c:	bl	401bc0 <fprintf@plt>
  40e540:	mov	x0, x19
  40e544:	bl	401790 <strlen@plt>
  40e548:	add	x1, x19, x0
  40e54c:	adrp	x3, 429000 <ferror@plt+0x27410>
  40e550:	ldr	x0, [x23]
  40e554:	add	x3, x3, #0xb8
  40e558:	ldurb	w4, [x1, #-1]
  40e55c:	adrp	x2, 41d000 <ferror@plt+0x1b410>
  40e560:	add	x2, x2, #0xd48
  40e564:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e568:	cmp	w4, #0x5c
  40e56c:	add	x1, x1, #0x658
  40e570:	csel	x2, x3, x2, eq  // eq = none
  40e574:	bl	401bc0 <fprintf@plt>
  40e578:	b	40e330 <ferror@plt+0xc740>
  40e57c:	add	x0, sp, #0x4f
  40e580:	bl	40d408 <ferror@plt+0xb818>
  40e584:	ldr	w0, [x23, #1384]
  40e588:	adrp	x3, 45d000 <ferror@plt+0x5b410>
  40e58c:	cbnz	w0, 40e510 <ferror@plt+0xc920>
  40e590:	add	x23, x3, #0xcd8
  40e594:	b	40e540 <ferror@plt+0xc950>
  40e598:	ldrb	w0, [sp, #79]
  40e59c:	bl	40d7f0 <ferror@plt+0xbc00>
  40e5a0:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  40e5a4:	ldrb	w0, [sp, #79]
  40e5a8:	ldr	w1, [x1, #1404]
  40e5ac:	cmp	w1, #0x0
  40e5b0:	csel	w0, w0, wzr, ne  // ne = any
  40e5b4:	strb	w0, [sp, #79]
  40e5b8:	b	40e330 <ferror@plt+0xc740>
  40e5bc:	mov	x2, x19
  40e5c0:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e5c4:	add	x1, x1, #0x618
  40e5c8:	bl	401bc0 <fprintf@plt>
  40e5cc:	ldrb	w0, [x19, #1]
  40e5d0:	b	40e3fc <ferror@plt+0xc80c>
  40e5d4:	ldrb	w0, [sp, #79]
  40e5d8:	bl	40d7f0 <ferror@plt+0xbc00>
  40e5dc:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  40e5e0:	ldrb	w0, [sp, #79]
  40e5e4:	ldr	w1, [x1, #1404]
  40e5e8:	cmp	w1, #0x0
  40e5ec:	csel	w0, w0, wzr, eq  // eq = none
  40e5f0:	strb	w0, [sp, #79]
  40e5f4:	b	40e330 <ferror@plt+0xc740>
  40e5f8:	ldrb	w0, [sp, #79]
  40e5fc:	bl	40d7f0 <ferror@plt+0xbc00>
  40e600:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40e604:	ldrb	w0, [sp, #79]
  40e608:	ldr	w1, [x1, #3188]
  40e60c:	cmp	w1, #0x0
  40e610:	csel	w0, w0, wzr, ne  // ne = any
  40e614:	strb	w0, [sp, #79]
  40e618:	b	40e330 <ferror@plt+0xc740>
  40e61c:	ldrb	w0, [sp, #79]
  40e620:	bl	40d7f0 <ferror@plt+0xbc00>
  40e624:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40e628:	ldrb	w0, [sp, #79]
  40e62c:	ldr	w1, [x1, #3188]
  40e630:	cmp	w1, #0x0
  40e634:	csel	w0, w0, wzr, eq  // eq = none
  40e638:	strb	w0, [sp, #79]
  40e63c:	b	40e330 <ferror@plt+0xc740>
  40e640:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40e644:	ldrb	w0, [sp, #79]
  40e648:	ldrb	w1, [x1, #3132]
  40e64c:	cmp	w0, #0x0
  40e650:	csel	w0, w1, w0, ne  // ne = any
  40e654:	strb	w0, [sp, #79]
  40e658:	b	40e330 <ferror@plt+0xc740>
  40e65c:	add	x0, sp, #0x4f
  40e660:	bl	40d408 <ferror@plt+0xb818>
  40e664:	b	40e330 <ferror@plt+0xc740>
  40e668:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e66c:	mov	x0, x19
  40e670:	add	x1, x1, #0x6f8
  40e674:	mov	x2, #0x10                  	// #16
  40e678:	bl	4018c0 <strncmp@plt>
  40e67c:	cbz	w0, 40e708 <ferror@plt+0xcb18>
  40e680:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e684:	mov	x0, x19
  40e688:	add	x1, x1, #0x730
  40e68c:	mov	x2, #0xc                   	// #12
  40e690:	bl	4018c0 <strncmp@plt>
  40e694:	cbz	w0, 40e738 <ferror@plt+0xcb48>
  40e698:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e69c:	mov	x0, x19
  40e6a0:	add	x1, x1, #0x740
  40e6a4:	mov	x2, #0xa                   	// #10
  40e6a8:	bl	4018c0 <strncmp@plt>
  40e6ac:	cbz	w0, 40e758 <ferror@plt+0xcb68>
  40e6b0:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e6b4:	mov	x0, x19
  40e6b8:	add	x1, x1, #0x750
  40e6bc:	mov	x2, #0xc                   	// #12
  40e6c0:	bl	4018c0 <strncmp@plt>
  40e6c4:	cbz	w0, 40e778 <ferror@plt+0xcb88>
  40e6c8:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e6cc:	mov	x0, x19
  40e6d0:	add	x1, x1, #0x760
  40e6d4:	mov	x2, #0xf                   	// #15
  40e6d8:	bl	4018c0 <strncmp@plt>
  40e6dc:	cbz	w0, 40e78c <ferror@plt+0xcb9c>
  40e6e0:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e6e4:	mov	x0, x19
  40e6e8:	add	x1, x1, #0x770
  40e6ec:	mov	x2, #0xe                   	// #14
  40e6f0:	bl	4018c0 <strncmp@plt>
  40e6f4:	cbnz	w0, 40e79c <ferror@plt+0xcbac>
  40e6f8:	adrp	x0, 42c000 <ferror@plt+0x2a410>
  40e6fc:	add	x0, x0, #0xc80
  40e700:	bl	40e0a0 <ferror@plt+0xc4b0>
  40e704:	b	40e330 <ferror@plt+0xc740>
  40e708:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  40e70c:	adrp	x3, 45d000 <ferror@plt+0x5b410>
  40e710:	adrp	x2, 422000 <ferror@plt+0x20410>
  40e714:	add	x2, x2, #0x700
  40e718:	ldr	x4, [x0, #1592]
  40e71c:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e720:	ldr	x0, [x3, #3288]
  40e724:	cmp	x4, #0x0
  40e728:	csel	x2, x2, x4, eq  // eq = none
  40e72c:	add	x1, x1, #0x710
  40e730:	bl	401bc0 <fprintf@plt>
  40e734:	b	40e330 <ferror@plt+0xc740>
  40e738:	ldrb	w0, [sp, #79]
  40e73c:	bl	40d7f0 <ferror@plt+0xbc00>
  40e740:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40e744:	ldr	w0, [x0, #3112]
  40e748:	cmp	w0, #0x0
  40e74c:	cset	w0, ne  // ne = any
  40e750:	strb	w0, [sp, #79]
  40e754:	b	40e330 <ferror@plt+0xc740>
  40e758:	ldrb	w0, [sp, #79]
  40e75c:	bl	40d7f0 <ferror@plt+0xbc00>
  40e760:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40e764:	ldr	w0, [x0, #3112]
  40e768:	cmp	w0, #0x0
  40e76c:	cset	w0, eq  // eq = none
  40e770:	strb	w0, [sp, #79]
  40e774:	b	40e330 <ferror@plt+0xc740>
  40e778:	ldrb	w0, [sp, #79]
  40e77c:	bl	40d7f0 <ferror@plt+0xbc00>
  40e780:	mov	w0, #0x1                   	// #1
  40e784:	strb	w0, [sp, #79]
  40e788:	b	40e330 <ferror@plt+0xc740>
  40e78c:	adrp	x0, 420000 <ferror@plt+0x1e410>
  40e790:	add	x0, x0, #0x420
  40e794:	bl	40e0a0 <ferror@plt+0xc4b0>
  40e798:	b	40e330 <ferror@plt+0xc740>
  40e79c:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e7a0:	add	x1, x1, #0x780
  40e7a4:	mov	w2, #0x5                   	// #5
  40e7a8:	mov	x0, #0x0                   	// #0
  40e7ac:	bl	401ae0 <dcgettext@plt>
  40e7b0:	bl	40d728 <ferror@plt+0xbb38>
  40e7b4:	nop
  40e7b8:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40e7bc:	ldrb	w2, [x2, #2512]
  40e7c0:	cbnz	w2, 40e7c8 <ferror@plt+0xcbd8>
  40e7c4:	ret
  40e7c8:	stp	x29, x30, [sp, #-32]!
  40e7cc:	mov	w2, w0
  40e7d0:	mov	w3, w1
  40e7d4:	mov	x29, sp
  40e7d8:	stp	x19, x20, [sp, #16]
  40e7dc:	adrp	x20, 45d000 <ferror@plt+0x5b410>
  40e7e0:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40e7e4:	ldr	x0, [x20, #3288]
  40e7e8:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e7ec:	add	x1, x1, #0x7a0
  40e7f0:	bl	401bc0 <fprintf@plt>
  40e7f4:	ldr	w0, [x19, #2480]
  40e7f8:	add	w0, w0, #0xe
  40e7fc:	str	w0, [x19, #2480]
  40e800:	cmp	w0, #0x40
  40e804:	b.gt	40e814 <ferror@plt+0xcc24>
  40e808:	ldp	x19, x20, [sp, #16]
  40e80c:	ldp	x29, x30, [sp], #32
  40e810:	ret
  40e814:	ldr	x1, [x20, #3288]
  40e818:	mov	w0, #0xa                   	// #10
  40e81c:	bl	401820 <fputc@plt>
  40e820:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x5320>
  40e824:	mov	w3, #0xcccd                	// #52429
  40e828:	mov	w1, #0x9998                	// #39320
  40e82c:	movk	w3, #0xcccc, lsl #16
  40e830:	ldr	w0, [x2, #2712]
  40e834:	movk	w1, #0x1999, lsl #16
  40e838:	add	w0, w0, #0x1
  40e83c:	str	w0, [x2, #2712]
  40e840:	madd	w0, w0, w3, w1
  40e844:	ror	w0, w0, #1
  40e848:	cmp	w0, w1
  40e84c:	b.ls	40e860 <ferror@plt+0xcc70>  // b.plast
  40e850:	str	wzr, [x19, #2480]
  40e854:	ldp	x19, x20, [sp, #16]
  40e858:	ldp	x29, x30, [sp], #32
  40e85c:	ret
  40e860:	ldr	x1, [x20, #3288]
  40e864:	mov	w0, #0xa                   	// #10
  40e868:	bl	401820 <fputc@plt>
  40e86c:	str	wzr, [x19, #2480]
  40e870:	b	40e854 <ferror@plt+0xcc64>
  40e874:	nop
  40e878:	stp	x29, x30, [sp, #-16]!
  40e87c:	sxtw	x0, w0
  40e880:	mov	x29, sp
  40e884:	bl	4018b0 <malloc@plt>
  40e888:	cbz	x0, 40e894 <ferror@plt+0xcca4>
  40e88c:	ldp	x29, x30, [sp], #16
  40e890:	ret
  40e894:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e898:	add	x1, x1, #0x7b0
  40e89c:	mov	w2, #0x5                   	// #5
  40e8a0:	bl	401ae0 <dcgettext@plt>
  40e8a4:	bl	40d728 <ferror@plt+0xbb38>
  40e8a8:	mov	x4, x0
  40e8ac:	cbz	x0, 40e8cc <ferror@plt+0xccdc>
  40e8b0:	ldrb	w1, [x0]
  40e8b4:	cbz	w1, 40e8cc <ferror@plt+0xccdc>
  40e8b8:	stp	x29, x30, [sp, #-16]!
  40e8bc:	mov	x29, sp
  40e8c0:	bl	40d508 <ferror@plt+0xb918>
  40e8c4:	ldp	x29, x30, [sp], #16
  40e8c8:	ret
  40e8cc:	mov	x0, x4
  40e8d0:	ret
  40e8d4:	nop
  40e8d8:	stp	x29, x30, [sp, #-112]!
  40e8dc:	mov	w2, #0x5                   	// #5
  40e8e0:	adrp	x1, 422000 <ferror@plt+0x20410>
  40e8e4:	mov	x29, sp
  40e8e8:	stp	x19, x20, [sp, #16]
  40e8ec:	mov	w19, w0
  40e8f0:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  40e8f4:	add	x1, x1, #0x860
  40e8f8:	stp	x21, x22, [sp, #32]
  40e8fc:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40e900:	ldr	x20, [x0, #3280]
  40e904:	mov	x0, #0x0                   	// #0
  40e908:	bl	401ae0 <dcgettext@plt>
  40e90c:	mov	x1, x0
  40e910:	mov	w2, w19
  40e914:	mov	x0, x20
  40e918:	bl	401bc0 <fprintf@plt>
  40e91c:	ldr	w0, [x22, #432]
  40e920:	cmp	w0, #0x0
  40e924:	b.le	40ea34 <ferror@plt+0xce44>
  40e928:	stp	x23, x24, [sp, #48]
  40e92c:	adrp	x23, 422000 <ferror@plt+0x20410>
  40e930:	add	x0, x23, #0x8a8
  40e934:	adrp	x24, 464000 <stdin@@GLIBC_2.17+0x6320>
  40e938:	adrp	x1, 45d000 <ferror@plt+0x5b410>
  40e93c:	add	x22, x22, #0x1b0
  40e940:	add	x24, x24, #0x2a8
  40e944:	add	x21, x1, #0xcd0
  40e948:	mov	x19, #0x4                   	// #4
  40e94c:	mov	w20, #0x1                   	// #1
  40e950:	stp	x25, x26, [sp, #64]
  40e954:	adrp	x26, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40e958:	adrp	x25, 461000 <stdin@@GLIBC_2.17+0x3320>
  40e95c:	add	x26, x26, #0x198
  40e960:	add	x25, x25, #0xc40
  40e964:	stp	x27, x28, [sp, #80]
  40e968:	adrp	x28, 422000 <ferror@plt+0x20410>
  40e96c:	adrp	x27, 464000 <stdin@@GLIBC_2.17+0x6320>
  40e970:	add	x28, x28, #0x898
  40e974:	add	x27, x27, #0x280
  40e978:	str	x0, [sp, #96]
  40e97c:	adrp	x0, 422000 <ferror@plt+0x20410>
  40e980:	add	x0, x0, #0x8b8
  40e984:	str	x0, [sp, #104]
  40e988:	b	40e9a4 <ferror@plt+0xcdb4>
  40e98c:	ldr	x1, [x21]
  40e990:	mov	w0, #0xa                   	// #10
  40e994:	bl	401820 <fputc@plt>
  40e998:	ldr	w0, [x22]
  40e99c:	cmp	w0, w20
  40e9a0:	b.lt	40ea28 <ferror@plt+0xce38>  // b.tstop
  40e9a4:	ldr	x23, [x21]
  40e9a8:	mov	x1, x28
  40e9ac:	mov	w2, #0x5                   	// #5
  40e9b0:	mov	x0, #0x0                   	// #0
  40e9b4:	bl	401ae0 <dcgettext@plt>
  40e9b8:	mov	x1, x0
  40e9bc:	mov	w2, w20
  40e9c0:	mov	x0, x23
  40e9c4:	bl	401bc0 <fprintf@plt>
  40e9c8:	add	w20, w20, #0x1
  40e9cc:	ldr	x0, [x24]
  40e9d0:	ldr	x2, [x25]
  40e9d4:	ldr	x3, [x26]
  40e9d8:	ldr	x4, [x27]
  40e9dc:	ldr	x1, [sp, #96]
  40e9e0:	ldr	w23, [x4, x19]
  40e9e4:	ldr	w4, [x3, x19]
  40e9e8:	ldr	w3, [x2, x19]
  40e9ec:	ldr	w2, [x0, x19]
  40e9f0:	add	x19, x19, #0x4
  40e9f4:	ldr	x0, [x21]
  40e9f8:	bl	401bc0 <fprintf@plt>
  40e9fc:	cbz	w23, 40e98c <ferror@plt+0xcd9c>
  40ea00:	ldr	x0, [x21]
  40ea04:	mov	w2, w23
  40ea08:	ldr	x1, [sp, #104]
  40ea0c:	bl	401bc0 <fprintf@plt>
  40ea10:	ldr	x1, [x21]
  40ea14:	mov	w0, #0xa                   	// #10
  40ea18:	bl	401820 <fputc@plt>
  40ea1c:	ldr	w0, [x22]
  40ea20:	cmp	w0, w20
  40ea24:	b.ge	40e9a4 <ferror@plt+0xcdb4>  // b.tcont
  40ea28:	ldp	x23, x24, [sp, #48]
  40ea2c:	ldp	x25, x26, [sp, #64]
  40ea30:	ldp	x27, x28, [sp, #80]
  40ea34:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  40ea38:	mov	w2, #0x5                   	// #5
  40ea3c:	adrp	x1, 422000 <ferror@plt+0x20410>
  40ea40:	ldr	x19, [x0, #3280]
  40ea44:	add	x1, x1, #0x8c0
  40ea48:	mov	x0, #0x0                   	// #0
  40ea4c:	bl	401ae0 <dcgettext@plt>
  40ea50:	mov	x1, x0
  40ea54:	mov	x0, x19
  40ea58:	ldp	x19, x20, [sp, #16]
  40ea5c:	ldp	x21, x22, [sp, #32]
  40ea60:	ldp	x29, x30, [sp], #112
  40ea64:	b	401bc0 <fprintf@plt>
  40ea68:	stp	x29, x30, [sp, #-64]!
  40ea6c:	mov	x29, sp
  40ea70:	stp	x19, x20, [sp, #16]
  40ea74:	adrp	x20, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40ea78:	add	x20, x20, #0x9e8
  40ea7c:	stp	x21, x22, [sp, #32]
  40ea80:	mov	w22, #0x1                   	// #1
  40ea84:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x6320>
  40ea88:	stp	x23, x24, [sp, #48]
  40ea8c:	adrp	x24, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ea90:	adrp	x23, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40ea94:	ldr	x1, [x20]
  40ea98:	sxtw	x19, w0
  40ea9c:	ldr	w0, [x1, x19, lsl #2]
  40eaa0:	cmp	w0, #0x1
  40eaa4:	b.eq	40eadc <ferror@plt+0xceec>  // b.none
  40eaa8:	cmp	w0, #0x2
  40eaac:	b.ne	40eaf0 <ferror@plt+0xcf00>  // b.any
  40eab0:	ldr	x0, [x21, #680]
  40eab4:	str	w22, [x1, x19, lsl #2]
  40eab8:	ldr	w0, [x0, x19, lsl #2]
  40eabc:	cmp	w0, #0x101
  40eac0:	b.ne	40eadc <ferror@plt+0xceec>  // b.any
  40eac4:	ldr	x0, [x24, #3136]
  40eac8:	ldr	w0, [x0, x19, lsl #2]
  40eacc:	cbnz	w0, 40eb18 <ferror@plt+0xcf28>
  40ead0:	ldr	x0, [x23, #408]
  40ead4:	ldr	w0, [x0, x19, lsl #2]
  40ead8:	cbnz	w0, 40ea94 <ferror@plt+0xcea4>
  40eadc:	ldp	x19, x20, [sp, #16]
  40eae0:	ldp	x21, x22, [sp, #32]
  40eae4:	ldp	x23, x24, [sp, #48]
  40eae8:	ldp	x29, x30, [sp], #64
  40eaec:	ret
  40eaf0:	mov	w2, #0x5                   	// #5
  40eaf4:	adrp	x1, 422000 <ferror@plt+0x20410>
  40eaf8:	mov	x0, #0x0                   	// #0
  40eafc:	add	x1, x1, #0x8d8
  40eb00:	bl	401ae0 <dcgettext@plt>
  40eb04:	ldp	x19, x20, [sp, #16]
  40eb08:	ldp	x21, x22, [sp, #32]
  40eb0c:	ldp	x23, x24, [sp, #48]
  40eb10:	ldp	x29, x30, [sp], #64
  40eb14:	b	40d6f0 <ferror@plt+0xbb00>
  40eb18:	bl	40ea68 <ferror@plt+0xce78>
  40eb1c:	b	40ead0 <ferror@plt+0xcee0>
  40eb20:	stp	x29, x30, [sp, #-112]!
  40eb24:	mov	x29, sp
  40eb28:	stp	x19, x20, [sp, #16]
  40eb2c:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40eb30:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x5320>
  40eb34:	ldr	w2, [x19, #432]
  40eb38:	ldr	w1, [x20, #648]
  40eb3c:	add	w2, w2, #0x1
  40eb40:	str	w2, [x19, #432]
  40eb44:	stp	x21, x22, [sp, #32]
  40eb48:	cmp	w2, w1
  40eb4c:	mov	w21, w0
  40eb50:	stp	x23, x24, [sp, #48]
  40eb54:	stp	x25, x26, [sp, #64]
  40eb58:	stp	x27, x28, [sp, #80]
  40eb5c:	b.ge	40ec38 <ferror@plt+0xd048>  // b.tcont
  40eb60:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40eb64:	adrp	x4, 461000 <stdin@@GLIBC_2.17+0x3320>
  40eb68:	adrp	x28, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40eb6c:	adrp	x26, 464000 <stdin@@GLIBC_2.17+0x6320>
  40eb70:	ldr	x0, [x0, #2536]
  40eb74:	adrp	x27, 464000 <stdin@@GLIBC_2.17+0x6320>
  40eb78:	adrp	x25, 461000 <stdin@@GLIBC_2.17+0x3320>
  40eb7c:	adrp	x24, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40eb80:	adrp	x23, 464000 <stdin@@GLIBC_2.17+0x6320>
  40eb84:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x4320>
  40eb88:	ldr	x6, [x4, #2760]
  40eb8c:	sxtw	x1, w2
  40eb90:	ldr	x5, [x26, #2720]
  40eb94:	adrp	x4, 464000 <stdin@@GLIBC_2.17+0x6320>
  40eb98:	str	w2, [x6, x1, lsl #2]
  40eb9c:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  40eba0:	ldr	x8, [x28, #2552]
  40eba4:	str	w2, [x5, x1, lsl #2]
  40eba8:	ldr	x7, [x27, #680]
  40ebac:	ldr	w2, [x19, #432]
  40ebb0:	ldr	x6, [x25, #3136]
  40ebb4:	sxtw	x1, w2
  40ebb8:	ldr	x5, [x24, #408]
  40ebbc:	str	w2, [x8, x1, lsl #2]
  40ebc0:	str	w21, [x7, x1, lsl #2]
  40ebc4:	ldr	x2, [x23, #640]
  40ebc8:	ldrsw	x7, [x19, #432]
  40ebcc:	ldr	x1, [x22, #1392]
  40ebd0:	str	wzr, [x6, x7, lsl #2]
  40ebd4:	ldrsw	x6, [x19, #432]
  40ebd8:	str	wzr, [x5, x6, lsl #2]
  40ebdc:	ldrsw	x5, [x19, #432]
  40ebe0:	str	wzr, [x2, x5, lsl #2]
  40ebe4:	ldrsw	x2, [x19, #432]
  40ebe8:	ldr	w4, [x4, #648]
  40ebec:	str	w4, [x1, x2, lsl #2]
  40ebf0:	ldrsw	x1, [x19, #432]
  40ebf4:	ldr	w2, [x3, #2712]
  40ebf8:	str	w2, [x0, x1, lsl #2]
  40ebfc:	tbnz	w21, #31, 40ec18 <ferror@plt+0xd028>
  40ec00:	cmp	w21, #0x101
  40ec04:	b.ne	40ed6c <ferror@plt+0xd17c>  // b.any
  40ec08:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  40ec0c:	ldr	w0, [x1, #624]
  40ec10:	add	w0, w0, #0x1
  40ec14:	str	w0, [x1, #624]
  40ec18:	ldr	w0, [x19, #432]
  40ec1c:	ldp	x19, x20, [sp, #16]
  40ec20:	ldp	x21, x22, [sp, #32]
  40ec24:	ldp	x23, x24, [sp, #48]
  40ec28:	ldp	x25, x26, [sp, #64]
  40ec2c:	ldp	x27, x28, [sp, #80]
  40ec30:	ldp	x29, x30, [sp], #112
  40ec34:	ret
  40ec38:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ec3c:	add	w1, w1, #0x3e8
  40ec40:	str	w1, [x20, #648]
  40ec44:	ldr	w0, [x0, #3408]
  40ec48:	cmp	w1, w0
  40ec4c:	b.ge	40edc4 <ferror@plt+0xd1d4>  // b.tcont
  40ec50:	adrp	x6, 464000 <stdin@@GLIBC_2.17+0x6320>
  40ec54:	adrp	x4, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ec58:	adrp	x28, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40ec5c:	mov	x2, #0x4                   	// #4
  40ec60:	ldr	w5, [x6, #4000]
  40ec64:	adrp	x26, 464000 <stdin@@GLIBC_2.17+0x6320>
  40ec68:	ldr	x0, [x4, #2760]
  40ec6c:	add	w5, w5, #0x1
  40ec70:	str	w5, [x6, #4000]
  40ec74:	adrp	x27, 464000 <stdin@@GLIBC_2.17+0x6320>
  40ec78:	str	x4, [sp, #104]
  40ec7c:	adrp	x25, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ec80:	bl	40e2c8 <ferror@plt+0xc6d8>
  40ec84:	mov	x5, x0
  40ec88:	ldr	w1, [x20, #648]
  40ec8c:	mov	x2, #0x4                   	// #4
  40ec90:	ldr	x0, [x28, #2552]
  40ec94:	adrp	x24, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40ec98:	ldr	x4, [sp, #104]
  40ec9c:	adrp	x23, 464000 <stdin@@GLIBC_2.17+0x6320>
  40eca0:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x4320>
  40eca4:	str	x5, [x4, #2760]
  40eca8:	bl	40e2c8 <ferror@plt+0xc6d8>
  40ecac:	ldr	w1, [x20, #648]
  40ecb0:	mov	x5, x0
  40ecb4:	ldr	x0, [x26, #2720]
  40ecb8:	mov	x2, #0x4                   	// #4
  40ecbc:	str	x5, [x28, #2552]
  40ecc0:	bl	40e2c8 <ferror@plt+0xc6d8>
  40ecc4:	mov	x5, x0
  40ecc8:	ldr	w1, [x20, #648]
  40eccc:	mov	x2, #0x4                   	// #4
  40ecd0:	ldr	x0, [x27, #680]
  40ecd4:	str	x5, [x26, #2720]
  40ecd8:	bl	40e2c8 <ferror@plt+0xc6d8>
  40ecdc:	mov	x5, x0
  40ece0:	ldr	w1, [x20, #648]
  40ece4:	mov	x2, #0x4                   	// #4
  40ece8:	ldr	x0, [x25, #3136]
  40ecec:	str	x5, [x27, #680]
  40ecf0:	bl	40e2c8 <ferror@plt+0xc6d8>
  40ecf4:	mov	x5, x0
  40ecf8:	ldr	w1, [x20, #648]
  40ecfc:	mov	x2, #0x4                   	// #4
  40ed00:	ldr	x0, [x24, #408]
  40ed04:	str	x5, [x25, #3136]
  40ed08:	bl	40e2c8 <ferror@plt+0xc6d8>
  40ed0c:	mov	x5, x0
  40ed10:	ldr	w1, [x20, #648]
  40ed14:	mov	x2, #0x4                   	// #4
  40ed18:	ldr	x0, [x23, #640]
  40ed1c:	str	x5, [x24, #408]
  40ed20:	bl	40e2c8 <ferror@plt+0xc6d8>
  40ed24:	mov	x5, x0
  40ed28:	ldr	w1, [x20, #648]
  40ed2c:	mov	x2, #0x4                   	// #4
  40ed30:	ldr	x0, [x22, #1392]
  40ed34:	str	x5, [x23, #640]
  40ed38:	bl	40e2c8 <ferror@plt+0xc6d8>
  40ed3c:	mov	x5, x0
  40ed40:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40ed44:	ldr	w1, [x20, #648]
  40ed48:	mov	x2, #0x4                   	// #4
  40ed4c:	str	x5, [x22, #1392]
  40ed50:	ldr	x0, [x0, #2536]
  40ed54:	bl	40e2c8 <ferror@plt+0xc6d8>
  40ed58:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40ed5c:	ldr	w2, [x19, #432]
  40ed60:	ldr	x4, [sp, #104]
  40ed64:	str	x0, [x1, #2536]
  40ed68:	b	40eb88 <ferror@plt+0xcf98>
  40ed6c:	mov	w0, w21
  40ed70:	bl	40e220 <ferror@plt+0xc630>
  40ed74:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  40ed78:	ldr	w0, [x0, #668]
  40ed7c:	cbz	w0, 40ec18 <ferror@plt+0xd028>
  40ed80:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ed84:	cmp	w21, #0x0
  40ed88:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  40ed8c:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  40ed90:	ldr	w0, [x0, #3088]
  40ed94:	add	x2, x2, #0xac0
  40ed98:	add	x1, x1, #0x590
  40ed9c:	csel	w0, w0, w21, eq  // eq = none
  40eda0:	bl	404e10 <ferror@plt+0x3220>
  40eda4:	ldr	w0, [x19, #432]
  40eda8:	ldp	x19, x20, [sp, #16]
  40edac:	ldp	x21, x22, [sp, #32]
  40edb0:	ldp	x23, x24, [sp, #48]
  40edb4:	ldp	x25, x26, [sp, #64]
  40edb8:	ldp	x27, x28, [sp, #80]
  40edbc:	ldp	x29, x30, [sp], #112
  40edc0:	ret
  40edc4:	mov	w2, #0x5                   	// #5
  40edc8:	adrp	x1, 422000 <ferror@plt+0x20410>
  40edcc:	mov	x0, #0x0                   	// #0
  40edd0:	add	x1, x1, #0x908
  40edd4:	bl	401ae0 <dcgettext@plt>
  40edd8:	ldr	w1, [x20, #648]
  40eddc:	bl	40da50 <ferror@plt+0xbe60>
  40ede0:	ldr	w1, [x20, #648]
  40ede4:	b	40ec50 <ferror@plt+0xd060>
  40ede8:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40edec:	sxtw	x0, w0
  40edf0:	ldr	x2, [x2, #3136]
  40edf4:	ldr	w3, [x2, x0, lsl #2]
  40edf8:	cbz	w3, 40ee54 <ferror@plt+0xd264>
  40edfc:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  40ee00:	ldr	x2, [x2, #680]
  40ee04:	ldr	w2, [x2, x0, lsl #2]
  40ee08:	cmp	w2, #0x101
  40ee0c:	b.ne	40ee20 <ferror@plt+0xd230>  // b.any
  40ee10:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40ee14:	ldr	x2, [x2, #408]
  40ee18:	ldr	w3, [x2, x0, lsl #2]
  40ee1c:	cbz	w3, 40ee44 <ferror@plt+0xd254>
  40ee20:	stp	x29, x30, [sp, #-16]!
  40ee24:	mov	w2, #0x5                   	// #5
  40ee28:	adrp	x1, 422000 <ferror@plt+0x20410>
  40ee2c:	mov	x29, sp
  40ee30:	add	x1, x1, #0x940
  40ee34:	mov	x0, #0x0                   	// #0
  40ee38:	bl	401ae0 <dcgettext@plt>
  40ee3c:	ldp	x29, x30, [sp], #16
  40ee40:	b	40d728 <ferror@plt+0xbb38>
  40ee44:	adrp	x4, 463000 <stdin@@GLIBC_2.17+0x5320>
  40ee48:	ldr	w3, [x4, #700]
  40ee4c:	add	w3, w3, #0x1
  40ee50:	str	w3, [x4, #700]
  40ee54:	str	w1, [x2, x0, lsl #2]
  40ee58:	ret
  40ee5c:	nop
  40ee60:	stp	x29, x30, [sp, #-112]!
  40ee64:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40ee68:	mov	x29, sp
  40ee6c:	stp	x23, x24, [sp, #48]
  40ee70:	sxtw	x24, w0
  40ee74:	adrp	x23, 464000 <stdin@@GLIBC_2.17+0x6320>
  40ee78:	str	w0, [sp, #108]
  40ee7c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ee80:	ldr	x1, [x1, #2552]
  40ee84:	stp	x19, x20, [sp, #16]
  40ee88:	ldr	x0, [x0, #2760]
  40ee8c:	stp	x27, x28, [sp, #80]
  40ee90:	ldr	w19, [x1, x24, lsl #2]
  40ee94:	ldr	w28, [x0, x24, lsl #2]
  40ee98:	cmp	w19, w28
  40ee9c:	b.lt	40eff4 <ferror@plt+0xd404>  // b.tstop
  40eea0:	adrp	x6, 464000 <stdin@@GLIBC_2.17+0x6320>
  40eea4:	adrp	x20, 464000 <stdin@@GLIBC_2.17+0x6320>
  40eea8:	add	w19, w19, #0x1
  40eeac:	add	x20, x20, #0x280
  40eeb0:	adrp	x23, 464000 <stdin@@GLIBC_2.17+0x6320>
  40eeb4:	stp	x21, x22, [sp, #32]
  40eeb8:	adrp	x21, 461000 <stdin@@GLIBC_2.17+0x3320>
  40eebc:	sbfiz	x22, x28, #2, #32
  40eec0:	add	x21, x21, #0xc40
  40eec4:	stp	x25, x26, [sp, #64]
  40eec8:	add	x25, x6, #0x2a8
  40eecc:	b	40eeec <ferror@plt+0xd2fc>
  40eed0:	ldr	x0, [x20]
  40eed4:	add	w28, w28, #0x1
  40eed8:	cmp	w28, w19
  40eedc:	ldr	w1, [x0, x22]
  40eee0:	add	x22, x22, #0x4
  40eee4:	str	w1, [x0, x26]
  40eee8:	b.eq	40ef88 <ferror@plt+0xd398>  // b.none
  40eeec:	ldr	x0, [x25]
  40eef0:	ldr	w0, [x0, x22]
  40eef4:	bl	40eb20 <ferror@plt+0xcf30>
  40eef8:	mov	w27, w0
  40eefc:	ldr	x1, [x21]
  40ef00:	sbfiz	x26, x0, #2, #32
  40ef04:	ldr	w1, [x1, x22]
  40ef08:	cbz	w1, 40eed0 <ferror@plt+0xd2e0>
  40ef0c:	ldr	x0, [x23, #2720]
  40ef10:	sxtw	x7, w27
  40ef14:	add	w1, w1, w27
  40ef18:	str	x7, [sp, #96]
  40ef1c:	sub	w1, w1, w28
  40ef20:	ldr	w0, [x0, x7, lsl #2]
  40ef24:	bl	40ede8 <ferror@plt+0xd1f8>
  40ef28:	ldr	x0, [x25]
  40ef2c:	ldr	x7, [sp, #96]
  40ef30:	ldr	w0, [x0, x22]
  40ef34:	cmp	w0, #0x101
  40ef38:	b.ne	40eed0 <ferror@plt+0xd2e0>  // b.any
  40ef3c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40ef40:	ldr	x0, [x0, #408]
  40ef44:	ldr	w1, [x0, x22]
  40ef48:	cbz	w1, 40eed0 <ferror@plt+0xd2e0>
  40ef4c:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40ef50:	add	x0, x0, #0xaa0
  40ef54:	add	w1, w1, w27
  40ef58:	sub	w1, w1, w28
  40ef5c:	add	w28, w28, #0x1
  40ef60:	ldr	x0, [x0]
  40ef64:	ldr	w0, [x0, x7, lsl #2]
  40ef68:	bl	40ede8 <ferror@plt+0xd1f8>
  40ef6c:	ldr	x0, [x20]
  40ef70:	cmp	w28, w19
  40ef74:	ldr	w1, [x0, x22]
  40ef78:	add	x22, x22, #0x4
  40ef7c:	str	w1, [x0, x26]
  40ef80:	b.ne	40eeec <ferror@plt+0xd2fc>  // b.any
  40ef84:	nop
  40ef88:	ldp	x21, x22, [sp, #32]
  40ef8c:	ldp	x25, x26, [sp, #64]
  40ef90:	cbz	w27, 40eff4 <ferror@plt+0xd404>
  40ef94:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40ef98:	sub	w3, w27, w28
  40ef9c:	add	w3, w3, #0x1
  40efa0:	adrp	x4, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40efa4:	ldr	x6, [x0, #2760]
  40efa8:	ldr	w0, [sp, #108]
  40efac:	ldr	x5, [x23, #2720]
  40efb0:	add	w0, w0, w3
  40efb4:	ldr	w2, [x6, x24, lsl #2]
  40efb8:	sxtw	x1, w0
  40efbc:	ldr	x4, [x4, #2552]
  40efc0:	add	w2, w2, w3
  40efc4:	ldp	x19, x20, [sp, #16]
  40efc8:	ldp	x27, x28, [sp, #80]
  40efcc:	str	w2, [x6, x1, lsl #2]
  40efd0:	ldr	w2, [x5, x24, lsl #2]
  40efd4:	add	w2, w2, w3
  40efd8:	str	w2, [x5, x1, lsl #2]
  40efdc:	ldr	w2, [x4, x24, lsl #2]
  40efe0:	ldp	x23, x24, [sp, #48]
  40efe4:	add	w3, w2, w3
  40efe8:	str	w3, [x4, x1, lsl #2]
  40efec:	ldp	x29, x30, [sp], #112
  40eff0:	ret
  40eff4:	adrp	x1, 422000 <ferror@plt+0x20410>
  40eff8:	add	x1, x1, #0x968
  40effc:	mov	w2, #0x5                   	// #5
  40f000:	mov	w27, #0x0                   	// #0
  40f004:	mov	x0, #0x0                   	// #0
  40f008:	bl	401ae0 <dcgettext@plt>
  40f00c:	bl	40d728 <ferror@plt+0xbb38>
  40f010:	b	40ef94 <ferror@plt+0xd3a4>
  40f014:	nop
  40f018:	stp	x29, x30, [sp, #-48]!
  40f01c:	mov	x29, sp
  40f020:	stp	x21, x22, [sp, #32]
  40f024:	adrp	x22, 464000 <stdin@@GLIBC_2.17+0x6320>
  40f028:	stp	x19, x20, [sp, #16]
  40f02c:	sxtw	x20, w0
  40f030:	mov	w19, w1
  40f034:	ldr	x0, [x22, #2720]
  40f038:	ldr	w0, [x0, x20, lsl #2]
  40f03c:	bl	40ede8 <ferror@plt+0xd1f8>
  40f040:	ldr	x2, [x22, #2720]
  40f044:	sxtw	x1, w19
  40f048:	adrp	x4, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40f04c:	adrp	x3, 461000 <stdin@@GLIBC_2.17+0x3320>
  40f050:	mov	w0, w20
  40f054:	ldr	x4, [x4, #2552]
  40f058:	ldr	w5, [x2, x1, lsl #2]
  40f05c:	str	w5, [x2, x20, lsl #2]
  40f060:	ldr	x3, [x3, #2760]
  40f064:	ldr	w5, [x4, x20, lsl #2]
  40f068:	ldr	w2, [x4, x1, lsl #2]
  40f06c:	ldp	x21, x22, [sp, #32]
  40f070:	cmp	w2, w5
  40f074:	csel	w2, w2, w5, ge  // ge = tcont
  40f078:	str	w2, [x4, x20, lsl #2]
  40f07c:	ldr	w2, [x3, x20, lsl #2]
  40f080:	ldr	w1, [x3, x1, lsl #2]
  40f084:	cmp	w1, w2
  40f088:	csel	w1, w1, w2, le
  40f08c:	str	w1, [x3, x20, lsl #2]
  40f090:	ldp	x19, x20, [sp, #16]
  40f094:	ldp	x29, x30, [sp], #48
  40f098:	ret
  40f09c:	nop
  40f0a0:	mov	w2, w0
  40f0a4:	cbz	w0, 40f0b8 <ferror@plt+0xd4c8>
  40f0a8:	cbnz	w1, 40f0b4 <ferror@plt+0xd4c4>
  40f0ac:	mov	w0, w2
  40f0b0:	ret
  40f0b4:	b	40f018 <ferror@plt+0xd428>
  40f0b8:	mov	w2, w1
  40f0bc:	mov	w0, w2
  40f0c0:	ret
  40f0c4:	nop
  40f0c8:	stp	x29, x30, [sp, #-32]!
  40f0cc:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  40f0d0:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  40f0d4:	mov	x29, sp
  40f0d8:	stp	x19, x20, [sp, #16]
  40f0dc:	mov	w19, w0
  40f0e0:	mov	w20, w1
  40f0e4:	ldr	x0, [x3, #2720]
  40f0e8:	ldr	x2, [x2, #680]
  40f0ec:	ldrsw	x0, [x0, w19, sxtw #2]
  40f0f0:	ldr	w1, [x2, x0, lsl #2]
  40f0f4:	cmp	w1, #0x101
  40f0f8:	b.ne	40f114 <ferror@plt+0xd524>  // b.any
  40f0fc:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40f100:	ldr	x1, [x1, #640]
  40f104:	str	w20, [x1, x0, lsl #2]
  40f108:	ldp	x19, x20, [sp, #16]
  40f10c:	ldp	x29, x30, [sp], #32
  40f110:	ret
  40f114:	mov	w0, #0x101                 	// #257
  40f118:	bl	40eb20 <ferror@plt+0xcf30>
  40f11c:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40f120:	cmp	w0, #0x0
  40f124:	ccmp	w19, #0x0, #0x4, ne  // ne = any
  40f128:	ldr	x1, [x1, #640]
  40f12c:	str	w20, [x1, w0, sxtw #2]
  40f130:	b.eq	40f108 <ferror@plt+0xd518>  // b.none
  40f134:	mov	w1, w0
  40f138:	mov	w0, w19
  40f13c:	ldp	x19, x20, [sp, #16]
  40f140:	ldp	x29, x30, [sp], #32
  40f144:	b	40f018 <ferror@plt+0xd428>
  40f148:	sub	sp, sp, #0x850
  40f14c:	stp	x29, x30, [sp]
  40f150:	mov	x29, sp
  40f154:	stp	x19, x20, [sp, #16]
  40f158:	adrp	x19, 464000 <stdin@@GLIBC_2.17+0x6320>
  40f15c:	mov	w20, w1
  40f160:	ldr	w1, [x19, #648]
  40f164:	stp	x25, x26, [sp, #64]
  40f168:	adrp	x25, 463000 <stdin@@GLIBC_2.17+0x5320>
  40f16c:	stp	x21, x22, [sp, #32]
  40f170:	mov	w22, w2
  40f174:	mov	w21, w4
  40f178:	stp	x23, x24, [sp, #48]
  40f17c:	mov	w23, w3
  40f180:	bl	40f0c8 <ferror@plt+0xd4d8>
  40f184:	ldrsw	x1, [x19, #648]
  40f188:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  40f18c:	ldr	x0, [x25, #688]
  40f190:	adrp	x24, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40f194:	ldr	w2, [x2, #1412]
  40f198:	str	w2, [x0, x1, lsl #2]
  40f19c:	ldr	w1, [x24, #2600]
  40f1a0:	cbz	w1, 40f1b4 <ferror@plt+0xd5c4>
  40f1a4:	ldrsw	x2, [x19, #648]
  40f1a8:	ldr	w1, [x0, x2, lsl #2]
  40f1ac:	sub	w1, w1, #0x1
  40f1b0:	str	w1, [x0, x2, lsl #2]
  40f1b4:	ldr	w3, [x19, #648]
  40f1b8:	adrp	x26, 463000 <stdin@@GLIBC_2.17+0x5320>
  40f1bc:	cbz	w21, 40f1d0 <ferror@plt+0xd5e0>
  40f1c0:	ldr	x0, [x26, #2728]
  40f1c4:	add	x1, x0, w3, sxtw
  40f1c8:	ldurb	w1, [x1, #-1]
  40f1cc:	cbnz	w1, 40f2f8 <ferror@plt+0xd708>
  40f1d0:	adrp	x2, 422000 <ferror@plt+0x20410>
  40f1d4:	add	x2, x2, #0x988
  40f1d8:	mov	x1, #0x800                 	// #2048
  40f1dc:	add	x0, sp, #0x50
  40f1e0:	bl	401860 <snprintf@plt>
  40f1e4:	add	x0, sp, #0x50
  40f1e8:	bl	40d8d0 <ferror@plt+0xbce0>
  40f1ec:	ldr	w3, [x19, #648]
  40f1f0:	ldr	x1, [x26, #2728]
  40f1f4:	sxtw	x0, w3
  40f1f8:	ldrb	w1, [x1, w3, sxtw]
  40f1fc:	cbnz	w1, 40f33c <ferror@plt+0xd74c>
  40f200:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40f204:	ldr	x1, [x1, #2840]
  40f208:	cbz	w20, 40f26c <ferror@plt+0xd67c>
  40f20c:	mov	w3, #0x1                   	// #1
  40f210:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40f214:	str	w3, [x1, x0, lsl #2]
  40f218:	ldr	w0, [x2, #3120]
  40f21c:	cmp	w0, #0x0
  40f220:	b.gt	40f304 <ferror@plt+0xd714>
  40f224:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  40f228:	mov	w1, #0x1                   	// #1
  40f22c:	str	w1, [x0, #2452]
  40f230:	ldr	w0, [x24, #2600]
  40f234:	cbz	w0, 40f2e8 <ferror@plt+0xd6f8>
  40f238:	mov	w1, #0x1                   	// #1
  40f23c:	mov	x0, #0x0                   	// #0
  40f240:	bl	40db88 <ferror@plt+0xbf98>
  40f244:	adrp	x0, 43a000 <ferror@plt+0x38410>
  40f248:	add	x0, x0, #0xbc0
  40f24c:	bl	40d8d0 <ferror@plt+0xbce0>
  40f250:	ldp	x29, x30, [sp]
  40f254:	ldp	x19, x20, [sp, #16]
  40f258:	ldp	x21, x22, [sp, #32]
  40f25c:	ldp	x23, x24, [sp, #48]
  40f260:	ldp	x25, x26, [sp, #64]
  40f264:	add	sp, sp, #0x850
  40f268:	ret
  40f26c:	str	wzr, [x1, x0, lsl #2]
  40f270:	cmp	w22, #0x0
  40f274:	ccmp	w23, #0x0, #0x0, le
  40f278:	b.le	40f230 <ferror@plt+0xd640>
  40f27c:	adrp	x0, 422000 <ferror@plt+0x20410>
  40f280:	add	x0, x0, #0x9e8
  40f284:	bl	40d8d0 <ferror@plt+0xbce0>
  40f288:	ldrsw	x0, [x19, #648]
  40f28c:	cmp	w22, #0x0
  40f290:	b.le	40f360 <ferror@plt+0xd770>
  40f294:	ldr	x1, [x26, #2728]
  40f298:	adrp	x19, 422000 <ferror@plt+0x20410>
  40f29c:	add	x19, x19, #0xa30
  40f2a0:	ldrb	w0, [x1, x0]
  40f2a4:	cbnz	w0, 40f3bc <ferror@plt+0xd7cc>
  40f2a8:	mov	w5, w22
  40f2ac:	mov	x4, x19
  40f2b0:	adrp	x3, 422000 <ferror@plt+0x20410>
  40f2b4:	adrp	x2, 422000 <ferror@plt+0x20410>
  40f2b8:	add	x3, x3, #0xa58
  40f2bc:	add	x2, x2, #0xa78
  40f2c0:	mov	x1, #0x800                 	// #2048
  40f2c4:	add	x0, sp, #0x50
  40f2c8:	bl	401860 <snprintf@plt>
  40f2cc:	add	x0, sp, #0x50
  40f2d0:	bl	40d8d0 <ferror@plt+0xbce0>
  40f2d4:	adrp	x0, 422000 <ferror@plt+0x20410>
  40f2d8:	add	x0, x0, #0xac0
  40f2dc:	bl	40d8d0 <ferror@plt+0xbce0>
  40f2e0:	ldr	w0, [x24, #2600]
  40f2e4:	cbnz	w0, 40f238 <ferror@plt+0xd648>
  40f2e8:	adrp	x0, 422000 <ferror@plt+0x20410>
  40f2ec:	add	x0, x0, #0xaf0
  40f2f0:	bl	40d8d0 <ferror@plt+0xbce0>
  40f2f4:	b	40f238 <ferror@plt+0xd648>
  40f2f8:	mov	w1, #0x1                   	// #1
  40f2fc:	strb	w1, [x0, w3, sxtw]
  40f300:	b	40f1d0 <ferror@plt+0xd5e0>
  40f304:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  40f308:	mov	w2, #0x5                   	// #5
  40f30c:	adrp	x1, 422000 <ferror@plt+0x20410>
  40f310:	add	x1, x1, #0x9b8
  40f314:	ldr	x20, [x0, #3280]
  40f318:	mov	x0, #0x0                   	// #0
  40f31c:	bl	401ae0 <dcgettext@plt>
  40f320:	mov	x1, x0
  40f324:	ldrsw	x3, [x19, #648]
  40f328:	mov	x0, x20
  40f32c:	ldr	x2, [x25, #688]
  40f330:	ldr	w2, [x2, x3, lsl #2]
  40f334:	bl	401bc0 <fprintf@plt>
  40f338:	b	40f224 <ferror@plt+0xd634>
  40f33c:	adrp	x2, 422000 <ferror@plt+0x20410>
  40f340:	add	x2, x2, #0x998
  40f344:	mov	x1, #0x800                 	// #2048
  40f348:	add	x0, sp, #0x50
  40f34c:	bl	401860 <snprintf@plt>
  40f350:	add	x0, sp, #0x50
  40f354:	bl	40d8d0 <ferror@plt+0xbce0>
  40f358:	ldrsw	x0, [x19, #648]
  40f35c:	b	40f200 <ferror@plt+0xd610>
  40f360:	ldr	x1, [x26, #2728]
  40f364:	ldrb	w0, [x1, x0]
  40f368:	cbnz	w0, 40f398 <ferror@plt+0xd7a8>
  40f36c:	mov	w4, w23
  40f370:	adrp	x3, 422000 <ferror@plt+0x20410>
  40f374:	adrp	x2, 422000 <ferror@plt+0x20410>
  40f378:	add	x3, x3, #0xa58
  40f37c:	add	x2, x2, #0xab0
  40f380:	mov	x1, #0x800                 	// #2048
  40f384:	add	x0, sp, #0x50
  40f388:	bl	401860 <snprintf@plt>
  40f38c:	add	x0, sp, #0x50
  40f390:	bl	40d8d0 <ferror@plt+0xbce0>
  40f394:	b	40f2d4 <ferror@plt+0xd6e4>
  40f398:	mov	w3, w23
  40f39c:	adrp	x2, 422000 <ferror@plt+0x20410>
  40f3a0:	add	x2, x2, #0xa88
  40f3a4:	mov	x1, #0x800                 	// #2048
  40f3a8:	add	x0, sp, #0x50
  40f3ac:	bl	401860 <snprintf@plt>
  40f3b0:	add	x0, sp, #0x50
  40f3b4:	bl	40d8d0 <ferror@plt+0xbce0>
  40f3b8:	b	40f36c <ferror@plt+0xd77c>
  40f3bc:	mov	w4, w22
  40f3c0:	mov	x3, x19
  40f3c4:	adrp	x2, 422000 <ferror@plt+0x20410>
  40f3c8:	add	x2, x2, #0xa38
  40f3cc:	mov	x1, #0x800                 	// #2048
  40f3d0:	add	x0, sp, #0x50
  40f3d4:	bl	401860 <snprintf@plt>
  40f3d8:	add	x0, sp, #0x50
  40f3dc:	bl	40d8d0 <ferror@plt+0xbce0>
  40f3e0:	b	40f2a8 <ferror@plt+0xd6b8>
  40f3e4:	nop
  40f3e8:	stp	x29, x30, [sp, #-48]!
  40f3ec:	mov	x29, sp
  40f3f0:	stp	x19, x20, [sp, #16]
  40f3f4:	stp	x21, x22, [sp, #32]
  40f3f8:	mov	w21, w1
  40f3fc:	mov	w22, w0
  40f400:	mov	w0, #0x101                 	// #257
  40f404:	bl	40eb20 <ferror@plt+0xcf30>
  40f408:	cmp	w21, #0x0
  40f40c:	mov	w20, w0
  40f410:	b.le	40f44c <ferror@plt+0xd85c>
  40f414:	add	w21, w21, #0x1
  40f418:	mov	w19, #0x1                   	// #1
  40f41c:	b	40f430 <ferror@plt+0xd840>
  40f420:	cbnz	w0, 40f460 <ferror@plt+0xd870>
  40f424:	add	w19, w19, #0x1
  40f428:	cmp	w19, w21
  40f42c:	b.eq	40f44c <ferror@plt+0xd85c>  // b.none
  40f430:	mov	w0, w22
  40f434:	bl	40ee60 <ferror@plt+0xd270>
  40f438:	cbnz	w20, 40f420 <ferror@plt+0xd830>
  40f43c:	add	w19, w19, #0x1
  40f440:	mov	w20, w0
  40f444:	cmp	w19, w21
  40f448:	b.ne	40f430 <ferror@plt+0xd840>  // b.any
  40f44c:	mov	w0, w20
  40f450:	ldp	x19, x20, [sp, #16]
  40f454:	ldp	x21, x22, [sp, #32]
  40f458:	ldp	x29, x30, [sp], #48
  40f45c:	ret
  40f460:	mov	w1, w0
  40f464:	mov	w0, w20
  40f468:	bl	40f018 <ferror@plt+0xd428>
  40f46c:	mov	w20, w0
  40f470:	b	40f424 <ferror@plt+0xd834>
  40f474:	nop
  40f478:	stp	x29, x30, [sp, #-48]!
  40f47c:	mov	x29, sp
  40f480:	stp	x19, x20, [sp, #16]
  40f484:	mov	w20, w1
  40f488:	str	x21, [sp, #32]
  40f48c:	mov	w21, w1
  40f490:	cbz	w0, 40f4a0 <ferror@plt+0xd8b0>
  40f494:	mov	w19, w0
  40f498:	mov	w21, w0
  40f49c:	cbnz	w1, 40f4b4 <ferror@plt+0xd8c4>
  40f4a0:	mov	w0, w21
  40f4a4:	ldp	x19, x20, [sp, #16]
  40f4a8:	ldr	x21, [sp, #32]
  40f4ac:	ldp	x29, x30, [sp], #48
  40f4b0:	ret
  40f4b4:	mov	w0, #0x101                 	// #257
  40f4b8:	bl	40eb20 <ferror@plt+0xcf30>
  40f4bc:	mov	w1, w19
  40f4c0:	mov	w21, w0
  40f4c4:	bl	40ede8 <ferror@plt+0xd1f8>
  40f4c8:	mov	w1, w20
  40f4cc:	mov	w0, w21
  40f4d0:	bl	40ede8 <ferror@plt+0xd1f8>
  40f4d4:	mov	w0, w21
  40f4d8:	ldp	x19, x20, [sp, #16]
  40f4dc:	ldr	x21, [sp, #32]
  40f4e0:	ldp	x29, x30, [sp], #48
  40f4e4:	ret
  40f4e8:	stp	x29, x30, [sp, #-48]!
  40f4ec:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40f4f0:	mov	x29, sp
  40f4f4:	stp	x21, x22, [sp, #32]
  40f4f8:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x6320>
  40f4fc:	stp	x19, x20, [sp, #16]
  40f500:	mov	w19, w0
  40f504:	ldr	x0, [x21, #2720]
  40f508:	sbfiz	x22, x19, #2, #32
  40f50c:	ldr	x1, [x1, #680]
  40f510:	ldrsw	x0, [x0, w19, sxtw #2]
  40f514:	ldr	w1, [x1, x0, lsl #2]
  40f518:	cmp	w1, #0x101
  40f51c:	b.ne	40f530 <ferror@plt+0xd940>  // b.any
  40f520:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40f524:	ldr	x1, [x1, #3136]
  40f528:	ldr	w0, [x1, x0, lsl #2]
  40f52c:	cbz	w0, 40f58c <ferror@plt+0xd99c>
  40f530:	mov	w0, #0x101                 	// #257
  40f534:	bl	40eb20 <ferror@plt+0xcf30>
  40f538:	cbz	w19, 40f588 <ferror@plt+0xd998>
  40f53c:	cbnz	w0, 40f5b0 <ferror@plt+0xd9c0>
  40f540:	mov	w0, #0x101                 	// #257
  40f544:	bl	40eb20 <ferror@plt+0xcf30>
  40f548:	mov	w20, w0
  40f54c:	cbz	w0, 40f5d4 <ferror@plt+0xd9e4>
  40f550:	mov	w0, w20
  40f554:	mov	w1, w19
  40f558:	bl	40f018 <ferror@plt+0xd428>
  40f55c:	mov	w20, w0
  40f560:	sbfiz	x22, x20, #2, #32
  40f564:	ldr	x1, [x21, #2720]
  40f568:	mov	w0, w20
  40f56c:	ldr	w1, [x1, x22]
  40f570:	bl	40ede8 <ferror@plt+0xd1f8>
  40f574:	mov	w0, w20
  40f578:	ldp	x19, x20, [sp, #16]
  40f57c:	ldp	x21, x22, [sp, #32]
  40f580:	ldp	x29, x30, [sp], #48
  40f584:	ret
  40f588:	mov	w19, w0
  40f58c:	mov	w0, #0x101                 	// #257
  40f590:	bl	40eb20 <ferror@plt+0xcf30>
  40f594:	mov	w20, w0
  40f598:	cbz	w0, 40f5a4 <ferror@plt+0xd9b4>
  40f59c:	cbz	w19, 40f560 <ferror@plt+0xd970>
  40f5a0:	b	40f550 <ferror@plt+0xd960>
  40f5a4:	sbfiz	x22, x19, #2, #32
  40f5a8:	mov	w20, w19
  40f5ac:	b	40f564 <ferror@plt+0xd974>
  40f5b0:	mov	w1, w0
  40f5b4:	mov	w0, w19
  40f5b8:	bl	40f018 <ferror@plt+0xd428>
  40f5bc:	mov	w19, w0
  40f5c0:	mov	w0, #0x101                 	// #257
  40f5c4:	bl	40eb20 <ferror@plt+0xcf30>
  40f5c8:	mov	w20, w0
  40f5cc:	cbnz	w0, 40f59c <ferror@plt+0xd9ac>
  40f5d0:	b	40f5a4 <ferror@plt+0xd9b4>
  40f5d4:	mov	w20, w19
  40f5d8:	b	40f564 <ferror@plt+0xd974>
  40f5dc:	nop
  40f5e0:	stp	x29, x30, [sp, #-64]!
  40f5e4:	mov	x29, sp
  40f5e8:	stp	x19, x20, [sp, #16]
  40f5ec:	sxtw	x20, w1
  40f5f0:	mov	w19, w20
  40f5f4:	cbz	w0, 40f600 <ferror@plt+0xda10>
  40f5f8:	mov	w19, w0
  40f5fc:	cbnz	w20, 40f610 <ferror@plt+0xda20>
  40f600:	mov	w0, w19
  40f604:	ldp	x19, x20, [sp, #16]
  40f608:	ldp	x29, x30, [sp], #64
  40f60c:	ret
  40f610:	mov	w0, #0x101                 	// #257
  40f614:	stp	x21, x22, [sp, #32]
  40f618:	str	x23, [sp, #48]
  40f61c:	bl	40eb20 <ferror@plt+0xcf30>
  40f620:	cbz	w0, 40f630 <ferror@plt+0xda40>
  40f624:	mov	w1, w19
  40f628:	bl	40f018 <ferror@plt+0xd428>
  40f62c:	mov	w19, w0
  40f630:	adrp	x22, 464000 <stdin@@GLIBC_2.17+0x6320>
  40f634:	mov	w1, w20
  40f638:	mov	w0, w19
  40f63c:	bl	40ede8 <ferror@plt+0xd1f8>
  40f640:	ldr	x0, [x22, #2720]
  40f644:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40f648:	sbfiz	x23, x19, #2, #32
  40f64c:	ldr	x2, [x1, #680]
  40f650:	ldr	w1, [x0, w19, sxtw #2]
  40f654:	sxtw	x3, w1
  40f658:	ldr	w4, [x2, x3, lsl #2]
  40f65c:	cmp	w4, #0x101
  40f660:	b.eq	40f6e8 <ferror@plt+0xdaf8>  // b.none
  40f664:	ldr	w21, [x0, x20, lsl #2]
  40f668:	sxtw	x0, w21
  40f66c:	ldr	w2, [x2, x0, lsl #2]
  40f670:	cmp	w2, #0x101
  40f674:	b.ne	40f698 <ferror@plt+0xdaa8>  // b.any
  40f678:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40f67c:	ldr	x2, [x2, #3136]
  40f680:	ldr	w2, [x2, x0, lsl #2]
  40f684:	cbnz	w2, 40f698 <ferror@plt+0xdaa8>
  40f688:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  40f68c:	ldr	x2, [x2, #640]
  40f690:	ldr	w0, [x2, x0, lsl #2]
  40f694:	cbz	w0, 40f734 <ferror@plt+0xdb44>
  40f698:	mov	w0, #0x101                 	// #257
  40f69c:	bl	40eb20 <ferror@plt+0xcf30>
  40f6a0:	cbz	w19, 40f6dc <ferror@plt+0xdaec>
  40f6a4:	cbnz	w0, 40f71c <ferror@plt+0xdb2c>
  40f6a8:	ldr	x1, [x22, #2720]
  40f6ac:	ldr	w0, [x1, x20, lsl #2]
  40f6b0:	ldr	w21, [x1, x23]
  40f6b4:	mov	w1, w21
  40f6b8:	bl	40ede8 <ferror@plt+0xd1f8>
  40f6bc:	ldr	x0, [x22, #2720]
  40f6c0:	str	w21, [x0, x23]
  40f6c4:	mov	w0, w19
  40f6c8:	ldp	x19, x20, [sp, #16]
  40f6cc:	ldp	x21, x22, [sp, #32]
  40f6d0:	ldr	x23, [sp, #48]
  40f6d4:	ldp	x29, x30, [sp], #64
  40f6d8:	ret
  40f6dc:	sbfiz	x23, x0, #2, #32
  40f6e0:	mov	w19, w0
  40f6e4:	b	40f6a8 <ferror@plt+0xdab8>
  40f6e8:	adrp	x4, 461000 <stdin@@GLIBC_2.17+0x3320>
  40f6ec:	ldr	w21, [x0, x20, lsl #2]
  40f6f0:	ldr	x0, [x4, #3136]
  40f6f4:	ldr	w0, [x0, x3, lsl #2]
  40f6f8:	cbnz	w0, 40f668 <ferror@plt+0xda78>
  40f6fc:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40f700:	ldr	x0, [x0, #640]
  40f704:	ldr	w0, [x0, x3, lsl #2]
  40f708:	cbnz	w0, 40f668 <ferror@plt+0xda78>
  40f70c:	mov	w0, w21
  40f710:	mov	w21, w1
  40f714:	bl	40ede8 <ferror@plt+0xd1f8>
  40f718:	b	40f6bc <ferror@plt+0xdacc>
  40f71c:	mov	w1, w0
  40f720:	mov	w0, w19
  40f724:	bl	40f018 <ferror@plt+0xd428>
  40f728:	mov	w19, w0
  40f72c:	sbfiz	x23, x0, #2, #32
  40f730:	b	40f6a8 <ferror@plt+0xdab8>
  40f734:	mov	w0, w1
  40f738:	mov	w1, w21
  40f73c:	bl	40ede8 <ferror@plt+0xd1f8>
  40f740:	b	40f6bc <ferror@plt+0xdacc>
  40f744:	nop
  40f748:	stp	x29, x30, [sp, #-32]!
  40f74c:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  40f750:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40f754:	mov	x29, sp
  40f758:	stp	x19, x20, [sp, #16]
  40f75c:	mov	w19, w0
  40f760:	ldr	x0, [x2, #2720]
  40f764:	ldr	x2, [x1, #680]
  40f768:	ldr	w0, [x0, w19, sxtw #2]
  40f76c:	sxtw	x1, w0
  40f770:	ldr	w2, [x2, x1, lsl #2]
  40f774:	cmp	w2, #0x101
  40f778:	b.ne	40f78c <ferror@plt+0xdb9c>  // b.any
  40f77c:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  40f780:	ldr	x2, [x2, #3136]
  40f784:	ldr	w1, [x2, x1, lsl #2]
  40f788:	cbz	w1, 40f7bc <ferror@plt+0xdbcc>
  40f78c:	mov	w0, #0x101                 	// #257
  40f790:	bl	40eb20 <ferror@plt+0xcf30>
  40f794:	mov	w1, w19
  40f798:	mov	w20, w0
  40f79c:	bl	40ede8 <ferror@plt+0xd1f8>
  40f7a0:	cbz	w19, 40f7ac <ferror@plt+0xdbbc>
  40f7a4:	cbnz	w20, 40f7d8 <ferror@plt+0xdbe8>
  40f7a8:	mov	w20, w19
  40f7ac:	mov	w0, w20
  40f7b0:	ldp	x19, x20, [sp, #16]
  40f7b4:	ldp	x29, x30, [sp], #32
  40f7b8:	ret
  40f7bc:	mov	w1, w19
  40f7c0:	mov	w20, w19
  40f7c4:	bl	40ede8 <ferror@plt+0xd1f8>
  40f7c8:	mov	w0, w20
  40f7cc:	ldp	x19, x20, [sp, #16]
  40f7d0:	ldp	x29, x30, [sp], #32
  40f7d4:	ret
  40f7d8:	mov	w1, w20
  40f7dc:	mov	w0, w19
  40f7e0:	ldp	x19, x20, [sp, #16]
  40f7e4:	ldp	x29, x30, [sp], #32
  40f7e8:	b	40f018 <ferror@plt+0xd428>
  40f7ec:	nop
  40f7f0:	stp	x29, x30, [sp, #-16]!
  40f7f4:	mov	x29, sp
  40f7f8:	bl	40f748 <ferror@plt+0xdb58>
  40f7fc:	ldp	x29, x30, [sp], #16
  40f800:	b	40f4e8 <ferror@plt+0xd8f8>
  40f804:	nop
  40f808:	stp	x29, x30, [sp, #-64]!
  40f80c:	mov	x29, sp
  40f810:	stp	x19, x20, [sp, #16]
  40f814:	mov	w20, w1
  40f818:	sub	w1, w1, #0x1
  40f81c:	stp	x21, x22, [sp, #32]
  40f820:	mov	w22, w2
  40f824:	mov	w21, w0
  40f828:	str	x23, [sp, #48]
  40f82c:	bl	40f3e8 <ferror@plt+0xd7f8>
  40f830:	cmn	w22, #0x1
  40f834:	mov	w23, w0
  40f838:	b.eq	40f908 <ferror@plt+0xdd18>  // b.none
  40f83c:	mov	w0, #0x101                 	// #257
  40f840:	bl	40eb20 <ferror@plt+0xcf30>
  40f844:	cmp	w20, w22
  40f848:	mov	w19, w0
  40f84c:	b.lt	40f870 <ferror@plt+0xdc80>  // b.tstop
  40f850:	b	40f89c <ferror@plt+0xdcac>
  40f854:	cbnz	w19, 40f8c4 <ferror@plt+0xdcd4>
  40f858:	mov	w0, w3
  40f85c:	add	w20, w20, #0x1
  40f860:	bl	40f4e8 <ferror@plt+0xd8f8>
  40f864:	mov	w19, w0
  40f868:	cmp	w22, w20
  40f86c:	b.eq	40f89c <ferror@plt+0xdcac>  // b.none
  40f870:	mov	w0, w21
  40f874:	bl	40ee60 <ferror@plt+0xd270>
  40f878:	mov	w3, w0
  40f87c:	cbnz	w0, 40f854 <ferror@plt+0xdc64>
  40f880:	mov	w3, w19
  40f884:	add	w20, w20, #0x1
  40f888:	mov	w0, w3
  40f88c:	bl	40f4e8 <ferror@plt+0xd8f8>
  40f890:	mov	w19, w0
  40f894:	cmp	w22, w20
  40f898:	b.ne	40f870 <ferror@plt+0xdc80>  // b.any
  40f89c:	cbz	w23, 40f8e4 <ferror@plt+0xdcf4>
  40f8a0:	cbnz	w19, 40f8d4 <ferror@plt+0xdce4>
  40f8a4:	cbz	w21, 40f8f0 <ferror@plt+0xdd00>
  40f8a8:	mov	w1, w23
  40f8ac:	mov	w0, w21
  40f8b0:	ldp	x19, x20, [sp, #16]
  40f8b4:	ldp	x21, x22, [sp, #32]
  40f8b8:	ldr	x23, [sp, #48]
  40f8bc:	ldp	x29, x30, [sp], #64
  40f8c0:	b	40f018 <ferror@plt+0xd428>
  40f8c4:	mov	w1, w19
  40f8c8:	bl	40f018 <ferror@plt+0xd428>
  40f8cc:	mov	w3, w0
  40f8d0:	b	40f858 <ferror@plt+0xdc68>
  40f8d4:	mov	w1, w19
  40f8d8:	mov	w0, w23
  40f8dc:	bl	40f018 <ferror@plt+0xd428>
  40f8e0:	mov	w19, w0
  40f8e4:	cbz	w21, 40f93c <ferror@plt+0xdd4c>
  40f8e8:	cbnz	w19, 40f94c <ferror@plt+0xdd5c>
  40f8ec:	mov	w23, w21
  40f8f0:	mov	w0, w23
  40f8f4:	ldp	x19, x20, [sp, #16]
  40f8f8:	ldp	x21, x22, [sp, #32]
  40f8fc:	ldr	x23, [sp, #48]
  40f900:	ldp	x29, x30, [sp], #64
  40f904:	ret
  40f908:	mov	w0, w21
  40f90c:	bl	40ee60 <ferror@plt+0xd270>
  40f910:	bl	40f748 <ferror@plt+0xdb58>
  40f914:	bl	40f4e8 <ferror@plt+0xd8f8>
  40f918:	cbz	w23, 40f92c <ferror@plt+0xdd3c>
  40f91c:	cbz	w0, 40f8a4 <ferror@plt+0xdcb4>
  40f920:	mov	w1, w0
  40f924:	mov	w0, w23
  40f928:	bl	40f018 <ferror@plt+0xd428>
  40f92c:	cbz	w21, 40f944 <ferror@plt+0xdd54>
  40f930:	cbz	w0, 40f8ec <ferror@plt+0xdcfc>
  40f934:	mov	w23, w0
  40f938:	b	40f8a8 <ferror@plt+0xdcb8>
  40f93c:	mov	w23, w19
  40f940:	b	40f8f0 <ferror@plt+0xdd00>
  40f944:	mov	w23, w0
  40f948:	b	40f8f0 <ferror@plt+0xdd00>
  40f94c:	mov	w23, w19
  40f950:	b	40f8a8 <ferror@plt+0xdcb8>
  40f954:	nop
  40f958:	stp	x29, x30, [sp, #-64]!
  40f95c:	mov	x29, sp
  40f960:	stp	x19, x20, [sp, #16]
  40f964:	adrp	x19, 464000 <stdin@@GLIBC_2.17+0x6320>
  40f968:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x4320>
  40f96c:	ldr	w2, [x19, #648]
  40f970:	ldr	w1, [x20, #1380]
  40f974:	add	w2, w2, #0x1
  40f978:	str	w2, [x19, #648]
  40f97c:	stp	x21, x22, [sp, #32]
  40f980:	cmp	w2, w1
  40f984:	str	x23, [sp, #48]
  40f988:	b.ge	40f9e0 <ferror@plt+0xddf0>  // b.tcont
  40f98c:	mov	w20, #0x1fff                	// #8191
  40f990:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x5320>
  40f994:	cmp	w2, w20
  40f998:	adrp	x22, 461000 <stdin@@GLIBC_2.17+0x3320>
  40f99c:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x5320>
  40f9a0:	b.gt	40fa70 <ferror@plt+0xde80>
  40f9a4:	ldr	x1, [x23, #688]
  40f9a8:	adrp	x3, 462000 <stdin@@GLIBC_2.17+0x4320>
  40f9ac:	ldr	x0, [x22, #3152]
  40f9b0:	ldr	w3, [x3, #1412]
  40f9b4:	str	w3, [x1, w2, sxtw #2]
  40f9b8:	ldr	x1, [x21, #2728]
  40f9bc:	ldrsw	x2, [x19, #648]
  40f9c0:	ldp	x21, x22, [sp, #32]
  40f9c4:	ldr	x23, [sp, #48]
  40f9c8:	str	wzr, [x0, x2, lsl #2]
  40f9cc:	ldrsw	x0, [x19, #648]
  40f9d0:	ldp	x19, x20, [sp, #16]
  40f9d4:	strb	wzr, [x1, x0]
  40f9d8:	ldp	x29, x30, [sp], #64
  40f9dc:	ret
  40f9e0:	adrp	x4, 464000 <stdin@@GLIBC_2.17+0x6320>
  40f9e4:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40f9e8:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x5320>
  40f9ec:	add	w1, w1, #0x64
  40f9f0:	ldr	w3, [x4, #4000]
  40f9f4:	mov	x2, #0x4                   	// #4
  40f9f8:	ldr	x0, [x21, #2840]
  40f9fc:	add	w3, w3, #0x1
  40fa00:	str	w1, [x20, #1380]
  40fa04:	adrp	x22, 461000 <stdin@@GLIBC_2.17+0x3320>
  40fa08:	str	w3, [x4, #4000]
  40fa0c:	bl	40e2c8 <ferror@plt+0xc6d8>
  40fa10:	mov	x3, x0
  40fa14:	ldr	w1, [x20, #1380]
  40fa18:	mov	x2, #0x4                   	// #4
  40fa1c:	ldr	x0, [x23, #688]
  40fa20:	str	x3, [x21, #2840]
  40fa24:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x5320>
  40fa28:	bl	40e2c8 <ferror@plt+0xc6d8>
  40fa2c:	mov	x3, x0
  40fa30:	ldr	w1, [x20, #1380]
  40fa34:	mov	x2, #0x4                   	// #4
  40fa38:	ldr	x0, [x22, #3152]
  40fa3c:	str	x3, [x23, #688]
  40fa40:	bl	40e2c8 <ferror@plt+0xc6d8>
  40fa44:	mov	x3, x0
  40fa48:	ldr	w1, [x20, #1380]
  40fa4c:	mov	x2, #0x1                   	// #1
  40fa50:	ldr	x0, [x21, #2728]
  40fa54:	str	x3, [x22, #3152]
  40fa58:	mov	w20, #0x1fff                	// #8191
  40fa5c:	bl	40e2c8 <ferror@plt+0xc6d8>
  40fa60:	str	x0, [x21, #2728]
  40fa64:	ldr	w2, [x19, #648]
  40fa68:	cmp	w2, w20
  40fa6c:	b.le	40f9a4 <ferror@plt+0xddb4>
  40fa70:	mov	w2, #0x5                   	// #5
  40fa74:	adrp	x1, 422000 <ferror@plt+0x20410>
  40fa78:	mov	x0, #0x0                   	// #0
  40fa7c:	add	x1, x1, #0xb00
  40fa80:	bl	401ae0 <dcgettext@plt>
  40fa84:	mov	w1, w20
  40fa88:	bl	40da50 <ferror@plt+0xbe60>
  40fa8c:	ldr	w2, [x19, #648]
  40fa90:	b	40f9a4 <ferror@plt+0xddb4>
  40fa94:	nop
  40fa98:	sub	sp, sp, #0x820
  40fa9c:	mov	x3, x0
  40faa0:	adrp	x2, 423000 <ferror@plt+0x21410>
  40faa4:	add	x0, sp, #0x20
  40faa8:	add	x2, x2, #0x148
  40faac:	stp	x29, x30, [sp]
  40fab0:	mov	x29, sp
  40fab4:	str	x19, [sp, #16]
  40fab8:	mov	w19, w1
  40fabc:	mov	x1, #0x800                 	// #2048
  40fac0:	bl	401860 <snprintf@plt>
  40fac4:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  40fac8:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  40facc:	mov	w3, w19
  40fad0:	add	x4, sp, #0x20
  40fad4:	ldr	x2, [x1, #1624]
  40fad8:	adrp	x1, 423000 <ferror@plt+0x21410>
  40fadc:	ldr	x0, [x0, #3280]
  40fae0:	add	x1, x1, #0x158
  40fae4:	bl	401bc0 <fprintf@plt>
  40fae8:	ldp	x29, x30, [sp]
  40faec:	ldr	x19, [sp, #16]
  40faf0:	add	sp, sp, #0x820
  40faf4:	ret
  40faf8:	adrp	x1, 45d000 <ferror@plt+0x5b410>
  40fafc:	adrp	x3, 462000 <stdin@@GLIBC_2.17+0x4320>
  40fb00:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x320>
  40fb04:	mov	x4, x0
  40fb08:	ldr	w3, [x3, #1412]
  40fb0c:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x6320>
  40fb10:	ldr	x0, [x1, #3280]
  40fb14:	mov	w6, #0x1                   	// #1
  40fb18:	ldr	x2, [x2, #1624]
  40fb1c:	adrp	x1, 423000 <ferror@plt+0x21410>
  40fb20:	str	w6, [x5, #4008]
  40fb24:	add	x1, x1, #0x158
  40fb28:	b	401bc0 <fprintf@plt>
  40fb2c:	nop
  40fb30:	sub	sp, sp, #0x810
  40fb34:	mov	x2, x0
  40fb38:	mov	x3, x1
  40fb3c:	mov	x1, #0x800                 	// #2048
  40fb40:	add	x0, sp, #0x10
  40fb44:	stp	x29, x30, [sp]
  40fb48:	mov	x29, sp
  40fb4c:	bl	401860 <snprintf@plt>
  40fb50:	add	x0, sp, #0x10
  40fb54:	bl	40faf8 <ferror@plt+0xdf08>
  40fb58:	ldp	x29, x30, [sp]
  40fb5c:	add	sp, sp, #0x810
  40fb60:	ret
  40fb64:	nop
  40fb68:	sub	sp, sp, #0x810
  40fb6c:	mov	x2, x0
  40fb70:	mov	x3, x1
  40fb74:	add	x0, sp, #0x10
  40fb78:	mov	x1, #0x800                 	// #2048
  40fb7c:	stp	x29, x30, [sp]
  40fb80:	mov	x29, sp
  40fb84:	bl	401860 <snprintf@plt>
  40fb88:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40fb8c:	ldr	w0, [x0, #2716]
  40fb90:	cbz	w0, 40fba0 <ferror@plt+0xdfb0>
  40fb94:	ldp	x29, x30, [sp]
  40fb98:	add	sp, sp, #0x810
  40fb9c:	ret
  40fba0:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  40fba4:	add	x0, sp, #0x10
  40fba8:	ldr	w1, [x1, #1412]
  40fbac:	bl	40fa98 <ferror@plt+0xdea8>
  40fbb0:	ldp	x29, x30, [sp]
  40fbb4:	add	sp, sp, #0x810
  40fbb8:	ret
  40fbbc:	nop
  40fbc0:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  40fbc4:	ldr	w1, [x1, #2716]
  40fbc8:	cbz	w1, 40fbd0 <ferror@plt+0xdfe0>
  40fbcc:	ret
  40fbd0:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  40fbd4:	ldr	w1, [x1, #1412]
  40fbd8:	b	40fa98 <ferror@plt+0xdea8>
  40fbdc:	nop
  40fbe0:	sub	sp, sp, #0x810
  40fbe4:	mov	x2, x0
  40fbe8:	mov	x3, x1
  40fbec:	add	x0, sp, #0x10
  40fbf0:	mov	x1, #0x800                 	// #2048
  40fbf4:	stp	x29, x30, [sp]
  40fbf8:	mov	x29, sp
  40fbfc:	bl	401860 <snprintf@plt>
  40fc00:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  40fc04:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x320>
  40fc08:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  40fc0c:	add	x4, sp, #0x10
  40fc10:	ldr	w3, [x1, #1412]
  40fc14:	adrp	x1, 423000 <ferror@plt+0x21410>
  40fc18:	ldr	x2, [x2, #1624]
  40fc1c:	add	x1, x1, #0x158
  40fc20:	ldr	x0, [x0, #3280]
  40fc24:	bl	401bc0 <fprintf@plt>
  40fc28:	ldp	x29, x30, [sp]
  40fc2c:	add	sp, sp, #0x810
  40fc30:	ret
  40fc34:	nop
  40fc38:	sub	sp, sp, #0x850
  40fc3c:	stp	x29, x30, [sp]
  40fc40:	mov	x29, sp
  40fc44:	stp	x21, x22, [sp, #32]
  40fc48:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x6320>
  40fc4c:	ldr	w0, [x21, #4056]
  40fc50:	cmp	w0, #0x0
  40fc54:	b.le	40fd30 <ferror@plt+0xe140>
  40fc58:	adrp	x22, 464000 <stdin@@GLIBC_2.17+0x6320>
  40fc5c:	add	x21, x21, #0xfd8
  40fc60:	add	x22, x22, #0xab8
  40fc64:	stp	x19, x20, [sp, #16]
  40fc68:	mov	x19, #0x4                   	// #4
  40fc6c:	mov	w20, #0x1                   	// #1
  40fc70:	stp	x23, x24, [sp, #48]
  40fc74:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x5320>
  40fc78:	adrp	x24, 420000 <ferror@plt+0x1e410>
  40fc7c:	add	x23, x23, #0x290
  40fc80:	add	x24, x24, #0x358
  40fc84:	stp	x25, x26, [sp, #64]
  40fc88:	adrp	x26, 464000 <stdin@@GLIBC_2.17+0x6320>
  40fc8c:	adrp	x25, 464000 <stdin@@GLIBC_2.17+0x6320>
  40fc90:	add	x26, x26, #0xff8
  40fc94:	add	x25, x25, #0xfc8
  40fc98:	b	40fce0 <ferror@plt+0xe0f0>
  40fc9c:	str	w4, [x2, x1, lsl #2]
  40fca0:	ldr	w0, [x25]
  40fca4:	cbnz	w0, 40fd78 <ferror@plt+0xe188>
  40fca8:	ldrsw	x3, [x3]
  40fcac:	mov	x2, x24
  40fcb0:	ldr	x4, [x23]
  40fcb4:	mov	x1, #0x800                 	// #2048
  40fcb8:	add	x0, sp, #0x50
  40fcbc:	add	w20, w20, #0x1
  40fcc0:	add	x19, x19, #0x4
  40fcc4:	ldr	x3, [x4, x3, lsl #3]
  40fcc8:	bl	401860 <snprintf@plt>
  40fccc:	add	x0, sp, #0x50
  40fcd0:	bl	40d8d0 <ferror@plt+0xbce0>
  40fcd4:	ldr	w0, [x21]
  40fcd8:	cmp	w0, w20
  40fcdc:	b.lt	40fd24 <ferror@plt+0xe134>  // b.tstop
  40fce0:	ldr	x0, [x26]
  40fce4:	mov	w4, #0x1                   	// #1
  40fce8:	ldr	x2, [x22]
  40fcec:	add	x3, x0, x19
  40fcf0:	ldrsw	x1, [x0, x19]
  40fcf4:	ldr	w0, [x2, x1, lsl #2]
  40fcf8:	cbz	w0, 40fc9c <ferror@plt+0xe0ac>
  40fcfc:	ldr	x2, [x23]
  40fd00:	adrp	x0, 423000 <ferror@plt+0x21410>
  40fd04:	add	x0, x0, #0x168
  40fd08:	add	w20, w20, #0x1
  40fd0c:	add	x19, x19, #0x4
  40fd10:	ldr	x1, [x2, x1, lsl #3]
  40fd14:	bl	40fbe0 <ferror@plt+0xdff0>
  40fd18:	ldr	w0, [x21]
  40fd1c:	cmp	w0, w20
  40fd20:	b.ge	40fce0 <ferror@plt+0xe0f0>  // b.tcont
  40fd24:	ldp	x19, x20, [sp, #16]
  40fd28:	ldp	x23, x24, [sp, #48]
  40fd2c:	ldp	x25, x26, [sp, #64]
  40fd30:	mov	w1, #0x1                   	// #1
  40fd34:	mov	x0, #0x0                   	// #0
  40fd38:	bl	40db88 <ferror@plt+0xbf98>
  40fd3c:	adrp	x0, 43a000 <ferror@plt+0x38410>
  40fd40:	add	x0, x0, #0xbc0
  40fd44:	bl	40d8d0 <ferror@plt+0xbce0>
  40fd48:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  40fd4c:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  40fd50:	ldp	x29, x30, [sp]
  40fd54:	ldr	w1, [x3, #648]
  40fd58:	ldr	w0, [x2, #2704]
  40fd5c:	sub	w1, w1, #0x1
  40fd60:	str	w1, [x3, #648]
  40fd64:	add	w0, w0, #0x1
  40fd68:	str	w0, [x2, #2704]
  40fd6c:	ldp	x21, x22, [sp, #32]
  40fd70:	add	sp, sp, #0x850
  40fd74:	ret
  40fd78:	adrp	x0, 422000 <ferror@plt+0x20410>
  40fd7c:	add	x0, x0, #0xaf0
  40fd80:	bl	40d8d0 <ferror@plt+0xbce0>
  40fd84:	ldr	x3, [x26]
  40fd88:	add	x3, x3, x19
  40fd8c:	b	40fca8 <ferror@plt+0xe0b8>
  40fd90:	sub	sp, sp, #0xd60
  40fd94:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40fd98:	adrp	x8, 423000 <ferror@plt+0x21410>
  40fd9c:	stp	x29, x30, [sp]
  40fda0:	mov	x29, sp
  40fda4:	stp	x21, x22, [sp, #32]
  40fda8:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x6320>
  40fdac:	add	x22, x8, #0x530
  40fdb0:	str	wzr, [x0, #4016]
  40fdb4:	mov	w0, #0xfffffffe            	// #-2
  40fdb8:	stp	x25, x26, [sp, #64]
  40fdbc:	add	x26, sp, #0xb0
  40fdc0:	mov	x25, x26
  40fdc4:	str	w0, [x21, #4052]
  40fdc8:	adrp	x0, 423000 <ferror@plt+0x21410>
  40fdcc:	add	x0, x0, #0x470
  40fdd0:	stp	x19, x20, [sp, #16]
  40fdd4:	mov	x19, #0xc8                  	// #200
  40fdd8:	stp	x23, x24, [sp, #48]
  40fddc:	stp	x27, x28, [sp, #80]
  40fde0:	add	x27, sp, #0x240
  40fde4:	mov	x28, #0x0                   	// #0
  40fde8:	str	x27, [sp, #96]
  40fdec:	str	wzr, [sp, #108]
  40fdf0:	str	x0, [sp, #112]
  40fdf4:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  40fdf8:	add	x0, x0, #0x0
  40fdfc:	str	x0, [sp, #120]
  40fe00:	strh	wzr, [sp, #176]
  40fe04:	ldrsh	w23, [x22, w28, sxtw #1]
  40fe08:	cmn	w23, #0x34
  40fe0c:	mov	w20, w23
  40fe10:	b.eq	40fe9c <ferror@plt+0xe2ac>  // b.none
  40fe14:	ldr	w0, [x21, #4052]
  40fe18:	cmn	w0, #0x2
  40fe1c:	b.eq	4101fc <ferror@plt+0xe60c>  // b.none
  40fe20:	cmp	w0, #0x0
  40fe24:	b.le	4101ac <ferror@plt+0xe5bc>
  40fe28:	cmp	w0, #0x12e
  40fe2c:	b.le	4101b8 <ferror@plt+0xe5c8>
  40fe30:	add	w20, w23, #0x2
  40fe34:	mov	w1, #0x2                   	// #2
  40fe38:	cmp	w20, #0xa1
  40fe3c:	b.hi	40fe9c <ferror@plt+0xe2ac>  // b.pmore
  40fe40:	add	x0, x22, #0x248
  40fe44:	sxtw	x2, w20
  40fe48:	ldrsb	w0, [x0, w20, sxtw]
  40fe4c:	cmp	w0, w1
  40fe50:	b.ne	40fe9c <ferror@plt+0xe2ac>  // b.any
  40fe54:	add	x0, x22, #0x2f0
  40fe58:	ldrsh	x28, [x0, x2, lsl #1]
  40fe5c:	cmp	w28, #0x0
  40fe60:	mov	w0, w28
  40fe64:	b.le	40ff40 <ferror@plt+0xe350>
  40fe68:	ldr	w3, [sp, #108]
  40fe6c:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40fe70:	mov	x6, x26
  40fe74:	add	x27, x27, #0x4
  40fe78:	cmp	w3, #0x0
  40fe7c:	ldr	w1, [x1, #4080]
  40fe80:	cset	w2, ne  // ne = any
  40fe84:	sub	w2, w3, w2
  40fe88:	str	w2, [sp, #108]
  40fe8c:	mov	w2, #0xfffffffe            	// #-2
  40fe90:	str	w2, [x21, #4052]
  40fe94:	str	w1, [x27]
  40fe98:	b	410094 <ferror@plt+0xe4a4>
  40fe9c:	add	x0, x22, #0x438
  40fea0:	ldrb	w28, [x0, x28]
  40fea4:	cbnz	w28, 40ff44 <ferror@plt+0xe354>
  40fea8:	ldr	w0, [sp, #108]
  40feac:	cbz	w0, 4101c8 <ferror@plt+0xe5d8>
  40feb0:	ldr	w0, [sp, #108]
  40feb4:	cmp	w0, #0x3
  40feb8:	b.ne	40fecc <ferror@plt+0xe2dc>  // b.any
  40febc:	ldr	w0, [x21, #4052]
  40fec0:	cmp	w0, #0x0
  40fec4:	b.gt	4101e0 <ferror@plt+0xe5f0>
  40fec8:	b.eq	410258 <ferror@plt+0xe668>  // b.none
  40fecc:	add	x1, x22, #0x248
  40fed0:	add	x2, x22, #0x2f0
  40fed4:	b	40feec <ferror@plt+0xe2fc>
  40fed8:	cmp	x25, x26
  40fedc:	b.eq	410170 <ferror@plt+0xe580>  // b.none
  40fee0:	ldrsh	x0, [x26, #-2]!
  40fee4:	sub	x27, x27, #0x4
  40fee8:	ldrsh	w23, [x22, x0, lsl #1]
  40feec:	cmn	w23, #0x34
  40fef0:	b.eq	40fed8 <ferror@plt+0xe2e8>  // b.none
  40fef4:	add	w23, w23, #0x1
  40fef8:	cmp	w23, #0xa1
  40fefc:	b.hi	40fed8 <ferror@plt+0xe2e8>  // b.pmore
  40ff00:	ldrsb	w0, [x1, w23, sxtw]
  40ff04:	sxtw	x23, w23
  40ff08:	cmp	w0, #0x1
  40ff0c:	b.ne	40fed8 <ferror@plt+0xe2e8>  // b.any
  40ff10:	ldrsh	w0, [x2, x23, lsl #1]
  40ff14:	cmp	w0, #0x0
  40ff18:	sxtw	x28, w0
  40ff1c:	b.le	40fed8 <ferror@plt+0xe2e8>
  40ff20:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40ff24:	mov	w2, #0x3                   	// #3
  40ff28:	str	w2, [sp, #108]
  40ff2c:	mov	x6, x26
  40ff30:	ldr	w1, [x1, #4080]
  40ff34:	add	x27, x27, #0x4
  40ff38:	str	w1, [x27]
  40ff3c:	b	410094 <ferror@plt+0xe4a4>
  40ff40:	neg	w28, w28
  40ff44:	add	x1, x22, #0x4c8
  40ff48:	mov	w0, #0x1                   	// #1
  40ff4c:	sub	w2, w28, #0x2
  40ff50:	sxtw	x24, w28
  40ff54:	cmp	w2, #0x5f
  40ff58:	ldrb	w20, [x1, w28, sxtw]
  40ff5c:	sub	w0, w0, w20
  40ff60:	ldr	w23, [x27, w0, sxtw #2]
  40ff64:	b.hi	410040 <ferror@plt+0xe450>  // b.pmore
  40ff68:	ldr	x0, [sp, #112]
  40ff6c:	ldrh	w0, [x0, w2, uxtw #1]
  40ff70:	adr	x1, 40ff7c <ferror@plt+0xe38c>
  40ff74:	add	x0, x1, w0, sxth #2
  40ff78:	br	x0
  40ff7c:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  40ff80:	ldr	w23, [x27]
  40ff84:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40ff88:	ldr	x1, [x1, #2552]
  40ff8c:	ldr	x0, [x0, #680]
  40ff90:	ldrsw	x1, [x1, w23, sxtw #2]
  40ff94:	ldr	w0, [x0, x1, lsl #2]
  40ff98:	cmp	w0, #0x101
  40ff9c:	b.eq	40ffbc <ferror@plt+0xe3cc>  // b.none
  40ffa0:	mov	w0, #0x101                 	// #257
  40ffa4:	bl	40eb20 <ferror@plt+0xcf30>
  40ffa8:	mov	w1, w0
  40ffac:	mov	w0, w23
  40ffb0:	bl	40f0a0 <ferror@plt+0xd4b0>
  40ffb4:	mov	w23, w0
  40ffb8:	str	w0, [x27]
  40ffbc:	mov	w0, w23
  40ffc0:	bl	40ea68 <ferror@plt+0xce78>
  40ffc4:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  40ffc8:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  40ffcc:	mov	w2, #0x1                   	// #1
  40ffd0:	ldr	w0, [x0, #4040]
  40ffd4:	str	w2, [x1, #2712]
  40ffd8:	cbz	w0, 4118e4 <ferror@plt+0xfcf4>
  40ffdc:	adrp	x28, 464000 <stdin@@GLIBC_2.17+0x6320>
  40ffe0:	add	x2, x28, #0xfec
  40ffe4:	ldr	w0, [x28, #4076]
  40ffe8:	cbnz	w0, 411fe0 <ferror@plt+0x103f0>
  40ffec:	adrp	x28, 464000 <stdin@@GLIBC_2.17+0x6320>
  40fff0:	add	x28, x28, #0xfb4
  40fff4:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  40fff8:	ldr	w0, [x0, #2716]
  40fffc:	cbz	w0, 41217c <ferror@plt+0x1058c>
  410000:	mov	w0, #0x1                   	// #1
  410004:	str	wzr, [x28]
  410008:	str	w0, [x2]
  41000c:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410010:	ldur	w28, [x27, #-4]
  410014:	ldr	w1, [x0, #648]
  410018:	mov	w0, w28
  41001c:	orr	w1, w1, #0x4000
  410020:	bl	40f0c8 <ferror@plt+0xd4d8>
  410024:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410028:	mov	w1, #0x1                   	// #1
  41002c:	str	w1, [x0, #4036]
  410030:	mov	w1, w23
  410034:	mov	w0, w28
  410038:	bl	40f0a0 <ferror@plt+0xd4b0>
  41003c:	mov	w23, w0
  410040:	add	x1, x22, #0x530
  410044:	sub	x6, x26, w20, uxtb #1
  410048:	add	x0, x22, #0x598
  41004c:	sub	x20, x27, w20, uxtb #2
  410050:	add	x27, x20, #0x4
  410054:	ldrb	w1, [x1, x24]
  410058:	ldrsh	w2, [x6]
  41005c:	sub	w1, w1, #0x45
  410060:	str	w23, [x20, #4]
  410064:	ldrsh	w0, [x0, w1, sxtw #1]
  410068:	add	w0, w0, w2
  41006c:	cmp	w0, #0xa1
  410070:	b.hi	410088 <ferror@plt+0xe498>  // b.pmore
  410074:	add	x3, x22, #0x248
  410078:	sxtw	x4, w0
  41007c:	ldrsb	w0, [x3, w0, sxtw]
  410080:	cmp	w0, w2
  410084:	b.eq	4101ec <ferror@plt+0xe5fc>  // b.none
  410088:	add	x0, x22, #0x5d0
  41008c:	ldrsb	x28, [x0, w1, sxtw]
  410090:	sxth	w0, w28
  410094:	lsl	x1, x19, #1
  410098:	strh	w0, [x6, #2]
  41009c:	sub	x0, x1, #0x2
  4100a0:	add	x26, x6, #0x2
  4100a4:	add	x0, x25, x0
  4100a8:	cmp	x26, x0
  4100ac:	b.cc	41015c <ferror@plt+0xe56c>  // b.lo, b.ul, b.last
  4100b0:	sub	x26, x26, x25
  4100b4:	mov	x0, #0x270f                	// #9999
  4100b8:	cmp	x19, x0
  4100bc:	asr	x23, x26, #1
  4100c0:	add	x23, x23, #0x1
  4100c4:	b.hi	411798 <ferror@plt+0xfba8>  // b.pmore
  4100c8:	mov	x19, #0x2710                	// #10000
  4100cc:	cmp	x1, x19
  4100d0:	csel	x19, x1, x19, ls  // ls = plast
  4100d4:	lsl	x27, x19, #1
  4100d8:	add	x0, x27, x19
  4100dc:	lsl	x0, x0, #1
  4100e0:	add	x0, x0, #0x3
  4100e4:	bl	4018b0 <malloc@plt>
  4100e8:	mov	x24, x0
  4100ec:	cbz	x0, 411798 <ferror@plt+0xfba8>
  4100f0:	add	x2, x26, #0x2
  4100f4:	mov	x1, x25
  4100f8:	bl	401770 <memcpy@plt>
  4100fc:	ldr	x1, [sp, #96]
  410100:	add	x0, x27, #0x3
  410104:	and	x0, x0, #0xfffffffffffffffc
  410108:	lsl	x2, x23, #2
  41010c:	add	x23, x24, x0
  410110:	str	x2, [sp, #96]
  410114:	mov	x0, x23
  410118:	bl	401770 <memcpy@plt>
  41011c:	add	x0, sp, #0xb0
  410120:	cmp	x25, x0
  410124:	ldr	x2, [sp, #96]
  410128:	b.eq	410138 <ferror@plt+0xe548>  // b.none
  41012c:	mov	x0, x25
  410130:	bl	401a30 <free@plt>
  410134:	ldr	x2, [sp, #96]
  410138:	sub	x27, x27, #0x2
  41013c:	add	x27, x24, x27
  410140:	add	x26, x24, x26
  410144:	sub	x2, x2, #0x4
  410148:	cmp	x26, x27
  41014c:	add	x27, x23, x2
  410150:	b.cs	4117a4 <ferror@plt+0xfbb4>  // b.hs, b.nlast
  410154:	mov	x25, x24
  410158:	str	x23, [sp, #96]
  41015c:	cmp	w28, #0x3
  410160:	b.ne	40fe04 <ferror@plt+0xe214>  // b.any
  410164:	mov	x26, x25
  410168:	mov	w19, #0x0                   	// #0
  41016c:	b	410174 <ferror@plt+0xe584>
  410170:	mov	w19, #0x1                   	// #1
  410174:	add	x0, sp, #0xb0
  410178:	cmp	x26, x0
  41017c:	b.eq	410188 <ferror@plt+0xe598>  // b.none
  410180:	mov	x0, x26
  410184:	bl	401a30 <free@plt>
  410188:	mov	w0, w19
  41018c:	ldp	x29, x30, [sp]
  410190:	ldp	x19, x20, [sp, #16]
  410194:	ldp	x21, x22, [sp, #32]
  410198:	ldp	x23, x24, [sp, #48]
  41019c:	ldp	x25, x26, [sp, #64]
  4101a0:	ldp	x27, x28, [sp, #80]
  4101a4:	add	sp, sp, #0xd60
  4101a8:	ret
  4101ac:	str	wzr, [x21, #4052]
  4101b0:	mov	w1, #0x0                   	// #0
  4101b4:	b	40fe38 <ferror@plt+0xe248>
  4101b8:	add	x1, x22, #0x118
  4101bc:	ldrb	w1, [x1, w0, sxtw]
  4101c0:	add	w20, w23, w1
  4101c4:	b	40fe38 <ferror@plt+0xe248>
  4101c8:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4101cc:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  4101d0:	ldr	w0, [x0, #4016]
  4101d4:	add	w0, w0, #0x1
  4101d8:	str	w0, [x1, #4016]
  4101dc:	b	40fecc <ferror@plt+0xe2dc>
  4101e0:	mov	w0, #0xfffffffe            	// #-2
  4101e4:	str	w0, [x21, #4052]
  4101e8:	b	40fecc <ferror@plt+0xe2dc>
  4101ec:	add	x0, x22, #0x2f0
  4101f0:	ldrsh	w0, [x0, x4, lsl #1]
  4101f4:	sxtw	x28, w0
  4101f8:	b	410094 <ferror@plt+0xe4a4>
  4101fc:	bl	415b80 <ferror@plt+0x13f90>
  410200:	str	w0, [x21, #4052]
  410204:	b	40fe20 <ferror@plt+0xe230>
  410208:	adrp	x1, 423000 <ferror@plt+0x21410>
  41020c:	add	x1, x1, #0x298
  410210:	mov	w2, #0x5                   	// #5
  410214:	mov	x0, #0x0                   	// #0
  410218:	bl	401ae0 <dcgettext@plt>
  41021c:	bl	40faf8 <ferror@plt+0xdf08>
  410220:	b	410040 <ferror@plt+0xe450>
  410224:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410228:	ldur	w1, [x27, #-12]
  41022c:	str	w1, [x0, #4056]
  410230:	b	410040 <ferror@plt+0xe450>
  410234:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  410238:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  41023c:	add	x0, x0, #0xa68
  410240:	ldr	w1, [x1, #4084]
  410244:	bl	413a28 <ferror@plt+0x11e38>
  410248:	b	410040 <ferror@plt+0xe450>
  41024c:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410250:	ldr	w23, [x0, #4056]
  410254:	b	410040 <ferror@plt+0xe450>
  410258:	mov	x26, x25
  41025c:	mov	w19, #0x1                   	// #1
  410260:	b	410174 <ferror@plt+0xe584>
  410264:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  410268:	add	x28, x1, #0xa68
  41026c:	mov	x0, x28
  410270:	bl	413b38 <ferror@plt+0x11f48>
  410274:	mov	w5, w0
  410278:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  41027c:	str	w5, [x0, #4072]
  410280:	cbnz	w5, 411914 <ferror@plt+0xfd24>
  410284:	mov	x1, x28
  410288:	adrp	x0, 423000 <ferror@plt+0x21410>
  41028c:	add	x0, x0, #0x2b8
  410290:	bl	40fbe0 <ferror@plt+0xdff0>
  410294:	b	410040 <ferror@plt+0xe450>
  410298:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  41029c:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  4102a0:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4102a4:	mov	w2, #0x1                   	// #1
  4102a8:	ldr	w5, [x1, #1420]
  4102ac:	add	x10, x1, #0x58c
  4102b0:	str	w2, [x3, #4064]
  4102b4:	add	x4, x3, #0xfe0
  4102b8:	ldr	w23, [x0, #4056]
  4102bc:	cmp	w5, #0x0
  4102c0:	add	x28, x0, #0xfd8
  4102c4:	b.le	410040 <ferror@plt+0xe450>
  4102c8:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  4102cc:	mov	w3, w23
  4102d0:	ldr	x5, [x1, #4088]
  4102d4:	cmp	w3, #0x0
  4102d8:	mov	x0, #0x1                   	// #1
  4102dc:	b.gt	4102f0 <ferror@plt+0xe700>
  4102e0:	b	411788 <ferror@plt+0xfb98>
  4102e4:	add	x0, x0, #0x1
  4102e8:	cmp	w3, w0
  4102ec:	b.lt	411788 <ferror@plt+0xfb98>  // b.tstop
  4102f0:	ldr	w1, [x5, x0, lsl #2]
  4102f4:	cmp	w1, w2
  4102f8:	b.ne	4102e4 <ferror@plt+0xe6f4>  // b.any
  4102fc:	ldr	w2, [x4]
  410300:	ldr	w0, [x10]
  410304:	add	w2, w2, #0x1
  410308:	str	w2, [x4]
  41030c:	cmp	w2, w0
  410310:	b.gt	410040 <ferror@plt+0xe450>
  410314:	ldr	w3, [x28]
  410318:	b	4102d4 <ferror@plt+0xe6e4>
  41031c:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  410320:	add	x0, x0, #0xa68
  410324:	bl	40d7c0 <ferror@plt+0xbbd0>
  410328:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  41032c:	str	x0, [x1, #1576]
  410330:	b	410040 <ferror@plt+0xe450>
  410334:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  410338:	add	x0, x0, #0xa68
  41033c:	bl	40d7c0 <ferror@plt+0xbbd0>
  410340:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  410344:	str	x0, [x1, #2664]
  410348:	b	410040 <ferror@plt+0xe450>
  41034c:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  410350:	add	x0, x0, #0xa68
  410354:	bl	40d7c0 <ferror@plt+0xbbd0>
  410358:	mov	x28, x0
  41035c:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x5320>
  410360:	mov	w1, #0x5b                  	// #91
  410364:	str	x0, [x2, #616]
  410368:	bl	401a70 <strchr@plt>
  41036c:	cbz	x0, 411ab0 <ferror@plt+0xfec0>
  410370:	adrp	x1, 423000 <ferror@plt+0x21410>
  410374:	add	x1, x1, #0x200
  410378:	mov	w2, #0x5                   	// #5
  41037c:	mov	x0, #0x0                   	// #0
  410380:	bl	401ae0 <dcgettext@plt>
  410384:	bl	40d6f0 <ferror@plt+0xbb00>
  410388:	b	410040 <ferror@plt+0xe450>
  41038c:	adrp	x0, 423000 <ferror@plt+0x21410>
  410390:	mov	w1, #0x0                   	// #0
  410394:	add	x0, x0, #0x1d0
  410398:	bl	413a28 <ferror@plt+0x11e38>
  41039c:	b	410040 <ferror@plt+0xe450>
  4103a0:	adrp	x28, 464000 <stdin@@GLIBC_2.17+0x6320>
  4103a4:	bl	402588 <ferror@plt+0x998>
  4103a8:	str	w0, [x28, #4068]
  4103ac:	bl	402878 <ferror@plt+0xc88>
  4103b0:	ldr	w0, [x28, #4068]
  4103b4:	neg	w0, w0
  4103b8:	bl	40eb20 <ferror@plt+0xcf30>
  4103bc:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  4103c0:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4103c4:	mov	w4, #0x0                   	// #0
  4103c8:	mov	w3, #0x0                   	// #0
  4103cc:	ldr	w2, [x2, #648]
  4103d0:	str	w2, [x1, #400]
  4103d4:	mov	w1, #0x0                   	// #0
  4103d8:	mov	w2, #0x0                   	// #0
  4103dc:	str	w0, [sp, #160]
  4103e0:	bl	40f148 <ferror@plt+0xd558>
  4103e4:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  4103e8:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  4103ec:	add	x10, x1, #0x58c
  4103f0:	mov	w0, #0x1                   	// #1
  4103f4:	ldr	w2, [x1, #1420]
  4103f8:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4103fc:	str	w0, [x3, #4064]
  410400:	add	x1, x1, #0xa20
  410404:	str	x1, [sp, #152]
  410408:	add	x4, x3, #0xfe0
  41040c:	cmp	w2, #0x0
  410410:	b.le	410458 <ferror@plt+0xe868>
  410414:	ldr	x1, [sp, #152]
  410418:	sxtw	x2, w0
  41041c:	stp	x2, x4, [sp, #128]
  410420:	ldr	x28, [x1]
  410424:	str	x10, [sp, #144]
  410428:	ldr	w1, [sp, #160]
  41042c:	ldr	w0, [x28, x2, lsl #2]
  410430:	bl	40f478 <ferror@plt+0xd888>
  410434:	ldp	x2, x4, [sp, #128]
  410438:	str	w0, [x28, x2, lsl #2]
  41043c:	ldr	x10, [sp, #144]
  410440:	ldr	w0, [x4]
  410444:	ldr	w1, [x10]
  410448:	add	w0, w0, #0x1
  41044c:	str	w0, [x4]
  410450:	cmp	w0, w1
  410454:	b.le	410414 <ferror@plt+0xe824>
  410458:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  41045c:	ldr	w0, [x0, #2460]
  410460:	cbz	w0, 411890 <ferror@plt+0xfca0>
  410464:	adrp	x0, 423000 <ferror@plt+0x21410>
  410468:	add	x0, x0, #0x198
  41046c:	bl	40d8d0 <ferror@plt+0xbce0>
  410470:	adrp	x0, 423000 <ferror@plt+0x21410>
  410474:	add	x0, x0, #0x1c0
  410478:	bl	40d8d0 <ferror@plt+0xbce0>
  41047c:	b	410040 <ferror@plt+0xe450>
  410480:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410484:	mov	w1, #0x1                   	// #1
  410488:	str	w1, [x0, #4084]
  41048c:	b	410040 <ferror@plt+0xe450>
  410490:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410494:	str	wzr, [x0, #4084]
  410498:	b	410040 <ferror@plt+0xe450>
  41049c:	bl	40a168 <ferror@plt+0x8578>
  4104a0:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  4104a4:	mov	x1, #0x4                   	// #4
  4104a8:	ldr	w0, [x0, #1420]
  4104ac:	add	w0, w0, #0x1
  4104b0:	bl	40d780 <ferror@plt+0xbb90>
  4104b4:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  4104b8:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  4104bc:	str	x0, [x1, #4088]
  4104c0:	str	wzr, [x2, #4056]
  4104c4:	b	410040 <ferror@plt+0xe450>
  4104c8:	adrp	x0, 455000 <ferror@plt+0x53410>
  4104cc:	ldr	w23, [x27]
  4104d0:	ldr	w0, [x0, #728]
  4104d4:	cmp	w23, w0
  4104d8:	b.ne	4104f4 <ferror@plt+0xe904>  // b.any
  4104dc:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4104e0:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  4104e4:	mov	w2, #0x1                   	// #1
  4104e8:	ldrsw	x0, [x0, #648]
  4104ec:	ldr	x1, [x1, #2728]
  4104f0:	strb	w2, [x1, x0]
  4104f4:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  4104f8:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x320>
  4104fc:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x320>
  410500:	ldr	w0, [x1, #4044]
  410504:	ldr	x3, [x3, #1696]
  410508:	add	w0, w0, #0x1
  41050c:	ldr	x2, [x2, #1712]
  410510:	str	w0, [x1, #4044]
  410514:	ldr	w0, [x2, x3, lsl #2]
  410518:	tbz	w0, #0, 41052c <ferror@plt+0xe93c>
  41051c:	mov	w0, w23
  410520:	bl	402ab8 <ferror@plt+0xec8>
  410524:	tst	w0, #0xff
  410528:	b.ne	411fb0 <ferror@plt+0x103c0>  // b.any
  41052c:	mov	w0, w23
  410530:	bl	40eb20 <ferror@plt+0xcf30>
  410534:	mov	w1, w0
  410538:	ldur	w0, [x27, #-4]
  41053c:	bl	40f0a0 <ferror@plt+0xd4b0>
  410540:	mov	w23, w0
  410544:	b	410040 <ferror@plt+0xe450>
  410548:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  41054c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  410550:	ldr	x1, [x1, #1696]
  410554:	ldr	x0, [x0, #1712]
  410558:	ldr	w0, [x0, x1, lsl #2]
  41055c:	tbz	w0, #0, 411a14 <ferror@plt+0xfe24>
  410560:	adrp	x1, 423000 <ferror@plt+0x21410>
  410564:	mov	w2, #0x5                   	// #5
  410568:	add	x1, x1, #0x400
  41056c:	mov	x0, #0x0                   	// #0
  410570:	bl	401ae0 <dcgettext@plt>
  410574:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  410578:	ldr	w1, [x1, #2716]
  41057c:	cbnz	w1, 410040 <ferror@plt+0xe450>
  410580:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  410584:	ldr	w1, [x1, #1412]
  410588:	bl	40fa98 <ferror@plt+0xdea8>
  41058c:	b	410040 <ferror@plt+0xe450>
  410590:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  410594:	mov	w2, #0x1                   	// #1
  410598:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  41059c:	add	x0, x0, #0xa68
  4105a0:	strb	w2, [x1, #3132]
  4105a4:	bl	40d7c0 <ferror@plt+0xbbd0>
  4105a8:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  4105ac:	str	x0, [x1, #1584]
  4105b0:	b	410040 <ferror@plt+0xe450>
  4105b4:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  4105b8:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  4105bc:	ldr	x1, [x1, #1696]
  4105c0:	ldr	x0, [x0, #1712]
  4105c4:	ldr	w0, [x0, x1, lsl #2]
  4105c8:	tbz	w0, #0, 4119b8 <ferror@plt+0xfdc8>
  4105cc:	adrp	x1, 423000 <ferror@plt+0x21410>
  4105d0:	mov	w2, #0x5                   	// #5
  4105d4:	add	x1, x1, #0x438
  4105d8:	mov	x0, #0x0                   	// #0
  4105dc:	bl	401ae0 <dcgettext@plt>
  4105e0:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  4105e4:	ldr	w1, [x1, #2716]
  4105e8:	cbnz	w1, 410040 <ferror@plt+0xe450>
  4105ec:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  4105f0:	ldr	w1, [x1, #1412]
  4105f4:	bl	40fa98 <ferror@plt+0xdea8>
  4105f8:	b	410040 <ferror@plt+0xe450>
  4105fc:	mov	w0, #0x101                 	// #257
  410600:	bl	40eb20 <ferror@plt+0xcf30>
  410604:	mov	w23, w0
  410608:	b	410040 <ferror@plt+0xe450>
  41060c:	adrp	x23, 464000 <stdin@@GLIBC_2.17+0x6320>
  410610:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410614:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  410618:	adrp	x28, 464000 <stdin@@GLIBC_2.17+0x6320>
  41061c:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  410620:	adrp	x4, 464000 <stdin@@GLIBC_2.17+0x6320>
  410624:	ldr	w3, [x23, #4060]
  410628:	mov	w5, #0x2                   	// #2
  41062c:	str	wzr, [x0, #4020]
  410630:	mov	w0, #0x1                   	// #1
  410634:	str	wzr, [x28, #4076]
  410638:	str	w0, [x2, #4028]
  41063c:	add	x2, x28, #0xfec
  410640:	str	w0, [x1, #4044]
  410644:	str	w5, [x4, #2712]
  410648:	cbnz	w3, 411e70 <ferror@plt+0x10280>
  41064c:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410650:	ldr	w0, [x0, #4040]
  410654:	cbz	w0, 411e60 <ferror@plt+0x10270>
  410658:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  41065c:	ldr	w0, [x0, #2716]
  410660:	cbz	w0, 41212c <ferror@plt+0x1053c>
  410664:	mov	w0, #0x1                   	// #1
  410668:	str	w0, [x2]
  41066c:	ldur	w0, [x27, #-4]
  410670:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  410674:	ldr	w1, [x1, #648]
  410678:	orr	w1, w1, #0x4000
  41067c:	bl	40f0c8 <ferror@plt+0xd4d8>
  410680:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410684:	mov	w1, #0x1                   	// #1
  410688:	str	w1, [x0, #4036]
  41068c:	mov	w1, #0x1                   	// #1
  410690:	mov	w0, #0x101                 	// #257
  410694:	str	w1, [x23, #4060]
  410698:	bl	40eb20 <ferror@plt+0xcf30>
  41069c:	ldur	w28, [x27, #-4]
  4106a0:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  4106a4:	mov	w23, w0
  4106a8:	mov	w0, #0xa                   	// #10
  4106ac:	str	w23, [x1, #4024]
  4106b0:	bl	40eb20 <ferror@plt+0xcf30>
  4106b4:	mov	w1, w0
  4106b8:	mov	w0, w23
  4106bc:	bl	40f0a0 <ferror@plt+0xd4b0>
  4106c0:	mov	w1, w0
  4106c4:	mov	w0, w28
  4106c8:	bl	40f0a0 <ferror@plt+0xd4b0>
  4106cc:	mov	w23, w0
  4106d0:	b	410040 <ferror@plt+0xe450>
  4106d4:	adrp	x1, 423000 <ferror@plt+0x21410>
  4106d8:	add	x1, x1, #0x330
  4106dc:	mov	w2, #0x5                   	// #5
  4106e0:	mov	x0, #0x0                   	// #0
  4106e4:	bl	401ae0 <dcgettext@plt>
  4106e8:	bl	40faf8 <ferror@plt+0xdf08>
  4106ec:	b	410040 <ferror@plt+0xe450>
  4106f0:	ldur	w0, [x27, #-4]
  4106f4:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  4106f8:	mov	w2, #0x1                   	// #1
  4106fc:	str	w2, [x1, #4076]
  410700:	bl	40f7f0 <ferror@plt+0xdc00>
  410704:	mov	w23, w0
  410708:	b	410040 <ferror@plt+0xe450>
  41070c:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410710:	ldur	w1, [x27, #-4]
  410714:	mov	w2, #0x1                   	// #1
  410718:	str	w2, [x0, #4076]
  41071c:	cmp	w1, #0x0
  410720:	b.le	411ac4 <ferror@plt+0xfed4>
  410724:	ldur	w23, [x27, #-12]
  410728:	sub	w1, w1, #0x1
  41072c:	mov	w0, w23
  410730:	bl	40f3e8 <ferror@plt+0xd7f8>
  410734:	mov	w1, w0
  410738:	mov	w0, w23
  41073c:	bl	40f0a0 <ferror@plt+0xd4b0>
  410740:	mov	w23, w0
  410744:	b	410040 <ferror@plt+0xe450>
  410748:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  41074c:	ldur	w1, [x27, #-8]
  410750:	mov	w2, #0x1                   	// #1
  410754:	str	w2, [x0, #4076]
  410758:	cmp	w1, #0x0
  41075c:	b.le	411ce8 <ferror@plt+0x100f8>
  410760:	ldur	w0, [x27, #-16]
  410764:	mov	w2, #0xffffffff            	// #-1
  410768:	bl	40f808 <ferror@plt+0xdc18>
  41076c:	mov	w23, w0
  410770:	b	410040 <ferror@plt+0xe450>
  410774:	adrp	x1, 423000 <ferror@plt+0x21410>
  410778:	add	x1, x1, #0x1d8
  41077c:	mov	w2, #0x5                   	// #5
  410780:	mov	x0, #0x0                   	// #0
  410784:	bl	401ae0 <dcgettext@plt>
  410788:	bl	40faf8 <ferror@plt+0xdf08>
  41078c:	b	410040 <ferror@plt+0xe450>
  410790:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  410794:	add	x28, x0, #0xc10
  410798:	ldr	w0, [x0, #3088]
  41079c:	cmp	w0, #0x0
  4107a0:	b.le	410040 <ferror@plt+0xe450>
  4107a4:	bl	401a00 <__ctype_b_loc@plt>
  4107a8:	mov	x3, x0
  4107ac:	mov	x2, #0x0                   	// #0
  4107b0:	ldr	x0, [x3]
  4107b4:	ldrsh	w0, [x0, x2, lsl #1]
  4107b8:	tbnz	w0, #31, 4107d4 <ferror@plt+0xebe4>
  4107bc:	ldr	x0, [sp, #120]
  4107c0:	mov	w1, w2
  4107c4:	stp	x2, x3, [sp, #128]
  4107c8:	ldr	w0, [x0]
  4107cc:	bl	402438 <ferror@plt+0x848>
  4107d0:	ldp	x2, x3, [sp, #128]
  4107d4:	add	x2, x2, #0x1
  4107d8:	ldr	w0, [x28]
  4107dc:	cmp	w0, w2
  4107e0:	b.gt	4107b0 <ferror@plt+0xebc0>
  4107e4:	b	410040 <ferror@plt+0xe450>
  4107e8:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4107ec:	add	x28, x0, #0xc10
  4107f0:	ldr	w0, [x0, #3088]
  4107f4:	cmp	w0, #0x0
  4107f8:	b.le	410040 <ferror@plt+0xe450>
  4107fc:	bl	401a00 <__ctype_b_loc@plt>
  410800:	mov	x3, x0
  410804:	mov	x2, #0x0                   	// #0
  410808:	b	41081c <ferror@plt+0xec2c>
  41080c:	ldr	w0, [x28]
  410810:	add	x2, x2, #0x1
  410814:	cmp	w0, w2
  410818:	b.le	410040 <ferror@plt+0xe450>
  41081c:	ldr	x0, [x3]
  410820:	ldrh	w0, [x0, x2, lsl #1]
  410824:	tbnz	w0, #11, 41080c <ferror@plt+0xec1c>
  410828:	ldr	x0, [sp, #120]
  41082c:	mov	w1, w2
  410830:	stp	x2, x3, [sp, #128]
  410834:	ldr	w0, [x0]
  410838:	bl	402438 <ferror@plt+0x848>
  41083c:	ldp	x2, x3, [sp, #128]
  410840:	b	41080c <ferror@plt+0xec1c>
  410844:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  410848:	add	x28, x0, #0xc10
  41084c:	ldr	w0, [x0, #3088]
  410850:	cmp	w0, #0x0
  410854:	b.le	410040 <ferror@plt+0xe450>
  410858:	bl	401a00 <__ctype_b_loc@plt>
  41085c:	mov	x3, x0
  410860:	mov	x2, #0x0                   	// #0
  410864:	b	410878 <ferror@plt+0xec88>
  410868:	ldr	w0, [x28]
  41086c:	add	x2, x2, #0x1
  410870:	cmp	w0, w2
  410874:	b.le	410040 <ferror@plt+0xe450>
  410878:	ldr	x0, [x3]
  41087c:	ldrh	w0, [x0, x2, lsl #1]
  410880:	tbnz	w0, #1, 410868 <ferror@plt+0xec78>
  410884:	ldr	x0, [sp, #120]
  410888:	mov	w1, w2
  41088c:	stp	x2, x3, [sp, #128]
  410890:	ldr	w0, [x0]
  410894:	bl	402438 <ferror@plt+0x848>
  410898:	ldp	x2, x3, [sp, #128]
  41089c:	b	410868 <ferror@plt+0xec78>
  4108a0:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4108a4:	add	x28, x0, #0xc10
  4108a8:	mov	w1, #0x0                   	// #0
  4108ac:	ldr	w0, [x0, #3088]
  4108b0:	cmp	w0, #0x0
  4108b4:	b.gt	4108cc <ferror@plt+0xecdc>
  4108b8:	b	410040 <ferror@plt+0xe450>
  4108bc:	ldr	w0, [x28]
  4108c0:	add	w1, w1, #0x1
  4108c4:	cmp	w0, w1
  4108c8:	b.le	410040 <ferror@plt+0xe450>
  4108cc:	cmp	w1, #0x20
  4108d0:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  4108d4:	b.eq	4108bc <ferror@plt+0xeccc>  // b.none
  4108d8:	ldr	x0, [sp, #120]
  4108dc:	str	w1, [sp, #128]
  4108e0:	ldr	w0, [x0]
  4108e4:	bl	402438 <ferror@plt+0x848>
  4108e8:	ldr	w1, [sp, #128]
  4108ec:	b	4108bc <ferror@plt+0xeccc>
  4108f0:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4108f4:	add	x28, x0, #0xc10
  4108f8:	ldr	w0, [x0, #3088]
  4108fc:	cmp	w0, #0x0
  410900:	b.le	410040 <ferror@plt+0xe450>
  410904:	bl	401a00 <__ctype_b_loc@plt>
  410908:	mov	x3, x0
  41090c:	mov	x2, #0x0                   	// #0
  410910:	b	410924 <ferror@plt+0xed34>
  410914:	ldr	w0, [x28]
  410918:	add	x2, x2, #0x1
  41091c:	cmp	w0, w2
  410920:	b.le	410040 <ferror@plt+0xe450>
  410924:	ldr	x0, [x3]
  410928:	ldrh	w0, [x0, x2, lsl #1]
  41092c:	tbnz	w0, #10, 410914 <ferror@plt+0xed24>
  410930:	ldr	x0, [sp, #120]
  410934:	mov	w1, w2
  410938:	stp	x2, x3, [sp, #128]
  41093c:	ldr	w0, [x0]
  410940:	bl	402438 <ferror@plt+0x848>
  410944:	ldp	x2, x3, [sp, #128]
  410948:	b	410914 <ferror@plt+0xed24>
  41094c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  410950:	add	x28, x0, #0xc10
  410954:	ldr	w0, [x0, #3088]
  410958:	cmp	w0, #0x0
  41095c:	b.le	410040 <ferror@plt+0xe450>
  410960:	bl	401a00 <__ctype_b_loc@plt>
  410964:	mov	x3, x0
  410968:	mov	x2, #0x0                   	// #0
  41096c:	b	410980 <ferror@plt+0xed90>
  410970:	ldr	w0, [x28]
  410974:	add	x2, x2, #0x1
  410978:	cmp	w0, w2
  41097c:	b.le	410040 <ferror@plt+0xe450>
  410980:	ldr	x0, [x3]
  410984:	ldrh	w0, [x0, x2, lsl #1]
  410988:	tbnz	w0, #3, 410970 <ferror@plt+0xed80>
  41098c:	ldr	x0, [sp, #120]
  410990:	mov	w1, w2
  410994:	stp	x2, x3, [sp, #128]
  410998:	ldr	w0, [x0]
  41099c:	bl	402438 <ferror@plt+0x848>
  4109a0:	ldp	x2, x3, [sp, #128]
  4109a4:	b	410970 <ferror@plt+0xed80>
  4109a8:	ldr	w23, [x27]
  4109ac:	b	410040 <ferror@plt+0xe450>
  4109b0:	ldp	w0, w1, [x27, #-4]
  4109b4:	bl	40f0a0 <ferror@plt+0xd4b0>
  4109b8:	mov	w23, w0
  4109bc:	b	410040 <ferror@plt+0xe450>
  4109c0:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4109c4:	ldr	w1, [x0, #4060]
  4109c8:	cbnz	w1, 411dfc <ferror@plt+0x1020c>
  4109cc:	mov	w1, #0x1                   	// #1
  4109d0:	str	w1, [x0, #4060]
  4109d4:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4109d8:	ldr	w1, [x0, #4076]
  4109dc:	cbz	w1, 4118b4 <ferror@plt+0xfcc4>
  4109e0:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  4109e4:	add	x2, x2, #0xfcc
  4109e8:	str	wzr, [x0, #4076]
  4109ec:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4109f0:	mov	w1, #0x2                   	// #2
  4109f4:	ldur	w23, [x27, #-4]
  4109f8:	str	w1, [x0, #2712]
  4109fc:	str	wzr, [x2]
  410a00:	b	410040 <ferror@plt+0xe450>
  410a04:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  410a08:	add	x28, x0, #0xc10
  410a0c:	ldr	w0, [x0, #3088]
  410a10:	cmp	w0, #0x0
  410a14:	b.le	410040 <ferror@plt+0xe450>
  410a18:	bl	401a00 <__ctype_b_loc@plt>
  410a1c:	mov	x3, x0
  410a20:	mov	x2, #0x0                   	// #0
  410a24:	b	410a38 <ferror@plt+0xee48>
  410a28:	ldr	w0, [x28]
  410a2c:	add	x2, x2, #0x1
  410a30:	cmp	w0, w2
  410a34:	b.le	410040 <ferror@plt+0xe450>
  410a38:	ldr	x0, [x3]
  410a3c:	ldrh	w0, [x0, x2, lsl #1]
  410a40:	tbnz	w0, #12, 410a28 <ferror@plt+0xee38>
  410a44:	ldr	x0, [sp, #120]
  410a48:	mov	w1, w2
  410a4c:	stp	x2, x3, [sp, #128]
  410a50:	ldr	w0, [x0]
  410a54:	bl	402438 <ferror@plt+0x848>
  410a58:	ldp	x2, x3, [sp, #128]
  410a5c:	b	410a28 <ferror@plt+0xee38>
  410a60:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  410a64:	add	x28, x0, #0xc10
  410a68:	mov	x2, #0x0                   	// #0
  410a6c:	ldr	w0, [x0, #3088]
  410a70:	cmp	w0, #0x0
  410a74:	b.gt	410a8c <ferror@plt+0xee9c>
  410a78:	b	410040 <ferror@plt+0xe450>
  410a7c:	ldr	w0, [x28]
  410a80:	add	x2, x2, #0x1
  410a84:	cmp	w0, w2
  410a88:	b.le	410040 <ferror@plt+0xe450>
  410a8c:	tst	w2, #0xffffff80
  410a90:	b.ne	410a7c <ferror@plt+0xee8c>  // b.any
  410a94:	str	x2, [sp, #128]
  410a98:	bl	401a00 <__ctype_b_loc@plt>
  410a9c:	ldr	x0, [x0]
  410aa0:	ldr	x2, [sp, #128]
  410aa4:	ldrh	w0, [x0, x2, lsl #1]
  410aa8:	tbz	w0, #13, 410a7c <ferror@plt+0xee8c>
  410aac:	ldr	x0, [sp, #120]
  410ab0:	mov	w1, w2
  410ab4:	ldr	w0, [x0]
  410ab8:	bl	402438 <ferror@plt+0x848>
  410abc:	ldr	x2, [sp, #128]
  410ac0:	b	410a7c <ferror@plt+0xee8c>
  410ac4:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  410ac8:	add	x28, x0, #0xc10
  410acc:	mov	x2, #0x0                   	// #0
  410ad0:	ldr	w0, [x0, #3088]
  410ad4:	cmp	w0, #0x0
  410ad8:	b.gt	410af0 <ferror@plt+0xef00>
  410adc:	b	410040 <ferror@plt+0xe450>
  410ae0:	ldr	w0, [x28]
  410ae4:	add	x2, x2, #0x1
  410ae8:	cmp	w0, w2
  410aec:	b.le	410040 <ferror@plt+0xe450>
  410af0:	tst	w2, #0xffffff80
  410af4:	b.ne	410ae0 <ferror@plt+0xeef0>  // b.any
  410af8:	str	x2, [sp, #128]
  410afc:	bl	401a00 <__ctype_b_loc@plt>
  410b00:	ldr	x0, [x0]
  410b04:	ldr	x2, [sp, #128]
  410b08:	ldrh	w0, [x0, x2, lsl #1]
  410b0c:	tbz	w0, #2, 410ae0 <ferror@plt+0xeef0>
  410b10:	ldr	x0, [sp, #120]
  410b14:	mov	w1, w2
  410b18:	ldr	w0, [x0]
  410b1c:	bl	402438 <ferror@plt+0x848>
  410b20:	ldr	x2, [sp, #128]
  410b24:	b	410ae0 <ferror@plt+0xeef0>
  410b28:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  410b2c:	ldr	w0, [x27]
  410b30:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  410b34:	ldr	x3, [x2, #656]
  410b38:	ldr	w2, [x1, #4044]
  410b3c:	ldrb	w3, [x3, w0, sxtw]
  410b40:	add	w2, w2, #0x1
  410b44:	str	w2, [x1, #4044]
  410b48:	cbz	w3, 410b64 <ferror@plt+0xef74>
  410b4c:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  410b50:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x5320>
  410b54:	mov	w3, #0x1                   	// #1
  410b58:	ldrsw	x1, [x1, #648]
  410b5c:	ldr	x2, [x2, #2728]
  410b60:	strb	w3, [x2, x1]
  410b64:	neg	w0, w0
  410b68:	bl	40eb20 <ferror@plt+0xcf30>
  410b6c:	mov	w23, w0
  410b70:	b	410040 <ferror@plt+0xe450>
  410b74:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x5320>
  410b78:	ldr	w23, [x27]
  410b7c:	adrp	x5, 45f000 <stdin@@GLIBC_2.17+0x1320>
  410b80:	adrp	x4, 461000 <stdin@@GLIBC_2.17+0x3320>
  410b84:	ldr	x1, [x10, #632]
  410b88:	adrp	x3, 40d000 <ferror@plt+0xb410>
  410b8c:	ldr	x0, [x5, #2488]
  410b90:	add	x3, x3, #0x6b0
  410b94:	ldr	x11, [x4, #3096]
  410b98:	mov	x2, #0x1                   	// #1
  410b9c:	ldrsw	x1, [x1, w23, sxtw #2]
  410ba0:	sxtw	x28, w23
  410ba4:	ldrsw	x0, [x0, w23, sxtw #2]
  410ba8:	add	x0, x11, x0
  410bac:	bl	401830 <qsort@plt>
  410bb0:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  410bb4:	adrp	x4, 461000 <stdin@@GLIBC_2.17+0x3320>
  410bb8:	adrp	x5, 45f000 <stdin@@GLIBC_2.17+0x1320>
  410bbc:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x5320>
  410bc0:	ldr	w0, [x0, #668]
  410bc4:	cbnz	w0, 411ea8 <ferror@plt+0x102b8>
  410bc8:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410bcc:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  410bd0:	ldr	x2, [x0, #656]
  410bd4:	ldr	w0, [x1, #4044]
  410bd8:	ldrb	w2, [x2, w23, sxtw]
  410bdc:	add	w0, w0, #0x1
  410be0:	str	w0, [x1, #4044]
  410be4:	cbz	w2, 410c00 <ferror@plt+0xf010>
  410be8:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410bec:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  410bf0:	mov	w2, #0x1                   	// #1
  410bf4:	ldrsw	x0, [x0, #648]
  410bf8:	ldr	x1, [x1, #2728]
  410bfc:	strb	w2, [x1, x0]
  410c00:	neg	w0, w23
  410c04:	bl	40eb20 <ferror@plt+0xcf30>
  410c08:	mov	w23, w0
  410c0c:	b	410040 <ferror@plt+0xe450>
  410c10:	adrp	x28, 45e000 <stdin@@GLIBC_2.17+0x320>
  410c14:	add	x23, x28, #0x694
  410c18:	ldr	w0, [x28, #1684]
  410c1c:	cbz	w0, 411e18 <ferror@plt+0x10228>
  410c20:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  410c24:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x320>
  410c28:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x320>
  410c2c:	ldr	w0, [x1, #4044]
  410c30:	ldr	x3, [x3, #1696]
  410c34:	add	w0, w0, #0x1
  410c38:	ldr	x2, [x2, #1712]
  410c3c:	str	w0, [x1, #4044]
  410c40:	ldr	w0, [x2, x3, lsl #2]
  410c44:	tbz	w0, #1, 4118a0 <ferror@plt+0xfcb0>
  410c48:	ldr	w0, [x23, #8]
  410c4c:	neg	w0, w0
  410c50:	bl	40eb20 <ferror@plt+0xcf30>
  410c54:	mov	w23, w0
  410c58:	b	410040 <ferror@plt+0xe450>
  410c5c:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410c60:	ldur	w1, [x27, #-4]
  410c64:	mov	w2, #0x1                   	// #1
  410c68:	str	w2, [x0, #4076]
  410c6c:	cmp	w1, #0x0
  410c70:	b.le	411c3c <ferror@plt+0x1004c>
  410c74:	ldur	w23, [x27, #-12]
  410c78:	sub	w1, w1, #0x1
  410c7c:	mov	w0, w23
  410c80:	bl	40f3e8 <ferror@plt+0xd7f8>
  410c84:	mov	w1, w0
  410c88:	mov	w0, w23
  410c8c:	bl	40f0a0 <ferror@plt+0xd4b0>
  410c90:	mov	w23, w0
  410c94:	b	410040 <ferror@plt+0xe450>
  410c98:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410c9c:	ldur	w1, [x27, #-8]
  410ca0:	mov	w2, #0x1                   	// #1
  410ca4:	str	w2, [x0, #4076]
  410ca8:	cmp	w1, #0x0
  410cac:	b.le	411ae4 <ferror@plt+0xfef4>
  410cb0:	ldur	w0, [x27, #-16]
  410cb4:	mov	w2, #0xffffffff            	// #-1
  410cb8:	bl	40f808 <ferror@plt+0xdc18>
  410cbc:	mov	w23, w0
  410cc0:	b	410040 <ferror@plt+0xe450>
  410cc4:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410cc8:	ldur	w23, [x27, #-4]
  410ccc:	str	wzr, [x0, #4048]
  410cd0:	b	410040 <ferror@plt+0xe450>
  410cd4:	ldur	w0, [x27, #-8]
  410cd8:	ldr	w1, [x27]
  410cdc:	bl	4026c8 <ferror@plt+0xad8>
  410ce0:	mov	w23, w0
  410ce4:	b	410040 <ferror@plt+0xe450>
  410ce8:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  410cec:	adrp	x2, 455000 <ferror@plt+0x53410>
  410cf0:	ldr	w23, [x27]
  410cf4:	ldr	w0, [x1, #4044]
  410cf8:	ldr	w2, [x2, #728]
  410cfc:	add	w0, w0, #0x1
  410d00:	str	w0, [x1, #4044]
  410d04:	cmp	w23, w2
  410d08:	b.ne	410d24 <ferror@plt+0xf134>  // b.any
  410d0c:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410d10:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  410d14:	mov	w2, #0x1                   	// #1
  410d18:	ldrsw	x0, [x0, #648]
  410d1c:	ldr	x1, [x1, #2728]
  410d20:	strb	w2, [x1, x0]
  410d24:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  410d28:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  410d2c:	ldr	x1, [x1, #1696]
  410d30:	ldr	x0, [x0, #1712]
  410d34:	ldr	w0, [x0, x1, lsl #2]
  410d38:	tbz	w0, #0, 410d4c <ferror@plt+0xf15c>
  410d3c:	mov	w0, w23
  410d40:	bl	402ab8 <ferror@plt+0xec8>
  410d44:	tst	w0, #0xff
  410d48:	b.ne	411f80 <ferror@plt+0x10390>  // b.any
  410d4c:	mov	w0, w23
  410d50:	bl	40eb20 <ferror@plt+0xcf30>
  410d54:	mov	w23, w0
  410d58:	b	410040 <ferror@plt+0xe450>
  410d5c:	ldur	w23, [x27, #-4]
  410d60:	b	410040 <ferror@plt+0xe450>
  410d64:	ldur	w23, [x27, #-4]
  410d68:	b	410040 <ferror@plt+0xe450>
  410d6c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  410d70:	add	x28, x0, #0xc10
  410d74:	ldr	w0, [x0, #3088]
  410d78:	cmp	w0, #0x0
  410d7c:	b.le	410040 <ferror@plt+0xe450>
  410d80:	bl	401a00 <__ctype_b_loc@plt>
  410d84:	mov	x3, x0
  410d88:	mov	x2, #0x0                   	// #0
  410d8c:	b	410da0 <ferror@plt+0xf1b0>
  410d90:	ldr	w0, [x28]
  410d94:	add	x2, x2, #0x1
  410d98:	cmp	w0, w2
  410d9c:	b.le	410040 <ferror@plt+0xe450>
  410da0:	ldr	x0, [x3]
  410da4:	ldrh	w0, [x0, x2, lsl #1]
  410da8:	tbnz	w0, #13, 410d90 <ferror@plt+0xf1a0>
  410dac:	ldr	x0, [sp, #120]
  410db0:	mov	w1, w2
  410db4:	stp	x2, x3, [sp, #128]
  410db8:	ldr	w0, [x0]
  410dbc:	bl	402438 <ferror@plt+0x848>
  410dc0:	ldp	x2, x3, [sp, #128]
  410dc4:	b	410d90 <ferror@plt+0xf1a0>
  410dc8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  410dcc:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x6320>
  410dd0:	adrp	x4, 464000 <stdin@@GLIBC_2.17+0x6320>
  410dd4:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  410dd8:	ldr	w10, [x0, #2600]
  410ddc:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  410de0:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  410de4:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410de8:	str	w10, [x5, #4040]
  410dec:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x6320>
  410df0:	str	wzr, [x4, #4076]
  410df4:	adrp	x4, 464000 <stdin@@GLIBC_2.17+0x6320>
  410df8:	str	wzr, [x3, #4036]
  410dfc:	adrp	x3, 462000 <stdin@@GLIBC_2.17+0x4320>
  410e00:	str	wzr, [x2, #4060]
  410e04:	mov	w2, #0x1                   	// #1
  410e08:	str	wzr, [x1, #4044]
  410e0c:	str	wzr, [x0, #4020]
  410e10:	str	wzr, [x5, #4028]
  410e14:	str	w2, [x4, #2712]
  410e18:	str	w2, [x3, #1416]
  410e1c:	bl	40f958 <ferror@plt+0xdd68>
  410e20:	b	410040 <ferror@plt+0xe450>
  410e24:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410e28:	ldur	w1, [x27, #-12]
  410e2c:	ldur	w2, [x27, #-4]
  410e30:	mov	w3, #0x1                   	// #1
  410e34:	str	w3, [x0, #4076]
  410e38:	cmp	w1, #0x0
  410e3c:	ccmp	w1, w2, #0x0, ge  // ge = tcont
  410e40:	b.le	411a70 <ferror@plt+0xfe80>
  410e44:	adrp	x1, 423000 <ferror@plt+0x21410>
  410e48:	add	x1, x1, #0x350
  410e4c:	mov	w2, #0x5                   	// #5
  410e50:	mov	x0, #0x0                   	// #0
  410e54:	bl	401ae0 <dcgettext@plt>
  410e58:	bl	40faf8 <ferror@plt+0xdf08>
  410e5c:	ldur	w23, [x27, #-20]
  410e60:	b	410040 <ferror@plt+0xe450>
  410e64:	ldur	w0, [x27, #-4]
  410e68:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  410e6c:	mov	w2, #0x1                   	// #1
  410e70:	str	w2, [x1, #4076]
  410e74:	bl	40f4e8 <ferror@plt+0xd8f8>
  410e78:	mov	w23, w0
  410e7c:	b	410040 <ferror@plt+0xe450>
  410e80:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410e84:	ldur	w1, [x27, #-12]
  410e88:	ldur	w2, [x27, #-4]
  410e8c:	mov	w3, #0x1                   	// #1
  410e90:	str	w3, [x0, #4076]
  410e94:	cmp	w1, #0x0
  410e98:	ccmp	w1, w2, #0x0, ge  // ge = tcont
  410e9c:	b.le	411a90 <ferror@plt+0xfea0>
  410ea0:	adrp	x1, 423000 <ferror@plt+0x21410>
  410ea4:	add	x1, x1, #0x350
  410ea8:	mov	w2, #0x5                   	// #5
  410eac:	mov	x0, #0x0                   	// #0
  410eb0:	bl	401ae0 <dcgettext@plt>
  410eb4:	bl	40faf8 <ferror@plt+0xdf08>
  410eb8:	ldur	w23, [x27, #-20]
  410ebc:	b	410040 <ferror@plt+0xe450>
  410ec0:	ldur	w0, [x27, #-4]
  410ec4:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  410ec8:	mov	w2, #0x1                   	// #1
  410ecc:	str	w2, [x1, #4076]
  410ed0:	bl	40f748 <ferror@plt+0xdb58>
  410ed4:	mov	w23, w0
  410ed8:	b	410040 <ferror@plt+0xe450>
  410edc:	ldur	w23, [x27, #-8]
  410ee0:	b	410040 <ferror@plt+0xe450>
  410ee4:	adrp	x1, 423000 <ferror@plt+0x21410>
  410ee8:	add	x1, x1, #0x280
  410eec:	mov	w2, #0x5                   	// #5
  410ef0:	mov	x0, #0x0                   	// #0
  410ef4:	bl	401ae0 <dcgettext@plt>
  410ef8:	bl	40faf8 <ferror@plt+0xdf08>
  410efc:	b	410040 <ferror@plt+0xe450>
  410f00:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410f04:	add	x28, x0, #0xfd8
  410f08:	ldr	w2, [x0, #4056]
  410f0c:	cmp	w2, #0x0
  410f10:	b.le	411ef4 <ferror@plt+0x10304>
  410f14:	bl	40fc38 <ferror@plt+0xe048>
  410f18:	b	410040 <ferror@plt+0xe450>
  410f1c:	ldr	w23, [x27]
  410f20:	b	410040 <ferror@plt+0xe450>
  410f24:	ldur	w0, [x27, #-8]
  410f28:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  410f2c:	ldr	w1, [x27]
  410f30:	mov	w3, #0x1                   	// #1
  410f34:	str	w3, [x2, #4076]
  410f38:	bl	40f5e0 <ferror@plt+0xd9f0>
  410f3c:	mov	w23, w0
  410f40:	b	410040 <ferror@plt+0xe450>
  410f44:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410f48:	ldr	w23, [x27]
  410f4c:	ldr	w0, [x0, #4060]
  410f50:	cbz	w0, 410040 <ferror@plt+0xe450>
  410f54:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  410f58:	ldr	w0, [x0, #2604]
  410f5c:	cbnz	w0, 411ee4 <ferror@plt+0x102f4>
  410f60:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410f64:	ldr	w0, [x0, #4076]
  410f68:	cbz	w0, 410f78 <ferror@plt+0xf388>
  410f6c:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410f70:	ldr	w0, [x0, #4020]
  410f74:	cbz	w0, 411ee4 <ferror@plt+0x102f4>
  410f78:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  410f7c:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  410f80:	ldr	w1, [x1, #4044]
  410f84:	str	w1, [x0, #4028]
  410f88:	b	410040 <ferror@plt+0xe450>
  410f8c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  410f90:	add	x28, x0, #0xc10
  410f94:	ldr	w0, [x0, #3088]
  410f98:	cmp	w0, #0x0
  410f9c:	b.le	410040 <ferror@plt+0xe450>
  410fa0:	bl	401a00 <__ctype_b_loc@plt>
  410fa4:	mov	x3, x0
  410fa8:	mov	x2, #0x0                   	// #0
  410fac:	b	410fc0 <ferror@plt+0xf3d0>
  410fb0:	ldr	w0, [x28]
  410fb4:	add	x2, x2, #0x1
  410fb8:	cmp	w0, w2
  410fbc:	b.le	410040 <ferror@plt+0xe450>
  410fc0:	ldr	x0, [x3]
  410fc4:	ldrh	w0, [x0, x2, lsl #1]
  410fc8:	tbnz	w0, #2, 410fb0 <ferror@plt+0xf3c0>
  410fcc:	ldr	x0, [sp, #120]
  410fd0:	mov	w1, w2
  410fd4:	stp	x2, x3, [sp, #128]
  410fd8:	ldr	w0, [x0]
  410fdc:	bl	402438 <ferror@plt+0x848>
  410fe0:	ldp	x2, x3, [sp, #128]
  410fe4:	b	410fb0 <ferror@plt+0xf3c0>
  410fe8:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  410fec:	add	x28, x0, #0xc10
  410ff0:	ldr	w0, [x0, #3088]
  410ff4:	cmp	w0, #0x0
  410ff8:	b.le	410040 <ferror@plt+0xe450>
  410ffc:	bl	401a00 <__ctype_b_loc@plt>
  411000:	mov	x3, x0
  411004:	mov	x2, #0x0                   	// #0
  411008:	b	41101c <ferror@plt+0xf42c>
  41100c:	ldr	w0, [x28]
  411010:	add	x2, x2, #0x1
  411014:	cmp	w0, w2
  411018:	b.le	410040 <ferror@plt+0xe450>
  41101c:	ldr	x0, [x3]
  411020:	ldrh	w0, [x0, x2, lsl #1]
  411024:	tbnz	w0, #14, 41100c <ferror@plt+0xf41c>
  411028:	ldr	x0, [sp, #120]
  41102c:	mov	w1, w2
  411030:	stp	x2, x3, [sp, #128]
  411034:	ldr	w0, [x0]
  411038:	bl	402438 <ferror@plt+0x848>
  41103c:	ldp	x2, x3, [sp, #128]
  411040:	b	41100c <ferror@plt+0xf41c>
  411044:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  411048:	add	x0, x0, #0xa68
  41104c:	bl	40d7c0 <ferror@plt+0xbbd0>
  411050:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  411054:	str	x0, [x1, #1552]
  411058:	b	410040 <ferror@plt+0xe450>
  41105c:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  411060:	add	x0, x0, #0xa68
  411064:	bl	40d7c0 <ferror@plt+0xbbd0>
  411068:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x320>
  41106c:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  411070:	mov	w2, #0x1                   	// #1
  411074:	str	x0, [x3, #1560]
  411078:	str	w2, [x1, #3160]
  41107c:	b	410040 <ferror@plt+0xe450>
  411080:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  411084:	add	x28, x0, #0xc10
  411088:	mov	x2, #0x0                   	// #0
  41108c:	ldr	w0, [x0, #3088]
  411090:	cmp	w0, #0x0
  411094:	b.gt	4110ac <ferror@plt+0xf4bc>
  411098:	b	410040 <ferror@plt+0xe450>
  41109c:	ldr	w0, [x28]
  4110a0:	add	x2, x2, #0x1
  4110a4:	cmp	w0, w2
  4110a8:	b.le	410040 <ferror@plt+0xe450>
  4110ac:	tst	w2, #0xffffff80
  4110b0:	b.ne	41109c <ferror@plt+0xf4ac>  // b.any
  4110b4:	str	x2, [sp, #128]
  4110b8:	bl	401a00 <__ctype_b_loc@plt>
  4110bc:	ldr	x0, [x0]
  4110c0:	ldr	x2, [sp, #128]
  4110c4:	ldrh	w0, [x0, x2, lsl #1]
  4110c8:	tbz	w0, #14, 41109c <ferror@plt+0xf4ac>
  4110cc:	ldr	x0, [sp, #120]
  4110d0:	mov	w1, w2
  4110d4:	ldr	w0, [x0]
  4110d8:	bl	402438 <ferror@plt+0x848>
  4110dc:	ldr	x2, [sp, #128]
  4110e0:	b	41109c <ferror@plt+0xf4ac>
  4110e4:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4110e8:	add	x28, x0, #0xc10
  4110ec:	mov	x2, #0x0                   	// #0
  4110f0:	ldr	w0, [x0, #3088]
  4110f4:	cmp	w0, #0x0
  4110f8:	b.gt	411110 <ferror@plt+0xf520>
  4110fc:	b	410040 <ferror@plt+0xe450>
  411100:	ldr	w0, [x28]
  411104:	add	x2, x2, #0x1
  411108:	cmp	w0, w2
  41110c:	b.le	4117b0 <ferror@plt+0xfbc0>
  411110:	tst	w2, #0xffffff80
  411114:	b.ne	411100 <ferror@plt+0xf510>  // b.any
  411118:	str	x2, [sp, #128]
  41111c:	bl	401a00 <__ctype_b_loc@plt>
  411120:	ldr	x0, [x0]
  411124:	ldr	x2, [sp, #128]
  411128:	ldrh	w0, [x0, x2, lsl #1]
  41112c:	tbz	w0, #9, 411100 <ferror@plt+0xf510>
  411130:	ldr	x0, [sp, #120]
  411134:	mov	w1, w2
  411138:	ldr	w0, [x0]
  41113c:	bl	402438 <ferror@plt+0x848>
  411140:	ldr	x2, [sp, #128]
  411144:	b	411100 <ferror@plt+0xf510>
  411148:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  41114c:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  411150:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  411154:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  411158:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x6320>
  41115c:	ldr	w4, [x3, #4040]
  411160:	ldr	w3, [x2, #4028]
  411164:	add	x2, x5, #0xfe4
  411168:	ldr	w1, [x1, #4036]
  41116c:	str	x2, [sp, #128]
  411170:	ldr	w2, [x0, #4020]
  411174:	ldr	w0, [x27]
  411178:	str	w0, [x5, #4068]
  41117c:	bl	40f148 <ferror@plt+0xd558>
  411180:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  411184:	add	x28, x0, #0xfd8
  411188:	ldr	w0, [x0, #4056]
  41118c:	cmp	w0, #0x0
  411190:	b.le	411d08 <ferror@plt+0x10118>
  411194:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  411198:	mov	w2, #0x1                   	// #1
  41119c:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4111a0:	add	x1, x1, #0xa20
  4111a4:	mov	w0, w2
  4111a8:	str	w2, [x3, #4064]
  4111ac:	add	x4, x3, #0xfe0
  4111b0:	str	x1, [sp, #152]
  4111b4:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  4111b8:	add	x2, x1, #0xff8
  4111bc:	stp	x2, x4, [sp, #160]
  4111c0:	ldr	x1, [x2]
  4111c4:	ldr	x2, [sp, #152]
  4111c8:	ldrsw	x5, [x1, w0, sxtw #2]
  4111cc:	ldr	x0, [sp, #128]
  4111d0:	str	x5, [sp, #136]
  4111d4:	ldr	x3, [x2]
  4111d8:	str	x3, [sp, #144]
  4111dc:	ldr	w1, [x0]
  4111e0:	ldr	w0, [x3, x5, lsl #2]
  4111e4:	bl	40f478 <ferror@plt+0xd888>
  4111e8:	ldp	x5, x3, [sp, #136]
  4111ec:	ldp	x2, x4, [sp, #160]
  4111f0:	str	w0, [x3, x5, lsl #2]
  4111f4:	ldr	w0, [x4]
  4111f8:	ldr	w1, [x28]
  4111fc:	add	w0, w0, #0x1
  411200:	str	w0, [x4]
  411204:	cmp	w0, w1
  411208:	b.le	4111bc <ferror@plt+0xf5cc>
  41120c:	b	410040 <ferror@plt+0xe450>
  411210:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  411214:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  411218:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  41121c:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  411220:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x6320>
  411224:	ldr	w4, [x3, #4040]
  411228:	ldr	w3, [x2, #4028]
  41122c:	add	x2, x5, #0xfe4
  411230:	ldr	w1, [x1, #4036]
  411234:	str	x2, [sp, #128]
  411238:	ldr	w2, [x0, #4020]
  41123c:	ldr	w0, [x27]
  411240:	str	w0, [x5, #4068]
  411244:	bl	40f148 <ferror@plt+0xd558>
  411248:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  41124c:	add	x28, x0, #0xfd8
  411250:	ldr	w0, [x0, #4056]
  411254:	cmp	w0, #0x0
  411258:	b.le	411c5c <ferror@plt+0x1006c>
  41125c:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  411260:	mov	w5, #0x1                   	// #1
  411264:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  411268:	add	x4, x3, #0xfe0
  41126c:	mov	w0, w5
  411270:	add	x2, x1, #0xff8
  411274:	str	w5, [x3, #4064]
  411278:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41127c:	add	x1, x1, #0xb08
  411280:	str	x1, [sp, #168]
  411284:	stp	x2, x4, [sp, #152]
  411288:	ldr	x1, [x2]
  41128c:	ldr	x2, [sp, #168]
  411290:	ldrsw	x5, [x1, w0, sxtw #2]
  411294:	ldr	x0, [sp, #128]
  411298:	str	x5, [sp, #136]
  41129c:	ldr	x3, [x2]
  4112a0:	str	x3, [sp, #144]
  4112a4:	ldr	w1, [x0]
  4112a8:	ldr	w0, [x3, x5, lsl #2]
  4112ac:	bl	40f478 <ferror@plt+0xd888>
  4112b0:	ldp	x5, x3, [sp, #136]
  4112b4:	ldp	x2, x4, [sp, #152]
  4112b8:	str	w0, [x3, x5, lsl #2]
  4112bc:	ldr	w0, [x4]
  4112c0:	ldr	w1, [x28]
  4112c4:	add	w0, w0, #0x1
  4112c8:	str	w0, [x4]
  4112cc:	cmp	w0, w1
  4112d0:	b.le	411284 <ferror@plt+0xf694>
  4112d4:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4112d8:	ldr	w1, [x0, #3128]
  4112dc:	cbnz	w1, 410040 <ferror@plt+0xe450>
  4112e0:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  4112e4:	mov	w2, #0x1                   	// #1
  4112e8:	str	w2, [x0, #3128]
  4112ec:	ldr	w0, [x1, #3120]
  4112f0:	cmp	w0, w2
  4112f4:	b.le	410040 <ferror@plt+0xe450>
  4112f8:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  4112fc:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  411300:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  411304:	adrp	x4, 423000 <ferror@plt+0x21410>
  411308:	ldr	w3, [x2, #1412]
  41130c:	add	x4, x4, #0x220
  411310:	ldr	x2, [x1, #1624]
  411314:	adrp	x1, 423000 <ferror@plt+0x21410>
  411318:	ldr	x0, [x0, #3280]
  41131c:	add	x1, x1, #0x158
  411320:	bl	401bc0 <fprintf@plt>
  411324:	b	410040 <ferror@plt+0xe450>
  411328:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  41132c:	add	x28, x0, #0xc10
  411330:	mov	w1, #0x0                   	// #0
  411334:	ldr	w0, [x0, #3088]
  411338:	cmp	w0, #0x0
  41133c:	b.gt	411354 <ferror@plt+0xf764>
  411340:	b	410040 <ferror@plt+0xe450>
  411344:	ldr	w0, [x28]
  411348:	add	w1, w1, #0x1
  41134c:	cmp	w0, w1
  411350:	b.le	410040 <ferror@plt+0xe450>
  411354:	tst	w1, #0xffffff80
  411358:	b.ne	411344 <ferror@plt+0xf754>  // b.any
  41135c:	cmp	w1, #0x20
  411360:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  411364:	b.ne	411344 <ferror@plt+0xf754>  // b.any
  411368:	ldr	x0, [sp, #120]
  41136c:	str	w1, [sp, #128]
  411370:	ldr	w0, [x0]
  411374:	bl	402438 <ferror@plt+0x848>
  411378:	ldr	w1, [sp, #128]
  41137c:	b	411344 <ferror@plt+0xf754>
  411380:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  411384:	add	x28, x0, #0xc10
  411388:	mov	x2, #0x0                   	// #0
  41138c:	ldr	w0, [x0, #3088]
  411390:	cmp	w0, #0x0
  411394:	b.gt	4113ac <ferror@plt+0xf7bc>
  411398:	b	410040 <ferror@plt+0xe450>
  41139c:	ldr	w0, [x28]
  4113a0:	add	x2, x2, #0x1
  4113a4:	cmp	w0, w2
  4113a8:	b.le	410040 <ferror@plt+0xe450>
  4113ac:	tst	w2, #0xffffff80
  4113b0:	b.ne	41139c <ferror@plt+0xf7ac>  // b.any
  4113b4:	str	x2, [sp, #128]
  4113b8:	bl	401a00 <__ctype_b_loc@plt>
  4113bc:	ldr	x0, [x0]
  4113c0:	ldr	x2, [sp, #128]
  4113c4:	ldrh	w0, [x0, x2, lsl #1]
  4113c8:	tbz	w0, #10, 41139c <ferror@plt+0xf7ac>
  4113cc:	ldr	x0, [sp, #120]
  4113d0:	mov	w1, w2
  4113d4:	ldr	w0, [x0]
  4113d8:	bl	402438 <ferror@plt+0x848>
  4113dc:	ldr	x2, [sp, #128]
  4113e0:	b	41139c <ferror@plt+0xf7ac>
  4113e4:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4113e8:	add	x28, x0, #0xc10
  4113ec:	mov	x2, #0x0                   	// #0
  4113f0:	ldr	w0, [x0, #3088]
  4113f4:	cmp	w0, #0x0
  4113f8:	b.gt	411410 <ferror@plt+0xf820>
  4113fc:	b	410040 <ferror@plt+0xe450>
  411400:	ldr	w0, [x28]
  411404:	add	x2, x2, #0x1
  411408:	cmp	w0, w2
  41140c:	b.le	410040 <ferror@plt+0xe450>
  411410:	tst	w2, #0xffffff80
  411414:	b.ne	411400 <ferror@plt+0xf810>  // b.any
  411418:	str	x2, [sp, #128]
  41141c:	bl	401a00 <__ctype_b_loc@plt>
  411420:	ldr	x0, [x0]
  411424:	ldr	x2, [sp, #128]
  411428:	ldrh	w0, [x0, x2, lsl #1]
  41142c:	tbz	w0, #3, 411400 <ferror@plt+0xf810>
  411430:	ldr	x0, [sp, #120]
  411434:	mov	w1, w2
  411438:	ldr	w0, [x0]
  41143c:	bl	402438 <ferror@plt+0x848>
  411440:	ldr	x2, [sp, #128]
  411444:	b	411400 <ferror@plt+0xf810>
  411448:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  41144c:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  411450:	mov	w2, #0x1                   	// #1
  411454:	str	wzr, [x0, #4032]
  411458:	str	w2, [x1, #4048]
  41145c:	bl	402588 <ferror@plt+0x998>
  411460:	mov	w23, w0
  411464:	ldr	x0, [sp, #120]
  411468:	str	w23, [x0]
  41146c:	b	410040 <ferror@plt+0xe450>
  411470:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  411474:	add	x28, x0, #0xc10
  411478:	mov	x2, #0x0                   	// #0
  41147c:	ldr	w0, [x0, #3088]
  411480:	cmp	w0, #0x0
  411484:	b.gt	41149c <ferror@plt+0xf8ac>
  411488:	b	410040 <ferror@plt+0xe450>
  41148c:	ldr	w0, [x28]
  411490:	add	x2, x2, #0x1
  411494:	cmp	w0, w2
  411498:	b.le	410040 <ferror@plt+0xe450>
  41149c:	tst	w2, #0xffffff80
  4114a0:	b.ne	41148c <ferror@plt+0xf89c>  // b.any
  4114a4:	str	x2, [sp, #128]
  4114a8:	bl	401a00 <__ctype_b_loc@plt>
  4114ac:	ldr	x0, [x0]
  4114b0:	ldr	x2, [sp, #128]
  4114b4:	ldrh	w0, [x0, x2, lsl #1]
  4114b8:	tbz	w0, #11, 41148c <ferror@plt+0xf89c>
  4114bc:	ldr	x0, [sp, #120]
  4114c0:	mov	w1, w2
  4114c4:	ldr	w0, [x0]
  4114c8:	bl	402438 <ferror@plt+0x848>
  4114cc:	ldr	x2, [sp, #128]
  4114d0:	b	41148c <ferror@plt+0xf89c>
  4114d4:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4114d8:	add	x28, x0, #0xc10
  4114dc:	mov	x2, #0x0                   	// #0
  4114e0:	ldr	w0, [x0, #3088]
  4114e4:	cmp	w0, #0x0
  4114e8:	b.gt	411500 <ferror@plt+0xf910>
  4114ec:	b	410040 <ferror@plt+0xe450>
  4114f0:	ldr	w0, [x28]
  4114f4:	add	x2, x2, #0x1
  4114f8:	cmp	w0, w2
  4114fc:	b.le	410040 <ferror@plt+0xe450>
  411500:	tst	w2, #0xffffff80
  411504:	b.ne	4114f0 <ferror@plt+0xf900>  // b.any
  411508:	str	x2, [sp, #128]
  41150c:	bl	401a00 <__ctype_b_loc@plt>
  411510:	ldr	x0, [x0]
  411514:	ldr	x2, [sp, #128]
  411518:	ldrh	w0, [x0, x2, lsl #1]
  41151c:	tbz	w0, #1, 4114f0 <ferror@plt+0xf900>
  411520:	ldr	x0, [sp, #120]
  411524:	mov	w1, w2
  411528:	ldr	w0, [x0]
  41152c:	bl	402438 <ferror@plt+0x848>
  411530:	ldr	x2, [sp, #128]
  411534:	b	4114f0 <ferror@plt+0xf900>
  411538:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  41153c:	add	x28, x0, #0xc10
  411540:	mov	x2, #0x0                   	// #0
  411544:	ldr	w0, [x0, #3088]
  411548:	cmp	w0, #0x0
  41154c:	b.gt	411564 <ferror@plt+0xf974>
  411550:	b	410040 <ferror@plt+0xe450>
  411554:	ldr	w0, [x28]
  411558:	add	x2, x2, #0x1
  41155c:	cmp	w0, w2
  411560:	b.le	410040 <ferror@plt+0xe450>
  411564:	tst	w2, #0xffffff80
  411568:	b.ne	411554 <ferror@plt+0xf964>  // b.any
  41156c:	str	x2, [sp, #128]
  411570:	bl	401a00 <__ctype_b_loc@plt>
  411574:	ldr	x0, [x0]
  411578:	ldr	x2, [sp, #128]
  41157c:	ldrsh	w0, [x0, x2, lsl #1]
  411580:	tbz	w0, #31, 411554 <ferror@plt+0xf964>
  411584:	ldr	x0, [sp, #120]
  411588:	mov	w1, w2
  41158c:	ldr	w0, [x0]
  411590:	bl	402438 <ferror@plt+0x848>
  411594:	ldr	x2, [sp, #128]
  411598:	b	411554 <ferror@plt+0xf964>
  41159c:	ldur	w23, [x27, #-4]
  4115a0:	b	410040 <ferror@plt+0xe450>
  4115a4:	ldur	w0, [x27, #-8]
  4115a8:	ldr	w1, [x27]
  4115ac:	bl	402778 <ferror@plt+0xb88>
  4115b0:	mov	w23, w0
  4115b4:	b	410040 <ferror@plt+0xe450>
  4115b8:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4115bc:	add	x28, x0, #0xc10
  4115c0:	mov	x2, #0x0                   	// #0
  4115c4:	ldr	w0, [x0, #3088]
  4115c8:	cmp	w0, #0x0
  4115cc:	b.gt	4115e4 <ferror@plt+0xf9f4>
  4115d0:	b	410040 <ferror@plt+0xe450>
  4115d4:	ldr	w0, [x28]
  4115d8:	add	x2, x2, #0x1
  4115dc:	cmp	w0, w2
  4115e0:	b.le	411820 <ferror@plt+0xfc30>
  4115e4:	tst	w2, #0xffffff80
  4115e8:	b.ne	4115d4 <ferror@plt+0xf9e4>  // b.any
  4115ec:	str	x2, [sp, #128]
  4115f0:	bl	401a00 <__ctype_b_loc@plt>
  4115f4:	ldr	x0, [x0]
  4115f8:	ldr	x2, [sp, #128]
  4115fc:	ldrh	w0, [x0, x2, lsl #1]
  411600:	tbz	w0, #8, 4115d4 <ferror@plt+0xf9e4>
  411604:	ldr	x0, [sp, #120]
  411608:	mov	w1, w2
  41160c:	ldr	w0, [x0]
  411610:	bl	402438 <ferror@plt+0x848>
  411614:	ldr	x2, [sp, #128]
  411618:	b	4115d4 <ferror@plt+0xf9e4>
  41161c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  411620:	add	x28, x0, #0xc10
  411624:	mov	x2, #0x0                   	// #0
  411628:	ldr	w0, [x0, #3088]
  41162c:	cmp	w0, #0x0
  411630:	b.gt	411648 <ferror@plt+0xfa58>
  411634:	b	410040 <ferror@plt+0xe450>
  411638:	ldr	w0, [x28]
  41163c:	add	x2, x2, #0x1
  411640:	cmp	w0, w2
  411644:	b.le	410040 <ferror@plt+0xe450>
  411648:	tst	w2, #0xffffff80
  41164c:	b.ne	411638 <ferror@plt+0xfa48>  // b.any
  411650:	str	x2, [sp, #128]
  411654:	bl	401a00 <__ctype_b_loc@plt>
  411658:	ldr	x0, [x0]
  41165c:	ldr	x2, [sp, #128]
  411660:	ldrh	w0, [x0, x2, lsl #1]
  411664:	tbz	w0, #12, 411638 <ferror@plt+0xfa48>
  411668:	ldr	x0, [sp, #120]
  41166c:	mov	w1, w2
  411670:	ldr	w0, [x0]
  411674:	bl	402438 <ferror@plt+0x848>
  411678:	ldr	x2, [sp, #128]
  41167c:	b	411638 <ferror@plt+0xfa48>
  411680:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  411684:	ldr	w2, [x27]
  411688:	str	w2, [sp, #128]
  41168c:	ldr	x1, [x0, #1696]
  411690:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  411694:	ldur	w28, [x27, #-8]
  411698:	ldr	x0, [x0, #1712]
  41169c:	ldr	w0, [x0, x1, lsl #2]
  4116a0:	tbnz	w0, #0, 411d94 <ferror@plt+0x101a4>
  4116a4:	ldr	w0, [sp, #128]
  4116a8:	ldur	w23, [x27, #-12]
  4116ac:	cmp	w0, w28
  4116b0:	b.ge	411b04 <ferror@plt+0xff14>  // b.tcont
  4116b4:	adrp	x1, 423000 <ferror@plt+0x21410>
  4116b8:	add	x1, x1, #0x3d8
  4116bc:	mov	w2, #0x5                   	// #5
  4116c0:	mov	x0, #0x0                   	// #0
  4116c4:	bl	401ae0 <dcgettext@plt>
  4116c8:	bl	40faf8 <ferror@plt+0xdf08>
  4116cc:	b	410040 <ferror@plt+0xe450>
  4116d0:	ldur	w23, [x27, #-4]
  4116d4:	mov	w0, w23
  4116d8:	bl	402878 <ferror@plt+0xc88>
  4116dc:	b	410040 <ferror@plt+0xe450>
  4116e0:	ldp	w23, w28, [x27, #-4]
  4116e4:	mov	w0, w23
  4116e8:	mov	w1, w28
  4116ec:	bl	402438 <ferror@plt+0x848>
  4116f0:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4116f4:	add	x1, x0, #0xfd0
  4116f8:	str	x1, [sp, #136]
  4116fc:	ldr	w0, [x0, #4048]
  411700:	cbnz	w0, 4118cc <ferror@plt+0xfcdc>
  411704:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  411708:	add	x2, x2, #0xfc0
  41170c:	ldr	x4, [sp, #136]
  411710:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  411714:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x320>
  411718:	str	w28, [x2]
  41171c:	ldr	x1, [x1, #1696]
  411720:	str	w0, [x4]
  411724:	ldr	x0, [x3, #1712]
  411728:	ldr	w0, [x0, x1, lsl #2]
  41172c:	tbz	w0, #0, 410040 <ferror@plt+0xe450>
  411730:	mov	w0, w28
  411734:	str	x2, [sp, #128]
  411738:	bl	402ab8 <ferror@plt+0xec8>
  41173c:	tst	w0, #0xff
  411740:	b.eq	410040 <ferror@plt+0xe450>  // b.none
  411744:	mov	w0, w28
  411748:	bl	4029b8 <ferror@plt+0xdc8>
  41174c:	mov	w28, w0
  411750:	str	w28, [x27]
  411754:	mov	w0, w23
  411758:	mov	w1, w28
  41175c:	bl	402438 <ferror@plt+0x848>
  411760:	ldp	x2, x0, [sp, #128]
  411764:	ldr	w0, [x0]
  411768:	cbz	w0, 411778 <ferror@plt+0xfb88>
  41176c:	ldr	w0, [x2]
  411770:	cmp	w28, w0
  411774:	cset	w0, gt
  411778:	ldr	x1, [sp, #136]
  41177c:	str	w28, [x2]
  411780:	str	w0, [x1]
  411784:	b	410040 <ferror@plt+0xe450>
  411788:	add	w3, w3, #0x1
  41178c:	str	w3, [x28]
  411790:	str	w2, [x5, w3, sxtw #2]
  411794:	b	4102fc <ferror@plt+0xe70c>
  411798:	mov	x26, x25
  41179c:	mov	w19, #0x2                   	// #2
  4117a0:	b	410174 <ferror@plt+0xe584>
  4117a4:	mov	x26, x24
  4117a8:	mov	w19, #0x1                   	// #1
  4117ac:	b	410180 <ferror@plt+0xe590>
  4117b0:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x320>
  4117b4:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  4117b8:	ldr	x2, [x2, #1696]
  4117bc:	ldr	x1, [x1, #1712]
  4117c0:	ldr	w1, [x1, x2, lsl #2]
  4117c4:	tbz	w1, #0, 410040 <ferror@plt+0xe450>
  4117c8:	cmp	w0, #0x0
  4117cc:	b.le	410040 <ferror@plt+0xe450>
  4117d0:	mov	x2, #0x0                   	// #0
  4117d4:	b	4117e8 <ferror@plt+0xfbf8>
  4117d8:	ldr	w0, [x28]
  4117dc:	add	x2, x2, #0x1
  4117e0:	cmp	w0, w2
  4117e4:	b.le	410040 <ferror@plt+0xe450>
  4117e8:	tst	w2, #0xffffff80
  4117ec:	b.ne	4117d8 <ferror@plt+0xfbe8>  // b.any
  4117f0:	str	x2, [sp, #128]
  4117f4:	bl	401a00 <__ctype_b_loc@plt>
  4117f8:	ldr	x0, [x0]
  4117fc:	ldr	x2, [sp, #128]
  411800:	ldrh	w0, [x0, x2, lsl #1]
  411804:	tbz	w0, #8, 4117d8 <ferror@plt+0xfbe8>
  411808:	ldr	x0, [sp, #120]
  41180c:	mov	w1, w2
  411810:	ldr	w0, [x0]
  411814:	bl	402438 <ferror@plt+0x848>
  411818:	ldr	x2, [sp, #128]
  41181c:	b	4117d8 <ferror@plt+0xfbe8>
  411820:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x320>
  411824:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  411828:	ldr	x2, [x2, #1696]
  41182c:	ldr	x1, [x1, #1712]
  411830:	ldr	w1, [x1, x2, lsl #2]
  411834:	tbz	w1, #0, 410040 <ferror@plt+0xe450>
  411838:	cmp	w0, #0x0
  41183c:	b.le	410040 <ferror@plt+0xe450>
  411840:	mov	x2, #0x0                   	// #0
  411844:	b	411858 <ferror@plt+0xfc68>
  411848:	ldr	w0, [x28]
  41184c:	add	x2, x2, #0x1
  411850:	cmp	w0, w2
  411854:	b.le	410040 <ferror@plt+0xe450>
  411858:	tst	w2, #0xffffff80
  41185c:	b.ne	411848 <ferror@plt+0xfc58>  // b.any
  411860:	str	x2, [sp, #128]
  411864:	bl	401a00 <__ctype_b_loc@plt>
  411868:	ldr	x0, [x0]
  41186c:	ldr	x2, [sp, #128]
  411870:	ldrh	w0, [x0, x2, lsl #1]
  411874:	tbz	w0, #9, 411848 <ferror@plt+0xfc58>
  411878:	ldr	x0, [sp, #120]
  41187c:	mov	w1, w2
  411880:	ldr	w0, [x0]
  411884:	bl	402438 <ferror@plt+0x848>
  411888:	ldr	x2, [sp, #128]
  41188c:	b	411848 <ferror@plt+0xfc58>
  411890:	adrp	x0, 42a000 <ferror@plt+0x28410>
  411894:	add	x0, x0, #0xde8
  411898:	bl	40d8d0 <ferror@plt+0xbce0>
  41189c:	b	410470 <ferror@plt+0xe880>
  4118a0:	ldr	w0, [x23, #4]
  4118a4:	neg	w0, w0
  4118a8:	bl	40eb20 <ferror@plt+0xcf30>
  4118ac:	mov	w23, w0
  4118b0:	b	410040 <ferror@plt+0xe450>
  4118b4:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  4118b8:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4118bc:	add	x2, x1, #0xfcc
  4118c0:	ldr	w1, [x1, #4044]
  4118c4:	str	w1, [x0, #4020]
  4118c8:	b	4109ec <ferror@plt+0xedfc>
  4118cc:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4118d0:	add	x2, x0, #0xfc0
  4118d4:	ldr	w0, [x0, #4032]
  4118d8:	cmp	w28, w0
  4118dc:	cset	w0, gt
  4118e0:	b	41170c <ferror@plt+0xfb1c>
  4118e4:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4118e8:	ldr	w0, [x0, #2604]
  4118ec:	cbnz	w0, 41000c <ferror@plt+0xe41c>
  4118f0:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4118f4:	ldr	w0, [x0, #4076]
  4118f8:	cbnz	w0, 4121cc <ferror@plt+0x105dc>
  4118fc:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  411900:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  411904:	ldur	w28, [x27, #-4]
  411908:	ldr	w1, [x1, #4044]
  41190c:	str	w1, [x0, #4028]
  411910:	b	410030 <ferror@plt+0xe440>
  411914:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  411918:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  41191c:	mov	w1, #0x1                   	// #1
  411920:	add	x28, x0, #0xfd8
  411924:	ldr	w2, [x0, #4056]
  411928:	add	x4, x3, #0xfe0
  41192c:	str	w1, [x3, #4064]
  411930:	cmp	w2, #0x0
  411934:	b.le	411988 <ferror@plt+0xfd98>
  411938:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  41193c:	mov	x0, #0x1                   	// #1
  411940:	ldr	x1, [x1, #4088]
  411944:	b	41195c <ferror@plt+0xfd6c>
  411948:	add	w3, w0, #0x1
  41194c:	str	w3, [x4]
  411950:	add	x0, x0, #0x1
  411954:	cmp	w2, w0
  411958:	b.lt	4119a8 <ferror@plt+0xfdb8>  // b.tstop
  41195c:	ldr	w3, [x1, x0, lsl #2]
  411960:	cmp	w5, w3
  411964:	b.ne	411948 <ferror@plt+0xfd58>  // b.any
  411968:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  41196c:	adrp	x0, 423000 <ferror@plt+0x21410>
  411970:	add	x0, x0, #0x2d8
  411974:	str	x4, [sp, #128]
  411978:	ldr	x1, [x1, #656]
  41197c:	ldr	x1, [x1, w5, sxtw #3]
  411980:	bl	40fb68 <ferror@plt+0xdf78>
  411984:	ldr	x4, [sp, #128]
  411988:	ldr	w0, [x4]
  41198c:	ldr	w2, [x28]
  411990:	cmp	w0, w2
  411994:	b.le	410040 <ferror@plt+0xe450>
  411998:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  41199c:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4119a0:	ldr	x1, [x1, #4088]
  4119a4:	ldr	w5, [x0, #4072]
  4119a8:	add	w2, w2, #0x1
  4119ac:	str	w2, [x28]
  4119b0:	str	w5, [x1, w2, sxtw #2]
  4119b4:	b	410040 <ferror@plt+0xe450>
  4119b8:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4119bc:	add	x28, x0, #0xc10
  4119c0:	ldr	w0, [x0, #3088]
  4119c4:	cmp	w0, #0x0
  4119c8:	b.le	410040 <ferror@plt+0xe450>
  4119cc:	bl	401a00 <__ctype_b_loc@plt>
  4119d0:	mov	x3, x0
  4119d4:	mov	x2, #0x0                   	// #0
  4119d8:	b	4119ec <ferror@plt+0xfdfc>
  4119dc:	ldr	w0, [x28]
  4119e0:	add	x2, x2, #0x1
  4119e4:	cmp	w0, w2
  4119e8:	b.le	410040 <ferror@plt+0xe450>
  4119ec:	ldr	x0, [x3]
  4119f0:	ldrh	w0, [x0, x2, lsl #1]
  4119f4:	tbnz	w0, #8, 4119dc <ferror@plt+0xfdec>
  4119f8:	ldr	x0, [sp, #120]
  4119fc:	mov	w1, w2
  411a00:	stp	x2, x3, [sp, #128]
  411a04:	ldr	w0, [x0]
  411a08:	bl	402438 <ferror@plt+0x848>
  411a0c:	ldp	x2, x3, [sp, #128]
  411a10:	b	4119dc <ferror@plt+0xfdec>
  411a14:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  411a18:	add	x28, x0, #0xc10
  411a1c:	ldr	w0, [x0, #3088]
  411a20:	cmp	w0, #0x0
  411a24:	b.le	410040 <ferror@plt+0xe450>
  411a28:	bl	401a00 <__ctype_b_loc@plt>
  411a2c:	mov	x3, x0
  411a30:	mov	x2, #0x0                   	// #0
  411a34:	b	411a48 <ferror@plt+0xfe58>
  411a38:	ldr	w0, [x28]
  411a3c:	add	x2, x2, #0x1
  411a40:	cmp	w0, w2
  411a44:	b.le	410040 <ferror@plt+0xe450>
  411a48:	ldr	x0, [x3]
  411a4c:	ldrh	w0, [x0, x2, lsl #1]
  411a50:	tbnz	w0, #9, 411a38 <ferror@plt+0xfe48>
  411a54:	ldr	x0, [sp, #120]
  411a58:	mov	w1, w2
  411a5c:	stp	x2, x3, [sp, #128]
  411a60:	ldr	w0, [x0]
  411a64:	bl	402438 <ferror@plt+0x848>
  411a68:	ldp	x2, x3, [sp, #128]
  411a6c:	b	411a38 <ferror@plt+0xfe48>
  411a70:	cbnz	w1, 41216c <ferror@plt+0x1057c>
  411a74:	cbz	w2, 41214c <ferror@plt+0x1055c>
  411a78:	ldur	w0, [x27, #-20]
  411a7c:	mov	w1, w3
  411a80:	bl	40f808 <ferror@plt+0xdc18>
  411a84:	bl	40f4e8 <ferror@plt+0xd8f8>
  411a88:	mov	w23, w0
  411a8c:	b	410040 <ferror@plt+0xe450>
  411a90:	cbnz	w1, 4121bc <ferror@plt+0x105cc>
  411a94:	cbz	w2, 41219c <ferror@plt+0x105ac>
  411a98:	ldur	w0, [x27, #-20]
  411a9c:	mov	w1, w3
  411aa0:	bl	40f808 <ferror@plt+0xdc18>
  411aa4:	bl	40f4e8 <ferror@plt+0xd8f8>
  411aa8:	mov	w23, w0
  411aac:	b	410040 <ferror@plt+0xe450>
  411ab0:	mov	x0, x28
  411ab4:	mov	w1, #0x5d                  	// #93
  411ab8:	bl	401a70 <strchr@plt>
  411abc:	cbnz	x0, 410370 <ferror@plt+0xe780>
  411ac0:	b	410040 <ferror@plt+0xe450>
  411ac4:	adrp	x1, 423000 <ferror@plt+0x21410>
  411ac8:	add	x1, x1, #0x368
  411acc:	mov	w2, #0x5                   	// #5
  411ad0:	mov	x0, #0x0                   	// #0
  411ad4:	bl	401ae0 <dcgettext@plt>
  411ad8:	bl	40faf8 <ferror@plt+0xdf08>
  411adc:	ldur	w23, [x27, #-12]
  411ae0:	b	410040 <ferror@plt+0xe450>
  411ae4:	adrp	x1, 423000 <ferror@plt+0x21410>
  411ae8:	add	x1, x1, #0x368
  411aec:	mov	w2, #0x5                   	// #5
  411af0:	mov	x0, #0x0                   	// #0
  411af4:	bl	401ae0 <dcgettext@plt>
  411af8:	bl	40faf8 <ferror@plt+0xdf08>
  411afc:	ldur	w23, [x27, #-16]
  411b00:	b	410040 <ferror@plt+0xe450>
  411b04:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  411b08:	mov	w1, w28
  411b0c:	add	x4, x3, #0xfe0
  411b10:	str	w28, [x3, #4064]
  411b14:	mov	w0, w23
  411b18:	str	x4, [sp, #136]
  411b1c:	bl	402438 <ferror@plt+0x848>
  411b20:	ldr	x4, [sp, #136]
  411b24:	ldr	w0, [sp, #128]
  411b28:	ldr	w1, [x4]
  411b2c:	add	w1, w1, #0x1
  411b30:	str	w1, [x4]
  411b34:	cmp	w1, w0
  411b38:	b.le	411b14 <ferror@plt+0xff24>
  411b3c:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  411b40:	add	x1, x0, #0xfd0
  411b44:	str	x1, [sp, #136]
  411b48:	ldr	w1, [x0, #4048]
  411b4c:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  411b50:	add	x2, x0, #0xfc0
  411b54:	cbz	w1, 411b64 <ferror@plt+0xff74>
  411b58:	ldr	w0, [x0, #4032]
  411b5c:	cmp	w0, w28
  411b60:	cset	w1, lt  // lt = tstop
  411b64:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  411b68:	ldr	x3, [x0, #1696]
  411b6c:	ldr	x0, [sp, #136]
  411b70:	str	w1, [x0]
  411b74:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  411b78:	ldr	w1, [sp, #128]
  411b7c:	ldr	x0, [x0, #1712]
  411b80:	str	w1, [x2]
  411b84:	ldr	w0, [x0, x3, lsl #2]
  411b88:	tbz	w0, #0, 410040 <ferror@plt+0xe450>
  411b8c:	mov	w0, w28
  411b90:	stp	x4, x2, [sp, #144]
  411b94:	bl	402ab8 <ferror@plt+0xec8>
  411b98:	tst	w0, #0xff
  411b9c:	b.eq	410040 <ferror@plt+0xe450>  // b.none
  411ba0:	ldr	w0, [sp, #128]
  411ba4:	bl	402ab8 <ferror@plt+0xec8>
  411ba8:	tst	w0, #0xff
  411bac:	b.eq	410040 <ferror@plt+0xe450>  // b.none
  411bb0:	mov	w0, w28
  411bb4:	bl	4029b8 <ferror@plt+0xdc8>
  411bb8:	mov	w3, w0
  411bbc:	ldr	w0, [sp, #128]
  411bc0:	stur	w3, [x27, #-8]
  411bc4:	str	w3, [sp, #128]
  411bc8:	bl	4029b8 <ferror@plt+0xdc8>
  411bcc:	mov	w28, w0
  411bd0:	ldr	w3, [sp, #128]
  411bd4:	ldp	x4, x2, [sp, #144]
  411bd8:	str	w3, [x4]
  411bdc:	str	w0, [x27]
  411be0:	b	411c08 <ferror@plt+0x10018>
  411be4:	mov	w0, w23
  411be8:	str	w3, [sp, #128]
  411bec:	stp	x4, x2, [sp, #144]
  411bf0:	bl	402438 <ferror@plt+0x848>
  411bf4:	ldr	w3, [sp, #128]
  411bf8:	ldp	x4, x2, [sp, #144]
  411bfc:	ldr	w0, [x4]
  411c00:	add	w0, w0, #0x1
  411c04:	str	w0, [x4]
  411c08:	ldr	w1, [x4]
  411c0c:	cmp	w28, w1
  411c10:	b.ge	411be4 <ferror@plt+0xfff4>  // b.tcont
  411c14:	ldr	x0, [sp, #136]
  411c18:	ldr	w0, [x0]
  411c1c:	cbz	w0, 411c2c <ferror@plt+0x1003c>
  411c20:	ldr	w0, [x2]
  411c24:	cmp	w3, w0
  411c28:	cset	w0, gt
  411c2c:	ldr	x1, [sp, #136]
  411c30:	str	w28, [x2]
  411c34:	str	w0, [x1]
  411c38:	b	410040 <ferror@plt+0xe450>
  411c3c:	adrp	x1, 423000 <ferror@plt+0x21410>
  411c40:	add	x1, x1, #0x368
  411c44:	mov	w2, #0x5                   	// #5
  411c48:	mov	x0, #0x0                   	// #0
  411c4c:	bl	401ae0 <dcgettext@plt>
  411c50:	bl	40faf8 <ferror@plt+0xdf08>
  411c54:	ldur	w23, [x27, #-12]
  411c58:	b	410040 <ferror@plt+0xe450>
  411c5c:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  411c60:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  411c64:	add	x10, x1, #0x58c
  411c68:	mov	w0, #0x1                   	// #1
  411c6c:	ldr	w1, [x1, #1420]
  411c70:	add	x4, x3, #0xfe0
  411c74:	str	w0, [x3, #4064]
  411c78:	cmp	w1, #0x0
  411c7c:	b.le	4112d4 <ferror@plt+0xf6e4>
  411c80:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  411c84:	adrp	x11, 45f000 <stdin@@GLIBC_2.17+0x1320>
  411c88:	add	x28, x3, #0xa88
  411c8c:	b	411ca8 <ferror@plt+0x100b8>
  411c90:	ldr	w0, [x4]
  411c94:	ldr	w1, [x10]
  411c98:	add	w0, w0, #0x1
  411c9c:	str	w0, [x4]
  411ca0:	cmp	w0, w1
  411ca4:	b.gt	4112d4 <ferror@plt+0xf6e4>
  411ca8:	ldr	x1, [x28]
  411cac:	sxtw	x2, w0
  411cb0:	ldr	w0, [x1, x2, lsl #2]
  411cb4:	cbnz	w0, 411c90 <ferror@plt+0x100a0>
  411cb8:	ldr	x5, [x11, #2824]
  411cbc:	stp	x2, x5, [sp, #136]
  411cc0:	ldr	x0, [sp, #128]
  411cc4:	stp	x4, x10, [sp, #152]
  411cc8:	ldr	w1, [x0]
  411ccc:	ldr	w0, [x5, x2, lsl #2]
  411cd0:	bl	40f478 <ferror@plt+0xd888>
  411cd4:	ldp	x2, x5, [sp, #136]
  411cd8:	adrp	x11, 45f000 <stdin@@GLIBC_2.17+0x1320>
  411cdc:	ldp	x4, x10, [sp, #152]
  411ce0:	str	w0, [x5, x2, lsl #2]
  411ce4:	b	411c90 <ferror@plt+0x100a0>
  411ce8:	adrp	x1, 423000 <ferror@plt+0x21410>
  411cec:	add	x1, x1, #0x368
  411cf0:	mov	w2, #0x5                   	// #5
  411cf4:	mov	x0, #0x0                   	// #0
  411cf8:	bl	401ae0 <dcgettext@plt>
  411cfc:	bl	40faf8 <ferror@plt+0xdf08>
  411d00:	ldur	w23, [x27, #-16]
  411d04:	b	410040 <ferror@plt+0xe450>
  411d08:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  411d0c:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  411d10:	add	x10, x1, #0x58c
  411d14:	mov	w0, #0x1                   	// #1
  411d18:	ldr	w1, [x1, #1420]
  411d1c:	add	x4, x3, #0xfe0
  411d20:	str	w0, [x3, #4064]
  411d24:	cmp	w1, #0x0
  411d28:	b.le	410040 <ferror@plt+0xe450>
  411d2c:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  411d30:	add	x28, x3, #0xa88
  411d34:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  411d38:	b	411d54 <ferror@plt+0x10164>
  411d3c:	ldr	w0, [x4]
  411d40:	ldr	w1, [x10]
  411d44:	add	w0, w0, #0x1
  411d48:	str	w0, [x4]
  411d4c:	cmp	w0, w1
  411d50:	b.gt	410040 <ferror@plt+0xe450>
  411d54:	ldr	x1, [x28]
  411d58:	sxtw	x2, w0
  411d5c:	ldr	w0, [x1, x2, lsl #2]
  411d60:	cbnz	w0, 411d3c <ferror@plt+0x1014c>
  411d64:	ldr	x5, [x3, #2592]
  411d68:	stp	x2, x5, [sp, #136]
  411d6c:	ldr	x0, [sp, #128]
  411d70:	stp	x4, x10, [sp, #152]
  411d74:	ldr	w1, [x0]
  411d78:	ldr	w0, [x5, x2, lsl #2]
  411d7c:	bl	40f478 <ferror@plt+0xd888>
  411d80:	ldp	x2, x5, [sp, #136]
  411d84:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  411d88:	ldp	x4, x10, [sp, #152]
  411d8c:	str	w0, [x5, x2, lsl #2]
  411d90:	b	411d3c <ferror@plt+0x1014c>
  411d94:	mov	w0, w28
  411d98:	bl	402ab8 <ferror@plt+0xec8>
  411d9c:	and	w23, w0, #0xff
  411da0:	ldr	w0, [sp, #128]
  411da4:	bl	402ab8 <ferror@plt+0xec8>
  411da8:	cmp	w23, w0, uxtb
  411dac:	b.eq	41208c <ferror@plt+0x1049c>  // b.none
  411db0:	mov	w2, #0x5                   	// #5
  411db4:	adrp	x1, 423000 <ferror@plt+0x21410>
  411db8:	mov	x0, #0x0                   	// #0
  411dbc:	add	x1, x1, #0x390
  411dc0:	bl	401ae0 <dcgettext@plt>
  411dc4:	mov	x2, x0
  411dc8:	ldr	w4, [sp, #128]
  411dcc:	add	x0, sp, #0x560
  411dd0:	mov	w3, w28
  411dd4:	mov	x1, #0x800                 	// #2048
  411dd8:	bl	401860 <snprintf@plt>
  411ddc:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  411de0:	ldr	w0, [x0, #2716]
  411de4:	cbnz	w0, 4116a4 <ferror@plt+0xfab4>
  411de8:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  411dec:	add	x0, sp, #0x560
  411df0:	ldr	w1, [x1, #1412]
  411df4:	bl	40fa98 <ferror@plt+0xdea8>
  411df8:	b	4116a4 <ferror@plt+0xfab4>
  411dfc:	adrp	x1, 423000 <ferror@plt+0x21410>
  411e00:	add	x1, x1, #0x330
  411e04:	mov	w2, #0x5                   	// #5
  411e08:	mov	x0, #0x0                   	// #0
  411e0c:	bl	401ae0 <dcgettext@plt>
  411e10:	bl	40faf8 <ferror@plt+0xdf08>
  411e14:	b	4109d4 <ferror@plt+0xede4>
  411e18:	bl	402588 <ferror@plt+0x998>
  411e1c:	str	w0, [x23, #4]
  411e20:	mov	w1, #0xa                   	// #10
  411e24:	bl	402438 <ferror@plt+0x848>
  411e28:	ldr	w0, [x23, #4]
  411e2c:	bl	402878 <ferror@plt+0xc88>
  411e30:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  411e34:	ldr	w0, [x0, #668]
  411e38:	cbnz	w0, 412040 <ferror@plt+0x10450>
  411e3c:	bl	402588 <ferror@plt+0x998>
  411e40:	str	w0, [x23, #8]
  411e44:	bl	402878 <ferror@plt+0xc88>
  411e48:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  411e4c:	ldr	w0, [x0, #668]
  411e50:	cbnz	w0, 411ff4 <ferror@plt+0x10404>
  411e54:	mov	w0, #0x1                   	// #1
  411e58:	str	w0, [x28, #1684]
  411e5c:	b	410c20 <ferror@plt+0xf030>
  411e60:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  411e64:	ldr	w0, [x0, #2604]
  411e68:	cbz	w0, 41068c <ferror@plt+0xea9c>
  411e6c:	b	41066c <ferror@plt+0xea7c>
  411e70:	adrp	x1, 423000 <ferror@plt+0x21410>
  411e74:	add	x1, x1, #0x330
  411e78:	mov	w2, #0x5                   	// #5
  411e7c:	mov	x0, #0x0                   	// #0
  411e80:	bl	401ae0 <dcgettext@plt>
  411e84:	bl	40faf8 <ferror@plt+0xdf08>
  411e88:	mov	w0, #0x101                 	// #257
  411e8c:	bl	40eb20 <ferror@plt+0xcf30>
  411e90:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  411e94:	ldr	w1, [x28, #4076]
  411e98:	ldr	w0, [x0, #2604]
  411e9c:	orr	w0, w0, w1
  411ea0:	cbnz	w0, 41066c <ferror@plt+0xea7c>
  411ea4:	b	41068c <ferror@plt+0xea9c>
  411ea8:	ldr	x1, [x10, #632]
  411eac:	adrp	x10, 461000 <stdin@@GLIBC_2.17+0x3320>
  411eb0:	ldr	x0, [x5, #2488]
  411eb4:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  411eb8:	ldr	w5, [x10, #3088]
  411ebc:	add	x3, x3, #0xac0
  411ec0:	ldr	w1, [x1, x28, lsl #2]
  411ec4:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  411ec8:	ldr	x4, [x4, #3096]
  411ecc:	add	x2, x2, #0x590
  411ed0:	ldrsw	x0, [x0, x28, lsl #2]
  411ed4:	add	x0, x4, x0
  411ed8:	mov	w4, w5
  411edc:	bl	404c80 <ferror@plt+0x3090>
  411ee0:	b	410bc8 <ferror@plt+0xefd8>
  411ee4:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  411ee8:	mov	w1, #0x1                   	// #1
  411eec:	str	w1, [x0, #4036]
  411ef0:	b	410040 <ferror@plt+0xe450>
  411ef4:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  411ef8:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  411efc:	mov	w0, #0x1                   	// #1
  411f00:	add	x10, x1, #0x58c
  411f04:	ldr	w5, [x1, #1420]
  411f08:	add	x4, x3, #0xfe0
  411f0c:	str	w0, [x3, #4064]
  411f10:	cmp	w5, #0x0
  411f14:	b.le	411f58 <ferror@plt+0x10368>
  411f18:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  411f1c:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  411f20:	ldr	x3, [x3, #2744]
  411f24:	ldr	x5, [x1, #4088]
  411f28:	ldr	w1, [x3, w0, sxtw #2]
  411f2c:	cbnz	w1, 411f40 <ferror@plt+0x10350>
  411f30:	add	w2, w2, #0x1
  411f34:	str	w2, [x28]
  411f38:	str	w0, [x5, w2, sxtw #2]
  411f3c:	ldr	w2, [x28]
  411f40:	ldr	w0, [x4]
  411f44:	ldr	w1, [x10]
  411f48:	add	w0, w0, #0x1
  411f4c:	str	w0, [x4]
  411f50:	cmp	w0, w1
  411f54:	b.le	411f28 <ferror@plt+0x10338>
  411f58:	cbnz	w2, 412124 <ferror@plt+0x10534>
  411f5c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  411f60:	ldr	w0, [x0, #2716]
  411f64:	cbnz	w0, 410040 <ferror@plt+0xe450>
  411f68:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  411f6c:	adrp	x0, 423000 <ferror@plt+0x21410>
  411f70:	add	x0, x0, #0x250
  411f74:	ldr	w1, [x1, #1412]
  411f78:	bl	40fa98 <ferror@plt+0xdea8>
  411f7c:	b	410040 <ferror@plt+0xe450>
  411f80:	mov	w0, w23
  411f84:	bl	40eb20 <ferror@plt+0xcf30>
  411f88:	mov	w1, w0
  411f8c:	mov	w0, w23
  411f90:	mov	w23, w1
  411f94:	bl	4029b8 <ferror@plt+0xdc8>
  411f98:	bl	40eb20 <ferror@plt+0xcf30>
  411f9c:	mov	w1, w0
  411fa0:	mov	w0, w23
  411fa4:	bl	40f5e0 <ferror@plt+0xd9f0>
  411fa8:	mov	w23, w0
  411fac:	b	410040 <ferror@plt+0xe450>
  411fb0:	mov	w0, w23
  411fb4:	bl	40eb20 <ferror@plt+0xcf30>
  411fb8:	mov	w1, w0
  411fbc:	mov	w0, w23
  411fc0:	mov	w23, w1
  411fc4:	bl	4029b8 <ferror@plt+0xdc8>
  411fc8:	bl	40eb20 <ferror@plt+0xcf30>
  411fcc:	mov	w1, w0
  411fd0:	mov	w0, w23
  411fd4:	bl	40f5e0 <ferror@plt+0xd9f0>
  411fd8:	mov	w1, w0
  411fdc:	b	410538 <ferror@plt+0xe948>
  411fe0:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  411fe4:	add	x28, x0, #0xfb4
  411fe8:	ldr	w0, [x0, #4020]
  411fec:	cbz	w0, 410000 <ferror@plt+0xe410>
  411ff0:	b	40fff4 <ferror@plt+0xe404>
  411ff4:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  411ff8:	ldrsw	x4, [x23, #8]
  411ffc:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  412000:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  412004:	ldr	x1, [x1, #632]
  412008:	adrp	x5, 461000 <stdin@@GLIBC_2.17+0x3320>
  41200c:	ldr	x0, [x0, #2488]
  412010:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  412014:	ldr	x10, [x2, #3096]
  412018:	add	x3, x3, #0xac0
  41201c:	ldr	w5, [x5, #3088]
  412020:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  412024:	ldr	w1, [x1, x4, lsl #2]
  412028:	add	x2, x2, #0x590
  41202c:	ldrsw	x0, [x0, x4, lsl #2]
  412030:	mov	w4, w5
  412034:	add	x0, x10, x0
  412038:	bl	404c80 <ferror@plt+0x3090>
  41203c:	b	411e54 <ferror@plt+0x10264>
  412040:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  412044:	ldrsw	x4, [x23, #4]
  412048:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41204c:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  412050:	ldr	x1, [x1, #632]
  412054:	adrp	x5, 461000 <stdin@@GLIBC_2.17+0x3320>
  412058:	ldr	x0, [x0, #2488]
  41205c:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  412060:	ldr	x10, [x2, #3096]
  412064:	add	x3, x3, #0xac0
  412068:	ldr	w5, [x5, #3088]
  41206c:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  412070:	ldr	w1, [x1, x4, lsl #2]
  412074:	add	x2, x2, #0x590
  412078:	ldrsw	x0, [x0, x4, lsl #2]
  41207c:	mov	w4, w5
  412080:	add	x0, x10, x0
  412084:	bl	404c80 <ferror@plt+0x3090>
  412088:	b	411e3c <ferror@plt+0x1024c>
  41208c:	mov	w0, w28
  412090:	bl	402ab8 <ferror@plt+0xec8>
  412094:	tst	w0, #0xff
  412098:	b.eq	4120bc <ferror@plt+0x104cc>  // b.none
  41209c:	bl	401a00 <__ctype_b_loc@plt>
  4120a0:	ldr	w2, [sp, #128]
  4120a4:	ldr	x1, [x0]
  4120a8:	ldrh	w0, [x1, w28, sxtw #1]
  4120ac:	ldrh	w1, [x1, w2, sxtw #1]
  4120b0:	eor	x0, x0, x1
  4120b4:	tst	w0, #0x200
  4120b8:	b.ne	411db0 <ferror@plt+0x101c0>  // b.any
  4120bc:	mov	w0, w28
  4120c0:	bl	402ab8 <ferror@plt+0xec8>
  4120c4:	tst	w0, #0xff
  4120c8:	b.eq	4120ec <ferror@plt+0x104fc>  // b.none
  4120cc:	bl	401a00 <__ctype_b_loc@plt>
  4120d0:	ldr	w2, [sp, #128]
  4120d4:	ldr	x1, [x0]
  4120d8:	ldrh	w0, [x1, w28, sxtw #1]
  4120dc:	ldrh	w1, [x1, w2, sxtw #1]
  4120e0:	eor	x0, x0, x1
  4120e4:	tst	w0, #0x100
  4120e8:	b.ne	411db0 <ferror@plt+0x101c0>  // b.any
  4120ec:	mov	w0, w28
  4120f0:	bl	402ab8 <ferror@plt+0xec8>
  4120f4:	tst	w0, #0xff
  4120f8:	b.ne	4116a4 <ferror@plt+0xfab4>  // b.any
  4120fc:	ldr	w0, [sp, #128]
  412100:	bl	402ab8 <ferror@plt+0xec8>
  412104:	tst	w0, #0xff
  412108:	b.ne	4116a4 <ferror@plt+0xfab4>  // b.any
  41210c:	ldr	w1, [sp, #128]
  412110:	mov	w0, w28
  412114:	bl	402a28 <ferror@plt+0xe38>
  412118:	tst	w0, #0xff
  41211c:	b.ne	4116a4 <ferror@plt+0xfab4>  // b.any
  412120:	b	411db0 <ferror@plt+0x101c0>
  412124:	bl	40fc38 <ferror@plt+0xe048>
  412128:	b	410040 <ferror@plt+0xe450>
  41212c:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  412130:	adrp	x0, 423000 <ferror@plt+0x21410>
  412134:	add	x0, x0, #0x2f0
  412138:	str	x2, [sp, #128]
  41213c:	ldr	w1, [x1, #1412]
  412140:	bl	40fa98 <ferror@plt+0xdea8>
  412144:	ldr	x2, [sp, #128]
  412148:	b	410664 <ferror@plt+0xea74>
  41214c:	adrp	x1, 423000 <ferror@plt+0x21410>
  412150:	add	x1, x1, #0x350
  412154:	mov	w2, #0x5                   	// #5
  412158:	mov	x0, #0x0                   	// #0
  41215c:	bl	401ae0 <dcgettext@plt>
  412160:	bl	40faf8 <ferror@plt+0xdf08>
  412164:	ldur	w23, [x27, #-20]
  412168:	b	410040 <ferror@plt+0xe450>
  41216c:	ldur	w0, [x27, #-20]
  412170:	bl	40f808 <ferror@plt+0xdc18>
  412174:	mov	w23, w0
  412178:	b	410040 <ferror@plt+0xe450>
  41217c:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  412180:	adrp	x0, 423000 <ferror@plt+0x21410>
  412184:	add	x0, x0, #0x2f0
  412188:	str	x2, [sp, #128]
  41218c:	ldr	w1, [x1, #1412]
  412190:	bl	40fa98 <ferror@plt+0xdea8>
  412194:	ldr	x2, [sp, #128]
  412198:	b	410000 <ferror@plt+0xe410>
  41219c:	adrp	x1, 423000 <ferror@plt+0x21410>
  4121a0:	add	x1, x1, #0x350
  4121a4:	mov	w2, #0x5                   	// #5
  4121a8:	mov	x0, #0x0                   	// #0
  4121ac:	bl	401ae0 <dcgettext@plt>
  4121b0:	bl	40faf8 <ferror@plt+0xdf08>
  4121b4:	ldur	w23, [x27, #-20]
  4121b8:	b	410040 <ferror@plt+0xe450>
  4121bc:	ldur	w0, [x27, #-20]
  4121c0:	bl	40f808 <ferror@plt+0xdc18>
  4121c4:	mov	w23, w0
  4121c8:	b	410040 <ferror@plt+0xe450>
  4121cc:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4121d0:	ldr	w0, [x0, #4020]
  4121d4:	cbz	w0, 41000c <ferror@plt+0xe41c>
  4121d8:	b	4118fc <ferror@plt+0xfd0c>
  4121dc:	nop
  4121e0:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  4121e4:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  4121e8:	adrp	x5, 45d000 <ferror@plt+0x5b410>
  4121ec:	mov	x4, x0
  4121f0:	ldr	w3, [x2, #1412]
  4121f4:	ldr	x0, [x5, #3280]
  4121f8:	ldr	x2, [x1, #1624]
  4121fc:	adrp	x1, 423000 <ferror@plt+0x21410>
  412200:	add	x1, x1, #0x158
  412204:	b	401bc0 <fprintf@plt>
  412208:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  41220c:	ldr	w2, [x2, #2716]
  412210:	cbz	w2, 412218 <ferror@plt+0x10628>
  412214:	ret
  412218:	b	40fa98 <ferror@plt+0xdea8>
  41221c:	nop
  412220:	adrp	x3, 45d000 <ferror@plt+0x5b410>
  412224:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x320>
  412228:	mov	x4, x0
  41222c:	ldr	x2, [x2, #1624]
  412230:	ldr	x0, [x3, #3280]
  412234:	mov	w3, w1
  412238:	adrp	x1, 423000 <ferror@plt+0x21410>
  41223c:	add	x1, x1, #0x158
  412240:	b	401bc0 <fprintf@plt>
  412244:	nop
  412248:	ret
  41224c:	nop
  412250:	stp	x29, x30, [sp, #-48]!
  412254:	mov	x29, sp
  412258:	stp	x19, x20, [sp, #16]
  41225c:	mov	x19, x0
  412260:	stp	x21, x22, [sp, #32]
  412264:	mov	x21, x1
  412268:	stp	xzr, xzr, [x0]
  41226c:	stp	xzr, xzr, [x0, #16]
  412270:	stp	xzr, xzr, [x0, #32]
  412274:	stp	xzr, xzr, [x0, #48]
  412278:	bl	401b40 <regcomp@plt>
  41227c:	cbnz	w0, 412290 <ferror@plt+0x106a0>
  412280:	ldp	x19, x20, [sp, #16]
  412284:	ldp	x21, x22, [sp, #32]
  412288:	ldp	x29, x30, [sp], #48
  41228c:	ret
  412290:	mov	w20, w0
  412294:	mov	x0, #0xc8                  	// #200
  412298:	bl	4018b0 <malloc@plt>
  41229c:	mov	x22, x0
  4122a0:	cbz	x0, 4122ec <ferror@plt+0x106fc>
  4122a4:	adrp	x2, 423000 <ferror@plt+0x21410>
  4122a8:	add	x2, x2, #0xb50
  4122ac:	mov	x3, x21
  4122b0:	mov	x0, x22
  4122b4:	mov	x1, #0xc8                  	// #200
  4122b8:	bl	401860 <snprintf@plt>
  4122bc:	sxtw	x2, w0
  4122c0:	mov	x1, x19
  4122c4:	mov	w0, w20
  4122c8:	mov	x3, #0xc8                  	// #200
  4122cc:	sub	x3, x3, x2
  4122d0:	add	x2, x22, x2
  4122d4:	bl	401b80 <regerror@plt>
  4122d8:	mov	x0, x22
  4122dc:	ldp	x19, x20, [sp, #16]
  4122e0:	ldp	x21, x22, [sp, #32]
  4122e4:	ldp	x29, x30, [sp], #48
  4122e8:	b	40d728 <ferror@plt+0xbb38>
  4122ec:	adrp	x1, 423000 <ferror@plt+0x21410>
  4122f0:	add	x1, x1, #0xb20
  4122f4:	mov	w2, #0x5                   	// #5
  4122f8:	bl	401ae0 <dcgettext@plt>
  4122fc:	bl	40d728 <ferror@plt+0xbb38>
  412300:	b	4122a4 <ferror@plt+0x106b4>
  412304:	nop
  412308:	stp	x29, x30, [sp, #-16]!
  41230c:	mov	w2, #0x1                   	// #1
  412310:	adrp	x1, 423000 <ferror@plt+0x21410>
  412314:	mov	x29, sp
  412318:	add	x1, x1, #0xb70
  41231c:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  412320:	add	x0, x0, #0x8
  412324:	bl	412250 <ferror@plt+0x10660>
  412328:	mov	w2, #0x1                   	// #1
  41232c:	adrp	x1, 423000 <ferror@plt+0x21410>
  412330:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  412334:	add	x1, x1, #0xb90
  412338:	add	x0, x0, #0x48
  41233c:	bl	412250 <ferror@plt+0x10660>
  412340:	mov	w0, #0x1                   	// #1
  412344:	ldp	x29, x30, [sp], #16
  412348:	ret
  41234c:	nop
  412350:	stp	x29, x30, [sp, #-64]!
  412354:	mov	x29, sp
  412358:	stp	x19, x20, [sp, #16]
  41235c:	cbz	x0, 4123f8 <ferror@plt+0x10808>
  412360:	stp	x21, x22, [sp, #32]
  412364:	mov	x19, x0
  412368:	ldr	w22, [x0]
  41236c:	tbnz	w22, #31, 4123e0 <ferror@plt+0x107f0>
  412370:	ldr	w0, [x0, #4]
  412374:	mov	x20, #0x0                   	// #0
  412378:	cmp	w22, w0
  41237c:	b.gt	4123cc <ferror@plt+0x107dc>
  412380:	sub	w21, w0, w22
  412384:	stp	x23, x24, [sp, #48]
  412388:	mov	x23, x1
  41238c:	sxtw	x24, w21
  412390:	add	x0, x24, #0x1
  412394:	bl	4018b0 <malloc@plt>
  412398:	mov	x20, x0
  41239c:	cbz	x0, 412400 <ferror@plt+0x10810>
  4123a0:	add	x1, x23, w22, sxtw
  4123a4:	mov	x2, x24
  4123a8:	mov	x0, x20
  4123ac:	bl	401b50 <strncpy@plt>
  4123b0:	strb	wzr, [x20, w21, sxtw]
  4123b4:	ldp	x21, x22, [sp, #32]
  4123b8:	ldp	x23, x24, [sp, #48]
  4123bc:	mov	x0, x20
  4123c0:	ldp	x19, x20, [sp, #16]
  4123c4:	ldp	x29, x30, [sp], #64
  4123c8:	ret
  4123cc:	mov	x0, x20
  4123d0:	ldp	x19, x20, [sp, #16]
  4123d4:	ldp	x21, x22, [sp, #32]
  4123d8:	ldp	x29, x30, [sp], #64
  4123dc:	ret
  4123e0:	mov	x20, #0x0                   	// #0
  4123e4:	mov	x0, x20
  4123e8:	ldp	x19, x20, [sp, #16]
  4123ec:	ldp	x21, x22, [sp, #32]
  4123f0:	ldp	x29, x30, [sp], #64
  4123f4:	ret
  4123f8:	mov	x20, #0x0                   	// #0
  4123fc:	b	4123bc <ferror@plt+0x107cc>
  412400:	adrp	x1, 423000 <ferror@plt+0x21410>
  412404:	add	x1, x1, #0xba0
  412408:	mov	w2, #0x5                   	// #5
  41240c:	bl	401ae0 <dcgettext@plt>
  412410:	bl	40d728 <ferror@plt+0xbb38>
  412414:	ldr	w22, [x19]
  412418:	b	4123a0 <ferror@plt+0x107b0>
  41241c:	nop
  412420:	stp	x29, x30, [sp, #-32]!
  412424:	mov	x29, sp
  412428:	str	x19, [sp, #16]
  41242c:	mov	x19, x1
  412430:	cbz	x0, 41246c <ferror@plt+0x1087c>
  412434:	ldr	w1, [x0]
  412438:	tbnz	w1, #31, 41246c <ferror@plt+0x1087c>
  41243c:	ldr	w4, [x0, #4]
  412440:	add	x3, x2, w1, sxtw
  412444:	mov	x0, x19
  412448:	adrp	x2, 43a000 <ferror@plt+0x38410>
  41244c:	sub	w1, w4, w1
  412450:	add	x2, x2, #0xda8
  412454:	sxtw	x1, w1
  412458:	bl	401860 <snprintf@plt>
  41245c:	mov	x0, x19
  412460:	ldr	x19, [sp, #16]
  412464:	ldp	x29, x30, [sp], #32
  412468:	ret
  41246c:	cbz	x19, 41245c <ferror@plt+0x1086c>
  412470:	strb	wzr, [x19]
  412474:	mov	x0, x19
  412478:	ldr	x19, [sp, #16]
  41247c:	ldp	x29, x30, [sp], #32
  412480:	ret
  412484:	nop
  412488:	mov	x1, x0
  41248c:	cbz	x0, 4124a8 <ferror@plt+0x108b8>
  412490:	ldr	w2, [x1]
  412494:	mov	w0, #0x0                   	// #0
  412498:	tbnz	w2, #31, 4124a4 <ferror@plt+0x108b4>
  41249c:	ldr	w0, [x1, #4]
  4124a0:	sub	w0, w0, w2
  4124a4:	ret
  4124a8:	mov	w0, #0x0                   	// #0
  4124ac:	ret
  4124b0:	stp	x29, x30, [sp, #-80]!
  4124b4:	mov	x29, sp
  4124b8:	stp	x19, x20, [sp, #16]
  4124bc:	cbz	x0, 412570 <ferror@plt+0x10980>
  4124c0:	ldr	w5, [x0]
  4124c4:	mov	w19, #0x0                   	// #0
  4124c8:	tbnz	w5, #31, 41251c <ferror@plt+0x1092c>
  4124cc:	stp	x21, x22, [sp, #32]
  4124d0:	mov	w21, w3
  4124d4:	ldr	w3, [x0, #4]
  4124d8:	mov	x20, x2
  4124dc:	sub	w3, w3, w5
  4124e0:	cmp	w3, #0x13
  4124e4:	b.le	41252c <ferror@plt+0x1093c>
  4124e8:	bl	412350 <ferror@plt+0x10760>
  4124ec:	mov	x22, x0
  4124f0:	add	x19, sp, #0x38
  4124f4:	mov	w2, w21
  4124f8:	mov	x1, x20
  4124fc:	mov	x0, x22
  412500:	bl	401a10 <strtol@plt>
  412504:	cmp	x22, x19
  412508:	mov	w19, w0
  41250c:	b.eq	41255c <ferror@plt+0x1096c>  // b.none
  412510:	mov	x0, x22
  412514:	bl	401a30 <free@plt>
  412518:	ldp	x21, x22, [sp, #32]
  41251c:	mov	w0, w19
  412520:	ldp	x19, x20, [sp, #16]
  412524:	ldp	x29, x30, [sp], #80
  412528:	ret
  41252c:	add	x19, sp, #0x38
  412530:	mov	x2, x1
  412534:	mov	x1, x19
  412538:	bl	412420 <ferror@plt+0x10830>
  41253c:	mov	x22, x0
  412540:	mov	w2, w21
  412544:	mov	x1, x20
  412548:	mov	x0, x22
  41254c:	bl	401a10 <strtol@plt>
  412550:	cmp	x22, x19
  412554:	mov	w19, w0
  412558:	b.ne	412510 <ferror@plt+0x10920>  // b.any
  41255c:	mov	w0, w19
  412560:	ldp	x19, x20, [sp, #16]
  412564:	ldp	x21, x22, [sp, #32]
  412568:	ldp	x29, x30, [sp], #80
  41256c:	ret
  412570:	mov	w19, #0x0                   	// #0
  412574:	mov	w0, w19
  412578:	ldp	x19, x20, [sp, #16]
  41257c:	ldp	x29, x30, [sp], #80
  412580:	ret
  412584:	nop
  412588:	mov	x1, x0
  41258c:	mov	w0, #0x1                   	// #1
  412590:	cbz	x1, 4125ac <ferror@plt+0x109bc>
  412594:	ldr	w2, [x1]
  412598:	mov	w0, #0x1                   	// #1
  41259c:	tbnz	w2, #31, 4125ac <ferror@plt+0x109bc>
  4125a0:	ldr	w0, [x1, #4]
  4125a4:	cmp	w0, w2
  4125a8:	cset	w0, eq  // eq = none
  4125ac:	ret
  4125b0:	stp	x29, x30, [sp, #-32]!
  4125b4:	mov	x29, sp
  4125b8:	stp	x19, x20, [sp, #16]
  4125bc:	adrp	x19, 45e000 <stdin@@GLIBC_2.17+0x320>
  4125c0:	add	x20, x19, #0x6a0
  4125c4:	ldr	x3, [x19, #1696]
  4125c8:	ldp	x1, x0, [x20, #8]
  4125cc:	add	x2, x3, #0x1
  4125d0:	cmp	x2, x1
  4125d4:	b.cs	4125f0 <ferror@plt+0x10a00>  // b.hs, b.nlast
  4125d8:	ldr	w1, [x0, x3, lsl #2]
  4125dc:	str	w1, [x0, x2, lsl #2]
  4125e0:	str	x2, [x19, #1696]
  4125e4:	ldp	x19, x20, [sp, #16]
  4125e8:	ldp	x29, x30, [sp], #32
  4125ec:	ret
  4125f0:	add	x1, x1, #0x20
  4125f4:	str	x1, [x20, #8]
  4125f8:	lsl	x1, x1, #2
  4125fc:	bl	401950 <realloc@plt>
  412600:	ldr	x3, [x19, #1696]
  412604:	str	x0, [x20, #16]
  412608:	add	x2, x3, #0x1
  41260c:	ldr	w1, [x0, x3, lsl #2]
  412610:	str	w1, [x0, x2, lsl #2]
  412614:	str	x2, [x19, #1696]
  412618:	ldp	x19, x20, [sp, #16]
  41261c:	ldp	x29, x30, [sp], #32
  412620:	ret
  412624:	nop
  412628:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  41262c:	ldr	x0, [x1, #1696]
  412630:	sub	x0, x0, #0x1
  412634:	str	x0, [x1, #1696]
  412638:	ret
  41263c:	nop
  412640:	stp	x29, x30, [sp, #-32]!
  412644:	mov	x1, #0x20                  	// #32
  412648:	mov	x0, #0x80                  	// #128
  41264c:	mov	x29, sp
  412650:	stp	x19, x20, [sp, #16]
  412654:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x320>
  412658:	add	x19, x20, #0x6a0
  41265c:	str	x1, [x19, #8]
  412660:	bl	4018b0 <malloc@plt>
  412664:	str	x0, [x19, #16]
  412668:	mov	x1, x0
  41266c:	cbz	x0, 412684 <ferror@plt+0x10a94>
  412670:	ldr	x0, [x20, #1696]
  412674:	ldp	x19, x20, [sp, #16]
  412678:	str	wzr, [x1, x0, lsl #2]
  41267c:	ldp	x29, x30, [sp], #32
  412680:	ret
  412684:	mov	w2, #0x5                   	// #5
  412688:	adrp	x1, 423000 <ferror@plt+0x21410>
  41268c:	add	x1, x1, #0xbc8
  412690:	bl	401ae0 <dcgettext@plt>
  412694:	mov	x1, #0x4                   	// #4
  412698:	bl	40daf0 <ferror@plt+0xbf00>
  41269c:	ldr	x1, [x19, #16]
  4126a0:	b	412670 <ferror@plt+0x10a80>
  4126a4:	nop
  4126a8:	stp	x29, x30, [sp, #-64]!
  4126ac:	mov	x29, sp
  4126b0:	stp	x19, x20, [sp, #16]
  4126b4:	mov	w19, w2
  4126b8:	ldr	w2, [x0, #32]
  4126bc:	ldr	x3, [x0, #24]
  4126c0:	str	x21, [sp, #32]
  4126c4:	cmp	w2, #0x0
  4126c8:	b.le	4126d8 <ferror@plt+0x10ae8>
  4126cc:	ldr	w4, [x0, #20]
  4126d0:	cmp	w2, w4
  4126d4:	b.lt	412768 <ferror@plt+0x10b78>  // b.tstop
  4126d8:	adrp	x20, 41d000 <ferror@plt+0x1b410>
  4126dc:	add	x20, x20, #0xd48
  4126e0:	adrp	x21, 45d000 <ferror@plt+0x5b410>
  4126e4:	adrp	x1, 423000 <ferror@plt+0x21410>
  4126e8:	ldr	x2, [x3]
  4126ec:	add	x1, x1, #0xbe8
  4126f0:	ldr	x0, [x21, #3280]
  4126f4:	bl	401bc0 <fprintf@plt>
  4126f8:	cmn	w19, #0x2
  4126fc:	b.eq	4127a8 <ferror@plt+0x10bb8>  // b.none
  412700:	cmn	w19, #0x1
  412704:	b.ge	412750 <ferror@plt+0x10b60>  // b.tcont
  412708:	cmn	w19, #0x4
  41270c:	b.eq	4127bc <ferror@plt+0x10bcc>  // b.none
  412710:	cmn	w19, #0x3
  412714:	b.ne	4127d0 <ferror@plt+0x10be0>  // b.any
  412718:	ldr	x19, [x21, #3280]
  41271c:	adrp	x1, 423000 <ferror@plt+0x21410>
  412720:	add	x1, x1, #0xc18
  412724:	mov	w2, #0x5                   	// #5
  412728:	mov	x0, #0x0                   	// #0
  41272c:	bl	401ae0 <dcgettext@plt>
  412730:	mov	x2, x20
  412734:	mov	x1, x0
  412738:	mov	x0, x19
  41273c:	bl	401bc0 <fprintf@plt>
  412740:	ldp	x19, x20, [sp, #16]
  412744:	ldr	x21, [sp, #32]
  412748:	ldp	x29, x30, [sp], #64
  41274c:	ret
  412750:	b.ne	4127d0 <ferror@plt+0x10be0>  // b.any
  412754:	adrp	x1, 423000 <ferror@plt+0x21410>
  412758:	mov	w2, #0x5                   	// #5
  41275c:	ldr	x19, [x21, #3280]
  412760:	add	x1, x1, #0xc60
  412764:	b	412728 <ferror@plt+0x10b38>
  412768:	ldr	x20, [x3, w2, sxtw #3]
  41276c:	cbz	w1, 4126e0 <ferror@plt+0x10af0>
  412770:	ldrsw	x0, [x0, #36]
  412774:	adrp	x21, 45d000 <ferror@plt+0x5b410>
  412778:	adrp	x1, 423000 <ferror@plt+0x21410>
  41277c:	add	x1, x1, #0xbe8
  412780:	ldrb	w0, [x20, x0]
  412784:	add	x20, sp, #0x38
  412788:	strb	w0, [sp, #56]
  41278c:	strb	wzr, [sp, #57]
  412790:	ldr	x0, [x21, #3280]
  412794:	ldr	x2, [x3]
  412798:	bl	401bc0 <fprintf@plt>
  41279c:	cmn	w19, #0x2
  4127a0:	b.ne	412700 <ferror@plt+0x10b10>  // b.any
  4127a4:	nop
  4127a8:	adrp	x1, 423000 <ferror@plt+0x21410>
  4127ac:	mov	w2, #0x5                   	// #5
  4127b0:	ldr	x19, [x21, #3280]
  4127b4:	add	x1, x1, #0xc40
  4127b8:	b	412728 <ferror@plt+0x10b38>
  4127bc:	adrp	x1, 423000 <ferror@plt+0x21410>
  4127c0:	mov	w2, #0x5                   	// #5
  4127c4:	ldr	x19, [x21, #3280]
  4127c8:	add	x1, x1, #0xbf0
  4127cc:	b	412728 <ferror@plt+0x10b38>
  4127d0:	ldr	x20, [x21, #3280]
  4127d4:	mov	w2, #0x5                   	// #5
  4127d8:	adrp	x1, 423000 <ferror@plt+0x21410>
  4127dc:	mov	x0, #0x0                   	// #0
  4127e0:	add	x1, x1, #0xc80
  4127e4:	bl	401ae0 <dcgettext@plt>
  4127e8:	mov	w2, w19
  4127ec:	mov	x1, x0
  4127f0:	mov	x0, x20
  4127f4:	bl	401bc0 <fprintf@plt>
  4127f8:	ldp	x19, x20, [sp, #16]
  4127fc:	ldr	x21, [sp, #32]
  412800:	ldp	x29, x30, [sp], #64
  412804:	ret
  412808:	stp	x29, x30, [sp, #-96]!
  41280c:	mov	x29, sp
  412810:	stp	x19, x20, [sp, #16]
  412814:	mov	x20, x0
  412818:	mov	w19, w3
  41281c:	mov	x0, #0x30                  	// #48
  412820:	stp	x21, x22, [sp, #32]
  412824:	mov	x21, x2
  412828:	stp	x23, x24, [sp, #48]
  41282c:	mov	w24, w1
  412830:	bl	4018b0 <malloc@plt>
  412834:	mov	x22, x0
  412838:	and	w4, w19, #0x1
  41283c:	mov	x0, #0x1                   	// #1
  412840:	mov	x23, x20
  412844:	mov	x3, x20
  412848:	mov	x19, #0x0                   	// #0
  41284c:	str	x20, [x22]
  412850:	stp	wzr, w24, [x22, #16]
  412854:	stp	x21, x0, [x22, #24]
  412858:	strb	w4, [x22, #40]
  41285c:	sturh	wzr, [x22, #41]
  412860:	b	412870 <ferror@plt+0x10c80>
  412864:	add	x19, x19, #0x1
  412868:	add	x3, x3, #0x18
  41286c:	str	w1, [x22, #16]
  412870:	ldr	x0, [x3]
  412874:	add	w1, w19, #0x1
  412878:	cbnz	x0, 412864 <ferror@plt+0x10c74>
  41287c:	ldr	w0, [x3, #8]
  412880:	cbnz	w0, 412864 <ferror@plt+0x10c74>
  412884:	ldr	x0, [x3, #16]
  412888:	cbnz	x0, 412864 <ferror@plt+0x10c74>
  41288c:	add	x0, x19, x19, lsl #1
  412890:	lsl	x0, x0, #2
  412894:	bl	4018b0 <malloc@plt>
  412898:	str	x0, [x22, #8]
  41289c:	cbz	w19, 412970 <ferror@plt+0x10d80>
  4128a0:	add	x20, x0, #0xc
  4128a4:	sub	w19, w19, #0x1
  4128a8:	stp	x25, x26, [sp, #64]
  4128ac:	mov	x26, x0
  4128b0:	mov	w0, #0xc                   	// #12
  4128b4:	mov	w24, #0x1                   	// #1
  4128b8:	stp	x27, x28, [sp, #80]
  4128bc:	umaddl	x20, w19, w0, x20
  4128c0:	ldr	x0, [x23]
  4128c4:	str	w24, [x26]
  4128c8:	ldrb	w2, [x0]
  4128cc:	cmp	w2, #0x2d
  4128d0:	b.eq	4129bc <ferror@plt+0x10dcc>  // b.none
  4128d4:	add	x21, x0, #0x1
  4128d8:	mov	w1, #0x1                   	// #1
  4128dc:	strb	w1, [x22, #42]
  4128e0:	bl	401790 <strlen@plt>
  4128e4:	stp	wzr, w0, [x26, #4]
  4128e8:	add	x28, x21, #0x1
  4128ec:	ldrb	w27, [x21, #1]
  4128f0:	cbz	w27, 412988 <ferror@plt+0x10d98>
  4128f4:	mov	w25, #0x0                   	// #0
  4128f8:	ldr	w19, [x26]
  4128fc:	cmp	w27, #0x3d
  412900:	b.eq	412920 <ferror@plt+0x10d30>  // b.none
  412904:	bl	401a00 <__ctype_b_loc@plt>
  412908:	ubfiz	x27, x27, #1, #8
  41290c:	ldr	x0, [x0]
  412910:	ldrh	w0, [x0, x27]
  412914:	tbnz	w0, #13, 412920 <ferror@plt+0x10d30>
  412918:	tbnz	w19, #3, 41293c <ferror@plt+0x10d4c>
  41291c:	nop
  412920:	and	w19, w19, #0xfffffffe
  412924:	sub	x0, x28, x21
  412928:	orr	w19, w19, #0x2
  41292c:	cbnz	w25, 412938 <ferror@plt+0x10d48>
  412930:	mov	w25, w0
  412934:	str	w0, [x26, #4]
  412938:	str	w19, [x26]
  41293c:	ldrb	w0, [x28]
  412940:	cmp	w0, #0x5b
  412944:	b.eq	412998 <ferror@plt+0x10da8>  // b.none
  412948:	ldrb	w27, [x28, #1]!
  41294c:	cbnz	w27, 4128f8 <ferror@plt+0x10d08>
  412950:	sub	w21, w28, w21
  412954:	cbz	w25, 412990 <ferror@plt+0x10da0>
  412958:	add	x26, x26, #0xc
  41295c:	add	x23, x23, #0x18
  412960:	cmp	x26, x20
  412964:	b.ne	4128c0 <ferror@plt+0x10cd0>  // b.any
  412968:	ldp	x25, x26, [sp, #64]
  41296c:	ldp	x27, x28, [sp, #80]
  412970:	mov	x0, x22
  412974:	ldp	x19, x20, [sp, #16]
  412978:	ldp	x21, x22, [sp, #32]
  41297c:	ldp	x23, x24, [sp, #48]
  412980:	ldp	x29, x30, [sp], #96
  412984:	ret
  412988:	mov	w21, #0x1                   	// #1
  41298c:	nop
  412990:	str	w21, [x26, #4]
  412994:	b	412958 <ferror@plt+0x10d68>
  412998:	cbnz	w25, 4129a8 <ferror@plt+0x10db8>
  41299c:	sub	x2, x28, x21
  4129a0:	str	w2, [x26, #4]
  4129a4:	mov	w25, w2
  4129a8:	ldr	w0, [x26]
  4129ac:	and	w0, w0, #0xfffffffc
  4129b0:	orr	w0, w0, #0x4
  4129b4:	str	w0, [x26]
  4129b8:	b	412950 <ferror@plt+0x10d60>
  4129bc:	ldrb	w2, [x0, #1]
  4129c0:	cmp	w2, #0x2d
  4129c4:	b.ne	4128d4 <ferror@plt+0x10ce4>  // b.any
  4129c8:	mov	w1, #0x9                   	// #9
  4129cc:	add	x21, x0, #0x2
  4129d0:	str	w1, [x26]
  4129d4:	strb	w24, [x22, #41]
  4129d8:	b	4128e0 <ferror@plt+0x10cf0>
  4129dc:	nop
  4129e0:	stp	x29, x30, [sp, #-160]!
  4129e4:	mov	x29, sp
  4129e8:	stp	x19, x20, [sp, #16]
  4129ec:	mov	x19, x1
  4129f0:	stp	x21, x22, [sp, #32]
  4129f4:	stp	x23, x24, [sp, #48]
  4129f8:	mov	x23, x0
  4129fc:	stp	x25, x26, [sp, #64]
  412a00:	stp	x27, x28, [sp, #80]
  412a04:	str	xzr, [sp, #152]
  412a08:	cbz	x2, 413108 <ferror@plt+0x11518>
  412a0c:	adrp	x1, 422000 <ferror@plt+0x20410>
  412a10:	mov	x0, x19
  412a14:	add	x1, x1, #0x658
  412a18:	bl	401bc0 <fprintf@plt>
  412a1c:	mov	x1, x19
  412a20:	mov	w0, #0xa                   	// #10
  412a24:	bl	401820 <fputc@plt>
  412a28:	ldr	w20, [x23, #16]
  412a2c:	mov	w28, #0x18                  	// #24
  412a30:	str	w20, [sp, #112]
  412a34:	smull	x0, w20, w28
  412a38:	bl	4018b0 <malloc@plt>
  412a3c:	str	x0, [sp, #136]
  412a40:	cmp	w20, #0x0
  412a44:	b.le	413184 <ferror@plt+0x11594>
  412a48:	mov	x24, x0
  412a4c:	mov	x20, #0x0                   	// #0
  412a50:	mov	x21, #0x0                   	// #0
  412a54:	mov	w22, #0x0                   	// #0
  412a58:	b	412a78 <ferror@plt+0x10e88>
  412a5c:	ldr	w0, [sp, #112]
  412a60:	mov	x21, x24
  412a64:	str	x24, [sp, #152]
  412a68:	add	x20, x20, #0xc
  412a6c:	add	x24, x24, #0x18
  412a70:	cmp	w0, w22
  412a74:	b.eq	412b4c <ferror@plt+0x10f5c>  // b.none
  412a78:	mov	w0, w22
  412a7c:	str	w0, [x24]
  412a80:	stp	xzr, xzr, [x24, #8]
  412a84:	add	w22, w22, #0x1
  412a88:	lsl	x6, x20, #1
  412a8c:	cbz	x21, 412a5c <ferror@plt+0x10e6c>
  412a90:	ldr	x25, [x23]
  412a94:	add	x26, sp, #0x98
  412a98:	mov	x3, #0x0                   	// #0
  412a9c:	add	x6, x25, x6
  412aa0:	ldr	w27, [x6, #8]
  412aa4:	b	412ab4 <ferror@plt+0x10ec4>
  412aa8:	add	x26, x21, #0x8
  412aac:	ldr	x21, [x21, #8]
  412ab0:	cbz	x21, 412b24 <ferror@plt+0x10f34>
  412ab4:	ldr	w0, [x21]
  412ab8:	smull	x1, w0, w28
  412abc:	add	x2, x25, x1
  412ac0:	ldr	w2, [x2, #8]
  412ac4:	cmp	w27, w2
  412ac8:	b.eq	412d40 <ferror@plt+0x11150>  // b.none
  412acc:	cbnz	x3, 412aa8 <ferror@plt+0x10eb8>
  412ad0:	mov	w2, #0xc                   	// #12
  412ad4:	str	x6, [sp, #104]
  412ad8:	ldr	x3, [x25, x1]
  412adc:	smull	x0, w0, w2
  412ae0:	ldr	x2, [x23, #8]
  412ae4:	ldr	w0, [x2, x0]
  412ae8:	ldr	w1, [x2, x20]
  412aec:	ldr	x2, [x6]
  412af0:	ubfx	x0, x0, #3, #1
  412af4:	ubfx	x1, x1, #3, #1
  412af8:	add	x0, x0, #0x1
  412afc:	add	x1, x1, #0x1
  412b00:	add	x0, x3, x0
  412b04:	add	x1, x2, x1
  412b08:	bl	401940 <strcasecmp@plt>
  412b0c:	cmp	w0, #0x0
  412b10:	csel	x3, xzr, x26, le
  412b14:	add	x26, x21, #0x8
  412b18:	ldr	x21, [x21, #8]
  412b1c:	ldr	x6, [sp, #104]
  412b20:	cbnz	x21, 412ab4 <ferror@plt+0x10ec4>
  412b24:	cbz	x3, 4131b0 <ferror@plt+0x115c0>
  412b28:	ldr	x0, [x3]
  412b2c:	str	x0, [x24, #8]
  412b30:	ldr	w0, [sp, #112]
  412b34:	add	x20, x20, #0xc
  412b38:	str	x24, [x3]
  412b3c:	add	x24, x24, #0x18
  412b40:	cmp	w0, w22
  412b44:	ldr	x21, [sp, #152]
  412b48:	b.ne	412a78 <ferror@plt+0x10e88>  // b.any
  412b4c:	cbz	x21, 413184 <ferror@plt+0x11594>
  412b50:	ldp	x24, x26, [x23]
  412b54:	mov	x28, x21
  412b58:	mov	w20, #0x0                   	// #0
  412b5c:	mov	w27, #0xc                   	// #12
  412b60:	mov	w22, #0x18                  	// #24
  412b64:	str	wzr, [sp, #104]
  412b68:	ldr	w7, [x28]
  412b6c:	ldr	x1, [x28, #16]
  412b70:	smull	x0, w7, w27
  412b74:	add	x8, x26, x0
  412b78:	ldr	w0, [x26, x0]
  412b7c:	and	w5, w0, #0x8
  412b80:	tbnz	w0, #3, 413084 <ferror@plt+0x11494>
  412b84:	ldr	w3, [x8, #8]
  412b88:	mov	w4, #0x1                   	// #1
  412b8c:	cbz	x1, 412c28 <ferror@plt+0x11038>
  412b90:	mov	x2, x1
  412b94:	nop
  412b98:	ldr	w0, [x2]
  412b9c:	smull	x0, w0, w27
  412ba0:	add	x6, x26, x0
  412ba4:	ldr	w0, [x26, x0]
  412ba8:	tbnz	w0, #3, 412bc4 <ferror@plt+0x10fd4>
  412bac:	ldr	w0, [x6, #8]
  412bb0:	cmp	w4, #0x0
  412bb4:	add	w4, w4, #0x1
  412bb8:	add	w6, w0, #0x2
  412bbc:	csel	w0, w6, w0, ne  // ne = any
  412bc0:	add	w3, w3, w0
  412bc4:	ldr	x2, [x2, #8]
  412bc8:	cbnz	x2, 412b98 <ferror@plt+0x10fa8>
  412bcc:	cbz	w5, 412bf0 <ferror@plt+0x11000>
  412bd0:	ldr	w0, [x8, #8]
  412bd4:	cmp	w4, #0x0
  412bd8:	mov	w5, #0x1                   	// #1
  412bdc:	add	w2, w0, #0x2
  412be0:	add	w0, w3, w0
  412be4:	add	w3, w3, w2
  412be8:	csel	w3, w3, w0, ne  // ne = any
  412bec:	nop
  412bf0:	ldr	w0, [x1]
  412bf4:	orr	w2, w4, w5
  412bf8:	smull	x0, w0, w27
  412bfc:	add	x6, x26, x0
  412c00:	ldr	w0, [x26, x0]
  412c04:	tbz	w0, #3, 412c20 <ferror@plt+0x11030>
  412c08:	ldr	w0, [x6, #8]
  412c0c:	cmp	w2, #0x0
  412c10:	add	w5, w5, #0x1
  412c14:	add	w2, w0, #0x2
  412c18:	csel	w0, w2, w0, ne  // ne = any
  412c1c:	add	w3, w3, w0
  412c20:	ldr	x1, [x1, #8]
  412c24:	cbnz	x1, 412bf0 <ferror@plt+0x11000>
  412c28:	ldr	w0, [sp, #104]
  412c2c:	smaddl	x7, w7, w22, x24
  412c30:	mov	w1, #0x0                   	// #0
  412c34:	cmp	w0, w3
  412c38:	csel	w0, w0, w3, ge  // ge = tcont
  412c3c:	str	w0, [sp, #104]
  412c40:	ldr	x0, [x7, #16]
  412c44:	cbz	x0, 412c50 <ferror@plt+0x11060>
  412c48:	bl	401790 <strlen@plt>
  412c4c:	mov	w1, w0
  412c50:	ldr	x28, [x28, #8]
  412c54:	cmp	w20, w1
  412c58:	csel	w20, w20, w1, ge  // ge = tcont
  412c5c:	cbnz	x28, 412b68 <ferror@plt+0x10f78>
  412c60:	adrp	x0, 423000 <ferror@plt+0x21410>
  412c64:	add	x0, x0, #0xcb0
  412c68:	bl	401b90 <getenv@plt>
  412c6c:	ldr	w2, [sp, #104]
  412c70:	add	w1, w20, w2
  412c74:	add	w22, w1, #0x4
  412c78:	add	w1, w2, #0x4
  412c7c:	str	w1, [sp, #132]
  412c80:	mov	w1, #0x4f                  	// #79
  412c84:	cbz	x0, 412c98 <ferror@plt+0x110a8>
  412c88:	mov	x1, #0x0                   	// #0
  412c8c:	mov	w2, #0xa                   	// #10
  412c90:	bl	401a10 <strtol@plt>
  412c94:	sub	w1, w0, #0x1
  412c98:	cmp	w1, w22
  412c9c:	b.ge	412cb4 <ferror@plt+0x110c4>  // b.tcont
  412ca0:	ldr	w0, [sp, #132]
  412ca4:	sub	w20, w1, w0
  412ca8:	mov	w0, #0x7fffffff            	// #2147483647
  412cac:	cmp	w20, #0xd
  412cb0:	csel	w20, w20, w0, gt
  412cb4:	mov	w0, #0x1                   	// #1
  412cb8:	adrp	x27, 43a000 <ferror@plt+0x38410>
  412cbc:	str	w0, [sp, #128]
  412cc0:	add	x0, x27, #0xda8
  412cc4:	str	x0, [sp, #120]
  412cc8:	cbz	x21, 412d74 <ferror@plt+0x11184>
  412ccc:	mov	x24, x21
  412cd0:	ldr	x2, [x23, #8]
  412cd4:	ldr	x0, [x24, #16]
  412cd8:	cbz	x0, 412d4c <ferror@plt+0x1115c>
  412cdc:	mov	w3, #0xc                   	// #12
  412ce0:	b	412cec <ferror@plt+0x110fc>
  412ce4:	ldr	x0, [x0, #8]
  412ce8:	cbz	x0, 412d4c <ferror@plt+0x1115c>
  412cec:	ldr	w1, [x0]
  412cf0:	smull	x1, w1, w3
  412cf4:	ldr	w1, [x2, x1]
  412cf8:	tbnz	w1, #3, 412ce4 <ferror@plt+0x110f4>
  412cfc:	mov	w0, #0x1                   	// #1
  412d00:	cmp	w0, #0x0
  412d04:	ldr	w0, [sp, #128]
  412d08:	ccmp	w0, #0x2, #0x0, ne  // ne = any
  412d0c:	b.ne	412d8c <ferror@plt+0x1119c>  // b.any
  412d10:	ldr	x24, [x24, #8]
  412d14:	cbnz	x24, 412cd4 <ferror@plt+0x110e4>
  412d18:	ldr	x0, [sp, #136]
  412d1c:	bl	401a30 <free@plt>
  412d20:	mov	w0, #0x0                   	// #0
  412d24:	ldp	x19, x20, [sp, #16]
  412d28:	ldp	x21, x22, [sp, #32]
  412d2c:	ldp	x23, x24, [sp, #48]
  412d30:	ldp	x25, x26, [sp, #64]
  412d34:	ldp	x27, x28, [sp, #80]
  412d38:	ldp	x29, x30, [sp], #160
  412d3c:	ret
  412d40:	add	x3, x21, #0x10
  412d44:	ldr	x0, [x21, #16]
  412d48:	b	412b2c <ferror@plt+0x10f3c>
  412d4c:	ldr	w0, [x24]
  412d50:	mov	w1, #0xc                   	// #12
  412d54:	smull	x0, w0, w1
  412d58:	ldr	w1, [sp, #128]
  412d5c:	ldr	w0, [x2, x0]
  412d60:	ands	w0, w0, #0x8
  412d64:	ccmp	w1, #0x1, #0x0, ne  // ne = any
  412d68:	b.ne	413094 <ferror@plt+0x114a4>  // b.any
  412d6c:	ldr	x24, [x24, #8]
  412d70:	cbnz	x24, 412cd0 <ferror@plt+0x110e0>
  412d74:	ldr	w0, [sp, #128]
  412d78:	cmp	w0, #0x2
  412d7c:	b.eq	412d18 <ferror@plt+0x11128>  // b.none
  412d80:	mov	w0, #0x2                   	// #2
  412d84:	str	w0, [sp, #128]
  412d88:	b	412cc8 <ferror@plt+0x110d8>
  412d8c:	mov	x1, x19
  412d90:	mov	w0, #0x20                  	// #32
  412d94:	bl	401820 <fputc@plt>
  412d98:	mov	w28, #0x2                   	// #2
  412d9c:	mov	x1, x19
  412da0:	mov	w0, #0x20                  	// #32
  412da4:	bl	401820 <fputc@plt>
  412da8:	ldr	w2, [x24]
  412dac:	mov	w0, #0xc                   	// #12
  412db0:	ldr	x4, [x23, #8]
  412db4:	mov	w1, #0x0                   	// #0
  412db8:	smull	x0, w2, w0
  412dbc:	ldr	w0, [x4, x0]
  412dc0:	tbz	w0, #3, 4130a0 <ferror@plt+0x114b0>
  412dc4:	ldr	x26, [x24, #16]
  412dc8:	cbz	x26, 412eec <ferror@plt+0x112fc>
  412dcc:	mov	w22, #0xc                   	// #12
  412dd0:	b	412e00 <ferror@plt+0x11210>
  412dd4:	ldr	x4, [x23]
  412dd8:	add	x2, x2, x2, lsl #1
  412ddc:	ldr	x1, [sp, #120]
  412de0:	mov	x0, x19
  412de4:	ldr	x2, [x4, x2, lsl #3]
  412de8:	bl	401bc0 <fprintf@plt>
  412dec:	add	w28, w28, w0
  412df0:	ldr	x4, [x23, #8]
  412df4:	mov	w1, w25
  412df8:	ldr	x26, [x26, #8]
  412dfc:	cbz	x26, 412e38 <ferror@plt+0x11248>
  412e00:	ldr	w0, [x26]
  412e04:	add	w25, w1, #0x1
  412e08:	sxtw	x2, w0
  412e0c:	smull	x0, w0, w22
  412e10:	ldr	w0, [x4, x0]
  412e14:	tbnz	w0, #3, 412df8 <ferror@plt+0x11208>
  412e18:	cbz	w1, 412dd4 <ferror@plt+0x111e4>
  412e1c:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  412e20:	add	x1, x0, #0xbe0
  412e24:	mov	x0, x19
  412e28:	bl	401bc0 <fprintf@plt>
  412e2c:	ldrsw	x2, [x26]
  412e30:	add	w28, w28, w0
  412e34:	b	412dd4 <ferror@plt+0x111e4>
  412e38:	ldr	w2, [x24]
  412e3c:	mov	w0, #0xc                   	// #12
  412e40:	smull	x0, w2, w0
  412e44:	ldr	w0, [x4, x0]
  412e48:	tbz	w0, #3, 412e78 <ferror@plt+0x11288>
  412e4c:	add	w22, w1, #0x1
  412e50:	cbnz	w1, 4130ec <ferror@plt+0x114fc>
  412e54:	mov	w0, #0x18                  	// #24
  412e58:	ldr	x4, [x23]
  412e5c:	smull	x2, w2, w0
  412e60:	ldr	x1, [sp, #120]
  412e64:	mov	x0, x19
  412e68:	ldr	x2, [x4, x2]
  412e6c:	bl	401bc0 <fprintf@plt>
  412e70:	add	w28, w28, w0
  412e74:	mov	w1, w22
  412e78:	ldr	x26, [x24, #16]
  412e7c:	cbz	x26, 412f00 <ferror@plt+0x11310>
  412e80:	mov	w22, #0xc                   	// #12
  412e84:	b	412eb0 <ferror@plt+0x112c0>
  412e88:	ldr	x4, [x23]
  412e8c:	add	x2, x2, x2, lsl #1
  412e90:	ldr	x1, [sp, #120]
  412e94:	mov	x0, x19
  412e98:	ldr	x2, [x4, x2, lsl #3]
  412e9c:	bl	401bc0 <fprintf@plt>
  412ea0:	add	w28, w28, w0
  412ea4:	mov	w1, w25
  412ea8:	ldr	x26, [x26, #8]
  412eac:	cbz	x26, 412f00 <ferror@plt+0x11310>
  412eb0:	ldr	w0, [x26]
  412eb4:	add	w25, w1, #0x1
  412eb8:	ldr	x4, [x23, #8]
  412ebc:	sxtw	x2, w0
  412ec0:	smull	x0, w0, w22
  412ec4:	ldr	w0, [x4, x0]
  412ec8:	tbz	w0, #3, 412ea8 <ferror@plt+0x112b8>
  412ecc:	cbz	w1, 412e88 <ferror@plt+0x11298>
  412ed0:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  412ed4:	add	x1, x0, #0xbe0
  412ed8:	mov	x0, x19
  412edc:	bl	401bc0 <fprintf@plt>
  412ee0:	ldrsw	x2, [x26]
  412ee4:	add	w28, w28, w0
  412ee8:	b	412e88 <ferror@plt+0x11298>
  412eec:	ldr	w2, [x24]
  412ef0:	mov	w0, #0xc                   	// #12
  412ef4:	smull	x0, w2, w0
  412ef8:	ldr	w0, [x4, x0]
  412efc:	tbnz	w0, #3, 412e4c <ferror@plt+0x1125c>
  412f00:	ldr	w0, [sp, #132]
  412f04:	sub	w3, w0, w28
  412f08:	cmp	w3, #0x0
  412f0c:	sub	w22, w3, #0x1
  412f10:	b.le	412f30 <ferror@plt+0x11340>
  412f14:	nop
  412f18:	sub	w22, w22, #0x1
  412f1c:	mov	x1, x19
  412f20:	mov	w0, #0x20                  	// #32
  412f24:	bl	401820 <fputc@plt>
  412f28:	cmn	w22, #0x1
  412f2c:	b.ne	412f18 <ferror@plt+0x11328>  // b.any
  412f30:	ldr	w0, [x24]
  412f34:	mov	w2, #0x18                  	// #24
  412f38:	ldr	x1, [x23]
  412f3c:	adrp	x26, 423000 <ferror@plt+0x21410>
  412f40:	add	x3, x26, #0xcb8
  412f44:	str	x3, [sp, #112]
  412f48:	smaddl	x0, w0, w2, x1
  412f4c:	ldr	x22, [x0, #16]
  412f50:	cbz	x22, 4130cc <ferror@plt+0x114dc>
  412f54:	nop
  412f58:	ldrb	w26, [x22]
  412f5c:	cbz	w26, 412ff8 <ferror@plt+0x11408>
  412f60:	mov	x25, x22
  412f64:	mov	x27, #0x0                   	// #0
  412f68:	mov	w28, #0x0                   	// #0
  412f6c:	cbnz	w20, 412fa8 <ferror@plt+0x113b8>
  412f70:	b	41305c <ferror@plt+0x1146c>
  412f74:	bl	401a00 <__ctype_b_loc@plt>
  412f78:	add	w28, w28, #0x1
  412f7c:	ldr	x0, [x0]
  412f80:	ubfiz	x3, x26, #1, #8
  412f84:	cmp	w26, #0x2d
  412f88:	ldrh	w0, [x0, x3]
  412f8c:	and	w0, w0, #0x2000
  412f90:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  412f94:	csel	x27, x27, x25, eq  // eq = none
  412f98:	ldrb	w26, [x25, #1]!
  412f9c:	cmp	w20, w28
  412fa0:	cbz	w26, 412ff8 <ferror@plt+0x11408>
  412fa4:	b.eq	413010 <ferror@plt+0x11420>  // b.none
  412fa8:	cmp	w26, #0xa
  412fac:	b.ne	412f74 <ferror@plt+0x11384>  // b.any
  412fb0:	ldr	x1, [sp, #112]
  412fb4:	mov	x3, x22
  412fb8:	ldr	w0, [sp, #104]
  412fbc:	mov	w2, w28
  412fc0:	add	w26, w0, #0x3
  412fc4:	mov	x0, x19
  412fc8:	bl	401bc0 <fprintf@plt>
  412fcc:	nop
  412fd0:	sub	w26, w26, #0x1
  412fd4:	mov	x1, x19
  412fd8:	mov	w0, #0x20                  	// #32
  412fdc:	bl	401820 <fputc@plt>
  412fe0:	cmn	w26, #0x1
  412fe4:	b.ne	412fd0 <ferror@plt+0x113e0>  // b.any
  412fe8:	ldrb	w26, [x25, #1]
  412fec:	add	x22, x25, #0x1
  412ff0:	cbnz	w26, 412f60 <ferror@plt+0x11370>
  412ff4:	nop
  412ff8:	mov	x2, x22
  412ffc:	mov	x0, x19
  413000:	adrp	x1, 422000 <ferror@plt+0x20410>
  413004:	add	x1, x1, #0x658
  413008:	bl	401bc0 <fprintf@plt>
  41300c:	b	412d6c <ferror@plt+0x1117c>
  413010:	cmp	w26, #0xa
  413014:	b.eq	412fb0 <ferror@plt+0x113c0>  // b.none
  413018:	cbz	x27, 413068 <ferror@plt+0x11478>
  41301c:	ldr	x1, [sp, #112]
  413020:	mov	x3, x22
  413024:	sub	w2, w27, w22
  413028:	mov	x0, x19
  41302c:	add	x22, x27, #0x1
  413030:	bl	401bc0 <fprintf@plt>
  413034:	ldr	w0, [sp, #104]
  413038:	add	w25, w0, #0x3
  41303c:	nop
  413040:	sub	w25, w25, #0x1
  413044:	mov	x1, x19
  413048:	mov	w0, #0x20                  	// #32
  41304c:	bl	401820 <fputc@plt>
  413050:	cmn	w25, #0x1
  413054:	b.ne	413040 <ferror@plt+0x11450>  // b.any
  413058:	b	412f58 <ferror@plt+0x11368>
  41305c:	mov	w28, w20
  413060:	cmp	w26, #0xa
  413064:	b.eq	412fb0 <ferror@plt+0x113c0>  // b.none
  413068:	ldr	x1, [sp, #112]
  41306c:	mov	x3, x22
  413070:	mov	w2, w28
  413074:	add	x22, x25, #0x1
  413078:	mov	x0, x19
  41307c:	bl	401bc0 <fprintf@plt>
  413080:	b	413034 <ferror@plt+0x11444>
  413084:	cbz	x1, 413148 <ferror@plt+0x11558>
  413088:	mov	w4, #0x0                   	// #0
  41308c:	mov	w3, #0x0                   	// #0
  413090:	b	412b90 <ferror@plt+0x10fa0>
  413094:	cmp	w0, #0x0
  413098:	cset	w0, eq  // eq = none
  41309c:	b	412d00 <ferror@plt+0x11110>
  4130a0:	mov	w0, #0x18                  	// #24
  4130a4:	ldr	x3, [x23]
  4130a8:	smull	x2, w2, w0
  4130ac:	ldr	x1, [sp, #120]
  4130b0:	mov	x0, x19
  4130b4:	ldr	x2, [x3, x2]
  4130b8:	bl	401bc0 <fprintf@plt>
  4130bc:	add	w28, w0, w28
  4130c0:	mov	w1, #0x1                   	// #1
  4130c4:	ldr	x4, [x23, #8]
  4130c8:	b	412dc4 <ferror@plt+0x111d4>
  4130cc:	adrp	x22, 41d000 <ferror@plt+0x1b410>
  4130d0:	add	x22, x22, #0xd48
  4130d4:	mov	x2, x22
  4130d8:	mov	x0, x19
  4130dc:	adrp	x1, 422000 <ferror@plt+0x20410>
  4130e0:	add	x1, x1, #0x658
  4130e4:	bl	401bc0 <fprintf@plt>
  4130e8:	b	412d6c <ferror@plt+0x1117c>
  4130ec:	adrp	x0, 41e000 <ferror@plt+0x1c410>
  4130f0:	add	x1, x0, #0xbe0
  4130f4:	mov	x0, x19
  4130f8:	bl	401bc0 <fprintf@plt>
  4130fc:	ldr	w2, [x24]
  413100:	add	w28, w28, w0
  413104:	b	412e54 <ferror@plt+0x11264>
  413108:	ldr	x0, [x0, #24]
  41310c:	ldr	x21, [x0]
  413110:	mov	x0, x21
  413114:	bl	401790 <strlen@plt>
  413118:	add	x20, x21, x0
  41311c:	cmp	x21, x20
  413120:	b.ne	413134 <ferror@plt+0x11544>  // b.any
  413124:	b	413150 <ferror@plt+0x11560>
  413128:	sub	x20, x20, #0x1
  41312c:	cmp	x21, x20
  413130:	b.eq	413150 <ferror@plt+0x11560>  // b.none
  413134:	ldrb	w0, [x20]
  413138:	cmp	w0, #0x2f
  41313c:	b.ne	413128 <ferror@plt+0x11538>  // b.any
  413140:	add	x20, x20, #0x1
  413144:	b	41315c <ferror@plt+0x1156c>
  413148:	ldr	w3, [x8, #8]
  41314c:	b	412c28 <ferror@plt+0x11038>
  413150:	ldrb	w0, [x20]
  413154:	cmp	w0, #0x2f
  413158:	b.eq	413140 <ferror@plt+0x11550>  // b.none
  41315c:	mov	w2, #0x5                   	// #5
  413160:	adrp	x1, 423000 <ferror@plt+0x21410>
  413164:	mov	x0, #0x0                   	// #0
  413168:	add	x1, x1, #0xc98
  41316c:	bl	401ae0 <dcgettext@plt>
  413170:	mov	x1, x0
  413174:	mov	x2, x20
  413178:	mov	x0, x19
  41317c:	bl	401bc0 <fprintf@plt>
  413180:	b	412a1c <ferror@plt+0x10e2c>
  413184:	adrp	x0, 423000 <ferror@plt+0x21410>
  413188:	add	x0, x0, #0xcb0
  41318c:	bl	401b90 <getenv@plt>
  413190:	cbz	x0, 4131bc <ferror@plt+0x115cc>
  413194:	mov	w1, #0x4                   	// #4
  413198:	mov	w20, #0x0                   	// #0
  41319c:	mov	w22, w1
  4131a0:	mov	x21, #0x0                   	// #0
  4131a4:	str	wzr, [sp, #104]
  4131a8:	str	w1, [sp, #132]
  4131ac:	b	412c88 <ferror@plt+0x11098>
  4131b0:	mov	x3, x26
  4131b4:	mov	x0, #0x0                   	// #0
  4131b8:	b	412b2c <ferror@plt+0x10f3c>
  4131bc:	mov	w0, #0x4                   	// #4
  4131c0:	mov	x21, #0x0                   	// #0
  4131c4:	mov	w20, #0x0                   	// #0
  4131c8:	str	wzr, [sp, #104]
  4131cc:	str	w0, [sp, #132]
  4131d0:	b	412cb4 <ferror@plt+0x110c4>
  4131d4:	nop
  4131d8:	stp	x29, x30, [sp, #-176]!
  4131dc:	mov	x29, sp
  4131e0:	stp	x19, x20, [sp, #16]
  4131e4:	mov	x19, x0
  4131e8:	stp	x21, x22, [sp, #32]
  4131ec:	mov	x21, x1
  4131f0:	stp	x27, x28, [sp, #80]
  4131f4:	cbz	x1, 4131fc <ferror@plt+0x1160c>
  4131f8:	str	xzr, [x1]
  4131fc:	ldr	w20, [x19, #32]
  413200:	cbz	x2, 41320c <ferror@plt+0x1161c>
  413204:	str	w20, [x2]
  413208:	ldr	w20, [x19, #32]
  41320c:	ldr	w28, [x19, #20]
  413210:	cmp	w28, w20
  413214:	b.le	4132c8 <ferror@plt+0x116d8>
  413218:	stp	x25, x26, [sp, #64]
  41321c:	sbfiz	x0, x20, #3, #32
  413220:	ldr	w27, [x19, #36]
  413224:	ldr	x26, [x19, #24]
  413228:	str	x0, [sp, #128]
  41322c:	sxtw	x0, w27
  413230:	ldr	x1, [x26, w20, sxtw #3]
  413234:	adds	x25, x1, x0
  413238:	b.eq	413300 <ferror@plt+0x11710>  // b.none
  41323c:	cbz	w27, 4132e4 <ferror@plt+0x116f4>
  413240:	ldr	w7, [x19, #16]
  413244:	cmp	w7, #0x0
  413248:	b.le	413610 <ferror@plt+0x11a20>
  41324c:	ldp	x11, x8, [x19]
  413250:	mov	w12, #0xffffffff            	// #-1
  413254:	mov	w1, #0x0                   	// #0
  413258:	mov	w0, #0x0                   	// #0
  41325c:	stp	x23, x24, [sp, #48]
  413260:	mov	x4, x11
  413264:	mov	x2, x8
  413268:	ldr	w5, [x2]
  41326c:	add	x2, x2, #0xc
  413270:	tbnz	w5, #3, 413290 <ferror@plt+0x116a0>
  413274:	ldr	x6, [x4]
  413278:	ldrb	w5, [x25]
  41327c:	ldrb	w6, [x6, #1]
  413280:	cmp	w6, w5
  413284:	b.ne	413290 <ferror@plt+0x116a0>  // b.any
  413288:	add	w1, w1, #0x1
  41328c:	mov	w12, w0
  413290:	add	w0, w0, #0x1
  413294:	add	x4, x4, #0x18
  413298:	cmp	w7, w0
  41329c:	b.ne	413268 <ferror@plt+0x11678>  // b.any
  4132a0:	cbz	w1, 4133f8 <ferror@plt+0x11808>
  4132a4:	cmp	w1, #0x1
  4132a8:	b.eq	413308 <ferror@plt+0x11718>  // b.none
  4132ac:	mov	w27, #0xfffffffe            	// #-2
  4132b0:	ldp	x23, x24, [sp, #48]
  4132b4:	b	413400 <ferror@plt+0x11810>
  4132b8:	tbnz	w25, #2, 4133b8 <ferror@plt+0x117c8>
  4132bc:	ldp	x23, x24, [sp, #48]
  4132c0:	ldp	x25, x26, [sp, #64]
  4132c4:	nop
  4132c8:	mov	w27, #0x0                   	// #0
  4132cc:	mov	w0, w27
  4132d0:	ldp	x19, x20, [sp, #16]
  4132d4:	ldp	x21, x22, [sp, #32]
  4132d8:	ldp	x27, x28, [sp, #80]
  4132dc:	ldp	x29, x30, [sp], #176
  4132e0:	ret
  4132e4:	ldrb	w0, [x1, x0]
  4132e8:	cmp	w0, #0x2d
  4132ec:	b.ne	413300 <ferror@plt+0x11710>  // b.any
  4132f0:	ldrb	w0, [x25, #1]
  4132f4:	cmp	w0, #0x2d
  4132f8:	b.eq	41346c <ferror@plt+0x1187c>  // b.none
  4132fc:	cbnz	w0, 413450 <ferror@plt+0x11860>
  413300:	ldp	x25, x26, [sp, #64]
  413304:	b	4132c8 <ferror@plt+0x116d8>
  413308:	mov	w0, #0xc                   	// #12
  41330c:	ldrb	w2, [x25, #1]!
  413310:	mov	w4, #0x18                  	// #24
  413314:	smull	x0, w12, w0
  413318:	cmp	w2, #0x0
  41331c:	csel	x2, x25, xzr, ne  // ne = any
  413320:	smaddl	x24, w12, w4, x11
  413324:	str	x2, [sp, #144]
  413328:	ldr	w25, [x8, x0]
  41332c:	add	w2, w20, #0x1
  413330:	mov	w0, #0x0                   	// #0
  413334:	cmp	w28, w2
  413338:	b.le	41336c <ferror@plt+0x1177c>
  41333c:	ldr	x0, [sp, #128]
  413340:	mov	w4, #0x2d                  	// #45
  413344:	add	x0, x26, x0
  413348:	ldr	x5, [x0, #8]
  41334c:	ldrb	w0, [x5]
  413350:	subs	w0, w4, w0
  413354:	b.ne	413364 <ferror@plt+0x11774>  // b.any
  413358:	ldrb	w0, [x5, #1]
  41335c:	subs	w0, w4, w0
  413360:	b.eq	413420 <ferror@plt+0x11830>  // b.none
  413364:	cmp	w0, #0x0
  413368:	cset	w0, ne  // ne = any
  41336c:	tbz	w25, #0, 4133ac <ferror@plt+0x117bc>
  413370:	ldr	x0, [sp, #144]
  413374:	cbz	x0, 4133c4 <ferror@plt+0x117d4>
  413378:	cbnz	w1, 4133ec <ferror@plt+0x117fc>
  41337c:	ldrb	w0, [x19, #40]
  413380:	cbnz	w0, 413398 <ferror@plt+0x117a8>
  413384:	mov	w2, #0xfffffffc            	// #-4
  413388:	mov	x0, x19
  41338c:	bl	4126a8 <ferror@plt+0x10ab8>
  413390:	ldr	w2, [x19, #32]
  413394:	add	w2, w2, #0x1
  413398:	mov	w27, #0xfffffffc            	// #-4
  41339c:	ldp	x23, x24, [sp, #48]
  4133a0:	ldp	x25, x26, [sp, #64]
  4133a4:	stp	w2, wzr, [x19, #32]
  4133a8:	b	4132cc <ferror@plt+0x116dc>
  4133ac:	tbz	w25, #1, 4132b8 <ferror@plt+0x116c8>
  4133b0:	ldr	x3, [sp, #144]
  4133b4:	cbz	x3, 41342c <ferror@plt+0x1183c>
  4133b8:	cbz	x21, 4133c4 <ferror@plt+0x117d4>
  4133bc:	ldr	x0, [sp, #144]
  4133c0:	str	x0, [x21]
  4133c4:	stp	w2, wzr, [x19, #32]
  4133c8:	ldr	w27, [x24, #8]
  4133cc:	ldp	x19, x20, [sp, #16]
  4133d0:	mov	w0, w27
  4133d4:	ldp	x21, x22, [sp, #32]
  4133d8:	ldp	x23, x24, [sp, #48]
  4133dc:	ldp	x25, x26, [sp, #64]
  4133e0:	ldp	x27, x28, [sp, #80]
  4133e4:	ldp	x29, x30, [sp], #176
  4133e8:	ret
  4133ec:	add	w3, w27, #0x1
  4133f0:	str	w3, [x19, #36]
  4133f4:	b	4133c8 <ferror@plt+0x117d8>
  4133f8:	ldp	x23, x24, [sp, #48]
  4133fc:	mov	w27, #0xffffffff            	// #-1
  413400:	ldrb	w0, [x19, #40]
  413404:	cbnz	w0, 413464 <ferror@plt+0x11874>
  413408:	mov	x0, x19
  41340c:	mov	w2, w27
  413410:	mov	w1, #0x1                   	// #1
  413414:	bl	4126a8 <ferror@plt+0x10ab8>
  413418:	ldp	x25, x26, [sp, #64]
  41341c:	b	4132cc <ferror@plt+0x116dc>
  413420:	ldrb	w0, [x5, #2]
  413424:	neg	w0, w0
  413428:	b	413364 <ferror@plt+0x11774>
  41342c:	cbz	w0, 413620 <ferror@plt+0x11a30>
  413430:	cbz	x21, 413444 <ferror@plt+0x11854>
  413434:	ldr	x0, [sp, #128]
  413438:	add	x10, x26, x0
  41343c:	ldr	x0, [x10, #8]
  413440:	str	x0, [x21]
  413444:	add	w20, w20, #0x2
  413448:	stp	w20, wzr, [x19, #32]
  41344c:	b	4133c8 <ferror@plt+0x117d8>
  413450:	mov	w0, #0x1                   	// #1
  413454:	add	x25, x25, #0x1
  413458:	mov	w27, w0
  41345c:	str	w0, [x19, #36]
  413460:	b	413240 <ferror@plt+0x11650>
  413464:	ldp	x25, x26, [sp, #64]
  413468:	b	4132cc <ferror@plt+0x116dc>
  41346c:	ldrb	w0, [x25, #2]
  413470:	cbz	w0, 4135f0 <ferror@plt+0x11a00>
  413474:	stp	x23, x24, [sp, #48]
  413478:	add	x22, x25, #0x2
  41347c:	mov	x1, x22
  413480:	cmp	w0, #0x3d
  413484:	b.eq	413618 <ferror@plt+0x11a28>  // b.none
  413488:	ldrb	w0, [x1, #1]!
  41348c:	cmp	w0, #0x3d
  413490:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  413494:	b.ne	413488 <ferror@plt+0x11898>  // b.any
  413498:	str	xzr, [sp, #144]
  41349c:	sub	w13, w1, w22
  4134a0:	cbz	w0, 4134c0 <ferror@plt+0x118d0>
  4134a4:	ldrb	w0, [x1, #1]
  4134a8:	add	x1, x1, #0x1
  4134ac:	str	x1, [sp, #144]
  4134b0:	cbz	w0, 4134c0 <ferror@plt+0x118d0>
  4134b4:	mov	x0, x1
  4134b8:	ldrb	w1, [x0, #1]!
  4134bc:	cbnz	w1, 4134b8 <ferror@plt+0x118c8>
  4134c0:	ldr	w23, [x19, #16]
  4134c4:	cmp	w23, #0x0
  4134c8:	b.le	413584 <ferror@plt+0x11994>
  4134cc:	sxtw	x15, w13
  4134d0:	mov	w0, #0xffffffff            	// #-1
  4134d4:	ldp	x5, x4, [x19]
  4134d8:	mov	w6, #0x0                   	// #0
  4134dc:	str	wzr, [sp, #140]
  4134e0:	stp	wzr, w0, [sp, #152]
  4134e4:	stp	x5, x4, [sp, #160]
  4134e8:	ldr	w25, [x4]
  4134ec:	tbz	w25, #3, 413568 <ferror@plt+0x11978>
  4134f0:	ldr	w11, [x4, #4]
  4134f4:	mov	x24, x5
  4134f8:	str	w11, [sp, #136]
  4134fc:	mov	x2, x15
  413500:	mov	x1, x22
  413504:	cmp	w11, w13
  413508:	b.lt	413568 <ferror@plt+0x11978>  // b.tstop
  41350c:	ldr	x0, [x5]
  413510:	str	x5, [sp, #96]
  413514:	stp	w6, w13, [sp, #104]
  413518:	add	x0, x0, #0x2
  41351c:	stp	x4, x15, [sp, #112]
  413520:	bl	4018c0 <strncmp@plt>
  413524:	ldp	w6, w13, [sp, #104]
  413528:	ldr	x5, [sp, #96]
  41352c:	ldp	x4, x15, [sp, #112]
  413530:	cbnz	w0, 413568 <ferror@plt+0x11978>
  413534:	ldp	w11, w2, [sp, #136]
  413538:	str	w6, [sp, #156]
  41353c:	cmp	w11, w13
  413540:	add	w0, w2, #0x1
  413544:	b.eq	4135e8 <ferror@plt+0x119f8>  // b.none
  413548:	ldr	w3, [sp, #152]
  41354c:	ldr	w1, [x5, #8]
  413550:	cbz	w3, 41355c <ferror@plt+0x1196c>
  413554:	cmp	w3, w1
  413558:	csel	w0, w0, w2, ne  // ne = any
  41355c:	str	w0, [sp, #140]
  413560:	str	w1, [sp, #152]
  413564:	nop
  413568:	add	w6, w6, #0x1
  41356c:	add	x4, x4, #0xc
  413570:	cmp	w23, w6
  413574:	add	x5, x5, #0x18
  413578:	b.ne	4134e8 <ferror@plt+0x118f8>  // b.any
  41357c:	ldr	w0, [sp, #140]
  413580:	cbnz	w0, 4135ac <ferror@plt+0x119bc>
  413584:	mov	w27, #0xffffffff            	// #-1
  413588:	ldrb	w0, [x19, #40]
  41358c:	cbnz	w0, 4135bc <ferror@plt+0x119cc>
  413590:	mov	x0, x19
  413594:	mov	w2, w27
  413598:	mov	w1, #0x0                   	// #0
  41359c:	bl	4126a8 <ferror@plt+0x10ab8>
  4135a0:	ldp	x23, x24, [sp, #48]
  4135a4:	ldp	x25, x26, [sp, #64]
  4135a8:	b	4132cc <ferror@plt+0x116dc>
  4135ac:	cmp	w0, #0x1
  4135b0:	b.eq	4135c8 <ferror@plt+0x119d8>  // b.none
  4135b4:	mov	w27, #0xfffffffe            	// #-2
  4135b8:	b	413588 <ferror@plt+0x11998>
  4135bc:	ldp	x23, x24, [sp, #48]
  4135c0:	ldp	x25, x26, [sp, #64]
  4135c4:	b	4132cc <ferror@plt+0x116dc>
  4135c8:	ldr	w1, [sp, #156]
  4135cc:	mov	w0, #0xc                   	// #12
  4135d0:	ldr	x2, [sp, #160]
  4135d4:	mov	w12, #0x18                  	// #24
  4135d8:	smull	x0, w1, w0
  4135dc:	smaddl	x24, w1, w12, x2
  4135e0:	ldr	x1, [sp, #168]
  4135e4:	ldr	w25, [x1, x0]
  4135e8:	mov	w1, #0x0                   	// #0
  4135ec:	b	41332c <ferror@plt+0x1173c>
  4135f0:	add	w20, w20, #0x1
  4135f4:	cbz	x2, 413604 <ferror@plt+0x11a14>
  4135f8:	str	w20, [x2]
  4135fc:	ldr	w20, [x19, #32]
  413600:	add	w20, w20, #0x1
  413604:	ldp	x25, x26, [sp, #64]
  413608:	stp	w20, wzr, [x19, #32]
  41360c:	b	4132cc <ferror@plt+0x116dc>
  413610:	mov	w27, #0xffffffff            	// #-1
  413614:	b	413400 <ferror@plt+0x11810>
  413618:	mov	w13, #0x0                   	// #0
  41361c:	b	4134a4 <ferror@plt+0x118b4>
  413620:	ldrb	w0, [x19, #40]
  413624:	cbnz	w0, 413644 <ferror@plt+0x11a54>
  413628:	mov	w2, #0xfffffffd            	// #-3
  41362c:	mov	x0, x19
  413630:	mov	w27, w2
  413634:	bl	4126a8 <ferror@plt+0x10ab8>
  413638:	ldp	x23, x24, [sp, #48]
  41363c:	ldp	x25, x26, [sp, #64]
  413640:	b	4132cc <ferror@plt+0x116dc>
  413644:	mov	w27, #0xfffffffd            	// #-3
  413648:	ldp	x23, x24, [sp, #48]
  41364c:	ldp	x25, x26, [sp, #64]
  413650:	b	4132cc <ferror@plt+0x116dc>
  413654:	nop
  413658:	cbz	x0, 41368c <ferror@plt+0x11a9c>
  41365c:	stp	x29, x30, [sp, #-32]!
  413660:	mov	x29, sp
  413664:	str	x19, [sp, #16]
  413668:	mov	x19, x0
  41366c:	ldr	x0, [x0, #8]
  413670:	bl	401a30 <free@plt>
  413674:	mov	x0, x19
  413678:	bl	401a30 <free@plt>
  41367c:	mov	w0, #0x0                   	// #0
  413680:	ldr	x19, [sp, #16]
  413684:	ldp	x29, x30, [sp], #32
  413688:	ret
  41368c:	mov	w0, #0x0                   	// #0
  413690:	ret
  413694:	nop
  413698:	stp	x29, x30, [sp, #-32]!
  41369c:	mov	x29, sp
  4136a0:	stp	x19, x20, [sp, #16]
  4136a4:	mov	x20, x0
  4136a8:	ldrb	w4, [x0]
  4136ac:	cbz	w4, 4136e8 <ferror@plt+0x11af8>
  4136b0:	mov	w6, #0xf0cb                	// #61643
  4136b4:	add	x5, x0, #0x1
  4136b8:	mov	w2, #0x0                   	// #0
  4136bc:	movk	w6, #0x288d, lsl #16
  4136c0:	mov	w0, #0x65                  	// #101
  4136c4:	nop
  4136c8:	add	w3, w4, w2, lsl #1
  4136cc:	ldrb	w4, [x5], #1
  4136d0:	smull	x2, w3, w6
  4136d4:	asr	x2, x2, #36
  4136d8:	sub	w2, w2, w3, asr #31
  4136dc:	msub	w2, w2, w0, w3
  4136e0:	cbnz	w4, 4136c8 <ferror@plt+0x11ad8>
  4136e4:	add	x1, x1, w2, sxtw #3
  4136e8:	ldr	x19, [x1]
  4136ec:	cbnz	x19, 4136fc <ferror@plt+0x11b0c>
  4136f0:	b	41371c <ferror@plt+0x11b2c>
  4136f4:	ldr	x19, [x19, #8]
  4136f8:	cbz	x19, 41371c <ferror@plt+0x11b2c>
  4136fc:	ldr	x1, [x19, #16]
  413700:	mov	x0, x20
  413704:	bl	4019f0 <strcmp@plt>
  413708:	cbnz	w0, 4136f4 <ferror@plt+0x11b04>
  41370c:	mov	x0, x19
  413710:	ldp	x19, x20, [sp, #16]
  413714:	ldp	x29, x30, [sp], #32
  413718:	ret
  41371c:	adrp	x19, 45e000 <stdin@@GLIBC_2.17+0x320>
  413720:	add	x19, x19, #0x6b8
  413724:	mov	x0, x19
  413728:	ldp	x19, x20, [sp, #16]
  41372c:	ldp	x29, x30, [sp], #32
  413730:	ret
  413734:	nop
  413738:	stp	x29, x30, [sp, #-64]!
  41373c:	mov	x29, sp
  413740:	stp	x19, x20, [sp, #16]
  413744:	mov	x20, x0
  413748:	stp	x21, x22, [sp, #32]
  41374c:	mov	x22, x1
  413750:	mov	x21, x3
  413754:	stp	x23, x24, [sp, #48]
  413758:	mov	w23, w2
  41375c:	ldrb	w6, [x0]
  413760:	cbz	w6, 413798 <ferror@plt+0x11ba8>
  413764:	mov	w2, #0xf0cb                	// #61643
  413768:	add	x0, x0, #0x1
  41376c:	mov	w4, #0x0                   	// #0
  413770:	movk	w2, #0x288d, lsl #16
  413774:	mov	w1, #0x65                  	// #101
  413778:	add	w5, w6, w4, lsl #1
  41377c:	ldrb	w6, [x0], #1
  413780:	smull	x4, w5, w2
  413784:	asr	x4, x4, #36
  413788:	sub	w4, w4, w5, asr #31
  41378c:	msub	w4, w4, w1, w5
  413790:	cbnz	w6, 413778 <ferror@plt+0x11b88>
  413794:	add	x21, x21, w4, sxtw #3
  413798:	ldr	x24, [x21]
  41379c:	cbz	x24, 413818 <ferror@plt+0x11c28>
  4137a0:	mov	x19, x24
  4137a4:	b	4137b0 <ferror@plt+0x11bc0>
  4137a8:	ldr	x19, [x19, #8]
  4137ac:	cbz	x19, 4137d8 <ferror@plt+0x11be8>
  4137b0:	ldr	x1, [x19, #16]
  4137b4:	mov	x0, x20
  4137b8:	bl	4019f0 <strcmp@plt>
  4137bc:	cbnz	w0, 4137a8 <ferror@plt+0x11bb8>
  4137c0:	mov	w0, #0xffffffff            	// #-1
  4137c4:	ldp	x19, x20, [sp, #16]
  4137c8:	ldp	x21, x22, [sp, #32]
  4137cc:	ldp	x23, x24, [sp, #48]
  4137d0:	ldp	x29, x30, [sp], #64
  4137d4:	ret
  4137d8:	mov	x0, #0x28                  	// #40
  4137dc:	bl	4018b0 <malloc@plt>
  4137e0:	mov	x1, x0
  4137e4:	cbz	x0, 413828 <ferror@plt+0x11c38>
  4137e8:	str	x24, [x1, #8]
  4137ec:	str	x1, [x24]
  4137f0:	str	x1, [x21]
  4137f4:	mov	w0, #0x0                   	// #0
  4137f8:	str	xzr, [x1]
  4137fc:	stp	x20, x22, [x1, #16]
  413800:	str	w23, [x1, #32]
  413804:	ldp	x19, x20, [sp, #16]
  413808:	ldp	x21, x22, [sp, #32]
  41380c:	ldp	x23, x24, [sp, #48]
  413810:	ldp	x29, x30, [sp], #64
  413814:	ret
  413818:	mov	x0, #0x28                  	// #40
  41381c:	bl	4018b0 <malloc@plt>
  413820:	mov	x1, x0
  413824:	cbnz	x0, 413848 <ferror@plt+0x11c58>
  413828:	adrp	x1, 43a000 <ferror@plt+0x38410>
  41382c:	add	x1, x1, #0x7b8
  413830:	mov	w2, #0x5                   	// #5
  413834:	mov	x0, #0x0                   	// #0
  413838:	bl	401ae0 <dcgettext@plt>
  41383c:	bl	40d728 <ferror@plt+0xbb38>
  413840:	ldr	x1, [x21]
  413844:	cbnz	x1, 413850 <ferror@plt+0x11c60>
  413848:	str	xzr, [x1, #8]
  41384c:	b	4137f0 <ferror@plt+0x11c00>
  413850:	mov	x24, x1
  413854:	mov	x1, #0x0                   	// #0
  413858:	b	4137e8 <ferror@plt+0x11bf8>
  41385c:	nop
  413860:	stp	x29, x30, [sp, #-32]!
  413864:	mov	x29, sp
  413868:	str	x19, [sp, #16]
  41386c:	mov	w19, w1
  413870:	bl	40d7c0 <ferror@plt+0xbbd0>
  413874:	mov	w2, w19
  413878:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x320>
  41387c:	ldr	x19, [sp, #16]
  413880:	add	x3, x3, #0x6b8
  413884:	ldp	x29, x30, [sp], #32
  413888:	add	x3, x3, #0x28
  41388c:	mov	x1, #0x0                   	// #0
  413890:	b	413738 <ferror@plt+0x11b48>
  413894:	nop
  413898:	stp	x29, x30, [sp, #-16]!
  41389c:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  4138a0:	add	x1, x1, #0x6b8
  4138a4:	mov	x29, sp
  4138a8:	add	x1, x1, #0x28
  4138ac:	bl	413698 <ferror@plt+0x11aa8>
  4138b0:	ldp	x29, x30, [sp], #16
  4138b4:	ldr	w0, [x0, #32]
  4138b8:	ret
  4138bc:	nop
  4138c0:	stp	x29, x30, [sp, #-32]!
  4138c4:	mov	x29, sp
  4138c8:	stp	x19, x20, [sp, #16]
  4138cc:	mov	x20, x1
  4138d0:	bl	40d7c0 <ferror@plt+0xbbd0>
  4138d4:	mov	x19, x0
  4138d8:	mov	x0, x20
  4138dc:	bl	40d7c0 <ferror@plt+0xbbd0>
  4138e0:	mov	x1, x0
  4138e4:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x320>
  4138e8:	add	x3, x3, #0x6b8
  4138ec:	mov	x0, x19
  4138f0:	add	x3, x3, #0x350
  4138f4:	mov	w2, #0x0                   	// #0
  4138f8:	bl	413738 <ferror@plt+0x11b48>
  4138fc:	cbnz	w0, 41390c <ferror@plt+0x11d1c>
  413900:	ldp	x19, x20, [sp, #16]
  413904:	ldp	x29, x30, [sp], #32
  413908:	ret
  41390c:	mov	w2, #0x5                   	// #5
  413910:	adrp	x1, 43a000 <ferror@plt+0x38410>
  413914:	mov	x0, #0x0                   	// #0
  413918:	add	x1, x1, #0x7e0
  41391c:	bl	401ae0 <dcgettext@plt>
  413920:	ldp	x19, x20, [sp, #16]
  413924:	ldp	x29, x30, [sp], #32
  413928:	b	40faf8 <ferror@plt+0xdf08>
  41392c:	nop
  413930:	stp	x29, x30, [sp, #-16]!
  413934:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  413938:	add	x1, x1, #0x6b8
  41393c:	mov	x29, sp
  413940:	add	x1, x1, #0x350
  413944:	bl	413698 <ferror@plt+0x11aa8>
  413948:	ldp	x29, x30, [sp], #16
  41394c:	ldr	x0, [x0, #24]
  413950:	ret
  413954:	nop
  413958:	stp	x29, x30, [sp, #-64]!
  41395c:	adrp	x4, 464000 <stdin@@GLIBC_2.17+0x6320>
  413960:	mov	x2, #0x4                   	// #4
  413964:	mov	x29, sp
  413968:	stp	x19, x20, [sp, #16]
  41396c:	adrp	x20, 45f000 <stdin@@GLIBC_2.17+0x1320>
  413970:	ldr	w3, [x4, #4000]
  413974:	adrp	x19, 464000 <stdin@@GLIBC_2.17+0x6320>
  413978:	str	x23, [sp, #48]
  41397c:	ldr	x0, [x20, #2592]
  413980:	add	w3, w3, #0x1
  413984:	ldr	w1, [x19, #2728]
  413988:	adrp	x23, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41398c:	str	w3, [x4, #4000]
  413990:	add	w1, w1, #0x28
  413994:	str	w1, [x19, #2728]
  413998:	stp	x21, x22, [sp, #32]
  41399c:	bl	40e2c8 <ferror@plt+0xc6d8>
  4139a0:	ldr	w1, [x19, #2728]
  4139a4:	mov	x2, x0
  4139a8:	adrp	x22, 464000 <stdin@@GLIBC_2.17+0x6320>
  4139ac:	ldr	x0, [x23, #2824]
  4139b0:	str	x2, [x20, #2592]
  4139b4:	mov	x2, #0x4                   	// #4
  4139b8:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x6320>
  4139bc:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x5320>
  4139c0:	bl	40e2c8 <ferror@plt+0xc6d8>
  4139c4:	mov	x3, x0
  4139c8:	ldr	w1, [x19, #2728]
  4139cc:	mov	x2, #0x4                   	// #4
  4139d0:	ldr	x0, [x22, #2696]
  4139d4:	str	x3, [x23, #2824]
  4139d8:	bl	40e2c8 <ferror@plt+0xc6d8>
  4139dc:	mov	x3, x0
  4139e0:	ldr	w1, [x19, #2728]
  4139e4:	mov	x2, #0x4                   	// #4
  4139e8:	ldr	x0, [x21, #2744]
  4139ec:	str	x3, [x22, #2696]
  4139f0:	bl	40e2c8 <ferror@plt+0xc6d8>
  4139f4:	mov	x3, x0
  4139f8:	ldr	w1, [x19, #2728]
  4139fc:	mov	x2, #0x8                   	// #8
  413a00:	ldr	x0, [x20, #656]
  413a04:	str	x3, [x21, #2744]
  413a08:	bl	40e2c8 <ferror@plt+0xc6d8>
  413a0c:	str	x0, [x20, #656]
  413a10:	ldp	x19, x20, [sp, #16]
  413a14:	ldp	x21, x22, [sp, #32]
  413a18:	ldr	x23, [sp, #48]
  413a1c:	ldp	x29, x30, [sp], #64
  413a20:	ret
  413a24:	nop
  413a28:	stp	x29, x30, [sp, #-64]!
  413a2c:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  413a30:	mov	x29, sp
  413a34:	stp	x19, x20, [sp, #16]
  413a38:	adrp	x19, 462000 <stdin@@GLIBC_2.17+0x4320>
  413a3c:	ldr	w2, [x19, #1420]
  413a40:	stp	x21, x22, [sp, #32]
  413a44:	mov	x21, x0
  413a48:	add	w2, w2, #0x1
  413a4c:	ldr	w0, [x3, #2728]
  413a50:	mov	w22, w1
  413a54:	str	w2, [x19, #1420]
  413a58:	stp	x23, x24, [sp, #48]
  413a5c:	cmp	w2, w0
  413a60:	b.ge	413b08 <ferror@plt+0x11f18>  // b.tcont
  413a64:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x5320>
  413a68:	sxtw	x20, w2
  413a6c:	mov	x0, x21
  413a70:	ldr	x24, [x23, #656]
  413a74:	bl	40d7c0 <ferror@plt+0xbbd0>
  413a78:	ldr	x1, [x23, #656]
  413a7c:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x320>
  413a80:	ldr	w2, [x19, #1420]
  413a84:	add	x3, x3, #0x6b8
  413a88:	str	x0, [x24, x20, lsl #3]
  413a8c:	add	x3, x3, #0x678
  413a90:	ldr	x0, [x1, w2, sxtw #3]
  413a94:	mov	x1, #0x0                   	// #0
  413a98:	bl	413738 <ferror@plt+0x11b48>
  413a9c:	cbnz	w0, 413b14 <ferror@plt+0x11f24>
  413aa0:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  413aa4:	ldrsw	x21, [x19, #1420]
  413aa8:	mov	w0, #0x101                 	// #257
  413aac:	ldr	x20, [x1, #2592]
  413ab0:	bl	40eb20 <ferror@plt+0xcf30>
  413ab4:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  413ab8:	mov	w2, w0
  413abc:	mov	w0, #0x101                 	// #257
  413ac0:	str	w2, [x20, x21, lsl #2]
  413ac4:	ldr	x20, [x1, #2824]
  413ac8:	ldrsw	x21, [x19, #1420]
  413acc:	bl	40eb20 <ferror@plt+0xcf30>
  413ad0:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  413ad4:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  413ad8:	ldp	x23, x24, [sp, #48]
  413adc:	ldr	x1, [x1, #2696]
  413ae0:	str	w0, [x20, x21, lsl #2]
  413ae4:	ldr	x0, [x2, #2744]
  413ae8:	ldrsw	x2, [x19, #1420]
  413aec:	str	w22, [x1, x2, lsl #2]
  413af0:	ldp	x21, x22, [sp, #32]
  413af4:	ldrsw	x1, [x19, #1420]
  413af8:	ldp	x19, x20, [sp, #16]
  413afc:	str	wzr, [x0, x1, lsl #2]
  413b00:	ldp	x29, x30, [sp], #64
  413b04:	ret
  413b08:	bl	413958 <ferror@plt+0x11d68>
  413b0c:	ldr	w2, [x19, #1420]
  413b10:	b	413a64 <ferror@plt+0x11e74>
  413b14:	mov	w2, #0x5                   	// #5
  413b18:	adrp	x1, 43a000 <ferror@plt+0x38410>
  413b1c:	mov	x0, #0x0                   	// #0
  413b20:	add	x1, x1, #0x7f8
  413b24:	bl	401ae0 <dcgettext@plt>
  413b28:	mov	x1, x21
  413b2c:	bl	40fbe0 <ferror@plt+0xdff0>
  413b30:	b	413aa0 <ferror@plt+0x11eb0>
  413b34:	nop
  413b38:	stp	x29, x30, [sp, #-16]!
  413b3c:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  413b40:	add	x1, x1, #0x6b8
  413b44:	mov	x29, sp
  413b48:	add	x1, x1, #0x678
  413b4c:	bl	413698 <ferror@plt+0x11aa8>
  413b50:	ldp	x29, x30, [sp], #16
  413b54:	ldr	w0, [x0, #32]
  413b58:	ret
  413b5c:	nop
  413b60:	stp	x29, x30, [sp, #-64]!
  413b64:	mov	x29, sp
  413b68:	ldr	w3, [x1]
  413b6c:	stp	x19, x20, [sp, #16]
  413b70:	negs	w2, w3
  413b74:	and	w2, w2, #0x7
  413b78:	and	w3, w3, #0x7
  413b7c:	csneg	w2, w3, w2, mi  // mi = first
  413b80:	neg	w2, w2
  413b84:	ands	w19, w2, #0x7
  413b88:	b.eq	413bf4 <ferror@plt+0x12004>  // b.none
  413b8c:	stp	x21, x22, [sp, #32]
  413b90:	mov	x21, x1
  413b94:	mov	x22, x0
  413b98:	mov	w20, #0x0                   	// #0
  413b9c:	ldr	x3, [x22]
  413ba0:	mov	x2, #0x1                   	// #1
  413ba4:	add	x0, sp, #0x3f
  413ba8:	mov	x1, x2
  413bac:	add	w20, w20, #0x1
  413bb0:	strb	wzr, [sp, #63]
  413bb4:	bl	401a80 <fwrite@plt>
  413bb8:	cmp	w0, #0x1
  413bbc:	b.eq	413bd8 <ferror@plt+0x11fe8>  // b.none
  413bc0:	ldp	x21, x22, [sp, #32]
  413bc4:	mov	w20, #0xffffffff            	// #-1
  413bc8:	mov	w0, w20
  413bcc:	ldp	x19, x20, [sp, #16]
  413bd0:	ldp	x29, x30, [sp], #64
  413bd4:	ret
  413bd8:	ldr	w0, [x21]
  413bdc:	cmp	w19, w20
  413be0:	add	w0, w0, #0x1
  413be4:	str	w0, [x21]
  413be8:	b.ne	413b9c <ferror@plt+0x11fac>  // b.any
  413bec:	ldp	x21, x22, [sp, #32]
  413bf0:	b	413bc8 <ferror@plt+0x11fd8>
  413bf4:	mov	w20, #0x0                   	// #0
  413bf8:	b	413bc8 <ferror@plt+0x11fd8>
  413bfc:	nop
  413c00:	mov	x2, x0
  413c04:	mov	w0, #0x0                   	// #0
  413c08:	str	x1, [x2]
  413c0c:	str	wzr, [x2, #8]
  413c10:	ret
  413c14:	nop
  413c18:	stp	x29, x30, [sp, #-48]!
  413c1c:	mov	w3, #0x57b1                	// #22449
  413c20:	movk	w3, #0xf13c, lsl #16
  413c24:	mov	x29, sp
  413c28:	stp	x19, x20, [sp, #16]
  413c2c:	mov	x19, x0
  413c30:	mov	x0, x1
  413c34:	stp	x21, x22, [sp, #32]
  413c38:	mov	x21, x2
  413c3c:	mov	x22, x1
  413c40:	stp	xzr, xzr, [x19]
  413c44:	str	w3, [x19]
  413c48:	stp	xzr, xzr, [x19, #16]
  413c4c:	bl	401790 <strlen@plt>
  413c50:	mov	x20, x0
  413c54:	mov	x0, x21
  413c58:	bl	401790 <strlen@plt>
  413c5c:	add	w3, w20, w0
  413c60:	mov	x0, x22
  413c64:	neg	w1, w3
  413c68:	add	w3, w3, #0x10
  413c6c:	and	w1, w1, #0x7
  413c70:	add	w3, w1, w3
  413c74:	str	w3, [x19, #4]
  413c78:	bl	40d7c0 <ferror@plt+0xbbd0>
  413c7c:	str	x0, [x19, #16]
  413c80:	mov	x0, x21
  413c84:	bl	40d7c0 <ferror@plt+0xbbd0>
  413c88:	mov	x1, x0
  413c8c:	ldp	x21, x22, [sp, #32]
  413c90:	str	x1, [x19, #24]
  413c94:	mov	w0, #0x0                   	// #0
  413c98:	ldp	x19, x20, [sp, #16]
  413c9c:	ldp	x29, x30, [sp], #48
  413ca0:	ret
  413ca4:	nop
  413ca8:	mov	x2, x0
  413cac:	mov	w3, #0x4                   	// #4
  413cb0:	mov	w0, #0x0                   	// #0
  413cb4:	stp	xzr, xzr, [x2]
  413cb8:	strh	w1, [x2]
  413cbc:	strh	w3, [x2, #2]
  413cc0:	str	xzr, [x2, #16]
  413cc4:	ret
  413cc8:	stp	x29, x30, [sp, #-32]!
  413ccc:	mov	x29, sp
  413cd0:	str	x19, [sp, #16]
  413cd4:	mov	x19, x0
  413cd8:	ldr	x0, [x0, #16]
  413cdc:	bl	401a30 <free@plt>
  413ce0:	mov	x0, x19
  413ce4:	bl	401a30 <free@plt>
  413ce8:	mov	w0, #0x0                   	// #0
  413cec:	ldr	x19, [sp, #16]
  413cf0:	ldp	x29, x30, [sp], #32
  413cf4:	ret
  413cf8:	stp	x29, x30, [sp, #-32]!
  413cfc:	sxtw	x2, w2
  413d00:	mov	x29, sp
  413d04:	stp	x19, x20, [sp, #16]
  413d08:	mov	x20, x0
  413d0c:	mov	x19, x2
  413d10:	mov	x0, x1
  413d14:	mov	x1, #0x1                   	// #1
  413d18:	ldr	x3, [x20]
  413d1c:	bl	401a80 <fwrite@plt>
  413d20:	cmp	w19, w0
  413d24:	b.ne	413d44 <ferror@plt+0x12154>  // b.any
  413d28:	ldr	w2, [x20, #8]
  413d2c:	mov	w0, w19
  413d30:	add	w19, w2, w19
  413d34:	str	w19, [x20, #8]
  413d38:	ldp	x19, x20, [sp, #16]
  413d3c:	ldp	x29, x30, [sp], #32
  413d40:	ret
  413d44:	mov	w0, #0xffffffff            	// #-1
  413d48:	b	413d38 <ferror@plt+0x12148>
  413d4c:	nop
  413d50:	stp	x29, x30, [sp, #-48]!
  413d54:	rev	w3, w1
  413d58:	mov	x2, #0x1                   	// #1
  413d5c:	mov	x29, sp
  413d60:	str	x19, [sp, #16]
  413d64:	mov	x19, x0
  413d68:	str	w3, [sp, #44]
  413d6c:	add	x0, sp, #0x2c
  413d70:	mov	x1, #0x4                   	// #4
  413d74:	ldr	x3, [x19]
  413d78:	bl	401a80 <fwrite@plt>
  413d7c:	cmp	w0, #0x1
  413d80:	b.ne	413da0 <ferror@plt+0x121b0>  // b.any
  413d84:	ldr	w1, [x19, #8]
  413d88:	mov	w0, #0x4                   	// #4
  413d8c:	add	w1, w1, w0
  413d90:	str	w1, [x19, #8]
  413d94:	ldr	x19, [sp, #16]
  413d98:	ldp	x29, x30, [sp], #48
  413d9c:	ret
  413da0:	mov	w0, #0xffffffff            	// #-1
  413da4:	b	413d94 <ferror@plt+0x121a4>
  413da8:	stp	x29, x30, [sp, #-48]!
  413dac:	rev16	w3, w1
  413db0:	mov	x2, #0x1                   	// #1
  413db4:	mov	x29, sp
  413db8:	str	x19, [sp, #16]
  413dbc:	mov	x19, x0
  413dc0:	strh	w3, [sp, #46]
  413dc4:	add	x0, sp, #0x2e
  413dc8:	mov	x1, #0x2                   	// #2
  413dcc:	ldr	x3, [x19]
  413dd0:	bl	401a80 <fwrite@plt>
  413dd4:	cmp	w0, #0x1
  413dd8:	b.ne	413df8 <ferror@plt+0x12208>  // b.any
  413ddc:	ldr	w1, [x19, #8]
  413de0:	mov	w0, #0x2                   	// #2
  413de4:	add	w1, w1, w0
  413de8:	str	w1, [x19, #8]
  413dec:	ldr	x19, [sp, #16]
  413df0:	ldp	x29, x30, [sp], #48
  413df4:	ret
  413df8:	mov	w0, #0xffffffff            	// #-1
  413dfc:	b	413dec <ferror@plt+0x121fc>
  413e00:	stp	x29, x30, [sp, #-64]!
  413e04:	mov	x29, sp
  413e08:	stp	x21, x22, [sp, #32]
  413e0c:	mov	x22, x1
  413e10:	ldr	w1, [x1]
  413e14:	stp	x19, x20, [sp, #16]
  413e18:	mov	x19, x0
  413e1c:	str	x23, [sp, #48]
  413e20:	bl	413d50 <ferror@plt+0x12160>
  413e24:	tbnz	w0, #31, 414040 <ferror@plt+0x12450>
  413e28:	ldr	w1, [x22, #4]
  413e2c:	mov	x0, x19
  413e30:	bl	413d50 <ferror@plt+0x12160>
  413e34:	tbnz	w0, #31, 414040 <ferror@plt+0x12450>
  413e38:	mov	x1, x19
  413e3c:	ldr	x0, [x1], #16
  413e40:	bl	4017d0 <fgetpos@plt>
  413e44:	cbnz	w0, 41413c <ferror@plt+0x1254c>
  413e48:	ldr	w1, [x22, #8]
  413e4c:	mov	x0, x19
  413e50:	bl	413d50 <ferror@plt+0x12160>
  413e54:	tbnz	w0, #31, 413fec <ferror@plt+0x123fc>
  413e58:	ldrh	w1, [x22, #12]
  413e5c:	mov	x0, x19
  413e60:	bl	413da8 <ferror@plt+0x121b8>
  413e64:	tbnz	w0, #31, 413fec <ferror@plt+0x123fc>
  413e68:	ldr	x21, [x22, #16]
  413e6c:	mov	x0, x21
  413e70:	bl	401790 <strlen@plt>
  413e74:	ldr	x3, [x19]
  413e78:	add	w23, w0, #0x1
  413e7c:	mov	x20, x0
  413e80:	mov	x1, #0x1                   	// #1
  413e84:	mov	x0, x21
  413e88:	sxtw	x2, w23
  413e8c:	bl	401a80 <fwrite@plt>
  413e90:	cmp	w23, w0
  413e94:	b.ne	413f18 <ferror@plt+0x12328>  // b.any
  413e98:	ldr	w0, [x19, #8]
  413e9c:	add	w21, w20, #0xf
  413ea0:	add	w23, w0, w23
  413ea4:	str	w23, [x19, #8]
  413ea8:	ldr	x23, [x22, #24]
  413eac:	mov	x0, x23
  413eb0:	bl	401790 <strlen@plt>
  413eb4:	ldr	x3, [x19]
  413eb8:	add	w20, w0, #0x1
  413ebc:	mov	x1, #0x1                   	// #1
  413ec0:	mov	x0, x23
  413ec4:	sxtw	x2, w20
  413ec8:	bl	401a80 <fwrite@plt>
  413ecc:	cmp	w20, w0
  413ed0:	b.ne	413f90 <ferror@plt+0x123a0>  // b.any
  413ed4:	ldr	w0, [x19, #8]
  413ed8:	add	w0, w0, w20
  413edc:	str	w0, [x19, #8]
  413ee0:	add	x1, x19, #0x8
  413ee4:	mov	x0, x19
  413ee8:	add	w20, w21, w20
  413eec:	bl	413b60 <ferror@plt+0x11f70>
  413ef0:	tbnz	w0, #31, 4140e8 <ferror@plt+0x124f8>
  413ef4:	add	w20, w20, w0
  413ef8:	ldr	w0, [x22, #4]
  413efc:	cmp	w0, w20
  413f00:	b.ne	414094 <ferror@plt+0x124a4>  // b.any
  413f04:	ldp	x19, x20, [sp, #16]
  413f08:	ldp	x21, x22, [sp, #32]
  413f0c:	ldr	x23, [sp, #48]
  413f10:	ldp	x29, x30, [sp], #64
  413f14:	ret
  413f18:	cmn	w23, #0x1
  413f1c:	mov	w21, #0xd                   	// #13
  413f20:	b.eq	413ea8 <ferror@plt+0x122b8>  // b.none
  413f24:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  413f28:	mov	w2, #0x5                   	// #5
  413f2c:	adrp	x1, 422000 <ferror@plt+0x20410>
  413f30:	add	x1, x1, #0x3e0
  413f34:	ldr	x20, [x0, #3280]
  413f38:	mov	x0, #0x0                   	// #0
  413f3c:	bl	401ae0 <dcgettext@plt>
  413f40:	mov	x19, x0
  413f44:	adrp	x3, 455000 <ferror@plt+0x53410>
  413f48:	mov	w2, #0x5                   	// #5
  413f4c:	adrp	x1, 43a000 <ferror@plt+0x38410>
  413f50:	mov	x0, #0x0                   	// #0
  413f54:	ldr	x21, [x3, #624]
  413f58:	add	x1, x1, #0x888
  413f5c:	bl	401ae0 <dcgettext@plt>
  413f60:	mov	x5, x0
  413f64:	adrp	x3, 43a000 <ferror@plt+0x38410>
  413f68:	mov	x2, x21
  413f6c:	add	x3, x3, #0x848
  413f70:	mov	w4, #0xa3                  	// #163
  413f74:	mov	x1, x19
  413f78:	mov	x0, x20
  413f7c:	bl	401bc0 <fprintf@plt>
  413f80:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  413f84:	mov	w1, #0x2                   	// #2
  413f88:	add	x0, x0, #0xad8
  413f8c:	bl	401b20 <longjmp@plt>
  413f90:	cmn	w20, #0x1
  413f94:	b.eq	413ee0 <ferror@plt+0x122f0>  // b.none
  413f98:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  413f9c:	mov	w2, #0x5                   	// #5
  413fa0:	adrp	x1, 422000 <ferror@plt+0x20410>
  413fa4:	add	x1, x1, #0x3e0
  413fa8:	ldr	x20, [x0, #3280]
  413fac:	mov	x0, #0x0                   	// #0
  413fb0:	bl	401ae0 <dcgettext@plt>
  413fb4:	mov	x19, x0
  413fb8:	adrp	x3, 455000 <ferror@plt+0x53410>
  413fbc:	mov	w2, #0x5                   	// #5
  413fc0:	adrp	x1, 43a000 <ferror@plt+0x38410>
  413fc4:	mov	x0, #0x0                   	// #0
  413fc8:	ldr	x21, [x3, #624]
  413fcc:	add	x1, x1, #0x8a8
  413fd0:	bl	401ae0 <dcgettext@plt>
  413fd4:	mov	x5, x0
  413fd8:	adrp	x3, 43a000 <ferror@plt+0x38410>
  413fdc:	mov	x2, x21
  413fe0:	add	x3, x3, #0x848
  413fe4:	mov	w4, #0xa8                  	// #168
  413fe8:	b	413f74 <ferror@plt+0x12384>
  413fec:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  413ff0:	mov	w2, #0x5                   	// #5
  413ff4:	adrp	x1, 422000 <ferror@plt+0x20410>
  413ff8:	add	x1, x1, #0x3e0
  413ffc:	ldr	x20, [x0, #3280]
  414000:	mov	x0, #0x0                   	// #0
  414004:	bl	401ae0 <dcgettext@plt>
  414008:	mov	x19, x0
  41400c:	adrp	x3, 455000 <ferror@plt+0x53410>
  414010:	mov	w2, #0x5                   	// #5
  414014:	adrp	x1, 43a000 <ferror@plt+0x38410>
  414018:	mov	x0, #0x0                   	// #0
  41401c:	ldr	x21, [x3, #624]
  414020:	add	x1, x1, #0x868
  414024:	bl	401ae0 <dcgettext@plt>
  414028:	mov	x5, x0
  41402c:	adrp	x3, 43a000 <ferror@plt+0x38410>
  414030:	mov	x2, x21
  414034:	add	x3, x3, #0x848
  414038:	mov	w4, #0x9e                  	// #158
  41403c:	b	413f74 <ferror@plt+0x12384>
  414040:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  414044:	mov	w2, #0x5                   	// #5
  414048:	adrp	x1, 422000 <ferror@plt+0x20410>
  41404c:	add	x1, x1, #0x3e0
  414050:	ldr	x20, [x0, #3280]
  414054:	mov	x0, #0x0                   	// #0
  414058:	bl	401ae0 <dcgettext@plt>
  41405c:	mov	x19, x0
  414060:	adrp	x3, 455000 <ferror@plt+0x53410>
  414064:	mov	w2, #0x5                   	// #5
  414068:	adrp	x1, 43a000 <ferror@plt+0x38410>
  41406c:	mov	x0, #0x0                   	// #0
  414070:	ldr	x21, [x3, #624]
  414074:	add	x1, x1, #0x820
  414078:	bl	401ae0 <dcgettext@plt>
  41407c:	mov	x5, x0
  414080:	adrp	x3, 43a000 <ferror@plt+0x38410>
  414084:	mov	x2, x21
  414088:	add	x3, x3, #0x848
  41408c:	mov	w4, #0x96                  	// #150
  414090:	b	413f74 <ferror@plt+0x12384>
  414094:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  414098:	mov	w2, #0x5                   	// #5
  41409c:	adrp	x1, 422000 <ferror@plt+0x20410>
  4140a0:	add	x1, x1, #0x3e0
  4140a4:	ldr	x20, [x0, #3280]
  4140a8:	mov	x0, #0x0                   	// #0
  4140ac:	bl	401ae0 <dcgettext@plt>
  4140b0:	mov	x19, x0
  4140b4:	adrp	x3, 455000 <ferror@plt+0x53410>
  4140b8:	mov	w2, #0x5                   	// #5
  4140bc:	adrp	x1, 43a000 <ferror@plt+0x38410>
  4140c0:	mov	x0, #0x0                   	// #0
  4140c4:	ldr	x21, [x3, #624]
  4140c8:	add	x1, x1, #0x8c0
  4140cc:	bl	401ae0 <dcgettext@plt>
  4140d0:	mov	x5, x0
  4140d4:	adrp	x3, 43a000 <ferror@plt+0x38410>
  4140d8:	mov	x2, x21
  4140dc:	add	x3, x3, #0x848
  4140e0:	mov	w4, #0xb2                  	// #178
  4140e4:	b	413f74 <ferror@plt+0x12384>
  4140e8:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  4140ec:	mov	w2, #0x5                   	// #5
  4140f0:	adrp	x1, 422000 <ferror@plt+0x20410>
  4140f4:	add	x1, x1, #0x3e0
  4140f8:	ldr	x20, [x0, #3280]
  4140fc:	mov	x0, #0x0                   	// #0
  414100:	bl	401ae0 <dcgettext@plt>
  414104:	mov	x19, x0
  414108:	adrp	x3, 455000 <ferror@plt+0x53410>
  41410c:	mov	w2, #0x5                   	// #5
  414110:	adrp	x1, 43a000 <ferror@plt+0x38410>
  414114:	mov	x0, #0x0                   	// #0
  414118:	ldr	x21, [x3, #624]
  41411c:	add	x1, x1, #0x8c0
  414120:	bl	401ae0 <dcgettext@plt>
  414124:	mov	x5, x0
  414128:	adrp	x3, 43a000 <ferror@plt+0x38410>
  41412c:	mov	x2, x21
  414130:	add	x3, x3, #0x848
  414134:	mov	w4, #0xad                  	// #173
  414138:	b	413f74 <ferror@plt+0x12384>
  41413c:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  414140:	mov	w2, #0x5                   	// #5
  414144:	adrp	x1, 422000 <ferror@plt+0x20410>
  414148:	add	x1, x1, #0x3e0
  41414c:	ldr	x20, [x0, #3280]
  414150:	mov	x0, #0x0                   	// #0
  414154:	bl	401ae0 <dcgettext@plt>
  414158:	mov	x19, x0
  41415c:	adrp	x3, 455000 <ferror@plt+0x53410>
  414160:	mov	w2, #0x5                   	// #5
  414164:	adrp	x1, 43a000 <ferror@plt+0x38410>
  414168:	mov	x0, #0x0                   	// #0
  41416c:	ldr	x21, [x3, #624]
  414170:	add	x1, x1, #0x858
  414174:	bl	401ae0 <dcgettext@plt>
  414178:	mov	x5, x0
  41417c:	adrp	x3, 43a000 <ferror@plt+0x38410>
  414180:	mov	x2, x21
  414184:	add	x3, x3, #0x848
  414188:	mov	w4, #0x9a                  	// #154
  41418c:	b	413f74 <ferror@plt+0x12384>
  414190:	stp	x29, x30, [sp, #-80]!
  414194:	mov	x29, sp
  414198:	stp	x19, x20, [sp, #16]
  41419c:	mov	x20, x1
  4141a0:	ldrh	w1, [x1]
  4141a4:	stp	x21, x22, [sp, #32]
  4141a8:	mov	x22, x0
  4141ac:	bl	413da8 <ferror@plt+0x121b8>
  4141b0:	tbnz	w0, #31, 41438c <ferror@plt+0x1279c>
  4141b4:	ldrh	w1, [x20, #2]
  4141b8:	mov	w21, w0
  4141bc:	mov	x0, x22
  4141c0:	bl	413da8 <ferror@plt+0x121b8>
  4141c4:	tbnz	w0, #31, 41438c <ferror@plt+0x1279c>
  4141c8:	ldr	w1, [x20, #4]
  4141cc:	add	w21, w21, w0
  4141d0:	mov	x0, x22
  4141d4:	bl	413d50 <ferror@plt+0x12160>
  4141d8:	tbnz	w0, #31, 41438c <ferror@plt+0x1279c>
  4141dc:	ldr	w1, [x20, #8]
  4141e0:	add	w21, w21, w0
  4141e4:	mov	x0, x22
  4141e8:	bl	413d50 <ferror@plt+0x12160>
  4141ec:	tbnz	w0, #31, 41438c <ferror@plt+0x1279c>
  4141f0:	add	w19, w21, w0
  4141f4:	mov	x0, x20
  4141f8:	str	x23, [sp, #48]
  4141fc:	bl	414710 <ferror@plt+0x12b20>
  414200:	mov	w23, w0
  414204:	cmp	w0, #0x0
  414208:	b.le	414240 <ferror@plt+0x12650>
  41420c:	mov	x21, #0x0                   	// #0
  414210:	ldrh	w0, [x20, #2]
  414214:	ldr	x1, [x20, #16]
  414218:	tbnz	w0, #0, 4142ec <ferror@plt+0x126fc>
  41421c:	tbz	w0, #1, 4142dc <ferror@plt+0x126ec>
  414220:	ldrh	w1, [x1, x21, lsl #1]
  414224:	mov	x0, x22
  414228:	bl	413da8 <ferror@plt+0x121b8>
  41422c:	tbnz	w0, #31, 414310 <ferror@plt+0x12720>
  414230:	add	x21, x21, #0x1
  414234:	add	w19, w19, w0
  414238:	cmp	w23, w21
  41423c:	b.gt	414210 <ferror@plt+0x12620>
  414240:	ldrh	w0, [x20, #2]
  414244:	tbnz	w0, #0, 414258 <ferror@plt+0x12668>
  414248:	lsl	w1, w23, #1
  41424c:	tst	x0, #0x2
  414250:	lsl	w23, w23, #2
  414254:	csel	w23, w23, w1, eq  // eq = none
  414258:	add	w23, w23, #0xc
  41425c:	cmp	w23, w19
  414260:	b.ne	41443c <ferror@plt+0x1284c>  // b.any
  414264:	add	x1, x22, #0x8
  414268:	mov	x0, x22
  41426c:	bl	413b60 <ferror@plt+0x11f70>
  414270:	tbnz	w0, #31, 4143e8 <ferror@plt+0x127f8>
  414274:	add	w19, w0, w19
  414278:	add	x1, sp, #0x40
  41427c:	ldr	x0, [x22]
  414280:	bl	4017d0 <fgetpos@plt>
  414284:	cbnz	w0, 414394 <ferror@plt+0x127a4>
  414288:	mov	x1, x22
  41428c:	ldr	x0, [x1], #16
  414290:	bl	401a40 <fsetpos@plt>
  414294:	cbnz	w0, 414394 <ferror@plt+0x127a4>
  414298:	ldr	w1, [x22, #8]
  41429c:	mov	x0, x22
  4142a0:	bl	413d50 <ferror@plt+0x12160>
  4142a4:	tbnz	w0, #31, 414394 <ferror@plt+0x127a4>
  4142a8:	ldr	x0, [x22]
  4142ac:	add	x1, sp, #0x40
  4142b0:	bl	401a40 <fsetpos@plt>
  4142b4:	cbnz	w0, 414394 <ferror@plt+0x127a4>
  4142b8:	ldr	w0, [x22, #8]
  4142bc:	ldr	x23, [sp, #48]
  4142c0:	sub	w0, w0, #0x4
  4142c4:	str	w0, [x22, #8]
  4142c8:	mov	w0, w19
  4142cc:	ldp	x19, x20, [sp, #16]
  4142d0:	ldp	x21, x22, [sp, #32]
  4142d4:	ldp	x29, x30, [sp], #80
  4142d8:	ret
  4142dc:	ldr	w1, [x1, x21, lsl #2]
  4142e0:	mov	x0, x22
  4142e4:	bl	413d50 <ferror@plt+0x12160>
  4142e8:	b	41422c <ferror@plt+0x1263c>
  4142ec:	ldrb	w4, [x1, x21]
  4142f0:	mov	x2, #0x1                   	// #1
  4142f4:	ldr	x3, [x22]
  4142f8:	mov	x1, x2
  4142fc:	add	x0, sp, #0x40
  414300:	strb	w4, [sp, #64]
  414304:	bl	401a80 <fwrite@plt>
  414308:	cmp	w0, #0x1
  41430c:	b.eq	41437c <ferror@plt+0x1278c>  // b.none
  414310:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  414314:	mov	w2, #0x5                   	// #5
  414318:	adrp	x1, 422000 <ferror@plt+0x20410>
  41431c:	add	x1, x1, #0x3e0
  414320:	ldr	x20, [x0, #3280]
  414324:	mov	x0, #0x0                   	// #0
  414328:	bl	401ae0 <dcgettext@plt>
  41432c:	mov	x19, x0
  414330:	adrp	x3, 455000 <ferror@plt+0x53410>
  414334:	mov	w2, #0x5                   	// #5
  414338:	adrp	x1, 43a000 <ferror@plt+0x38410>
  41433c:	mov	x0, #0x0                   	// #0
  414340:	ldr	x21, [x3, #624]
  414344:	add	x1, x1, #0x8d0
  414348:	bl	401ae0 <dcgettext@plt>
  41434c:	mov	x5, x0
  414350:	adrp	x3, 43a000 <ferror@plt+0x38410>
  414354:	mov	x2, x21
  414358:	add	x3, x3, #0x848
  41435c:	mov	w4, #0xe4                  	// #228
  414360:	mov	x1, x19
  414364:	mov	x0, x20
  414368:	bl	401bc0 <fprintf@plt>
  41436c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  414370:	mov	w1, #0x2                   	// #2
  414374:	add	x0, x0, #0xad8
  414378:	bl	401b20 <longjmp@plt>
  41437c:	ldr	w1, [x22, #8]
  414380:	add	w1, w1, #0x1
  414384:	str	w1, [x22, #8]
  414388:	b	414230 <ferror@plt+0x12640>
  41438c:	mov	w19, #0xffffffff            	// #-1
  414390:	b	4142c8 <ferror@plt+0x126d8>
  414394:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  414398:	mov	w2, #0x5                   	// #5
  41439c:	adrp	x1, 422000 <ferror@plt+0x20410>
  4143a0:	add	x1, x1, #0x3e0
  4143a4:	ldr	x20, [x0, #3280]
  4143a8:	mov	x0, #0x0                   	// #0
  4143ac:	bl	401ae0 <dcgettext@plt>
  4143b0:	mov	x19, x0
  4143b4:	adrp	x3, 455000 <ferror@plt+0x53410>
  4143b8:	mov	w2, #0x5                   	// #5
  4143bc:	adrp	x1, 43a000 <ferror@plt+0x38410>
  4143c0:	mov	x0, #0x0                   	// #0
  4143c4:	ldr	x21, [x3, #624]
  4143c8:	add	x1, x1, #0x908
  4143cc:	bl	401ae0 <dcgettext@plt>
  4143d0:	mov	x5, x0
  4143d4:	adrp	x3, 43a000 <ferror@plt+0x38410>
  4143d8:	mov	x2, x21
  4143dc:	add	x3, x3, #0x848
  4143e0:	mov	w4, #0xfc                  	// #252
  4143e4:	b	414360 <ferror@plt+0x12770>
  4143e8:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  4143ec:	mov	w2, #0x5                   	// #5
  4143f0:	adrp	x1, 422000 <ferror@plt+0x20410>
  4143f4:	add	x1, x1, #0x3e0
  4143f8:	ldr	x20, [x0, #3280]
  4143fc:	mov	x0, #0x0                   	// #0
  414400:	bl	401ae0 <dcgettext@plt>
  414404:	mov	x19, x0
  414408:	adrp	x3, 455000 <ferror@plt+0x53410>
  41440c:	mov	w2, #0x5                   	// #5
  414410:	adrp	x1, 43a000 <ferror@plt+0x38410>
  414414:	mov	x0, #0x0                   	// #0
  414418:	ldr	x21, [x3, #624]
  41441c:	add	x1, x1, #0x8c0
  414420:	bl	401ae0 <dcgettext@plt>
  414424:	mov	x5, x0
  414428:	adrp	x3, 43a000 <ferror@plt+0x38410>
  41442c:	mov	x2, x21
  414430:	add	x3, x3, #0x848
  414434:	mov	w4, #0xf2                  	// #242
  414438:	b	414360 <ferror@plt+0x12770>
  41443c:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  414440:	mov	w2, #0x5                   	// #5
  414444:	adrp	x1, 422000 <ferror@plt+0x20410>
  414448:	add	x1, x1, #0x3e0
  41444c:	ldr	x20, [x0, #3280]
  414450:	mov	x0, #0x0                   	// #0
  414454:	bl	401ae0 <dcgettext@plt>
  414458:	mov	x19, x0
  41445c:	adrp	x3, 455000 <ferror@plt+0x53410>
  414460:	mov	w2, #0x5                   	// #5
  414464:	adrp	x1, 43a000 <ferror@plt+0x38410>
  414468:	mov	x0, #0x0                   	// #0
  41446c:	ldr	x21, [x3, #624]
  414470:	add	x1, x1, #0x8f0
  414474:	bl	401ae0 <dcgettext@plt>
  414478:	mov	x5, x0
  41447c:	adrp	x3, 43a000 <ferror@plt+0x38410>
  414480:	mov	x2, x21
  414484:	add	x3, x3, #0x848
  414488:	mov	w4, #0xec                  	// #236
  41448c:	b	414360 <ferror@plt+0x12770>
  414490:	stp	x29, x30, [sp, #-48]!
  414494:	mov	x2, #0x1                   	// #1
  414498:	mov	x29, sp
  41449c:	str	x19, [sp, #16]
  4144a0:	mov	x19, x0
  4144a4:	add	x0, sp, #0x2f
  4144a8:	strb	w1, [sp, #47]
  4144ac:	mov	x1, x2
  4144b0:	ldr	x3, [x19]
  4144b4:	bl	401a80 <fwrite@plt>
  4144b8:	cmp	w0, #0x1
  4144bc:	b.ne	4144d8 <ferror@plt+0x128e8>  // b.any
  4144c0:	ldr	w1, [x19, #8]
  4144c4:	add	w1, w1, #0x1
  4144c8:	str	w1, [x19, #8]
  4144cc:	ldr	x19, [sp, #16]
  4144d0:	ldp	x29, x30, [sp], #48
  4144d4:	ret
  4144d8:	mov	w0, #0xffffffff            	// #-1
  4144dc:	ldr	x19, [sp, #16]
  4144e0:	ldp	x29, x30, [sp], #48
  4144e4:	ret
  4144e8:	stp	x29, x30, [sp, #-80]!
  4144ec:	mov	x29, sp
  4144f0:	ldrh	w1, [x0]
  4144f4:	stp	x19, x20, [sp, #16]
  4144f8:	mov	x19, x0
  4144fc:	ldrh	w20, [x0, #2]
  414500:	strh	w1, [sp, #56]
  414504:	ldrh	w1, [x0, #10]
  414508:	str	x21, [sp, #32]
  41450c:	stp	xzr, xzr, [sp, #64]
  414510:	ldur	x2, [x0, #2]
  414514:	stur	x2, [sp, #58]
  414518:	strh	w1, [sp, #66]
  41451c:	bl	414710 <ferror@plt+0x12b20>
  414520:	cmp	w0, #0x0
  414524:	b.le	414704 <ferror@plt+0x12b14>
  414528:	ldrh	w6, [x19, #2]
  41452c:	mov	x2, #0x0                   	// #0
  414530:	ldr	x4, [x19, #16]
  414534:	and	w5, w6, #0x1
  414538:	and	w6, w6, #0x2
  41453c:	mov	w3, #0x0                   	// #0
  414540:	cbz	w5, 414620 <ferror@plt+0x12a30>
  414544:	ldrsb	w1, [x4, x2]
  414548:	cmp	w1, #0x0
  41454c:	add	x2, x2, #0x1
  414550:	cneg	w1, w1, lt  // lt = tstop
  414554:	cmp	w3, w1
  414558:	csel	w3, w3, w1, ge  // ge = tcont
  41455c:	cmp	w0, w2
  414560:	b.gt	414540 <ferror@plt+0x12950>
  414564:	cmp	w3, #0x7f
  414568:	b.le	4146a8 <ferror@plt+0x12ab8>
  41456c:	mov	w0, #0x7fff                	// #32767
  414570:	cmp	w3, w0
  414574:	b.gt	414634 <ferror@plt+0x12a44>
  414578:	cbnz	w5, 41463c <ferror@plt+0x12a4c>
  41457c:	cbnz	w6, 414610 <ferror@plt+0x12a20>
  414580:	mov	x0, x19
  414584:	and	w20, w20, #0xfffffff8
  414588:	bl	414710 <ferror@plt+0x12b20>
  41458c:	mov	w21, w0
  414590:	mov	x1, #0x2                   	// #2
  414594:	sxtw	x0, w0
  414598:	bl	401920 <calloc@plt>
  41459c:	mov	x4, x0
  4145a0:	sxth	w0, w20
  4145a4:	mov	w3, #0x2                   	// #2
  4145a8:	str	x4, [sp, #72]
  4145ac:	orr	w3, w3, w0
  4145b0:	cmp	w21, #0x0
  4145b4:	and	w3, w3, #0xffff
  4145b8:	strh	w3, [sp, #58]
  4145bc:	ldr	x0, [x19, #16]
  4145c0:	b.le	4145fc <ferror@plt+0x12a0c>
  4145c4:	ldrh	w7, [x19, #2]
  4145c8:	and	w6, w3, #0x1
  4145cc:	and	w3, w3, #0x2
  4145d0:	mov	x1, #0x0                   	// #0
  4145d4:	and	w5, w7, #0x1
  4145d8:	and	w7, w7, #0x2
  4145dc:	nop
  4145e0:	cbz	w5, 4146e8 <ferror@plt+0x12af8>
  4145e4:	ldrsb	w2, [x0, x1]
  4145e8:	cbz	w6, 4146dc <ferror@plt+0x12aec>
  4145ec:	strb	w2, [x4, x1]
  4145f0:	add	x1, x1, #0x1
  4145f4:	cmp	w21, w1
  4145f8:	b.gt	4145e0 <ferror@plt+0x129f0>
  4145fc:	bl	401a30 <free@plt>
  414600:	ldp	x0, x1, [sp, #56]
  414604:	stp	x0, x1, [x19]
  414608:	ldr	x0, [sp, #72]
  41460c:	str	x0, [x19, #16]
  414610:	ldp	x19, x20, [sp, #16]
  414614:	ldr	x21, [sp, #32]
  414618:	ldp	x29, x30, [sp], #80
  41461c:	ret
  414620:	cbz	w6, 41462c <ferror@plt+0x12a3c>
  414624:	ldrsh	w1, [x4, x2, lsl #1]
  414628:	b	414548 <ferror@plt+0x12958>
  41462c:	ldr	w1, [x4, x2, lsl #2]
  414630:	b	414548 <ferror@plt+0x12958>
  414634:	cbnz	w5, 41463c <ferror@plt+0x12a4c>
  414638:	cbz	w6, 414610 <ferror@plt+0x12a20>
  41463c:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  414640:	mov	w2, #0x5                   	// #5
  414644:	adrp	x1, 422000 <ferror@plt+0x20410>
  414648:	add	x1, x1, #0x3e0
  41464c:	ldr	x20, [x0, #3280]
  414650:	mov	x0, #0x0                   	// #0
  414654:	bl	401ae0 <dcgettext@plt>
  414658:	mov	x19, x0
  41465c:	adrp	x3, 455000 <ferror@plt+0x53410>
  414660:	mov	w2, #0x5                   	// #5
  414664:	adrp	x1, 43a000 <ferror@plt+0x38410>
  414668:	mov	x0, #0x0                   	// #0
  41466c:	ldr	x21, [x3, #624]
  414670:	add	x1, x1, #0x920
  414674:	bl	401ae0 <dcgettext@plt>
  414678:	mov	x5, x0
  41467c:	mov	x2, x21
  414680:	adrp	x3, 43a000 <ferror@plt+0x38410>
  414684:	add	x3, x3, #0x848
  414688:	mov	w4, #0x1e0                 	// #480
  41468c:	mov	x1, x19
  414690:	mov	x0, x20
  414694:	bl	401bc0 <fprintf@plt>
  414698:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  41469c:	mov	w1, #0x2                   	// #2
  4146a0:	add	x0, x0, #0xad8
  4146a4:	bl	401b20 <longjmp@plt>
  4146a8:	cbnz	w5, 414610 <ferror@plt+0x12a20>
  4146ac:	mov	x0, x19
  4146b0:	and	w20, w20, #0xfffffff8
  4146b4:	bl	414710 <ferror@plt+0x12b20>
  4146b8:	mov	w21, w0
  4146bc:	mov	x1, #0x1                   	// #1
  4146c0:	sxtw	x0, w0
  4146c4:	bl	401920 <calloc@plt>
  4146c8:	mov	x4, x0
  4146cc:	mov	w3, #0x1                   	// #1
  4146d0:	sxth	w0, w20
  4146d4:	str	x4, [sp, #72]
  4146d8:	b	4145ac <ferror@plt+0x129bc>
  4146dc:	cbz	w3, 4146f4 <ferror@plt+0x12b04>
  4146e0:	strh	w2, [x4, x1, lsl #1]
  4146e4:	b	4145f0 <ferror@plt+0x12a00>
  4146e8:	cbz	w7, 4146fc <ferror@plt+0x12b0c>
  4146ec:	ldrsh	w2, [x0, x1, lsl #1]
  4146f0:	b	4145e8 <ferror@plt+0x129f8>
  4146f4:	str	w2, [x4, x1, lsl #2]
  4146f8:	b	4145f0 <ferror@plt+0x12a00>
  4146fc:	ldr	w2, [x0, x1, lsl #2]
  414700:	b	4145e8 <ferror@plt+0x129f8>
  414704:	ldrh	w0, [x19, #2]
  414708:	tbnz	w0, #0, 414610 <ferror@plt+0x12a20>
  41470c:	b	4146ac <ferror@plt+0x12abc>
  414710:	ldp	w2, w1, [x0, #4]
  414714:	ldrh	w0, [x0]
  414718:	cmp	w2, #0x0
  41471c:	mul	w2, w1, w2
  414720:	csel	w1, w2, w1, ne  // ne = any
  414724:	cmp	w0, #0xb
  414728:	lsl	w0, w1, #1
  41472c:	csel	w0, w0, w1, eq  // eq = none
  414730:	ret
  414734:	nop
  414738:	stp	x29, x30, [sp, #-48]!
  41473c:	adrp	x4, 464000 <stdin@@GLIBC_2.17+0x6320>
  414740:	mov	x2, #0x4                   	// #4
  414744:	mov	x29, sp
  414748:	stp	x21, x22, [sp, #32]
  41474c:	adrp	x22, 464000 <stdin@@GLIBC_2.17+0x6320>
  414750:	ldr	w3, [x4, #4000]
  414754:	ldr	x0, [x22, #3992]
  414758:	stp	x19, x20, [sp, #16]
  41475c:	adrp	x19, 464000 <stdin@@GLIBC_2.17+0x6320>
  414760:	add	w3, w3, #0x1
  414764:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414768:	ldr	w20, [x19, #668]
  41476c:	str	w3, [x4, #4000]
  414770:	add	w1, w20, #0x7d0
  414774:	str	w1, [x19, #668]
  414778:	bl	40e2c8 <ferror@plt+0xc6d8>
  41477c:	mov	x2, x0
  414780:	ldr	w1, [x19, #668]
  414784:	ldr	x0, [x21, #2520]
  414788:	str	x2, [x22, #3992]
  41478c:	mov	x2, #0x4                   	// #4
  414790:	bl	40e2c8 <ferror@plt+0xc6d8>
  414794:	str	x0, [x21, #2520]
  414798:	add	x0, x0, w20, sxtw #2
  41479c:	mov	x2, #0x1f40                	// #8000
  4147a0:	ldp	x19, x20, [sp, #16]
  4147a4:	mov	w1, #0x0                   	// #0
  4147a8:	ldp	x21, x22, [sp, #32]
  4147ac:	ldp	x29, x30, [sp], #48
  4147b0:	b	401900 <memset@plt>
  4147b4:	nop
  4147b8:	stp	x29, x30, [sp, #-80]!
  4147bc:	cmp	w1, #0x4
  4147c0:	mov	x29, sp
  4147c4:	stp	x19, x20, [sp, #16]
  4147c8:	stp	x23, x24, [sp, #48]
  4147cc:	mov	w23, w1
  4147d0:	b.le	4148fc <ferror@plt+0x12d0c>
  4147d4:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  4147d8:	mov	w19, #0x1                   	// #1
  4147dc:	ldr	w2, [x1, #3092]
  4147e0:	cmp	w2, w19
  4147e4:	b.le	4148cc <ferror@plt+0x12cdc>
  4147e8:	adrp	x24, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4147ec:	stp	x21, x22, [sp, #32]
  4147f0:	ldr	w1, [x24, #2504]
  4147f4:	stp	x25, x26, [sp, #64]
  4147f8:	sub	w19, w2, w1
  4147fc:	adrp	x26, 464000 <stdin@@GLIBC_2.17+0x6320>
  414800:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414804:	adrp	x20, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414808:	adrp	x25, 463000 <stdin@@GLIBC_2.17+0x5320>
  41480c:	add	x22, x0, #0x4
  414810:	add	x26, x26, #0x29c
  414814:	add	x21, x21, #0x9d8
  414818:	add	x20, x20, #0x9c8
  41481c:	add	x25, x25, #0x2c4
  414820:	ldr	w2, [x26]
  414824:	add	w0, w19, w1
  414828:	cmp	w0, w2
  41482c:	b.ge	4148e0 <ferror@plt+0x12cf0>  // b.tcont
  414830:	ldr	x4, [x21]
  414834:	add	x2, x4, w19, sxtw #2
  414838:	sxtw	x3, w19
  41483c:	ldur	w2, [x2, #-4]
  414840:	cbnz	w2, 4148ec <ferror@plt+0x12cfc>
  414844:	ldr	w2, [x4, x3, lsl #2]
  414848:	cbz	w2, 41487c <ferror@plt+0x12c8c>
  41484c:	add	w19, w19, #0x2
  414850:	ldr	w2, [x26]
  414854:	add	w0, w19, w1
  414858:	cmp	w2, w0
  41485c:	b.gt	414834 <ferror@plt+0x12c44>
  414860:	bl	414738 <ferror@plt+0x12b48>
  414864:	ldr	w1, [x20]
  414868:	ldr	w2, [x26]
  41486c:	add	w0, w1, w19
  414870:	cmp	w0, w2
  414874:	b.ge	414860 <ferror@plt+0x12c70>  // b.tcont
  414878:	b	414830 <ferror@plt+0x12c40>
  41487c:	cmp	w23, #0x4
  414880:	b.gt	41488c <ferror@plt+0x12c9c>
  414884:	add	w2, w19, #0x1
  414888:	str	w2, [x25]
  41488c:	add	x2, x3, #0x1
  414890:	add	x0, x4, w0, sxtw #2
  414894:	add	x0, x0, #0x4
  414898:	add	x2, x4, x2, lsl #2
  41489c:	cmp	x0, x2
  4148a0:	b.eq	4148c4 <ferror@plt+0x12cd4>  // b.none
  4148a4:	mov	x3, x22
  4148a8:	ldr	w4, [x3], #4
  4148ac:	cbz	w4, 4148b8 <ferror@plt+0x12cc8>
  4148b0:	ldr	w4, [x2]
  4148b4:	cbnz	w4, 4148f4 <ferror@plt+0x12d04>
  4148b8:	add	x2, x2, #0x4
  4148bc:	cmp	x0, x2
  4148c0:	b.ne	4148a8 <ferror@plt+0x12cb8>  // b.any
  4148c4:	ldp	x21, x22, [sp, #32]
  4148c8:	ldp	x25, x26, [sp, #64]
  4148cc:	mov	w0, w19
  4148d0:	ldp	x19, x20, [sp, #16]
  4148d4:	ldp	x23, x24, [sp, #48]
  4148d8:	ldp	x29, x30, [sp], #80
  4148dc:	ret
  4148e0:	bl	414738 <ferror@plt+0x12b48>
  4148e4:	ldr	w1, [x24, #2504]
  4148e8:	b	414820 <ferror@plt+0x12c30>
  4148ec:	add	w19, w19, #0x1
  4148f0:	b	414850 <ferror@plt+0x12c60>
  4148f4:	add	w19, w19, #0x1
  4148f8:	b	414820 <ferror@plt+0x12c30>
  4148fc:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  414900:	adrp	x24, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414904:	stp	x21, x22, [sp, #32]
  414908:	ldr	w19, [x1, #708]
  41490c:	ldr	w1, [x24, #2504]
  414910:	stp	x25, x26, [sp, #64]
  414914:	b	4147fc <ferror@plt+0x12c0c>
  414918:	stp	x29, x30, [sp, #-16]!
  41491c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414920:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  414924:	mov	x29, sp
  414928:	ldr	x0, [x0, #2520]
  41492c:	mov	w1, #0x0                   	// #0
  414930:	ldrsw	x2, [x2, #668]
  414934:	lsl	x2, x2, #2
  414938:	bl	401900 <memset@plt>
  41493c:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  414940:	adrp	x4, 461000 <stdin@@GLIBC_2.17+0x3320>
  414944:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x5320>
  414948:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  41494c:	ldr	w0, [x0, #1400]
  414950:	mov	w3, #0x1                   	// #1
  414954:	str	wzr, [x4, #3092]
  414958:	str	w3, [x2, #708]
  41495c:	str	wzr, [x1, #2740]
  414960:	cbz	w0, 4149b4 <ferror@plt+0x12dc4>
  414964:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  414968:	add	x2, x2, #0x160
  41496c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414970:	ldr	w3, [x0, #2504]
  414974:	str	wzr, [x2, #4]
  414978:	cmp	w3, #0x1
  41497c:	b.le	4149a8 <ferror@plt+0x12db8>
  414980:	adrp	x4, 461000 <stdin@@GLIBC_2.17+0x3320>
  414984:	add	x4, x4, #0xd54
  414988:	mov	x0, #0x2                   	// #2
  41498c:	nop
  414990:	sub	w1, w0, #0x1
  414994:	str	w0, [x4, x0, lsl #2]
  414998:	str	w1, [x2, x0, lsl #2]
  41499c:	add	x0, x0, #0x1
  4149a0:	cmp	w3, w0
  4149a4:	b.ge	414990 <ferror@plt+0x12da0>  // b.tcont
  4149a8:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4149ac:	add	x0, x0, #0xd58
  4149b0:	str	wzr, [x0, w3, sxtw #2]
  4149b4:	ldp	x29, x30, [sp], #16
  4149b8:	ret
  4149bc:	nop
  4149c0:	stp	x29, x30, [sp, #-64]!
  4149c4:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4149c8:	mov	x29, sp
  4149cc:	stp	x19, x20, [sp, #16]
  4149d0:	adrp	x19, 461000 <stdin@@GLIBC_2.17+0x3320>
  4149d4:	ldr	w2, [x0, #2564]
  4149d8:	stp	x21, x22, [sp, #32]
  4149dc:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4149e0:	ldr	w1, [x19, #3092]
  4149e4:	adrp	x20, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4149e8:	stp	x23, x24, [sp, #48]
  4149ec:	adrp	x24, 464000 <stdin@@GLIBC_2.17+0x6320>
  4149f0:	ldr	w0, [x21, #2504]
  4149f4:	add	w1, w1, #0x1
  4149f8:	ldr	w3, [x24, #668]
  4149fc:	add	w2, w2, #0x1
  414a00:	str	w1, [x19, #3092]
  414a04:	add	w0, w1, w0
  414a08:	str	w2, [x20, #2532]
  414a0c:	cmp	w0, w3
  414a10:	b.lt	414a3c <ferror@plt+0x12e4c>  // b.tstop
  414a14:	add	x24, x24, #0x29c
  414a18:	add	x22, x19, #0xc14
  414a1c:	add	x23, x21, #0x9c8
  414a20:	bl	414738 <ferror@plt+0x12b48>
  414a24:	ldr	w1, [x22]
  414a28:	ldr	w0, [x23]
  414a2c:	ldr	w2, [x24]
  414a30:	add	w0, w1, w0
  414a34:	cmp	w0, w2
  414a38:	b.ge	414a20 <ferror@plt+0x12e30>  // b.tcont
  414a3c:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  414a40:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  414a44:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414a48:	ldr	x4, [x3, #3992]
  414a4c:	ldr	w0, [x0, #2712]
  414a50:	ldr	x5, [x2, #2520]
  414a54:	str	w0, [x4, w1, sxtw #2]
  414a58:	ldrsw	x0, [x19, #3092]
  414a5c:	ldr	w1, [x20, #2532]
  414a60:	str	w1, [x5, x0, lsl #2]
  414a64:	ldr	w0, [x21, #2504]
  414a68:	cmp	w0, #0x0
  414a6c:	b.le	414abc <ferror@plt+0x12ecc>
  414a70:	adrp	x22, 461000 <stdin@@GLIBC_2.17+0x3320>
  414a74:	adrp	x23, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414a78:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414a7c:	add	x22, x22, #0xc14
  414a80:	add	x23, x23, #0x9c8
  414a84:	add	x3, x3, #0x9e4
  414a88:	mov	w0, #0x1                   	// #1
  414a8c:	nop
  414a90:	ldr	w1, [x22]
  414a94:	add	w1, w0, w1
  414a98:	str	wzr, [x4, w1, sxtw #2]
  414a9c:	ldr	w1, [x22]
  414aa0:	ldr	w2, [x3]
  414aa4:	add	w1, w0, w1
  414aa8:	add	w0, w0, #0x1
  414aac:	str	w2, [x5, w1, sxtw #2]
  414ab0:	ldr	w1, [x23]
  414ab4:	cmp	w1, w0
  414ab8:	b.ge	414a90 <ferror@plt+0x12ea0>  // b.tcont
  414abc:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414ac0:	ldrsw	x4, [x20, #2532]
  414ac4:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  414ac8:	ldr	w0, [x19, #3092]
  414acc:	ldr	x3, [x2, #424]
  414ad0:	str	w0, [x1, #3164]
  414ad4:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  414ad8:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  414adc:	ldp	x23, x24, [sp, #48]
  414ae0:	str	w0, [x3, x4, lsl #2]
  414ae4:	ldr	x0, [x1, #672]
  414ae8:	ldrsw	x1, [x20, #2532]
  414aec:	str	wzr, [x0, x1, lsl #2]
  414af0:	ldr	w1, [x19, #3092]
  414af4:	ldr	w3, [x21, #2504]
  414af8:	ldr	w0, [x2, #2740]
  414afc:	add	w1, w1, w3
  414b00:	str	w1, [x19, #3092]
  414b04:	add	w0, w0, #0x1
  414b08:	str	w0, [x2, #2740]
  414b0c:	ldp	x19, x20, [sp, #16]
  414b10:	ldp	x21, x22, [sp, #32]
  414b14:	ldp	x29, x30, [sp], #64
  414b18:	ret
  414b1c:	nop
  414b20:	stp	x29, x30, [sp, #-96]!
  414b24:	mov	x29, sp
  414b28:	stp	x19, x20, [sp, #16]
  414b2c:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x5320>
  414b30:	ldr	w4, [x20, #708]
  414b34:	stp	x21, x22, [sp, #32]
  414b38:	mov	w21, w1
  414b3c:	mov	w22, w0
  414b40:	stp	x23, x24, [sp, #48]
  414b44:	cmp	w4, w1
  414b48:	mov	w24, w2
  414b4c:	stp	x25, x26, [sp, #64]
  414b50:	mov	w25, w3
  414b54:	str	x27, [sp, #80]
  414b58:	b.ge	414b64 <ferror@plt+0x12f74>  // b.tcont
  414b5c:	mov	w4, w1
  414b60:	str	w1, [x20, #708]
  414b64:	adrp	x23, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414b68:	adrp	x27, 464000 <stdin@@GLIBC_2.17+0x6320>
  414b6c:	add	x23, x23, #0x9d8
  414b70:	add	x26, x27, #0x29c
  414b74:	add	x19, x20, #0x2c4
  414b78:	ldr	w9, [x26]
  414b7c:	sxtw	x4, w4
  414b80:	ldr	x8, [x23]
  414b84:	b	414b90 <ferror@plt+0x12fa0>
  414b88:	str	w6, [x19]
  414b8c:	b.le	414c28 <ferror@plt+0x13038>
  414b90:	ldr	w5, [x8, x4, lsl #2]
  414b94:	add	w6, w4, #0x1
  414b98:	mov	w7, w4
  414b9c:	add	x4, x4, #0x1
  414ba0:	cmp	w9, w4
  414ba4:	cbnz	w5, 414b88 <ferror@plt+0x12f98>
  414ba8:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414bac:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  414bb0:	sxtw	x0, w22
  414bb4:	sub	w7, w7, w21
  414bb8:	ldr	x4, [x2, #424]
  414bbc:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  414bc0:	ldr	x3, [x1, #672]
  414bc4:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  414bc8:	str	w7, [x4, x0, lsl #2]
  414bcc:	ldr	x2, [x2, #3992]
  414bd0:	str	w25, [x3, x0, lsl #2]
  414bd4:	ldrsw	x0, [x20, #708]
  414bd8:	str	w22, [x8, x0, lsl #2]
  414bdc:	ldrsw	x0, [x20, #708]
  414be0:	str	w24, [x2, x0, lsl #2]
  414be4:	ldr	w0, [x20, #708]
  414be8:	ldr	w2, [x1, #3092]
  414bec:	cmp	w0, w2
  414bf0:	b.le	414c0c <ferror@plt+0x1301c>
  414bf4:	add	w2, w0, #0x1
  414bf8:	ldr	w3, [x27, #668]
  414bfc:	str	w0, [x1, #3092]
  414c00:	str	w2, [x20, #708]
  414c04:	cmp	w2, w3
  414c08:	b.ge	414c34 <ferror@plt+0x13044>  // b.tcont
  414c0c:	ldp	x19, x20, [sp, #16]
  414c10:	ldp	x21, x22, [sp, #32]
  414c14:	ldp	x23, x24, [sp, #48]
  414c18:	ldp	x25, x26, [sp, #64]
  414c1c:	ldr	x27, [sp, #80]
  414c20:	ldp	x29, x30, [sp], #96
  414c24:	ret
  414c28:	bl	414738 <ferror@plt+0x12b48>
  414c2c:	ldr	w4, [x19]
  414c30:	b	414b78 <ferror@plt+0x12f88>
  414c34:	ldp	x19, x20, [sp, #16]
  414c38:	ldp	x21, x22, [sp, #32]
  414c3c:	ldp	x23, x24, [sp, #48]
  414c40:	ldp	x25, x26, [sp, #64]
  414c44:	ldr	x27, [sp, #80]
  414c48:	ldp	x29, x30, [sp], #96
  414c4c:	b	414738 <ferror@plt+0x12b48>
  414c50:	adrp	x4, 461000 <stdin@@GLIBC_2.17+0x3320>
  414c54:	adrp	x6, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414c58:	ldr	w3, [x4, #3184]
  414c5c:	add	w5, w3, #0x1
  414c60:	str	w5, [x4, #3184]
  414c64:	cmp	w5, #0x31
  414c68:	ldr	w4, [x6, #2504]
  414c6c:	b.gt	414c7c <ferror@plt+0x1308c>
  414c70:	mul	w6, w5, w4
  414c74:	cmp	w6, #0x7cf
  414c78:	b.le	414d18 <ferror@plt+0x13128>
  414c7c:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x3320>
  414c80:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x3320>
  414c84:	add	x8, x8, #0xc80
  414c88:	adrp	x7, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414c8c:	ldr	w5, [x9, #2684]
  414c90:	add	x7, x7, #0xa38
  414c94:	sub	w3, w5, #0x1
  414c98:	sxtw	x6, w5
  414c9c:	ldr	w8, [x8, x6, lsl #2]
  414ca0:	str	w8, [x9, #2684]
  414ca4:	str	wzr, [x7, w8, sxtw #2]
  414ca8:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x6320>
  414cac:	ldr	w8, [x9, #2732]
  414cb0:	str	w8, [x7, x6, lsl #2]
  414cb4:	cbz	w8, 414cc4 <ferror@plt+0x130d4>
  414cb8:	adrp	x7, 461000 <stdin@@GLIBC_2.17+0x3320>
  414cbc:	add	x7, x7, #0xc80
  414cc0:	str	w5, [x7, w8, sxtw #2]
  414cc4:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x4320>
  414cc8:	adrp	x7, 464000 <stdin@@GLIBC_2.17+0x6320>
  414ccc:	add	x8, x8, #0x9a0
  414cd0:	add	x7, x7, #0xec8
  414cd4:	str	w5, [x9, #2732]
  414cd8:	mul	w3, w4, w3
  414cdc:	cmp	w4, #0x0
  414ce0:	str	w1, [x8, x6, lsl #2]
  414ce4:	str	w2, [x7, x6, lsl #2]
  414ce8:	b.le	414d14 <ferror@plt+0x13124>
  414cec:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414cf0:	add	x1, x1, #0xb20
  414cf4:	add	x3, x1, w3, sxtw #2
  414cf8:	mov	x1, #0x1                   	// #1
  414cfc:	nop
  414d00:	ldr	w2, [x0, x1, lsl #2]
  414d04:	str	w2, [x3, x1, lsl #2]
  414d08:	add	x1, x1, #0x1
  414d0c:	cmp	w4, w1
  414d10:	b.ge	414d00 <ferror@plt+0x13110>  // b.tcont
  414d14:	ret
  414d18:	adrp	x7, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414d1c:	sxtw	x6, w5
  414d20:	add	x7, x7, #0xa38
  414d24:	b	414ca8 <ferror@plt+0x130b8>
  414d28:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x6320>
  414d2c:	ldr	w4, [x5, #2732]
  414d30:	cmp	w4, w0
  414d34:	b.eq	414d84 <ferror@plt+0x13194>  // b.none
  414d38:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  414d3c:	sxtw	x3, w0
  414d40:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  414d44:	add	x2, x2, #0xc80
  414d48:	ldr	w6, [x1, #2684]
  414d4c:	cmp	w6, w0
  414d50:	ldr	w6, [x2, x3, lsl #2]
  414d54:	b.eq	414d88 <ferror@plt+0x13198>  // b.none
  414d58:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414d5c:	add	x1, x1, #0xa38
  414d60:	ldr	w7, [x1, x3, lsl #2]
  414d64:	str	w7, [x1, w6, sxtw #2]
  414d68:	ldr	w7, [x1, x3, lsl #2]
  414d6c:	cbz	w7, 414d74 <ferror@plt+0x13184>
  414d70:	str	w6, [x2, w7, sxtw #2]
  414d74:	str	wzr, [x2, x3, lsl #2]
  414d78:	str	w0, [x5, #2732]
  414d7c:	str	w4, [x1, x3, lsl #2]
  414d80:	str	w0, [x2, w4, sxtw #2]
  414d84:	ret
  414d88:	str	w6, [x1, #2684]
  414d8c:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414d90:	add	x1, x1, #0xa38
  414d94:	ldr	w7, [x1, x3, lsl #2]
  414d98:	str	w7, [x1, w6, sxtw #2]
  414d9c:	ldr	w7, [x1, x3, lsl #2]
  414da0:	cbz	w7, 414d74 <ferror@plt+0x13184>
  414da4:	b	414d70 <ferror@plt+0x13180>
  414da8:	stp	x29, x30, [sp, #-32]!
  414dac:	mov	x29, sp
  414db0:	stp	x19, x20, [sp, #16]
  414db4:	mov	w20, w1
  414db8:	mov	x19, x0
  414dbc:	mov	w1, w2
  414dc0:	bl	4147b8 <ferror@plt+0x12bc8>
  414dc4:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414dc8:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414dcc:	mov	w2, #0x1                   	// #1
  414dd0:	adrp	x5, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414dd4:	ldr	x6, [x3, #2520]
  414dd8:	ldr	x4, [x1, #424]
  414ddc:	add	x1, x6, w0, sxtw #2
  414de0:	str	w0, [x4, w20, sxtw #2]
  414de4:	stur	w2, [x1, #-4]
  414de8:	str	w2, [x6, w0, sxtw #2]
  414dec:	ldr	w1, [x5, #2504]
  414df0:	cmp	w1, #0x0
  414df4:	b.le	414e38 <ferror@plt+0x13248>
  414df8:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  414dfc:	add	x3, x19, #0x4
  414e00:	add	x5, x5, #0x9c8
  414e04:	ldr	x7, [x1, #3992]
  414e08:	add	w1, w2, w0
  414e0c:	ldr	w4, [x3]
  414e10:	sxtw	x1, w1
  414e14:	cbz	w4, 414e24 <ferror@plt+0x13234>
  414e18:	str	w2, [x6, x1, lsl #2]
  414e1c:	ldr	w4, [x3]
  414e20:	str	w4, [x7, x1, lsl #2]
  414e24:	ldr	w1, [x5]
  414e28:	add	w2, w2, #0x1
  414e2c:	add	x3, x3, #0x4
  414e30:	cmp	w1, w2
  414e34:	b.ge	414e08 <ferror@plt+0x13218>  // b.tcont
  414e38:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  414e3c:	add	w0, w0, w1
  414e40:	ldr	w1, [x2, #3092]
  414e44:	cmp	w0, w1
  414e48:	b.le	414e50 <ferror@plt+0x13260>
  414e4c:	str	w0, [x2, #3092]
  414e50:	ldp	x19, x20, [sp, #16]
  414e54:	ldp	x29, x30, [sp], #32
  414e58:	ret
  414e5c:	nop
  414e60:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x4320>
  414e64:	mov	w8, w0
  414e68:	mov	w7, w1
  414e6c:	mov	w6, w2
  414e70:	ldr	w4, [x10, #2456]
  414e74:	mov	w5, w3
  414e78:	cmp	w4, #0x1f2
  414e7c:	b.gt	414ec0 <ferror@plt+0x132d0>
  414e80:	add	w4, w4, #0x1
  414e84:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x5320>
  414e88:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414e8c:	add	x9, x9, #0xab0
  414e90:	sxtw	x0, w4
  414e94:	add	x3, x3, #0x1d8
  414e98:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  414e9c:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x5320>
  414ea0:	add	x2, x2, #0x2b8
  414ea4:	add	x1, x1, #0x2c8
  414ea8:	str	w4, [x10, #2456]
  414eac:	str	w8, [x9, x0, lsl #2]
  414eb0:	str	w7, [x3, x0, lsl #2]
  414eb4:	str	w6, [x2, x0, lsl #2]
  414eb8:	str	w5, [x1, x0, lsl #2]
  414ebc:	ret
  414ec0:	b	414b20 <ferror@plt+0x12f30>
  414ec4:	nop
  414ec8:	stp	x29, x30, [sp, #-112]!
  414ecc:	mov	x29, sp
  414ed0:	stp	x19, x20, [sp, #16]
  414ed4:	mov	w20, w3
  414ed8:	stp	x21, x22, [sp, #32]
  414edc:	sxtw	x21, w2
  414ee0:	cbz	w4, 4151f8 <ferror@plt+0x13608>
  414ee4:	stp	x25, x26, [sp, #64]
  414ee8:	cmp	w1, #0x0
  414eec:	mov	x25, x0
  414ef0:	b.le	415314 <ferror@plt+0x13724>
  414ef4:	mov	x5, #0x1                   	// #1
  414ef8:	mov	w6, #0xffff8002            	// #-32766
  414efc:	b	414f0c <ferror@plt+0x1331c>
  414f00:	add	w26, w3, #0x1
  414f04:	cmp	w1, w5
  414f08:	b.lt	414f30 <ferror@plt+0x13340>  // b.tstop
  414f0c:	ldr	w2, [x25, x5, lsl #2]
  414f10:	mov	w3, w5
  414f14:	mov	w26, w5
  414f18:	add	x5, x5, #0x1
  414f1c:	cmn	w2, #0x1
  414f20:	b.eq	414f00 <ferror@plt+0x13310>  // b.none
  414f24:	cmp	w2, #0x0
  414f28:	ccmp	w20, w6, #0x0, eq  // eq = none
  414f2c:	b.eq	414f00 <ferror@plt+0x13310>  // b.none
  414f30:	cmp	w4, #0x1
  414f34:	b.eq	415294 <ferror@plt+0x136a4>  // b.none
  414f38:	sxtw	x5, w1
  414f3c:	mov	w7, #0xffff8002            	// #-32766
  414f40:	stp	x23, x24, [sp, #48]
  414f44:	stp	x27, x28, [sp, #80]
  414f48:	b	414f58 <ferror@plt+0x13368>
  414f4c:	sub	w22, w6, #0x1
  414f50:	cmp	w5, #0x0
  414f54:	b.le	414f7c <ferror@plt+0x1338c>
  414f58:	ldr	w2, [x25, x5, lsl #2]
  414f5c:	mov	w6, w5
  414f60:	mov	w22, w5
  414f64:	sub	x5, x5, #0x1
  414f68:	cmn	w2, #0x1
  414f6c:	b.eq	414f4c <ferror@plt+0x1335c>  // b.none
  414f70:	cmp	w2, #0x0
  414f74:	ccmp	w20, w7, #0x0, eq  // eq = none
  414f78:	b.eq	414f4c <ferror@plt+0x1335c>  // b.none
  414f7c:	mov	w6, #0x64                  	// #100
  414f80:	lsl	w2, w1, #4
  414f84:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x6320>
  414f88:	sub	w1, w2, w1
  414f8c:	mul	w4, w4, w6
  414f90:	ldr	w2, [x5, #668]
  414f94:	cmp	w4, w1
  414f98:	b.gt	415164 <ferror@plt+0x13574>
  414f9c:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  414fa0:	str	x0, [sp, #104]
  414fa4:	ldr	w19, [x0, #708]
  414fa8:	cmp	w19, w26
  414fac:	b.ge	414ff0 <ferror@plt+0x13400>  // b.tcont
  414fb0:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  414fb4:	ldr	x6, [x1, #2520]
  414fb8:	sub	x1, x6, #0x4
  414fbc:	nop
  414fc0:	add	w4, w19, #0x1
  414fc4:	ldr	w5, [x6, w4, sxtw #2]
  414fc8:	cbz	w5, 41522c <ferror@plt+0x1363c>
  414fcc:	add	w4, w19, #0x2
  414fd0:	sxtw	x4, w4
  414fd4:	nop
  414fd8:	mov	w19, w4
  414fdc:	add	x4, x4, #0x1
  414fe0:	ldr	w5, [x1, x4, lsl #2]
  414fe4:	cbnz	w5, 414fd8 <ferror@plt+0x133e8>
  414fe8:	cmp	w26, w19
  414fec:	b.gt	414fc0 <ferror@plt+0x133d0>
  414ff0:	add	w23, w22, w19
  414ff4:	sub	w23, w23, w26
  414ff8:	add	w23, w23, #0x1
  414ffc:	cmp	w23, w2
  415000:	b.lt	415020 <ferror@plt+0x13430>  // b.tstop
  415004:	adrp	x27, 464000 <stdin@@GLIBC_2.17+0x6320>
  415008:	add	x27, x27, #0x29c
  41500c:	nop
  415010:	bl	414738 <ferror@plt+0x12b48>
  415014:	ldr	w2, [x27]
  415018:	cmp	w2, w23
  41501c:	b.le	415010 <ferror@plt+0x13420>
  415020:	cmp	w26, w22
  415024:	mov	w1, w26
  415028:	b.gt	4152bc <ferror@plt+0x136cc>
  41502c:	adrp	x24, 464000 <stdin@@GLIBC_2.17+0x6320>
  415030:	add	x24, x24, #0x29c
  415034:	mov	w28, #0xffff8002            	// #-32766
  415038:	adrp	x27, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41503c:	nop
  415040:	ldr	w4, [x25, w1, sxtw #2]
  415044:	cmn	w4, #0x1
  415048:	b.eq	41506c <ferror@plt+0x1347c>  // b.none
  41504c:	cmp	w4, #0x0
  415050:	ccmp	w20, w28, #0x0, eq  // eq = none
  415054:	b.eq	41506c <ferror@plt+0x1347c>  // b.none
  415058:	ldr	x5, [x27, #2520]
  41505c:	add	w4, w1, w19
  415060:	sub	w4, w4, w26
  415064:	ldr	w4, [x5, w4, sxtw #2]
  415068:	cbnz	w4, 41519c <ferror@plt+0x135ac>
  41506c:	add	w1, w1, #0x1
  415070:	cmp	w22, w1
  415074:	b.ge	415040 <ferror@plt+0x13450>  // b.tcont
  415078:	sub	w23, w19, w26
  41507c:	adrp	x24, 461000 <stdin@@GLIBC_2.17+0x3320>
  415080:	add	w0, w22, w23
  415084:	str	w0, [sp, #100]
  415088:	add	w28, w0, #0x1
  41508c:	cmp	w2, w28
  415090:	b.gt	4152f4 <ferror@plt+0x13704>
  415094:	adrp	x27, 464000 <stdin@@GLIBC_2.17+0x6320>
  415098:	add	x27, x27, #0x29c
  41509c:	nop
  4150a0:	bl	414738 <ferror@plt+0x12b48>
  4150a4:	ldr	w1, [x27]
  4150a8:	cmp	w1, w28
  4150ac:	b.le	4150a0 <ferror@plt+0x134b0>
  4150b0:	adrp	x4, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4150b4:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x5320>
  4150b8:	sxtw	x1, w21
  4150bc:	cmp	w26, w22
  4150c0:	ldr	x4, [x4, #424]
  4150c4:	ldr	x2, [x2, #672]
  4150c8:	str	w23, [x4, x1, lsl #2]
  4150cc:	str	w20, [x2, x1, lsl #2]
  4150d0:	b.gt	415124 <ferror@plt+0x13534>
  4150d4:	adrp	x4, 464000 <stdin@@GLIBC_2.17+0x6320>
  4150d8:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4150dc:	sxtw	x2, w26
  4150e0:	mov	w5, #0xffff8002            	// #-32766
  4150e4:	ldr	x7, [x4, #3992]
  4150e8:	ldr	x6, [x1, #2520]
  4150ec:	nop
  4150f0:	add	w1, w23, w2
  4150f4:	ldr	w4, [x25, x2, lsl #2]
  4150f8:	add	x2, x2, #0x1
  4150fc:	sxtw	x1, w1
  415100:	cmn	w4, #0x1
  415104:	b.eq	41511c <ferror@plt+0x1352c>  // b.none
  415108:	cmp	w4, #0x0
  41510c:	ccmp	w20, w5, #0x0, eq  // eq = none
  415110:	b.eq	41511c <ferror@plt+0x1352c>  // b.none
  415114:	str	w4, [x7, x1, lsl #2]
  415118:	str	w21, [x6, x1, lsl #2]
  41511c:	cmp	w22, w2
  415120:	b.ge	4150f0 <ferror@plt+0x13500>  // b.tcont
  415124:	ldr	x0, [sp, #104]
  415128:	ldr	w0, [x0, #708]
  41512c:	cmp	w0, w19
  415130:	b.eq	415250 <ferror@plt+0x13660>  // b.none
  415134:	ldr	w0, [x24, #3092]
  415138:	ldr	w1, [sp, #100]
  41513c:	ldp	x19, x20, [sp, #16]
  415140:	cmp	w0, w1
  415144:	csel	w0, w0, w1, ge  // ge = tcont
  415148:	str	w0, [x24, #3092]
  41514c:	ldp	x21, x22, [sp, #32]
  415150:	ldp	x23, x24, [sp, #48]
  415154:	ldp	x25, x26, [sp, #64]
  415158:	ldp	x27, x28, [sp, #80]
  41515c:	ldp	x29, x30, [sp], #112
  415160:	ret
  415164:	adrp	x24, 461000 <stdin@@GLIBC_2.17+0x3320>
  415168:	ldr	w4, [x24, #3092]
  41516c:	cmp	w4, w26
  415170:	b.ge	41523c <ferror@plt+0x1364c>  // b.tcont
  415174:	mov	w19, w26
  415178:	mov	w23, #0x0                   	// #0
  41517c:	str	w22, [sp, #100]
  415180:	ldr	w0, [sp, #100]
  415184:	add	w28, w0, #0x1
  415188:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  41518c:	str	x0, [sp, #104]
  415190:	cmp	w28, w2
  415194:	b.ge	415094 <ferror@plt+0x134a4>  // b.tcont
  415198:	b	4150b0 <ferror@plt+0x134c0>
  41519c:	add	w19, w19, #0x1
  4151a0:	cmp	w19, w2
  4151a4:	b.ge	4151cc <ferror@plt+0x135dc>  // b.tcont
  4151a8:	sxtw	x1, w19
  4151ac:	b	4151c0 <ferror@plt+0x135d0>
  4151b0:	add	w19, w1, #0x1
  4151b4:	add	x1, x1, #0x1
  4151b8:	cmp	w2, w1
  4151bc:	b.le	4151cc <ferror@plt+0x135dc>
  4151c0:	ldr	w4, [x5, x1, lsl #2]
  4151c4:	mov	w19, w1
  4151c8:	cbnz	w4, 4151b0 <ferror@plt+0x135c0>
  4151cc:	add	w23, w22, w19
  4151d0:	sub	w23, w23, w26
  4151d4:	add	w23, w23, #0x1
  4151d8:	cmp	w23, w2
  4151dc:	b.lt	4151f0 <ferror@plt+0x13600>  // b.tstop
  4151e0:	bl	414738 <ferror@plt+0x12b48>
  4151e4:	ldr	w2, [x24]
  4151e8:	cmp	w2, w23
  4151ec:	b.le	4151e0 <ferror@plt+0x135f0>
  4151f0:	mov	w1, w26
  4151f4:	b	415040 <ferror@plt+0x13450>
  4151f8:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4151fc:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  415200:	mov	w2, #0xffff8002            	// #-32766
  415204:	cmp	w3, w2
  415208:	ldr	x1, [x1, #424]
  41520c:	csel	w2, w3, wzr, eq  // eq = none
  415210:	ldr	x0, [x0, #672]
  415214:	str	w2, [x1, x21, lsl #2]
  415218:	ldp	x19, x20, [sp, #16]
  41521c:	str	w3, [x0, x21, lsl #2]
  415220:	ldp	x21, x22, [sp, #32]
  415224:	ldp	x29, x30, [sp], #112
  415228:	ret
  41522c:	mov	w19, w4
  415230:	cmp	w26, w19
  415234:	b.gt	414fc0 <ferror@plt+0x133d0>
  415238:	b	414ff0 <ferror@plt+0x13400>
  41523c:	add	w19, w4, #0x1
  415240:	sub	w23, w19, w26
  415244:	add	w0, w22, w23
  415248:	str	w0, [sp, #100]
  41524c:	b	415180 <ferror@plt+0x13590>
  415250:	ldr	x2, [sp, #104]
  415254:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  415258:	add	w0, w19, #0x1
  41525c:	str	w0, [x2, #708]
  415260:	ldr	x2, [x1, #2520]
  415264:	ldr	w0, [x2, w0, sxtw #2]
  415268:	cbz	w0, 415134 <ferror@plt+0x13544>
  41526c:	add	w0, w19, #0x2
  415270:	adrp	x3, 463000 <stdin@@GLIBC_2.17+0x5320>
  415274:	sub	x2, x2, #0x4
  415278:	add	x3, x3, #0x2c4
  41527c:	sxtw	x0, w0
  415280:	str	w0, [x3]
  415284:	add	x0, x0, #0x1
  415288:	ldr	w1, [x2, x0, lsl #2]
  41528c:	cbnz	w1, 415280 <ferror@plt+0x13690>
  415290:	b	415134 <ferror@plt+0x13544>
  415294:	sbfiz	x1, x26, #2, #32
  415298:	ldr	w2, [x25, x1]
  41529c:	mov	w3, w20
  4152a0:	mov	w1, w26
  4152a4:	mov	w0, w21
  4152a8:	ldp	x19, x20, [sp, #16]
  4152ac:	ldp	x21, x22, [sp, #32]
  4152b0:	ldp	x25, x26, [sp, #64]
  4152b4:	ldp	x29, x30, [sp], #112
  4152b8:	b	414e60 <ferror@plt+0x13270>
  4152bc:	sub	w23, w19, w26
  4152c0:	adrp	x24, 461000 <stdin@@GLIBC_2.17+0x3320>
  4152c4:	add	w0, w22, w23
  4152c8:	str	w0, [sp, #100]
  4152cc:	add	w28, w0, #0x1
  4152d0:	cmp	w28, w2
  4152d4:	b.ge	415094 <ferror@plt+0x134a4>  // b.tcont
  4152d8:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4152dc:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  4152e0:	ldr	x1, [x1, #424]
  4152e4:	ldr	x0, [x0, #672]
  4152e8:	str	w23, [x1, x21, lsl #2]
  4152ec:	str	w20, [x0, x21, lsl #2]
  4152f0:	b	415124 <ferror@plt+0x13534>
  4152f4:	adrp	x4, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4152f8:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x5320>
  4152fc:	sxtw	x1, w21
  415300:	ldr	x4, [x4, #424]
  415304:	ldr	x2, [x2, #672]
  415308:	str	w23, [x4, x1, lsl #2]
  41530c:	str	w20, [x2, x1, lsl #2]
  415310:	b	4150d4 <ferror@plt+0x134e4>
  415314:	cmp	w4, #0x1
  415318:	b.eq	415330 <ferror@plt+0x13740>  // b.none
  41531c:	mov	w22, w1
  415320:	mov	w26, #0x1                   	// #1
  415324:	stp	x23, x24, [sp, #48]
  415328:	stp	x27, x28, [sp, #80]
  41532c:	b	414f7c <ferror@plt+0x1338c>
  415330:	mov	w26, w4
  415334:	mov	x1, #0x4                   	// #4
  415338:	b	415298 <ferror@plt+0x136a8>
  41533c:	nop
  415340:	sub	sp, sp, #0x470
  415344:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  415348:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  41534c:	adrp	x4, 463000 <stdin@@GLIBC_2.17+0x5320>
  415350:	stp	x29, x30, [sp]
  415354:	mov	x29, sp
  415358:	ldr	w2, [x2, #2504]
  41535c:	stp	x19, x20, [sp, #16]
  415360:	adrp	x19, 461000 <stdin@@GLIBC_2.17+0x3320>
  415364:	ldr	w0, [x0, #3092]
  415368:	ldr	w1, [x19, #2740]
  41536c:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x4320>
  415370:	stp	x21, x22, [sp, #32]
  415374:	ldr	w3, [x20, #1400]
  415378:	str	x27, [sp, #80]
  41537c:	madd	w0, w1, w2, w0
  415380:	str	w0, [x4, #2724]
  415384:	cbnz	w3, 4154e4 <ferror@plt+0x138f4>
  415388:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41538c:	str	w2, [x3, #2544]
  415390:	adrp	x27, 45f000 <stdin@@GLIBC_2.17+0x1320>
  415394:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x5320>
  415398:	ldr	w0, [x27, #2564]
  41539c:	ldr	w2, [x21, #2720]
  4153a0:	add	w0, w1, w0
  4153a4:	add	w0, w0, #0x1
  4153a8:	cmp	w0, w2
  4153ac:	b.lt	4153e0 <ferror@plt+0x137f0>  // b.tstop
  4153b0:	adrp	x19, 461000 <stdin@@GLIBC_2.17+0x3320>
  4153b4:	add	x27, x27, #0xa04
  4153b8:	add	x21, x21, #0xaa0
  4153bc:	add	x19, x19, #0xab4
  4153c0:	bl	403570 <ferror@plt+0x1980>
  4153c4:	ldr	w1, [x19]
  4153c8:	ldr	w0, [x27]
  4153cc:	ldr	w2, [x21]
  4153d0:	add	w0, w1, w0
  4153d4:	add	w0, w0, #0x1
  4153d8:	cmp	w0, w2
  4153dc:	b.ge	4153c0 <ferror@plt+0x137d0>  // b.tcont
  4153e0:	cmp	w1, #0x0
  4153e4:	b.le	4154cc <ferror@plt+0x138dc>
  4153e8:	adrp	x19, 461000 <stdin@@GLIBC_2.17+0x3320>
  4153ec:	adrp	x27, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4153f0:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4153f4:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4153f8:	add	x20, x20, #0x578
  4153fc:	add	x19, x19, #0xab4
  415400:	add	x27, x27, #0xa04
  415404:	add	x22, x22, #0x9f0
  415408:	add	x21, x21, #0x9c8
  41540c:	stp	x23, x24, [sp, #48]
  415410:	add	x24, sp, #0x68
  415414:	stp	x25, x26, [sp, #64]
  415418:	adrp	x26, 462000 <stdin@@GLIBC_2.17+0x4320>
  41541c:	add	x26, x26, #0x160
  415420:	mov	w25, #0x1                   	// #1
  415424:	adrp	x23, 461000 <stdin@@GLIBC_2.17+0x3320>
  415428:	ldr	w5, [x21]
  41542c:	mov	w4, #0x0                   	// #0
  415430:	cmp	w5, #0x0
  415434:	b.le	415498 <ferror@plt+0x138a8>
  415438:	ldr	x0, [x23, #2696]
  41543c:	mul	w3, w5, w25
  415440:	ldr	w7, [x20]
  415444:	mov	x1, #0x1                   	// #1
  415448:	mov	w4, #0x0                   	// #0
  41544c:	add	x3, x0, w3, sxtw #2
  415450:	b	415478 <ferror@plt+0x13888>
  415454:	ldr	w6, [x26, x1, lsl #2]
  415458:	cmp	w6, #0x0
  41545c:	b.le	41546c <ferror@plt+0x1387c>
  415460:	cmp	w2, #0x0
  415464:	str	w2, [x24, w6, sxtw #2]
  415468:	cinc	w4, w4, gt
  41546c:	add	x1, x1, #0x1
  415470:	cmp	w5, w1
  415474:	b.lt	415498 <ferror@plt+0x138a8>  // b.tstop
  415478:	ldr	w2, [x3, x1, lsl #2]
  41547c:	cbnz	w7, 415454 <ferror@plt+0x13864>
  415480:	str	w2, [x24, x1, lsl #2]
  415484:	cmp	w2, #0x0
  415488:	add	x1, x1, #0x1
  41548c:	cinc	w4, w4, gt
  415490:	cmp	w5, w1
  415494:	b.ge	415478 <ferror@plt+0x13888>  // b.tcont
  415498:	ldr	w1, [x22]
  41549c:	mov	x0, x24
  4154a0:	ldr	w2, [x27]
  4154a4:	mov	w3, #0xffff8002            	// #-32766
  4154a8:	add	w2, w25, w2
  4154ac:	add	w25, w25, #0x1
  4154b0:	add	w2, w2, #0x1
  4154b4:	bl	414ec8 <ferror@plt+0x132d8>
  4154b8:	ldr	w0, [x19]
  4154bc:	cmp	w0, w25
  4154c0:	b.ge	415428 <ferror@plt+0x13838>  // b.tcont
  4154c4:	ldp	x23, x24, [sp, #48]
  4154c8:	ldp	x25, x26, [sp, #64]
  4154cc:	ldp	x29, x30, [sp]
  4154d0:	ldp	x19, x20, [sp, #16]
  4154d4:	ldp	x21, x22, [sp, #32]
  4154d8:	ldr	x27, [sp, #80]
  4154dc:	add	sp, sp, #0x470
  4154e0:	ret
  4154e4:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  4154e8:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4154ec:	add	x1, x1, #0x160
  4154f0:	add	x0, x0, #0xd58
  4154f4:	bl	404c10 <ferror@plt+0x3020>
  4154f8:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4154fc:	ldr	w1, [x19, #2740]
  415500:	str	w0, [x3, #2544]
  415504:	b	415390 <ferror@plt+0x137a0>
  415508:	sub	sp, sp, #0x560
  41550c:	adrp	x5, 461000 <stdin@@GLIBC_2.17+0x3320>
  415510:	stp	x29, x30, [sp]
  415514:	mov	x29, sp
  415518:	ldr	w3, [x5, #2768]
  41551c:	stp	x21, x22, [sp, #32]
  415520:	adrp	x22, 461000 <stdin@@GLIBC_2.17+0x3320>
  415524:	stp	x25, x26, [sp, #64]
  415528:	adrp	x25, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41552c:	ldr	w21, [x22, #2740]
  415530:	ldr	w4, [x25, #2504]
  415534:	add	w21, w21, #0x1
  415538:	str	w21, [x22, #2740]
  41553c:	stp	x19, x20, [sp, #16]
  415540:	mov	x19, x0
  415544:	mov	w20, w1
  415548:	mul	w21, w21, w4
  41554c:	stp	x23, x24, [sp, #48]
  415550:	mov	w23, w2
  415554:	add	w0, w4, w21
  415558:	adrp	x24, 461000 <stdin@@GLIBC_2.17+0x3320>
  41555c:	cmp	w0, w3
  415560:	b.ge	4156a8 <ferror@plt+0x13ab8>  // b.tcont
  415564:	cmp	w4, #0x0
  415568:	b.le	4156dc <ferror@plt+0x13aec>
  41556c:	ldr	x0, [x24, #2696]
  415570:	adrp	x5, 45f000 <stdin@@GLIBC_2.17+0x1320>
  415574:	sxtw	x26, w21
  415578:	add	x2, sp, #0x50
  41557c:	add	x5, x5, #0x9c8
  415580:	mov	x3, #0x1                   	// #1
  415584:	add	x0, x0, w21, sxtw #2
  415588:	mov	w1, #0x0                   	// #0
  41558c:	b	4155a4 <ferror@plt+0x139b4>
  415590:	str	wzr, [x0, x3, lsl #2]
  415594:	add	x3, x3, #0x1
  415598:	ldr	w4, [x5]
  41559c:	cmp	w4, w3
  4155a0:	b.lt	4155c8 <ferror@plt+0x139d8>  // b.tstop
  4155a4:	ldr	w4, [x19, x3, lsl #2]
  4155a8:	cbz	w4, 415590 <ferror@plt+0x139a0>
  4155ac:	strb	w3, [x2, w1, sxtw]
  4155b0:	add	w1, w1, #0x1
  4155b4:	str	w23, [x0, x3, lsl #2]
  4155b8:	add	x3, x3, #0x1
  4155bc:	ldr	w4, [x5]
  4155c0:	cmp	w4, w3
  4155c4:	b.ge	4155a4 <ferror@plt+0x139b4>  // b.tcont
  4155c8:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  4155cc:	ldr	w0, [x0, #1400]
  4155d0:	cbnz	w0, 4156f0 <ferror@plt+0x13b00>
  4155d4:	ldr	x0, [x24, #2696]
  4155d8:	mov	w2, w23
  4155dc:	ldr	w1, [x22, #2740]
  4155e0:	add	x0, x0, x26, lsl #2
  4155e4:	neg	w1, w1
  4155e8:	bl	414c50 <ferror@plt+0x13060>
  4155ec:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4155f0:	ldr	w1, [x25, #2504]
  4155f4:	ldr	w0, [x0, #2732]
  4155f8:	cmp	w1, #0x0
  4155fc:	sub	w0, w0, #0x1
  415600:	mul	w0, w0, w1
  415604:	sxtw	x0, w0
  415608:	b.le	415710 <ferror@plt+0x13b20>
  41560c:	sub	w7, w1, #0x1
  415610:	add	x0, x0, #0x1
  415614:	add	x7, x7, #0x1
  415618:	adrp	x5, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41561c:	add	x5, x5, #0xb20
  415620:	add	x19, x19, #0x4
  415624:	add	x5, x5, x0, lsl #2
  415628:	lsl	x7, x7, #2
  41562c:	add	x0, sp, #0x158
  415630:	mov	x2, #0x0                   	// #0
  415634:	mov	w4, #0x0                   	// #0
  415638:	b	415654 <ferror@plt+0x13a64>
  41563c:	add	x6, x0, x2
  415640:	add	x2, x2, #0x4
  415644:	add	w4, w4, #0x1
  415648:	cmp	x7, x2
  41564c:	str	w3, [x6, #4]
  415650:	b.eq	41567c <ferror@plt+0x13a8c>  // b.none
  415654:	ldr	w3, [x19, x2]
  415658:	ldr	w6, [x5, x2]
  41565c:	cmp	w6, w3
  415660:	b.ne	41563c <ferror@plt+0x13a4c>  // b.any
  415664:	add	x6, x0, x2
  415668:	mov	w3, #0xffffffff            	// #-1
  41566c:	add	x2, x2, #0x4
  415670:	cmp	x7, x2
  415674:	str	w3, [x6, #4]
  415678:	b.ne	415654 <ferror@plt+0x13a64>  // b.any
  41567c:	ldr	w3, [x22, #2740]
  415680:	mov	w2, w20
  415684:	neg	w3, w3
  415688:	bl	414ec8 <ferror@plt+0x132d8>
  41568c:	ldp	x29, x30, [sp]
  415690:	ldp	x19, x20, [sp, #16]
  415694:	ldp	x21, x22, [sp, #32]
  415698:	ldp	x23, x24, [sp, #48]
  41569c:	ldp	x25, x26, [sp, #64]
  4156a0:	add	sp, sp, #0x560
  4156a4:	ret
  4156a8:	adrp	x4, 464000 <stdin@@GLIBC_2.17+0x6320>
  4156ac:	add	w1, w3, #0x9c4
  4156b0:	ldr	x0, [x24, #2696]
  4156b4:	str	w1, [x5, #2768]
  4156b8:	ldr	w3, [x4, #4000]
  4156bc:	mov	x2, #0x4                   	// #4
  4156c0:	add	w3, w3, #0x1
  4156c4:	str	w3, [x4, #4000]
  4156c8:	bl	40e2c8 <ferror@plt+0xc6d8>
  4156cc:	str	x0, [x24, #2696]
  4156d0:	ldr	w4, [x25, #2504]
  4156d4:	cmp	w4, #0x0
  4156d8:	b.gt	41556c <ferror@plt+0x1397c>
  4156dc:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  4156e0:	sxtw	x26, w21
  4156e4:	mov	w1, #0x0                   	// #0
  4156e8:	ldr	w0, [x0, #1400]
  4156ec:	cbz	w0, 4155d4 <ferror@plt+0x139e4>
  4156f0:	add	x0, sp, #0x50
  4156f4:	adrp	x3, 462000 <stdin@@GLIBC_2.17+0x4320>
  4156f8:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  4156fc:	add	x3, x3, #0x160
  415700:	add	x2, x2, #0xd58
  415704:	mov	w5, #0x0                   	// #0
  415708:	bl	404c80 <ferror@plt+0x3090>
  41570c:	b	4155d4 <ferror@plt+0x139e4>
  415710:	add	x0, sp, #0x158
  415714:	mov	w4, #0x0                   	// #0
  415718:	b	41567c <ferror@plt+0x13a8c>
  41571c:	nop
  415720:	sub	sp, sp, #0x850
  415724:	adrp	x14, 45f000 <stdin@@GLIBC_2.17+0x1320>
  415728:	mov	w15, #0x64                  	// #100
  41572c:	stp	x29, x30, [sp]
  415730:	mov	x29, sp
  415734:	ldr	w13, [x14, #2504]
  415738:	stp	x21, x22, [sp, #32]
  41573c:	mov	w21, w2
  415740:	mov	w22, w1
  415744:	stp	x23, x24, [sp, #48]
  415748:	mul	w24, w2, w15
  41574c:	lsl	w2, w13, #4
  415750:	sub	w2, w2, w13
  415754:	cmp	w24, w2
  415758:	b.lt	415934 <ferror@plt+0x13d44>  // b.tstop
  41575c:	mov	w16, #0x32                  	// #50
  415760:	mul	w15, w4, w15
  415764:	stp	x19, x20, [sp, #16]
  415768:	mov	x19, x0
  41576c:	mul	w16, w21, w16
  415770:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  415774:	cmp	w15, w16
  415778:	ldr	w20, [x0, #2732]
  41577c:	b.le	41589c <ferror@plt+0x13cac>
  415780:	mov	w23, w3
  415784:	cbz	w20, 415adc <ferror@plt+0x13eec>
  415788:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  41578c:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  415790:	add	x2, x2, #0xec8
  415794:	add	x3, x3, #0xa38
  415798:	mov	w0, w20
  41579c:	b	4157a8 <ferror@plt+0x13bb8>
  4157a0:	ldr	w0, [x3, x4, lsl #2]
  4157a4:	cbz	w0, 4159e8 <ferror@plt+0x13df8>
  4157a8:	sxtw	x4, w0
  4157ac:	ldr	w1, [x2, x4, lsl #2]
  4157b0:	cmp	w1, w23
  4157b4:	b.ne	4157a0 <ferror@plt+0x13bb0>  // b.any
  4157b8:	sub	w1, w0, #0x1
  4157bc:	cmp	w13, #0x0
  4157c0:	mul	w1, w1, w13
  4157c4:	sxtw	x1, w1
  4157c8:	b.le	415ae8 <ferror@plt+0x13ef8>
  4157cc:	sub	w7, w13, #0x1
  4157d0:	add	x1, x1, #0x1
  4157d4:	add	x7, x7, #0x1
  4157d8:	adrp	x17, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4157dc:	add	x17, x17, #0xb20
  4157e0:	add	x5, x19, #0x4
  4157e4:	add	x17, x17, x1, lsl #2
  4157e8:	lsl	x7, x7, #2
  4157ec:	add	x2, sp, #0x48
  4157f0:	mov	x1, #0x0                   	// #0
  4157f4:	mov	w4, #0x0                   	// #0
  4157f8:	b	415814 <ferror@plt+0x13c24>
  4157fc:	add	x6, x2, x1
  415800:	add	x1, x1, #0x4
  415804:	add	w4, w4, #0x1
  415808:	cmp	x1, x7
  41580c:	str	w3, [x6, #4]
  415810:	b.eq	41583c <ferror@plt+0x13c4c>  // b.none
  415814:	ldr	w3, [x5, x1]
  415818:	ldr	w6, [x17, x1]
  41581c:	cmp	w6, w3
  415820:	b.ne	4157fc <ferror@plt+0x13c0c>  // b.any
  415824:	add	x6, x2, x1
  415828:	mov	w3, #0xffffffff            	// #-1
  41582c:	add	x1, x1, #0x4
  415830:	cmp	x1, x7
  415834:	str	w3, [x6, #4]
  415838:	b.ne	415814 <ferror@plt+0x13c24>  // b.any
  41583c:	mov	w24, #0x64                  	// #100
  415840:	mul	w24, w4, w24
  415844:	add	w1, w21, w21, lsl #2
  415848:	mov	w20, w0
  41584c:	cmp	w24, w1, lsl #1
  415850:	b.gt	4159f8 <ferror@plt+0x13e08>
  415854:	nop
  415858:	mov	w0, #0x0                   	// #0
  41585c:	cmp	w16, w24
  415860:	b.ge	415998 <ferror@plt+0x13da8>  // b.tcont
  415864:	lsl	w0, w21, #4
  415868:	mov	w2, w23
  41586c:	sub	w0, w0, w21
  415870:	mov	w1, w22
  415874:	cmp	w15, w0, lsl #2
  415878:	mov	x0, x19
  41587c:	b.lt	415968 <ferror@plt+0x13d78>  // b.tstop
  415880:	bl	415508 <ferror@plt+0x13918>
  415884:	ldp	x29, x30, [sp]
  415888:	ldp	x19, x20, [sp, #16]
  41588c:	ldp	x21, x22, [sp, #32]
  415890:	ldp	x23, x24, [sp, #48]
  415894:	add	sp, sp, #0x850
  415898:	ret
  41589c:	cbz	w20, 41595c <ferror@plt+0x13d6c>
  4158a0:	sub	w0, w20, #0x1
  4158a4:	cmp	w13, #0x0
  4158a8:	mul	w0, w0, w13
  4158ac:	sxtw	x0, w0
  4158b0:	b.le	415acc <ferror@plt+0x13edc>
  4158b4:	sub	w6, w13, #0x1
  4158b8:	add	x0, x0, #0x1
  4158bc:	add	x6, x6, #0x1
  4158c0:	adrp	x17, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4158c4:	add	x17, x17, #0xb20
  4158c8:	add	x5, x19, #0x4
  4158cc:	add	x17, x17, x0, lsl #2
  4158d0:	lsl	x6, x6, #2
  4158d4:	add	x2, sp, #0x48
  4158d8:	mov	x0, #0x0                   	// #0
  4158dc:	mov	w4, #0x0                   	// #0
  4158e0:	b	4158fc <ferror@plt+0x13d0c>
  4158e4:	add	x3, x2, x0
  4158e8:	add	x0, x0, #0x4
  4158ec:	add	w4, w4, #0x1
  4158f0:	cmp	x6, x0
  4158f4:	str	w1, [x3, #4]
  4158f8:	b.eq	415924 <ferror@plt+0x13d34>  // b.none
  4158fc:	ldr	w1, [x5, x0]
  415900:	ldr	w3, [x17, x0]
  415904:	cmp	w3, w1
  415908:	b.ne	4158e4 <ferror@plt+0x13cf4>  // b.any
  41590c:	add	x3, x2, x0
  415910:	mov	w1, #0xffffffff            	// #-1
  415914:	add	x0, x0, #0x4
  415918:	cmp	x6, x0
  41591c:	str	w1, [x3, #4]
  415920:	b.ne	4158fc <ferror@plt+0x13d0c>  // b.any
  415924:	mov	w24, #0x64                  	// #100
  415928:	mov	w23, #0x0                   	// #0
  41592c:	mul	w24, w4, w24
  415930:	b	4159ec <ferror@plt+0x13dfc>
  415934:	mov	w4, w21
  415938:	mov	w2, w1
  41593c:	mov	w3, #0xffff8002            	// #-32766
  415940:	mov	w1, w13
  415944:	bl	414ec8 <ferror@plt+0x132d8>
  415948:	ldp	x29, x30, [sp]
  41594c:	ldp	x21, x22, [sp, #32]
  415950:	ldp	x23, x24, [sp, #48]
  415954:	add	sp, sp, #0x850
  415958:	ret
  41595c:	mov	w4, w21
  415960:	mov	w23, #0x0                   	// #0
  415964:	b	415858 <ferror@plt+0x13c68>
  415968:	bl	414c50 <ferror@plt+0x13060>
  41596c:	ldr	w1, [x14, #2504]
  415970:	mov	w4, w21
  415974:	mov	w2, w22
  415978:	mov	w3, #0xffff8002            	// #-32766
  41597c:	bl	414ec8 <ferror@plt+0x132d8>
  415980:	ldp	x29, x30, [sp]
  415984:	ldp	x19, x20, [sp, #16]
  415988:	ldp	x21, x22, [sp, #32]
  41598c:	ldp	x23, x24, [sp, #48]
  415990:	add	sp, sp, #0x850
  415994:	ret
  415998:	add	x5, sp, #0x48
  41599c:	adrp	x3, 462000 <stdin@@GLIBC_2.17+0x4320>
  4159a0:	add	x3, x3, #0x9a0
  4159a4:	mov	w2, #0x404                 	// #1028
  4159a8:	add	w21, w21, w21, lsl #2
  4159ac:	mov	w1, w13
  4159b0:	smaddl	x0, w0, w2, x5
  4159b4:	mov	w2, w22
  4159b8:	ldr	w3, [x3, w20, sxtw #2]
  4159bc:	bl	414ec8 <ferror@plt+0x132d8>
  4159c0:	cmp	w24, w21, lsl #2
  4159c4:	b.ge	415ab8 <ferror@plt+0x13ec8>  // b.tcont
  4159c8:	mov	w0, w20
  4159cc:	bl	414d28 <ferror@plt+0x13138>
  4159d0:	ldp	x29, x30, [sp]
  4159d4:	ldp	x19, x20, [sp, #16]
  4159d8:	ldp	x21, x22, [sp, #32]
  4159dc:	ldp	x23, x24, [sp, #48]
  4159e0:	add	sp, sp, #0x850
  4159e4:	ret
  4159e8:	mov	w4, w21
  4159ec:	add	w0, w21, w21, lsl #2
  4159f0:	cmp	w24, w0, lsl #1
  4159f4:	b.le	415858 <ferror@plt+0x13c68>
  4159f8:	sub	w11, w13, #0x1
  4159fc:	adrp	x17, 45f000 <stdin@@GLIBC_2.17+0x1320>
  415a00:	add	x11, x11, #0x2
  415a04:	adrp	x18, 45f000 <stdin@@GLIBC_2.17+0x1320>
  415a08:	add	x17, x17, #0xb20
  415a0c:	mov	w12, w20
  415a10:	lsl	x11, x11, #2
  415a14:	add	x18, x18, #0xa38
  415a18:	add	x2, sp, #0x48
  415a1c:	mov	w0, #0x0                   	// #0
  415a20:	mov	w30, #0x1                   	// #1
  415a24:	mov	w24, #0x404                 	// #1028
  415a28:	sub	w9, w12, #0x1
  415a2c:	sub	w1, w30, w0
  415a30:	cmp	w13, #0x0
  415a34:	mul	w9, w9, w13
  415a38:	smaddl	x10, w1, w24, x2
  415a3c:	add	x9, x17, w9, sxtw #2
  415a40:	b.le	415ab0 <ferror@plt+0x13ec0>
  415a44:	mov	x5, #0x4                   	// #4
  415a48:	mov	w8, #0x0                   	// #0
  415a4c:	b	415a64 <ferror@plt+0x13e74>
  415a50:	str	w6, [x10, x5]
  415a54:	add	x5, x5, #0x4
  415a58:	add	w8, w8, #0x1
  415a5c:	cmp	x11, x5
  415a60:	b.eq	415a88 <ferror@plt+0x13e98>  // b.none
  415a64:	ldr	w6, [x19, x5]
  415a68:	ldr	w7, [x9, x5]
  415a6c:	cmp	w7, w6
  415a70:	b.ne	415a50 <ferror@plt+0x13e60>  // b.any
  415a74:	mov	w6, #0xffffffff            	// #-1
  415a78:	str	w6, [x10, x5]
  415a7c:	add	x5, x5, #0x4
  415a80:	cmp	x11, x5
  415a84:	b.ne	415a64 <ferror@plt+0x13e74>  // b.any
  415a88:	cmp	w4, w8
  415a8c:	csel	w20, w20, w12, le
  415a90:	ldr	w12, [x18, w12, sxtw #2]
  415a94:	csel	w3, w4, w8, le
  415a98:	csel	w0, w0, w1, le
  415a9c:	mov	w4, w3
  415aa0:	cbnz	w12, 415a28 <ferror@plt+0x13e38>
  415aa4:	mov	w24, #0x64                  	// #100
  415aa8:	mul	w24, w3, w24
  415aac:	b	41585c <ferror@plt+0x13c6c>
  415ab0:	mov	w8, #0x0                   	// #0
  415ab4:	b	415a88 <ferror@plt+0x13e98>
  415ab8:	mov	w2, w23
  415abc:	mov	w1, w22
  415ac0:	mov	x0, x19
  415ac4:	bl	414c50 <ferror@plt+0x13060>
  415ac8:	b	4159c8 <ferror@plt+0x13dd8>
  415acc:	mov	w24, #0x0                   	// #0
  415ad0:	mov	w4, #0x0                   	// #0
  415ad4:	mov	w23, #0x0                   	// #0
  415ad8:	b	4159ec <ferror@plt+0x13dfc>
  415adc:	mov	w4, w21
  415ae0:	mov	w0, #0x0                   	// #0
  415ae4:	b	41585c <ferror@plt+0x13c6c>
  415ae8:	mov	w24, #0x0                   	// #0
  415aec:	mov	w4, #0x0                   	// #0
  415af0:	b	415844 <ferror@plt+0x13c54>
  415af4:	nop
  415af8:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  415afc:	sub	w1, w1, #0x1
  415b00:	adrp	x6, 45f000 <stdin@@GLIBC_2.17+0x1320>
  415b04:	add	x6, x6, #0xb20
  415b08:	ldr	w3, [x3, #2504]
  415b0c:	mov	x7, x0
  415b10:	cmp	w3, #0x0
  415b14:	mul	w1, w1, w3
  415b18:	add	x6, x6, w1, sxtw #2
  415b1c:	b.le	415b74 <ferror@plt+0x13f84>
  415b20:	sub	w4, w3, #0x1
  415b24:	mov	x1, #0x4                   	// #4
  415b28:	add	x4, x4, #0x2
  415b2c:	mov	w0, #0x0                   	// #0
  415b30:	lsl	x4, x4, #2
  415b34:	b	415b4c <ferror@plt+0x13f5c>
  415b38:	str	w3, [x2, x1]
  415b3c:	add	x1, x1, #0x4
  415b40:	add	w0, w0, #0x1
  415b44:	cmp	x1, x4
  415b48:	b.eq	415b70 <ferror@plt+0x13f80>  // b.none
  415b4c:	ldr	w3, [x7, x1]
  415b50:	ldr	w5, [x6, x1]
  415b54:	cmp	w5, w3
  415b58:	b.ne	415b38 <ferror@plt+0x13f48>  // b.any
  415b5c:	mov	w3, #0xffffffff            	// #-1
  415b60:	str	w3, [x2, x1]
  415b64:	add	x1, x1, #0x4
  415b68:	cmp	x1, x4
  415b6c:	b.ne	415b4c <ferror@plt+0x13f5c>  // b.any
  415b70:	ret
  415b74:	mov	w0, #0x0                   	// #0
  415b78:	ret
  415b7c:	nop
  415b80:	stp	x29, x30, [sp, #-48]!
  415b84:	mov	x29, sp
  415b88:	stp	x19, x20, [sp, #16]
  415b8c:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x4320>
  415b90:	ldr	w0, [x20, #1388]
  415b94:	stp	x21, x22, [sp, #32]
  415b98:	cbz	w0, 415d6c <ferror@plt+0x1417c>
  415b9c:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x1320>
  415ba0:	mov	w0, #0x1                   	// #1
  415ba4:	str	w0, [x20, #1388]
  415ba8:	ldr	w0, [x21, #2608]
  415bac:	cmp	w0, #0x1
  415bb0:	b.eq	415ee8 <ferror@plt+0x142f8>  // b.none
  415bb4:	mov	w19, #0x0                   	// #0
  415bb8:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  415bbc:	ldr	w0, [x0, #696]
  415bc0:	cbz	w0, 415c4c <ferror@plt+0x1405c>
  415bc4:	adrp	x20, 45f000 <stdin@@GLIBC_2.17+0x1320>
  415bc8:	adrp	x22, 45d000 <ferror@plt+0x5b410>
  415bcc:	ldr	w0, [x20, #88]
  415bd0:	ldr	x21, [x22, #3280]
  415bd4:	cbnz	w0, 415e04 <ferror@plt+0x14214>
  415bd8:	cmp	w19, #0x105
  415bdc:	b.eq	415e88 <ferror@plt+0x14298>  // b.none
  415be0:	b.gt	415c60 <ferror@plt+0x14070>
  415be4:	cmp	w19, #0x7d
  415be8:	b.gt	415c98 <ferror@plt+0x140a8>
  415bec:	cmp	w19, #0x7a
  415bf0:	b.gt	415d5c <ferror@plt+0x1416c>
  415bf4:	cmp	w19, #0x3f
  415bf8:	b.gt	415d50 <ferror@plt+0x14160>
  415bfc:	cmp	w19, #0x9
  415c00:	b.le	415d08 <ferror@plt+0x14118>
  415c04:	mov	x0, #0x1                   	// #1
  415c08:	mov	x1, #0xff1400000000        	// #280461364428800
  415c0c:	movk	x1, #0xd000, lsl #48
  415c10:	lsl	x0, x0, x19
  415c14:	tst	x0, x1
  415c18:	b.ne	415d5c <ferror@plt+0x1416c>  // b.any
  415c1c:	tbnz	w0, #10, 415f10 <ferror@plt+0x14320>
  415c20:	mov	w2, #0x5                   	// #5
  415c24:	adrp	x1, 43a000 <ferror@plt+0x38410>
  415c28:	mov	x0, #0x0                   	// #0
  415c2c:	add	x1, x1, #0x9a0
  415c30:	bl	401ae0 <dcgettext@plt>
  415c34:	mov	x1, x0
  415c38:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x6320>
  415c3c:	mov	x0, x21
  415c40:	mov	w2, w19
  415c44:	ldr	w3, [x3, #4080]
  415c48:	bl	401bc0 <fprintf@plt>
  415c4c:	mov	w0, w19
  415c50:	ldp	x19, x20, [sp, #16]
  415c54:	ldp	x21, x22, [sp, #32]
  415c58:	ldp	x29, x30, [sp], #48
  415c5c:	ret
  415c60:	cmp	w19, #0x109
  415c64:	b.eq	415e6c <ferror@plt+0x1427c>  // b.none
  415c68:	b.le	415cdc <ferror@plt+0x140ec>
  415c6c:	cmp	w19, #0x10c
  415c70:	b.gt	415d30 <ferror@plt+0x14140>
  415c74:	cmp	w19, #0x10a
  415c78:	b.ne	415d3c <ferror@plt+0x1414c>  // b.any
  415c7c:	adrp	x2, 465000 <stdin@@GLIBC_2.17+0x7320>
  415c80:	mov	x0, x21
  415c84:	adrp	x1, 43a000 <ferror@plt+0x38410>
  415c88:	add	x1, x1, #0x988
  415c8c:	ldr	x2, [x2, #136]
  415c90:	bl	401bc0 <fprintf@plt>
  415c94:	b	415c4c <ferror@plt+0x1405c>
  415c98:	cmp	w19, #0x103
  415c9c:	b.eq	415e34 <ferror@plt+0x14244>  // b.none
  415ca0:	cmp	w19, #0x104
  415ca4:	b.ne	415d84 <ferror@plt+0x14194>  // b.any
  415ca8:	mov	x3, x21
  415cac:	adrp	x0, 43a000 <ferror@plt+0x38410>
  415cb0:	mov	x2, #0x3                   	// #3
  415cb4:	add	x0, x0, #0x960
  415cb8:	mov	x1, #0x1                   	// #1
  415cbc:	bl	401a80 <fwrite@plt>
  415cc0:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  415cc4:	ldr	w0, [x0, #2608]
  415cc8:	cmp	w0, #0x2
  415ccc:	b.ne	415c4c <ferror@plt+0x1405c>  // b.any
  415cd0:	mov	w0, #0x1                   	// #1
  415cd4:	str	w0, [x20, #88]
  415cd8:	b	415c4c <ferror@plt+0x1405c>
  415cdc:	cmp	w19, #0x107
  415ce0:	b.eq	415e50 <ferror@plt+0x14260>  // b.none
  415ce4:	cmp	w19, #0x108
  415ce8:	b.ne	415de0 <ferror@plt+0x141f0>  // b.any
  415cec:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  415cf0:	mov	x0, x21
  415cf4:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  415cf8:	add	x1, x1, #0xbd8
  415cfc:	ldr	w2, [x2, #4080]
  415d00:	bl	401bc0 <fprintf@plt>
  415d04:	b	415c4c <ferror@plt+0x1405c>
  415d08:	cbnz	w19, 415c20 <ferror@plt+0x14030>
  415d0c:	mov	w2, #0x5                   	// #5
  415d10:	adrp	x1, 43a000 <ferror@plt+0x38410>
  415d14:	mov	x0, #0x0                   	// #0
  415d18:	add	x1, x1, #0x990
  415d1c:	bl	401ae0 <dcgettext@plt>
  415d20:	mov	x1, x0
  415d24:	mov	x0, x21
  415d28:	bl	401bc0 <fprintf@plt>
  415d2c:	b	415c4c <ferror@plt+0x1405c>
  415d30:	sub	w0, w19, #0x111
  415d34:	cmp	w0, #0xb
  415d38:	b.hi	415c20 <ferror@plt+0x14030>  // b.pmore
  415d3c:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  415d40:	mov	x1, x21
  415d44:	ldr	x0, [x0, #136]
  415d48:	bl	4017a0 <fputs@plt>
  415d4c:	b	415c4c <ferror@plt+0x1405c>
  415d50:	sub	w0, w19, #0x5b
  415d54:	cmp	w0, #0x3
  415d58:	b.hi	415c20 <ferror@plt+0x14030>  // b.pmore
  415d5c:	mov	x1, x21
  415d60:	mov	w0, w19
  415d64:	bl	401800 <putc@plt>
  415d68:	b	415c4c <ferror@plt+0x1405c>
  415d6c:	bl	416b40 <ferror@plt+0x14f50>
  415d70:	mov	w19, w0
  415d74:	add	w0, w0, #0x1
  415d78:	cmp	w0, #0x1
  415d7c:	b.hi	415bb8 <ferror@plt+0x13fc8>  // b.pmore
  415d80:	b	415b9c <ferror@plt+0x13fac>
  415d84:	cmp	w19, #0x102
  415d88:	b.ne	415c20 <ferror@plt+0x14030>  // b.any
  415d8c:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  415d90:	ldr	w20, [x0, #4080]
  415d94:	cmp	w20, #0x3f
  415d98:	b.gt	415ea4 <ferror@plt+0x142b4>
  415d9c:	cmp	w20, #0x21
  415da0:	b.gt	415ecc <ferror@plt+0x142dc>
  415da4:	tst	w20, #0xffffff80
  415da8:	b.ne	415dbc <ferror@plt+0x141cc>  // b.any
  415dac:	bl	401a00 <__ctype_b_loc@plt>
  415db0:	ldr	x0, [x0]
  415db4:	ldrh	w0, [x0, w20, sxtw #1]
  415db8:	tbnz	w0, #14, 415f54 <ferror@plt+0x14364>
  415dbc:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  415dc0:	mov	w2, w20
  415dc4:	ldr	w0, [x0, #1620]
  415dc8:	cbz	w0, 415f40 <ferror@plt+0x14350>
  415dcc:	mov	x0, x21
  415dd0:	adrp	x1, 43a000 <ferror@plt+0x38410>
  415dd4:	add	x1, x1, #0x978
  415dd8:	bl	401bc0 <fprintf@plt>
  415ddc:	b	415c4c <ferror@plt+0x1405c>
  415de0:	cmp	w19, #0x106
  415de4:	b.ne	415c20 <ferror@plt+0x14030>  // b.any
  415de8:	mov	x3, x21
  415dec:	adrp	x0, 43a000 <ferror@plt+0x38410>
  415df0:	mov	x2, #0x2                   	// #2
  415df4:	mov	x1, #0x1                   	// #1
  415df8:	add	x0, x0, #0x958
  415dfc:	bl	401a80 <fwrite@plt>
  415e00:	b	415c4c <ferror@plt+0x1405c>
  415e04:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  415e08:	mov	x0, x21
  415e0c:	adrp	x1, 43a000 <ferror@plt+0x38410>
  415e10:	add	x1, x1, #0x950
  415e14:	ldr	w2, [x2, #648]
  415e18:	add	w2, w2, #0x1
  415e1c:	bl	401bc0 <fprintf@plt>
  415e20:	str	wzr, [x20, #88]
  415e24:	cmp	w19, #0x105
  415e28:	ldr	x21, [x22, #3280]
  415e2c:	b.ne	415be0 <ferror@plt+0x13ff0>  // b.any
  415e30:	b	415e88 <ferror@plt+0x14298>
  415e34:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  415e38:	mov	x0, x21
  415e3c:	adrp	x1, 41e000 <ferror@plt+0x1c410>
  415e40:	add	x1, x1, #0xa30
  415e44:	ldr	w2, [x2, #4080]
  415e48:	bl	401bc0 <fprintf@plt>
  415e4c:	b	415c4c <ferror@plt+0x1405c>
  415e50:	mov	x0, x21
  415e54:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  415e58:	adrp	x1, 43a000 <ferror@plt+0x38410>
  415e5c:	add	x2, x2, #0xa68
  415e60:	add	x1, x1, #0x968
  415e64:	bl	401bc0 <fprintf@plt>
  415e68:	b	415c4c <ferror@plt+0x1405c>
  415e6c:	mov	x3, x21
  415e70:	adrp	x0, 43a000 <ferror@plt+0x38410>
  415e74:	mov	x2, #0x7                   	// #7
  415e78:	mov	x1, #0x1                   	// #1
  415e7c:	add	x0, x0, #0x980
  415e80:	bl	401a80 <fwrite@plt>
  415e84:	b	415c4c <ferror@plt+0x1405c>
  415e88:	mov	x3, x21
  415e8c:	adrp	x0, 43a000 <ferror@plt+0x38410>
  415e90:	mov	x2, #0x2                   	// #2
  415e94:	mov	x1, #0x1                   	// #1
  415e98:	add	x0, x0, #0xda8
  415e9c:	bl	401a80 <fwrite@plt>
  415ea0:	b	415c4c <ferror@plt+0x1405c>
  415ea4:	cmp	w20, #0x5e
  415ea8:	b.gt	415f30 <ferror@plt+0x14340>
  415eac:	cmp	w20, #0x5a
  415eb0:	b.le	415dac <ferror@plt+0x141bc>
  415eb4:	mov	w2, w20
  415eb8:	mov	x0, x21
  415ebc:	adrp	x1, 43a000 <ferror@plt+0x38410>
  415ec0:	add	x1, x1, #0x970
  415ec4:	bl	401bc0 <fprintf@plt>
  415ec8:	b	415c4c <ferror@plt+0x1405c>
  415ecc:	mov	x0, #0x1                   	// #1
  415ed0:	mov	x1, #0xff1400000000        	// #280461364428800
  415ed4:	movk	x1, #0xd000, lsl #48
  415ed8:	lsl	x0, x0, x20
  415edc:	tst	x0, x1
  415ee0:	b.eq	415dac <ferror@plt+0x141bc>  // b.none
  415ee4:	b	415eb4 <ferror@plt+0x142c4>
  415ee8:	adrp	x1, 43a000 <ferror@plt+0x38410>
  415eec:	add	x1, x1, #0x940
  415ef0:	mov	w2, #0x5                   	// #5
  415ef4:	mov	x0, #0x0                   	// #0
  415ef8:	bl	401ae0 <dcgettext@plt>
  415efc:	mov	w19, #0x104                 	// #260
  415f00:	bl	40faf8 <ferror@plt+0xdf08>
  415f04:	mov	w0, #0x2                   	// #2
  415f08:	str	w0, [x21, #2608]
  415f0c:	b	415bb8 <ferror@plt+0x13fc8>
  415f10:	mov	x1, x21
  415f14:	mov	w0, #0xa                   	// #10
  415f18:	bl	401800 <putc@plt>
  415f1c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  415f20:	ldr	w0, [x0, #2608]
  415f24:	cmp	w0, #0x2
  415f28:	b.ne	415c4c <ferror@plt+0x1405c>  // b.any
  415f2c:	b	415cd0 <ferror@plt+0x140e0>
  415f30:	sub	w0, w20, #0x7b
  415f34:	cmp	w0, #0x2
  415f38:	b.hi	415da4 <ferror@plt+0x141b4>  // b.pmore
  415f3c:	b	415eb4 <ferror@plt+0x142c4>
  415f40:	mov	x0, x21
  415f44:	adrp	x1, 422000 <ferror@plt+0x20410>
  415f48:	add	x1, x1, #0x598
  415f4c:	bl	401bc0 <fprintf@plt>
  415f50:	b	415c4c <ferror@plt+0x1405c>
  415f54:	mov	x1, x21
  415f58:	mov	w0, w20
  415f5c:	bl	401800 <putc@plt>
  415f60:	b	415c4c <ferror@plt+0x1405c>
  415f64:	nop
  415f68:	stp	x29, x30, [sp, #-32]!
  415f6c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  415f70:	adrp	x3, 465000 <stdin@@GLIBC_2.17+0x7320>
  415f74:	mov	x29, sp
  415f78:	str	x19, [sp, #16]
  415f7c:	add	x19, x0, #0x60
  415f80:	ldr	w1, [x0, #96]
  415f84:	ldr	x9, [x3, #136]
  415f88:	ldp	x0, x2, [x19, #8]
  415f8c:	ldr	x16, [x19, #24]
  415f90:	cmp	x9, x16
  415f94:	ldr	x0, [x0, x2, lsl #3]
  415f98:	ldr	w0, [x0, #40]
  415f9c:	add	w0, w1, w0
  415fa0:	b.cs	416074 <ferror@plt+0x14484>  // b.hs, b.nlast
  415fa4:	adrp	x30, 43b000 <ferror@plt+0x39410>
  415fa8:	adrp	x10, 43c000 <ferror@plt+0x3a410>
  415fac:	add	x30, x30, #0x198
  415fb0:	add	x10, x10, #0x298
  415fb4:	ldr	w13, [x19, #32]
  415fb8:	add	x8, x10, #0x248
  415fbc:	ldr	x12, [x19, #40]
  415fc0:	adrp	x6, 43c000 <ferror@plt+0x3a410>
  415fc4:	adrp	x15, 43f000 <ferror@plt+0x3d410>
  415fc8:	add	x18, x30, #0x100
  415fcc:	add	x7, x30, #0x9b8
  415fd0:	add	x10, x10, #0xbd8
  415fd4:	add	x6, x6, #0xec8
  415fd8:	add	x15, x15, #0x2b0
  415fdc:	mov	w11, #0x0                   	// #0
  415fe0:	mov	w17, #0x1                   	// #1
  415fe4:	nop
  415fe8:	ldrb	w1, [x9]
  415fec:	cbz	w1, 416080 <ferror@plt+0x14490>
  415ff0:	ldrb	w2, [x30, w1, sxtw]
  415ff4:	mov	w4, w2
  415ff8:	ldrsh	w1, [x7, w0, sxtw #1]
  415ffc:	sxtw	x3, w0
  416000:	ldrsh	w5, [x18, w0, sxtw #1]
  416004:	add	w1, w1, w4
  416008:	cmp	w5, #0x0
  41600c:	csel	x12, x12, x9, eq  // eq = none
  416010:	csel	w13, w13, w0, eq  // eq = none
  416014:	ldrsh	w14, [x6, w1, sxtw #1]
  416018:	csel	w11, w11, w17, eq  // eq = none
  41601c:	sxtw	x5, w1
  416020:	cmp	w14, w0
  416024:	b.eq	416058 <ferror@plt+0x14468>  // b.none
  416028:	ldrsh	w0, [x8, x3, lsl #1]
  41602c:	cmp	w0, #0x459
  416030:	b.le	416038 <ferror@plt+0x14448>
  416034:	ldrb	w2, [x10, w4, sxtw]
  416038:	ldrsh	w1, [x7, w0, sxtw #1]
  41603c:	sxtw	x3, w0
  416040:	mov	w4, w2
  416044:	add	w1, w1, w2
  416048:	sxtw	x5, w1
  41604c:	ldrsh	w1, [x6, w1, sxtw #1]
  416050:	cmp	w1, w0
  416054:	b.ne	416028 <ferror@plt+0x14438>  // b.any
  416058:	add	x9, x9, #0x1
  41605c:	ldrsh	w0, [x15, x5, lsl #1]
  416060:	cmp	x9, x16
  416064:	b.ne	415fe8 <ferror@plt+0x143f8>  // b.any
  416068:	cbz	w11, 416074 <ferror@plt+0x14484>
  41606c:	str	w13, [x19, #32]
  416070:	str	x12, [x19, #40]
  416074:	ldr	x19, [sp, #16]
  416078:	ldp	x29, x30, [sp], #32
  41607c:	ret
  416080:	mov	w4, #0x1                   	// #1
  416084:	mov	w2, w4
  416088:	b	415ff8 <ferror@plt+0x14408>
  41608c:	nop
  416090:	stp	x29, x30, [sp, #-16]!
  416094:	adrp	x3, 45d000 <ferror@plt+0x5b410>
  416098:	mov	x2, x0
  41609c:	mov	x29, sp
  4160a0:	ldr	x0, [x3, #3280]
  4160a4:	adrp	x1, 422000 <ferror@plt+0x20410>
  4160a8:	add	x1, x1, #0x658
  4160ac:	bl	401bc0 <fprintf@plt>
  4160b0:	mov	w0, #0x2                   	// #2
  4160b4:	bl	4017b0 <exit@plt>
  4160b8:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4160bc:	add	x1, x2, #0x60
  4160c0:	ldr	w0, [x1, #48]
  4160c4:	sub	w0, w0, #0x1
  4160c8:	str	w0, [x1, #48]
  4160cc:	tbnz	w0, #31, 4160e8 <ferror@plt+0x144f8>
  4160d0:	ldr	x1, [x1, #56]
  4160d4:	ldr	w0, [x1, w0, sxtw #2]
  4160d8:	lsl	w0, w0, #1
  4160dc:	add	w0, w0, #0x1
  4160e0:	str	w0, [x2, #96]
  4160e4:	ret
  4160e8:	stp	x29, x30, [sp, #-16]!
  4160ec:	adrp	x0, 43a000 <ferror@plt+0x38410>
  4160f0:	add	x0, x0, #0x9c8
  4160f4:	mov	x29, sp
  4160f8:	bl	416090 <ferror@plt+0x144a0>
  4160fc:	nop
  416100:	adrp	x6, 45f000 <stdin@@GLIBC_2.17+0x1320>
  416104:	add	x6, x6, #0x60
  416108:	ldp	x2, x3, [x6, #8]
  41610c:	ldr	x7, [x6, #24]
  416110:	ldrb	w4, [x6, #64]
  416114:	strb	w4, [x7]
  416118:	add	x8, x2, x3, lsl #3
  41611c:	ldr	x4, [x2, x3, lsl #3]
  416120:	ldr	x9, [x4, #8]
  416124:	add	x5, x9, #0x2
  416128:	cmp	x5, x7
  41612c:	b.ls	416194 <ferror@plt+0x145a4>  // b.plast
  416130:	ldr	w10, [x4, #24]
  416134:	ldr	w2, [x6, #68]
  416138:	add	w2, w2, #0x2
  41613c:	sxtw	x3, w10
  416140:	add	x3, x3, #0x2
  416144:	add	x2, x9, w2, sxtw
  416148:	add	x3, x9, x3
  41614c:	cmp	x9, x2
  416150:	b.cs	416178 <ferror@plt+0x14588>  // b.hs, b.nlast
  416154:	nop
  416158:	ldrb	w4, [x2, #-1]!
  41615c:	strb	w4, [x3, #-1]!
  416160:	ldr	x4, [x8]
  416164:	ldr	x5, [x4, #8]
  416168:	cmp	x5, x2
  41616c:	b.cc	416158 <ferror@plt+0x14568>  // b.lo, b.ul, b.last
  416170:	ldr	w10, [x4, #24]
  416174:	add	x5, x5, #0x2
  416178:	sub	x2, x3, x2
  41617c:	str	w10, [x4, #28]
  416180:	str	w10, [x6, #68]
  416184:	add	x7, x7, w2, sxtw
  416188:	add	x1, x1, w2, sxtw
  41618c:	cmp	x7, x5
  416190:	b.cc	4161b4 <ferror@plt+0x145c4>  // b.lo, b.ul, b.last
  416194:	adrp	x3, 465000 <stdin@@GLIBC_2.17+0x7320>
  416198:	mov	x2, x7
  41619c:	sturb	w0, [x7, #-1]
  4161a0:	str	x1, [x3, #136]
  4161a4:	ldrb	w0, [x2, #-1]!
  4161a8:	str	x2, [x6, #24]
  4161ac:	strb	w0, [x6, #64]
  4161b0:	ret
  4161b4:	stp	x29, x30, [sp, #-16]!
  4161b8:	adrp	x0, 43a000 <ferror@plt+0x38410>
  4161bc:	add	x0, x0, #0x9e8
  4161c0:	mov	x29, sp
  4161c4:	bl	416090 <ferror@plt+0x144a0>
  4161c8:	stp	x29, x30, [sp, #-48]!
  4161cc:	mov	x29, sp
  4161d0:	stp	x19, x20, [sp, #16]
  4161d4:	mov	w19, w0
  4161d8:	stp	x21, x22, [sp, #32]
  4161dc:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4161e0:	add	x20, x22, #0x60
  4161e4:	ldr	w21, [x20, #48]
  4161e8:	ldr	w1, [x20, #72]
  4161ec:	ldr	x0, [x20, #56]
  4161f0:	cmp	w21, w1
  4161f4:	b.lt	416214 <ferror@plt+0x14624>  // b.tstop
  4161f8:	add	w1, w1, #0x19
  4161fc:	str	w1, [x20, #72]
  416200:	sbfiz	x1, x1, #2, #32
  416204:	cbz	x0, 41624c <ferror@plt+0x1465c>
  416208:	bl	401950 <realloc@plt>
  41620c:	str	x0, [x20, #56]
  416210:	cbz	x0, 41625c <ferror@plt+0x1466c>
  416214:	ldr	w1, [x22, #96]
  416218:	lsl	w19, w19, #1
  41621c:	add	w19, w19, #0x1
  416220:	add	w2, w21, #0x1
  416224:	sub	w1, w1, #0x1
  416228:	str	w19, [x22, #96]
  41622c:	str	w2, [x20, #48]
  416230:	add	w1, w1, w1, lsr #31
  416234:	ldp	x19, x20, [sp, #16]
  416238:	asr	w1, w1, #1
  41623c:	str	w1, [x0, w21, sxtw #2]
  416240:	ldp	x21, x22, [sp, #32]
  416244:	ldp	x29, x30, [sp], #48
  416248:	ret
  41624c:	mov	x0, x1
  416250:	bl	4018b0 <malloc@plt>
  416254:	str	x0, [x20, #56]
  416258:	cbnz	x0, 416214 <ferror@plt+0x14624>
  41625c:	adrp	x0, 43a000 <ferror@plt+0x38410>
  416260:	add	x0, x0, #0xa08
  416264:	bl	416090 <ferror@plt+0x144a0>
  416268:	stp	x29, x30, [sp, #-48]!
  41626c:	mov	x29, sp
  416270:	stp	x19, x20, [sp, #16]
  416274:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x1320>
  416278:	add	x19, x19, #0x60
  41627c:	ldr	x0, [x19, #8]
  416280:	cbz	x0, 4162ec <ferror@plt+0x146fc>
  416284:	ldr	x1, [x19, #80]
  416288:	ldr	x2, [x19, #16]
  41628c:	sub	x3, x1, #0x1
  416290:	cmp	x3, x2
  416294:	b.ls	4162a4 <ferror@plt+0x146b4>  // b.plast
  416298:	ldp	x19, x20, [sp, #16]
  41629c:	ldp	x29, x30, [sp], #48
  4162a0:	ret
  4162a4:	add	x20, x1, #0x8
  4162a8:	str	x21, [sp, #32]
  4162ac:	lsl	x21, x20, #3
  4162b0:	mov	x1, x21
  4162b4:	bl	401950 <realloc@plt>
  4162b8:	str	x0, [x19, #8]
  4162bc:	cbz	x0, 41631c <ferror@plt+0x1472c>
  4162c0:	sub	x21, x21, #0x40
  4162c4:	str	x20, [x19, #80]
  4162c8:	add	x0, x0, x21
  4162cc:	stp	xzr, xzr, [x0]
  4162d0:	stp	xzr, xzr, [x0, #16]
  4162d4:	stp	xzr, xzr, [x0, #32]
  4162d8:	stp	xzr, xzr, [x0, #48]
  4162dc:	ldp	x19, x20, [sp, #16]
  4162e0:	ldr	x21, [sp, #32]
  4162e4:	ldp	x29, x30, [sp], #48
  4162e8:	ret
  4162ec:	mov	x1, #0x1                   	// #1
  4162f0:	mov	x0, #0x8                   	// #8
  4162f4:	bl	401920 <calloc@plt>
  4162f8:	str	x0, [x19, #8]
  4162fc:	cbz	x0, 416318 <ferror@plt+0x14728>
  416300:	mov	x0, #0x1                   	// #1
  416304:	str	xzr, [x19, #16]
  416308:	str	x0, [x19, #80]
  41630c:	ldp	x19, x20, [sp, #16]
  416310:	ldp	x29, x30, [sp], #48
  416314:	ret
  416318:	str	x21, [sp, #32]
  41631c:	adrp	x0, 43a000 <ferror@plt+0x38410>
  416320:	add	x0, x0, #0xa38
  416324:	bl	416090 <ferror@plt+0x144a0>
  416328:	stp	x29, x30, [sp, #-32]!
  41632c:	mov	x29, sp
  416330:	str	x19, [sp, #16]
  416334:	mov	x19, x0
  416338:	bl	416268 <ferror@plt+0x14678>
  41633c:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  416340:	add	x1, x1, #0x60
  416344:	ldr	x0, [x1, #8]
  416348:	cbz	x0, 4163c0 <ferror@plt+0x147d0>
  41634c:	ldr	x2, [x1, #16]
  416350:	ldr	x4, [x0, x2, lsl #3]
  416354:	add	x3, x0, x2, lsl #3
  416358:	cmp	x4, x19
  41635c:	b.eq	4163b4 <ferror@plt+0x147c4>  // b.none
  416360:	cbz	x4, 416380 <ferror@plt+0x14790>
  416364:	ldr	x4, [x1, #24]
  416368:	ldrb	w6, [x1, #64]
  41636c:	ldr	w5, [x1, #68]
  416370:	strb	w6, [x4]
  416374:	ldr	x0, [x0, x2, lsl #3]
  416378:	str	x4, [x0, #16]
  41637c:	str	w5, [x0, #28]
  416380:	adrp	x2, 465000 <stdin@@GLIBC_2.17+0x7320>
  416384:	ldr	x0, [x19, #16]
  416388:	str	x19, [x3]
  41638c:	str	x0, [x2, #136]
  416390:	ldr	x2, [x19]
  416394:	str	x2, [x1, #88]
  416398:	ldr	w3, [x19, #28]
  41639c:	mov	w2, #0x1                   	// #1
  4163a0:	ldrb	w4, [x0]
  4163a4:	str	x0, [x1, #24]
  4163a8:	strb	w4, [x1, #64]
  4163ac:	str	w3, [x1, #68]
  4163b0:	str	w2, [x1, #96]
  4163b4:	ldr	x19, [sp, #16]
  4163b8:	ldp	x29, x30, [sp], #32
  4163bc:	ret
  4163c0:	cbz	x19, 4163b4 <ferror@plt+0x147c4>
  4163c4:	ldr	x3, [x1, #16]
  4163c8:	lsl	x3, x3, #3
  4163cc:	b	416380 <ferror@plt+0x14790>
  4163d0:	cbz	x0, 416440 <ferror@plt+0x14850>
  4163d4:	stp	x29, x30, [sp, #-32]!
  4163d8:	mov	x29, sp
  4163dc:	str	x19, [sp, #16]
  4163e0:	mov	x19, x0
  4163e4:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4163e8:	add	x0, x0, #0x60
  4163ec:	ldr	x1, [x0, #8]
  4163f0:	cbz	x1, 416404 <ferror@plt+0x14814>
  4163f4:	ldr	x0, [x0, #16]
  4163f8:	ldr	x2, [x1, x0, lsl #3]
  4163fc:	cmp	x19, x2
  416400:	b.eq	41641c <ferror@plt+0x1482c>  // b.none
  416404:	ldr	w0, [x19, #32]
  416408:	cbnz	w0, 416428 <ferror@plt+0x14838>
  41640c:	mov	x0, x19
  416410:	ldr	x19, [sp, #16]
  416414:	ldp	x29, x30, [sp], #32
  416418:	b	401a30 <free@plt>
  41641c:	str	xzr, [x1, x0, lsl #3]
  416420:	ldr	w0, [x19, #32]
  416424:	cbz	w0, 41640c <ferror@plt+0x1481c>
  416428:	ldr	x0, [x19, #8]
  41642c:	bl	401a30 <free@plt>
  416430:	mov	x0, x19
  416434:	ldr	x19, [sp, #16]
  416438:	ldp	x29, x30, [sp], #32
  41643c:	b	401a30 <free@plt>
  416440:	ret
  416444:	nop
  416448:	cbz	x0, 416494 <ferror@plt+0x148a4>
  41644c:	ldr	x3, [x0, #8]
  416450:	str	wzr, [x0, #28]
  416454:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  416458:	add	x1, x1, #0x60
  41645c:	mov	w2, #0x1                   	// #1
  416460:	strb	wzr, [x3]
  416464:	ldr	x3, [x1, #8]
  416468:	ldr	x4, [x0, #8]
  41646c:	strb	wzr, [x4, #1]
  416470:	str	w2, [x0, #40]
  416474:	ldr	x2, [x0, #8]
  416478:	str	x2, [x0, #16]
  41647c:	str	wzr, [x0, #56]
  416480:	cbz	x3, 416494 <ferror@plt+0x148a4>
  416484:	ldr	x4, [x1, #16]
  416488:	ldr	x3, [x3, x4, lsl #3]
  41648c:	cmp	x0, x3
  416490:	b.eq	416498 <ferror@plt+0x148a8>  // b.none
  416494:	ret
  416498:	adrp	x4, 465000 <stdin@@GLIBC_2.17+0x7320>
  41649c:	ldr	w3, [x0, #28]
  4164a0:	ldr	x0, [x0]
  4164a4:	str	x2, [x4, #136]
  4164a8:	str	x0, [x1, #88]
  4164ac:	str	x2, [x1, #24]
  4164b0:	ldrb	w0, [x2]
  4164b4:	strb	w0, [x1, #64]
  4164b8:	str	w3, [x1, #68]
  4164bc:	ret
  4164c0:	stp	x29, x30, [sp, #-48]!
  4164c4:	mov	x29, sp
  4164c8:	stp	x19, x20, [sp, #16]
  4164cc:	mov	x19, x0
  4164d0:	mov	x20, x1
  4164d4:	stp	x21, x22, [sp, #32]
  4164d8:	bl	401b70 <__errno_location@plt>
  4164dc:	mov	x21, x0
  4164e0:	mov	x0, x19
  4164e4:	ldr	w22, [x21]
  4164e8:	bl	416448 <ferror@plt+0x14858>
  4164ec:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4164f0:	add	x0, x0, #0x60
  4164f4:	mov	w1, #0x1                   	// #1
  4164f8:	str	w1, [x19, #52]
  4164fc:	str	x20, [x19]
  416500:	ldr	x1, [x0, #8]
  416504:	cbz	x1, 416518 <ferror@plt+0x14928>
  416508:	ldr	x0, [x0, #16]
  41650c:	ldr	x0, [x1, x0, lsl #3]
  416510:	cmp	x19, x0
  416514:	b.eq	416520 <ferror@plt+0x14930>  // b.none
  416518:	mov	x0, #0x1                   	// #1
  41651c:	stur	x0, [x19, #44]
  416520:	mov	w0, #0x0                   	// #0
  416524:	cbz	x20, 41653c <ferror@plt+0x1494c>
  416528:	mov	x0, x20
  41652c:	bl	401880 <fileno@plt>
  416530:	bl	401ad0 <isatty@plt>
  416534:	cmp	w0, #0x0
  416538:	cset	w0, gt
  41653c:	str	w0, [x19, #36]
  416540:	ldp	x19, x20, [sp, #16]
  416544:	str	w22, [x21]
  416548:	ldp	x21, x22, [sp, #32]
  41654c:	ldp	x29, x30, [sp], #48
  416550:	ret
  416554:	nop
  416558:	stp	x29, x30, [sp, #-48]!
  41655c:	mov	x29, sp
  416560:	stp	x19, x20, [sp, #16]
  416564:	mov	w20, w1
  416568:	str	x21, [sp, #32]
  41656c:	mov	x21, x0
  416570:	mov	x0, #0x40                  	// #64
  416574:	bl	4018b0 <malloc@plt>
  416578:	cbz	x0, 4165c0 <ferror@plt+0x149d0>
  41657c:	mov	x19, x0
  416580:	add	w0, w20, #0x2
  416584:	sxtw	x0, w0
  416588:	str	w20, [x19, #24]
  41658c:	bl	4018b0 <malloc@plt>
  416590:	str	x0, [x19, #8]
  416594:	cbz	x0, 4165c0 <ferror@plt+0x149d0>
  416598:	mov	w2, #0x1                   	// #1
  41659c:	str	w2, [x19, #32]
  4165a0:	mov	x1, x21
  4165a4:	mov	x0, x19
  4165a8:	bl	4164c0 <ferror@plt+0x148d0>
  4165ac:	mov	x0, x19
  4165b0:	ldp	x19, x20, [sp, #16]
  4165b4:	ldr	x21, [sp, #32]
  4165b8:	ldp	x29, x30, [sp], #48
  4165bc:	ret
  4165c0:	adrp	x0, 43a000 <ferror@plt+0x38410>
  4165c4:	add	x0, x0, #0xa70
  4165c8:	bl	416090 <ferror@plt+0x144a0>
  4165cc:	nop
  4165d0:	stp	x29, x30, [sp, #-64]!
  4165d4:	mov	x29, sp
  4165d8:	stp	x19, x20, [sp, #16]
  4165dc:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4165e0:	add	x19, x19, #0x60
  4165e4:	stp	x21, x22, [sp, #32]
  4165e8:	mov	x22, x0
  4165ec:	ldr	x21, [x19, #8]
  4165f0:	cbz	x21, 41664c <ferror@plt+0x14a5c>
  4165f4:	ldr	x1, [x19, #16]
  4165f8:	ldr	x20, [x21, x1, lsl #3]
  4165fc:	add	x21, x21, x1, lsl #3
  416600:	cbz	x20, 41664c <ferror@plt+0x14a5c>
  416604:	mov	x1, x22
  416608:	mov	x0, x20
  41660c:	bl	4164c0 <ferror@plt+0x148d0>
  416610:	ldr	x1, [x21]
  416614:	adrp	x2, 465000 <stdin@@GLIBC_2.17+0x7320>
  416618:	ldp	x21, x22, [sp, #32]
  41661c:	ldr	x0, [x1, #16]
  416620:	str	x0, [x2, #136]
  416624:	ldr	x2, [x1]
  416628:	str	x2, [x19, #88]
  41662c:	ldr	w1, [x1, #28]
  416630:	ldrb	w2, [x0]
  416634:	str	x0, [x19, #24]
  416638:	strb	w2, [x19, #64]
  41663c:	str	w1, [x19, #68]
  416640:	ldp	x19, x20, [sp, #16]
  416644:	ldp	x29, x30, [sp], #64
  416648:	ret
  41664c:	str	x23, [sp, #48]
  416650:	bl	416268 <ferror@plt+0x14678>
  416654:	ldp	x20, x23, [x19, #8]
  416658:	mov	w1, #0x4000                	// #16384
  41665c:	ldr	x0, [x19, #88]
  416660:	bl	416558 <ferror@plt+0x14968>
  416664:	add	x21, x20, x23, lsl #3
  416668:	cmp	x20, #0x0
  41666c:	str	x0, [x20, x23, lsl #3]
  416670:	csel	x20, x20, x0, eq  // eq = none
  416674:	ldr	x23, [sp, #48]
  416678:	b	416604 <ferror@plt+0x14a14>
  41667c:	nop
  416680:	cbz	x0, 416734 <ferror@plt+0x14b44>
  416684:	stp	x29, x30, [sp, #-32]!
  416688:	mov	x29, sp
  41668c:	str	x19, [sp, #16]
  416690:	mov	x19, x0
  416694:	bl	416268 <ferror@plt+0x14678>
  416698:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41669c:	add	x1, x1, #0x60
  4166a0:	ldr	x0, [x1, #8]
  4166a4:	cbz	x0, 416728 <ferror@plt+0x14b38>
  4166a8:	ldr	x3, [x1, #16]
  4166ac:	ldr	x5, [x0, x3, lsl #3]
  4166b0:	lsl	x4, x3, #3
  4166b4:	add	x2, x0, x4
  4166b8:	cbz	x5, 4166e8 <ferror@plt+0x14af8>
  4166bc:	ldr	x5, [x1, #24]
  4166c0:	add	x2, x4, #0x8
  4166c4:	ldrb	w7, [x1, #64]
  4166c8:	add	x2, x0, x2
  4166cc:	ldr	w4, [x1, #68]
  4166d0:	add	x6, x3, #0x1
  4166d4:	strb	w7, [x5]
  4166d8:	str	x6, [x1, #16]
  4166dc:	ldr	x0, [x0, x3, lsl #3]
  4166e0:	str	x5, [x0, #16]
  4166e4:	str	w4, [x0, #28]
  4166e8:	adrp	x3, 465000 <stdin@@GLIBC_2.17+0x7320>
  4166ec:	ldr	x0, [x19, #16]
  4166f0:	str	x19, [x2]
  4166f4:	ldr	x2, [x19]
  4166f8:	str	x0, [x3, #136]
  4166fc:	str	x2, [x1, #88]
  416700:	mov	w2, #0x1                   	// #1
  416704:	ldr	w3, [x19, #28]
  416708:	ldrb	w4, [x0]
  41670c:	strb	w4, [x1, #64]
  416710:	str	x0, [x1, #24]
  416714:	str	w3, [x1, #68]
  416718:	ldr	x19, [sp, #16]
  41671c:	str	w2, [x1, #96]
  416720:	ldp	x29, x30, [sp], #32
  416724:	ret
  416728:	ldr	x2, [x1, #16]
  41672c:	lsl	x2, x2, #3
  416730:	b	4166e8 <ferror@plt+0x14af8>
  416734:	ret
  416738:	stp	x29, x30, [sp, #-48]!
  41673c:	mov	x29, sp
  416740:	stp	x19, x20, [sp, #16]
  416744:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x1320>
  416748:	add	x19, x19, #0x60
  41674c:	str	x21, [sp, #32]
  416750:	ldr	x21, [x19, #8]
  416754:	cbz	x21, 4167b0 <ferror@plt+0x14bc0>
  416758:	ldr	x20, [x19, #16]
  41675c:	ldr	x0, [x21, x20, lsl #3]
  416760:	cbz	x0, 4167b0 <ferror@plt+0x14bc0>
  416764:	bl	4163d0 <ferror@plt+0x147e0>
  416768:	str	xzr, [x21, x20, lsl #3]
  41676c:	cbz	x20, 4167b0 <ferror@plt+0x14bc0>
  416770:	sub	x20, x20, #0x1
  416774:	str	x20, [x19, #16]
  416778:	ldr	x0, [x21, x20, lsl #3]
  41677c:	cbz	x0, 4167b0 <ferror@plt+0x14bc0>
  416780:	adrp	x3, 465000 <stdin@@GLIBC_2.17+0x7320>
  416784:	ldr	w2, [x0, #28]
  416788:	ldr	x1, [x0, #16]
  41678c:	str	x1, [x19, #24]
  416790:	ldr	x0, [x0]
  416794:	str	x1, [x3, #136]
  416798:	str	x0, [x19, #88]
  41679c:	mov	w0, #0x1                   	// #1
  4167a0:	str	w2, [x19, #68]
  4167a4:	ldrb	w1, [x1]
  4167a8:	strb	w1, [x19, #64]
  4167ac:	str	w0, [x19, #96]
  4167b0:	ldp	x19, x20, [sp, #16]
  4167b4:	ldr	x21, [sp, #32]
  4167b8:	ldp	x29, x30, [sp], #48
  4167bc:	ret
  4167c0:	stp	x29, x30, [sp, #-48]!
  4167c4:	cmp	x1, #0x1
  4167c8:	mov	x29, sp
  4167cc:	stp	x19, x20, [sp, #16]
  4167d0:	b.ls	416854 <ferror@plt+0x14c64>  // b.plast
  4167d4:	str	x21, [sp, #32]
  4167d8:	mov	x21, x0
  4167dc:	add	x0, x0, x1
  4167e0:	mov	x20, x1
  4167e4:	ldurb	w1, [x0, #-2]
  4167e8:	cbnz	w1, 41683c <ferror@plt+0x14c4c>
  4167ec:	ldurb	w0, [x0, #-1]
  4167f0:	cbnz	w0, 41683c <ferror@plt+0x14c4c>
  4167f4:	mov	x0, #0x40                  	// #64
  4167f8:	bl	4018b0 <malloc@plt>
  4167fc:	mov	x19, x0
  416800:	cbz	x0, 416868 <ferror@plt+0x14c78>
  416804:	mov	w1, #0x1                   	// #1
  416808:	sub	w20, w20, #0x2
  41680c:	stp	xzr, x21, [x0]
  416810:	str	x21, [x0, #16]
  416814:	stp	w20, w20, [x0, #24]
  416818:	str	xzr, [x0, #32]
  41681c:	str	w1, [x0, #40]
  416820:	stur	xzr, [x0, #52]
  416824:	bl	416328 <ferror@plt+0x14738>
  416828:	mov	x0, x19
  41682c:	ldp	x19, x20, [sp, #16]
  416830:	ldr	x21, [sp, #32]
  416834:	ldp	x29, x30, [sp], #48
  416838:	ret
  41683c:	mov	x19, #0x0                   	// #0
  416840:	mov	x0, x19
  416844:	ldp	x19, x20, [sp, #16]
  416848:	ldr	x21, [sp, #32]
  41684c:	ldp	x29, x30, [sp], #48
  416850:	ret
  416854:	mov	x19, #0x0                   	// #0
  416858:	mov	x0, x19
  41685c:	ldp	x19, x20, [sp, #16]
  416860:	ldp	x29, x30, [sp], #48
  416864:	ret
  416868:	adrp	x0, 43a000 <ferror@plt+0x38410>
  41686c:	add	x0, x0, #0xaa0
  416870:	bl	416090 <ferror@plt+0x144a0>
  416874:	nop
  416878:	stp	x29, x30, [sp, #-48]!
  41687c:	mov	x29, sp
  416880:	str	x21, [sp, #32]
  416884:	add	w21, w1, #0x2
  416888:	stp	x19, x20, [sp, #16]
  41688c:	mov	x20, x0
  416890:	sxtw	x21, w21
  416894:	mov	w19, w1
  416898:	mov	x0, x21
  41689c:	bl	4018b0 <malloc@plt>
  4168a0:	cbz	x0, 4168f4 <ferror@plt+0x14d04>
  4168a4:	cmp	w19, #0x0
  4168a8:	mov	x2, #0x0                   	// #0
  4168ac:	b.le	4168c4 <ferror@plt+0x14cd4>
  4168b0:	ldrb	w3, [x20, x2]
  4168b4:	strb	w3, [x0, x2]
  4168b8:	add	x2, x2, #0x1
  4168bc:	cmp	w19, w2
  4168c0:	b.gt	4168b0 <ferror@plt+0x14cc0>
  4168c4:	add	x2, x0, w19, sxtw
  4168c8:	mov	x1, x21
  4168cc:	strb	wzr, [x2, #1]
  4168d0:	strb	wzr, [x0, w19, sxtw]
  4168d4:	bl	4167c0 <ferror@plt+0x14bd0>
  4168d8:	cbz	x0, 416900 <ferror@plt+0x14d10>
  4168dc:	mov	w2, #0x1                   	// #1
  4168e0:	ldp	x19, x20, [sp, #16]
  4168e4:	ldr	x21, [sp, #32]
  4168e8:	str	w2, [x0, #32]
  4168ec:	ldp	x29, x30, [sp], #48
  4168f0:	ret
  4168f4:	adrp	x0, 43a000 <ferror@plt+0x38410>
  4168f8:	add	x0, x0, #0xad0
  4168fc:	bl	416090 <ferror@plt+0x144a0>
  416900:	adrp	x0, 43a000 <ferror@plt+0x38410>
  416904:	add	x0, x0, #0xb00
  416908:	bl	416090 <ferror@plt+0x144a0>
  41690c:	nop
  416910:	stp	x29, x30, [sp, #-32]!
  416914:	mov	x29, sp
  416918:	str	x19, [sp, #16]
  41691c:	mov	x19, x0
  416920:	bl	401790 <strlen@plt>
  416924:	mov	w1, w0
  416928:	mov	x0, x19
  41692c:	ldr	x19, [sp, #16]
  416930:	ldp	x29, x30, [sp], #32
  416934:	b	416878 <ferror@plt+0x14c88>
  416938:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  41693c:	ldr	w0, [x0, #3272]
  416940:	ret
  416944:	nop
  416948:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41694c:	ldr	x0, [x0, #184]
  416950:	ret
  416954:	nop
  416958:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41695c:	ldr	x0, [x0, #200]
  416960:	ret
  416964:	nop
  416968:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41696c:	ldr	w0, [x0, #144]
  416970:	ret
  416974:	nop
  416978:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41697c:	ldr	x0, [x0, #136]
  416980:	ret
  416984:	nop
  416988:	adrp	x1, 45d000 <ferror@plt+0x5b410>
  41698c:	str	w0, [x1, #3272]
  416990:	ret
  416994:	nop
  416998:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41699c:	str	x0, [x1, #184]
  4169a0:	ret
  4169a4:	nop
  4169a8:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4169ac:	str	x0, [x1, #200]
  4169b0:	ret
  4169b4:	nop
  4169b8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4169bc:	ldr	w0, [x0, #208]
  4169c0:	ret
  4169c4:	nop
  4169c8:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4169cc:	str	w0, [x1, #208]
  4169d0:	ret
  4169d4:	nop
  4169d8:	stp	x29, x30, [sp, #-48]!
  4169dc:	mov	x29, sp
  4169e0:	stp	x19, x20, [sp, #16]
  4169e4:	stp	x21, x22, [sp, #32]
  4169e8:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4169ec:	add	x20, x22, #0x60
  4169f0:	ldr	x21, [x20, #8]
  4169f4:	cbnz	x21, 416a08 <ferror@plt+0x14e18>
  4169f8:	b	416a14 <ferror@plt+0x14e24>
  4169fc:	bl	4163d0 <ferror@plt+0x147e0>
  416a00:	str	xzr, [x21, x19, lsl #3]
  416a04:	bl	416738 <ferror@plt+0x14b48>
  416a08:	ldr	x19, [x20, #16]
  416a0c:	ldr	x0, [x21, x19, lsl #3]
  416a10:	cbnz	x0, 4169fc <ferror@plt+0x14e0c>
  416a14:	mov	x0, x21
  416a18:	bl	401a30 <free@plt>
  416a1c:	ldr	x0, [x20, #56]
  416a20:	str	xzr, [x20, #8]
  416a24:	bl	401a30 <free@plt>
  416a28:	str	wzr, [x22, #96]
  416a2c:	mov	w0, #0x0                   	// #0
  416a30:	stp	xzr, xzr, [x20, #16]
  416a34:	str	wzr, [x20, #48]
  416a38:	str	xzr, [x20, #56]
  416a3c:	str	wzr, [x20, #72]
  416a40:	stp	xzr, xzr, [x20, #80]
  416a44:	str	xzr, [x20, #104]
  416a48:	str	wzr, [x20, #116]
  416a4c:	ldp	x19, x20, [sp, #16]
  416a50:	ldp	x21, x22, [sp, #32]
  416a54:	ldp	x29, x30, [sp], #48
  416a58:	ret
  416a5c:	nop
  416a60:	b	4018b0 <malloc@plt>
  416a64:	nop
  416a68:	b	401950 <realloc@plt>
  416a6c:	nop
  416a70:	b	401a30 <free@plt>
  416a74:	nop
  416a78:	stp	x29, x30, [sp, #-32]!
  416a7c:	mov	x29, sp
  416a80:	cbz	x0, 416ae4 <ferror@plt+0x14ef4>
  416a84:	str	x19, [sp, #16]
  416a88:	mov	x19, x0
  416a8c:	ldrb	w0, [x0]
  416a90:	cmp	w0, #0x2d
  416a94:	b.eq	416ad8 <ferror@plt+0x14ee8>  // b.none
  416a98:	mov	x0, x19
  416a9c:	bl	40d7c0 <ferror@plt+0xbbd0>
  416aa0:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x320>
  416aa4:	adrp	x1, 424000 <ferror@plt+0x22410>
  416aa8:	add	x1, x1, #0x618
  416aac:	str	x0, [x2, #1624]
  416ab0:	bl	4018a0 <fopen@plt>
  416ab4:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  416ab8:	str	x0, [x2, #184]
  416abc:	cbz	x0, 416b1c <ferror@plt+0x14f2c>
  416ac0:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  416ac4:	mov	w1, #0x1                   	// #1
  416ac8:	ldr	x19, [sp, #16]
  416acc:	str	w1, [x0, #1412]
  416ad0:	ldp	x29, x30, [sp], #32
  416ad4:	ret
  416ad8:	ldrb	w0, [x19, #1]
  416adc:	cbnz	w0, 416a98 <ferror@plt+0x14ea8>
  416ae0:	ldr	x19, [sp, #16]
  416ae4:	adrp	x2, 45d000 <ferror@plt+0x5b410>
  416ae8:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  416aec:	adrp	x0, 422000 <ferror@plt+0x20410>
  416af0:	ldr	x2, [x2, #3296]
  416af4:	str	x2, [x1, #184]
  416af8:	add	x0, x0, #0x538
  416afc:	bl	40d7c0 <ferror@plt+0xbbd0>
  416b00:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  416b04:	str	x0, [x1, #1624]
  416b08:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  416b0c:	mov	w1, #0x1                   	// #1
  416b10:	ldp	x29, x30, [sp], #32
  416b14:	str	w1, [x0, #1412]
  416b18:	ret
  416b1c:	mov	w2, #0x5                   	// #5
  416b20:	adrp	x1, 43a000 <ferror@plt+0x38410>
  416b24:	add	x1, x1, #0xb20
  416b28:	bl	401ae0 <dcgettext@plt>
  416b2c:	mov	x1, x19
  416b30:	bl	40da50 <ferror@plt+0xbe60>
  416b34:	ldr	x19, [sp, #16]
  416b38:	b	416b08 <ferror@plt+0x14f18>
  416b3c:	nop
  416b40:	sub	sp, sp, #0x8c0
  416b44:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  416b48:	stp	x29, x30, [sp]
  416b4c:	mov	x29, sp
  416b50:	ldr	w2, [x0, #96]
  416b54:	stp	x25, x26, [sp, #64]
  416b58:	add	x25, x0, #0x60
  416b5c:	stp	x19, x20, [sp, #16]
  416b60:	ldr	w0, [x25, #116]
  416b64:	stp	x21, x22, [sp, #32]
  416b68:	stp	x23, x24, [sp, #48]
  416b6c:	stp	x27, x28, [sp, #80]
  416b70:	ldr	x27, [x25, #8]
  416b74:	cbz	w0, 416d08 <ferror@plt+0x15118>
  416b78:	ldp	x28, x7, [x25, #16]
  416b7c:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  416b80:	ldrb	w26, [x25, #64]
  416b84:	str	x0, [sp, #104]
  416b88:	adrp	x0, 43c000 <ferror@plt+0x3a410>
  416b8c:	add	x0, x0, #0x298
  416b90:	add	x24, x0, #0xbd8
  416b94:	adrp	x21, 43b000 <ferror@plt+0x39410>
  416b98:	adrp	x6, 43c000 <ferror@plt+0x3a410>
  416b9c:	adrp	x22, 43f000 <ferror@plt+0x3d410>
  416ba0:	adrp	x19, 465000 <stdin@@GLIBC_2.17+0x7320>
  416ba4:	add	x21, x21, #0x198
  416ba8:	add	x23, x6, #0xec8
  416bac:	add	x22, x22, #0x2b0
  416bb0:	add	x19, x19, #0x88
  416bb4:	str	x0, [sp, #112]
  416bb8:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  416bbc:	add	x20, x0, #0x90
  416bc0:	str	x24, [sp, #128]
  416bc4:	mov	x24, x7
  416bc8:	stp	wzr, wzr, [sp, #136]
  416bcc:	str	wzr, [sp, #168]
  416bd0:	strb	w26, [x24]
  416bd4:	add	x4, x21, #0x9b8
  416bd8:	ldr	x0, [x27, x28, lsl #3]
  416bdc:	mov	x28, x24
  416be0:	mov	x27, x4
  416be4:	ldr	w1, [x0, #40]
  416be8:	add	w1, w2, w1
  416bec:	ldr	x3, [sp, #112]
  416bf0:	sxtw	x2, w1
  416bf4:	ldrsh	w0, [x27, w1, sxtw #1]
  416bf8:	add	x16, x21, #0x100
  416bfc:	ldr	w12, [x25, #32]
  416c00:	add	x8, x3, #0x248
  416c04:	ldr	x11, [x25, #40]
  416c08:	mov	w10, #0x0                   	// #0
  416c0c:	ldr	x5, [sp, #128]
  416c10:	mov	w15, #0x1                   	// #1
  416c14:	mov	w14, #0x119f                	// #4511
  416c18:	ldrb	w3, [x21, w26, sxtw]
  416c1c:	ldrsh	w4, [x16, x2, lsl #1]
  416c20:	add	w0, w0, w3
  416c24:	cmp	w4, #0x0
  416c28:	csel	w12, w12, w1, eq  // eq = none
  416c2c:	csel	x11, x11, x28, eq  // eq = none
  416c30:	ldrsh	w6, [x23, w0, sxtw #1]
  416c34:	csel	w10, w10, w15, eq  // eq = none
  416c38:	sxtw	x4, w0
  416c3c:	cmp	w1, w6
  416c40:	b.eq	416c74 <ferror@plt+0x15084>  // b.none
  416c44:	nop
  416c48:	ldrsh	w1, [x8, x2, lsl #1]
  416c4c:	cmp	w1, #0x459
  416c50:	b.le	416c58 <ferror@plt+0x15068>
  416c54:	ldrb	w3, [x5, w3, sxtw]
  416c58:	ldrsh	w0, [x27, w1, sxtw #1]
  416c5c:	sxtw	x2, w1
  416c60:	add	w0, w0, w3
  416c64:	sxtw	x4, w0
  416c68:	ldrsh	w0, [x23, w0, sxtw #1]
  416c6c:	cmp	w0, w1
  416c70:	b.ne	416c48 <ferror@plt+0x15058>  // b.any
  416c74:	ldrsh	x2, [x22, x4, lsl #1]
  416c78:	add	x28, x28, #0x1
  416c7c:	mov	x1, x2
  416c80:	ldrsh	w0, [x27, w2, sxtw #1]
  416c84:	cmp	w0, w14
  416c88:	b.eq	416c94 <ferror@plt+0x150a4>  // b.none
  416c8c:	ldrb	w26, [x28]
  416c90:	b	416c18 <ferror@plt+0x15028>
  416c94:	cbz	w10, 416ca0 <ferror@plt+0x150b0>
  416c98:	str	w12, [x25, #32]
  416c9c:	str	x11, [x25, #40]
  416ca0:	adrp	x26, 43a000 <ferror@plt+0x38410>
  416ca4:	add	x26, x26, #0xf60
  416ca8:	str	x27, [sp, #120]
  416cac:	mov	x27, x24
  416cb0:	add	x1, x21, #0x100
  416cb4:	ldrsh	w0, [x1, x2, lsl #1]
  416cb8:	cbnz	w0, 416cc8 <ferror@plt+0x150d8>
  416cbc:	ldrsw	x0, [x25, #32]
  416cc0:	ldr	x28, [x25, #40]
  416cc4:	ldrsh	w0, [x1, x0, lsl #1]
  416cc8:	sub	x1, x28, x27
  416ccc:	str	x27, [x19]
  416cd0:	str	w1, [x20]
  416cd4:	str	x28, [x25, #24]
  416cd8:	ldrb	w1, [x28]
  416cdc:	strb	wzr, [x28]
  416ce0:	strb	w1, [x25, #64]
  416ce4:	cmp	w0, #0x119
  416ce8:	b.ls	416cf8 <ferror@plt+0x15108>  // b.plast
  416cec:	adrp	x0, 43a000 <ferror@plt+0x38410>
  416cf0:	add	x0, x0, #0xf28
  416cf4:	bl	416090 <ferror@plt+0x144a0>
  416cf8:	ldrh	w0, [x26, w0, uxtw #1]
  416cfc:	adr	x1, 416d08 <ferror@plt+0x15118>
  416d00:	add	x0, x1, w0, sxth #2
  416d04:	br	x0
  416d08:	mov	w19, #0x1                   	// #1
  416d0c:	adrp	x0, 420000 <ferror@plt+0x1e410>
  416d10:	add	x0, x0, #0xdd0
  416d14:	str	w2, [sp, #104]
  416d18:	str	w19, [x25, #116]
  416d1c:	bl	401b90 <getenv@plt>
  416d20:	ldr	w2, [sp, #104]
  416d24:	cbz	x0, 416d30 <ferror@plt+0x15140>
  416d28:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  416d2c:	str	w19, [x0, #3192]
  416d30:	cbz	w2, 416d88 <ferror@plt+0x15198>
  416d34:	ldr	x0, [x25, #88]
  416d38:	cbz	x0, 416df4 <ferror@plt+0x15204>
  416d3c:	ldr	x0, [x25, #104]
  416d40:	cbz	x0, 416d9c <ferror@plt+0x151ac>
  416d44:	cbz	x27, 416dd0 <ferror@plt+0x151e0>
  416d48:	ldr	x28, [x25, #16]
  416d4c:	ldr	x0, [x27, x28, lsl #3]
  416d50:	cbz	x0, 416dd0 <ferror@plt+0x151e0>
  416d54:	adrp	x1, 465000 <stdin@@GLIBC_2.17+0x7320>
  416d58:	mov	x3, x1
  416d5c:	ldr	x7, [x0, #16]
  416d60:	str	x7, [x25, #24]
  416d64:	ldr	w1, [x0, #28]
  416d68:	ldr	x0, [x0]
  416d6c:	str	x7, [x3, #136]
  416d70:	str	x0, [x25, #88]
  416d74:	str	w1, [x25, #68]
  416d78:	ldrb	w26, [x7]
  416d7c:	strb	w26, [x25, #64]
  416d80:	str	x3, [sp, #104]
  416d84:	b	416b88 <ferror@plt+0x14f98>
  416d88:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  416d8c:	mov	w0, #0x1                   	// #1
  416d90:	mov	w2, w0
  416d94:	str	w0, [x1, #96]
  416d98:	b	416d34 <ferror@plt+0x15144>
  416d9c:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  416da0:	ldr	x0, [x0, #3288]
  416da4:	str	x0, [x25, #104]
  416da8:	b	416d44 <ferror@plt+0x15154>
  416dac:	mov	w0, #0x0                   	// #0
  416db0:	ldp	x29, x30, [sp]
  416db4:	ldp	x19, x20, [sp, #16]
  416db8:	ldp	x21, x22, [sp, #32]
  416dbc:	ldp	x23, x24, [sp, #48]
  416dc0:	ldp	x25, x26, [sp, #64]
  416dc4:	ldp	x27, x28, [sp, #80]
  416dc8:	add	sp, sp, #0x8c0
  416dcc:	ret
  416dd0:	str	w2, [sp, #104]
  416dd4:	bl	416268 <ferror@plt+0x14678>
  416dd8:	ldp	x27, x28, [x25, #8]
  416ddc:	mov	w1, #0x4000                	// #16384
  416de0:	ldr	x0, [x25, #88]
  416de4:	bl	416558 <ferror@plt+0x14968>
  416de8:	str	x0, [x27, x28, lsl #3]
  416dec:	ldr	w2, [sp, #104]
  416df0:	b	416d54 <ferror@plt+0x15164>
  416df4:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  416df8:	ldr	x0, [x0, #3296]
  416dfc:	str	x0, [x25, #88]
  416e00:	b	416d3c <ferror@plt+0x1514c>
  416e04:	adrp	x1, 43a000 <ferror@plt+0x38410>
  416e08:	add	x1, x1, #0xe18
  416e0c:	mov	w2, #0x5                   	// #5
  416e10:	mov	x0, #0x0                   	// #0
  416e14:	bl	401ae0 <dcgettext@plt>
  416e18:	bl	40faf8 <ferror@plt+0xdf08>
  416e1c:	mov	w0, #0x0                   	// #0
  416e20:	b	416db0 <ferror@plt+0x151c0>
  416e24:	adrp	x1, 43a000 <ferror@plt+0x38410>
  416e28:	add	x1, x1, #0xdf0
  416e2c:	mov	w2, #0x5                   	// #5
  416e30:	mov	x0, #0x0                   	// #0
  416e34:	bl	401ae0 <dcgettext@plt>
  416e38:	bl	40faf8 <ferror@plt+0xdf08>
  416e3c:	mov	w0, #0x0                   	// #0
  416e40:	b	416db0 <ferror@plt+0x151c0>
  416e44:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  416e48:	mov	w0, #0x0                   	// #0
  416e4c:	str	wzr, [x1, #2608]
  416e50:	b	416db0 <ferror@plt+0x151c0>
  416e54:	ldr	w0, [x20]
  416e58:	ldp	x27, x28, [x25, #8]
  416e5c:	cmp	w0, #0x0
  416e60:	b.le	416e80 <ferror@plt+0x15290>
  416e64:	ldr	x2, [x19]
  416e68:	ldr	x1, [x27, x28, lsl #3]
  416e6c:	add	x0, x2, w0, sxtw
  416e70:	ldurb	w0, [x0, #-1]
  416e74:	cmp	w0, #0xa
  416e78:	cset	w0, eq  // eq = none
  416e7c:	str	w0, [x1, #40]
  416e80:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  416e84:	ldr	w1, [x25, #132]
  416e88:	ldrb	w26, [x25, #64]
  416e8c:	ldr	w2, [x25]
  416e90:	str	w1, [x0, #664]
  416e94:	ldr	x24, [x25, #24]
  416e98:	b	416bd0 <ferror@plt+0x14fe0>
  416e9c:	ldr	w0, [x20]
  416ea0:	ldp	x27, x28, [x25, #8]
  416ea4:	cmp	w0, #0x0
  416ea8:	b.le	416ec8 <ferror@plt+0x152d8>
  416eac:	ldr	x2, [x19]
  416eb0:	ldr	x1, [x27, x28, lsl #3]
  416eb4:	add	x0, x2, w0, sxtw
  416eb8:	ldurb	w0, [x0, #-1]
  416ebc:	cmp	w0, #0xa
  416ec0:	cset	w0, eq  // eq = none
  416ec4:	str	w0, [x1, #40]
  416ec8:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  416ecc:	ldr	w1, [x25, #132]
  416ed0:	ldrb	w26, [x25, #64]
  416ed4:	ldr	w2, [x25]
  416ed8:	str	w1, [x0, #2680]
  416edc:	ldr	x24, [x25, #24]
  416ee0:	b	416bd0 <ferror@plt+0x14fe0>
  416ee4:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  416ee8:	ldr	w1, [x0, #144]
  416eec:	mov	w0, #0x10c                 	// #268
  416ef0:	cmp	w1, #0x0
  416ef4:	b.le	416db0 <ferror@plt+0x151c0>
  416ef8:	ldr	x2, [sp, #104]
  416efc:	ldr	x3, [x25, #16]
  416f00:	ldr	x5, [x2, #136]
  416f04:	ldr	x2, [x25, #8]
  416f08:	add	x1, x5, w1, sxtw
  416f0c:	ldr	x2, [x2, x3, lsl #3]
  416f10:	ldurb	w1, [x1, #-1]
  416f14:	cmp	w1, #0xa
  416f18:	cset	w1, eq  // eq = none
  416f1c:	str	w1, [x2, #40]
  416f20:	b	416db0 <ferror@plt+0x151c0>
  416f24:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  416f28:	ldr	w1, [x0, #144]
  416f2c:	mov	w0, #0x10b                 	// #267
  416f30:	cmp	w1, #0x0
  416f34:	b.le	416db0 <ferror@plt+0x151c0>
  416f38:	ldr	x2, [sp, #104]
  416f3c:	ldr	x3, [x25, #16]
  416f40:	ldr	x5, [x2, #136]
  416f44:	ldr	x2, [x25, #8]
  416f48:	add	x1, x5, w1, sxtw
  416f4c:	ldr	x2, [x2, x3, lsl #3]
  416f50:	ldurb	w1, [x1, #-1]
  416f54:	cmp	w1, #0xa
  416f58:	cset	w1, eq  // eq = none
  416f5c:	str	w1, [x2, #40]
  416f60:	b	416db0 <ferror@plt+0x151c0>
  416f64:	ldr	w0, [x20]
  416f68:	cmp	w0, #0x0
  416f6c:	b.le	416f90 <ferror@plt+0x153a0>
  416f70:	ldr	x3, [x19]
  416f74:	ldp	x1, x2, [x25, #8]
  416f78:	add	x0, x3, w0, sxtw
  416f7c:	ldurb	w0, [x0, #-1]
  416f80:	ldr	x1, [x1, x2, lsl #3]
  416f84:	cmp	w0, #0xa
  416f88:	cset	w0, eq  // eq = none
  416f8c:	str	w0, [x1, #40]
  416f90:	ldr	w0, [x25, #120]
  416f94:	cbz	w0, 416fe4 <ferror@plt+0x153f4>
  416f98:	adrp	x0, 43a000 <ferror@plt+0x38410>
  416f9c:	add	x0, x0, #0xbc0
  416fa0:	bl	40d8d0 <ferror@plt+0xbce0>
  416fa4:	mov	w0, #0x4                   	// #4
  416fa8:	bl	4161c8 <ferror@plt+0x145d8>
  416fac:	ldr	x0, [x19]
  416fb0:	mov	w1, #0x1                   	// #1
  416fb4:	str	w1, [x25, #120]
  416fb8:	bl	40d8d0 <ferror@plt+0xbce0>
  416fbc:	ldrb	w26, [x25, #64]
  416fc0:	ldr	w2, [x25]
  416fc4:	ldp	x27, x28, [x25, #8]
  416fc8:	ldr	x24, [x25, #24]
  416fcc:	b	416bd0 <ferror@plt+0x14fe0>
  416fd0:	ldrb	w0, [x25, #64]
  416fd4:	ldrsw	x2, [x25, #32]
  416fd8:	strb	w0, [x28]
  416fdc:	ldr	x28, [x25, #40]
  416fe0:	b	416cb0 <ferror@plt+0x150c0>
  416fe4:	adrp	x3, 462000 <stdin@@GLIBC_2.17+0x4320>
  416fe8:	mov	w1, #0x1                   	// #1
  416fec:	mov	x0, #0x0                   	// #0
  416ff0:	ldr	w2, [x3, #1412]
  416ff4:	add	w2, w2, w1
  416ff8:	str	w2, [x3, #1412]
  416ffc:	bl	40db88 <ferror@plt+0xbf98>
  417000:	b	416f98 <ferror@plt+0x153a8>
  417004:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  417008:	ldr	w1, [x0, #144]
  41700c:	mov	w0, #0x10e                 	// #270
  417010:	cmp	w1, #0x0
  417014:	b.le	416db0 <ferror@plt+0x151c0>
  417018:	ldr	x2, [sp, #104]
  41701c:	ldr	x3, [x25, #16]
  417020:	ldr	x5, [x2, #136]
  417024:	ldr	x2, [x25, #8]
  417028:	add	x1, x5, w1, sxtw
  41702c:	ldr	x2, [x2, x3, lsl #3]
  417030:	ldurb	w1, [x1, #-1]
  417034:	cmp	w1, #0xa
  417038:	cset	w1, eq  // eq = none
  41703c:	str	w1, [x2, #40]
  417040:	b	416db0 <ferror@plt+0x151c0>
  417044:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  417048:	ldr	w1, [x0, #144]
  41704c:	mov	w0, #0x10d                 	// #269
  417050:	cmp	w1, #0x0
  417054:	b.le	416db0 <ferror@plt+0x151c0>
  417058:	ldr	x2, [sp, #104]
  41705c:	ldr	x3, [x25, #16]
  417060:	ldr	x5, [x2, #136]
  417064:	ldr	x2, [x25, #8]
  417068:	add	x1, x5, w1, sxtw
  41706c:	ldr	x2, [x2, x3, lsl #3]
  417070:	ldurb	w1, [x1, #-1]
  417074:	cmp	w1, #0xa
  417078:	cset	w1, eq  // eq = none
  41707c:	str	w1, [x2, #40]
  417080:	b	416db0 <ferror@plt+0x151c0>
  417084:	ldr	w0, [x20]
  417088:	cmp	w0, #0x0
  41708c:	b.le	4170b0 <ferror@plt+0x154c0>
  417090:	ldr	x3, [x19]
  417094:	ldp	x1, x2, [x25, #8]
  417098:	add	x0, x3, w0, sxtw
  41709c:	ldurb	w0, [x0, #-1]
  4170a0:	ldr	x1, [x1, x2, lsl #3]
  4170a4:	cmp	w0, #0xa
  4170a8:	cset	w0, eq  // eq = none
  4170ac:	str	w0, [x1, #40]
  4170b0:	mov	w2, #0x5                   	// #5
  4170b4:	adrp	x1, 43a000 <ferror@plt+0x38410>
  4170b8:	mov	x0, #0x0                   	// #0
  4170bc:	add	x1, x1, #0xe40
  4170c0:	bl	401ae0 <dcgettext@plt>
  4170c4:	ldr	x1, [x19]
  4170c8:	bl	40fb30 <ferror@plt+0xdf40>
  4170cc:	ldrb	w26, [x25, #64]
  4170d0:	ldr	w2, [x25]
  4170d4:	ldp	x27, x28, [x25, #8]
  4170d8:	ldr	x24, [x25, #24]
  4170dc:	b	416bd0 <ferror@plt+0x14fe0>
  4170e0:	ldr	w1, [x20]
  4170e4:	ldr	x0, [x19]
  4170e8:	cmp	w1, #0x0
  4170ec:	sxtw	x1, w1
  4170f0:	b.le	417110 <ferror@plt+0x15520>
  4170f4:	ldp	x4, x6, [x25, #8]
  4170f8:	add	x2, x0, x1
  4170fc:	ldurb	w3, [x2, #-1]
  417100:	ldr	x2, [x4, x6, lsl #3]
  417104:	cmp	w3, #0xa
  417108:	cset	w3, eq  // eq = none
  41710c:	str	w3, [x2, #40]
  417110:	ldr	x3, [x25, #104]
  417114:	mov	x2, #0x1                   	// #1
  417118:	bl	401a80 <fwrite@plt>
  41711c:	ldrb	w26, [x25, #64]
  417120:	ldr	w2, [x25]
  417124:	ldp	x27, x28, [x25, #8]
  417128:	ldr	x24, [x25, #24]
  41712c:	b	416bd0 <ferror@plt+0x14fe0>
  417130:	ldr	w0, [x20]
  417134:	ldrb	w26, [x25, #64]
  417138:	ldr	w2, [x25]
  41713c:	cmp	w0, #0x0
  417140:	ldp	x27, x28, [x25, #8]
  417144:	ldr	x24, [x25, #24]
  417148:	b.le	416bd0 <ferror@plt+0x14fe0>
  41714c:	ldr	x3, [x19]
  417150:	ldr	x1, [x27, x28, lsl #3]
  417154:	add	x0, x3, w0, sxtw
  417158:	ldurb	w0, [x0, #-1]
  41715c:	cmp	w0, #0xa
  417160:	cset	w0, eq  // eq = none
  417164:	str	w0, [x1, #40]
  417168:	b	416bd0 <ferror@plt+0x14fe0>
  41716c:	ldr	w0, [x20]
  417170:	cmp	w0, #0x0
  417174:	b.le	417198 <ferror@plt+0x155a8>
  417178:	ldr	x3, [x19]
  41717c:	ldp	x1, x2, [x25, #8]
  417180:	add	x0, x3, w0, sxtw
  417184:	ldurb	w0, [x0, #-1]
  417188:	ldr	x1, [x1, x2, lsl #3]
  41718c:	cmp	w0, #0xa
  417190:	cset	w0, eq  // eq = none
  417194:	str	w0, [x1, #40]
  417198:	adrp	x1, 43a000 <ferror@plt+0x38410>
  41719c:	add	x1, x1, #0xb38
  4171a0:	mov	w2, #0x5                   	// #5
  4171a4:	mov	x0, #0x0                   	// #0
  4171a8:	bl	401ae0 <dcgettext@plt>
  4171ac:	bl	40faf8 <ferror@plt+0xdf08>
  4171b0:	ldrb	w26, [x25, #64]
  4171b4:	ldr	w2, [x25]
  4171b8:	ldp	x27, x28, [x25, #8]
  4171bc:	ldr	x24, [x25, #24]
  4171c0:	b	416bd0 <ferror@plt+0x14fe0>
  4171c4:	ldr	w0, [x20]
  4171c8:	cmp	w0, #0x0
  4171cc:	b.le	4171f0 <ferror@plt+0x15600>
  4171d0:	ldr	x3, [x19]
  4171d4:	ldp	x1, x2, [x25, #8]
  4171d8:	add	x0, x3, w0, sxtw
  4171dc:	ldurb	w0, [x0, #-1]
  4171e0:	ldr	x1, [x1, x2, lsl #3]
  4171e4:	cmp	w0, #0xa
  4171e8:	cset	w0, eq  // eq = none
  4171ec:	str	w0, [x1, #40]
  4171f0:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  4171f4:	adrp	x3, 462000 <stdin@@GLIBC_2.17+0x4320>
  4171f8:	adrp	x1, 422000 <ferror@plt+0x20410>
  4171fc:	add	x1, x1, #0x538
  417200:	ldr	x4, [x0, #1624]
  417204:	mov	w5, #0x1                   	// #1
  417208:	ldr	w2, [x3, #1412]
  41720c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  417210:	cmp	x4, #0x0
  417214:	str	w2, [sp, #168]
  417218:	csel	x1, x1, x4, eq  // eq = none
  41721c:	add	w2, w2, w5
  417220:	add	x0, x0, #0x170
  417224:	str	w2, [x3, #1412]
  417228:	str	w5, [sp, #136]
  41722c:	bl	402028 <ferror@plt+0x438>
  417230:	mov	w0, #0x13                  	// #19
  417234:	bl	4161c8 <ferror@plt+0x145d8>
  417238:	ldr	w2, [x25]
  41723c:	ldrb	w26, [x25, #64]
  417240:	ldp	x27, x28, [x25, #8]
  417244:	ldr	x24, [x25, #24]
  417248:	b	416bd0 <ferror@plt+0x14fe0>
  41724c:	ldr	w0, [x20]
  417250:	cmp	w0, #0x0
  417254:	b.le	417278 <ferror@plt+0x15688>
  417258:	ldr	x3, [x19]
  41725c:	ldp	x1, x2, [x25, #8]
  417260:	add	x0, x3, w0, sxtw
  417264:	ldurb	w0, [x0, #-1]
  417268:	ldr	x1, [x1, x2, lsl #3]
  41726c:	cmp	w0, #0xa
  417270:	cset	w0, eq  // eq = none
  417274:	str	w0, [x1, #40]
  417278:	ldr	w0, [x25, #120]
  41727c:	cbz	w0, 4172ec <ferror@plt+0x156fc>
  417280:	adrp	x0, 43a000 <ferror@plt+0x38410>
  417284:	add	x0, x0, #0xbc0
  417288:	bl	40d8d0 <ferror@plt+0xbce0>
  41728c:	mov	w0, #0x4                   	// #4
  417290:	bl	4161c8 <ferror@plt+0x145d8>
  417294:	ldr	w2, [x25]
  417298:	ldrb	w26, [x25, #64]
  41729c:	str	wzr, [x25, #120]
  4172a0:	ldp	x27, x28, [x25, #8]
  4172a4:	ldr	x24, [x25, #24]
  4172a8:	b	416bd0 <ferror@plt+0x14fe0>
  4172ac:	ldr	w4, [sp, #168]
  4172b0:	adrp	x1, 43a000 <ferror@plt+0x38410>
  4172b4:	add	x1, x1, #0xbd8
  4172b8:	adrp	x3, 462000 <stdin@@GLIBC_2.17+0x4320>
  4172bc:	mov	w2, #0x5                   	// #5
  4172c0:	mov	x0, #0x0                   	// #0
  4172c4:	str	w4, [x3, #1412]
  4172c8:	bl	401ae0 <dcgettext@plt>
  4172cc:	bl	40faf8 <ferror@plt+0xdf08>
  4172d0:	mov	w0, #0x0                   	// #0
  4172d4:	b	416db0 <ferror@plt+0x151c0>
  4172d8:	bl	40dd18 <ferror@plt+0xc128>
  4172dc:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4172e0:	mov	w0, #0x0                   	// #0
  4172e4:	str	wzr, [x1, #2608]
  4172e8:	b	416db0 <ferror@plt+0x151c0>
  4172ec:	adrp	x3, 462000 <stdin@@GLIBC_2.17+0x4320>
  4172f0:	mov	w1, #0x1                   	// #1
  4172f4:	mov	x0, #0x0                   	// #0
  4172f8:	ldr	w2, [x3, #1412]
  4172fc:	add	w2, w2, w1
  417300:	str	w2, [x3, #1412]
  417304:	bl	40db88 <ferror@plt+0xbf98>
  417308:	b	417280 <ferror@plt+0x15690>
  41730c:	ldr	w0, [x20]
  417310:	ldp	x27, x28, [x25, #8]
  417314:	cmp	w0, #0x0
  417318:	b.le	417338 <ferror@plt+0x15748>
  41731c:	ldr	x2, [x19]
  417320:	ldr	x1, [x27, x28, lsl #3]
  417324:	add	x0, x2, w0, sxtw
  417328:	ldurb	w0, [x0, #-1]
  41732c:	cmp	w0, #0xa
  417330:	cset	w0, eq  // eq = none
  417334:	str	w0, [x1, #40]
  417338:	mov	w0, #0x12                  	// #18
  41733c:	bl	4161c8 <ferror@plt+0x145d8>
  417340:	ldr	w2, [x25]
  417344:	ldrb	w26, [x25, #64]
  417348:	ldr	x24, [x25, #24]
  41734c:	b	416bd0 <ferror@plt+0x14fe0>
  417350:	ldr	w0, [x20]
  417354:	cmp	w0, #0x0
  417358:	b.le	41737c <ferror@plt+0x1578c>
  41735c:	ldr	x3, [x19]
  417360:	ldp	x1, x2, [x25, #8]
  417364:	add	x0, x3, w0, sxtw
  417368:	ldurb	w0, [x0, #-1]
  41736c:	ldr	x1, [x1, x2, lsl #3]
  417370:	cmp	w0, #0xa
  417374:	cset	w0, eq  // eq = none
  417378:	str	w0, [x1, #40]
  41737c:	adrp	x0, 43a000 <ferror@plt+0x38410>
  417380:	add	x0, x0, #0xb30
  417384:	bl	40d8d0 <ferror@plt+0xbce0>
  417388:	mov	w0, #0xe                   	// #14
  41738c:	bl	4161c8 <ferror@plt+0x145d8>
  417390:	ldr	w2, [x25]
  417394:	ldrb	w26, [x25, #64]
  417398:	ldp	x27, x28, [x25, #8]
  41739c:	ldr	x24, [x25, #24]
  4173a0:	b	416bd0 <ferror@plt+0x14fe0>
  4173a4:	ldr	w1, [x20]
  4173a8:	ldr	x0, [x19]
  4173ac:	cmp	w1, #0x0
  4173b0:	b.le	4173d0 <ferror@plt+0x157e0>
  4173b4:	ldp	x3, x4, [x25, #8]
  4173b8:	add	x1, x0, w1, sxtw
  4173bc:	ldurb	w2, [x1, #-1]
  4173c0:	ldr	x1, [x3, x4, lsl #3]
  4173c4:	cmp	w2, #0xa
  4173c8:	cset	w2, eq  // eq = none
  4173cc:	str	w2, [x1, #40]
  4173d0:	bl	40d8d0 <ferror@plt+0xbce0>
  4173d4:	bl	4160b8 <ferror@plt+0x144c8>
  4173d8:	ldrb	w26, [x25, #64]
  4173dc:	ldr	w2, [x25]
  4173e0:	ldp	x27, x28, [x25, #8]
  4173e4:	ldr	x24, [x25, #24]
  4173e8:	b	416bd0 <ferror@plt+0x14fe0>
  4173ec:	ldr	w0, [x20]
  4173f0:	cmp	w0, #0x0
  4173f4:	b.le	417418 <ferror@plt+0x15828>
  4173f8:	ldr	x3, [x19]
  4173fc:	ldp	x1, x2, [x25, #8]
  417400:	add	x0, x3, w0, sxtw
  417404:	ldurb	w0, [x0, #-1]
  417408:	ldr	x1, [x1, x2, lsl #3]
  41740c:	cmp	w0, #0xa
  417410:	cset	w0, eq  // eq = none
  417414:	str	w0, [x1, #40]
  417418:	adrp	x0, 43a000 <ferror@plt+0x38410>
  41741c:	add	x0, x0, #0xbb0
  417420:	bl	40d8d0 <ferror@plt+0xbce0>
  417424:	bl	4160b8 <ferror@plt+0x144c8>
  417428:	ldrb	w26, [x25, #64]
  41742c:	ldr	w2, [x25]
  417430:	ldp	x27, x28, [x25, #8]
  417434:	ldr	x24, [x25, #24]
  417438:	b	416bd0 <ferror@plt+0x14fe0>
  41743c:	ldr	w1, [x20]
  417440:	ldr	x0, [x19]
  417444:	cmp	w1, #0x0
  417448:	b.le	417468 <ferror@plt+0x15878>
  41744c:	ldp	x3, x4, [x25, #8]
  417450:	add	x1, x0, w1, sxtw
  417454:	ldurb	w2, [x1, #-1]
  417458:	ldr	x1, [x3, x4, lsl #3]
  41745c:	cmp	w2, #0xa
  417460:	cset	w2, eq  // eq = none
  417464:	str	w2, [x1, #40]
  417468:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  41746c:	ldr	w1, [x2, #1412]
  417470:	add	w1, w1, #0x1
  417474:	str	w1, [x2, #1412]
  417478:	bl	40d8d0 <ferror@plt+0xbce0>
  41747c:	ldrb	w26, [x25, #64]
  417480:	ldr	w2, [x25]
  417484:	ldp	x27, x28, [x25, #8]
  417488:	ldr	x24, [x25, #24]
  41748c:	b	416bd0 <ferror@plt+0x14fe0>
  417490:	ldr	w1, [x20]
  417494:	ldr	x0, [x19]
  417498:	cmp	w1, #0x0
  41749c:	b.le	4174bc <ferror@plt+0x158cc>
  4174a0:	ldp	x3, x4, [x25, #8]
  4174a4:	add	x1, x0, w1, sxtw
  4174a8:	ldurb	w2, [x1, #-1]
  4174ac:	ldr	x1, [x3, x4, lsl #3]
  4174b0:	cmp	w2, #0xa
  4174b4:	cset	w2, eq  // eq = none
  4174b8:	str	w2, [x1, #40]
  4174bc:	bl	40d8d0 <ferror@plt+0xbce0>
  4174c0:	ldrb	w26, [x25, #64]
  4174c4:	ldr	w2, [x25]
  4174c8:	ldp	x27, x28, [x25, #8]
  4174cc:	ldr	x24, [x25, #24]
  4174d0:	b	416bd0 <ferror@plt+0x14fe0>
  4174d4:	ldr	w1, [x20]
  4174d8:	ldr	x0, [x19]
  4174dc:	cmp	w1, #0x0
  4174e0:	b.le	417500 <ferror@plt+0x15910>
  4174e4:	ldp	x3, x4, [x25, #8]
  4174e8:	add	x1, x0, w1, sxtw
  4174ec:	ldurb	w2, [x1, #-1]
  4174f0:	ldr	x1, [x3, x4, lsl #3]
  4174f4:	cmp	w2, #0xa
  4174f8:	cset	w2, eq  // eq = none
  4174fc:	str	w2, [x1, #40]
  417500:	bl	40d8d0 <ferror@plt+0xbce0>
  417504:	ldrb	w26, [x25, #64]
  417508:	ldr	w2, [x25]
  41750c:	ldp	x27, x28, [x25, #8]
  417510:	ldr	x24, [x25, #24]
  417514:	b	416bd0 <ferror@plt+0x14fe0>
  417518:	ldr	w1, [x20]
  41751c:	ldr	x0, [x19]
  417520:	cmp	w1, #0x0
  417524:	b.le	417544 <ferror@plt+0x15954>
  417528:	ldp	x3, x4, [x25, #8]
  41752c:	add	x1, x0, w1, sxtw
  417530:	ldurb	w2, [x1, #-1]
  417534:	ldr	x1, [x3, x4, lsl #3]
  417538:	cmp	w2, #0xa
  41753c:	cset	w2, eq  // eq = none
  417540:	str	w2, [x1, #40]
  417544:	bl	40d8d0 <ferror@plt+0xbce0>
  417548:	ldrb	w26, [x25, #64]
  41754c:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  417550:	ldr	w2, [x25]
  417554:	ldp	x27, x28, [x25, #8]
  417558:	ldr	w0, [x1, #1412]
  41755c:	ldr	x24, [x25, #24]
  417560:	add	w0, w0, #0x1
  417564:	str	w0, [x1, #1412]
  417568:	b	416bd0 <ferror@plt+0x14fe0>
  41756c:	ldr	w0, [x20]
  417570:	ldp	x27, x28, [x25, #8]
  417574:	cmp	w0, #0x0
  417578:	b.le	417598 <ferror@plt+0x159a8>
  41757c:	ldr	x2, [x19]
  417580:	ldr	x1, [x27, x28, lsl #3]
  417584:	add	x0, x2, w0, sxtw
  417588:	ldurb	w0, [x0, #-1]
  41758c:	cmp	w0, #0xa
  417590:	cset	w0, eq  // eq = none
  417594:	str	w0, [x1, #40]
  417598:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  41759c:	ldrb	w26, [x25, #64]
  4175a0:	ldr	w2, [x25]
  4175a4:	ldr	w0, [x1, #1412]
  4175a8:	ldr	x24, [x25, #24]
  4175ac:	add	w0, w0, #0x1
  4175b0:	str	w0, [x1, #1412]
  4175b4:	b	416bd0 <ferror@plt+0x14fe0>
  4175b8:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  4175bc:	ldr	x1, [sp, #104]
  4175c0:	ldr	w0, [x0, #144]
  4175c4:	ldr	x1, [x1, #136]
  4175c8:	cmp	w0, #0x0
  4175cc:	b.le	4175f4 <ferror@plt+0x15a04>
  4175d0:	ldp	x2, x4, [x25, #8]
  4175d4:	add	x3, x1, w0, sxtw
  4175d8:	ldurb	w3, [x3, #-1]
  4175dc:	ldr	x2, [x2, x4, lsl #3]
  4175e0:	cmp	w3, #0xa
  4175e4:	cset	w3, eq  // eq = none
  4175e8:	cmp	w0, #0x7ff
  4175ec:	str	w3, [x2, #40]
  4175f0:	b.gt	41760c <ferror@plt+0x15a1c>
  4175f4:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  4175f8:	mov	x2, #0x800                 	// #2048
  4175fc:	add	x0, x0, #0xa68
  417600:	bl	401b50 <strncpy@plt>
  417604:	mov	w0, #0x107                 	// #263
  417608:	b	416db0 <ferror@plt+0x151c0>
  41760c:	adrp	x1, 43a000 <ferror@plt+0x38410>
  417610:	add	x1, x1, #0xb98
  417614:	mov	w2, #0x5                   	// #5
  417618:	mov	x0, #0x0                   	// #0
  41761c:	bl	401ae0 <dcgettext@plt>
  417620:	bl	40faf8 <ferror@plt+0xdf08>
  417624:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  417628:	mov	w1, #0x2                   	// #2
  41762c:	add	x0, x0, #0xad8
  417630:	bl	401b20 <longjmp@plt>
  417634:	ldr	w0, [x20]
  417638:	ldr	x1, [x19]
  41763c:	cmp	w0, #0x0
  417640:	ldp	x27, x28, [x25, #8]
  417644:	b.le	417668 <ferror@plt+0x15a78>
  417648:	add	x3, x1, w0, sxtw
  41764c:	ldr	x2, [x27, x28, lsl #3]
  417650:	ldurb	w3, [x3, #-1]
  417654:	cmp	w3, #0xa
  417658:	cset	w3, eq  // eq = none
  41765c:	str	w3, [x2, #40]
  417660:	cmp	w0, #0x7ff
  417664:	b.gt	4176ec <ferror@plt+0x15afc>
  417668:	mov	x2, #0x800                 	// #2048
  41766c:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  417670:	add	x0, x0, #0xa68
  417674:	bl	401b50 <strncpy@plt>
  417678:	mov	w0, #0xb                   	// #11
  41767c:	ldrb	w26, [x25, #64]
  417680:	mov	w2, w0
  417684:	str	w0, [x25]
  417688:	str	wzr, [x25, #128]
  41768c:	ldr	x24, [x25, #24]
  417690:	b	416bd0 <ferror@plt+0x14fe0>
  417694:	ldr	w0, [x20]
  417698:	cmp	w0, #0x0
  41769c:	b.le	4176c0 <ferror@plt+0x15ad0>
  4176a0:	ldr	x3, [x19]
  4176a4:	ldp	x1, x2, [x25, #8]
  4176a8:	add	x0, x3, w0, sxtw
  4176ac:	ldurb	w0, [x0, #-1]
  4176b0:	ldr	x1, [x1, x2, lsl #3]
  4176b4:	cmp	w0, #0xa
  4176b8:	cset	w0, eq  // eq = none
  4176bc:	str	w0, [x1, #40]
  4176c0:	adrp	x1, 43a000 <ferror@plt+0x38410>
  4176c4:	add	x1, x1, #0xb58
  4176c8:	mov	w2, #0x5                   	// #5
  4176cc:	mov	x0, #0x0                   	// #0
  4176d0:	bl	401ae0 <dcgettext@plt>
  4176d4:	bl	40faf8 <ferror@plt+0xdf08>
  4176d8:	ldrb	w26, [x25, #64]
  4176dc:	ldr	w2, [x25]
  4176e0:	ldp	x27, x28, [x25, #8]
  4176e4:	ldr	x24, [x25, #24]
  4176e8:	b	416bd0 <ferror@plt+0x14fe0>
  4176ec:	adrp	x1, 43a000 <ferror@plt+0x38410>
  4176f0:	add	x1, x1, #0xb78
  4176f4:	b	417614 <ferror@plt+0x15a24>
  4176f8:	ldr	w0, [x20]
  4176fc:	ldp	x27, x28, [x25, #8]
  417700:	cmp	w0, #0x0
  417704:	b.le	417724 <ferror@plt+0x15b34>
  417708:	ldr	x2, [x19]
  41770c:	ldr	x1, [x27, x28, lsl #3]
  417710:	add	x0, x2, w0, sxtw
  417714:	ldurb	w0, [x0, #-1]
  417718:	cmp	w0, #0xa
  41771c:	cset	w0, eq  // eq = none
  417720:	str	w0, [x1, #40]
  417724:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  417728:	ldrb	w26, [x25, #64]
  41772c:	ldr	w2, [x25]
  417730:	ldr	w0, [x1, #1412]
  417734:	ldr	x24, [x25, #24]
  417738:	add	w0, w0, #0x1
  41773c:	str	w0, [x1, #1412]
  417740:	b	416bd0 <ferror@plt+0x14fe0>
  417744:	ldr	w0, [x20]
  417748:	ldp	x27, x28, [x25, #8]
  41774c:	cmp	w0, #0x0
  417750:	b.le	417770 <ferror@plt+0x15b80>
  417754:	ldr	x2, [x19]
  417758:	ldr	x1, [x27, x28, lsl #3]
  41775c:	add	x0, x2, w0, sxtw
  417760:	ldurb	w0, [x0, #-1]
  417764:	cmp	w0, #0xa
  417768:	cset	w0, eq  // eq = none
  41776c:	str	w0, [x1, #40]
  417770:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  417774:	ldrb	w26, [x25, #64]
  417778:	ldr	w2, [x25]
  41777c:	ldr	w0, [x1, #1412]
  417780:	ldr	x24, [x25, #24]
  417784:	add	w0, w0, #0x1
  417788:	str	w0, [x1, #1412]
  41778c:	b	416bd0 <ferror@plt+0x14fe0>
  417790:	ldp	x5, x6, [x25, #8]
  417794:	ldrb	w0, [x25, #64]
  417798:	ldr	x1, [x19]
  41779c:	strb	w0, [x28]
  4177a0:	ldr	x0, [x5, x6, lsl #3]
  4177a4:	sub	x1, x28, x1
  4177a8:	sub	w1, w1, #0x1
  4177ac:	str	w1, [sp, #172]
  4177b0:	add	x2, x5, x6, lsl #3
  4177b4:	ldr	w1, [x0, #56]
  4177b8:	cbz	w1, 417bbc <ferror@plt+0x15fcc>
  4177bc:	ldr	w1, [x25, #68]
  4177c0:	ldr	x7, [x0, #8]
  4177c4:	sxtw	x1, w1
  4177c8:	ldr	x4, [x25, #24]
  4177cc:	add	x8, x7, x1
  4177d0:	ldr	x3, [x19]
  4177d4:	cmp	x4, x8
  4177d8:	b.ls	417b20 <ferror@plt+0x15f30>  // b.plast
  4177dc:	add	x1, x1, #0x1
  4177e0:	add	x1, x7, x1
  4177e4:	cmp	x4, x1
  4177e8:	b.hi	4179d4 <ferror@plt+0x15de4>  // b.pmore
  4177ec:	ldr	w1, [x0, #52]
  4177f0:	sub	x24, x4, x3
  4177f4:	cbnz	w1, 4178f8 <ferror@plt+0x15d08>
  4177f8:	cmp	x24, #0x1
  4177fc:	b.ne	4178b4 <ferror@plt+0x15cc4>  // b.any
  417800:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  417804:	str	wzr, [x25, #96]
  417808:	ldr	w0, [x1, #416]
  41780c:	sub	w0, w0, #0x1
  417810:	str	w0, [x1, #416]
  417814:	cmp	w0, #0x0
  417818:	b.gt	417880 <ferror@plt+0x15c90>
  41781c:	ldr	w0, [x25]
  417820:	ldr	x1, [x19]
  417824:	sub	w0, w0, #0x1
  417828:	str	x1, [x25, #24]
  41782c:	add	w0, w0, w0, lsr #31
  417830:	asr	w0, w0, #1
  417834:	add	w0, w0, #0xff
  417838:	b	416ce4 <ferror@plt+0x150f4>
  41783c:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  417840:	ldr	w0, [x0, #144]
  417844:	cmp	w0, #0x0
  417848:	b.le	417874 <ferror@plt+0x15c84>
  41784c:	ldr	x1, [sp, #104]
  417850:	ldr	x2, [x25, #16]
  417854:	ldr	x3, [x1, #136]
  417858:	ldr	x1, [x25, #8]
  41785c:	add	x0, x3, w0, sxtw
  417860:	ldr	x1, [x1, x2, lsl #3]
  417864:	ldurb	w0, [x0, #-1]
  417868:	cmp	w0, #0xa
  41786c:	cset	w0, eq  // eq = none
  417870:	str	w0, [x1, #40]
  417874:	adrp	x0, 43a000 <ferror@plt+0x38410>
  417878:	add	x0, x0, #0xe58
  41787c:	bl	416090 <ferror@plt+0x144a0>
  417880:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  417884:	ldr	x0, [x1, #2688]
  417888:	add	x2, x0, #0x8
  41788c:	str	x2, [x1, #2688]
  417890:	ldr	x0, [x0, #8]
  417894:	bl	416a78 <ferror@plt+0x14e88>
  417898:	ldr	w0, [x25, #96]
  41789c:	cbz	w0, 4178dc <ferror@plt+0x15cec>
  4178a0:	ldrb	w26, [x25, #64]
  4178a4:	ldr	w2, [x25]
  4178a8:	ldp	x27, x28, [x25, #8]
  4178ac:	ldr	x24, [x25, #24]
  4178b0:	b	416bd0 <ferror@plt+0x14fe0>
  4178b4:	ldp	x1, x2, [x25, #8]
  4178b8:	ldrsw	x0, [x25, #68]
  4178bc:	ldr	x1, [x1, x2, lsl #3]
  4178c0:	ldr	x4, [x1, #8]
  4178c4:	add	x28, x4, x0
  4178c8:	str	x28, [x25, #24]
  4178cc:	bl	415f68 <ferror@plt+0x14378>
  4178d0:	sxtw	x2, w0
  4178d4:	ldr	x27, [x19]
  4178d8:	b	416cb0 <ferror@plt+0x150c0>
  4178dc:	ldr	x0, [x25, #88]
  4178e0:	bl	4165d0 <ferror@plt+0x149e0>
  4178e4:	ldrb	w26, [x25, #64]
  4178e8:	ldr	w2, [x25]
  4178ec:	ldp	x27, x28, [x25, #8]
  4178f0:	ldr	x24, [x25, #24]
  4178f4:	b	416bd0 <ferror@plt+0x14fe0>
  4178f8:	sub	w24, w24, #0x1
  4178fc:	mov	x1, #0x0                   	// #0
  417900:	cmp	w24, #0x0
  417904:	b.le	417920 <ferror@plt+0x15d30>
  417908:	ldrb	w0, [x3, x1]
  41790c:	strb	w0, [x7, x1]
  417910:	add	x1, x1, #0x1
  417914:	cmp	w24, w1
  417918:	b.gt	417908 <ferror@plt+0x15d18>
  41791c:	ldr	x0, [x5, x6, lsl #3]
  417920:	mov	x10, x0
  417924:	ldr	w1, [x0, #56]
  417928:	cmp	w1, #0x2
  41792c:	b.eq	417af4 <ferror@plt+0x15f04>  // b.none
  417930:	ldr	w1, [x0, #24]
  417934:	sub	w1, w1, w24
  417938:	sub	w1, w1, #0x1
  41793c:	cmp	w1, #0x0
  417940:	b.gt	4179ec <ferror@plt+0x15dfc>
  417944:	stp	x28, x27, [sp, #144]
  417948:	mov	x28, x2
  41794c:	mov	w2, w24
  417950:	mov	x24, x0
  417954:	b	4179b0 <ferror@plt+0x15dc0>
  417958:	ldr	w3, [x24, #24]
  41795c:	cmp	w3, #0x0
  417960:	add	w1, w3, #0x7
  417964:	csel	w1, w1, w3, lt  // lt = tstop
  417968:	lsl	w4, w3, #1
  41796c:	add	w1, w3, w1, asr #3
  417970:	csel	w1, w1, w4, le
  417974:	str	w1, [x24, #24]
  417978:	add	w1, w1, #0x2
  41797c:	sxtw	x1, w1
  417980:	bl	401950 <realloc@plt>
  417984:	str	x0, [x24, #8]
  417988:	ldr	w2, [sp, #160]
  41798c:	cbz	x0, 4179c8 <ferror@plt+0x15dd8>
  417990:	ldr	x24, [x28]
  417994:	add	x4, x0, w27, sxtw
  417998:	str	x4, [x25, #24]
  41799c:	ldr	w1, [x24, #24]
  4179a0:	sub	w1, w1, w2
  4179a4:	sub	w1, w1, #0x1
  4179a8:	cmp	w1, #0x0
  4179ac:	b.gt	4179e0 <ferror@plt+0x15df0>
  4179b0:	ldr	w1, [x24, #32]
  4179b4:	ldr	x0, [x24, #8]
  4179b8:	str	w2, [sp, #160]
  4179bc:	sub	x27, x4, x0
  4179c0:	cbnz	w1, 417958 <ferror@plt+0x15d68>
  4179c4:	str	xzr, [x24, #8]
  4179c8:	adrp	x0, 43a000 <ferror@plt+0x38410>
  4179cc:	add	x0, x0, #0xea8
  4179d0:	bl	416090 <ferror@plt+0x144a0>
  4179d4:	adrp	x0, 43a000 <ferror@plt+0x38410>
  4179d8:	add	x0, x0, #0xe70
  4179dc:	bl	416090 <ferror@plt+0x144a0>
  4179e0:	ldp	x28, x27, [sp, #144]
  4179e4:	mov	x10, x24
  4179e8:	mov	w24, w2
  4179ec:	ldr	w2, [x10, #36]
  4179f0:	cmp	w1, #0x2, lsl #12
  4179f4:	str	w2, [sp, #144]
  4179f8:	mov	w0, #0x2000                	// #8192
  4179fc:	csel	w1, w1, w0, le
  417a00:	cbz	w2, 417c68 <ferror@plt+0x16078>
  417a04:	sxtw	x2, w24
  417a08:	mov	w3, #0x0                   	// #0
  417a0c:	stp	x28, x27, [sp, #144]
  417a10:	mov	w28, w1
  417a14:	mov	w27, w3
  417a18:	str	w24, [sp, #160]
  417a1c:	mov	x24, x2
  417a20:	ldr	x0, [x25, #88]
  417a24:	bl	401970 <getc@plt>
  417a28:	cmn	w0, #0x1
  417a2c:	b.eq	417c18 <ferror@plt+0x16028>  // b.none
  417a30:	ldp	x2, x3, [x25, #8]
  417a34:	add	w27, w27, #0x1
  417a38:	cmp	w0, #0xa
  417a3c:	ldr	x2, [x2, x3, lsl #3]
  417a40:	ldr	x2, [x2, #8]
  417a44:	add	x5, x2, x24
  417a48:	b.eq	417c54 <ferror@plt+0x16064>  // b.none
  417a4c:	strb	w0, [x2, x24]
  417a50:	cmp	w28, w27
  417a54:	add	x24, x24, #0x1
  417a58:	b.ne	417a20 <ferror@plt+0x15e30>  // b.any
  417a5c:	mov	w1, w28
  417a60:	ldr	w24, [sp, #160]
  417a64:	ldp	x28, x27, [sp, #144]
  417a68:	mov	w3, w1
  417a6c:	ldp	x0, x2, [x25, #8]
  417a70:	str	w1, [x25, #68]
  417a74:	ldr	x4, [x0, x2, lsl #3]
  417a78:	add	x2, x0, x2, lsl #3
  417a7c:	str	w1, [x4, #28]
  417a80:	str	wzr, [sp, #144]
  417a84:	ldr	w1, [x4, #24]
  417a88:	add	w24, w24, w3
  417a8c:	ldr	x0, [x4, #8]
  417a90:	cmp	w24, w1
  417a94:	b.gt	417bd8 <ferror@plt+0x15fe8>
  417a98:	strb	wzr, [x0, w24, sxtw]
  417a9c:	str	w24, [x25, #68]
  417aa0:	ldr	x0, [x2]
  417aa4:	ldr	w1, [sp, #144]
  417aa8:	ldr	x0, [x0, #8]
  417aac:	cmp	w1, #0x1
  417ab0:	add	x24, x0, w24, sxtw
  417ab4:	strb	wzr, [x24, #1]
  417ab8:	ldr	x0, [x2]
  417abc:	ldr	x0, [x0, #8]
  417ac0:	str	x0, [x19]
  417ac4:	b.eq	417800 <ferror@plt+0x15c10>  // b.none
  417ac8:	cmp	w1, #0x2
  417acc:	b.eq	4178b4 <ferror@plt+0x15cc4>  // b.none
  417ad0:	ldr	w1, [sp, #172]
  417ad4:	ldr	x27, [sp, #120]
  417ad8:	add	x28, x0, w1, sxtw
  417adc:	str	x28, [x25, #24]
  417ae0:	bl	415f68 <ferror@plt+0x14378>
  417ae4:	mov	w1, w0
  417ae8:	ldr	x24, [x19]
  417aec:	ldrb	w26, [x28]
  417af0:	b	416bec <ferror@plt+0x14ffc>
  417af4:	str	wzr, [x0, #28]
  417af8:	str	wzr, [x25, #68]
  417afc:	cbz	w24, 417d2c <ferror@plt+0x1613c>
  417b00:	ldp	x0, x2, [x25, #8]
  417b04:	mov	w1, #0x2                   	// #2
  417b08:	ldr	w3, [x25, #68]
  417b0c:	str	w1, [sp, #144]
  417b10:	ldr	x4, [x0, x2, lsl #3]
  417b14:	add	x2, x0, x2, lsl #3
  417b18:	str	w1, [x4, #56]
  417b1c:	b	417a84 <ferror@plt+0x15e94>
  417b20:	ldr	w0, [sp, #172]
  417b24:	add	x28, x3, w0, sxtw
  417b28:	str	x28, [x25, #24]
  417b2c:	bl	415f68 <ferror@plt+0x14378>
  417b30:	sxtw	x2, w0
  417b34:	add	x1, x21, #0x100
  417b38:	ldrsh	w1, [x1, w0, sxtw #1]
  417b3c:	cbz	w1, 417b48 <ferror@plt+0x15f58>
  417b40:	str	w0, [x25, #32]
  417b44:	str	x28, [x25, #40]
  417b48:	ldr	x1, [sp, #120]
  417b4c:	ldrsh	w3, [x1, x2, lsl #1]
  417b50:	add	w3, w3, #0x1
  417b54:	sxtw	x1, w3
  417b58:	ldrsh	w3, [x23, w3, sxtw #1]
  417b5c:	cmp	w3, w0
  417b60:	b.eq	417b90 <ferror@plt+0x15fa0>  // b.none
  417b64:	ldr	x1, [sp, #112]
  417b68:	sxtw	x0, w0
  417b6c:	add	x5, x1, #0x248
  417b70:	ldrsh	x0, [x5, x0, lsl #1]
  417b74:	ldr	x1, [sp, #120]
  417b78:	ldrsh	w1, [x1, w0, sxtw #1]
  417b7c:	add	w1, w1, #0x1
  417b80:	ldrsh	w4, [x23, w1, sxtw #1]
  417b84:	sxtw	x1, w1
  417b88:	cmp	w0, w4
  417b8c:	b.ne	417b70 <ferror@plt+0x15f80>  // b.any
  417b90:	ldrsh	w1, [x22, x1, lsl #1]
  417b94:	ldr	x27, [x19]
  417b98:	cmp	w1, #0x459
  417b9c:	b.eq	416cb0 <ferror@plt+0x150c0>  // b.none
  417ba0:	cbz	w1, 416cb0 <ferror@plt+0x150c0>
  417ba4:	add	x28, x28, #0x1
  417ba8:	mov	x24, x27
  417bac:	ldrb	w26, [x28]
  417bb0:	str	x28, [x25, #24]
  417bb4:	ldr	x27, [sp, #120]
  417bb8:	b	416bec <ferror@plt+0x14ffc>
  417bbc:	ldr	x3, [x25, #88]
  417bc0:	str	x3, [x0]
  417bc4:	ldr	w1, [x0, #28]
  417bc8:	mov	w3, #0x1                   	// #1
  417bcc:	str	w3, [x0, #56]
  417bd0:	str	w1, [x25, #68]
  417bd4:	b	4177c0 <ferror@plt+0x15bd0>
  417bd8:	add	w3, w24, w3, asr #1
  417bdc:	str	w3, [sp, #152]
  417be0:	str	x2, [sp, #160]
  417be4:	sxtw	x1, w3
  417be8:	str	x4, [sp, #176]
  417bec:	bl	401950 <realloc@plt>
  417bf0:	ldr	x2, [sp, #160]
  417bf4:	ldr	x4, [sp, #176]
  417bf8:	ldr	x1, [x2]
  417bfc:	str	x0, [x4, #8]
  417c00:	ldr	w3, [sp, #152]
  417c04:	ldr	x0, [x1, #8]
  417c08:	cbz	x0, 417d04 <ferror@plt+0x16114>
  417c0c:	sub	w3, w3, #0x2
  417c10:	str	w3, [x1, #24]
  417c14:	b	417a98 <ferror@plt+0x15ea8>
  417c18:	ldr	x0, [x25, #88]
  417c1c:	mov	w3, w27
  417c20:	ldr	w24, [sp, #160]
  417c24:	ldp	x28, x27, [sp, #144]
  417c28:	str	w3, [sp, #144]
  417c2c:	bl	401bf0 <ferror@plt>
  417c30:	ldr	w3, [sp, #144]
  417c34:	cbnz	w0, 417d20 <ferror@plt+0x16130>
  417c38:	ldp	x0, x2, [x25, #8]
  417c3c:	str	w3, [x25, #68]
  417c40:	ldr	x4, [x0, x2, lsl #3]
  417c44:	add	x2, x0, x2, lsl #3
  417c48:	str	w3, [x4, #28]
  417c4c:	cbnz	w3, 417a80 <ferror@plt+0x15e90>
  417c50:	b	417afc <ferror@plt+0x15f0c>
  417c54:	mov	w1, w27
  417c58:	ldr	w24, [sp, #160]
  417c5c:	strb	w0, [x5]
  417c60:	ldp	x28, x27, [sp, #144]
  417c64:	b	417a68 <ferror@plt+0x15e78>
  417c68:	str	w1, [sp, #160]
  417c6c:	str	x10, [sp, #184]
  417c70:	bl	401b70 <__errno_location@plt>
  417c74:	ldr	w1, [sp, #160]
  417c78:	str	wzr, [x0]
  417c7c:	str	x0, [sp, #152]
  417c80:	sxtw	x1, w1
  417c84:	str	x1, [sp, #176]
  417c88:	sxtw	x1, w24
  417c8c:	str	x1, [sp, #160]
  417c90:	ldr	x10, [sp, #184]
  417c94:	b	417cc8 <ferror@plt+0x160d8>
  417c98:	ldr	x0, [x25, #88]
  417c9c:	bl	401bf0 <ferror@plt>
  417ca0:	cbz	w0, 417d10 <ferror@plt+0x16120>
  417ca4:	ldr	x1, [sp, #152]
  417ca8:	ldr	w0, [x1]
  417cac:	cmp	w0, #0x4
  417cb0:	b.ne	417d20 <ferror@plt+0x16130>  // b.any
  417cb4:	ldr	x0, [x25, #88]
  417cb8:	str	wzr, [x1]
  417cbc:	bl	401aa0 <clearerr@plt>
  417cc0:	ldp	x0, x1, [x25, #8]
  417cc4:	ldr	x10, [x0, x1, lsl #3]
  417cc8:	mov	x1, #0x1                   	// #1
  417ccc:	ldr	x3, [x25, #88]
  417cd0:	ldr	x4, [sp, #160]
  417cd4:	ldr	x2, [sp, #176]
  417cd8:	ldr	x0, [x10, #8]
  417cdc:	add	x0, x0, x4
  417ce0:	bl	401a20 <fread@plt>
  417ce4:	str	w0, [x25, #68]
  417ce8:	mov	w3, w0
  417cec:	cbz	w0, 417c98 <ferror@plt+0x160a8>
  417cf0:	ldp	x1, x2, [x25, #8]
  417cf4:	ldr	x4, [x1, x2, lsl #3]
  417cf8:	add	x2, x1, x2, lsl #3
  417cfc:	str	w0, [x4, #28]
  417d00:	b	417a84 <ferror@plt+0x15e94>
  417d04:	adrp	x0, 43a000 <ferror@plt+0x38410>
  417d08:	add	x0, x0, #0xef8
  417d0c:	bl	416090 <ferror@plt+0x144a0>
  417d10:	ldp	x0, x1, [x25, #8]
  417d14:	ldr	x0, [x0, x1, lsl #3]
  417d18:	str	wzr, [x0, #28]
  417d1c:	b	417afc <ferror@plt+0x15f0c>
  417d20:	adrp	x0, 43a000 <ferror@plt+0x38410>
  417d24:	add	x0, x0, #0xed8
  417d28:	bl	416090 <ferror@plt+0x144a0>
  417d2c:	ldr	x0, [x25, #88]
  417d30:	mov	w1, #0x1                   	// #1
  417d34:	str	w1, [sp, #144]
  417d38:	bl	4165d0 <ferror@plt+0x149e0>
  417d3c:	ldp	x0, x1, [x25, #8]
  417d40:	ldr	w3, [x25, #68]
  417d44:	add	x2, x0, x1, lsl #3
  417d48:	ldr	x4, [x0, x1, lsl #3]
  417d4c:	b	417a84 <ferror@plt+0x15e94>
  417d50:	ldr	w0, [x20]
  417d54:	ldp	x27, x28, [x25, #8]
  417d58:	cmp	w0, #0x0
  417d5c:	b.le	417d7c <ferror@plt+0x1618c>
  417d60:	ldr	x2, [x19]
  417d64:	ldr	x1, [x27, x28, lsl #3]
  417d68:	add	x0, x2, w0, sxtw
  417d6c:	ldurb	w0, [x0, #-1]
  417d70:	cmp	w0, #0xa
  417d74:	cset	w0, eq  // eq = none
  417d78:	str	w0, [x1, #40]
  417d7c:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  417d80:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  417d84:	ldrb	w26, [x25, #64]
  417d88:	ldr	w0, [x1, #1412]
  417d8c:	str	wzr, [x2, #2680]
  417d90:	add	w0, w0, #0x1
  417d94:	ldr	w2, [x25]
  417d98:	str	w0, [x1, #1412]
  417d9c:	ldr	x24, [x25, #24]
  417da0:	b	416bd0 <ferror@plt+0x14fe0>
  417da4:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  417da8:	ldr	w0, [x0, #144]
  417dac:	cmp	w0, #0x0
  417db0:	b.le	417ddc <ferror@plt+0x161ec>
  417db4:	ldr	x1, [sp, #104]
  417db8:	ldr	x2, [x25, #16]
  417dbc:	ldr	x3, [x1, #136]
  417dc0:	ldr	x1, [x25, #8]
  417dc4:	add	x0, x3, w0, sxtw
  417dc8:	ldr	x1, [x1, x2, lsl #3]
  417dcc:	ldurb	w0, [x0, #-1]
  417dd0:	cmp	w0, #0xa
  417dd4:	cset	w0, eq  // eq = none
  417dd8:	str	w0, [x1, #40]
  417ddc:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  417de0:	mov	w1, #0x2                   	// #2
  417de4:	str	wzr, [x25, #124]
  417de8:	str	w1, [x0, #2608]
  417dec:	bl	40dcd0 <ferror@plt+0xc0e0>
  417df0:	mov	w1, #0x1                   	// #1
  417df4:	mov	x0, #0x0                   	// #0
  417df8:	bl	40db88 <ferror@plt+0xbf98>
  417dfc:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  417e00:	mov	w1, #0x5                   	// #5
  417e04:	mov	w0, #0x104                 	// #260
  417e08:	str	w1, [x2, #96]
  417e0c:	b	416db0 <ferror@plt+0x151c0>
  417e10:	ldr	w0, [x20]
  417e14:	ldp	x27, x28, [x25, #8]
  417e18:	cmp	w0, #0x0
  417e1c:	b.le	417e3c <ferror@plt+0x1624c>
  417e20:	ldr	x2, [x19]
  417e24:	ldr	x1, [x27, x28, lsl #3]
  417e28:	add	x0, x2, w0, sxtw
  417e2c:	ldurb	w0, [x0, #-1]
  417e30:	cmp	w0, #0xa
  417e34:	cset	w0, eq  // eq = none
  417e38:	str	w0, [x1, #40]
  417e3c:	ldr	w3, [x25, #132]
  417e40:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  417e44:	mov	w2, #0x80                  	// #128
  417e48:	mov	w0, #0x100                 	// #256
  417e4c:	cmp	w3, #0x0
  417e50:	ldrb	w26, [x25, #64]
  417e54:	csel	w0, w0, w2, ne  // ne = any
  417e58:	ldr	w2, [x25]
  417e5c:	str	w0, [x1, #3088]
  417e60:	ldr	x24, [x25, #24]
  417e64:	b	416bd0 <ferror@plt+0x14fe0>
  417e68:	ldr	w0, [x20]
  417e6c:	ldp	x27, x28, [x25, #8]
  417e70:	cmp	w0, #0x0
  417e74:	b.le	417e94 <ferror@plt+0x162a4>
  417e78:	ldr	x2, [x19]
  417e7c:	ldr	x1, [x27, x28, lsl #3]
  417e80:	add	x0, x2, w0, sxtw
  417e84:	ldurb	w0, [x0, #-1]
  417e88:	cmp	w0, #0xa
  417e8c:	cset	w0, eq  // eq = none
  417e90:	str	w0, [x1, #40]
  417e94:	ldr	w3, [x25, #132]
  417e98:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  417e9c:	mov	w2, #0x100                 	// #256
  417ea0:	mov	w0, #0x80                  	// #128
  417ea4:	cmp	w3, #0x0
  417ea8:	ldrb	w26, [x25, #64]
  417eac:	csel	w0, w0, w2, ne  // ne = any
  417eb0:	ldr	w2, [x25]
  417eb4:	str	w0, [x1, #3088]
  417eb8:	ldr	x24, [x25, #24]
  417ebc:	b	416bd0 <ferror@plt+0x14fe0>
  417ec0:	ldr	w0, [x20]
  417ec4:	ldp	x27, x28, [x25, #8]
  417ec8:	cmp	w0, #0x0
  417ecc:	b.le	417eec <ferror@plt+0x162fc>
  417ed0:	ldr	x2, [x19]
  417ed4:	ldr	x1, [x27, x28, lsl #3]
  417ed8:	add	x0, x2, w0, sxtw
  417edc:	ldurb	w0, [x0, #-1]
  417ee0:	cmp	w0, #0xa
  417ee4:	cset	w0, eq  // eq = none
  417ee8:	str	w0, [x1, #40]
  417eec:	ldr	w0, [x25, #132]
  417ef0:	ldrb	w26, [x25, #64]
  417ef4:	cmp	w0, #0x0
  417ef8:	ldr	w2, [x25]
  417efc:	cset	w0, eq  // eq = none
  417f00:	str	w0, [x25, #132]
  417f04:	ldr	x24, [x25, #24]
  417f08:	b	416bd0 <ferror@plt+0x14fe0>
  417f0c:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  417f10:	ldr	w1, [x0, #144]
  417f14:	mov	w0, #0x3d                  	// #61
  417f18:	cmp	w1, #0x0
  417f1c:	b.le	416db0 <ferror@plt+0x151c0>
  417f20:	ldr	x2, [sp, #104]
  417f24:	ldr	x3, [x25, #16]
  417f28:	ldr	x5, [x2, #136]
  417f2c:	ldr	x2, [x25, #8]
  417f30:	add	x1, x5, w1, sxtw
  417f34:	ldr	x2, [x2, x3, lsl #3]
  417f38:	ldurb	w1, [x1, #-1]
  417f3c:	cmp	w1, #0xa
  417f40:	cset	w1, eq  // eq = none
  417f44:	str	w1, [x2, #40]
  417f48:	b	416db0 <ferror@plt+0x151c0>
  417f4c:	ldr	w0, [x20]
  417f50:	ldp	x27, x28, [x25, #8]
  417f54:	cmp	w0, #0x0
  417f58:	b.le	417f78 <ferror@plt+0x16388>
  417f5c:	ldr	x2, [x19]
  417f60:	ldr	x1, [x27, x28, lsl #3]
  417f64:	add	x0, x2, w0, sxtw
  417f68:	ldurb	w0, [x0, #-1]
  417f6c:	cmp	w0, #0xa
  417f70:	cset	w0, eq  // eq = none
  417f74:	str	w0, [x1, #40]
  417f78:	mov	w0, #0x1                   	// #1
  417f7c:	ldrb	w26, [x25, #64]
  417f80:	ldr	w2, [x25]
  417f84:	str	w0, [x25, #132]
  417f88:	ldr	x24, [x25, #24]
  417f8c:	b	416bd0 <ferror@plt+0x14fe0>
  417f90:	ldr	w0, [x20]
  417f94:	ldp	x27, x28, [x25, #8]
  417f98:	cmp	w0, #0x0
  417f9c:	b.le	417fbc <ferror@plt+0x163cc>
  417fa0:	ldr	x2, [x19]
  417fa4:	ldr	x1, [x27, x28, lsl #3]
  417fa8:	add	x0, x2, w0, sxtw
  417fac:	ldurb	w0, [x0, #-1]
  417fb0:	cmp	w0, #0xa
  417fb4:	cset	w0, eq  // eq = none
  417fb8:	str	w0, [x1, #40]
  417fbc:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  417fc0:	mov	w3, #0x1                   	// #1
  417fc4:	ldrb	w26, [x25, #64]
  417fc8:	mov	w2, w3
  417fcc:	ldr	w0, [x1, #1412]
  417fd0:	str	w3, [x25]
  417fd4:	add	w0, w0, w3
  417fd8:	str	w0, [x1, #1412]
  417fdc:	ldr	x24, [x25, #24]
  417fe0:	b	416bd0 <ferror@plt+0x14fe0>
  417fe4:	ldr	w0, [x20]
  417fe8:	cmp	w0, #0x0
  417fec:	b.le	418010 <ferror@plt+0x16420>
  417ff0:	ldr	x3, [x19]
  417ff4:	ldp	x1, x2, [x25, #8]
  417ff8:	add	x0, x3, w0, sxtw
  417ffc:	ldurb	w0, [x0, #-1]
  418000:	ldr	x1, [x1, x2, lsl #3]
  418004:	cmp	w0, #0xa
  418008:	cset	w0, eq  // eq = none
  41800c:	str	w0, [x1, #40]
  418010:	ldr	w0, [x25, #128]
  418014:	cbz	w0, 4181a4 <ferror@plt+0x165b4>
  418018:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  41801c:	mov	w3, #0x1                   	// #1
  418020:	ldrb	w26, [x25, #64]
  418024:	mov	w2, w3
  418028:	ldr	w0, [x1, #1412]
  41802c:	str	w3, [x25]
  418030:	add	w0, w0, w3
  418034:	str	w0, [x1, #1412]
  418038:	ldp	x27, x28, [x25, #8]
  41803c:	ldr	x24, [x25, #24]
  418040:	b	416bd0 <ferror@plt+0x14fe0>
  418044:	ldr	w0, [x20]
  418048:	ldr	x1, [x19]
  41804c:	cmp	w0, #0x0
  418050:	b.le	418078 <ferror@plt+0x16488>
  418054:	ldp	x2, x4, [x25, #8]
  418058:	add	x3, x1, w0, sxtw
  41805c:	ldurb	w3, [x3, #-1]
  418060:	ldr	x2, [x2, x4, lsl #3]
  418064:	cmp	w3, #0xa
  418068:	cset	w3, eq  // eq = none
  41806c:	cmp	w0, #0x7ff
  418070:	str	w3, [x2, #40]
  418074:	b.gt	4181c0 <ferror@plt+0x165d0>
  418078:	mov	x2, #0x800                 	// #2048
  41807c:	add	x24, sp, #0xc0
  418080:	mov	x0, x24
  418084:	bl	401b50 <strncpy@plt>
  418088:	mov	x0, x24
  41808c:	bl	401790 <strlen@plt>
  418090:	mov	x2, x0
  418094:	cbz	x2, 418308 <ferror@plt+0x16718>
  418098:	add	x0, x24, x2
  41809c:	sub	x1, x2, #0x1
  4180a0:	ldurb	w0, [x0, #-1]
  4180a4:	cmp	w0, #0x20
  4180a8:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  4180ac:	b.ne	418308 <ferror@plt+0x16718>  // b.any
  4180b0:	mov	x2, x1
  4180b4:	b	418094 <ferror@plt+0x164a4>
  4180b8:	ldr	w0, [x20]
  4180bc:	cmp	w0, #0x0
  4180c0:	b.le	4180e4 <ferror@plt+0x164f4>
  4180c4:	ldr	x3, [x19]
  4180c8:	ldp	x1, x2, [x25, #8]
  4180cc:	add	x0, x3, w0, sxtw
  4180d0:	ldurb	w0, [x0, #-1]
  4180d4:	ldr	x1, [x1, x2, lsl #3]
  4180d8:	cmp	w0, #0xa
  4180dc:	cset	w0, eq  // eq = none
  4180e0:	str	w0, [x1, #40]
  4180e4:	adrp	x0, 455000 <ferror@plt+0x53410>
  4180e8:	ldr	x24, [x0, #712]
  4180ec:	mov	x0, x24
  4180f0:	bl	401790 <strlen@plt>
  4180f4:	mov	x1, x24
  4180f8:	mov	w2, w0
  4180fc:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418100:	add	x0, x0, #0x170
  418104:	bl	401ef0 <ferror@plt+0x300>
  418108:	ldrb	w26, [x25, #64]
  41810c:	ldr	w2, [x25]
  418110:	ldp	x27, x28, [x25, #8]
  418114:	ldr	x24, [x25, #24]
  418118:	b	416bd0 <ferror@plt+0x14fe0>
  41811c:	ldr	w0, [x20]
  418120:	ldrb	w26, [x25, #64]
  418124:	ldr	w2, [x25]
  418128:	cmp	w0, #0x0
  41812c:	ldp	x27, x28, [x25, #8]
  418130:	ldr	x24, [x25, #24]
  418134:	b.le	416bd0 <ferror@plt+0x14fe0>
  418138:	ldr	x3, [x19]
  41813c:	ldr	x1, [x27, x28, lsl #3]
  418140:	add	x0, x3, w0, sxtw
  418144:	ldurb	w0, [x0, #-1]
  418148:	cmp	w0, #0xa
  41814c:	cset	w0, eq  // eq = none
  418150:	str	w0, [x1, #40]
  418154:	b	416bd0 <ferror@plt+0x14fe0>
  418158:	ldr	w2, [x20]
  41815c:	ldr	x1, [x19]
  418160:	cmp	w2, #0x0
  418164:	b.le	418184 <ferror@plt+0x16594>
  418168:	ldp	x4, x6, [x25, #8]
  41816c:	add	x0, x1, w2, sxtw
  418170:	ldurb	w3, [x0, #-1]
  418174:	ldr	x0, [x4, x6, lsl #3]
  418178:	cmp	w3, #0xa
  41817c:	cset	w3, eq  // eq = none
  418180:	str	w3, [x0, #40]
  418184:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418188:	add	x0, x0, #0x170
  41818c:	bl	401ef0 <ferror@plt+0x300>
  418190:	ldrb	w26, [x25, #64]
  418194:	ldr	w2, [x25]
  418198:	ldp	x27, x28, [x25, #8]
  41819c:	ldr	x24, [x25, #24]
  4181a0:	b	416bd0 <ferror@plt+0x14fe0>
  4181a4:	adrp	x1, 43a000 <ferror@plt+0x38410>
  4181a8:	add	x1, x1, #0xc10
  4181ac:	mov	w2, #0x5                   	// #5
  4181b0:	mov	x0, #0x0                   	// #0
  4181b4:	bl	401ae0 <dcgettext@plt>
  4181b8:	bl	40faf8 <ferror@plt+0xdf08>
  4181bc:	b	418018 <ferror@plt+0x16428>
  4181c0:	mov	w2, #0x5                   	// #5
  4181c4:	adrp	x1, 43a000 <ferror@plt+0x38410>
  4181c8:	mov	x0, #0x0                   	// #0
  4181cc:	add	x1, x1, #0xbe8
  4181d0:	bl	401ae0 <dcgettext@plt>
  4181d4:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  4181d8:	add	x1, x1, #0xa68
  4181dc:	bl	40fb30 <ferror@plt+0xdf40>
  4181e0:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4181e4:	mov	w1, #0x2                   	// #2
  4181e8:	add	x0, x0, #0xad8
  4181ec:	bl	401b20 <longjmp@plt>
  4181f0:	ldr	w2, [x20]
  4181f4:	ldr	x1, [x19]
  4181f8:	cmp	w2, #0x0
  4181fc:	b.le	41821c <ferror@plt+0x1662c>
  418200:	ldp	x4, x6, [x25, #8]
  418204:	add	x0, x1, w2, sxtw
  418208:	ldurb	w3, [x0, #-1]
  41820c:	ldr	x0, [x4, x6, lsl #3]
  418210:	cmp	w3, #0xa
  418214:	cset	w3, eq  // eq = none
  418218:	str	w3, [x0, #40]
  41821c:	adrp	x4, 462000 <stdin@@GLIBC_2.17+0x4320>
  418220:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418224:	add	x0, x0, #0x170
  418228:	ldr	w3, [x4, #1412]
  41822c:	add	w3, w3, #0x1
  418230:	str	w3, [x4, #1412]
  418234:	bl	401ef0 <ferror@plt+0x300>
  418238:	ldrb	w26, [x25, #64]
  41823c:	ldr	w2, [x25]
  418240:	ldp	x27, x28, [x25, #8]
  418244:	ldr	x24, [x25, #24]
  418248:	b	416bd0 <ferror@plt+0x14fe0>
  41824c:	ldr	w2, [x20]
  418250:	ldr	x1, [x19]
  418254:	cmp	w2, #0x0
  418258:	b.le	418278 <ferror@plt+0x16688>
  41825c:	ldp	x4, x6, [x25, #8]
  418260:	add	x0, x1, w2, sxtw
  418264:	ldurb	w3, [x0, #-1]
  418268:	ldr	x0, [x4, x6, lsl #3]
  41826c:	cmp	w3, #0xa
  418270:	cset	w3, eq  // eq = none
  418274:	str	w3, [x0, #40]
  418278:	ldr	w0, [sp, #136]
  41827c:	add	w0, w0, #0x1
  418280:	str	w0, [sp, #136]
  418284:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418288:	add	x0, x0, #0x170
  41828c:	bl	401ef0 <ferror@plt+0x300>
  418290:	ldrb	w26, [x25, #64]
  418294:	ldr	w2, [x25]
  418298:	ldp	x27, x28, [x25, #8]
  41829c:	ldr	x24, [x25, #24]
  4182a0:	b	416bd0 <ferror@plt+0x14fe0>
  4182a4:	ldr	w0, [x20]
  4182a8:	cmp	w0, #0x0
  4182ac:	b.le	4182d0 <ferror@plt+0x166e0>
  4182b0:	ldr	x3, [x19]
  4182b4:	ldp	x1, x2, [x25, #8]
  4182b8:	add	x0, x3, w0, sxtw
  4182bc:	ldurb	w0, [x0, #-1]
  4182c0:	ldr	x1, [x1, x2, lsl #3]
  4182c4:	cmp	w0, #0xa
  4182c8:	cset	w0, eq  // eq = none
  4182cc:	str	w0, [x1, #40]
  4182d0:	adrp	x0, 455000 <ferror@plt+0x53410>
  4182d4:	ldr	x24, [x0, #720]
  4182d8:	mov	x0, x24
  4182dc:	bl	401790 <strlen@plt>
  4182e0:	mov	x1, x24
  4182e4:	mov	w2, w0
  4182e8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4182ec:	add	x0, x0, #0x170
  4182f0:	bl	401ef0 <ferror@plt+0x300>
  4182f4:	ldrb	w26, [x25, #64]
  4182f8:	ldr	w2, [x25]
  4182fc:	ldp	x27, x28, [x25, #8]
  418300:	ldr	x24, [x25, #24]
  418304:	b	416bd0 <ferror@plt+0x14fe0>
  418308:	mov	x1, x24
  41830c:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  418310:	add	x0, x0, #0xa68
  418314:	strb	wzr, [x24, x2]
  418318:	bl	4138c0 <ferror@plt+0x11cd0>
  41831c:	ldrb	w26, [x25, #64]
  418320:	mov	w0, #0x1                   	// #1
  418324:	ldr	w2, [x25]
  418328:	str	w0, [x25, #128]
  41832c:	ldp	x27, x28, [x25, #8]
  418330:	ldr	x24, [x25, #24]
  418334:	b	416bd0 <ferror@plt+0x14fe0>
  418338:	ldr	w2, [x20]
  41833c:	cmp	w2, #0x0
  418340:	b.le	418364 <ferror@plt+0x16774>
  418344:	ldr	x0, [x19]
  418348:	ldp	x1, x3, [x25, #8]
  41834c:	add	x0, x0, w2, sxtw
  418350:	ldurb	w0, [x0, #-1]
  418354:	ldr	x1, [x1, x3, lsl #3]
  418358:	cmp	w0, #0xa
  41835c:	cset	w0, eq  // eq = none
  418360:	str	w0, [x1, #40]
  418364:	ldr	w0, [sp, #136]
  418368:	subs	w0, w0, #0x1
  41836c:	str	w0, [sp, #136]
  418370:	b.ne	4183e8 <ferror@plt+0x167f8>  // b.any
  418374:	bl	4160b8 <ferror@plt+0x144c8>
  418378:	ldrb	w26, [x25, #64]
  41837c:	ldr	w2, [x25]
  418380:	ldp	x27, x28, [x25, #8]
  418384:	ldr	x24, [x25, #24]
  418388:	b	416bd0 <ferror@plt+0x14fe0>
  41838c:	ldr	w1, [x20]
  418390:	ldr	x0, [x19]
  418394:	cmp	w1, #0x0
  418398:	b.le	4183b8 <ferror@plt+0x167c8>
  41839c:	ldp	x3, x4, [x25, #8]
  4183a0:	add	x1, x0, w1, sxtw
  4183a4:	ldurb	w2, [x1, #-1]
  4183a8:	ldr	x1, [x3, x4, lsl #3]
  4183ac:	cmp	w2, #0xa
  4183b0:	cset	w2, eq  // eq = none
  4183b4:	str	w2, [x1, #40]
  4183b8:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  4183bc:	ldr	w1, [x2, #1412]
  4183c0:	add	w1, w1, #0x1
  4183c4:	str	w1, [x2, #1412]
  4183c8:	bl	40d8d0 <ferror@plt+0xbce0>
  4183cc:	ldr	w0, [x25, #120]
  4183d0:	cbnz	w0, 41840c <ferror@plt+0x1681c>
  4183d4:	ldrb	w26, [x25, #64]
  4183d8:	ldr	w2, [x25]
  4183dc:	ldp	x27, x28, [x25, #8]
  4183e0:	ldr	x24, [x25, #24]
  4183e4:	b	416bd0 <ferror@plt+0x14fe0>
  4183e8:	ldr	x1, [x19]
  4183ec:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4183f0:	add	x0, x0, #0x170
  4183f4:	bl	401ef0 <ferror@plt+0x300>
  4183f8:	ldrb	w26, [x25, #64]
  4183fc:	ldr	w2, [x25]
  418400:	ldp	x27, x28, [x25, #8]
  418404:	ldr	x24, [x25, #24]
  418408:	b	416bd0 <ferror@plt+0x14fe0>
  41840c:	bl	4160b8 <ferror@plt+0x144c8>
  418410:	adrp	x0, 420000 <ferror@plt+0x1e410>
  418414:	add	x0, x0, #0x448
  418418:	bl	40d8d0 <ferror@plt+0xbce0>
  41841c:	ldr	w0, [x25, #120]
  418420:	cbz	w0, 4184c0 <ferror@plt+0x168d0>
  418424:	ldrb	w26, [x25, #64]
  418428:	ldr	w2, [x25]
  41842c:	ldp	x27, x28, [x25, #8]
  418430:	ldr	x24, [x25, #24]
  418434:	b	416bd0 <ferror@plt+0x14fe0>
  418438:	ldr	w1, [x20]
  41843c:	ldr	x0, [x19]
  418440:	cmp	w1, #0x0
  418444:	b.le	418464 <ferror@plt+0x16874>
  418448:	ldp	x3, x4, [x25, #8]
  41844c:	add	x1, x0, w1, sxtw
  418450:	ldurb	w2, [x1, #-1]
  418454:	ldr	x1, [x3, x4, lsl #3]
  418458:	cmp	w2, #0xa
  41845c:	cset	w2, eq  // eq = none
  418460:	str	w2, [x1, #40]
  418464:	bl	40d8d0 <ferror@plt+0xbce0>
  418468:	ldrb	w26, [x25, #64]
  41846c:	ldr	w2, [x25]
  418470:	ldp	x27, x28, [x25, #8]
  418474:	ldr	x24, [x25, #24]
  418478:	b	416bd0 <ferror@plt+0x14fe0>
  41847c:	ldr	w1, [x20]
  418480:	ldr	x0, [x19]
  418484:	cmp	w1, #0x0
  418488:	b.le	4184a8 <ferror@plt+0x168b8>
  41848c:	ldp	x3, x4, [x25, #8]
  418490:	add	x1, x0, w1, sxtw
  418494:	ldurb	w2, [x1, #-1]
  418498:	ldr	x1, [x3, x4, lsl #3]
  41849c:	cmp	w2, #0xa
  4184a0:	cset	w2, eq  // eq = none
  4184a4:	str	w2, [x1, #40]
  4184a8:	bl	40d8d0 <ferror@plt+0xbce0>
  4184ac:	ldrb	w26, [x25, #64]
  4184b0:	ldr	w2, [x25]
  4184b4:	ldp	x27, x28, [x25, #8]
  4184b8:	ldr	x24, [x25, #24]
  4184bc:	b	416bd0 <ferror@plt+0x14fe0>
  4184c0:	mov	w1, #0x0                   	// #0
  4184c4:	mov	x0, #0x0                   	// #0
  4184c8:	bl	40db88 <ferror@plt+0xbf98>
  4184cc:	ldrb	w26, [x25, #64]
  4184d0:	ldr	w2, [x25]
  4184d4:	ldp	x27, x28, [x25, #8]
  4184d8:	ldr	x24, [x25, #24]
  4184dc:	b	416bd0 <ferror@plt+0x14fe0>
  4184e0:	ldr	w0, [x20]
  4184e4:	cmp	w0, #0x0
  4184e8:	b.le	41850c <ferror@plt+0x1691c>
  4184ec:	ldr	x3, [x19]
  4184f0:	ldp	x1, x2, [x25, #8]
  4184f4:	add	x0, x3, w0, sxtw
  4184f8:	ldurb	w0, [x0, #-1]
  4184fc:	ldr	x1, [x1, x2, lsl #3]
  418500:	cmp	w0, #0xa
  418504:	cset	w0, eq  // eq = none
  418508:	str	w0, [x1, #40]
  41850c:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  418510:	ldr	w0, [x1, #1412]
  418514:	add	w0, w0, #0x1
  418518:	str	w0, [x1, #1412]
  41851c:	bl	4160b8 <ferror@plt+0x144c8>
  418520:	adrp	x0, 420000 <ferror@plt+0x1e410>
  418524:	add	x0, x0, #0x448
  418528:	bl	40d8d0 <ferror@plt+0xbce0>
  41852c:	ldr	w0, [x25, #120]
  418530:	cbz	w0, 418594 <ferror@plt+0x169a4>
  418534:	ldrb	w26, [x25, #64]
  418538:	ldr	w2, [x25]
  41853c:	ldp	x27, x28, [x25, #8]
  418540:	ldr	x24, [x25, #24]
  418544:	b	416bd0 <ferror@plt+0x14fe0>
  418548:	ldr	w0, [x20]
  41854c:	cmp	w0, #0x0
  418550:	b.le	418574 <ferror@plt+0x16984>
  418554:	ldr	x3, [x19]
  418558:	ldp	x1, x2, [x25, #8]
  41855c:	add	x0, x3, w0, sxtw
  418560:	ldurb	w0, [x0, #-1]
  418564:	ldr	x1, [x1, x2, lsl #3]
  418568:	cmp	w0, #0xa
  41856c:	cset	w0, eq  // eq = none
  418570:	str	w0, [x1, #40]
  418574:	adrp	x0, 43a000 <ferror@plt+0x38410>
  418578:	add	x0, x0, #0xbc8
  41857c:	bl	40d8d0 <ferror@plt+0xbce0>
  418580:	ldrb	w26, [x25, #64]
  418584:	ldr	w2, [x25]
  418588:	ldp	x27, x28, [x25, #8]
  41858c:	ldr	x24, [x25, #24]
  418590:	b	416bd0 <ferror@plt+0x14fe0>
  418594:	mov	w1, #0x0                   	// #0
  418598:	mov	x0, #0x0                   	// #0
  41859c:	bl	40db88 <ferror@plt+0xbf98>
  4185a0:	ldrb	w26, [x25, #64]
  4185a4:	ldr	w2, [x25]
  4185a8:	ldp	x27, x28, [x25, #8]
  4185ac:	ldr	x24, [x25, #24]
  4185b0:	b	416bd0 <ferror@plt+0x14fe0>
  4185b4:	ldr	w0, [x20]
  4185b8:	cmp	w0, #0x0
  4185bc:	b.le	4185e0 <ferror@plt+0x169f0>
  4185c0:	ldr	x3, [x19]
  4185c4:	ldp	x1, x2, [x25, #8]
  4185c8:	add	x0, x3, w0, sxtw
  4185cc:	ldurb	w0, [x0, #-1]
  4185d0:	ldr	x1, [x1, x2, lsl #3]
  4185d4:	cmp	w0, #0xa
  4185d8:	cset	w0, eq  // eq = none
  4185dc:	str	w0, [x1, #40]
  4185e0:	adrp	x0, 43a000 <ferror@plt+0x38410>
  4185e4:	add	x0, x0, #0xbb8
  4185e8:	bl	40d8d0 <ferror@plt+0xbce0>
  4185ec:	ldrb	w26, [x25, #64]
  4185f0:	ldr	w2, [x25]
  4185f4:	ldp	x27, x28, [x25, #8]
  4185f8:	ldr	x24, [x25, #24]
  4185fc:	b	416bd0 <ferror@plt+0x14fe0>
  418600:	ldr	w0, [x20]
  418604:	ldrb	w26, [x25, #64]
  418608:	ldr	w2, [x25]
  41860c:	cmp	w0, #0x0
  418610:	ldp	x27, x28, [x25, #8]
  418614:	ldr	x24, [x25, #24]
  418618:	b.le	416bd0 <ferror@plt+0x14fe0>
  41861c:	ldr	x3, [x19]
  418620:	ldr	x1, [x27, x28, lsl #3]
  418624:	add	x0, x3, w0, sxtw
  418628:	ldurb	w0, [x0, #-1]
  41862c:	cmp	w0, #0xa
  418630:	cset	w0, eq  // eq = none
  418634:	str	w0, [x1, #40]
  418638:	b	416bd0 <ferror@plt+0x14fe0>
  41863c:	ldr	w0, [x20]
  418640:	cmp	w0, #0x0
  418644:	b.le	418668 <ferror@plt+0x16a78>
  418648:	ldr	x3, [x19]
  41864c:	ldp	x1, x2, [x25, #8]
  418650:	add	x0, x3, w0, sxtw
  418654:	ldurb	w0, [x0, #-1]
  418658:	ldr	x1, [x1, x2, lsl #3]
  41865c:	cmp	w0, #0xa
  418660:	cset	w0, eq  // eq = none
  418664:	str	w0, [x1, #40]
  418668:	adrp	x26, 45e000 <stdin@@GLIBC_2.17+0x320>
  41866c:	ldr	x0, [x26, #1624]
  418670:	bl	401a30 <free@plt>
  418674:	ldr	x0, [x19]
  418678:	add	x0, x0, #0x1
  41867c:	bl	40d7c0 <ferror@plt+0xbbd0>
  418680:	mov	x24, x0
  418684:	str	x0, [x26, #1624]
  418688:	bl	401790 <strlen@plt>
  41868c:	add	x24, x24, x0
  418690:	ldrb	w26, [x25, #64]
  418694:	ldr	w2, [x25]
  418698:	sturb	wzr, [x24, #-1]
  41869c:	ldp	x27, x28, [x25, #8]
  4186a0:	ldr	x24, [x25, #24]
  4186a4:	b	416bd0 <ferror@plt+0x14fe0>
  4186a8:	ldr	w1, [x20]
  4186ac:	ldr	x0, [x19]
  4186b0:	cmp	w1, #0x0
  4186b4:	b.le	4186d4 <ferror@plt+0x16ae4>
  4186b8:	ldp	x3, x4, [x25, #8]
  4186bc:	add	x1, x0, w1, sxtw
  4186c0:	ldurb	w2, [x1, #-1]
  4186c4:	ldr	x1, [x3, x4, lsl #3]
  4186c8:	cmp	w2, #0xa
  4186cc:	cset	w2, eq  // eq = none
  4186d0:	str	w2, [x1, #40]
  4186d4:	bl	40de28 <ferror@plt+0xc238>
  4186d8:	ldrb	w26, [x25, #64]
  4186dc:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  4186e0:	ldr	w2, [x25]
  4186e4:	ldp	x27, x28, [x25, #8]
  4186e8:	str	w0, [x1, #1412]
  4186ec:	ldr	x24, [x25, #24]
  4186f0:	b	416bd0 <ferror@plt+0x14fe0>
  4186f4:	ldr	w0, [x20]
  4186f8:	ldp	x27, x28, [x25, #8]
  4186fc:	cmp	w0, #0x0
  418700:	b.le	418720 <ferror@plt+0x16b30>
  418704:	ldr	x2, [x19]
  418708:	ldr	x1, [x27, x28, lsl #3]
  41870c:	add	x0, x2, w0, sxtw
  418710:	ldurb	w0, [x0, #-1]
  418714:	cmp	w0, #0xa
  418718:	cset	w0, eq  // eq = none
  41871c:	str	w0, [x1, #40]
  418720:	bl	4160b8 <ferror@plt+0x144c8>
  418724:	ldrb	w26, [x25, #64]
  418728:	ldr	w2, [x25]
  41872c:	ldr	x24, [x25, #24]
  418730:	b	416bd0 <ferror@plt+0x14fe0>
  418734:	ldr	w0, [x20]
  418738:	ldp	x27, x28, [x25, #8]
  41873c:	cmp	w0, #0x0
  418740:	b.le	418760 <ferror@plt+0x16b70>
  418744:	ldr	x2, [x19]
  418748:	ldr	x1, [x27, x28, lsl #3]
  41874c:	add	x0, x2, w0, sxtw
  418750:	ldurb	w0, [x0, #-1]
  418754:	cmp	w0, #0xa
  418758:	cset	w0, eq  // eq = none
  41875c:	str	w0, [x1, #40]
  418760:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  418764:	ldrb	w26, [x25, #64]
  418768:	ldr	w2, [x25]
  41876c:	ldr	w0, [x1, #1412]
  418770:	ldr	x24, [x25, #24]
  418774:	add	w0, w0, #0x1
  418778:	str	w0, [x1, #1412]
  41877c:	b	416bd0 <ferror@plt+0x14fe0>
  418780:	ldr	w0, [x20]
  418784:	ldrb	w26, [x25, #64]
  418788:	ldr	w2, [x25]
  41878c:	cmp	w0, #0x0
  418790:	ldp	x27, x28, [x25, #8]
  418794:	ldr	x24, [x25, #24]
  418798:	b.le	416bd0 <ferror@plt+0x14fe0>
  41879c:	ldr	x3, [x19]
  4187a0:	ldr	x1, [x27, x28, lsl #3]
  4187a4:	add	x0, x3, w0, sxtw
  4187a8:	ldurb	w0, [x0, #-1]
  4187ac:	cmp	w0, #0xa
  4187b0:	cset	w0, eq  // eq = none
  4187b4:	str	w0, [x1, #40]
  4187b8:	b	416bd0 <ferror@plt+0x14fe0>
  4187bc:	ldr	w0, [x20]
  4187c0:	ldp	x27, x28, [x25, #8]
  4187c4:	cmp	w0, #0x0
  4187c8:	b.le	4187e8 <ferror@plt+0x16bf8>
  4187cc:	ldr	x2, [x19]
  4187d0:	ldr	x1, [x27, x28, lsl #3]
  4187d4:	add	x0, x2, w0, sxtw
  4187d8:	ldurb	w0, [x0, #-1]
  4187dc:	cmp	w0, #0xa
  4187e0:	cset	w0, eq  // eq = none
  4187e4:	str	w0, [x1, #40]
  4187e8:	bl	4160b8 <ferror@plt+0x144c8>
  4187ec:	ldrb	w26, [x25, #64]
  4187f0:	ldr	w2, [x25]
  4187f4:	ldr	x24, [x25, #24]
  4187f8:	b	416bd0 <ferror@plt+0x14fe0>
  4187fc:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  418800:	ldr	w1, [x0, #144]
  418804:	mov	w0, #0x106                 	// #262
  418808:	cmp	w1, #0x0
  41880c:	b.le	416db0 <ferror@plt+0x151c0>
  418810:	ldr	x2, [sp, #104]
  418814:	ldr	x3, [x25, #16]
  418818:	ldr	x5, [x2, #136]
  41881c:	ldr	x2, [x25, #8]
  418820:	add	x1, x5, w1, sxtw
  418824:	ldr	x2, [x2, x3, lsl #3]
  418828:	ldurb	w1, [x1, #-1]
  41882c:	cmp	w1, #0xa
  418830:	cset	w1, eq  // eq = none
  418834:	str	w1, [x2, #40]
  418838:	b	416db0 <ferror@plt+0x151c0>
  41883c:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  418840:	ldr	w1, [x0, #144]
  418844:	mov	w0, #0x105                 	// #261
  418848:	cmp	w1, #0x0
  41884c:	b.le	416db0 <ferror@plt+0x151c0>
  418850:	ldr	x2, [sp, #104]
  418854:	ldr	x3, [x25, #16]
  418858:	ldr	x5, [x2, #136]
  41885c:	ldr	x2, [x25, #8]
  418860:	add	x1, x5, w1, sxtw
  418864:	ldr	x2, [x2, x3, lsl #3]
  418868:	ldurb	w1, [x1, #-1]
  41886c:	cmp	w1, #0xa
  418870:	cset	w1, eq  // eq = none
  418874:	str	w1, [x2, #40]
  418878:	b	416db0 <ferror@plt+0x151c0>
  41887c:	ldr	w0, [x20]
  418880:	ldrb	w26, [x25, #64]
  418884:	ldr	w2, [x25]
  418888:	cmp	w0, #0x0
  41888c:	ldp	x27, x28, [x25, #8]
  418890:	ldr	x24, [x25, #24]
  418894:	b.le	416bd0 <ferror@plt+0x14fe0>
  418898:	ldr	x3, [x19]
  41889c:	ldr	x1, [x27, x28, lsl #3]
  4188a0:	add	x0, x3, w0, sxtw
  4188a4:	ldurb	w0, [x0, #-1]
  4188a8:	cmp	w0, #0xa
  4188ac:	cset	w0, eq  // eq = none
  4188b0:	str	w0, [x1, #40]
  4188b4:	b	416bd0 <ferror@plt+0x14fe0>
  4188b8:	ldr	w0, [x20]
  4188bc:	ldp	x27, x28, [x25, #8]
  4188c0:	cmp	w0, #0x0
  4188c4:	b.le	4188e4 <ferror@plt+0x16cf4>
  4188c8:	ldr	x2, [x19]
  4188cc:	ldr	x1, [x27, x28, lsl #3]
  4188d0:	add	x0, x2, w0, sxtw
  4188d4:	ldurb	w0, [x0, #-1]
  4188d8:	cmp	w0, #0xa
  4188dc:	cset	w0, eq  // eq = none
  4188e0:	str	w0, [x1, #40]
  4188e4:	bl	4160b8 <ferror@plt+0x144c8>
  4188e8:	ldrb	w26, [x25, #64]
  4188ec:	ldr	w2, [x25]
  4188f0:	ldr	x24, [x25, #24]
  4188f4:	b	416bd0 <ferror@plt+0x14fe0>
  4188f8:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  4188fc:	ldr	w1, [x0, #144]
  418900:	mov	w0, #0x10f                 	// #271
  418904:	cmp	w1, #0x0
  418908:	b.le	416db0 <ferror@plt+0x151c0>
  41890c:	ldr	x2, [sp, #104]
  418910:	ldr	x3, [x25, #16]
  418914:	ldr	x5, [x2, #136]
  418918:	ldr	x2, [x25, #8]
  41891c:	add	x1, x5, w1, sxtw
  418920:	ldr	x2, [x2, x3, lsl #3]
  418924:	ldurb	w1, [x1, #-1]
  418928:	cmp	w1, #0xa
  41892c:	cset	w1, eq  // eq = none
  418930:	str	w1, [x2, #40]
  418934:	b	416db0 <ferror@plt+0x151c0>
  418938:	ldr	w0, [x20]
  41893c:	cmp	w0, #0x0
  418940:	b.le	418964 <ferror@plt+0x16d74>
  418944:	ldr	x3, [x19]
  418948:	ldp	x1, x2, [x25, #8]
  41894c:	add	x0, x3, w0, sxtw
  418950:	ldurb	w0, [x0, #-1]
  418954:	ldr	x1, [x1, x2, lsl #3]
  418958:	cmp	w0, #0xa
  41895c:	cset	w0, eq  // eq = none
  418960:	str	w0, [x1, #40]
  418964:	ldr	w0, [x25, #132]
  418968:	adrp	x1, 422000 <ferror@plt+0x20410>
  41896c:	cbnz	w0, 418b18 <ferror@plt+0x16f28>
  418970:	mov	x2, #0x0                   	// #0
  418974:	add	x1, x1, #0x230
  418978:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41897c:	add	x0, x0, #0xf0
  418980:	bl	4021e0 <ferror@plt+0x5f0>
  418984:	ldrb	w26, [x25, #64]
  418988:	ldr	w2, [x25]
  41898c:	ldp	x27, x28, [x25, #8]
  418990:	ldr	x24, [x25, #24]
  418994:	b	416bd0 <ferror@plt+0x14fe0>
  418998:	ldr	w0, [x20]
  41899c:	cmp	w0, #0x0
  4189a0:	b.le	4189c4 <ferror@plt+0x16dd4>
  4189a4:	ldr	x3, [x19]
  4189a8:	ldp	x1, x2, [x25, #8]
  4189ac:	add	x0, x3, w0, sxtw
  4189b0:	ldurb	w0, [x0, #-1]
  4189b4:	ldr	x1, [x1, x2, lsl #3]
  4189b8:	cmp	w0, #0xa
  4189bc:	cset	w0, eq  // eq = none
  4189c0:	str	w0, [x1, #40]
  4189c4:	ldr	w0, [x25, #132]
  4189c8:	adrp	x1, 422000 <ferror@plt+0x20410>
  4189cc:	cbnz	w0, 418b3c <ferror@plt+0x16f4c>
  4189d0:	mov	x2, #0x0                   	// #0
  4189d4:	add	x1, x1, #0x218
  4189d8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4189dc:	add	x0, x0, #0xf0
  4189e0:	bl	4021e0 <ferror@plt+0x5f0>
  4189e4:	ldrb	w26, [x25, #64]
  4189e8:	ldr	w2, [x25]
  4189ec:	ldp	x27, x28, [x25, #8]
  4189f0:	ldr	x24, [x25, #24]
  4189f4:	b	416bd0 <ferror@plt+0x14fe0>
  4189f8:	ldr	w0, [x20]
  4189fc:	cmp	w0, #0x0
  418a00:	b.le	418a24 <ferror@plt+0x16e34>
  418a04:	ldr	x3, [x19]
  418a08:	ldp	x1, x2, [x25, #8]
  418a0c:	add	x0, x3, w0, sxtw
  418a10:	ldurb	w0, [x0, #-1]
  418a14:	ldr	x1, [x1, x2, lsl #3]
  418a18:	cmp	w0, #0xa
  418a1c:	cset	w0, eq  // eq = none
  418a20:	str	w0, [x1, #40]
  418a24:	ldr	w0, [x25, #132]
  418a28:	adrp	x1, 422000 <ferror@plt+0x20410>
  418a2c:	cbnz	w0, 418b84 <ferror@plt+0x16f94>
  418a30:	mov	x2, #0x0                   	// #0
  418a34:	add	x1, x1, #0x1e8
  418a38:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418a3c:	add	x0, x0, #0xf0
  418a40:	bl	4021e0 <ferror@plt+0x5f0>
  418a44:	ldrb	w26, [x25, #64]
  418a48:	ldr	w2, [x25]
  418a4c:	ldp	x27, x28, [x25, #8]
  418a50:	ldr	x24, [x25, #24]
  418a54:	b	416bd0 <ferror@plt+0x14fe0>
  418a58:	ldr	w0, [x20]
  418a5c:	cmp	w0, #0x0
  418a60:	b.le	418a84 <ferror@plt+0x16e94>
  418a64:	ldr	x3, [x19]
  418a68:	ldp	x1, x2, [x25, #8]
  418a6c:	add	x0, x3, w0, sxtw
  418a70:	ldurb	w0, [x0, #-1]
  418a74:	ldr	x1, [x1, x2, lsl #3]
  418a78:	cmp	w0, #0xa
  418a7c:	cset	w0, eq  // eq = none
  418a80:	str	w0, [x1, #40]
  418a84:	ldr	w0, [x25, #132]
  418a88:	adrp	x1, 422000 <ferror@plt+0x20410>
  418a8c:	cbnz	w0, 418b60 <ferror@plt+0x16f70>
  418a90:	mov	x2, #0x0                   	// #0
  418a94:	add	x1, x1, #0x200
  418a98:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418a9c:	add	x0, x0, #0xf0
  418aa0:	bl	4021e0 <ferror@plt+0x5f0>
  418aa4:	ldrb	w26, [x25, #64]
  418aa8:	ldr	w2, [x25]
  418aac:	ldp	x27, x28, [x25, #8]
  418ab0:	ldr	x24, [x25, #24]
  418ab4:	b	416bd0 <ferror@plt+0x14fe0>
  418ab8:	ldr	w0, [x20]
  418abc:	cmp	w0, #0x0
  418ac0:	b.le	418ae4 <ferror@plt+0x16ef4>
  418ac4:	ldr	x3, [x19]
  418ac8:	ldp	x1, x2, [x25, #8]
  418acc:	add	x0, x3, w0, sxtw
  418ad0:	ldurb	w0, [x0, #-1]
  418ad4:	ldr	x1, [x1, x2, lsl #3]
  418ad8:	cmp	w0, #0xa
  418adc:	cset	w0, eq  // eq = none
  418ae0:	str	w0, [x1, #40]
  418ae4:	ldr	w0, [x25, #132]
  418ae8:	adrp	x1, 422000 <ferror@plt+0x20410>
  418aec:	cbnz	w0, 418ba8 <ferror@plt+0x16fb8>
  418af0:	mov	x2, #0x0                   	// #0
  418af4:	add	x1, x1, #0x1d0
  418af8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418afc:	add	x0, x0, #0xf0
  418b00:	bl	4021e0 <ferror@plt+0x5f0>
  418b04:	ldrb	w26, [x25, #64]
  418b08:	ldr	w2, [x25]
  418b0c:	ldp	x27, x28, [x25, #8]
  418b10:	ldr	x24, [x25, #24]
  418b14:	b	416bd0 <ferror@plt+0x14fe0>
  418b18:	add	x1, x1, #0x230
  418b1c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418b20:	add	x0, x0, #0xf0
  418b24:	bl	4022a0 <ferror@plt+0x6b0>
  418b28:	ldr	w2, [x25]
  418b2c:	ldrb	w26, [x25, #64]
  418b30:	ldp	x27, x28, [x25, #8]
  418b34:	ldr	x24, [x25, #24]
  418b38:	b	416bd0 <ferror@plt+0x14fe0>
  418b3c:	add	x1, x1, #0x218
  418b40:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418b44:	add	x0, x0, #0xf0
  418b48:	bl	4022a0 <ferror@plt+0x6b0>
  418b4c:	ldr	w2, [x25]
  418b50:	ldrb	w26, [x25, #64]
  418b54:	ldp	x27, x28, [x25, #8]
  418b58:	ldr	x24, [x25, #24]
  418b5c:	b	416bd0 <ferror@plt+0x14fe0>
  418b60:	add	x1, x1, #0x200
  418b64:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418b68:	add	x0, x0, #0xf0
  418b6c:	bl	4022a0 <ferror@plt+0x6b0>
  418b70:	ldr	w2, [x25]
  418b74:	ldrb	w26, [x25, #64]
  418b78:	ldp	x27, x28, [x25, #8]
  418b7c:	ldr	x24, [x25, #24]
  418b80:	b	416bd0 <ferror@plt+0x14fe0>
  418b84:	add	x1, x1, #0x1e8
  418b88:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418b8c:	add	x0, x0, #0xf0
  418b90:	bl	4022a0 <ferror@plt+0x6b0>
  418b94:	ldr	w2, [x25]
  418b98:	ldrb	w26, [x25, #64]
  418b9c:	ldp	x27, x28, [x25, #8]
  418ba0:	ldr	x24, [x25, #24]
  418ba4:	b	416bd0 <ferror@plt+0x14fe0>
  418ba8:	add	x1, x1, #0x1d0
  418bac:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418bb0:	add	x0, x0, #0xf0
  418bb4:	bl	4022a0 <ferror@plt+0x6b0>
  418bb8:	ldr	w2, [x25]
  418bbc:	ldrb	w26, [x25, #64]
  418bc0:	ldp	x27, x28, [x25, #8]
  418bc4:	ldr	x24, [x25, #24]
  418bc8:	b	416bd0 <ferror@plt+0x14fe0>
  418bcc:	ldr	w0, [x20]
  418bd0:	cmp	w0, #0x0
  418bd4:	b.le	418bf8 <ferror@plt+0x17008>
  418bd8:	ldr	x3, [x19]
  418bdc:	ldp	x1, x2, [x25, #8]
  418be0:	add	x0, x3, w0, sxtw
  418be4:	ldurb	w0, [x0, #-1]
  418be8:	ldr	x1, [x1, x2, lsl #3]
  418bec:	cmp	w0, #0xa
  418bf0:	cset	w0, eq  // eq = none
  418bf4:	str	w0, [x1, #40]
  418bf8:	ldr	w0, [x25, #132]
  418bfc:	adrp	x1, 422000 <ferror@plt+0x20410>
  418c00:	cbnz	w0, 418c8c <ferror@plt+0x1709c>
  418c04:	mov	x2, #0x0                   	// #0
  418c08:	add	x1, x1, #0x1b8
  418c0c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418c10:	add	x0, x0, #0xf0
  418c14:	bl	4021e0 <ferror@plt+0x5f0>
  418c18:	ldrb	w26, [x25, #64]
  418c1c:	ldr	w2, [x25]
  418c20:	ldp	x27, x28, [x25, #8]
  418c24:	ldr	x24, [x25, #24]
  418c28:	b	416bd0 <ferror@plt+0x14fe0>
  418c2c:	ldr	w0, [x20]
  418c30:	cmp	w0, #0x0
  418c34:	b.le	418c58 <ferror@plt+0x17068>
  418c38:	ldr	x3, [x19]
  418c3c:	ldp	x1, x2, [x25, #8]
  418c40:	add	x0, x3, w0, sxtw
  418c44:	ldurb	w0, [x0, #-1]
  418c48:	ldr	x1, [x1, x2, lsl #3]
  418c4c:	cmp	w0, #0xa
  418c50:	cset	w0, eq  // eq = none
  418c54:	str	w0, [x1, #40]
  418c58:	ldr	w0, [x25, #132]
  418c5c:	adrp	x1, 422000 <ferror@plt+0x20410>
  418c60:	cbnz	w0, 418cb0 <ferror@plt+0x170c0>
  418c64:	mov	x2, #0x0                   	// #0
  418c68:	add	x1, x1, #0x1a8
  418c6c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418c70:	add	x0, x0, #0xf0
  418c74:	bl	4021e0 <ferror@plt+0x5f0>
  418c78:	ldrb	w26, [x25, #64]
  418c7c:	ldr	w2, [x25]
  418c80:	ldp	x27, x28, [x25, #8]
  418c84:	ldr	x24, [x25, #24]
  418c88:	b	416bd0 <ferror@plt+0x14fe0>
  418c8c:	add	x1, x1, #0x1b8
  418c90:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418c94:	add	x0, x0, #0xf0
  418c98:	bl	4022a0 <ferror@plt+0x6b0>
  418c9c:	ldr	w2, [x25]
  418ca0:	ldrb	w26, [x25, #64]
  418ca4:	ldp	x27, x28, [x25, #8]
  418ca8:	ldr	x24, [x25, #24]
  418cac:	b	416bd0 <ferror@plt+0x14fe0>
  418cb0:	add	x1, x1, #0x1a8
  418cb4:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418cb8:	add	x0, x0, #0xf0
  418cbc:	bl	4022a0 <ferror@plt+0x6b0>
  418cc0:	ldr	w2, [x25]
  418cc4:	ldrb	w26, [x25, #64]
  418cc8:	ldp	x27, x28, [x25, #8]
  418ccc:	ldr	x24, [x25, #24]
  418cd0:	b	416bd0 <ferror@plt+0x14fe0>
  418cd4:	ldr	w0, [x20]
  418cd8:	cmp	w0, #0x0
  418cdc:	b.le	418d00 <ferror@plt+0x17110>
  418ce0:	ldr	x3, [x19]
  418ce4:	ldp	x1, x2, [x25, #8]
  418ce8:	add	x0, x3, w0, sxtw
  418cec:	ldurb	w0, [x0, #-1]
  418cf0:	ldr	x1, [x1, x2, lsl #3]
  418cf4:	cmp	w0, #0xa
  418cf8:	cset	w0, eq  // eq = none
  418cfc:	str	w0, [x1, #40]
  418d00:	ldr	w0, [x25, #132]
  418d04:	adrp	x1, 422000 <ferror@plt+0x20410>
  418d08:	cbnz	w0, 418d94 <ferror@plt+0x171a4>
  418d0c:	mov	x2, #0x0                   	// #0
  418d10:	add	x1, x1, #0x198
  418d14:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418d18:	add	x0, x0, #0xf0
  418d1c:	bl	4021e0 <ferror@plt+0x5f0>
  418d20:	ldrb	w26, [x25, #64]
  418d24:	ldr	w2, [x25]
  418d28:	ldp	x27, x28, [x25, #8]
  418d2c:	ldr	x24, [x25, #24]
  418d30:	b	416bd0 <ferror@plt+0x14fe0>
  418d34:	ldr	w0, [x20]
  418d38:	cmp	w0, #0x0
  418d3c:	b.le	418d60 <ferror@plt+0x17170>
  418d40:	ldr	x3, [x19]
  418d44:	ldp	x1, x2, [x25, #8]
  418d48:	add	x0, x3, w0, sxtw
  418d4c:	ldurb	w0, [x0, #-1]
  418d50:	ldr	x1, [x1, x2, lsl #3]
  418d54:	cmp	w0, #0xa
  418d58:	cset	w0, eq  // eq = none
  418d5c:	str	w0, [x1, #40]
  418d60:	ldr	w0, [x25, #132]
  418d64:	adrp	x1, 422000 <ferror@plt+0x20410>
  418d68:	cbnz	w0, 418db8 <ferror@plt+0x171c8>
  418d6c:	mov	x2, #0x0                   	// #0
  418d70:	add	x1, x1, #0x180
  418d74:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418d78:	add	x0, x0, #0xf0
  418d7c:	bl	4021e0 <ferror@plt+0x5f0>
  418d80:	ldrb	w26, [x25, #64]
  418d84:	ldr	w2, [x25]
  418d88:	ldp	x27, x28, [x25, #8]
  418d8c:	ldr	x24, [x25, #24]
  418d90:	b	416bd0 <ferror@plt+0x14fe0>
  418d94:	add	x1, x1, #0x198
  418d98:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418d9c:	add	x0, x0, #0xf0
  418da0:	bl	4022a0 <ferror@plt+0x6b0>
  418da4:	ldr	w2, [x25]
  418da8:	ldrb	w26, [x25, #64]
  418dac:	ldp	x27, x28, [x25, #8]
  418db0:	ldr	x24, [x25, #24]
  418db4:	b	416bd0 <ferror@plt+0x14fe0>
  418db8:	add	x1, x1, #0x180
  418dbc:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418dc0:	add	x0, x0, #0xf0
  418dc4:	bl	4022a0 <ferror@plt+0x6b0>
  418dc8:	ldr	w2, [x25]
  418dcc:	ldrb	w26, [x25, #64]
  418dd0:	ldp	x27, x28, [x25, #8]
  418dd4:	ldr	x24, [x25, #24]
  418dd8:	b	416bd0 <ferror@plt+0x14fe0>
  418ddc:	ldr	w0, [x20]
  418de0:	cmp	w0, #0x0
  418de4:	b.le	418e08 <ferror@plt+0x17218>
  418de8:	ldr	x3, [x19]
  418dec:	ldp	x1, x2, [x25, #8]
  418df0:	add	x0, x3, w0, sxtw
  418df4:	ldurb	w0, [x0, #-1]
  418df8:	ldr	x1, [x1, x2, lsl #3]
  418dfc:	cmp	w0, #0xa
  418e00:	cset	w0, eq  // eq = none
  418e04:	str	w0, [x1, #40]
  418e08:	ldr	w0, [x25, #132]
  418e0c:	adrp	x1, 422000 <ferror@plt+0x20410>
  418e10:	cbnz	w0, 418e9c <ferror@plt+0x172ac>
  418e14:	mov	x2, #0x0                   	// #0
  418e18:	add	x1, x1, #0x168
  418e1c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418e20:	add	x0, x0, #0xf0
  418e24:	bl	4021e0 <ferror@plt+0x5f0>
  418e28:	ldrb	w26, [x25, #64]
  418e2c:	ldr	w2, [x25]
  418e30:	ldp	x27, x28, [x25, #8]
  418e34:	ldr	x24, [x25, #24]
  418e38:	b	416bd0 <ferror@plt+0x14fe0>
  418e3c:	ldr	w0, [x20]
  418e40:	cmp	w0, #0x0
  418e44:	b.le	418e68 <ferror@plt+0x17278>
  418e48:	ldr	x3, [x19]
  418e4c:	ldp	x1, x2, [x25, #8]
  418e50:	add	x0, x3, w0, sxtw
  418e54:	ldurb	w0, [x0, #-1]
  418e58:	ldr	x1, [x1, x2, lsl #3]
  418e5c:	cmp	w0, #0xa
  418e60:	cset	w0, eq  // eq = none
  418e64:	str	w0, [x1, #40]
  418e68:	ldr	w0, [x25, #132]
  418e6c:	adrp	x1, 422000 <ferror@plt+0x20410>
  418e70:	cbnz	w0, 418ec0 <ferror@plt+0x172d0>
  418e74:	mov	x2, #0x0                   	// #0
  418e78:	add	x1, x1, #0x150
  418e7c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418e80:	add	x0, x0, #0xf0
  418e84:	bl	4021e0 <ferror@plt+0x5f0>
  418e88:	ldrb	w26, [x25, #64]
  418e8c:	ldr	w2, [x25]
  418e90:	ldp	x27, x28, [x25, #8]
  418e94:	ldr	x24, [x25, #24]
  418e98:	b	416bd0 <ferror@plt+0x14fe0>
  418e9c:	add	x1, x1, #0x168
  418ea0:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418ea4:	add	x0, x0, #0xf0
  418ea8:	bl	4022a0 <ferror@plt+0x6b0>
  418eac:	ldr	w2, [x25]
  418eb0:	ldrb	w26, [x25, #64]
  418eb4:	ldp	x27, x28, [x25, #8]
  418eb8:	ldr	x24, [x25, #24]
  418ebc:	b	416bd0 <ferror@plt+0x14fe0>
  418ec0:	add	x1, x1, #0x150
  418ec4:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418ec8:	add	x0, x0, #0xf0
  418ecc:	bl	4022a0 <ferror@plt+0x6b0>
  418ed0:	ldr	w2, [x25]
  418ed4:	ldrb	w26, [x25, #64]
  418ed8:	ldp	x27, x28, [x25, #8]
  418edc:	ldr	x24, [x25, #24]
  418ee0:	b	416bd0 <ferror@plt+0x14fe0>
  418ee4:	ldr	w0, [x20]
  418ee8:	cmp	w0, #0x0
  418eec:	b.le	418f10 <ferror@plt+0x17320>
  418ef0:	ldr	x3, [x19]
  418ef4:	ldp	x1, x2, [x25, #8]
  418ef8:	add	x0, x3, w0, sxtw
  418efc:	ldurb	w0, [x0, #-1]
  418f00:	ldr	x1, [x1, x2, lsl #3]
  418f04:	cmp	w0, #0xa
  418f08:	cset	w0, eq  // eq = none
  418f0c:	str	w0, [x1, #40]
  418f10:	ldr	w0, [x25, #132]
  418f14:	adrp	x1, 422000 <ferror@plt+0x20410>
  418f18:	cbnz	w0, 418fa4 <ferror@plt+0x173b4>
  418f1c:	mov	x2, #0x0                   	// #0
  418f20:	add	x1, x1, #0x138
  418f24:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418f28:	add	x0, x0, #0xf0
  418f2c:	bl	4021e0 <ferror@plt+0x5f0>
  418f30:	ldrb	w26, [x25, #64]
  418f34:	ldr	w2, [x25]
  418f38:	ldp	x27, x28, [x25, #8]
  418f3c:	ldr	x24, [x25, #24]
  418f40:	b	416bd0 <ferror@plt+0x14fe0>
  418f44:	ldr	w0, [x20]
  418f48:	cmp	w0, #0x0
  418f4c:	b.le	418f70 <ferror@plt+0x17380>
  418f50:	ldr	x3, [x19]
  418f54:	ldp	x1, x2, [x25, #8]
  418f58:	add	x0, x3, w0, sxtw
  418f5c:	ldurb	w0, [x0, #-1]
  418f60:	ldr	x1, [x1, x2, lsl #3]
  418f64:	cmp	w0, #0xa
  418f68:	cset	w0, eq  // eq = none
  418f6c:	str	w0, [x1, #40]
  418f70:	ldr	w0, [x25, #132]
  418f74:	adrp	x1, 422000 <ferror@plt+0x20410>
  418f78:	cbnz	w0, 418fc8 <ferror@plt+0x173d8>
  418f7c:	mov	x2, #0x0                   	// #0
  418f80:	add	x1, x1, #0x120
  418f84:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418f88:	add	x0, x0, #0xf0
  418f8c:	bl	4021e0 <ferror@plt+0x5f0>
  418f90:	ldrb	w26, [x25, #64]
  418f94:	ldr	w2, [x25]
  418f98:	ldp	x27, x28, [x25, #8]
  418f9c:	ldr	x24, [x25, #24]
  418fa0:	b	416bd0 <ferror@plt+0x14fe0>
  418fa4:	add	x1, x1, #0x138
  418fa8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418fac:	add	x0, x0, #0xf0
  418fb0:	bl	4022a0 <ferror@plt+0x6b0>
  418fb4:	ldr	w2, [x25]
  418fb8:	ldrb	w26, [x25, #64]
  418fbc:	ldp	x27, x28, [x25, #8]
  418fc0:	ldr	x24, [x25, #24]
  418fc4:	b	416bd0 <ferror@plt+0x14fe0>
  418fc8:	add	x1, x1, #0x120
  418fcc:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  418fd0:	add	x0, x0, #0xf0
  418fd4:	bl	4022a0 <ferror@plt+0x6b0>
  418fd8:	ldr	w2, [x25]
  418fdc:	ldrb	w26, [x25, #64]
  418fe0:	ldp	x27, x28, [x25, #8]
  418fe4:	ldr	x24, [x25, #24]
  418fe8:	b	416bd0 <ferror@plt+0x14fe0>
  418fec:	ldr	w0, [x20]
  418ff0:	cmp	w0, #0x0
  418ff4:	b.le	419018 <ferror@plt+0x17428>
  418ff8:	ldr	x3, [x19]
  418ffc:	ldp	x1, x2, [x25, #8]
  419000:	add	x0, x3, w0, sxtw
  419004:	ldurb	w0, [x0, #-1]
  419008:	ldr	x1, [x1, x2, lsl #3]
  41900c:	cmp	w0, #0xa
  419010:	cset	w0, eq  // eq = none
  419014:	str	w0, [x1, #40]
  419018:	ldr	w0, [x25, #132]
  41901c:	adrp	x1, 422000 <ferror@plt+0x20410>
  419020:	cbnz	w0, 4190ac <ferror@plt+0x174bc>
  419024:	mov	x2, #0x0                   	// #0
  419028:	add	x1, x1, #0x108
  41902c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  419030:	add	x0, x0, #0xf0
  419034:	bl	4021e0 <ferror@plt+0x5f0>
  419038:	ldrb	w26, [x25, #64]
  41903c:	ldr	w2, [x25]
  419040:	ldp	x27, x28, [x25, #8]
  419044:	ldr	x24, [x25, #24]
  419048:	b	416bd0 <ferror@plt+0x14fe0>
  41904c:	ldr	w0, [x20]
  419050:	cmp	w0, #0x0
  419054:	b.le	419078 <ferror@plt+0x17488>
  419058:	ldr	x3, [x19]
  41905c:	ldp	x1, x2, [x25, #8]
  419060:	add	x0, x3, w0, sxtw
  419064:	ldurb	w0, [x0, #-1]
  419068:	ldr	x1, [x1, x2, lsl #3]
  41906c:	cmp	w0, #0xa
  419070:	cset	w0, eq  // eq = none
  419074:	str	w0, [x1, #40]
  419078:	ldr	w0, [x25, #132]
  41907c:	adrp	x1, 43a000 <ferror@plt+0x38410>
  419080:	cbnz	w0, 4190d0 <ferror@plt+0x174e0>
  419084:	mov	x2, #0x0                   	// #0
  419088:	add	x1, x1, #0xca0
  41908c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  419090:	add	x0, x0, #0xf0
  419094:	bl	4021e0 <ferror@plt+0x5f0>
  419098:	ldrb	w26, [x25, #64]
  41909c:	ldr	w2, [x25]
  4190a0:	ldp	x27, x28, [x25, #8]
  4190a4:	ldr	x24, [x25, #24]
  4190a8:	b	416bd0 <ferror@plt+0x14fe0>
  4190ac:	add	x1, x1, #0x108
  4190b0:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4190b4:	add	x0, x0, #0xf0
  4190b8:	bl	4022a0 <ferror@plt+0x6b0>
  4190bc:	ldr	w2, [x25]
  4190c0:	ldrb	w26, [x25, #64]
  4190c4:	ldp	x27, x28, [x25, #8]
  4190c8:	ldr	x24, [x25, #24]
  4190cc:	b	416bd0 <ferror@plt+0x14fe0>
  4190d0:	add	x1, x1, #0xca0
  4190d4:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4190d8:	add	x0, x0, #0xf0
  4190dc:	bl	4022a0 <ferror@plt+0x6b0>
  4190e0:	ldr	w2, [x25]
  4190e4:	ldrb	w26, [x25, #64]
  4190e8:	ldp	x27, x28, [x25, #8]
  4190ec:	ldr	x24, [x25, #24]
  4190f0:	b	416bd0 <ferror@plt+0x14fe0>
  4190f4:	ldr	w0, [x20]
  4190f8:	cmp	w0, #0x0
  4190fc:	b.le	419120 <ferror@plt+0x17530>
  419100:	ldr	x3, [x19]
  419104:	ldp	x1, x2, [x25, #8]
  419108:	add	x0, x3, w0, sxtw
  41910c:	ldurb	w0, [x0, #-1]
  419110:	ldr	x1, [x1, x2, lsl #3]
  419114:	cmp	w0, #0xa
  419118:	cset	w0, eq  // eq = none
  41911c:	str	w0, [x1, #40]
  419120:	ldr	w0, [x25, #132]
  419124:	adrp	x1, 43a000 <ferror@plt+0x38410>
  419128:	cbnz	w0, 4191b4 <ferror@plt+0x175c4>
  41912c:	mov	x2, #0x0                   	// #0
  419130:	add	x1, x1, #0xc88
  419134:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  419138:	add	x0, x0, #0xf0
  41913c:	bl	4021e0 <ferror@plt+0x5f0>
  419140:	ldrb	w26, [x25, #64]
  419144:	ldr	w2, [x25]
  419148:	ldp	x27, x28, [x25, #8]
  41914c:	ldr	x24, [x25, #24]
  419150:	b	416bd0 <ferror@plt+0x14fe0>
  419154:	ldr	w0, [x20]
  419158:	cmp	w0, #0x0
  41915c:	b.le	419180 <ferror@plt+0x17590>
  419160:	ldr	x3, [x19]
  419164:	ldp	x1, x2, [x25, #8]
  419168:	add	x0, x3, w0, sxtw
  41916c:	ldurb	w0, [x0, #-1]
  419170:	ldr	x1, [x1, x2, lsl #3]
  419174:	cmp	w0, #0xa
  419178:	cset	w0, eq  // eq = none
  41917c:	str	w0, [x1, #40]
  419180:	ldr	w0, [x25, #132]
  419184:	adrp	x1, 43a000 <ferror@plt+0x38410>
  419188:	cbnz	w0, 4191d8 <ferror@plt+0x175e8>
  41918c:	mov	x2, #0x0                   	// #0
  419190:	add	x1, x1, #0xc70
  419194:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  419198:	add	x0, x0, #0xf0
  41919c:	bl	4021e0 <ferror@plt+0x5f0>
  4191a0:	ldrb	w26, [x25, #64]
  4191a4:	ldr	w2, [x25]
  4191a8:	ldp	x27, x28, [x25, #8]
  4191ac:	ldr	x24, [x25, #24]
  4191b0:	b	416bd0 <ferror@plt+0x14fe0>
  4191b4:	add	x1, x1, #0xc88
  4191b8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4191bc:	add	x0, x0, #0xf0
  4191c0:	bl	4022a0 <ferror@plt+0x6b0>
  4191c4:	ldr	w2, [x25]
  4191c8:	ldrb	w26, [x25, #64]
  4191cc:	ldp	x27, x28, [x25, #8]
  4191d0:	ldr	x24, [x25, #24]
  4191d4:	b	416bd0 <ferror@plt+0x14fe0>
  4191d8:	add	x1, x1, #0xc70
  4191dc:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4191e0:	add	x0, x0, #0xf0
  4191e4:	bl	4022a0 <ferror@plt+0x6b0>
  4191e8:	ldr	w2, [x25]
  4191ec:	ldrb	w26, [x25, #64]
  4191f0:	ldp	x27, x28, [x25, #8]
  4191f4:	ldr	x24, [x25, #24]
  4191f8:	b	416bd0 <ferror@plt+0x14fe0>
  4191fc:	ldr	w0, [x20]
  419200:	cmp	w0, #0x0
  419204:	b.le	419228 <ferror@plt+0x17638>
  419208:	ldr	x3, [x19]
  41920c:	ldp	x1, x2, [x25, #8]
  419210:	add	x0, x3, w0, sxtw
  419214:	ldurb	w0, [x0, #-1]
  419218:	ldr	x1, [x1, x2, lsl #3]
  41921c:	cmp	w0, #0xa
  419220:	cset	w0, eq  // eq = none
  419224:	str	w0, [x1, #40]
  419228:	ldr	w0, [x25, #132]
  41922c:	adrp	x1, 43a000 <ferror@plt+0x38410>
  419230:	cbnz	w0, 4192bc <ferror@plt+0x176cc>
  419234:	mov	x2, #0x0                   	// #0
  419238:	add	x1, x1, #0xc58
  41923c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  419240:	add	x0, x0, #0xf0
  419244:	bl	4021e0 <ferror@plt+0x5f0>
  419248:	ldrb	w26, [x25, #64]
  41924c:	ldr	w2, [x25]
  419250:	ldp	x27, x28, [x25, #8]
  419254:	ldr	x24, [x25, #24]
  419258:	b	416bd0 <ferror@plt+0x14fe0>
  41925c:	ldr	w0, [x20]
  419260:	cmp	w0, #0x0
  419264:	b.le	419288 <ferror@plt+0x17698>
  419268:	ldr	x3, [x19]
  41926c:	ldp	x1, x2, [x25, #8]
  419270:	add	x0, x3, w0, sxtw
  419274:	ldurb	w0, [x0, #-1]
  419278:	ldr	x1, [x1, x2, lsl #3]
  41927c:	cmp	w0, #0xa
  419280:	cset	w0, eq  // eq = none
  419284:	str	w0, [x1, #40]
  419288:	ldr	w0, [x25, #132]
  41928c:	adrp	x1, 43a000 <ferror@plt+0x38410>
  419290:	cbnz	w0, 4192e0 <ferror@plt+0x176f0>
  419294:	mov	x2, #0x0                   	// #0
  419298:	add	x1, x1, #0xc40
  41929c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4192a0:	add	x0, x0, #0xf0
  4192a4:	bl	4021e0 <ferror@plt+0x5f0>
  4192a8:	ldrb	w26, [x25, #64]
  4192ac:	ldr	w2, [x25]
  4192b0:	ldp	x27, x28, [x25, #8]
  4192b4:	ldr	x24, [x25, #24]
  4192b8:	b	416bd0 <ferror@plt+0x14fe0>
  4192bc:	add	x1, x1, #0xc58
  4192c0:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4192c4:	add	x0, x0, #0xf0
  4192c8:	bl	4022a0 <ferror@plt+0x6b0>
  4192cc:	ldr	w2, [x25]
  4192d0:	ldrb	w26, [x25, #64]
  4192d4:	ldp	x27, x28, [x25, #8]
  4192d8:	ldr	x24, [x25, #24]
  4192dc:	b	416bd0 <ferror@plt+0x14fe0>
  4192e0:	add	x1, x1, #0xc40
  4192e4:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4192e8:	add	x0, x0, #0xf0
  4192ec:	bl	4022a0 <ferror@plt+0x6b0>
  4192f0:	ldr	w2, [x25]
  4192f4:	ldrb	w26, [x25, #64]
  4192f8:	ldp	x27, x28, [x25, #8]
  4192fc:	ldr	x24, [x25, #24]
  419300:	b	416bd0 <ferror@plt+0x14fe0>
  419304:	ldr	w0, [x20]
  419308:	cmp	w0, #0x0
  41930c:	b.le	419330 <ferror@plt+0x17740>
  419310:	ldr	x3, [x19]
  419314:	ldp	x1, x2, [x25, #8]
  419318:	add	x0, x3, w0, sxtw
  41931c:	ldurb	w0, [x0, #-1]
  419320:	ldr	x1, [x1, x2, lsl #3]
  419324:	cmp	w0, #0xa
  419328:	cset	w0, eq  // eq = none
  41932c:	str	w0, [x1, #40]
  419330:	ldr	w0, [x25, #132]
  419334:	adrp	x1, 422000 <ferror@plt+0x20410>
  419338:	cbnz	w0, 4193c4 <ferror@plt+0x177d4>
  41933c:	mov	x2, #0x0                   	// #0
  419340:	add	x1, x1, #0xf0
  419344:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  419348:	add	x0, x0, #0xf0
  41934c:	bl	4021e0 <ferror@plt+0x5f0>
  419350:	ldrb	w26, [x25, #64]
  419354:	ldr	w2, [x25]
  419358:	ldp	x27, x28, [x25, #8]
  41935c:	ldr	x24, [x25, #24]
  419360:	b	416bd0 <ferror@plt+0x14fe0>
  419364:	ldr	w0, [x20]
  419368:	cmp	w0, #0x0
  41936c:	b.le	419390 <ferror@plt+0x177a0>
  419370:	ldr	x3, [x19]
  419374:	ldp	x1, x2, [x25, #8]
  419378:	add	x0, x3, w0, sxtw
  41937c:	ldurb	w0, [x0, #-1]
  419380:	ldr	x1, [x1, x2, lsl #3]
  419384:	cmp	w0, #0xa
  419388:	cset	w0, eq  // eq = none
  41938c:	str	w0, [x1, #40]
  419390:	ldr	w0, [x25, #132]
  419394:	adrp	x1, 422000 <ferror@plt+0x20410>
  419398:	cbnz	w0, 4193e8 <ferror@plt+0x177f8>
  41939c:	mov	x2, #0x0                   	// #0
  4193a0:	add	x1, x1, #0xd8
  4193a4:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4193a8:	add	x0, x0, #0xf0
  4193ac:	bl	4021e0 <ferror@plt+0x5f0>
  4193b0:	ldrb	w26, [x25, #64]
  4193b4:	ldr	w2, [x25]
  4193b8:	ldp	x27, x28, [x25, #8]
  4193bc:	ldr	x24, [x25, #24]
  4193c0:	b	416bd0 <ferror@plt+0x14fe0>
  4193c4:	add	x1, x1, #0xf0
  4193c8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4193cc:	add	x0, x0, #0xf0
  4193d0:	bl	4022a0 <ferror@plt+0x6b0>
  4193d4:	ldr	w2, [x25]
  4193d8:	ldrb	w26, [x25, #64]
  4193dc:	ldp	x27, x28, [x25, #8]
  4193e0:	ldr	x24, [x25, #24]
  4193e4:	b	416bd0 <ferror@plt+0x14fe0>
  4193e8:	add	x1, x1, #0xd8
  4193ec:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4193f0:	add	x0, x0, #0xf0
  4193f4:	bl	4022a0 <ferror@plt+0x6b0>
  4193f8:	ldr	w2, [x25]
  4193fc:	ldrb	w26, [x25, #64]
  419400:	ldp	x27, x28, [x25, #8]
  419404:	ldr	x24, [x25, #24]
  419408:	b	416bd0 <ferror@plt+0x14fe0>
  41940c:	ldr	w0, [x20]
  419410:	cmp	w0, #0x0
  419414:	b.le	419438 <ferror@plt+0x17848>
  419418:	ldr	x3, [x19]
  41941c:	ldp	x1, x2, [x25, #8]
  419420:	add	x0, x3, w0, sxtw
  419424:	ldurb	w0, [x0, #-1]
  419428:	ldr	x1, [x1, x2, lsl #3]
  41942c:	cmp	w0, #0xa
  419430:	cset	w0, eq  // eq = none
  419434:	str	w0, [x1, #40]
  419438:	ldr	w0, [x25, #132]
  41943c:	adrp	x1, 422000 <ferror@plt+0x20410>
  419440:	cbnz	w0, 4194cc <ferror@plt+0x178dc>
  419444:	mov	x2, #0x0                   	// #0
  419448:	add	x1, x1, #0xc0
  41944c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  419450:	add	x0, x0, #0xf0
  419454:	bl	4021e0 <ferror@plt+0x5f0>
  419458:	ldrb	w26, [x25, #64]
  41945c:	ldr	w2, [x25]
  419460:	ldp	x27, x28, [x25, #8]
  419464:	ldr	x24, [x25, #24]
  419468:	b	416bd0 <ferror@plt+0x14fe0>
  41946c:	ldr	w0, [x20]
  419470:	cmp	w0, #0x0
  419474:	b.le	419498 <ferror@plt+0x178a8>
  419478:	ldr	x3, [x19]
  41947c:	ldp	x1, x2, [x25, #8]
  419480:	add	x0, x3, w0, sxtw
  419484:	ldurb	w0, [x0, #-1]
  419488:	ldr	x1, [x1, x2, lsl #3]
  41948c:	cmp	w0, #0xa
  419490:	cset	w0, eq  // eq = none
  419494:	str	w0, [x1, #40]
  419498:	ldr	w0, [x25, #132]
  41949c:	adrp	x1, 422000 <ferror@plt+0x20410>
  4194a0:	cbnz	w0, 4194f0 <ferror@plt+0x17900>
  4194a4:	mov	x2, #0x0                   	// #0
  4194a8:	add	x1, x1, #0x98
  4194ac:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4194b0:	add	x0, x0, #0xf0
  4194b4:	bl	4021e0 <ferror@plt+0x5f0>
  4194b8:	ldrb	w26, [x25, #64]
  4194bc:	ldr	w2, [x25]
  4194c0:	ldp	x27, x28, [x25, #8]
  4194c4:	ldr	x24, [x25, #24]
  4194c8:	b	416bd0 <ferror@plt+0x14fe0>
  4194cc:	add	x1, x1, #0xc0
  4194d0:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4194d4:	add	x0, x0, #0xf0
  4194d8:	bl	4022a0 <ferror@plt+0x6b0>
  4194dc:	ldr	w2, [x25]
  4194e0:	ldrb	w26, [x25, #64]
  4194e4:	ldp	x27, x28, [x25, #8]
  4194e8:	ldr	x24, [x25, #24]
  4194ec:	b	416bd0 <ferror@plt+0x14fe0>
  4194f0:	add	x1, x1, #0x98
  4194f4:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4194f8:	add	x0, x0, #0xf0
  4194fc:	bl	4022a0 <ferror@plt+0x6b0>
  419500:	ldr	w2, [x25]
  419504:	ldrb	w26, [x25, #64]
  419508:	ldp	x27, x28, [x25, #8]
  41950c:	ldr	x24, [x25, #24]
  419510:	b	416bd0 <ferror@plt+0x14fe0>
  419514:	ldr	w0, [x20]
  419518:	cmp	w0, #0x0
  41951c:	b.le	419540 <ferror@plt+0x17950>
  419520:	ldr	x3, [x19]
  419524:	ldp	x1, x2, [x25, #8]
  419528:	add	x0, x3, w0, sxtw
  41952c:	ldurb	w0, [x0, #-1]
  419530:	ldr	x1, [x1, x2, lsl #3]
  419534:	cmp	w0, #0xa
  419538:	cset	w0, eq  // eq = none
  41953c:	str	w0, [x1, #40]
  419540:	ldr	w0, [x25, #132]
  419544:	adrp	x1, 422000 <ferror@plt+0x20410>
  419548:	cbnz	w0, 4195d4 <ferror@plt+0x179e4>
  41954c:	mov	x2, #0x0                   	// #0
  419550:	add	x1, x1, #0x80
  419554:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  419558:	add	x0, x0, #0xf0
  41955c:	bl	4021e0 <ferror@plt+0x5f0>
  419560:	ldrb	w26, [x25, #64]
  419564:	ldr	w2, [x25]
  419568:	ldp	x27, x28, [x25, #8]
  41956c:	ldr	x24, [x25, #24]
  419570:	b	416bd0 <ferror@plt+0x14fe0>
  419574:	ldr	w0, [x20]
  419578:	cmp	w0, #0x0
  41957c:	b.le	4195a0 <ferror@plt+0x179b0>
  419580:	ldr	x3, [x19]
  419584:	ldp	x1, x2, [x25, #8]
  419588:	add	x0, x3, w0, sxtw
  41958c:	ldurb	w0, [x0, #-1]
  419590:	ldr	x1, [x1, x2, lsl #3]
  419594:	cmp	w0, #0xa
  419598:	cset	w0, eq  // eq = none
  41959c:	str	w0, [x1, #40]
  4195a0:	ldr	w0, [x25, #132]
  4195a4:	adrp	x1, 422000 <ferror@plt+0x20410>
  4195a8:	cbnz	w0, 4195f8 <ferror@plt+0x17a08>
  4195ac:	mov	x2, #0x0                   	// #0
  4195b0:	add	x1, x1, #0x68
  4195b4:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4195b8:	add	x0, x0, #0xf0
  4195bc:	bl	4021e0 <ferror@plt+0x5f0>
  4195c0:	ldrb	w26, [x25, #64]
  4195c4:	ldr	w2, [x25]
  4195c8:	ldp	x27, x28, [x25, #8]
  4195cc:	ldr	x24, [x25, #24]
  4195d0:	b	416bd0 <ferror@plt+0x14fe0>
  4195d4:	add	x1, x1, #0x80
  4195d8:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4195dc:	add	x0, x0, #0xf0
  4195e0:	bl	4022a0 <ferror@plt+0x6b0>
  4195e4:	ldr	w2, [x25]
  4195e8:	ldrb	w26, [x25, #64]
  4195ec:	ldp	x27, x28, [x25, #8]
  4195f0:	ldr	x24, [x25, #24]
  4195f4:	b	416bd0 <ferror@plt+0x14fe0>
  4195f8:	add	x1, x1, #0x68
  4195fc:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  419600:	add	x0, x0, #0xf0
  419604:	bl	4022a0 <ferror@plt+0x6b0>
  419608:	ldr	w2, [x25]
  41960c:	ldrb	w26, [x25, #64]
  419610:	ldp	x27, x28, [x25, #8]
  419614:	ldr	x24, [x25, #24]
  419618:	b	416bd0 <ferror@plt+0x14fe0>
  41961c:	ldr	w0, [x20]
  419620:	ldp	x27, x28, [x25, #8]
  419624:	cmp	w0, #0x0
  419628:	b.le	419648 <ferror@plt+0x17a58>
  41962c:	ldr	x2, [x19]
  419630:	ldr	x1, [x27, x28, lsl #3]
  419634:	add	x0, x2, w0, sxtw
  419638:	ldurb	w0, [x0, #-1]
  41963c:	cmp	w0, #0xa
  419640:	cset	w0, eq  // eq = none
  419644:	str	w0, [x1, #40]
  419648:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  41964c:	ldr	w1, [x25, #132]
  419650:	ldrb	w26, [x25, #64]
  419654:	ldr	w2, [x25]
  419658:	str	w1, [x0, #2704]
  41965c:	ldr	x24, [x25, #24]
  419660:	b	416bd0 <ferror@plt+0x14fe0>
  419664:	ldr	w0, [x20]
  419668:	ldp	x27, x28, [x25, #8]
  41966c:	cmp	w0, #0x0
  419670:	b.le	419690 <ferror@plt+0x17aa0>
  419674:	ldr	x2, [x19]
  419678:	ldr	x1, [x27, x28, lsl #3]
  41967c:	add	x0, x2, w0, sxtw
  419680:	ldurb	w0, [x0, #-1]
  419684:	cmp	w0, #0xa
  419688:	cset	w0, eq  // eq = none
  41968c:	str	w0, [x1, #40]
  419690:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  419694:	ldr	w1, [x25, #132]
  419698:	ldrb	w26, [x25, #64]
  41969c:	ldr	w2, [x25]
  4196a0:	str	w1, [x0, #664]
  4196a4:	ldr	x24, [x25, #24]
  4196a8:	b	416bd0 <ferror@plt+0x14fe0>
  4196ac:	ldr	w0, [x20]
  4196b0:	cmp	w0, #0x0
  4196b4:	b.le	4196d8 <ferror@plt+0x17ae8>
  4196b8:	ldr	x3, [x19]
  4196bc:	ldp	x1, x2, [x25, #8]
  4196c0:	add	x0, x3, w0, sxtw
  4196c4:	ldurb	w0, [x0, #-1]
  4196c8:	ldr	x1, [x1, x2, lsl #3]
  4196cc:	cmp	w0, #0xa
  4196d0:	cset	w0, eq  // eq = none
  4196d4:	str	w0, [x1, #40]
  4196d8:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4196dc:	ldr	w0, [x25, #132]
  4196e0:	str	w0, [x1, #2584]
  4196e4:	adrp	x1, 420000 <ferror@plt+0x1e410>
  4196e8:	cbz	w0, 419764 <ferror@plt+0x17b74>
  4196ec:	mov	x2, #0x0                   	// #0
  4196f0:	add	x1, x1, #0x7c8
  4196f4:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4196f8:	add	x0, x0, #0xf0
  4196fc:	bl	4021e0 <ferror@plt+0x5f0>
  419700:	ldrb	w26, [x25, #64]
  419704:	ldr	w2, [x25]
  419708:	ldp	x27, x28, [x25, #8]
  41970c:	ldr	x24, [x25, #24]
  419710:	b	416bd0 <ferror@plt+0x14fe0>
  419714:	ldr	w0, [x20]
  419718:	ldp	x27, x28, [x25, #8]
  41971c:	cmp	w0, #0x0
  419720:	b.le	419740 <ferror@plt+0x17b50>
  419724:	ldr	x2, [x19]
  419728:	ldr	x1, [x27, x28, lsl #3]
  41972c:	add	x0, x2, w0, sxtw
  419730:	ldurb	w0, [x0, #-1]
  419734:	cmp	w0, #0xa
  419738:	cset	w0, eq  // eq = none
  41973c:	str	w0, [x1, #40]
  419740:	ldr	w1, [x25, #132]
  419744:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  419748:	ldrb	w26, [x25, #64]
  41974c:	cmp	w1, #0x0
  419750:	ldr	w2, [x25]
  419754:	cset	w1, eq  // eq = none
  419758:	str	w1, [x0, #2716]
  41975c:	ldr	x24, [x25, #24]
  419760:	b	416bd0 <ferror@plt+0x14fe0>
  419764:	add	x1, x1, #0x7c8
  419768:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41976c:	add	x0, x0, #0xf0
  419770:	bl	4022a0 <ferror@plt+0x6b0>
  419774:	ldr	w2, [x25]
  419778:	ldrb	w26, [x25, #64]
  41977c:	ldp	x27, x28, [x25, #8]
  419780:	ldr	x24, [x25, #24]
  419784:	b	416bd0 <ferror@plt+0x14fe0>
  419788:	ldr	w0, [x20]
  41978c:	ldp	x27, x28, [x25, #8]
  419790:	cmp	w0, #0x0
  419794:	b.le	4197b4 <ferror@plt+0x17bc4>
  419798:	ldr	x2, [x19]
  41979c:	ldr	x1, [x27, x28, lsl #3]
  4197a0:	add	x0, x2, w0, sxtw
  4197a4:	ldurb	w0, [x0, #-1]
  4197a8:	cmp	w0, #0xa
  4197ac:	cset	w0, eq  // eq = none
  4197b0:	str	w0, [x1, #40]
  4197b4:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4197b8:	ldr	w1, [x25, #132]
  4197bc:	ldrb	w26, [x25, #64]
  4197c0:	ldr	w2, [x25]
  4197c4:	str	w1, [x0, #4012]
  4197c8:	ldr	x24, [x25, #24]
  4197cc:	b	416bd0 <ferror@plt+0x14fe0>
  4197d0:	ldr	w0, [x20]
  4197d4:	cmp	w0, #0x0
  4197d8:	b.le	4197fc <ferror@plt+0x17c0c>
  4197dc:	ldr	x3, [x19]
  4197e0:	ldp	x1, x2, [x25, #8]
  4197e4:	add	x0, x3, w0, sxtw
  4197e8:	ldurb	w0, [x0, #-1]
  4197ec:	ldr	x1, [x1, x2, lsl #3]
  4197f0:	cmp	w0, #0xa
  4197f4:	cset	w0, eq  // eq = none
  4197f8:	str	w0, [x1, #40]
  4197fc:	ldr	w0, [x25, #132]
  419800:	adrp	x1, 422000 <ferror@plt+0x20410>
  419804:	cbnz	w0, 4198c0 <ferror@plt+0x17cd0>
  419808:	mov	x2, #0x0                   	// #0
  41980c:	add	x1, x1, #0xb0
  419810:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  419814:	add	x0, x0, #0xf0
  419818:	bl	4021e0 <ferror@plt+0x5f0>
  41981c:	ldrb	w26, [x25, #64]
  419820:	ldr	w2, [x25]
  419824:	ldp	x27, x28, [x25, #8]
  419828:	ldr	x24, [x25, #24]
  41982c:	b	416bd0 <ferror@plt+0x14fe0>
  419830:	ldr	w0, [x20]
  419834:	cmp	w0, #0x0
  419838:	b.le	41985c <ferror@plt+0x17c6c>
  41983c:	ldr	x3, [x19]
  419840:	ldp	x1, x2, [x25, #8]
  419844:	add	x0, x3, w0, sxtw
  419848:	ldurb	w0, [x0, #-1]
  41984c:	ldr	x1, [x1, x2, lsl #3]
  419850:	cmp	w0, #0xa
  419854:	cset	w0, eq  // eq = none
  419858:	str	w0, [x1, #40]
  41985c:	ldr	w0, [x25, #132]
  419860:	cbz	w0, 4198e4 <ferror@plt+0x17cf4>
  419864:	ldrb	w26, [x25, #64]
  419868:	ldr	w2, [x25]
  41986c:	ldp	x27, x28, [x25, #8]
  419870:	ldr	x24, [x25, #24]
  419874:	b	416bd0 <ferror@plt+0x14fe0>
  419878:	ldr	w0, [x20]
  41987c:	ldp	x27, x28, [x25, #8]
  419880:	cmp	w0, #0x0
  419884:	b.le	4198a4 <ferror@plt+0x17cb4>
  419888:	ldr	x2, [x19]
  41988c:	ldr	x1, [x27, x28, lsl #3]
  419890:	add	x0, x2, w0, sxtw
  419894:	ldurb	w0, [x0, #-1]
  419898:	cmp	w0, #0xa
  41989c:	cset	w0, eq  // eq = none
  4198a0:	str	w0, [x1, #40]
  4198a4:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  4198a8:	ldr	w1, [x25, #132]
  4198ac:	ldrb	w26, [x25, #64]
  4198b0:	ldr	w2, [x25]
  4198b4:	str	w1, [x0, #2728]
  4198b8:	ldr	x24, [x25, #24]
  4198bc:	b	416bd0 <ferror@plt+0x14fe0>
  4198c0:	add	x1, x1, #0xb0
  4198c4:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  4198c8:	add	x0, x0, #0xf0
  4198cc:	bl	4022a0 <ferror@plt+0x6b0>
  4198d0:	ldr	w2, [x25]
  4198d4:	ldrb	w26, [x25, #64]
  4198d8:	ldp	x27, x28, [x25, #8]
  4198dc:	ldr	x24, [x25, #24]
  4198e0:	b	416bd0 <ferror@plt+0x14fe0>
  4198e4:	adrp	x0, 429000 <ferror@plt+0x27410>
  4198e8:	mov	w1, #0x1                   	// #1
  4198ec:	add	x0, x0, #0x640
  4198f0:	bl	40d9a8 <ferror@plt+0xbdb8>
  4198f4:	ldr	w2, [x25]
  4198f8:	ldrb	w26, [x25, #64]
  4198fc:	ldp	x27, x28, [x25, #8]
  419900:	ldr	x24, [x25, #24]
  419904:	b	416bd0 <ferror@plt+0x14fe0>
  419908:	ldr	w0, [x20]
  41990c:	ldp	x27, x28, [x25, #8]
  419910:	cmp	w0, #0x0
  419914:	b.le	419934 <ferror@plt+0x17d44>
  419918:	ldr	x2, [x19]
  41991c:	ldr	x1, [x27, x28, lsl #3]
  419920:	add	x0, x2, w0, sxtw
  419924:	ldurb	w0, [x0, #-1]
  419928:	cmp	w0, #0xa
  41992c:	cset	w0, eq  // eq = none
  419930:	str	w0, [x1, #40]
  419934:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  419938:	ldr	w1, [x25, #132]
  41993c:	ldrb	w26, [x25, #64]
  419940:	ldr	w2, [x25]
  419944:	str	w1, [x0, #2752]
  419948:	ldr	x24, [x25, #24]
  41994c:	b	416bd0 <ferror@plt+0x14fe0>
  419950:	ldr	w0, [x20]
  419954:	cmp	w0, #0x0
  419958:	b.le	41997c <ferror@plt+0x17d8c>
  41995c:	ldr	x3, [x19]
  419960:	ldp	x1, x2, [x25, #8]
  419964:	add	x0, x3, w0, sxtw
  419968:	ldurb	w0, [x0, #-1]
  41996c:	ldr	x1, [x1, x2, lsl #3]
  419970:	cmp	w0, #0xa
  419974:	cset	w0, eq  // eq = none
  419978:	str	w0, [x1, #40]
  41997c:	ldr	w0, [x25, #132]
  419980:	adrp	x1, 422000 <ferror@plt+0x20410>
  419984:	cbz	w0, 419a40 <ferror@plt+0x17e50>
  419988:	mov	x2, #0x0                   	// #0
  41998c:	add	x1, x1, #0x50
  419990:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  419994:	add	x0, x0, #0xf0
  419998:	bl	4021e0 <ferror@plt+0x5f0>
  41999c:	ldrb	w26, [x25, #64]
  4199a0:	ldr	w2, [x25]
  4199a4:	ldp	x27, x28, [x25, #8]
  4199a8:	ldr	x24, [x25, #24]
  4199ac:	b	416bd0 <ferror@plt+0x14fe0>
  4199b0:	ldr	w0, [x20]
  4199b4:	ldp	x27, x28, [x25, #8]
  4199b8:	cmp	w0, #0x0
  4199bc:	b.le	4199dc <ferror@plt+0x17dec>
  4199c0:	ldr	x2, [x19]
  4199c4:	ldr	x1, [x27, x28, lsl #3]
  4199c8:	add	x0, x2, w0, sxtw
  4199cc:	ldurb	w0, [x0, #-1]
  4199d0:	cmp	w0, #0xa
  4199d4:	cset	w0, eq  // eq = none
  4199d8:	str	w0, [x1, #40]
  4199dc:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  4199e0:	ldr	w1, [x25, #132]
  4199e4:	ldrb	w26, [x25, #64]
  4199e8:	ldr	w2, [x25]
  4199ec:	str	w1, [x0, #672]
  4199f0:	ldr	x24, [x25, #24]
  4199f4:	b	416bd0 <ferror@plt+0x14fe0>
  4199f8:	ldr	w0, [x20]
  4199fc:	ldp	x27, x28, [x25, #8]
  419a00:	cmp	w0, #0x0
  419a04:	b.le	419a24 <ferror@plt+0x17e34>
  419a08:	ldr	x2, [x19]
  419a0c:	ldr	x1, [x27, x28, lsl #3]
  419a10:	add	x0, x2, w0, sxtw
  419a14:	ldurb	w0, [x0, #-1]
  419a18:	cmp	w0, #0xa
  419a1c:	cset	w0, eq  // eq = none
  419a20:	str	w0, [x1, #40]
  419a24:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  419a28:	ldr	w1, [x25, #132]
  419a2c:	ldrb	w26, [x25, #64]
  419a30:	ldr	w2, [x25]
  419a34:	str	w1, [x0, #1404]
  419a38:	ldr	x24, [x25, #24]
  419a3c:	b	416bd0 <ferror@plt+0x14fe0>
  419a40:	add	x1, x1, #0x50
  419a44:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  419a48:	add	x0, x0, #0xf0
  419a4c:	bl	4022a0 <ferror@plt+0x6b0>
  419a50:	ldr	w2, [x25]
  419a54:	ldrb	w26, [x25, #64]
  419a58:	ldp	x27, x28, [x25, #8]
  419a5c:	ldr	x24, [x25, #24]
  419a60:	b	416bd0 <ferror@plt+0x14fe0>
  419a64:	ldr	w0, [x20]
  419a68:	ldp	x27, x28, [x25, #8]
  419a6c:	cmp	w0, #0x0
  419a70:	b.le	419a90 <ferror@plt+0x17ea0>
  419a74:	ldr	x2, [x19]
  419a78:	ldr	x1, [x27, x28, lsl #3]
  419a7c:	add	x0, x2, w0, sxtw
  419a80:	ldurb	w0, [x0, #-1]
  419a84:	cmp	w0, #0xa
  419a88:	cset	w0, eq  // eq = none
  419a8c:	str	w0, [x1, #40]
  419a90:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  419a94:	ldr	w1, [x25, #132]
  419a98:	ldrb	w26, [x25, #64]
  419a9c:	ldr	w2, [x25]
  419aa0:	str	w1, [x0, #3124]
  419aa4:	ldr	x24, [x25, #24]
  419aa8:	b	416bd0 <ferror@plt+0x14fe0>
  419aac:	ldr	w0, [x20]
  419ab0:	ldp	x27, x28, [x25, #8]
  419ab4:	cmp	w0, #0x0
  419ab8:	b.le	419ad8 <ferror@plt+0x17ee8>
  419abc:	ldr	x2, [x19]
  419ac0:	ldr	x1, [x27, x28, lsl #3]
  419ac4:	add	x0, x2, w0, sxtw
  419ac8:	ldurb	w0, [x0, #-1]
  419acc:	cmp	w0, #0xa
  419ad0:	cset	w0, eq  // eq = none
  419ad4:	str	w0, [x1, #40]
  419ad8:	ldr	w1, [x25, #132]
  419adc:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  419ae0:	ldrb	w26, [x25, #64]
  419ae4:	cmp	w1, #0x0
  419ae8:	ldr	w2, [x25]
  419aec:	cset	w1, eq  // eq = none
  419af0:	str	w1, [x0, #2680]
  419af4:	ldr	x24, [x25, #24]
  419af8:	b	416bd0 <ferror@plt+0x14fe0>
  419afc:	ldr	w0, [x20]
  419b00:	ldp	x27, x28, [x25, #8]
  419b04:	cmp	w0, #0x0
  419b08:	b.le	419b28 <ferror@plt+0x17f38>
  419b0c:	ldr	x2, [x19]
  419b10:	ldr	x1, [x27, x28, lsl #3]
  419b14:	add	x0, x2, w0, sxtw
  419b18:	ldurb	w0, [x0, #-1]
  419b1c:	cmp	w0, #0xa
  419b20:	cset	w0, eq  // eq = none
  419b24:	str	w0, [x1, #40]
  419b28:	ldr	w1, [x25, #132]
  419b2c:	adrp	x3, 461000 <stdin@@GLIBC_2.17+0x3320>
  419b30:	mov	w0, #0xffffffff            	// #-1
  419b34:	ldrb	w26, [x25, #64]
  419b38:	cmp	w1, #0x0
  419b3c:	ldr	w1, [x3, #3120]
  419b40:	cneg	w0, w0, ne  // ne = any
  419b44:	ldr	w2, [x25]
  419b48:	add	w0, w1, w0
  419b4c:	str	w0, [x3, #3120]
  419b50:	ldr	x24, [x25, #24]
  419b54:	b	416bd0 <ferror@plt+0x14fe0>
  419b58:	ldr	w0, [x20]
  419b5c:	cmp	w0, #0x0
  419b60:	b.le	419b84 <ferror@plt+0x17f94>
  419b64:	ldr	x3, [x19]
  419b68:	ldp	x1, x2, [x25, #8]
  419b6c:	add	x0, x3, w0, sxtw
  419b70:	ldurb	w0, [x0, #-1]
  419b74:	ldr	x1, [x1, x2, lsl #3]
  419b78:	cmp	w0, #0xa
  419b7c:	cset	w0, eq  // eq = none
  419b80:	str	w0, [x1, #40]
  419b84:	ldr	w0, [x25, #132]
  419b88:	adrp	x1, 422000 <ferror@plt+0x20410>
  419b8c:	cbz	w0, 419d18 <ferror@plt+0x18128>
  419b90:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  419b94:	add	x1, x1, #0x30
  419b98:	add	x0, x0, #0xf0
  419b9c:	mov	x2, #0x0                   	// #0
  419ba0:	bl	4021e0 <ferror@plt+0x5f0>
  419ba4:	ldr	w1, [x25, #132]
  419ba8:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  419bac:	ldrb	w26, [x25, #64]
  419bb0:	cmp	w1, #0x0
  419bb4:	ldr	w2, [x25]
  419bb8:	cset	w1, eq  // eq = none
  419bbc:	str	w1, [x0, #1408]
  419bc0:	ldp	x27, x28, [x25, #8]
  419bc4:	ldr	x24, [x25, #24]
  419bc8:	b	416bd0 <ferror@plt+0x14fe0>
  419bcc:	ldr	w0, [x20]
  419bd0:	ldp	x27, x28, [x25, #8]
  419bd4:	cmp	w0, #0x0
  419bd8:	b.le	419bf8 <ferror@plt+0x18008>
  419bdc:	ldr	x2, [x19]
  419be0:	ldr	x1, [x27, x28, lsl #3]
  419be4:	add	x0, x2, w0, sxtw
  419be8:	ldurb	w0, [x0, #-1]
  419bec:	cmp	w0, #0xa
  419bf0:	cset	w0, eq  // eq = none
  419bf4:	str	w0, [x1, #40]
  419bf8:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  419bfc:	ldr	w1, [x25, #132]
  419c00:	ldrb	w26, [x25, #64]
  419c04:	ldr	w2, [x25]
  419c08:	str	w1, [x0, #1400]
  419c0c:	ldr	x24, [x25, #24]
  419c10:	b	416bd0 <ferror@plt+0x14fe0>
  419c14:	ldr	w0, [x20]
  419c18:	ldp	x27, x28, [x25, #8]
  419c1c:	cmp	w0, #0x0
  419c20:	b.le	419c40 <ferror@plt+0x18050>
  419c24:	ldr	x2, [x19]
  419c28:	ldr	x1, [x27, x28, lsl #3]
  419c2c:	add	x0, x2, w0, sxtw
  419c30:	ldurb	w0, [x0, #-1]
  419c34:	cmp	w0, #0xa
  419c38:	cset	w0, eq  // eq = none
  419c3c:	str	w0, [x1, #40]
  419c40:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  419c44:	ldr	w1, [x25, #132]
  419c48:	ldrb	w26, [x25, #64]
  419c4c:	ldr	w2, [x25]
  419c50:	str	w1, [x0, #3180]
  419c54:	ldr	x24, [x25, #24]
  419c58:	b	416bd0 <ferror@plt+0x14fe0>
  419c5c:	ldr	w0, [x20]
  419c60:	ldp	x27, x28, [x25, #8]
  419c64:	cmp	w0, #0x0
  419c68:	b.le	419c88 <ferror@plt+0x18098>
  419c6c:	ldr	x2, [x19]
  419c70:	ldr	x1, [x27, x28, lsl #3]
  419c74:	add	x0, x2, w0, sxtw
  419c78:	ldurb	w0, [x0, #-1]
  419c7c:	cmp	w0, #0xa
  419c80:	cset	w0, eq  // eq = none
  419c84:	str	w0, [x1, #40]
  419c88:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  419c8c:	ldr	w1, [x25, #132]
  419c90:	ldrb	w26, [x25, #64]
  419c94:	ldr	w2, [x25]
  419c98:	str	w1, [x0, #3192]
  419c9c:	ldr	x24, [x25, #24]
  419ca0:	b	416bd0 <ferror@plt+0x14fe0>
  419ca4:	ldr	w0, [x20]
  419ca8:	cmp	w0, #0x0
  419cac:	b.le	419cd0 <ferror@plt+0x180e0>
  419cb0:	ldr	x3, [x19]
  419cb4:	ldp	x1, x2, [x25, #8]
  419cb8:	add	x0, x3, w0, sxtw
  419cbc:	ldurb	w0, [x0, #-1]
  419cc0:	ldr	x1, [x1, x2, lsl #3]
  419cc4:	cmp	w0, #0xa
  419cc8:	cset	w0, eq  // eq = none
  419ccc:	str	w0, [x1, #40]
  419cd0:	ldr	w0, [x25, #132]
  419cd4:	adrp	x1, 43a000 <ferror@plt+0x38410>
  419cd8:	cbz	w0, 419d2c <ferror@plt+0x1813c>
  419cdc:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  419ce0:	add	x1, x1, #0xc30
  419ce4:	add	x0, x0, #0xf0
  419ce8:	mov	x2, #0x0                   	// #0
  419cec:	bl	4021e0 <ferror@plt+0x5f0>
  419cf0:	ldr	w0, [x25, #132]
  419cf4:	ldrb	w26, [x25, #64]
  419cf8:	ldr	w2, [x25]
  419cfc:	cmp	w0, #0x1
  419d00:	ldp	x27, x28, [x25, #8]
  419d04:	ldr	x24, [x25, #24]
  419d08:	b.ne	416bd0 <ferror@plt+0x14fe0>  // b.any
  419d0c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  419d10:	str	wzr, [x0, #2704]
  419d14:	b	416bd0 <ferror@plt+0x14fe0>
  419d18:	add	x1, x1, #0x30
  419d1c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  419d20:	add	x0, x0, #0xf0
  419d24:	bl	4022a0 <ferror@plt+0x6b0>
  419d28:	b	419ba4 <ferror@plt+0x17fb4>
  419d2c:	add	x1, x1, #0xc30
  419d30:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  419d34:	add	x0, x0, #0xf0
  419d38:	bl	4022a0 <ferror@plt+0x6b0>
  419d3c:	b	419cf0 <ferror@plt+0x18100>
  419d40:	ldr	w0, [x20]
  419d44:	ldp	x27, x28, [x25, #8]
  419d48:	cmp	w0, #0x0
  419d4c:	b.le	419d6c <ferror@plt+0x1817c>
  419d50:	ldr	x2, [x19]
  419d54:	ldr	x1, [x27, x28, lsl #3]
  419d58:	add	x0, x2, w0, sxtw
  419d5c:	ldurb	w0, [x0, #-1]
  419d60:	cmp	w0, #0xa
  419d64:	cset	w0, eq  // eq = none
  419d68:	str	w0, [x1, #40]
  419d6c:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  419d70:	ldr	w1, [x25, #132]
  419d74:	ldrb	w26, [x25, #64]
  419d78:	ldr	w2, [x25]
  419d7c:	str	w1, [x0, #2604]
  419d80:	ldr	x24, [x25, #24]
  419d84:	b	416bd0 <ferror@plt+0x14fe0>
  419d88:	ldr	w0, [x20]
  419d8c:	ldp	x27, x28, [x25, #8]
  419d90:	cmp	w0, #0x0
  419d94:	b.le	419db4 <ferror@plt+0x181c4>
  419d98:	ldr	x2, [x19]
  419d9c:	ldr	x1, [x27, x28, lsl #3]
  419da0:	add	x0, x2, w0, sxtw
  419da4:	ldurb	w0, [x0, #-1]
  419da8:	cmp	w0, #0xa
  419dac:	cset	w0, eq  // eq = none
  419db0:	str	w0, [x1, #40]
  419db4:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  419db8:	ldr	w1, [x25, #132]
  419dbc:	ldrb	w26, [x25, #64]
  419dc0:	ldr	w2, [x25]
  419dc4:	str	w1, [x0, #1408]
  419dc8:	ldr	x24, [x25, #24]
  419dcc:	b	416bd0 <ferror@plt+0x14fe0>
  419dd0:	ldr	w0, [x20]
  419dd4:	cmp	w0, #0x0
  419dd8:	b.le	419dfc <ferror@plt+0x1820c>
  419ddc:	ldr	x3, [x19]
  419de0:	ldp	x1, x2, [x25, #8]
  419de4:	add	x0, x3, w0, sxtw
  419de8:	ldurb	w0, [x0, #-1]
  419dec:	ldr	x1, [x1, x2, lsl #3]
  419df0:	cmp	w0, #0xa
  419df4:	cset	w0, eq  // eq = none
  419df8:	str	w0, [x1, #40]
  419dfc:	ldr	w0, [x25, #132]
  419e00:	cbz	w0, 419e78 <ferror@plt+0x18288>
  419e04:	ldrb	w26, [x25, #64]
  419e08:	ldr	w2, [x25]
  419e0c:	ldp	x27, x28, [x25, #8]
  419e10:	ldr	x24, [x25, #24]
  419e14:	b	416bd0 <ferror@plt+0x14fe0>
  419e18:	ldr	w0, [x20]
  419e1c:	ldp	x27, x28, [x25, #8]
  419e20:	cmp	w0, #0x0
  419e24:	b.le	419e44 <ferror@plt+0x18254>
  419e28:	ldr	x2, [x19]
  419e2c:	ldr	x1, [x27, x28, lsl #3]
  419e30:	add	x0, x2, w0, sxtw
  419e34:	ldurb	w0, [x0, #-1]
  419e38:	cmp	w0, #0xa
  419e3c:	cset	w0, eq  // eq = none
  419e40:	str	w0, [x1, #40]
  419e44:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  419e48:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  419e4c:	adrp	x3, 463000 <stdin@@GLIBC_2.17+0x5320>
  419e50:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  419e54:	str	wzr, [x0, #1400]
  419e58:	mov	w0, #0x1                   	// #1
  419e5c:	ldrb	w26, [x25, #64]
  419e60:	str	w0, [x2, #2500]
  419e64:	str	wzr, [x3, #668]
  419e68:	ldr	w2, [x25]
  419e6c:	str	w0, [x1, #3124]
  419e70:	ldr	x24, [x25, #24]
  419e74:	b	416bd0 <ferror@plt+0x14fe0>
  419e78:	adrp	x0, 42a000 <ferror@plt+0x28410>
  419e7c:	mov	w1, #0x1                   	// #1
  419e80:	add	x0, x0, #0x9e0
  419e84:	bl	40d9a8 <ferror@plt+0xbdb8>
  419e88:	ldr	w2, [x25]
  419e8c:	ldrb	w26, [x25, #64]
  419e90:	ldp	x27, x28, [x25, #8]
  419e94:	ldr	x24, [x25, #24]
  419e98:	b	416bd0 <ferror@plt+0x14fe0>
  419e9c:	ldr	w0, [x20]
  419ea0:	ldp	x27, x28, [x25, #8]
  419ea4:	cmp	w0, #0x0
  419ea8:	b.le	419ec8 <ferror@plt+0x182d8>
  419eac:	ldr	x2, [x19]
  419eb0:	ldr	x1, [x27, x28, lsl #3]
  419eb4:	add	x0, x2, w0, sxtw
  419eb8:	ldurb	w0, [x0, #-1]
  419ebc:	cmp	w0, #0xa
  419ec0:	cset	w0, eq  // eq = none
  419ec4:	str	w0, [x1, #40]
  419ec8:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  419ecc:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  419ed0:	adrp	x3, 463000 <stdin@@GLIBC_2.17+0x5320>
  419ed4:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  419ed8:	str	wzr, [x0, #1400]
  419edc:	mov	w0, #0x1                   	// #1
  419ee0:	ldrb	w26, [x25, #64]
  419ee4:	str	w0, [x2, #2708]
  419ee8:	str	wzr, [x3, #668]
  419eec:	ldr	w2, [x25]
  419ef0:	str	w0, [x1, #3124]
  419ef4:	ldr	x24, [x25, #24]
  419ef8:	b	416bd0 <ferror@plt+0x14fe0>
  419efc:	ldr	w0, [x20]
  419f00:	ldp	x27, x28, [x25, #8]
  419f04:	cmp	w0, #0x0
  419f08:	b.le	419f28 <ferror@plt+0x18338>
  419f0c:	ldr	x2, [x19]
  419f10:	ldr	x1, [x27, x28, lsl #3]
  419f14:	add	x0, x2, w0, sxtw
  419f18:	ldurb	w0, [x0, #-1]
  419f1c:	cmp	w0, #0xa
  419f20:	cset	w0, eq  // eq = none
  419f24:	str	w0, [x1, #40]
  419f28:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x5320>
  419f2c:	ldr	w1, [x25, #132]
  419f30:	ldrb	w26, [x25, #64]
  419f34:	ldr	w2, [x25]
  419f38:	str	w1, [x0, #668]
  419f3c:	ldr	x24, [x25, #24]
  419f40:	b	416bd0 <ferror@plt+0x14fe0>
  419f44:	ldr	w0, [x20]
  419f48:	ldp	x27, x28, [x25, #8]
  419f4c:	cmp	w0, #0x0
  419f50:	b.le	419f70 <ferror@plt+0x18380>
  419f54:	ldr	x2, [x19]
  419f58:	ldr	x1, [x27, x28, lsl #3]
  419f5c:	add	x0, x2, w0, sxtw
  419f60:	ldurb	w0, [x0, #-1]
  419f64:	cmp	w0, #0xa
  419f68:	cset	w0, eq  // eq = none
  419f6c:	str	w0, [x1, #40]
  419f70:	ldr	w1, [x25, #132]
  419f74:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  419f78:	ldrb	w26, [x25, #64]
  419f7c:	cmp	w1, #0x0
  419f80:	ldr	w2, [x25]
  419f84:	cset	w1, eq  // eq = none
  419f88:	str	w1, [x0, #2460]
  419f8c:	ldr	x24, [x25, #24]
  419f90:	b	416bd0 <ferror@plt+0x14fe0>
  419f94:	ldr	w0, [x20]
  419f98:	ldp	x27, x28, [x25, #8]
  419f9c:	cmp	w0, #0x0
  419fa0:	b.le	419fc0 <ferror@plt+0x183d0>
  419fa4:	ldr	x2, [x19]
  419fa8:	ldr	x1, [x27, x28, lsl #3]
  419fac:	add	x0, x2, w0, sxtw
  419fb0:	ldurb	w0, [x0, #-1]
  419fb4:	cmp	w0, #0xa
  419fb8:	cset	w0, eq  // eq = none
  419fbc:	str	w0, [x1, #40]
  419fc0:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  419fc4:	ldr	w1, [x25, #132]
  419fc8:	ldrb	w26, [x25, #64]
  419fcc:	ldr	w2, [x25]
  419fd0:	str	w1, [x0, #1384]
  419fd4:	ldr	x24, [x25, #24]
  419fd8:	b	416bd0 <ferror@plt+0x14fe0>
  419fdc:	ldr	w0, [x20]
  419fe0:	ldp	x27, x28, [x25, #8]
  419fe4:	cmp	w0, #0x0
  419fe8:	b.le	41a008 <ferror@plt+0x18418>
  419fec:	ldr	x2, [x19]
  419ff0:	ldr	x1, [x27, x28, lsl #3]
  419ff4:	add	x0, x2, w0, sxtw
  419ff8:	ldurb	w0, [x0, #-1]
  419ffc:	cmp	w0, #0xa
  41a000:	cset	w0, eq  // eq = none
  41a004:	str	w0, [x1, #40]
  41a008:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  41a00c:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  41a010:	ldr	w2, [x25, #132]
  41a014:	ldr	x1, [x1, #1712]
  41a018:	cmp	w2, #0x0
  41a01c:	ldr	x3, [x0, #1696]
  41a020:	ldrb	w26, [x25, #64]
  41a024:	ldr	w2, [x25]
  41a028:	ldr	w0, [x1, x3, lsl #2]
  41a02c:	ldr	x24, [x25, #24]
  41a030:	and	w4, w0, #0xfffffffe
  41a034:	orr	w0, w0, #0x1
  41a038:	csel	w0, w0, w4, ne  // ne = any
  41a03c:	str	w0, [x1, x3, lsl #2]
  41a040:	b	416bd0 <ferror@plt+0x14fe0>
  41a044:	ldr	w0, [x20]
  41a048:	ldp	x27, x28, [x25, #8]
  41a04c:	cmp	w0, #0x0
  41a050:	b.le	41a070 <ferror@plt+0x18480>
  41a054:	ldr	x2, [x19]
  41a058:	ldr	x1, [x27, x28, lsl #3]
  41a05c:	add	x0, x2, w0, sxtw
  41a060:	ldurb	w0, [x0, #-1]
  41a064:	cmp	w0, #0xa
  41a068:	cset	w0, eq  // eq = none
  41a06c:	str	w0, [x1, #40]
  41a070:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  41a074:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  41a078:	ldr	w2, [x25, #132]
  41a07c:	ldr	x1, [x1, #1712]
  41a080:	cmp	w2, #0x0
  41a084:	ldr	x3, [x0, #1696]
  41a088:	ldrb	w26, [x25, #64]
  41a08c:	ldr	w2, [x25]
  41a090:	ldr	w0, [x1, x3, lsl #2]
  41a094:	ldr	x24, [x25, #24]
  41a098:	and	w4, w0, #0xfffffffe
  41a09c:	orr	w0, w0, #0x1
  41a0a0:	csel	w0, w0, w4, eq  // eq = none
  41a0a4:	str	w0, [x1, x3, lsl #2]
  41a0a8:	b	416bd0 <ferror@plt+0x14fe0>
  41a0ac:	ldr	w0, [x20]
  41a0b0:	ldp	x27, x28, [x25, #8]
  41a0b4:	cmp	w0, #0x0
  41a0b8:	b.le	41a0d8 <ferror@plt+0x184e8>
  41a0bc:	ldr	x2, [x19]
  41a0c0:	ldr	x1, [x27, x28, lsl #3]
  41a0c4:	add	x0, x2, w0, sxtw
  41a0c8:	ldurb	w0, [x0, #-1]
  41a0cc:	cmp	w0, #0xa
  41a0d0:	cset	w0, eq  // eq = none
  41a0d4:	str	w0, [x1, #40]
  41a0d8:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  41a0dc:	ldr	w1, [x25, #132]
  41a0e0:	ldrb	w26, [x25, #64]
  41a0e4:	ldr	w2, [x25]
  41a0e8:	str	w1, [x0, #3112]
  41a0ec:	ldr	x24, [x25, #24]
  41a0f0:	b	416bd0 <ferror@plt+0x14fe0>
  41a0f4:	ldr	w0, [x20]
  41a0f8:	ldp	x27, x28, [x25, #8]
  41a0fc:	cmp	w0, #0x0
  41a100:	b.le	41a120 <ferror@plt+0x18530>
  41a104:	ldr	x2, [x19]
  41a108:	ldr	x1, [x27, x28, lsl #3]
  41a10c:	add	x0, x2, w0, sxtw
  41a110:	ldurb	w0, [x0, #-1]
  41a114:	cmp	w0, #0xa
  41a118:	cset	w0, eq  // eq = none
  41a11c:	str	w0, [x1, #40]
  41a120:	ldr	w0, [x25, #132]
  41a124:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41a128:	ldrb	w26, [x25, #64]
  41a12c:	str	w0, [x1, #2508]
  41a130:	ldr	w2, [x25]
  41a134:	ldr	x24, [x25, #24]
  41a138:	cbz	w0, 416bd0 <ferror@plt+0x14fe0>
  41a13c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  41a140:	mov	w1, #0x1                   	// #1
  41a144:	str	w1, [x0, #3188]
  41a148:	b	416bd0 <ferror@plt+0x14fe0>
  41a14c:	ldr	w0, [x20]
  41a150:	ldp	x27, x28, [x25, #8]
  41a154:	cmp	w0, #0x0
  41a158:	b.le	41a178 <ferror@plt+0x18588>
  41a15c:	ldr	x2, [x19]
  41a160:	ldr	x1, [x27, x28, lsl #3]
  41a164:	add	x0, x2, w0, sxtw
  41a168:	ldurb	w0, [x0, #-1]
  41a16c:	cmp	w0, #0xa
  41a170:	cset	w0, eq  // eq = none
  41a174:	str	w0, [x1, #40]
  41a178:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  41a17c:	ldr	w1, [x25, #132]
  41a180:	ldrb	w26, [x25, #64]
  41a184:	ldr	w2, [x25]
  41a188:	str	w1, [x0, #3188]
  41a18c:	ldr	x24, [x25, #24]
  41a190:	b	416bd0 <ferror@plt+0x14fe0>
  41a194:	ldr	w0, [x20]
  41a198:	ldp	x27, x28, [x25, #8]
  41a19c:	cmp	w0, #0x0
  41a1a0:	b.le	41a1c0 <ferror@plt+0x185d0>
  41a1a4:	ldr	x2, [x19]
  41a1a8:	ldr	x1, [x27, x28, lsl #3]
  41a1ac:	add	x0, x2, w0, sxtw
  41a1b0:	ldurb	w0, [x0, #-1]
  41a1b4:	cmp	w0, #0xa
  41a1b8:	cset	w0, eq  // eq = none
  41a1bc:	str	w0, [x1, #40]
  41a1c0:	ldr	w1, [x25, #132]
  41a1c4:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  41a1c8:	ldrb	w26, [x25, #64]
  41a1cc:	cmp	w1, #0x0
  41a1d0:	ldr	w2, [x25]
  41a1d4:	cset	w1, eq  // eq = none
  41a1d8:	str	w1, [x0, #1408]
  41a1dc:	ldr	x24, [x25, #24]
  41a1e0:	b	416bd0 <ferror@plt+0x14fe0>
  41a1e4:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41a1e8:	ldr	w0, [x0, #144]
  41a1ec:	cmp	w0, #0x0
  41a1f0:	b.le	41a21c <ferror@plt+0x1862c>
  41a1f4:	ldr	x1, [sp, #104]
  41a1f8:	ldr	x2, [x25, #16]
  41a1fc:	ldr	x3, [x1, #136]
  41a200:	ldr	x1, [x25, #8]
  41a204:	add	x0, x3, w0, sxtw
  41a208:	ldr	x1, [x1, x2, lsl #3]
  41a20c:	ldurb	w0, [x0, #-1]
  41a210:	cmp	w0, #0xa
  41a214:	cset	w0, eq  // eq = none
  41a218:	str	w0, [x1, #40]
  41a21c:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41a220:	mov	w1, #0x23                  	// #35
  41a224:	mov	w0, #0x10a                 	// #266
  41a228:	str	w1, [x2, #96]
  41a22c:	b	416db0 <ferror@plt+0x151c0>
  41a230:	ldr	w0, [x20]
  41a234:	ldp	x27, x28, [x25, #8]
  41a238:	cmp	w0, #0x0
  41a23c:	b.le	41a25c <ferror@plt+0x1866c>
  41a240:	ldr	x2, [x19]
  41a244:	ldr	x1, [x27, x28, lsl #3]
  41a248:	add	x0, x2, w0, sxtw
  41a24c:	ldurb	w0, [x0, #-1]
  41a250:	cmp	w0, #0xa
  41a254:	cset	w0, eq  // eq = none
  41a258:	str	w0, [x1, #40]
  41a25c:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  41a260:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x3320>
  41a264:	mov	w3, #0x1                   	// #1
  41a268:	ldrb	w26, [x25, #64]
  41a26c:	ldr	w0, [x1, #1412]
  41a270:	str	w3, [x2, #2680]
  41a274:	add	w0, w0, w3
  41a278:	ldr	w2, [x25]
  41a27c:	str	w0, [x1, #1412]
  41a280:	ldr	x24, [x25, #24]
  41a284:	b	416bd0 <ferror@plt+0x14fe0>
  41a288:	ldr	w0, [x20]
  41a28c:	cmp	w0, #0x0
  41a290:	b.le	41a2b4 <ferror@plt+0x186c4>
  41a294:	ldr	x3, [x19]
  41a298:	ldp	x1, x2, [x25, #8]
  41a29c:	add	x0, x3, w0, sxtw
  41a2a0:	ldurb	w0, [x0, #-1]
  41a2a4:	ldr	x1, [x1, x2, lsl #3]
  41a2a8:	cmp	w0, #0xa
  41a2ac:	cset	w0, eq  // eq = none
  41a2b0:	str	w0, [x1, #40]
  41a2b4:	ldr	w0, [x25, #132]
  41a2b8:	adrp	x1, 422000 <ferror@plt+0x20410>
  41a2bc:	cbz	w0, 41a33c <ferror@plt+0x1874c>
  41a2c0:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41a2c4:	add	x1, x1, #0x10
  41a2c8:	add	x0, x0, #0xf0
  41a2cc:	mov	x2, #0x0                   	// #0
  41a2d0:	bl	4021e0 <ferror@plt+0x5f0>
  41a2d4:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  41a2d8:	ldr	w1, [x25, #132]
  41a2dc:	ldrb	w26, [x25, #64]
  41a2e0:	ldr	w2, [x25]
  41a2e4:	str	w1, [x0, #1408]
  41a2e8:	ldp	x27, x28, [x25, #8]
  41a2ec:	ldr	x24, [x25, #24]
  41a2f0:	b	416bd0 <ferror@plt+0x14fe0>
  41a2f4:	ldr	w0, [x20]
  41a2f8:	ldp	x27, x28, [x25, #8]
  41a2fc:	cmp	w0, #0x0
  41a300:	b.le	41a320 <ferror@plt+0x18730>
  41a304:	ldr	x2, [x19]
  41a308:	ldr	x1, [x27, x28, lsl #3]
  41a30c:	add	x0, x2, w0, sxtw
  41a310:	ldurb	w0, [x0, #-1]
  41a314:	cmp	w0, #0xa
  41a318:	cset	w0, eq  // eq = none
  41a31c:	str	w0, [x1, #40]
  41a320:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x3320>
  41a324:	ldr	w1, [x25, #132]
  41a328:	ldrb	w26, [x25, #64]
  41a32c:	ldr	w2, [x25]
  41a330:	str	w1, [x0, #2708]
  41a334:	ldr	x24, [x25, #24]
  41a338:	b	416bd0 <ferror@plt+0x14fe0>
  41a33c:	add	x1, x1, #0x10
  41a340:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41a344:	add	x0, x0, #0xf0
  41a348:	bl	4022a0 <ferror@plt+0x6b0>
  41a34c:	b	41a2d4 <ferror@plt+0x186e4>
  41a350:	ldr	w1, [x20]
  41a354:	ldr	x0, [x19]
  41a358:	cmp	w1, #0x0
  41a35c:	sxtw	x1, w1
  41a360:	b.le	41a380 <ferror@plt+0x18790>
  41a364:	ldp	x4, x6, [x25, #8]
  41a368:	add	x2, x0, x1
  41a36c:	ldurb	w3, [x2, #-1]
  41a370:	ldr	x2, [x4, x6, lsl #3]
  41a374:	cmp	w3, #0xa
  41a378:	cset	w3, eq  // eq = none
  41a37c:	str	w3, [x2, #40]
  41a380:	ldr	x3, [x25, #104]
  41a384:	mov	x2, #0x1                   	// #1
  41a388:	bl	401a80 <fwrite@plt>
  41a38c:	ldrb	w26, [x25, #64]
  41a390:	ldr	w2, [x25]
  41a394:	ldp	x27, x28, [x25, #8]
  41a398:	ldr	x24, [x25, #24]
  41a39c:	b	416bd0 <ferror@plt+0x14fe0>
  41a3a0:	ldr	w0, [x20]
  41a3a4:	cmp	w0, #0x0
  41a3a8:	b.le	41a3cc <ferror@plt+0x187dc>
  41a3ac:	ldr	x3, [x19]
  41a3b0:	ldp	x1, x2, [x25, #8]
  41a3b4:	add	x0, x3, w0, sxtw
  41a3b8:	ldurb	w0, [x0, #-1]
  41a3bc:	ldr	x1, [x1, x2, lsl #3]
  41a3c0:	cmp	w0, #0xa
  41a3c4:	cset	w0, eq  // eq = none
  41a3c8:	str	w0, [x1, #40]
  41a3cc:	adrp	x2, 455000 <ferror@plt+0x53410>
  41a3d0:	adrp	x1, 43a000 <ferror@plt+0x38410>
  41a3d4:	ldr	x0, [x25, #104]
  41a3d8:	add	x1, x1, #0xe38
  41a3dc:	ldr	x2, [x2, #712]
  41a3e0:	bl	401bc0 <fprintf@plt>
  41a3e4:	ldrb	w26, [x25, #64]
  41a3e8:	ldr	w2, [x25]
  41a3ec:	ldp	x27, x28, [x25, #8]
  41a3f0:	ldr	x24, [x25, #24]
  41a3f4:	b	416bd0 <ferror@plt+0x14fe0>
  41a3f8:	ldr	w0, [x20]
  41a3fc:	cmp	w0, #0x0
  41a400:	b.le	41a424 <ferror@plt+0x18834>
  41a404:	ldr	x3, [x19]
  41a408:	ldp	x1, x2, [x25, #8]
  41a40c:	add	x0, x3, w0, sxtw
  41a410:	ldurb	w0, [x0, #-1]
  41a414:	ldr	x1, [x1, x2, lsl #3]
  41a418:	cmp	w0, #0xa
  41a41c:	cset	w0, eq  // eq = none
  41a420:	str	w0, [x1, #40]
  41a424:	adrp	x2, 455000 <ferror@plt+0x53410>
  41a428:	adrp	x1, 43a000 <ferror@plt+0x38410>
  41a42c:	ldr	x0, [x25, #104]
  41a430:	add	x1, x1, #0xe38
  41a434:	ldr	x2, [x2, #720]
  41a438:	bl	401bc0 <fprintf@plt>
  41a43c:	ldrb	w26, [x25, #64]
  41a440:	ldr	w2, [x25]
  41a444:	ldp	x27, x28, [x25, #8]
  41a448:	ldr	x24, [x25, #24]
  41a44c:	b	416bd0 <ferror@plt+0x14fe0>
  41a450:	ldr	w1, [x20]
  41a454:	ldr	x0, [x19]
  41a458:	cmp	w1, #0x0
  41a45c:	sxtw	x1, w1
  41a460:	b.le	41a480 <ferror@plt+0x18890>
  41a464:	ldp	x4, x6, [x25, #8]
  41a468:	add	x2, x0, x1
  41a46c:	ldurb	w3, [x2, #-1]
  41a470:	ldr	x2, [x4, x6, lsl #3]
  41a474:	cmp	w3, #0xa
  41a478:	cset	w3, eq  // eq = none
  41a47c:	str	w3, [x2, #40]
  41a480:	ldr	x3, [x25, #104]
  41a484:	mov	x2, #0x1                   	// #1
  41a488:	bl	401a80 <fwrite@plt>
  41a48c:	ldrb	w26, [x25, #64]
  41a490:	ldr	w2, [x25]
  41a494:	ldp	x27, x28, [x25, #8]
  41a498:	ldr	x24, [x25, #24]
  41a49c:	b	416bd0 <ferror@plt+0x14fe0>
  41a4a0:	ldr	w1, [x20]
  41a4a4:	ldr	x0, [x19]
  41a4a8:	cmp	w1, #0x0
  41a4ac:	sxtw	x1, w1
  41a4b0:	b.le	41a4d0 <ferror@plt+0x188e0>
  41a4b4:	ldp	x4, x6, [x25, #8]
  41a4b8:	add	x2, x0, x1
  41a4bc:	ldurb	w3, [x2, #-1]
  41a4c0:	ldr	x2, [x4, x6, lsl #3]
  41a4c4:	cmp	w3, #0xa
  41a4c8:	cset	w3, eq  // eq = none
  41a4cc:	str	w3, [x2, #40]
  41a4d0:	ldr	x3, [x25, #104]
  41a4d4:	mov	x2, #0x1                   	// #1
  41a4d8:	bl	401a80 <fwrite@plt>
  41a4dc:	ldrb	w26, [x25, #64]
  41a4e0:	ldr	w2, [x25]
  41a4e4:	ldp	x27, x28, [x25, #8]
  41a4e8:	ldr	x24, [x25, #24]
  41a4ec:	b	416bd0 <ferror@plt+0x14fe0>
  41a4f0:	ldr	w0, [x20]
  41a4f4:	cmp	w0, #0x0
  41a4f8:	b.le	41a51c <ferror@plt+0x1892c>
  41a4fc:	ldr	x3, [x19]
  41a500:	ldp	x1, x2, [x25, #8]
  41a504:	add	x0, x3, w0, sxtw
  41a508:	ldurb	w0, [x0, #-1]
  41a50c:	ldr	x1, [x1, x2, lsl #3]
  41a510:	cmp	w0, #0xa
  41a514:	cset	w0, eq  // eq = none
  41a518:	str	w0, [x1, #40]
  41a51c:	adrp	x0, 455000 <ferror@plt+0x53410>
  41a520:	ldr	x1, [x25, #104]
  41a524:	ldr	x0, [x0, #712]
  41a528:	bl	4017a0 <fputs@plt>
  41a52c:	ldrb	w26, [x25, #64]
  41a530:	ldr	w2, [x25]
  41a534:	ldp	x27, x28, [x25, #8]
  41a538:	ldr	x24, [x25, #24]
  41a53c:	b	416bd0 <ferror@plt+0x14fe0>
  41a540:	ldr	w0, [x20]
  41a544:	cmp	w0, #0x0
  41a548:	b.le	41a56c <ferror@plt+0x1897c>
  41a54c:	ldr	x3, [x19]
  41a550:	ldp	x1, x2, [x25, #8]
  41a554:	add	x0, x3, w0, sxtw
  41a558:	ldurb	w0, [x0, #-1]
  41a55c:	ldr	x1, [x1, x2, lsl #3]
  41a560:	cmp	w0, #0xa
  41a564:	cset	w0, eq  // eq = none
  41a568:	str	w0, [x1, #40]
  41a56c:	adrp	x0, 455000 <ferror@plt+0x53410>
  41a570:	ldr	x1, [x25, #104]
  41a574:	ldr	x0, [x0, #720]
  41a578:	bl	4017a0 <fputs@plt>
  41a57c:	ldrb	w26, [x25, #64]
  41a580:	ldr	w2, [x25]
  41a584:	ldp	x27, x28, [x25, #8]
  41a588:	ldr	x24, [x25, #24]
  41a58c:	b	416bd0 <ferror@plt+0x14fe0>
  41a590:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41a594:	ldr	w1, [x0, #144]
  41a598:	ldr	x0, [sp, #104]
  41a59c:	cmp	w1, #0x0
  41a5a0:	ldr	x0, [x0, #136]
  41a5a4:	b.le	41a5c4 <ferror@plt+0x189d4>
  41a5a8:	ldp	x3, x4, [x25, #8]
  41a5ac:	add	x1, x0, w1, sxtw
  41a5b0:	ldurb	w2, [x1, #-1]
  41a5b4:	ldr	x1, [x3, x4, lsl #3]
  41a5b8:	cmp	w2, #0xa
  41a5bc:	cset	w2, eq  // eq = none
  41a5c0:	str	w2, [x1, #40]
  41a5c4:	bl	40de50 <ferror@plt+0xc260>
  41a5c8:	and	w0, w0, #0xff
  41a5cc:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41a5d0:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  41a5d4:	ldr	w1, [x1, #96]
  41a5d8:	str	w0, [x2, #4080]
  41a5dc:	mov	w0, #0x102                 	// #258
  41a5e0:	sub	w1, w1, #0x15
  41a5e4:	cmp	w1, #0x1
  41a5e8:	b.hi	416db0 <ferror@plt+0x151c0>  // b.pmore
  41a5ec:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41a5f0:	mov	w1, #0x17                  	// #23
  41a5f4:	str	w1, [x2, #96]
  41a5f8:	b	416db0 <ferror@plt+0x151c0>
  41a5fc:	ldr	w1, [x20]
  41a600:	ldr	x0, [x19]
  41a604:	cmp	w1, #0x0
  41a608:	b.le	41a628 <ferror@plt+0x18a38>
  41a60c:	ldp	x3, x4, [x25, #8]
  41a610:	add	x1, x0, w1, sxtw
  41a614:	ldurb	w2, [x1, #-1]
  41a618:	ldr	x1, [x3, x4, lsl #3]
  41a61c:	cmp	w2, #0xa
  41a620:	cset	w2, eq  // eq = none
  41a624:	str	w2, [x1, #40]
  41a628:	bl	40d8d0 <ferror@plt+0xbce0>
  41a62c:	ldrb	w26, [x25, #64]
  41a630:	ldr	w2, [x25]
  41a634:	ldp	x27, x28, [x25, #8]
  41a638:	ldr	x24, [x25, #24]
  41a63c:	b	416bd0 <ferror@plt+0x14fe0>
  41a640:	ldr	w1, [x20]
  41a644:	ldr	x0, [x19]
  41a648:	cmp	w1, #0x0
  41a64c:	b.le	41a66c <ferror@plt+0x18a7c>
  41a650:	ldp	x3, x4, [x25, #8]
  41a654:	add	x1, x0, w1, sxtw
  41a658:	ldurb	w2, [x1, #-1]
  41a65c:	ldr	x1, [x3, x4, lsl #3]
  41a660:	cmp	w2, #0xa
  41a664:	cset	w2, eq  // eq = none
  41a668:	str	w2, [x1, #40]
  41a66c:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  41a670:	ldr	w1, [x2, #1412]
  41a674:	add	w1, w1, #0x1
  41a678:	str	w1, [x2, #1412]
  41a67c:	bl	40d8d0 <ferror@plt+0xbce0>
  41a680:	ldr	w0, [x25, #124]
  41a684:	cmp	w0, #0x0
  41a688:	b.le	41a7c0 <ferror@plt+0x18bd0>
  41a68c:	mov	w0, #0x19                  	// #25
  41a690:	ldrb	w26, [x25, #64]
  41a694:	mov	w2, w0
  41a698:	str	w0, [x25]
  41a69c:	ldp	x27, x28, [x25, #8]
  41a6a0:	ldr	x24, [x25, #24]
  41a6a4:	b	416bd0 <ferror@plt+0x14fe0>
  41a6a8:	ldr	w1, [x20]
  41a6ac:	ldr	x0, [x19]
  41a6b0:	cmp	w1, #0x0
  41a6b4:	b.le	41a6d4 <ferror@plt+0x18ae4>
  41a6b8:	ldp	x3, x4, [x25, #8]
  41a6bc:	add	x1, x0, w1, sxtw
  41a6c0:	ldurb	w2, [x1, #-1]
  41a6c4:	ldr	x1, [x3, x4, lsl #3]
  41a6c8:	cmp	w2, #0xa
  41a6cc:	cset	w2, eq  // eq = none
  41a6d0:	str	w2, [x1, #40]
  41a6d4:	bl	40d8d0 <ferror@plt+0xbce0>
  41a6d8:	ldrb	w26, [x25, #64]
  41a6dc:	ldr	w2, [x25]
  41a6e0:	ldp	x27, x28, [x25, #8]
  41a6e4:	ldr	x24, [x25, #24]
  41a6e8:	b	416bd0 <ferror@plt+0x14fe0>
  41a6ec:	ldr	w1, [x20]
  41a6f0:	ldr	x0, [x19]
  41a6f4:	cmp	w1, #0x0
  41a6f8:	b.le	41a718 <ferror@plt+0x18b28>
  41a6fc:	ldp	x3, x4, [x25, #8]
  41a700:	add	x1, x0, w1, sxtw
  41a704:	ldurb	w2, [x1, #-1]
  41a708:	ldr	x1, [x3, x4, lsl #3]
  41a70c:	cmp	w2, #0xa
  41a710:	cset	w2, eq  // eq = none
  41a714:	str	w2, [x1, #40]
  41a718:	bl	40d8d0 <ferror@plt+0xbce0>
  41a71c:	ldrb	w26, [x25, #64]
  41a720:	mov	w0, #0x19                  	// #25
  41a724:	mov	w2, w0
  41a728:	str	w0, [x25]
  41a72c:	ldp	x27, x28, [x25, #8]
  41a730:	ldr	x24, [x25, #24]
  41a734:	b	416bd0 <ferror@plt+0x14fe0>
  41a738:	ldr	w1, [x20]
  41a73c:	ldr	x0, [x19]
  41a740:	cmp	w1, #0x0
  41a744:	b.le	41a764 <ferror@plt+0x18b74>
  41a748:	ldp	x3, x4, [x25, #8]
  41a74c:	add	x1, x0, w1, sxtw
  41a750:	ldurb	w2, [x1, #-1]
  41a754:	ldr	x1, [x3, x4, lsl #3]
  41a758:	cmp	w2, #0xa
  41a75c:	cset	w2, eq  // eq = none
  41a760:	str	w2, [x1, #40]
  41a764:	bl	40d8d0 <ferror@plt+0xbce0>
  41a768:	ldrb	w26, [x25, #64]
  41a76c:	ldr	w2, [x25]
  41a770:	ldp	x27, x28, [x25, #8]
  41a774:	ldr	x24, [x25, #24]
  41a778:	b	416bd0 <ferror@plt+0x14fe0>
  41a77c:	ldr	w1, [x20]
  41a780:	ldr	x0, [x19]
  41a784:	cmp	w1, #0x0
  41a788:	b.le	41a7a8 <ferror@plt+0x18bb8>
  41a78c:	ldp	x3, x4, [x25, #8]
  41a790:	add	x1, x0, w1, sxtw
  41a794:	ldurb	w2, [x1, #-1]
  41a798:	ldr	x1, [x3, x4, lsl #3]
  41a79c:	cmp	w2, #0xa
  41a7a0:	cset	w2, eq  // eq = none
  41a7a4:	str	w2, [x1, #40]
  41a7a8:	bl	40d8d0 <ferror@plt+0xbce0>
  41a7ac:	ldrb	w26, [x25, #64]
  41a7b0:	ldr	w2, [x25]
  41a7b4:	ldp	x27, x28, [x25, #8]
  41a7b8:	ldr	x24, [x25, #24]
  41a7bc:	b	416bd0 <ferror@plt+0x14fe0>
  41a7c0:	mov	w0, #0x3                   	// #3
  41a7c4:	ldrb	w26, [x25, #64]
  41a7c8:	mov	w2, w0
  41a7cc:	str	w0, [x25]
  41a7d0:	ldp	x27, x28, [x25, #8]
  41a7d4:	ldr	x24, [x25, #24]
  41a7d8:	b	416bd0 <ferror@plt+0x14fe0>
  41a7dc:	ldr	w1, [x20]
  41a7e0:	ldr	x0, [x19]
  41a7e4:	cmp	w1, #0x0
  41a7e8:	b.le	41a808 <ferror@plt+0x18c18>
  41a7ec:	ldp	x3, x4, [x25, #8]
  41a7f0:	add	x1, x0, w1, sxtw
  41a7f4:	ldurb	w2, [x1, #-1]
  41a7f8:	ldr	x1, [x3, x4, lsl #3]
  41a7fc:	cmp	w2, #0xa
  41a800:	cset	w2, eq  // eq = none
  41a804:	str	w2, [x1, #40]
  41a808:	bl	40d8d0 <ferror@plt+0xbce0>
  41a80c:	ldrb	w26, [x25, #64]
  41a810:	mov	w0, #0x19                  	// #25
  41a814:	mov	w2, w0
  41a818:	str	w0, [x25]
  41a81c:	ldp	x27, x28, [x25, #8]
  41a820:	ldr	x24, [x25, #24]
  41a824:	b	416bd0 <ferror@plt+0x14fe0>
  41a828:	ldr	w1, [x20]
  41a82c:	ldr	x0, [x19]
  41a830:	cmp	w1, #0x0
  41a834:	b.le	41a854 <ferror@plt+0x18c64>
  41a838:	ldp	x3, x4, [x25, #8]
  41a83c:	add	x1, x0, w1, sxtw
  41a840:	ldurb	w2, [x1, #-1]
  41a844:	ldr	x1, [x3, x4, lsl #3]
  41a848:	cmp	w2, #0xa
  41a84c:	cset	w2, eq  // eq = none
  41a850:	str	w2, [x1, #40]
  41a854:	bl	40d8d0 <ferror@plt+0xbce0>
  41a858:	ldrb	w26, [x25, #64]
  41a85c:	ldr	w2, [x25]
  41a860:	ldp	x27, x28, [x25, #8]
  41a864:	ldr	x24, [x25, #24]
  41a868:	b	416bd0 <ferror@plt+0x14fe0>
  41a86c:	ldr	w1, [x20]
  41a870:	ldr	x0, [x19]
  41a874:	cmp	w1, #0x0
  41a878:	b.le	41a898 <ferror@plt+0x18ca8>
  41a87c:	ldp	x3, x4, [x25, #8]
  41a880:	add	x1, x0, w1, sxtw
  41a884:	ldurb	w2, [x1, #-1]
  41a888:	ldr	x1, [x3, x4, lsl #3]
  41a88c:	cmp	w2, #0xa
  41a890:	cset	w2, eq  // eq = none
  41a894:	str	w2, [x1, #40]
  41a898:	bl	40d8d0 <ferror@plt+0xbce0>
  41a89c:	ldrb	w26, [x25, #64]
  41a8a0:	ldr	w2, [x25]
  41a8a4:	ldp	x27, x28, [x25, #8]
  41a8a8:	ldr	x24, [x25, #24]
  41a8ac:	b	416bd0 <ferror@plt+0x14fe0>
  41a8b0:	ldr	w1, [x20]
  41a8b4:	ldr	x0, [x19]
  41a8b8:	cmp	w1, #0x0
  41a8bc:	b.le	41a8dc <ferror@plt+0x18cec>
  41a8c0:	ldp	x3, x4, [x25, #8]
  41a8c4:	add	x1, x0, w1, sxtw
  41a8c8:	ldurb	w2, [x1, #-1]
  41a8cc:	ldr	x1, [x3, x4, lsl #3]
  41a8d0:	cmp	w2, #0xa
  41a8d4:	cset	w2, eq  // eq = none
  41a8d8:	str	w2, [x1, #40]
  41a8dc:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  41a8e0:	ldr	w1, [x2, #1412]
  41a8e4:	add	w1, w1, #0x1
  41a8e8:	str	w1, [x2, #1412]
  41a8ec:	bl	40d8d0 <ferror@plt+0xbce0>
  41a8f0:	ldr	w0, [x25, #124]
  41a8f4:	cmp	w0, #0x0
  41a8f8:	b.le	41aa30 <ferror@plt+0x18e40>
  41a8fc:	ldrb	w26, [x25, #64]
  41a900:	ldr	w2, [x25]
  41a904:	ldp	x27, x28, [x25, #8]
  41a908:	ldr	x24, [x25, #24]
  41a90c:	b	416bd0 <ferror@plt+0x14fe0>
  41a910:	ldr	w1, [x20]
  41a914:	ldr	x0, [x19]
  41a918:	cmp	w1, #0x0
  41a91c:	b.le	41a93c <ferror@plt+0x18d4c>
  41a920:	ldp	x3, x4, [x25, #8]
  41a924:	add	x1, x0, w1, sxtw
  41a928:	ldurb	w2, [x1, #-1]
  41a92c:	ldr	x1, [x3, x4, lsl #3]
  41a930:	cmp	w2, #0xa
  41a934:	cset	w2, eq  // eq = none
  41a938:	str	w2, [x1, #40]
  41a93c:	bl	40d8d0 <ferror@plt+0xbce0>
  41a940:	ldrb	w26, [x25, #64]
  41a944:	mov	w0, #0x1f                  	// #31
  41a948:	mov	w2, w0
  41a94c:	str	w0, [x25]
  41a950:	ldp	x27, x28, [x25, #8]
  41a954:	ldr	x24, [x25, #24]
  41a958:	b	416bd0 <ferror@plt+0x14fe0>
  41a95c:	ldr	w1, [x20]
  41a960:	ldr	x0, [x19]
  41a964:	cmp	w1, #0x0
  41a968:	b.le	41a988 <ferror@plt+0x18d98>
  41a96c:	ldp	x3, x4, [x25, #8]
  41a970:	add	x1, x0, w1, sxtw
  41a974:	ldurb	w2, [x1, #-1]
  41a978:	ldr	x1, [x3, x4, lsl #3]
  41a97c:	cmp	w2, #0xa
  41a980:	cset	w2, eq  // eq = none
  41a984:	str	w2, [x1, #40]
  41a988:	bl	40d8d0 <ferror@plt+0xbce0>
  41a98c:	ldrb	w26, [x25, #64]
  41a990:	ldr	w2, [x25]
  41a994:	ldp	x27, x28, [x25, #8]
  41a998:	ldr	x24, [x25, #24]
  41a99c:	b	416bd0 <ferror@plt+0x14fe0>
  41a9a0:	ldr	w1, [x20]
  41a9a4:	ldr	x0, [x19]
  41a9a8:	cmp	w1, #0x0
  41a9ac:	b.le	41a9cc <ferror@plt+0x18ddc>
  41a9b0:	ldp	x3, x4, [x25, #8]
  41a9b4:	add	x1, x0, w1, sxtw
  41a9b8:	ldurb	w2, [x1, #-1]
  41a9bc:	ldr	x1, [x3, x4, lsl #3]
  41a9c0:	cmp	w2, #0xa
  41a9c4:	cset	w2, eq  // eq = none
  41a9c8:	str	w2, [x1, #40]
  41a9cc:	bl	40d8d0 <ferror@plt+0xbce0>
  41a9d0:	ldrb	w26, [x25, #64]
  41a9d4:	ldr	w2, [x25]
  41a9d8:	ldp	x27, x28, [x25, #8]
  41a9dc:	ldr	x24, [x25, #24]
  41a9e0:	b	416bd0 <ferror@plt+0x14fe0>
  41a9e4:	ldr	w1, [x20]
  41a9e8:	ldr	x0, [x19]
  41a9ec:	cmp	w1, #0x0
  41a9f0:	b.le	41aa10 <ferror@plt+0x18e20>
  41a9f4:	ldp	x3, x4, [x25, #8]
  41a9f8:	add	x1, x0, w1, sxtw
  41a9fc:	ldurb	w2, [x1, #-1]
  41aa00:	ldr	x1, [x3, x4, lsl #3]
  41aa04:	cmp	w2, #0xa
  41aa08:	cset	w2, eq  // eq = none
  41aa0c:	str	w2, [x1, #40]
  41aa10:	bl	40d8d0 <ferror@plt+0xbce0>
  41aa14:	ldrb	w26, [x25, #64]
  41aa18:	mov	w0, #0x35                  	// #53
  41aa1c:	mov	w2, w0
  41aa20:	str	w0, [x25]
  41aa24:	ldp	x27, x28, [x25, #8]
  41aa28:	ldr	x24, [x25, #24]
  41aa2c:	b	416bd0 <ferror@plt+0x14fe0>
  41aa30:	ldr	w0, [x25, #136]
  41aa34:	cbnz	w0, 41ad14 <ferror@plt+0x19124>
  41aa38:	mov	w0, #0x3                   	// #3
  41aa3c:	ldrb	w26, [x25, #64]
  41aa40:	mov	w2, w0
  41aa44:	str	w0, [x25]
  41aa48:	str	wzr, [x25, #136]
  41aa4c:	ldp	x27, x28, [x25, #8]
  41aa50:	ldr	x24, [x25, #24]
  41aa54:	b	416bd0 <ferror@plt+0x14fe0>
  41aa58:	ldr	w1, [x20]
  41aa5c:	ldr	x0, [x19]
  41aa60:	cmp	w1, #0x0
  41aa64:	b.le	41aa84 <ferror@plt+0x18e94>
  41aa68:	ldp	x3, x4, [x25, #8]
  41aa6c:	add	x1, x0, w1, sxtw
  41aa70:	ldurb	w2, [x1, #-1]
  41aa74:	ldr	x1, [x3, x4, lsl #3]
  41aa78:	cmp	w2, #0xa
  41aa7c:	cset	w2, eq  // eq = none
  41aa80:	str	w2, [x1, #40]
  41aa84:	bl	40d8d0 <ferror@plt+0xbce0>
  41aa88:	ldrb	w26, [x25, #64]
  41aa8c:	ldr	w2, [x25]
  41aa90:	ldp	x27, x28, [x25, #8]
  41aa94:	ldr	x24, [x25, #24]
  41aa98:	b	416bd0 <ferror@plt+0x14fe0>
  41aa9c:	ldr	w1, [x20]
  41aaa0:	ldr	x0, [x19]
  41aaa4:	cmp	w1, #0x0
  41aaa8:	b.le	41aac8 <ferror@plt+0x18ed8>
  41aaac:	ldp	x3, x4, [x25, #8]
  41aab0:	add	x1, x0, w1, sxtw
  41aab4:	ldurb	w2, [x1, #-1]
  41aab8:	ldr	x1, [x3, x4, lsl #3]
  41aabc:	cmp	w2, #0xa
  41aac0:	cset	w2, eq  // eq = none
  41aac4:	str	w2, [x1, #40]
  41aac8:	bl	40d8d0 <ferror@plt+0xbce0>
  41aacc:	ldrb	w26, [x25, #64]
  41aad0:	ldr	w2, [x25]
  41aad4:	ldp	x27, x28, [x25, #8]
  41aad8:	ldr	x24, [x25, #24]
  41aadc:	b	416bd0 <ferror@plt+0x14fe0>
  41aae0:	ldr	w1, [x20]
  41aae4:	ldr	x0, [x19]
  41aae8:	cmp	w1, #0x0
  41aaec:	b.le	41ab0c <ferror@plt+0x18f1c>
  41aaf0:	ldp	x3, x4, [x25, #8]
  41aaf4:	add	x1, x0, w1, sxtw
  41aaf8:	ldurb	w2, [x1, #-1]
  41aafc:	ldr	x1, [x3, x4, lsl #3]
  41ab00:	cmp	w2, #0xa
  41ab04:	cset	w2, eq  // eq = none
  41ab08:	str	w2, [x1, #40]
  41ab0c:	bl	40d8d0 <ferror@plt+0xbce0>
  41ab10:	ldr	x0, [x19]
  41ab14:	bl	40d558 <ferror@plt+0xb968>
  41ab18:	cbnz	w0, 41abcc <ferror@plt+0x18fdc>
  41ab1c:	ldrb	w26, [x25, #64]
  41ab20:	ldr	w2, [x25]
  41ab24:	ldp	x27, x28, [x25, #8]
  41ab28:	ldr	x24, [x25, #24]
  41ab2c:	b	416bd0 <ferror@plt+0x14fe0>
  41ab30:	ldr	w1, [x20]
  41ab34:	ldr	x0, [x19]
  41ab38:	cmp	w1, #0x0
  41ab3c:	b.le	41ab5c <ferror@plt+0x18f6c>
  41ab40:	ldp	x3, x4, [x25, #8]
  41ab44:	add	x1, x0, w1, sxtw
  41ab48:	ldurb	w2, [x1, #-1]
  41ab4c:	ldr	x1, [x3, x4, lsl #3]
  41ab50:	cmp	w2, #0xa
  41ab54:	cset	w2, eq  // eq = none
  41ab58:	str	w2, [x1, #40]
  41ab5c:	bl	40d8d0 <ferror@plt+0xbce0>
  41ab60:	ldr	x0, [x19]
  41ab64:	bl	40d5d0 <ferror@plt+0xb9e0>
  41ab68:	cbnz	w0, 41abec <ferror@plt+0x18ffc>
  41ab6c:	ldrb	w26, [x25, #64]
  41ab70:	ldr	w2, [x25]
  41ab74:	ldp	x27, x28, [x25, #8]
  41ab78:	ldr	x24, [x25, #24]
  41ab7c:	b	416bd0 <ferror@plt+0x14fe0>
  41ab80:	ldr	w1, [x20]
  41ab84:	ldr	x0, [x19]
  41ab88:	cmp	w1, #0x0
  41ab8c:	b.le	41abac <ferror@plt+0x18fbc>
  41ab90:	ldp	x3, x4, [x25, #8]
  41ab94:	add	x1, x0, w1, sxtw
  41ab98:	ldurb	w2, [x1, #-1]
  41ab9c:	ldr	x1, [x3, x4, lsl #3]
  41aba0:	cmp	w2, #0xa
  41aba4:	cset	w2, eq  // eq = none
  41aba8:	str	w2, [x1, #40]
  41abac:	bl	40d8d0 <ferror@plt+0xbce0>
  41abb0:	mov	w0, #0x18                  	// #24
  41abb4:	bl	4161c8 <ferror@plt+0x145d8>
  41abb8:	ldr	w2, [x25]
  41abbc:	ldrb	w26, [x25, #64]
  41abc0:	ldp	x27, x28, [x25, #8]
  41abc4:	ldr	x24, [x25, #24]
  41abc8:	b	416bd0 <ferror@plt+0x14fe0>
  41abcc:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  41abd0:	mov	w1, #0x1                   	// #1
  41abd4:	ldrb	w26, [x25, #64]
  41abd8:	ldr	w2, [x25]
  41abdc:	str	w1, [x0, #4004]
  41abe0:	ldp	x27, x28, [x25, #8]
  41abe4:	ldr	x24, [x25, #24]
  41abe8:	b	416bd0 <ferror@plt+0x14fe0>
  41abec:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41abf0:	mov	w1, #0x1                   	// #1
  41abf4:	ldrb	w26, [x25, #64]
  41abf8:	ldr	w2, [x25]
  41abfc:	str	w1, [x0, #2832]
  41ac00:	ldp	x27, x28, [x25, #8]
  41ac04:	ldr	x24, [x25, #24]
  41ac08:	b	416bd0 <ferror@plt+0x14fe0>
  41ac0c:	ldr	w1, [x20]
  41ac10:	ldr	x0, [x19]
  41ac14:	cmp	w1, #0x0
  41ac18:	b.le	41ac38 <ferror@plt+0x19048>
  41ac1c:	ldp	x3, x4, [x25, #8]
  41ac20:	add	x1, x0, w1, sxtw
  41ac24:	ldurb	w2, [x1, #-1]
  41ac28:	ldr	x1, [x3, x4, lsl #3]
  41ac2c:	cmp	w2, #0xa
  41ac30:	cset	w2, eq  // eq = none
  41ac34:	str	w2, [x1, #40]
  41ac38:	bl	40d8d0 <ferror@plt+0xbce0>
  41ac3c:	ldrb	w26, [x25, #64]
  41ac40:	ldr	w0, [x25, #124]
  41ac44:	ldr	w2, [x25]
  41ac48:	add	w0, w0, #0x1
  41ac4c:	str	w0, [x25, #124]
  41ac50:	ldp	x27, x28, [x25, #8]
  41ac54:	ldr	x24, [x25, #24]
  41ac58:	b	416bd0 <ferror@plt+0x14fe0>
  41ac5c:	ldr	w1, [x20]
  41ac60:	ldr	x0, [x19]
  41ac64:	cmp	w1, #0x0
  41ac68:	b.le	41ac88 <ferror@plt+0x19098>
  41ac6c:	ldp	x3, x4, [x25, #8]
  41ac70:	add	x1, x0, w1, sxtw
  41ac74:	ldurb	w2, [x1, #-1]
  41ac78:	ldr	x1, [x3, x4, lsl #3]
  41ac7c:	cmp	w2, #0xa
  41ac80:	cset	w2, eq  // eq = none
  41ac84:	str	w2, [x1, #40]
  41ac88:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  41ac8c:	ldr	w1, [x2, #1412]
  41ac90:	add	w1, w1, #0x1
  41ac94:	str	w1, [x2, #1412]
  41ac98:	bl	40d8d0 <ferror@plt+0xbce0>
  41ac9c:	ldr	w0, [x25, #124]
  41aca0:	cmp	w0, #0x0
  41aca4:	b.le	41ad40 <ferror@plt+0x19150>
  41aca8:	ldr	w0, [sp, #140]
  41acac:	cbnz	w0, 41ad24 <ferror@plt+0x19134>
  41acb0:	ldrb	w26, [x25, #64]
  41acb4:	ldr	w2, [x25]
  41acb8:	ldp	x27, x28, [x25, #8]
  41acbc:	ldr	x24, [x25, #24]
  41acc0:	b	416bd0 <ferror@plt+0x14fe0>
  41acc4:	ldr	w1, [x20]
  41acc8:	ldr	x0, [x19]
  41accc:	cmp	w1, #0x0
  41acd0:	b.le	41acf0 <ferror@plt+0x19100>
  41acd4:	ldp	x3, x4, [x25, #8]
  41acd8:	add	x1, x0, w1, sxtw
  41acdc:	ldurb	w2, [x1, #-1]
  41ace0:	ldr	x1, [x3, x4, lsl #3]
  41ace4:	cmp	w2, #0xa
  41ace8:	cset	w2, eq  // eq = none
  41acec:	str	w2, [x1, #40]
  41acf0:	bl	40d8d0 <ferror@plt+0xbce0>
  41acf4:	ldrb	w26, [x25, #64]
  41acf8:	ldr	w0, [x25, #124]
  41acfc:	ldr	w2, [x25]
  41ad00:	sub	w0, w0, #0x1
  41ad04:	str	w0, [x25, #124]
  41ad08:	ldp	x27, x28, [x25, #8]
  41ad0c:	ldr	x24, [x25, #24]
  41ad10:	b	416bd0 <ferror@plt+0x14fe0>
  41ad14:	adrp	x0, 43a000 <ferror@plt+0x38410>
  41ad18:	add	x0, x0, #0xde0
  41ad1c:	bl	40d8d0 <ferror@plt+0xbce0>
  41ad20:	b	41aa38 <ferror@plt+0x18e48>
  41ad24:	ldr	w0, [x25, #120]
  41ad28:	cbnz	w0, 41ad40 <ferror@plt+0x19150>
  41ad2c:	ldrb	w26, [x25, #64]
  41ad30:	ldr	w2, [x25]
  41ad34:	ldp	x27, x28, [x25, #8]
  41ad38:	ldr	x24, [x25, #24]
  41ad3c:	b	416bd0 <ferror@plt+0x14fe0>
  41ad40:	ldr	w0, [x25, #136]
  41ad44:	cbnz	w0, 41b76c <ferror@plt+0x19b7c>
  41ad48:	mov	w0, #0x3                   	// #3
  41ad4c:	ldrb	w26, [x25, #64]
  41ad50:	mov	w2, w0
  41ad54:	str	w0, [x25]
  41ad58:	str	wzr, [x25, #136]
  41ad5c:	str	wzr, [sp, #140]
  41ad60:	ldp	x27, x28, [x25, #8]
  41ad64:	ldr	x24, [x25, #24]
  41ad68:	b	416bd0 <ferror@plt+0x14fe0>
  41ad6c:	ldr	w0, [x20]
  41ad70:	ldp	x27, x28, [x25, #8]
  41ad74:	cmp	w0, #0x0
  41ad78:	b.le	41ad98 <ferror@plt+0x191a8>
  41ad7c:	ldr	x2, [x19]
  41ad80:	ldr	x1, [x27, x28, lsl #3]
  41ad84:	add	x0, x2, w0, sxtw
  41ad88:	ldurb	w0, [x0, #-1]
  41ad8c:	cmp	w0, #0xa
  41ad90:	cset	w0, eq  // eq = none
  41ad94:	str	w0, [x1, #40]
  41ad98:	ldrb	w26, [x25, #64]
  41ad9c:	ldr	w2, [x25]
  41ada0:	str	wzr, [x25, #124]
  41ada4:	ldr	x24, [x25, #24]
  41ada8:	b	416bd0 <ferror@plt+0x14fe0>
  41adac:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41adb0:	ldr	w0, [x0, #144]
  41adb4:	cmp	w0, #0x0
  41adb8:	b.le	41ade4 <ferror@plt+0x191f4>
  41adbc:	ldr	x1, [sp, #104]
  41adc0:	ldr	x2, [x25, #16]
  41adc4:	ldr	x3, [x1, #136]
  41adc8:	ldr	x1, [x25, #8]
  41adcc:	add	x0, x3, w0, sxtw
  41add0:	ldr	x1, [x1, x2, lsl #3]
  41add4:	ldurb	w0, [x0, #-1]
  41add8:	cmp	w0, #0xa
  41addc:	cset	w0, eq  // eq = none
  41ade0:	str	w0, [x1, #40]
  41ade4:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41ade8:	mov	w1, #0x17                  	// #23
  41adec:	mov	w0, #0x11f                 	// #287
  41adf0:	str	w1, [x2, #96]
  41adf4:	b	416db0 <ferror@plt+0x151c0>
  41adf8:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41adfc:	ldr	w0, [x0, #144]
  41ae00:	cmp	w0, #0x0
  41ae04:	b.le	41ae30 <ferror@plt+0x19240>
  41ae08:	ldr	x1, [sp, #104]
  41ae0c:	ldr	x2, [x25, #16]
  41ae10:	ldr	x3, [x1, #136]
  41ae14:	ldr	x1, [x25, #8]
  41ae18:	add	x0, x3, w0, sxtw
  41ae1c:	ldr	x1, [x1, x2, lsl #3]
  41ae20:	ldurb	w0, [x0, #-1]
  41ae24:	cmp	w0, #0xa
  41ae28:	cset	w0, eq  // eq = none
  41ae2c:	str	w0, [x1, #40]
  41ae30:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41ae34:	mov	w1, #0x17                  	// #23
  41ae38:	mov	w0, #0x11e                 	// #286
  41ae3c:	str	w1, [x2, #96]
  41ae40:	b	416db0 <ferror@plt+0x151c0>
  41ae44:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41ae48:	ldr	w0, [x0, #144]
  41ae4c:	cmp	w0, #0x0
  41ae50:	b.le	41ae7c <ferror@plt+0x1928c>
  41ae54:	ldr	x1, [sp, #104]
  41ae58:	ldr	x2, [x25, #16]
  41ae5c:	ldr	x3, [x1, #136]
  41ae60:	ldr	x1, [x25, #8]
  41ae64:	add	x0, x3, w0, sxtw
  41ae68:	ldr	x1, [x1, x2, lsl #3]
  41ae6c:	ldurb	w0, [x0, #-1]
  41ae70:	cmp	w0, #0xa
  41ae74:	cset	w0, eq  // eq = none
  41ae78:	str	w0, [x1, #40]
  41ae7c:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41ae80:	mov	w1, #0x17                  	// #23
  41ae84:	mov	w0, #0x11d                 	// #285
  41ae88:	str	w1, [x2, #96]
  41ae8c:	b	416db0 <ferror@plt+0x151c0>
  41ae90:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41ae94:	ldr	w0, [x0, #144]
  41ae98:	cmp	w0, #0x0
  41ae9c:	b.le	41aec8 <ferror@plt+0x192d8>
  41aea0:	ldr	x1, [sp, #104]
  41aea4:	ldr	x2, [x25, #16]
  41aea8:	ldr	x3, [x1, #136]
  41aeac:	ldr	x1, [x25, #8]
  41aeb0:	add	x0, x3, w0, sxtw
  41aeb4:	ldr	x1, [x1, x2, lsl #3]
  41aeb8:	ldurb	w0, [x0, #-1]
  41aebc:	cmp	w0, #0xa
  41aec0:	cset	w0, eq  // eq = none
  41aec4:	str	w0, [x1, #40]
  41aec8:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41aecc:	mov	w1, #0x17                  	// #23
  41aed0:	mov	w0, #0x11c                 	// #284
  41aed4:	str	w1, [x2, #96]
  41aed8:	b	416db0 <ferror@plt+0x151c0>
  41aedc:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41aee0:	ldr	w0, [x0, #144]
  41aee4:	cmp	w0, #0x0
  41aee8:	b.le	41af14 <ferror@plt+0x19324>
  41aeec:	ldr	x1, [sp, #104]
  41aef0:	ldr	x2, [x25, #16]
  41aef4:	ldr	x3, [x1, #136]
  41aef8:	ldr	x1, [x25, #8]
  41aefc:	add	x0, x3, w0, sxtw
  41af00:	ldr	x1, [x1, x2, lsl #3]
  41af04:	ldurb	w0, [x0, #-1]
  41af08:	cmp	w0, #0xa
  41af0c:	cset	w0, eq  // eq = none
  41af10:	str	w0, [x1, #40]
  41af14:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41af18:	mov	w1, #0x17                  	// #23
  41af1c:	mov	w0, #0x11b                 	// #283
  41af20:	str	w1, [x2, #96]
  41af24:	b	416db0 <ferror@plt+0x151c0>
  41af28:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41af2c:	ldr	w0, [x0, #144]
  41af30:	cmp	w0, #0x0
  41af34:	b.le	41af60 <ferror@plt+0x19370>
  41af38:	ldr	x1, [sp, #104]
  41af3c:	ldr	x2, [x25, #16]
  41af40:	ldr	x3, [x1, #136]
  41af44:	ldr	x1, [x25, #8]
  41af48:	add	x0, x3, w0, sxtw
  41af4c:	ldr	x1, [x1, x2, lsl #3]
  41af50:	ldurb	w0, [x0, #-1]
  41af54:	cmp	w0, #0xa
  41af58:	cset	w0, eq  // eq = none
  41af5c:	str	w0, [x1, #40]
  41af60:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41af64:	mov	w1, #0x17                  	// #23
  41af68:	mov	w0, #0x11a                 	// #282
  41af6c:	str	w1, [x2, #96]
  41af70:	b	416db0 <ferror@plt+0x151c0>
  41af74:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41af78:	ldr	w0, [x0, #144]
  41af7c:	cmp	w0, #0x0
  41af80:	b.le	41afac <ferror@plt+0x193bc>
  41af84:	ldr	x1, [sp, #104]
  41af88:	ldr	x2, [x25, #16]
  41af8c:	ldr	x3, [x1, #136]
  41af90:	ldr	x1, [x25, #8]
  41af94:	add	x0, x3, w0, sxtw
  41af98:	ldr	x1, [x1, x2, lsl #3]
  41af9c:	ldurb	w0, [x0, #-1]
  41afa0:	cmp	w0, #0xa
  41afa4:	cset	w0, eq  // eq = none
  41afa8:	str	w0, [x1, #40]
  41afac:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41afb0:	mov	w1, #0x17                  	// #23
  41afb4:	mov	w0, #0x119                 	// #281
  41afb8:	str	w1, [x2, #96]
  41afbc:	b	416db0 <ferror@plt+0x151c0>
  41afc0:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41afc4:	ldr	w0, [x0, #144]
  41afc8:	cmp	w0, #0x0
  41afcc:	b.le	41aff8 <ferror@plt+0x19408>
  41afd0:	ldr	x1, [sp, #104]
  41afd4:	ldr	x2, [x25, #16]
  41afd8:	ldr	x3, [x1, #136]
  41afdc:	ldr	x1, [x25, #8]
  41afe0:	add	x0, x3, w0, sxtw
  41afe4:	ldr	x1, [x1, x2, lsl #3]
  41afe8:	ldurb	w0, [x0, #-1]
  41afec:	cmp	w0, #0xa
  41aff0:	cset	w0, eq  // eq = none
  41aff4:	str	w0, [x1, #40]
  41aff8:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41affc:	mov	w1, #0x17                  	// #23
  41b000:	mov	w0, #0x118                 	// #280
  41b004:	str	w1, [x2, #96]
  41b008:	b	416db0 <ferror@plt+0x151c0>
  41b00c:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b010:	ldr	w0, [x0, #144]
  41b014:	cmp	w0, #0x0
  41b018:	b.le	41b044 <ferror@plt+0x19454>
  41b01c:	ldr	x1, [sp, #104]
  41b020:	ldr	x2, [x25, #16]
  41b024:	ldr	x3, [x1, #136]
  41b028:	ldr	x1, [x25, #8]
  41b02c:	add	x0, x3, w0, sxtw
  41b030:	ldr	x1, [x1, x2, lsl #3]
  41b034:	ldurb	w0, [x0, #-1]
  41b038:	cmp	w0, #0xa
  41b03c:	cset	w0, eq  // eq = none
  41b040:	str	w0, [x1, #40]
  41b044:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b048:	mov	w1, #0x17                  	// #23
  41b04c:	mov	w0, #0x117                 	// #279
  41b050:	str	w1, [x2, #96]
  41b054:	b	416db0 <ferror@plt+0x151c0>
  41b058:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b05c:	ldr	w0, [x0, #144]
  41b060:	cmp	w0, #0x0
  41b064:	b.le	41b090 <ferror@plt+0x194a0>
  41b068:	ldr	x1, [sp, #104]
  41b06c:	ldr	x2, [x25, #16]
  41b070:	ldr	x3, [x1, #136]
  41b074:	ldr	x1, [x25, #8]
  41b078:	add	x0, x3, w0, sxtw
  41b07c:	ldr	x1, [x1, x2, lsl #3]
  41b080:	ldurb	w0, [x0, #-1]
  41b084:	cmp	w0, #0xa
  41b088:	cset	w0, eq  // eq = none
  41b08c:	str	w0, [x1, #40]
  41b090:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b094:	mov	w1, #0x17                  	// #23
  41b098:	mov	w0, #0x116                 	// #278
  41b09c:	str	w1, [x2, #96]
  41b0a0:	b	416db0 <ferror@plt+0x151c0>
  41b0a4:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b0a8:	ldr	w0, [x0, #144]
  41b0ac:	cmp	w0, #0x0
  41b0b0:	b.le	41b0dc <ferror@plt+0x194ec>
  41b0b4:	ldr	x1, [sp, #104]
  41b0b8:	ldr	x2, [x25, #16]
  41b0bc:	ldr	x3, [x1, #136]
  41b0c0:	ldr	x1, [x25, #8]
  41b0c4:	add	x0, x3, w0, sxtw
  41b0c8:	ldr	x1, [x1, x2, lsl #3]
  41b0cc:	ldurb	w0, [x0, #-1]
  41b0d0:	cmp	w0, #0xa
  41b0d4:	cset	w0, eq  // eq = none
  41b0d8:	str	w0, [x1, #40]
  41b0dc:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b0e0:	mov	w1, #0x17                  	// #23
  41b0e4:	mov	w0, #0x115                 	// #277
  41b0e8:	str	w1, [x2, #96]
  41b0ec:	b	416db0 <ferror@plt+0x151c0>
  41b0f0:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b0f4:	ldr	w0, [x0, #144]
  41b0f8:	cmp	w0, #0x0
  41b0fc:	b.le	41b128 <ferror@plt+0x19538>
  41b100:	ldr	x1, [sp, #104]
  41b104:	ldr	x2, [x25, #16]
  41b108:	ldr	x3, [x1, #136]
  41b10c:	ldr	x1, [x25, #8]
  41b110:	add	x0, x3, w0, sxtw
  41b114:	ldr	x1, [x1, x2, lsl #3]
  41b118:	ldurb	w0, [x0, #-1]
  41b11c:	cmp	w0, #0xa
  41b120:	cset	w0, eq  // eq = none
  41b124:	str	w0, [x1, #40]
  41b128:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b12c:	mov	w1, #0x17                  	// #23
  41b130:	mov	w0, #0x114                 	// #276
  41b134:	str	w1, [x2, #96]
  41b138:	b	416db0 <ferror@plt+0x151c0>
  41b13c:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b140:	ldr	w0, [x0, #144]
  41b144:	cmp	w0, #0x0
  41b148:	b.le	41b174 <ferror@plt+0x19584>
  41b14c:	ldr	x1, [sp, #104]
  41b150:	ldr	x2, [x25, #16]
  41b154:	ldr	x3, [x1, #136]
  41b158:	ldr	x1, [x25, #8]
  41b15c:	add	x0, x3, w0, sxtw
  41b160:	ldr	x1, [x1, x2, lsl #3]
  41b164:	ldurb	w0, [x0, #-1]
  41b168:	cmp	w0, #0xa
  41b16c:	cset	w0, eq  // eq = none
  41b170:	str	w0, [x1, #40]
  41b174:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b178:	mov	w1, #0x17                  	// #23
  41b17c:	mov	w0, #0x113                 	// #275
  41b180:	str	w1, [x2, #96]
  41b184:	b	416db0 <ferror@plt+0x151c0>
  41b188:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b18c:	ldr	w0, [x0, #144]
  41b190:	cmp	w0, #0x0
  41b194:	b.le	41b1c0 <ferror@plt+0x195d0>
  41b198:	ldr	x1, [sp, #104]
  41b19c:	ldr	x2, [x25, #16]
  41b1a0:	ldr	x3, [x1, #136]
  41b1a4:	ldr	x1, [x25, #8]
  41b1a8:	add	x0, x3, w0, sxtw
  41b1ac:	ldr	x1, [x1, x2, lsl #3]
  41b1b0:	ldurb	w0, [x0, #-1]
  41b1b4:	cmp	w0, #0xa
  41b1b8:	cset	w0, eq  // eq = none
  41b1bc:	str	w0, [x1, #40]
  41b1c0:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b1c4:	mov	w1, #0x17                  	// #23
  41b1c8:	mov	w0, #0x112                 	// #274
  41b1cc:	str	w1, [x2, #96]
  41b1d0:	b	416db0 <ferror@plt+0x151c0>
  41b1d4:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b1d8:	ldr	w0, [x0, #144]
  41b1dc:	cmp	w0, #0x0
  41b1e0:	b.le	41b20c <ferror@plt+0x1961c>
  41b1e4:	ldr	x1, [sp, #104]
  41b1e8:	ldr	x2, [x25, #16]
  41b1ec:	ldr	x3, [x1, #136]
  41b1f0:	ldr	x1, [x25, #8]
  41b1f4:	add	x0, x3, w0, sxtw
  41b1f8:	ldr	x1, [x1, x2, lsl #3]
  41b1fc:	ldurb	w0, [x0, #-1]
  41b200:	cmp	w0, #0xa
  41b204:	cset	w0, eq  // eq = none
  41b208:	str	w0, [x1, #40]
  41b20c:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b210:	mov	w1, #0x17                  	// #23
  41b214:	mov	w0, #0x111                 	// #273
  41b218:	str	w1, [x2, #96]
  41b21c:	b	416db0 <ferror@plt+0x151c0>
  41b220:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b224:	ldr	w0, [x0, #144]
  41b228:	cmp	w0, #0x0
  41b22c:	b.le	41b258 <ferror@plt+0x19668>
  41b230:	ldr	x1, [sp, #104]
  41b234:	ldr	x2, [x25, #16]
  41b238:	ldr	x3, [x1, #136]
  41b23c:	ldr	x1, [x25, #8]
  41b240:	add	x0, x3, w0, sxtw
  41b244:	ldr	x1, [x1, x2, lsl #3]
  41b248:	ldurb	w0, [x0, #-1]
  41b24c:	cmp	w0, #0xa
  41b250:	cset	w0, eq  // eq = none
  41b254:	str	w0, [x1, #40]
  41b258:	adrp	x1, 43a000 <ferror@plt+0x38410>
  41b25c:	add	x1, x1, #0xd70
  41b260:	mov	w2, #0x5                   	// #5
  41b264:	mov	x0, #0x0                   	// #0
  41b268:	bl	401ae0 <dcgettext@plt>
  41b26c:	bl	40faf8 <ferror@plt+0xdf08>
  41b270:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b274:	mov	w1, #0x3                   	// #3
  41b278:	mov	w0, #0x5d                  	// #93
  41b27c:	str	w1, [x2, #96]
  41b280:	b	416db0 <ferror@plt+0x151c0>
  41b284:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b288:	ldr	w0, [x0, #144]
  41b28c:	cmp	w0, #0x0
  41b290:	b.le	41b2bc <ferror@plt+0x196cc>
  41b294:	ldr	x1, [sp, #104]
  41b298:	ldr	x2, [x25, #16]
  41b29c:	ldr	x3, [x1, #136]
  41b2a0:	ldr	x1, [x25, #8]
  41b2a4:	add	x0, x3, w0, sxtw
  41b2a8:	ldr	x1, [x1, x2, lsl #3]
  41b2ac:	ldurb	w0, [x0, #-1]
  41b2b0:	cmp	w0, #0xa
  41b2b4:	cset	w0, eq  // eq = none
  41b2b8:	str	w0, [x1, #40]
  41b2bc:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b2c0:	mov	w1, #0x17                  	// #23
  41b2c4:	mov	w0, #0x127                 	// #295
  41b2c8:	str	w1, [x2, #96]
  41b2cc:	b	416db0 <ferror@plt+0x151c0>
  41b2d0:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b2d4:	ldr	w0, [x0, #144]
  41b2d8:	cmp	w0, #0x0
  41b2dc:	b.le	41b308 <ferror@plt+0x19718>
  41b2e0:	ldr	x1, [sp, #104]
  41b2e4:	ldr	x2, [x25, #16]
  41b2e8:	ldr	x3, [x1, #136]
  41b2ec:	ldr	x1, [x25, #8]
  41b2f0:	add	x0, x3, w0, sxtw
  41b2f4:	ldr	x1, [x1, x2, lsl #3]
  41b2f8:	ldurb	w0, [x0, #-1]
  41b2fc:	cmp	w0, #0xa
  41b300:	cset	w0, eq  // eq = none
  41b304:	str	w0, [x1, #40]
  41b308:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b30c:	mov	w1, #0x17                  	// #23
  41b310:	mov	w0, #0x126                 	// #294
  41b314:	str	w1, [x2, #96]
  41b318:	b	416db0 <ferror@plt+0x151c0>
  41b31c:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b320:	ldr	w0, [x0, #144]
  41b324:	cmp	w0, #0x0
  41b328:	b.le	41b354 <ferror@plt+0x19764>
  41b32c:	ldr	x1, [sp, #104]
  41b330:	ldr	x2, [x25, #16]
  41b334:	ldr	x3, [x1, #136]
  41b338:	ldr	x1, [x25, #8]
  41b33c:	add	x0, x3, w0, sxtw
  41b340:	ldr	x1, [x1, x2, lsl #3]
  41b344:	ldurb	w0, [x0, #-1]
  41b348:	cmp	w0, #0xa
  41b34c:	cset	w0, eq  // eq = none
  41b350:	str	w0, [x1, #40]
  41b354:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b358:	mov	w1, #0x17                  	// #23
  41b35c:	mov	w0, #0x125                 	// #293
  41b360:	str	w1, [x2, #96]
  41b364:	b	416db0 <ferror@plt+0x151c0>
  41b368:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b36c:	ldr	w0, [x0, #144]
  41b370:	cmp	w0, #0x0
  41b374:	b.le	41b3a0 <ferror@plt+0x197b0>
  41b378:	ldr	x1, [sp, #104]
  41b37c:	ldr	x2, [x25, #16]
  41b380:	ldr	x3, [x1, #136]
  41b384:	ldr	x1, [x25, #8]
  41b388:	add	x0, x3, w0, sxtw
  41b38c:	ldr	x1, [x1, x2, lsl #3]
  41b390:	ldurb	w0, [x0, #-1]
  41b394:	cmp	w0, #0xa
  41b398:	cset	w0, eq  // eq = none
  41b39c:	str	w0, [x1, #40]
  41b3a0:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b3a4:	mov	w1, #0x17                  	// #23
  41b3a8:	mov	w0, #0x124                 	// #292
  41b3ac:	str	w1, [x2, #96]
  41b3b0:	b	416db0 <ferror@plt+0x151c0>
  41b3b4:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b3b8:	ldr	w0, [x0, #144]
  41b3bc:	cmp	w0, #0x0
  41b3c0:	b.le	41b3ec <ferror@plt+0x197fc>
  41b3c4:	ldr	x1, [sp, #104]
  41b3c8:	ldr	x2, [x25, #16]
  41b3cc:	ldr	x3, [x1, #136]
  41b3d0:	ldr	x1, [x25, #8]
  41b3d4:	add	x0, x3, w0, sxtw
  41b3d8:	ldr	x1, [x1, x2, lsl #3]
  41b3dc:	ldurb	w0, [x0, #-1]
  41b3e0:	cmp	w0, #0xa
  41b3e4:	cset	w0, eq  // eq = none
  41b3e8:	str	w0, [x1, #40]
  41b3ec:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b3f0:	mov	w1, #0x17                  	// #23
  41b3f4:	mov	w0, #0x123                 	// #291
  41b3f8:	str	w1, [x2, #96]
  41b3fc:	b	416db0 <ferror@plt+0x151c0>
  41b400:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b404:	ldr	w0, [x0, #144]
  41b408:	cmp	w0, #0x0
  41b40c:	b.le	41b438 <ferror@plt+0x19848>
  41b410:	ldr	x1, [sp, #104]
  41b414:	ldr	x2, [x25, #16]
  41b418:	ldr	x3, [x1, #136]
  41b41c:	ldr	x1, [x25, #8]
  41b420:	add	x0, x3, w0, sxtw
  41b424:	ldr	x1, [x1, x2, lsl #3]
  41b428:	ldurb	w0, [x0, #-1]
  41b42c:	cmp	w0, #0xa
  41b430:	cset	w0, eq  // eq = none
  41b434:	str	w0, [x1, #40]
  41b438:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b43c:	mov	w1, #0x17                  	// #23
  41b440:	mov	w0, #0x122                 	// #290
  41b444:	str	w1, [x2, #96]
  41b448:	b	416db0 <ferror@plt+0x151c0>
  41b44c:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b450:	ldr	w0, [x0, #144]
  41b454:	cmp	w0, #0x0
  41b458:	b.le	41b484 <ferror@plt+0x19894>
  41b45c:	ldr	x1, [sp, #104]
  41b460:	ldr	x2, [x25, #16]
  41b464:	ldr	x3, [x1, #136]
  41b468:	ldr	x1, [x25, #8]
  41b46c:	add	x0, x3, w0, sxtw
  41b470:	ldr	x1, [x1, x2, lsl #3]
  41b474:	ldurb	w0, [x0, #-1]
  41b478:	cmp	w0, #0xa
  41b47c:	cset	w0, eq  // eq = none
  41b480:	str	w0, [x1, #40]
  41b484:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b488:	mov	w1, #0x17                  	// #23
  41b48c:	mov	w0, #0x121                 	// #289
  41b490:	str	w1, [x2, #96]
  41b494:	b	416db0 <ferror@plt+0x151c0>
  41b498:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b49c:	ldr	w0, [x0, #144]
  41b4a0:	cmp	w0, #0x0
  41b4a4:	b.le	41b4d0 <ferror@plt+0x198e0>
  41b4a8:	ldr	x1, [sp, #104]
  41b4ac:	ldr	x2, [x25, #16]
  41b4b0:	ldr	x3, [x1, #136]
  41b4b4:	ldr	x1, [x25, #8]
  41b4b8:	add	x0, x3, w0, sxtw
  41b4bc:	ldr	x1, [x1, x2, lsl #3]
  41b4c0:	ldurb	w0, [x0, #-1]
  41b4c4:	cmp	w0, #0xa
  41b4c8:	cset	w0, eq  // eq = none
  41b4cc:	str	w0, [x1, #40]
  41b4d0:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b4d4:	mov	w1, #0x17                  	// #23
  41b4d8:	mov	w0, #0x120                 	// #288
  41b4dc:	str	w1, [x2, #96]
  41b4e0:	b	416db0 <ferror@plt+0x151c0>
  41b4e4:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b4e8:	ldr	w1, [x0, #144]
  41b4ec:	mov	w0, #0x2c                  	// #44
  41b4f0:	cmp	w1, #0x0
  41b4f4:	b.le	416db0 <ferror@plt+0x151c0>
  41b4f8:	ldr	x2, [sp, #104]
  41b4fc:	ldr	x3, [x25, #16]
  41b500:	ldr	x5, [x2, #136]
  41b504:	ldr	x2, [x25, #8]
  41b508:	add	x1, x5, w1, sxtw
  41b50c:	ldr	x2, [x2, x3, lsl #3]
  41b510:	ldurb	w1, [x1, #-1]
  41b514:	cmp	w1, #0xa
  41b518:	cset	w1, eq  // eq = none
  41b51c:	str	w1, [x2, #40]
  41b520:	b	416db0 <ferror@plt+0x151c0>
  41b524:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b528:	ldr	w1, [x0, #144]
  41b52c:	ldr	x0, [sp, #104]
  41b530:	cmp	w1, #0x0
  41b534:	ldr	x0, [x0, #136]
  41b538:	b.le	41b558 <ferror@plt+0x19968>
  41b53c:	ldp	x3, x4, [x25, #8]
  41b540:	add	x1, x0, w1, sxtw
  41b544:	ldurb	w2, [x1, #-1]
  41b548:	ldr	x1, [x3, x4, lsl #3]
  41b54c:	cmp	w2, #0xa
  41b550:	cset	w2, eq  // eq = none
  41b554:	str	w2, [x1, #40]
  41b558:	bl	40de28 <ferror@plt+0xc238>
  41b55c:	mov	w2, w0
  41b560:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x6320>
  41b564:	mov	w0, #0x103                 	// #259
  41b568:	str	w2, [x1, #4080]
  41b56c:	b	416db0 <ferror@plt+0x151c0>
  41b570:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b574:	ldr	w0, [x0, #144]
  41b578:	cmp	w0, #0x0
  41b57c:	b.le	41b5a8 <ferror@plt+0x199b8>
  41b580:	ldr	x1, [sp, #104]
  41b584:	ldr	x2, [x25, #16]
  41b588:	ldr	x3, [x1, #136]
  41b58c:	ldr	x1, [x25, #8]
  41b590:	add	x0, x3, w0, sxtw
  41b594:	ldr	x1, [x1, x2, lsl #3]
  41b598:	ldurb	w0, [x0, #-1]
  41b59c:	cmp	w0, #0xa
  41b5a0:	cset	w0, eq  // eq = none
  41b5a4:	str	w0, [x1, #40]
  41b5a8:	mov	w2, #0x5                   	// #5
  41b5ac:	adrp	x1, 43a000 <ferror@plt+0x38410>
  41b5b0:	mov	x0, #0x0                   	// #0
  41b5b4:	add	x1, x1, #0xd88
  41b5b8:	bl	401ae0 <dcgettext@plt>
  41b5bc:	ldr	x1, [sp, #104]
  41b5c0:	ldr	x1, [x1, #136]
  41b5c4:	bl	40fb30 <ferror@plt+0xdf40>
  41b5c8:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b5cc:	mov	w1, #0x17                  	// #23
  41b5d0:	mov	w0, #0x111                 	// #273
  41b5d4:	str	w1, [x2, #96]
  41b5d8:	b	416db0 <ferror@plt+0x151c0>
  41b5dc:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b5e0:	ldr	w0, [x0, #144]
  41b5e4:	cmp	w0, #0x0
  41b5e8:	b.le	41b614 <ferror@plt+0x19a24>
  41b5ec:	ldr	x1, [sp, #104]
  41b5f0:	ldr	x2, [x25, #16]
  41b5f4:	ldr	x3, [x1, #136]
  41b5f8:	ldr	x1, [x25, #8]
  41b5fc:	add	x0, x3, w0, sxtw
  41b600:	ldr	x1, [x1, x2, lsl #3]
  41b604:	ldurb	w0, [x0, #-1]
  41b608:	cmp	w0, #0xa
  41b60c:	cset	w0, eq  // eq = none
  41b610:	str	w0, [x1, #40]
  41b614:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b618:	mov	w1, #0x17                  	// #23
  41b61c:	mov	w0, #0x128                 	// #296
  41b620:	str	w1, [x2, #96]
  41b624:	b	416db0 <ferror@plt+0x151c0>
  41b628:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b62c:	ldr	w0, [x0, #144]
  41b630:	cmp	w0, #0x0
  41b634:	b.le	41b660 <ferror@plt+0x19a70>
  41b638:	ldr	x1, [sp, #104]
  41b63c:	ldr	x2, [x25, #16]
  41b640:	ldr	x3, [x1, #136]
  41b644:	ldr	x1, [x25, #8]
  41b648:	add	x0, x3, w0, sxtw
  41b64c:	ldr	x1, [x1, x2, lsl #3]
  41b650:	ldurb	w0, [x0, #-1]
  41b654:	cmp	w0, #0xa
  41b658:	cset	w0, eq  // eq = none
  41b65c:	str	w0, [x1, #40]
  41b660:	adrp	x1, 43a000 <ferror@plt+0x38410>
  41b664:	add	x1, x1, #0xdb0
  41b668:	mov	w2, #0x5                   	// #5
  41b66c:	mov	x0, #0x0                   	// #0
  41b670:	bl	401ae0 <dcgettext@plt>
  41b674:	bl	40faf8 <ferror@plt+0xdf08>
  41b678:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b67c:	mov	w1, #0x3                   	// #3
  41b680:	mov	w0, #0x7d                  	// #125
  41b684:	str	w1, [x2, #96]
  41b688:	b	416db0 <ferror@plt+0x151c0>
  41b68c:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b690:	ldr	w0, [x0, #144]
  41b694:	cmp	w0, #0x0
  41b698:	b.le	41b6c4 <ferror@plt+0x19ad4>
  41b69c:	ldr	x1, [sp, #104]
  41b6a0:	ldr	x2, [x25, #16]
  41b6a4:	ldr	x3, [x1, #136]
  41b6a8:	ldr	x1, [x25, #8]
  41b6ac:	add	x0, x3, w0, sxtw
  41b6b0:	ldr	x1, [x1, x2, lsl #3]
  41b6b4:	ldurb	w0, [x0, #-1]
  41b6b8:	cmp	w0, #0xa
  41b6bc:	cset	w0, eq  // eq = none
  41b6c0:	str	w0, [x1, #40]
  41b6c4:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b6c8:	adrp	x3, 461000 <stdin@@GLIBC_2.17+0x3320>
  41b6cc:	adrp	x5, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b6d0:	mov	w2, #0x12c                 	// #300
  41b6d4:	ldr	w1, [x1, #2604]
  41b6d8:	mov	w0, #0x12e                 	// #302
  41b6dc:	ldr	w3, [x3, #3192]
  41b6e0:	mov	w4, #0x3                   	// #3
  41b6e4:	str	w4, [x5, #96]
  41b6e8:	orr	w1, w1, w3
  41b6ec:	cmp	w1, #0x0
  41b6f0:	csel	w0, w2, w0, ne  // ne = any
  41b6f4:	b	416db0 <ferror@plt+0x151c0>
  41b6f8:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b6fc:	ldr	w0, [x0, #144]
  41b700:	cmp	w0, #0x0
  41b704:	b.le	41b730 <ferror@plt+0x19b40>
  41b708:	ldr	x1, [sp, #104]
  41b70c:	ldr	x2, [x25, #16]
  41b710:	ldr	x3, [x1, #136]
  41b714:	ldr	x1, [x25, #8]
  41b718:	add	x0, x3, w0, sxtw
  41b71c:	ldr	x1, [x1, x2, lsl #3]
  41b720:	ldurb	w0, [x0, #-1]
  41b724:	cmp	w0, #0xa
  41b728:	cset	w0, eq  // eq = none
  41b72c:	str	w0, [x1, #40]
  41b730:	adrp	x1, 43a000 <ferror@plt+0x38410>
  41b734:	add	x1, x1, #0xdd0
  41b738:	mov	w2, #0x5                   	// #5
  41b73c:	mov	x0, #0x0                   	// #0
  41b740:	bl	401ae0 <dcgettext@plt>
  41b744:	bl	40faf8 <ferror@plt+0xdf08>
  41b748:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  41b74c:	adrp	x4, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b750:	mov	w3, #0x3                   	// #3
  41b754:	mov	w0, #0x7d                  	// #125
  41b758:	ldr	w1, [x2, #1412]
  41b75c:	str	w3, [x4, #96]
  41b760:	add	w1, w1, #0x1
  41b764:	str	w1, [x2, #1412]
  41b768:	b	416db0 <ferror@plt+0x151c0>
  41b76c:	adrp	x0, 43a000 <ferror@plt+0x38410>
  41b770:	add	x0, x0, #0xde0
  41b774:	bl	40d8d0 <ferror@plt+0xbce0>
  41b778:	b	41ad48 <ferror@plt+0x19158>
  41b77c:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b780:	ldr	w0, [x0, #144]
  41b784:	cmp	w0, #0x0
  41b788:	b.le	41b7b4 <ferror@plt+0x19bc4>
  41b78c:	ldr	x1, [sp, #104]
  41b790:	ldr	x2, [x25, #16]
  41b794:	ldr	x3, [x1, #136]
  41b798:	ldr	x1, [x25, #8]
  41b79c:	add	x0, x3, w0, sxtw
  41b7a0:	ldr	x1, [x1, x2, lsl #3]
  41b7a4:	ldurb	w0, [x0, #-1]
  41b7a8:	cmp	w0, #0xa
  41b7ac:	cset	w0, eq  // eq = none
  41b7b0:	str	w0, [x1, #40]
  41b7b4:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b7b8:	mov	w1, #0x3                   	// #3
  41b7bc:	mov	w0, #0x5d                  	// #93
  41b7c0:	str	w1, [x2, #96]
  41b7c4:	b	416db0 <ferror@plt+0x151c0>
  41b7c8:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b7cc:	ldr	x1, [sp, #104]
  41b7d0:	ldr	w0, [x0, #144]
  41b7d4:	ldr	x1, [x1, #136]
  41b7d8:	cmp	w0, #0x0
  41b7dc:	b.le	41b7fc <ferror@plt+0x19c0c>
  41b7e0:	ldp	x3, x4, [x25, #8]
  41b7e4:	add	x0, x1, w0, sxtw
  41b7e8:	ldurb	w2, [x0, #-1]
  41b7ec:	ldr	x0, [x3, x4, lsl #3]
  41b7f0:	cmp	w2, #0xa
  41b7f4:	cset	w2, eq  // eq = none
  41b7f8:	str	w2, [x0, #40]
  41b7fc:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  41b800:	ldrb	w1, [x1]
  41b804:	mov	w0, #0x102                 	// #258
  41b808:	str	w1, [x2, #4080]
  41b80c:	b	416db0 <ferror@plt+0x151c0>
  41b810:	ldr	x3, [sp, #104]
  41b814:	adrp	x4, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b818:	ldrb	w0, [x25, #64]
  41b81c:	mov	w2, #0x1                   	// #1
  41b820:	strb	w0, [x28]
  41b824:	add	x1, x27, #0x1
  41b828:	str	w2, [x4, #144]
  41b82c:	mov	w0, #0x2d                  	// #45
  41b830:	str	x27, [x3, #136]
  41b834:	str	x1, [x25, #24]
  41b838:	ldrb	w1, [x27, #1]
  41b83c:	strb	wzr, [x27, #1]
  41b840:	strb	w1, [x25, #64]
  41b844:	ldr	w1, [x4, #144]
  41b848:	cmp	w1, #0x0
  41b84c:	b.le	416db0 <ferror@plt+0x151c0>
  41b850:	ldr	x5, [x3, #136]
  41b854:	ldp	x2, x3, [x25, #8]
  41b858:	add	x1, x5, w1, sxtw
  41b85c:	ldurb	w1, [x1, #-1]
  41b860:	ldr	x2, [x2, x3, lsl #3]
  41b864:	cmp	w1, #0xa
  41b868:	cset	w1, eq  // eq = none
  41b86c:	str	w1, [x2, #40]
  41b870:	b	416db0 <ferror@plt+0x151c0>
  41b874:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b878:	ldr	x1, [sp, #104]
  41b87c:	ldr	w0, [x0, #144]
  41b880:	ldr	x1, [x1, #136]
  41b884:	cmp	w0, #0x0
  41b888:	b.le	41b8a8 <ferror@plt+0x19cb8>
  41b88c:	ldp	x3, x4, [x25, #8]
  41b890:	add	x0, x1, w0, sxtw
  41b894:	ldurb	w2, [x0, #-1]
  41b898:	ldr	x0, [x3, x4, lsl #3]
  41b89c:	cmp	w2, #0xa
  41b8a0:	cset	w2, eq  // eq = none
  41b8a4:	str	w2, [x0, #40]
  41b8a8:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  41b8ac:	ldrb	w3, [x1]
  41b8b0:	mov	w0, #0x102                 	// #258
  41b8b4:	mov	w1, #0x17                  	// #23
  41b8b8:	str	w3, [x2, #4080]
  41b8bc:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b8c0:	str	w1, [x2, #96]
  41b8c4:	b	416db0 <ferror@plt+0x151c0>
  41b8c8:	ldr	x2, [sp, #104]
  41b8cc:	adrp	x3, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b8d0:	ldrb	w0, [x25, #64]
  41b8d4:	mov	w1, #0x1                   	// #1
  41b8d8:	strb	w0, [x28]
  41b8dc:	add	x0, x27, #0x1
  41b8e0:	str	w1, [x3, #144]
  41b8e4:	str	x27, [x2, #136]
  41b8e8:	str	x0, [x25, #24]
  41b8ec:	ldrb	w0, [x27, #1]
  41b8f0:	strb	wzr, [x27, #1]
  41b8f4:	strb	w0, [x25, #64]
  41b8f8:	ldr	w1, [x3, #144]
  41b8fc:	cmp	w1, #0x0
  41b900:	b.le	41b99c <ferror@plt+0x19dac>
  41b904:	ldr	x5, [x2, #136]
  41b908:	mov	w0, #0x5e                  	// #94
  41b90c:	ldp	x2, x3, [x25, #8]
  41b910:	add	x1, x5, w1, sxtw
  41b914:	ldurb	w1, [x1, #-1]
  41b918:	ldr	x2, [x2, x3, lsl #3]
  41b91c:	cmp	w1, #0xa
  41b920:	cset	w1, eq  // eq = none
  41b924:	str	w1, [x2, #40]
  41b928:	b	416db0 <ferror@plt+0x151c0>
  41b92c:	ldr	x2, [sp, #104]
  41b930:	adrp	x3, 465000 <stdin@@GLIBC_2.17+0x7320>
  41b934:	ldrb	w0, [x25, #64]
  41b938:	mov	w1, #0x1                   	// #1
  41b93c:	strb	w0, [x28]
  41b940:	add	x0, x27, #0x1
  41b944:	str	w1, [x3, #144]
  41b948:	str	x27, [x2, #136]
  41b94c:	str	x0, [x25, #24]
  41b950:	ldrb	w0, [x27, #1]
  41b954:	strb	wzr, [x27, #1]
  41b958:	strb	w0, [x25, #64]
  41b95c:	ldr	w0, [x3, #144]
  41b960:	cmp	w0, #0x0
  41b964:	b.le	41b988 <ferror@plt+0x19d98>
  41b968:	ldr	x3, [x2, #136]
  41b96c:	ldp	x1, x2, [x25, #8]
  41b970:	add	x0, x3, w0, sxtw
  41b974:	ldurb	w0, [x0, #-1]
  41b978:	ldr	x1, [x1, x2, lsl #3]
  41b97c:	cmp	w0, #0xa
  41b980:	cset	w0, eq  // eq = none
  41b984:	str	w0, [x1, #40]
  41b988:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41b98c:	mov	w1, #0x17                  	// #23
  41b990:	mov	w0, #0x5e                  	// #94
  41b994:	str	w1, [x2, #96]
  41b998:	b	416db0 <ferror@plt+0x151c0>
  41b99c:	mov	w0, #0x5e                  	// #94
  41b9a0:	b	416db0 <ferror@plt+0x151c0>
  41b9a4:	ldr	w0, [x20]
  41b9a8:	ldp	x27, x28, [x25, #8]
  41b9ac:	cmp	w0, #0x0
  41b9b0:	b.le	41b9d0 <ferror@plt+0x19de0>
  41b9b4:	ldr	x2, [x19]
  41b9b8:	ldr	x1, [x27, x28, lsl #3]
  41b9bc:	add	x0, x2, w0, sxtw
  41b9c0:	ldurb	w0, [x0, #-1]
  41b9c4:	cmp	w0, #0xa
  41b9c8:	cset	w0, eq  // eq = none
  41b9cc:	str	w0, [x1, #40]
  41b9d0:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  41b9d4:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  41b9d8:	ldrb	w26, [x25, #64]
  41b9dc:	ldr	x1, [x1, #1712]
  41b9e0:	ldr	x3, [x0, #1696]
  41b9e4:	ldr	w2, [x25]
  41b9e8:	ldr	x24, [x25, #24]
  41b9ec:	ldr	w0, [x1, x3, lsl #2]
  41b9f0:	and	w0, w0, #0xfffffffb
  41b9f4:	str	w0, [x1, x3, lsl #2]
  41b9f8:	b	416bd0 <ferror@plt+0x14fe0>
  41b9fc:	ldr	w0, [x20]
  41ba00:	ldp	x27, x28, [x25, #8]
  41ba04:	cmp	w0, #0x0
  41ba08:	b.le	41ba28 <ferror@plt+0x19e38>
  41ba0c:	ldr	x2, [x19]
  41ba10:	ldr	x1, [x27, x28, lsl #3]
  41ba14:	add	x0, x2, w0, sxtw
  41ba18:	ldurb	w0, [x0, #-1]
  41ba1c:	cmp	w0, #0xa
  41ba20:	cset	w0, eq  // eq = none
  41ba24:	str	w0, [x1, #40]
  41ba28:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  41ba2c:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  41ba30:	ldrb	w26, [x25, #64]
  41ba34:	ldr	x1, [x1, #1712]
  41ba38:	ldr	x3, [x0, #1696]
  41ba3c:	ldr	w2, [x25]
  41ba40:	ldr	x24, [x25, #24]
  41ba44:	ldr	w0, [x1, x3, lsl #2]
  41ba48:	and	w0, w0, #0xfffffffd
  41ba4c:	str	w0, [x1, x3, lsl #2]
  41ba50:	b	416bd0 <ferror@plt+0x14fe0>
  41ba54:	ldr	w0, [x20]
  41ba58:	ldp	x27, x28, [x25, #8]
  41ba5c:	cmp	w0, #0x0
  41ba60:	b.le	41ba80 <ferror@plt+0x19e90>
  41ba64:	ldr	x2, [x19]
  41ba68:	ldr	x1, [x27, x28, lsl #3]
  41ba6c:	add	x0, x2, w0, sxtw
  41ba70:	ldurb	w0, [x0, #-1]
  41ba74:	cmp	w0, #0xa
  41ba78:	cset	w0, eq  // eq = none
  41ba7c:	str	w0, [x1, #40]
  41ba80:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  41ba84:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  41ba88:	ldrb	w26, [x25, #64]
  41ba8c:	ldr	x1, [x1, #1712]
  41ba90:	ldr	x3, [x0, #1696]
  41ba94:	ldr	w2, [x25]
  41ba98:	ldr	x24, [x25, #24]
  41ba9c:	ldr	w0, [x1, x3, lsl #2]
  41baa0:	and	w0, w0, #0xfffffffe
  41baa4:	str	w0, [x1, x3, lsl #2]
  41baa8:	b	416bd0 <ferror@plt+0x14fe0>
  41baac:	ldr	w0, [x20]
  41bab0:	ldp	x27, x28, [x25, #8]
  41bab4:	cmp	w0, #0x0
  41bab8:	b.le	41bad8 <ferror@plt+0x19ee8>
  41babc:	ldr	x2, [x19]
  41bac0:	ldr	x1, [x27, x28, lsl #3]
  41bac4:	add	x0, x2, w0, sxtw
  41bac8:	ldurb	w0, [x0, #-1]
  41bacc:	cmp	w0, #0xa
  41bad0:	cset	w0, eq  // eq = none
  41bad4:	str	w0, [x1, #40]
  41bad8:	mov	w0, #0x3                   	// #3
  41badc:	ldrb	w26, [x25, #64]
  41bae0:	mov	w2, w0
  41bae4:	str	w0, [x25]
  41bae8:	ldr	x24, [x25, #24]
  41baec:	b	416bd0 <ferror@plt+0x14fe0>
  41baf0:	ldr	w0, [x20]
  41baf4:	ldp	x27, x28, [x25, #8]
  41baf8:	cmp	w0, #0x0
  41bafc:	b.le	41bb1c <ferror@plt+0x19f2c>
  41bb00:	ldr	x2, [x19]
  41bb04:	ldr	x1, [x27, x28, lsl #3]
  41bb08:	add	x0, x2, w0, sxtw
  41bb0c:	ldurb	w0, [x0, #-1]
  41bb10:	cmp	w0, #0xa
  41bb14:	cset	w0, eq  // eq = none
  41bb18:	str	w0, [x1, #40]
  41bb1c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  41bb20:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  41bb24:	ldrb	w26, [x25, #64]
  41bb28:	ldr	x1, [x1, #1712]
  41bb2c:	ldr	x3, [x0, #1696]
  41bb30:	ldr	w2, [x25]
  41bb34:	ldr	x24, [x25, #24]
  41bb38:	ldr	w0, [x1, x3, lsl #2]
  41bb3c:	orr	w0, w0, #0x4
  41bb40:	str	w0, [x1, x3, lsl #2]
  41bb44:	b	416bd0 <ferror@plt+0x14fe0>
  41bb48:	ldr	w0, [x20]
  41bb4c:	ldp	x27, x28, [x25, #8]
  41bb50:	cmp	w0, #0x0
  41bb54:	b.le	41bb74 <ferror@plt+0x19f84>
  41bb58:	ldr	x2, [x19]
  41bb5c:	ldr	x1, [x27, x28, lsl #3]
  41bb60:	add	x0, x2, w0, sxtw
  41bb64:	ldurb	w0, [x0, #-1]
  41bb68:	cmp	w0, #0xa
  41bb6c:	cset	w0, eq  // eq = none
  41bb70:	str	w0, [x1, #40]
  41bb74:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  41bb78:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  41bb7c:	ldrb	w26, [x25, #64]
  41bb80:	ldr	x1, [x1, #1712]
  41bb84:	ldr	x3, [x0, #1696]
  41bb88:	ldr	w2, [x25]
  41bb8c:	ldr	x24, [x25, #24]
  41bb90:	ldr	w0, [x1, x3, lsl #2]
  41bb94:	orr	w0, w0, #0x2
  41bb98:	str	w0, [x1, x3, lsl #2]
  41bb9c:	b	416bd0 <ferror@plt+0x14fe0>
  41bba0:	ldr	w0, [x20]
  41bba4:	ldp	x27, x28, [x25, #8]
  41bba8:	cmp	w0, #0x0
  41bbac:	b.le	41bbcc <ferror@plt+0x19fdc>
  41bbb0:	ldr	x2, [x19]
  41bbb4:	ldr	x1, [x27, x28, lsl #3]
  41bbb8:	add	x0, x2, w0, sxtw
  41bbbc:	ldurb	w0, [x0, #-1]
  41bbc0:	cmp	w0, #0xa
  41bbc4:	cset	w0, eq  // eq = none
  41bbc8:	str	w0, [x1, #40]
  41bbcc:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  41bbd0:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  41bbd4:	ldrb	w26, [x25, #64]
  41bbd8:	ldr	x1, [x1, #1712]
  41bbdc:	ldr	x3, [x0, #1696]
  41bbe0:	ldr	w2, [x25]
  41bbe4:	ldr	x24, [x25, #24]
  41bbe8:	ldr	w0, [x1, x3, lsl #2]
  41bbec:	orr	w0, w0, #0x1
  41bbf0:	str	w0, [x1, x3, lsl #2]
  41bbf4:	b	416bd0 <ferror@plt+0x14fe0>
  41bbf8:	ldr	w0, [x20]
  41bbfc:	ldp	x27, x28, [x25, #8]
  41bc00:	cmp	w0, #0x0
  41bc04:	b.le	41bc24 <ferror@plt+0x1a034>
  41bc08:	ldr	x2, [x19]
  41bc0c:	ldr	x1, [x27, x28, lsl #3]
  41bc10:	add	x0, x2, w0, sxtw
  41bc14:	ldurb	w0, [x0, #-1]
  41bc18:	cmp	w0, #0xa
  41bc1c:	cset	w0, eq  // eq = none
  41bc20:	str	w0, [x1, #40]
  41bc24:	mov	w0, #0x2b                  	// #43
  41bc28:	ldrb	w26, [x25, #64]
  41bc2c:	mov	w2, w0
  41bc30:	str	w0, [x25]
  41bc34:	ldr	x24, [x25, #24]
  41bc38:	b	416bd0 <ferror@plt+0x14fe0>
  41bc3c:	ldr	w0, [x20]
  41bc40:	ldp	x27, x28, [x25, #8]
  41bc44:	cmp	w0, #0x0
  41bc48:	b.le	41bc68 <ferror@plt+0x1a078>
  41bc4c:	ldr	x2, [x19]
  41bc50:	ldr	x1, [x27, x28, lsl #3]
  41bc54:	add	x0, x2, w0, sxtw
  41bc58:	ldurb	w0, [x0, #-1]
  41bc5c:	cmp	w0, #0xa
  41bc60:	cset	w0, eq  // eq = none
  41bc64:	str	w0, [x1, #40]
  41bc68:	mov	w0, #0x3                   	// #3
  41bc6c:	ldrb	w26, [x25, #64]
  41bc70:	mov	w2, w0
  41bc74:	str	w0, [x25]
  41bc78:	ldr	x24, [x25, #24]
  41bc7c:	b	416bd0 <ferror@plt+0x14fe0>
  41bc80:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41bc84:	ldr	w0, [x0, #144]
  41bc88:	cmp	w0, #0x0
  41bc8c:	b.le	41bcb8 <ferror@plt+0x1a0c8>
  41bc90:	ldr	x1, [sp, #104]
  41bc94:	ldr	x2, [x25, #16]
  41bc98:	ldr	x3, [x1, #136]
  41bc9c:	ldr	x1, [x25, #8]
  41bca0:	add	x0, x3, w0, sxtw
  41bca4:	ldr	x1, [x1, x2, lsl #3]
  41bca8:	ldurb	w0, [x0, #-1]
  41bcac:	cmp	w0, #0xa
  41bcb0:	cset	w0, eq  // eq = none
  41bcb4:	str	w0, [x1, #40]
  41bcb8:	adrp	x1, 43a000 <ferror@plt+0x38410>
  41bcbc:	add	x1, x1, #0xd60
  41bcc0:	mov	w2, #0x5                   	// #5
  41bcc4:	mov	x0, #0x0                   	// #0
  41bcc8:	bl	401ae0 <dcgettext@plt>
  41bccc:	bl	40faf8 <ferror@plt+0xdf08>
  41bcd0:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  41bcd4:	adrp	x4, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41bcd8:	mov	w3, #0x3                   	// #3
  41bcdc:	mov	w0, #0x22                  	// #34
  41bce0:	ldr	w1, [x2, #1412]
  41bce4:	str	w3, [x4, #96]
  41bce8:	add	w1, w1, #0x1
  41bcec:	str	w1, [x2, #1412]
  41bcf0:	b	416db0 <ferror@plt+0x151c0>
  41bcf4:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41bcf8:	ldr	w0, [x0, #144]
  41bcfc:	cmp	w0, #0x0
  41bd00:	b.le	41bd2c <ferror@plt+0x1a13c>
  41bd04:	ldr	x1, [sp, #104]
  41bd08:	ldr	x2, [x25, #16]
  41bd0c:	ldr	x3, [x1, #136]
  41bd10:	ldr	x1, [x25, #8]
  41bd14:	add	x0, x3, w0, sxtw
  41bd18:	ldr	x1, [x1, x2, lsl #3]
  41bd1c:	ldurb	w0, [x0, #-1]
  41bd20:	cmp	w0, #0xa
  41bd24:	cset	w0, eq  // eq = none
  41bd28:	str	w0, [x1, #40]
  41bd2c:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41bd30:	mov	w1, #0x3                   	// #3
  41bd34:	mov	w0, #0x22                  	// #34
  41bd38:	str	w1, [x2, #96]
  41bd3c:	b	416db0 <ferror@plt+0x151c0>
  41bd40:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41bd44:	ldr	x1, [sp, #104]
  41bd48:	ldr	w0, [x0, #144]
  41bd4c:	ldr	x1, [x1, #136]
  41bd50:	cmp	w0, #0x0
  41bd54:	b.le	41bd74 <ferror@plt+0x1a184>
  41bd58:	ldp	x3, x4, [x25, #8]
  41bd5c:	add	x0, x1, w0, sxtw
  41bd60:	ldurb	w2, [x0, #-1]
  41bd64:	ldr	x0, [x3, x4, lsl #3]
  41bd68:	cmp	w2, #0xa
  41bd6c:	cset	w2, eq  // eq = none
  41bd70:	str	w2, [x0, #40]
  41bd74:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  41bd78:	ldrb	w1, [x1]
  41bd7c:	mov	w0, #0x102                 	// #258
  41bd80:	str	w1, [x2, #4080]
  41bd84:	b	416db0 <ferror@plt+0x151c0>
  41bd88:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41bd8c:	ldr	w0, [x0, #144]
  41bd90:	cmp	w0, #0x0
  41bd94:	b.le	41bdc0 <ferror@plt+0x1a1d0>
  41bd98:	ldr	x1, [sp, #104]
  41bd9c:	ldr	x2, [x25, #16]
  41bda0:	ldr	x3, [x1, #136]
  41bda4:	ldr	x1, [x25, #8]
  41bda8:	add	x0, x3, w0, sxtw
  41bdac:	ldr	x1, [x1, x2, lsl #3]
  41bdb0:	ldurb	w0, [x0, #-1]
  41bdb4:	cmp	w0, #0xa
  41bdb8:	cset	w0, eq  // eq = none
  41bdbc:	str	w0, [x1, #40]
  41bdc0:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41bdc4:	mov	w1, #0x3                   	// #3
  41bdc8:	mov	w0, #0x5e                  	// #94
  41bdcc:	str	w1, [x2, #96]
  41bdd0:	b	416db0 <ferror@plt+0x151c0>
  41bdd4:	ldr	w0, [x20]
  41bdd8:	cmp	w0, #0x0
  41bddc:	b.le	41be00 <ferror@plt+0x1a210>
  41bde0:	ldr	x3, [x19]
  41bde4:	ldp	x1, x2, [x25, #8]
  41bde8:	add	x0, x3, w0, sxtw
  41bdec:	ldurb	w0, [x0, #-1]
  41bdf0:	ldr	x1, [x1, x2, lsl #3]
  41bdf4:	cmp	w0, #0xa
  41bdf8:	cset	w0, eq  // eq = none
  41bdfc:	str	w0, [x1, #40]
  41be00:	mov	w2, #0x5                   	// #5
  41be04:	adrp	x1, 43a000 <ferror@plt+0x38410>
  41be08:	mov	x0, #0x0                   	// #0
  41be0c:	add	x1, x1, #0xd40
  41be10:	bl	401ae0 <dcgettext@plt>
  41be14:	ldr	x1, [x19]
  41be18:	bl	40fb30 <ferror@plt+0xdf40>
  41be1c:	ldrb	w26, [x25, #64]
  41be20:	ldr	w2, [x25]
  41be24:	ldp	x27, x28, [x25, #8]
  41be28:	ldr	x24, [x25, #24]
  41be2c:	b	416bd0 <ferror@plt+0x14fe0>
  41be30:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41be34:	ldr	x1, [sp, #104]
  41be38:	ldr	w0, [x0, #144]
  41be3c:	ldr	x1, [x1, #136]
  41be40:	cmp	w0, #0x0
  41be44:	b.le	41be6c <ferror@plt+0x1a27c>
  41be48:	ldp	x2, x4, [x25, #8]
  41be4c:	add	x3, x1, w0, sxtw
  41be50:	ldurb	w3, [x3, #-1]
  41be54:	ldr	x2, [x2, x4, lsl #3]
  41be58:	cmp	w3, #0xa
  41be5c:	cset	w3, eq  // eq = none
  41be60:	cmp	w0, #0x7ff
  41be64:	str	w3, [x2, #40]
  41be68:	b.gt	41760c <ferror@plt+0x15a1c>
  41be6c:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  41be70:	mov	x2, #0x800                 	// #2048
  41be74:	add	x0, x0, #0xa68
  41be78:	bl	401b50 <strncpy@plt>
  41be7c:	mov	w0, #0x107                 	// #263
  41be80:	b	416db0 <ferror@plt+0x151c0>
  41be84:	ldr	x2, [sp, #104]
  41be88:	adrp	x3, 465000 <stdin@@GLIBC_2.17+0x7320>
  41be8c:	ldrb	w0, [x25, #64]
  41be90:	mov	w1, #0x1                   	// #1
  41be94:	strb	w0, [x28]
  41be98:	add	x0, x27, #0x1
  41be9c:	str	w1, [x3, #144]
  41bea0:	str	x27, [x2, #136]
  41bea4:	str	x0, [x25, #24]
  41bea8:	ldrb	w0, [x27, #1]
  41beac:	strb	wzr, [x27, #1]
  41beb0:	strb	w0, [x25, #64]
  41beb4:	ldr	w0, [x3, #144]
  41beb8:	cmp	w0, #0x0
  41bebc:	b.le	41bee0 <ferror@plt+0x1a2f0>
  41bec0:	ldr	x3, [x2, #136]
  41bec4:	ldp	x1, x2, [x25, #8]
  41bec8:	add	x0, x3, w0, sxtw
  41becc:	ldurb	w0, [x0, #-1]
  41bed0:	ldr	x1, [x1, x2, lsl #3]
  41bed4:	cmp	w0, #0xa
  41bed8:	cset	w0, eq  // eq = none
  41bedc:	str	w0, [x1, #40]
  41bee0:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41bee4:	mov	w1, #0xf                   	// #15
  41bee8:	mov	w0, #0x3e                  	// #62
  41beec:	str	w1, [x2, #96]
  41bef0:	b	416db0 <ferror@plt+0x151c0>
  41bef4:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41bef8:	ldr	w0, [x0, #144]
  41befc:	cmp	w0, #0x0
  41bf00:	b.le	41bf2c <ferror@plt+0x1a33c>
  41bf04:	ldr	x1, [sp, #104]
  41bf08:	ldr	x2, [x25, #16]
  41bf0c:	ldr	x3, [x1, #136]
  41bf10:	ldr	x1, [x25, #8]
  41bf14:	add	x0, x3, w0, sxtw
  41bf18:	ldr	x1, [x1, x2, lsl #3]
  41bf1c:	ldurb	w0, [x0, #-1]
  41bf20:	cmp	w0, #0xa
  41bf24:	cset	w0, eq  // eq = none
  41bf28:	str	w0, [x1, #40]
  41bf2c:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41bf30:	mov	w1, #0x3                   	// #3
  41bf34:	mov	w0, #0x3e                  	// #62
  41bf38:	str	w1, [x2, #96]
  41bf3c:	b	416db0 <ferror@plt+0x151c0>
  41bf40:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41bf44:	ldr	x1, [sp, #104]
  41bf48:	ldr	w0, [x0, #144]
  41bf4c:	ldr	x1, [x1, #136]
  41bf50:	cmp	w0, #0x0
  41bf54:	b.le	41bf74 <ferror@plt+0x1a384>
  41bf58:	ldp	x3, x4, [x25, #8]
  41bf5c:	add	x0, x1, w0, sxtw
  41bf60:	ldurb	w2, [x0, #-1]
  41bf64:	ldr	x0, [x3, x4, lsl #3]
  41bf68:	cmp	w2, #0xa
  41bf6c:	cset	w2, eq  // eq = none
  41bf70:	str	w2, [x0, #40]
  41bf74:	ldrb	w0, [x1]
  41bf78:	b	416db0 <ferror@plt+0x151c0>
  41bf7c:	ldr	w0, [x20]
  41bf80:	ldp	x27, x28, [x25, #8]
  41bf84:	cmp	w0, #0x0
  41bf88:	b.le	41bfa8 <ferror@plt+0x1a3b8>
  41bf8c:	ldr	x2, [x19]
  41bf90:	ldr	x1, [x27, x28, lsl #3]
  41bf94:	add	x0, x2, w0, sxtw
  41bf98:	ldurb	w0, [x0, #-1]
  41bf9c:	cmp	w0, #0xa
  41bfa0:	cset	w0, eq  // eq = none
  41bfa4:	str	w0, [x1, #40]
  41bfa8:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  41bfac:	ldrb	w26, [x25, #64]
  41bfb0:	ldr	w2, [x25]
  41bfb4:	ldr	w0, [x1, #1412]
  41bfb8:	ldr	x24, [x25, #24]
  41bfbc:	add	w0, w0, #0x1
  41bfc0:	str	w0, [x1, #1412]
  41bfc4:	b	416bd0 <ferror@plt+0x14fe0>
  41bfc8:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41bfcc:	ldr	w0, [x0, #144]
  41bfd0:	cmp	w0, #0x0
  41bfd4:	b.le	41c000 <ferror@plt+0x1a410>
  41bfd8:	ldr	x1, [sp, #104]
  41bfdc:	ldr	x2, [x25, #16]
  41bfe0:	ldr	x3, [x1, #136]
  41bfe4:	ldr	x1, [x25, #8]
  41bfe8:	add	x0, x3, w0, sxtw
  41bfec:	ldr	x1, [x1, x2, lsl #3]
  41bff0:	ldurb	w0, [x0, #-1]
  41bff4:	cmp	w0, #0xa
  41bff8:	cset	w0, eq  // eq = none
  41bffc:	str	w0, [x1, #40]
  41c000:	bl	4125b0 <ferror@plt+0x109c0>
  41c004:	mov	w0, #0x28                  	// #40
  41c008:	b	416db0 <ferror@plt+0x151c0>
  41c00c:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41c010:	mov	x7, x28
  41c014:	mov	x9, x27
  41c018:	ldr	w0, [x0, #144]
  41c01c:	cmp	w0, #0x0
  41c020:	b.le	41c04c <ferror@plt+0x1a45c>
  41c024:	ldr	x1, [sp, #104]
  41c028:	ldr	x2, [x25, #16]
  41c02c:	ldr	x3, [x1, #136]
  41c030:	ldr	x1, [x25, #8]
  41c034:	add	x0, x3, w0, sxtw
  41c038:	ldr	x1, [x1, x2, lsl #3]
  41c03c:	ldurb	w0, [x0, #-1]
  41c040:	cmp	w0, #0xa
  41c044:	cset	w0, eq  // eq = none
  41c048:	str	w0, [x1, #40]
  41c04c:	stp	x7, x9, [sp, #112]
  41c050:	bl	4125b0 <ferror@plt+0x109c0>
  41c054:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41c058:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  41c05c:	ldr	w0, [x0, #2604]
  41c060:	ldr	w1, [x1, #3192]
  41c064:	orr	w0, w0, w1
  41c068:	cbnz	w0, 41c150 <ferror@plt+0x1a560>
  41c06c:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41c070:	mov	w1, #0x29                  	// #41
  41c074:	mov	w0, #0x28                  	// #40
  41c078:	str	w1, [x2, #96]
  41c07c:	b	416db0 <ferror@plt+0x151c0>
  41c080:	ldr	w0, [x20]
  41c084:	mov	x24, x28
  41c088:	mov	x9, x27
  41c08c:	cmp	w0, #0x0
  41c090:	b.le	41c0b4 <ferror@plt+0x1a4c4>
  41c094:	ldr	x3, [x19]
  41c098:	ldp	x1, x2, [x25, #8]
  41c09c:	add	x0, x3, w0, sxtw
  41c0a0:	ldurb	w0, [x0, #-1]
  41c0a4:	ldr	x1, [x1, x2, lsl #3]
  41c0a8:	cmp	w0, #0xa
  41c0ac:	cset	w0, eq  // eq = none
  41c0b0:	str	w0, [x1, #40]
  41c0b4:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41c0b8:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  41c0bc:	ldrb	w26, [x25, #64]
  41c0c0:	ldr	w0, [x0, #2604]
  41c0c4:	ldr	w1, [x1, #3192]
  41c0c8:	orr	w0, w0, w1
  41c0cc:	cbnz	w0, 41c18c <ferror@plt+0x1a59c>
  41c0d0:	mov	w0, #0x16                  	// #22
  41c0d4:	bl	4161c8 <ferror@plt+0x145d8>
  41c0d8:	ldr	w2, [x25]
  41c0dc:	ldp	x27, x28, [x25, #8]
  41c0e0:	ldr	x24, [x25, #24]
  41c0e4:	b	416bd0 <ferror@plt+0x14fe0>
  41c0e8:	ldr	w0, [x20]
  41c0ec:	mov	x24, x28
  41c0f0:	mov	x9, x27
  41c0f4:	cmp	w0, #0x0
  41c0f8:	b.le	41c11c <ferror@plt+0x1a52c>
  41c0fc:	ldr	x3, [x19]
  41c100:	ldp	x1, x2, [x25, #8]
  41c104:	add	x0, x3, w0, sxtw
  41c108:	ldurb	w0, [x0, #-1]
  41c10c:	ldr	x1, [x1, x2, lsl #3]
  41c110:	cmp	w0, #0xa
  41c114:	cset	w0, eq  // eq = none
  41c118:	str	w0, [x1, #40]
  41c11c:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  41c120:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  41c124:	ldrb	w26, [x25, #64]
  41c128:	ldr	x1, [x1, #1696]
  41c12c:	ldr	x0, [x0, #1712]
  41c130:	ldr	w0, [x0, x1, lsl #2]
  41c134:	tbz	w0, #2, 41c1c4 <ferror@plt+0x1a5d4>
  41c138:	mov	w0, #0x17                  	// #23
  41c13c:	bl	4161c8 <ferror@plt+0x145d8>
  41c140:	ldr	w2, [x25]
  41c144:	ldp	x27, x28, [x25, #8]
  41c148:	ldr	x24, [x25, #24]
  41c14c:	b	416bd0 <ferror@plt+0x14fe0>
  41c150:	ldrb	w0, [x25, #64]
  41c154:	adrp	x3, 465000 <stdin@@GLIBC_2.17+0x7320>
  41c158:	ldp	x7, x9, [sp, #112]
  41c15c:	strb	w0, [x7]
  41c160:	ldr	x0, [sp, #104]
  41c164:	mov	w2, #0x1                   	// #1
  41c168:	str	w2, [x3, #144]
  41c16c:	str	x9, [x0, #136]
  41c170:	add	x1, x9, #0x1
  41c174:	str	x1, [x25, #24]
  41c178:	mov	w0, #0x28                  	// #40
  41c17c:	ldrb	w1, [x9, #1]
  41c180:	strb	wzr, [x9, #1]
  41c184:	strb	w1, [x25, #64]
  41c188:	b	416db0 <ferror@plt+0x151c0>
  41c18c:	ldr	x0, [sp, #104]
  41c190:	adrp	x2, 465000 <stdin@@GLIBC_2.17+0x7320>
  41c194:	strb	w26, [x24]
  41c198:	mov	w1, #0x1                   	// #1
  41c19c:	str	w1, [x2, #144]
  41c1a0:	str	x9, [x0, #136]
  41c1a4:	add	x0, x9, #0x1
  41c1a8:	str	x0, [x25, #24]
  41c1ac:	ldrb	w0, [x9, #1]
  41c1b0:	strb	wzr, [x9, #1]
  41c1b4:	strb	w0, [x25, #64]
  41c1b8:	bl	4125b0 <ferror@plt+0x109c0>
  41c1bc:	mov	w0, #0x28                  	// #40
  41c1c0:	b	416db0 <ferror@plt+0x151c0>
  41c1c4:	ldr	x1, [sp, #104]
  41c1c8:	adrp	x2, 465000 <stdin@@GLIBC_2.17+0x7320>
  41c1cc:	strb	w26, [x24]
  41c1d0:	mov	w0, #0x1                   	// #1
  41c1d4:	str	w0, [x2, #144]
  41c1d8:	mov	w0, #0x2f                  	// #47
  41c1dc:	str	x9, [x1, #136]
  41c1e0:	add	x1, x9, #0x1
  41c1e4:	str	x1, [x25, #24]
  41c1e8:	ldrb	w1, [x9, #1]
  41c1ec:	strb	wzr, [x9, #1]
  41c1f0:	strb	w1, [x25, #64]
  41c1f4:	b	416db0 <ferror@plt+0x151c0>
  41c1f8:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41c1fc:	ldr	x1, [sp, #104]
  41c200:	ldr	w0, [x0, #144]
  41c204:	ldr	x1, [x1, #136]
  41c208:	cmp	w0, #0x0
  41c20c:	b.le	41c22c <ferror@plt+0x1a63c>
  41c210:	ldp	x3, x4, [x25, #8]
  41c214:	add	x0, x1, w0, sxtw
  41c218:	ldurb	w2, [x0, #-1]
  41c21c:	ldr	x0, [x3, x4, lsl #3]
  41c220:	cmp	w2, #0xa
  41c224:	cset	w2, eq  // eq = none
  41c228:	str	w2, [x0, #40]
  41c22c:	ldrb	w0, [x1]
  41c230:	b	416db0 <ferror@plt+0x151c0>
  41c234:	ldr	w0, [x20]
  41c238:	cmp	w0, #0x0
  41c23c:	b.le	41c260 <ferror@plt+0x1a670>
  41c240:	ldr	x3, [x19]
  41c244:	ldp	x1, x2, [x25, #8]
  41c248:	add	x0, x3, w0, sxtw
  41c24c:	ldurb	w0, [x0, #-1]
  41c250:	ldr	x1, [x1, x2, lsl #3]
  41c254:	cmp	w0, #0xa
  41c258:	cset	w0, eq  // eq = none
  41c25c:	str	w0, [x1, #40]
  41c260:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  41c264:	ldr	x0, [x0, #1696]
  41c268:	cbnz	x0, 41c298 <ferror@plt+0x1a6a8>
  41c26c:	adrp	x1, 43a000 <ferror@plt+0x38410>
  41c270:	add	x1, x1, #0xd28
  41c274:	mov	w2, #0x5                   	// #5
  41c278:	mov	x0, #0x0                   	// #0
  41c27c:	bl	401ae0 <dcgettext@plt>
  41c280:	bl	40faf8 <ferror@plt+0xdf08>
  41c284:	ldrb	w26, [x25, #64]
  41c288:	ldr	w2, [x25]
  41c28c:	ldp	x27, x28, [x25, #8]
  41c290:	ldr	x24, [x25, #24]
  41c294:	b	416bd0 <ferror@plt+0x14fe0>
  41c298:	bl	412628 <ferror@plt+0x10a38>
  41c29c:	mov	w0, #0x29                  	// #41
  41c2a0:	b	416db0 <ferror@plt+0x151c0>
  41c2a4:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41c2a8:	ldr	x1, [sp, #104]
  41c2ac:	ldr	w0, [x0, #144]
  41c2b0:	ldr	x1, [x1, #136]
  41c2b4:	cmp	w0, #0x0
  41c2b8:	b.le	41c2d8 <ferror@plt+0x1a6e8>
  41c2bc:	ldp	x3, x4, [x25, #8]
  41c2c0:	add	x0, x1, w0, sxtw
  41c2c4:	ldurb	w2, [x0, #-1]
  41c2c8:	ldr	x0, [x3, x4, lsl #3]
  41c2cc:	cmp	w2, #0xa
  41c2d0:	cset	w2, eq  // eq = none
  41c2d4:	str	w2, [x0, #40]
  41c2d8:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  41c2dc:	ldrb	w1, [x1]
  41c2e0:	mov	w0, #0x102                 	// #258
  41c2e4:	str	w1, [x2, #4080]
  41c2e8:	b	416db0 <ferror@plt+0x151c0>
  41c2ec:	ldr	w24, [x20]
  41c2f0:	ldr	x1, [x19]
  41c2f4:	cmp	w24, #0x0
  41c2f8:	sxtw	x0, w24
  41c2fc:	sub	x0, x0, #0x1
  41c300:	ldrb	w26, [x1, x0]
  41c304:	b.le	41c4e8 <ferror@plt+0x1a8f8>
  41c308:	ldp	x2, x4, [x25, #8]
  41c30c:	cmp	w26, #0xa
  41c310:	cset	w3, eq  // eq = none
  41c314:	ldr	x2, [x2, x4, lsl #3]
  41c318:	str	w3, [x2, #40]
  41c31c:	ldrb	w26, [x1, x0]
  41c320:	cmp	w26, #0x7d
  41c324:	cset	w28, ne  // ne = any
  41c328:	cmp	w24, #0x800
  41c32c:	b.gt	41760c <ferror@plt+0x15a1c>
  41c330:	adrp	x27, 462000 <stdin@@GLIBC_2.17+0x4320>
  41c334:	add	x27, x27, #0xa68
  41c338:	add	x1, x1, #0x1
  41c33c:	mov	x2, #0x800                 	// #2048
  41c340:	mov	x0, x27
  41c344:	bl	401b50 <strncpy@plt>
  41c348:	sub	w1, w24, #0x2
  41c34c:	mov	x0, x27
  41c350:	sub	w1, w1, w28
  41c354:	strb	wzr, [x27, w1, sxtw]
  41c358:	bl	413930 <ferror@plt+0x11d40>
  41c35c:	mov	x24, x0
  41c360:	cbz	x0, 41c4a8 <ferror@plt+0x1a8b8>
  41c364:	bl	401790 <strlen@plt>
  41c368:	mov	x2, x0
  41c36c:	cmp	w26, #0x7d
  41c370:	b.eq	41c388 <ferror@plt+0x1a798>  // b.none
  41c374:	ldr	x1, [x19]
  41c378:	mov	w0, w26
  41c37c:	str	x2, [sp, #120]
  41c380:	bl	416100 <ferror@plt+0x14510>
  41c384:	ldr	x2, [sp, #120]
  41c388:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41c38c:	ldp	x27, x28, [x25, #8]
  41c390:	ldr	w0, [x0, #2604]
  41c394:	cbnz	w0, 41c4d4 <ferror@plt+0x1a8e4>
  41c398:	ldrb	w0, [x24]
  41c39c:	cmp	w0, #0x5e
  41c3a0:	b.eq	41c480 <ferror@plt+0x1a890>  // b.none
  41c3a4:	cbz	x2, 41c3b8 <ferror@plt+0x1a7c8>
  41c3a8:	add	x2, x24, x2
  41c3ac:	ldurb	w0, [x2, #-1]
  41c3b0:	cmp	w0, #0x24
  41c3b4:	b.eq	41c3e4 <ferror@plt+0x1a7f4>  // b.none
  41c3b8:	cmp	w26, #0x7d
  41c3bc:	b.eq	41c424 <ferror@plt+0x1a834>  // b.none
  41c3c0:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x6320>
  41c3c4:	ldr	w0, [x0, #4060]
  41c3c8:	cbz	w0, 41c424 <ferror@plt+0x1a834>
  41c3cc:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  41c3d0:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  41c3d4:	ldr	x1, [x1, #1696]
  41c3d8:	ldr	x0, [x0, #1712]
  41c3dc:	ldr	w0, [x0, x1, lsl #2]
  41c3e0:	tbnz	w0, #2, 41c424 <ferror@plt+0x1a834>
  41c3e4:	mov	x0, x24
  41c3e8:	bl	401790 <strlen@plt>
  41c3ec:	mov	x26, x0
  41c3f0:	cbz	x0, 41c470 <ferror@plt+0x1a880>
  41c3f4:	sub	x26, x26, #0x1
  41c3f8:	ldr	x1, [x19]
  41c3fc:	ldrb	w0, [x24, x26]
  41c400:	bl	416100 <ferror@plt+0x14510>
  41c404:	cbnz	x26, 41c3f4 <ferror@plt+0x1a804>
  41c408:	ldrb	w0, [x24]
  41c40c:	ldrb	w26, [x25, #64]
  41c410:	cmp	w0, #0x5e
  41c414:	ldr	x24, [x25, #24]
  41c418:	b.eq	41c498 <ferror@plt+0x1a8a8>  // b.none
  41c41c:	ldr	w2, [x25]
  41c420:	b	416bd0 <ferror@plt+0x14fe0>
  41c424:	ldr	x1, [x19]
  41c428:	mov	w0, #0x29                  	// #41
  41c42c:	bl	416100 <ferror@plt+0x14510>
  41c430:	mov	x0, x24
  41c434:	bl	401790 <strlen@plt>
  41c438:	mov	x26, x0
  41c43c:	cbz	x0, 41c454 <ferror@plt+0x1a864>
  41c440:	sub	x26, x26, #0x1
  41c444:	ldr	x1, [x19]
  41c448:	ldrb	w0, [x24, x26]
  41c44c:	bl	416100 <ferror@plt+0x14510>
  41c450:	cbnz	x26, 41c440 <ferror@plt+0x1a850>
  41c454:	ldr	x1, [x19]
  41c458:	mov	w0, #0x28                  	// #40
  41c45c:	bl	416100 <ferror@plt+0x14510>
  41c460:	ldrb	w26, [x25, #64]
  41c464:	ldr	w2, [x25]
  41c468:	ldr	x24, [x25, #24]
  41c46c:	b	416bd0 <ferror@plt+0x14fe0>
  41c470:	ldrb	w26, [x25, #64]
  41c474:	ldr	w2, [x25]
  41c478:	ldr	x24, [x25, #24]
  41c47c:	b	416bd0 <ferror@plt+0x14fe0>
  41c480:	mov	x0, x24
  41c484:	bl	401790 <strlen@plt>
  41c488:	mov	x26, x0
  41c48c:	cbnz	x0, 41c3f4 <ferror@plt+0x1a804>
  41c490:	ldrb	w26, [x25, #64]
  41c494:	ldr	x24, [x25, #24]
  41c498:	mov	w0, #0xf                   	// #15
  41c49c:	mov	w2, w0
  41c4a0:	str	w0, [x25]
  41c4a4:	b	416bd0 <ferror@plt+0x14fe0>
  41c4a8:	mov	w2, #0x5                   	// #5
  41c4ac:	adrp	x1, 43a000 <ferror@plt+0x38410>
  41c4b0:	add	x1, x1, #0xd08
  41c4b4:	bl	401ae0 <dcgettext@plt>
  41c4b8:	mov	x1, x27
  41c4bc:	bl	40fb30 <ferror@plt+0xdf40>
  41c4c0:	ldr	w2, [x25]
  41c4c4:	ldrb	w26, [x25, #64]
  41c4c8:	ldp	x27, x28, [x25, #8]
  41c4cc:	ldr	x24, [x25, #24]
  41c4d0:	b	416bd0 <ferror@plt+0x14fe0>
  41c4d4:	mov	x0, x24
  41c4d8:	bl	401790 <strlen@plt>
  41c4dc:	mov	x26, x0
  41c4e0:	cbnz	x0, 41c3f4 <ferror@plt+0x1a804>
  41c4e4:	b	41c408 <ferror@plt+0x1a818>
  41c4e8:	cmp	w26, #0x7d
  41c4ec:	cset	w28, ne  // ne = any
  41c4f0:	b	41c330 <ferror@plt+0x1a740>
  41c4f4:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41c4f8:	ldr	w1, [x0, #144]
  41c4fc:	mov	w0, #0x12a                 	// #298
  41c500:	cmp	w1, #0x0
  41c504:	b.le	416db0 <ferror@plt+0x151c0>
  41c508:	ldr	x2, [sp, #104]
  41c50c:	ldr	x3, [x25, #16]
  41c510:	ldr	x5, [x2, #136]
  41c514:	ldr	x2, [x25, #8]
  41c518:	add	x1, x5, w1, sxtw
  41c51c:	ldr	x2, [x2, x3, lsl #3]
  41c520:	ldurb	w1, [x1, #-1]
  41c524:	cmp	w1, #0xa
  41c528:	cset	w1, eq  // eq = none
  41c52c:	str	w1, [x2, #40]
  41c530:	b	416db0 <ferror@plt+0x151c0>
  41c534:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41c538:	ldr	w1, [x0, #144]
  41c53c:	mov	w0, #0x129                 	// #297
  41c540:	cmp	w1, #0x0
  41c544:	b.le	416db0 <ferror@plt+0x151c0>
  41c548:	ldr	x2, [sp, #104]
  41c54c:	ldr	x3, [x25, #16]
  41c550:	ldr	x5, [x2, #136]
  41c554:	ldr	x2, [x25, #8]
  41c558:	add	x1, x5, w1, sxtw
  41c55c:	ldr	x2, [x2, x3, lsl #3]
  41c560:	ldurb	w1, [x1, #-1]
  41c564:	cmp	w1, #0xa
  41c568:	cset	w1, eq  // eq = none
  41c56c:	str	w1, [x2, #40]
  41c570:	b	416db0 <ferror@plt+0x151c0>
  41c574:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41c578:	mov	x7, x28
  41c57c:	ldr	x1, [sp, #104]
  41c580:	mov	x9, x27
  41c584:	ldr	w0, [x0, #144]
  41c588:	ldr	x1, [x1, #136]
  41c58c:	cmp	w0, #0x0
  41c590:	b.le	41c5b8 <ferror@plt+0x1a9c8>
  41c594:	ldp	x2, x5, [x25, #8]
  41c598:	add	x3, x1, w0, sxtw
  41c59c:	ldurb	w3, [x3, #-1]
  41c5a0:	ldr	x2, [x2, x5, lsl #3]
  41c5a4:	cmp	w3, #0xa
  41c5a8:	cset	w3, eq  // eq = none
  41c5ac:	cmp	w0, #0x7ff
  41c5b0:	str	w3, [x2, #40]
  41c5b4:	b.gt	41760c <ferror@plt+0x15a1c>
  41c5b8:	adrp	x3, 462000 <stdin@@GLIBC_2.17+0x4320>
  41c5bc:	add	x3, x3, #0xa68
  41c5c0:	mov	x0, x3
  41c5c4:	mov	x2, #0x800                 	// #2048
  41c5c8:	stp	x7, x9, [sp, #112]
  41c5cc:	bl	401b50 <strncpy@plt>
  41c5d0:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  41c5d4:	ldr	w1, [x1, #3108]
  41c5d8:	add	w1, w1, #0x1
  41c5dc:	bl	413860 <ferror@plt+0x11c70>
  41c5e0:	ldrb	w1, [x25, #64]
  41c5e4:	adrp	x3, 465000 <stdin@@GLIBC_2.17+0x7320>
  41c5e8:	ldp	x7, x9, [sp, #112]
  41c5ec:	strb	w1, [x7]
  41c5f0:	ldr	x1, [sp, #104]
  41c5f4:	mov	w0, #0x1                   	// #1
  41c5f8:	str	w0, [x3, #144]
  41c5fc:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41c600:	mov	w0, #0x5b                  	// #91
  41c604:	str	x9, [x1, #136]
  41c608:	mov	w1, #0x15                  	// #21
  41c60c:	str	w1, [x3, #96]
  41c610:	add	x2, x9, #0x1
  41c614:	ldrb	w1, [x9, #1]
  41c618:	strb	wzr, [x9, #1]
  41c61c:	str	x2, [x25, #24]
  41c620:	strb	w1, [x25, #64]
  41c624:	b	416db0 <ferror@plt+0x151c0>
  41c628:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41c62c:	ldr	w0, [x0, #144]
  41c630:	cmp	w0, #0x0
  41c634:	b.le	41c660 <ferror@plt+0x1aa70>
  41c638:	ldr	x1, [sp, #104]
  41c63c:	ldr	x2, [x25, #16]
  41c640:	ldr	x3, [x1, #136]
  41c644:	ldr	x1, [x25, #8]
  41c648:	add	x0, x3, w0, sxtw
  41c64c:	ldr	x1, [x1, x2, lsl #3]
  41c650:	ldurb	w0, [x0, #-1]
  41c654:	cmp	w0, #0xa
  41c658:	cset	w0, eq  // eq = none
  41c65c:	str	w0, [x1, #40]
  41c660:	adrp	x0, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41c664:	mov	w2, #0x7                   	// #7
  41c668:	mov	w1, #0x33                  	// #51
  41c66c:	adrp	x4, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41c670:	ldrb	w3, [x0, #92]
  41c674:	mov	w5, #0x3                   	// #3
  41c678:	adrp	x0, 43a000 <ferror@plt+0x38410>
  41c67c:	str	w5, [x4, #2608]
  41c680:	cmp	w3, #0x0
  41c684:	add	x0, x0, #0xcf0
  41c688:	csel	w1, w1, w2, ne  // ne = any
  41c68c:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41c690:	str	w1, [x2, #96]
  41c694:	bl	40e0a0 <ferror@plt+0xc4b0>
  41c698:	mov	w0, #0x0                   	// #0
  41c69c:	b	416db0 <ferror@plt+0x151c0>
  41c6a0:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41c6a4:	ldr	w1, [x0, #144]
  41c6a8:	mov	w0, #0x109                 	// #265
  41c6ac:	cmp	w1, #0x0
  41c6b0:	b.le	416db0 <ferror@plt+0x151c0>
  41c6b4:	ldr	x2, [sp, #104]
  41c6b8:	ldr	x3, [x25, #16]
  41c6bc:	ldr	x5, [x2, #136]
  41c6c0:	ldr	x2, [x25, #8]
  41c6c4:	add	x1, x5, w1, sxtw
  41c6c8:	ldr	x2, [x2, x3, lsl #3]
  41c6cc:	ldurb	w1, [x1, #-1]
  41c6d0:	cmp	w1, #0xa
  41c6d4:	cset	w1, eq  // eq = none
  41c6d8:	str	w1, [x2, #40]
  41c6dc:	b	416db0 <ferror@plt+0x151c0>
  41c6e0:	ldr	w0, [x20]
  41c6e4:	cmp	w0, #0x0
  41c6e8:	b.le	41c70c <ferror@plt+0x1ab1c>
  41c6ec:	ldr	x3, [x19]
  41c6f0:	ldp	x1, x2, [x25, #8]
  41c6f4:	add	x0, x3, w0, sxtw
  41c6f8:	ldurb	w0, [x0, #-1]
  41c6fc:	ldr	x1, [x1, x2, lsl #3]
  41c700:	cmp	w0, #0xa
  41c704:	cset	w0, eq  // eq = none
  41c708:	str	w0, [x1, #40]
  41c70c:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  41c710:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  41c714:	ldr	x1, [x1, #1696]
  41c718:	ldr	x0, [x0, #1712]
  41c71c:	ldr	w0, [x0, x1, lsl #2]
  41c720:	tbz	w0, #2, 41c7a0 <ferror@plt+0x1abb0>
  41c724:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  41c728:	ldrb	w26, [x25, #64]
  41c72c:	ldr	w2, [x25]
  41c730:	ldr	w0, [x1, #1412]
  41c734:	ldp	x27, x28, [x25, #8]
  41c738:	add	w0, w0, #0x1
  41c73c:	str	w0, [x1, #1412]
  41c740:	ldr	x24, [x25, #24]
  41c744:	b	416bd0 <ferror@plt+0x14fe0>
  41c748:	ldr	w0, [x20]
  41c74c:	cmp	w0, #0x0
  41c750:	b.le	41c774 <ferror@plt+0x1ab84>
  41c754:	ldr	x3, [x19]
  41c758:	ldp	x1, x2, [x25, #8]
  41c75c:	add	x0, x3, w0, sxtw
  41c760:	ldurb	w0, [x0, #-1]
  41c764:	ldr	x1, [x1, x2, lsl #3]
  41c768:	cmp	w0, #0xa
  41c76c:	cset	w0, eq  // eq = none
  41c770:	str	w0, [x1, #40]
  41c774:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  41c778:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  41c77c:	ldr	x1, [x1, #1696]
  41c780:	ldr	x0, [x0, #1712]
  41c784:	ldr	w0, [x0, x1, lsl #2]
  41c788:	tbz	w0, #2, 41c7e0 <ferror@plt+0x1abf0>
  41c78c:	ldrb	w26, [x25, #64]
  41c790:	ldr	w2, [x25]
  41c794:	ldp	x27, x28, [x25, #8]
  41c798:	ldr	x24, [x25, #24]
  41c79c:	b	416bd0 <ferror@plt+0x14fe0>
  41c7a0:	ldr	x1, [x19]
  41c7a4:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41c7a8:	mov	w0, #0xa                   	// #10
  41c7ac:	mov	w24, #0x19                  	// #25
  41c7b0:	str	wzr, [x2, #2600]
  41c7b4:	str	w24, [x25]
  41c7b8:	str	wzr, [x25, #124]
  41c7bc:	bl	416100 <ferror@plt+0x14510>
  41c7c0:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  41c7c4:	ldr	w1, [x0, #1416]
  41c7c8:	cbnz	w1, 41c814 <ferror@plt+0x1ac24>
  41c7cc:	mov	w2, w24
  41c7d0:	ldrb	w26, [x25, #64]
  41c7d4:	ldp	x27, x28, [x25, #8]
  41c7d8:	ldr	x24, [x25, #24]
  41c7dc:	b	416bd0 <ferror@plt+0x14fe0>
  41c7e0:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  41c7e4:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41c7e8:	mov	w1, #0x19                  	// #25
  41c7ec:	str	w1, [x25]
  41c7f0:	ldr	w2, [x0, #1416]
  41c7f4:	str	wzr, [x3, #2600]
  41c7f8:	str	wzr, [x25, #124]
  41c7fc:	cbnz	w2, 41c814 <ferror@plt+0x1ac24>
  41c800:	ldrb	w26, [x25, #64]
  41c804:	mov	w2, w1
  41c808:	ldp	x27, x28, [x25, #8]
  41c80c:	ldr	x24, [x25, #24]
  41c810:	b	416bd0 <ferror@plt+0x14fe0>
  41c814:	str	wzr, [x0, #1416]
  41c818:	mov	w1, #0x1                   	// #1
  41c81c:	mov	w0, #0xa                   	// #10
  41c820:	str	w1, [x25, #136]
  41c824:	b	416db0 <ferror@plt+0x151c0>
  41c828:	ldr	w0, [x20]
  41c82c:	ldrb	w26, [x25, #64]
  41c830:	ldr	w2, [x25]
  41c834:	cmp	w0, #0x0
  41c838:	ldp	x27, x28, [x25, #8]
  41c83c:	ldr	x24, [x25, #24]
  41c840:	b.le	416bd0 <ferror@plt+0x14fe0>
  41c844:	ldr	x3, [x19]
  41c848:	ldr	x1, [x27, x28, lsl #3]
  41c84c:	add	x0, x3, w0, sxtw
  41c850:	ldurb	w0, [x0, #-1]
  41c854:	cmp	w0, #0xa
  41c858:	cset	w0, eq  // eq = none
  41c85c:	str	w0, [x1, #40]
  41c860:	b	416bd0 <ferror@plt+0x14fe0>
  41c864:	ldr	w0, [x20]
  41c868:	mov	x24, x28
  41c86c:	mov	x9, x27
  41c870:	cmp	w0, #0x0
  41c874:	ldp	x27, x28, [x25, #8]
  41c878:	b.le	41c898 <ferror@plt+0x1aca8>
  41c87c:	ldr	x1, [x19]
  41c880:	ldr	x2, [x27, x28, lsl #3]
  41c884:	add	x1, x1, w0, sxtw
  41c888:	ldurb	w1, [x1, #-1]
  41c88c:	cmp	w1, #0xa
  41c890:	cset	w1, eq  // eq = none
  41c894:	str	w1, [x2, #40]
  41c898:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x320>
  41c89c:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  41c8a0:	ldrb	w26, [x25, #64]
  41c8a4:	ldr	x2, [x2, #1696]
  41c8a8:	ldr	x1, [x1, #1712]
  41c8ac:	ldr	w1, [x1, x2, lsl #2]
  41c8b0:	tbnz	w1, #2, 41c9e8 <ferror@plt+0x1adf8>
  41c8b4:	sub	w0, w0, #0x2
  41c8b8:	strb	w26, [x24]
  41c8bc:	str	w0, [x20]
  41c8c0:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41c8c4:	str	x9, [x19]
  41c8c8:	add	x24, x9, w0, sxtw
  41c8cc:	str	x24, [x25, #24]
  41c8d0:	ldrb	w26, [x9, w0, sxtw]
  41c8d4:	strb	wzr, [x9, w0, sxtw]
  41c8d8:	mov	w0, #0x19                  	// #25
  41c8dc:	str	wzr, [x1, #2600]
  41c8e0:	mov	w2, w0
  41c8e4:	str	w0, [x25]
  41c8e8:	strb	w26, [x25, #64]
  41c8ec:	str	wzr, [x25, #124]
  41c8f0:	b	416bd0 <ferror@plt+0x14fe0>
  41c8f4:	ldr	w0, [x20]
  41c8f8:	mov	x24, x28
  41c8fc:	mov	x9, x27
  41c900:	cmp	w0, #0x0
  41c904:	b.le	41c928 <ferror@plt+0x1ad38>
  41c908:	ldr	x3, [x19]
  41c90c:	ldp	x1, x2, [x25, #8]
  41c910:	add	x0, x3, w0, sxtw
  41c914:	ldurb	w0, [x0, #-1]
  41c918:	ldr	x1, [x1, x2, lsl #3]
  41c91c:	cmp	w0, #0xa
  41c920:	cset	w0, eq  // eq = none
  41c924:	str	w0, [x1, #40]
  41c928:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  41c92c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x320>
  41c930:	str	x9, [sp, #120]
  41c934:	ldr	x1, [x1, #1696]
  41c938:	ldr	x0, [x0, #1712]
  41c93c:	ldr	w0, [x0, x1, lsl #2]
  41c940:	tbz	w0, #2, 41c9fc <ferror@plt+0x1ae0c>
  41c944:	ldr	x26, [x19]
  41c948:	mov	w1, #0x7c                  	// #124
  41c94c:	mov	x0, x26
  41c950:	bl	401a70 <strchr@plt>
  41c954:	ldrb	w1, [x25, #64]
  41c958:	sub	x0, x0, x26
  41c95c:	ldr	x9, [sp, #120]
  41c960:	strb	w1, [x24]
  41c964:	str	x9, [x19]
  41c968:	str	w0, [x20]
  41c96c:	add	x24, x9, w0, sxtw
  41c970:	ldr	w2, [x25]
  41c974:	ldrb	w26, [x9, w0, sxtw]
  41c978:	strb	wzr, [x9, w0, sxtw]
  41c97c:	str	x24, [x25, #24]
  41c980:	strb	w26, [x25, #64]
  41c984:	ldp	x27, x28, [x25, #8]
  41c988:	b	416bd0 <ferror@plt+0x14fe0>
  41c98c:	ldr	w0, [x20]
  41c990:	cmp	w0, #0x0
  41c994:	b.le	41c9b8 <ferror@plt+0x1adc8>
  41c998:	ldr	x3, [x19]
  41c99c:	ldp	x1, x2, [x25, #8]
  41c9a0:	add	x0, x3, w0, sxtw
  41c9a4:	ldurb	w0, [x0, #-1]
  41c9a8:	ldr	x1, [x1, x2, lsl #3]
  41c9ac:	cmp	w0, #0xa
  41c9b0:	cset	w0, eq  // eq = none
  41c9b4:	str	w0, [x1, #40]
  41c9b8:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x4320>
  41c9bc:	mov	w3, #0x1                   	// #1
  41c9c0:	mov	w1, #0x21                  	// #33
  41c9c4:	str	w1, [x25]
  41c9c8:	ldr	w2, [x0, #1416]
  41c9cc:	str	w3, [x25, #124]
  41c9d0:	cbnz	w2, 41c814 <ferror@plt+0x1ac24>
  41c9d4:	ldrb	w26, [x25, #64]
  41c9d8:	mov	w2, w1
  41c9dc:	ldp	x27, x28, [x25, #8]
  41c9e0:	ldr	x24, [x25, #24]
  41c9e4:	b	416bd0 <ferror@plt+0x14fe0>
  41c9e8:	mov	w0, #0x17                  	// #23
  41c9ec:	bl	4161c8 <ferror@plt+0x145d8>
  41c9f0:	ldr	w2, [x25]
  41c9f4:	ldr	x24, [x25, #24]
  41c9f8:	b	416bd0 <ferror@plt+0x14fe0>
  41c9fc:	adrp	x0, 420000 <ferror@plt+0x1e410>
  41ca00:	add	x0, x0, #0x448
  41ca04:	bl	40d8d0 <ferror@plt+0xbce0>
  41ca08:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  41ca0c:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41ca10:	mov	w4, #0x1                   	// #1
  41ca14:	mov	w0, #0xa                   	// #10
  41ca18:	ldr	w1, [x2, #1412]
  41ca1c:	str	w4, [x3, #2600]
  41ca20:	add	w1, w1, w4
  41ca24:	str	w1, [x2, #1412]
  41ca28:	b	416db0 <ferror@plt+0x151c0>
  41ca2c:	ldr	x3, [sp, #104]
  41ca30:	adrp	x4, 465000 <stdin@@GLIBC_2.17+0x7320>
  41ca34:	ldrb	w0, [x25, #64]
  41ca38:	mov	w2, #0x1                   	// #1
  41ca3c:	strb	w0, [x28]
  41ca40:	add	x1, x27, #0x1
  41ca44:	str	w2, [x4, #144]
  41ca48:	mov	w0, #0x24                  	// #36
  41ca4c:	str	x27, [x3, #136]
  41ca50:	str	x1, [x25, #24]
  41ca54:	ldrb	w1, [x27, #1]
  41ca58:	strb	wzr, [x27, #1]
  41ca5c:	strb	w1, [x25, #64]
  41ca60:	ldr	w1, [x4, #144]
  41ca64:	cmp	w1, #0x0
  41ca68:	b.le	416db0 <ferror@plt+0x151c0>
  41ca6c:	ldr	x5, [x3, #136]
  41ca70:	ldp	x2, x3, [x25, #8]
  41ca74:	add	x1, x5, w1, sxtw
  41ca78:	ldurb	w1, [x1, #-1]
  41ca7c:	ldr	x2, [x2, x3, lsl #3]
  41ca80:	cmp	w1, #0xa
  41ca84:	cset	w1, eq  // eq = none
  41ca88:	str	w1, [x2, #40]
  41ca8c:	b	416db0 <ferror@plt+0x151c0>
  41ca90:	ldr	x2, [sp, #104]
  41ca94:	adrp	x3, 465000 <stdin@@GLIBC_2.17+0x7320>
  41ca98:	ldrb	w0, [x25, #64]
  41ca9c:	mov	w1, #0x1                   	// #1
  41caa0:	strb	w0, [x28]
  41caa4:	add	x0, x27, #0x1
  41caa8:	str	w1, [x3, #144]
  41caac:	str	x27, [x2, #136]
  41cab0:	str	x0, [x25, #24]
  41cab4:	ldrb	w0, [x27, #1]
  41cab8:	strb	wzr, [x27, #1]
  41cabc:	strb	w0, [x25, #64]
  41cac0:	ldr	w0, [x3, #144]
  41cac4:	cmp	w0, #0x0
  41cac8:	b.le	41caec <ferror@plt+0x1aefc>
  41cacc:	ldr	x3, [x2, #136]
  41cad0:	ldp	x1, x2, [x25, #8]
  41cad4:	add	x0, x3, w0, sxtw
  41cad8:	ldurb	w0, [x0, #-1]
  41cadc:	ldr	x1, [x1, x2, lsl #3]
  41cae0:	cmp	w0, #0xa
  41cae4:	cset	w0, eq  // eq = none
  41cae8:	str	w0, [x1, #40]
  41caec:	adrp	x1, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41caf0:	adrp	x3, 461000 <stdin@@GLIBC_2.17+0x3320>
  41caf4:	adrp	x5, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41caf8:	mov	w2, #0x12b                 	// #299
  41cafc:	ldr	w1, [x1, #2604]
  41cb00:	mov	w0, #0x12d                 	// #301
  41cb04:	ldr	w3, [x3, #3192]
  41cb08:	mov	w4, #0x11                  	// #17
  41cb0c:	str	w4, [x5, #96]
  41cb10:	orr	w1, w1, w3
  41cb14:	cmp	w1, #0x0
  41cb18:	csel	w0, w2, w0, ne  // ne = any
  41cb1c:	b	416db0 <ferror@plt+0x151c0>
  41cb20:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41cb24:	ldr	w0, [x0, #144]
  41cb28:	cmp	w0, #0x0
  41cb2c:	b.le	41cb58 <ferror@plt+0x1af68>
  41cb30:	ldr	x1, [sp, #104]
  41cb34:	ldr	x2, [x25, #16]
  41cb38:	ldr	x3, [x1, #136]
  41cb3c:	ldr	x1, [x25, #8]
  41cb40:	add	x0, x3, w0, sxtw
  41cb44:	ldr	x1, [x1, x2, lsl #3]
  41cb48:	ldurb	w0, [x0, #-1]
  41cb4c:	cmp	w0, #0xa
  41cb50:	cset	w0, eq  // eq = none
  41cb54:	str	w0, [x1, #40]
  41cb58:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41cb5c:	mov	w1, #0x13                  	// #19
  41cb60:	mov	w0, #0x22                  	// #34
  41cb64:	str	w1, [x2, #96]
  41cb68:	b	416db0 <ferror@plt+0x151c0>
  41cb6c:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41cb70:	ldr	w1, [x0, #144]
  41cb74:	cmp	w1, #0x0
  41cb78:	b.le	41b99c <ferror@plt+0x19dac>
  41cb7c:	ldr	x0, [sp, #104]
  41cb80:	ldp	x2, x3, [x25, #8]
  41cb84:	ldr	x5, [x0, #136]
  41cb88:	mov	w0, #0x5e                  	// #94
  41cb8c:	add	x1, x5, w1, sxtw
  41cb90:	ldr	x2, [x2, x3, lsl #3]
  41cb94:	ldurb	w1, [x1, #-1]
  41cb98:	cmp	w1, #0xa
  41cb9c:	cset	w1, eq  // eq = none
  41cba0:	str	w1, [x2, #40]
  41cba4:	b	416db0 <ferror@plt+0x151c0>
  41cba8:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41cbac:	ldr	w0, [x0, #144]
  41cbb0:	cmp	w0, #0x0
  41cbb4:	b.le	41cbe0 <ferror@plt+0x1aff0>
  41cbb8:	ldr	x1, [sp, #104]
  41cbbc:	ldr	x2, [x25, #16]
  41cbc0:	ldr	x3, [x1, #136]
  41cbc4:	ldr	x1, [x25, #8]
  41cbc8:	add	x0, x3, w0, sxtw
  41cbcc:	ldr	x1, [x1, x2, lsl #3]
  41cbd0:	ldurb	w0, [x0, #-1]
  41cbd4:	cmp	w0, #0xa
  41cbd8:	cset	w0, eq  // eq = none
  41cbdc:	str	w0, [x1, #40]
  41cbe0:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x320>
  41cbe4:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x320>
  41cbe8:	mov	w0, #0x3c                  	// #60
  41cbec:	ldr	x2, [x2, #1696]
  41cbf0:	ldr	x1, [x1, #1712]
  41cbf4:	ldr	w1, [x1, x2, lsl #2]
  41cbf8:	tbnz	w1, #2, 416db0 <ferror@plt+0x151c0>
  41cbfc:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41cc00:	mov	w1, #0xd                   	// #13
  41cc04:	str	w1, [x2, #96]
  41cc08:	b	416db0 <ferror@plt+0x151c0>
  41cc0c:	ldr	w0, [x20]
  41cc10:	ldp	x27, x28, [x25, #8]
  41cc14:	cmp	w0, #0x0
  41cc18:	b.le	41cc38 <ferror@plt+0x1b048>
  41cc1c:	ldr	x2, [x19]
  41cc20:	ldr	x1, [x27, x28, lsl #3]
  41cc24:	add	x0, x2, w0, sxtw
  41cc28:	ldurb	w0, [x0, #-1]
  41cc2c:	cmp	w0, #0xa
  41cc30:	cset	w0, eq  // eq = none
  41cc34:	str	w0, [x1, #40]
  41cc38:	mov	w0, #0x1                   	// #1
  41cc3c:	mov	w1, #0x21                  	// #33
  41cc40:	ldrb	w26, [x25, #64]
  41cc44:	mov	w2, w1
  41cc48:	str	w1, [x25]
  41cc4c:	stp	wzr, w0, [x25, #120]
  41cc50:	str	w0, [sp, #140]
  41cc54:	ldr	x24, [x25, #24]
  41cc58:	b	416bd0 <ferror@plt+0x14fe0>
  41cc5c:	ldr	w0, [x20]
  41cc60:	ldp	x27, x28, [x25, #8]
  41cc64:	cmp	w0, #0x0
  41cc68:	b.le	41cc88 <ferror@plt+0x1b098>
  41cc6c:	ldr	x2, [x19]
  41cc70:	ldr	x1, [x27, x28, lsl #3]
  41cc74:	add	x0, x2, w0, sxtw
  41cc78:	ldurb	w0, [x0, #-1]
  41cc7c:	cmp	w0, #0xa
  41cc80:	cset	w0, eq  // eq = none
  41cc84:	str	w0, [x1, #40]
  41cc88:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  41cc8c:	ldrb	w26, [x25, #64]
  41cc90:	ldr	w2, [x25]
  41cc94:	ldr	w0, [x1, #1412]
  41cc98:	ldr	x24, [x25, #24]
  41cc9c:	add	w0, w0, #0x1
  41cca0:	str	w0, [x1, #1412]
  41cca4:	b	416bd0 <ferror@plt+0x14fe0>
  41cca8:	ldr	w1, [x20]
  41ccac:	ldr	x0, [x19]
  41ccb0:	cmp	w1, #0x0
  41ccb4:	b.le	41ccd4 <ferror@plt+0x1b0e4>
  41ccb8:	ldp	x3, x4, [x25, #8]
  41ccbc:	add	x1, x0, w1, sxtw
  41ccc0:	ldurb	w2, [x1, #-1]
  41ccc4:	ldr	x1, [x3, x4, lsl #3]
  41ccc8:	cmp	w2, #0xa
  41cccc:	cset	w2, eq  // eq = none
  41ccd0:	str	w2, [x1, #40]
  41ccd4:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x4320>
  41ccd8:	ldr	w1, [x2, #1412]
  41ccdc:	add	w1, w1, #0x1
  41cce0:	str	w1, [x2, #1412]
  41cce4:	bl	40d8d0 <ferror@plt+0xbce0>
  41cce8:	ldrb	w26, [x25, #64]
  41ccec:	ldr	w2, [x25]
  41ccf0:	ldp	x27, x28, [x25, #8]
  41ccf4:	ldr	x24, [x25, #24]
  41ccf8:	b	416bd0 <ferror@plt+0x14fe0>
  41ccfc:	ldr	w1, [x20]
  41cd00:	ldr	x0, [x19]
  41cd04:	cmp	w1, #0x0
  41cd08:	b.le	41cd28 <ferror@plt+0x1b138>
  41cd0c:	ldp	x3, x4, [x25, #8]
  41cd10:	add	x1, x0, w1, sxtw
  41cd14:	ldurb	w2, [x1, #-1]
  41cd18:	ldr	x1, [x3, x4, lsl #3]
  41cd1c:	cmp	w2, #0xa
  41cd20:	cset	w2, eq  // eq = none
  41cd24:	str	w2, [x1, #40]
  41cd28:	bl	40d8d0 <ferror@plt+0xbce0>
  41cd2c:	ldrb	w26, [x25, #64]
  41cd30:	ldr	w2, [x25]
  41cd34:	ldp	x27, x28, [x25, #8]
  41cd38:	ldr	x24, [x25, #24]
  41cd3c:	b	416bd0 <ferror@plt+0x14fe0>
  41cd40:	ldr	w0, [x20]
  41cd44:	mov	x24, x28
  41cd48:	mov	x9, x27
  41cd4c:	cmp	w0, #0x0
  41cd50:	b.le	41cd74 <ferror@plt+0x1b184>
  41cd54:	ldr	x3, [x19]
  41cd58:	ldp	x1, x2, [x25, #8]
  41cd5c:	add	x0, x3, w0, sxtw
  41cd60:	ldurb	w0, [x0, #-1]
  41cd64:	ldr	x1, [x1, x2, lsl #3]
  41cd68:	cmp	w0, #0xa
  41cd6c:	cset	w0, eq  // eq = none
  41cd70:	str	w0, [x1, #40]
  41cd74:	ldr	w0, [x25, #124]
  41cd78:	cmp	w0, #0x0
  41cd7c:	b.le	41cedc <ferror@plt+0x1b2ec>
  41cd80:	ldr	w0, [x25, #120]
  41cd84:	cbz	w0, 41cebc <ferror@plt+0x1b2cc>
  41cd88:	adrp	x0, 43a000 <ferror@plt+0x38410>
  41cd8c:	add	x0, x0, #0xbc0
  41cd90:	bl	40d8d0 <ferror@plt+0xbce0>
  41cd94:	mov	w0, #0x4                   	// #4
  41cd98:	bl	4161c8 <ferror@plt+0x145d8>
  41cd9c:	ldr	x0, [x19]
  41cda0:	mov	w1, #0x1                   	// #1
  41cda4:	str	w1, [x25, #120]
  41cda8:	bl	40d8d0 <ferror@plt+0xbce0>
  41cdac:	ldrb	w26, [x25, #64]
  41cdb0:	ldr	w2, [x25]
  41cdb4:	ldp	x27, x28, [x25, #8]
  41cdb8:	ldr	x24, [x25, #24]
  41cdbc:	b	416bd0 <ferror@plt+0x14fe0>
  41cdc0:	ldr	w0, [x20]
  41cdc4:	cmp	w0, #0x0
  41cdc8:	b.le	41cdec <ferror@plt+0x1b1fc>
  41cdcc:	ldr	x3, [x19]
  41cdd0:	ldp	x1, x2, [x25, #8]
  41cdd4:	add	x0, x3, w0, sxtw
  41cdd8:	ldurb	w0, [x0, #-1]
  41cddc:	ldr	x1, [x1, x2, lsl #3]
  41cde0:	cmp	w0, #0xa
  41cde4:	cset	w0, eq  // eq = none
  41cde8:	str	w0, [x1, #40]
  41cdec:	ldr	w0, [x25, #120]
  41cdf0:	cbz	w0, 41ce9c <ferror@plt+0x1b2ac>
  41cdf4:	adrp	x0, 43a000 <ferror@plt+0x38410>
  41cdf8:	add	x0, x0, #0xbc0
  41cdfc:	bl	40d8d0 <ferror@plt+0xbce0>
  41ce00:	mov	w0, #0x4                   	// #4
  41ce04:	bl	4161c8 <ferror@plt+0x145d8>
  41ce08:	ldr	x0, [x19]
  41ce0c:	mov	w1, #0x1                   	// #1
  41ce10:	str	w1, [x25, #120]
  41ce14:	bl	40d8d0 <ferror@plt+0xbce0>
  41ce18:	ldrb	w26, [x25, #64]
  41ce1c:	ldr	w2, [x25]
  41ce20:	ldp	x27, x28, [x25, #8]
  41ce24:	ldr	x24, [x25, #24]
  41ce28:	b	416bd0 <ferror@plt+0x14fe0>
  41ce2c:	ldr	w0, [x20]
  41ce30:	mov	x24, x28
  41ce34:	mov	x9, x27
  41ce38:	cmp	w0, #0x0
  41ce3c:	ldp	x27, x28, [x25, #8]
  41ce40:	b.le	41ce60 <ferror@plt+0x1b270>
  41ce44:	ldr	x2, [x19]
  41ce48:	ldr	x1, [x27, x28, lsl #3]
  41ce4c:	add	x0, x2, w0, sxtw
  41ce50:	ldurb	w0, [x0, #-1]
  41ce54:	cmp	w0, #0xa
  41ce58:	cset	w0, eq  // eq = none
  41ce5c:	str	w0, [x1, #40]
  41ce60:	ldrb	w1, [x25, #64]
  41ce64:	mov	w0, #0x2                   	// #2
  41ce68:	strb	w1, [x24]
  41ce6c:	add	x24, x9, #0x2
  41ce70:	str	w0, [x20]
  41ce74:	str	x9, [x19]
  41ce78:	ldr	w0, [x25, #124]
  41ce7c:	ldrb	w26, [x9, #2]
  41ce80:	sub	w0, w0, #0x1
  41ce84:	ldr	w2, [x25]
  41ce88:	strb	wzr, [x9, #2]
  41ce8c:	str	x24, [x25, #24]
  41ce90:	strb	w26, [x25, #64]
  41ce94:	str	w0, [x25, #124]
  41ce98:	b	416bd0 <ferror@plt+0x14fe0>
  41ce9c:	adrp	x3, 462000 <stdin@@GLIBC_2.17+0x4320>
  41cea0:	mov	w1, #0x1                   	// #1
  41cea4:	mov	x0, #0x0                   	// #0
  41cea8:	ldr	w2, [x3, #1412]
  41ceac:	add	w2, w2, w1
  41ceb0:	str	w2, [x3, #1412]
  41ceb4:	bl	40db88 <ferror@plt+0xbf98>
  41ceb8:	b	41cdf4 <ferror@plt+0x1b204>
  41cebc:	adrp	x3, 462000 <stdin@@GLIBC_2.17+0x4320>
  41cec0:	mov	w1, #0x1                   	// #1
  41cec4:	mov	x0, #0x0                   	// #0
  41cec8:	ldr	w2, [x3, #1412]
  41cecc:	add	w2, w2, w1
  41ced0:	str	w2, [x3, #1412]
  41ced4:	bl	40db88 <ferror@plt+0xbf98>
  41ced8:	b	41cd88 <ferror@plt+0x1b198>
  41cedc:	ldrb	w0, [x25, #64]
  41cee0:	strb	w0, [x24]
  41cee4:	str	x9, [x19]
  41cee8:	str	wzr, [x20]
  41ceec:	ldr	x0, [x25, #8]
  41cef0:	str	x9, [x25, #24]
  41cef4:	ldrb	w1, [x9]
  41cef8:	strb	wzr, [x9]
  41cefc:	strb	w1, [x25, #64]
  41cf00:	cbz	x0, 41d210 <ferror@plt+0x1b620>
  41cf04:	ldr	x1, [x25, #16]
  41cf08:	ldr	x0, [x0, x1, lsl #3]
  41cf0c:	cbz	x0, 41d210 <ferror@plt+0x1b620>
  41cf10:	mov	w1, #0x1                   	// #1
  41cf14:	str	w1, [x0, #40]
  41cf18:	bl	40dd18 <ferror@plt+0xc128>
  41cf1c:	ldrb	w26, [x25, #64]
  41cf20:	mov	w0, #0x3                   	// #3
  41cf24:	mov	w2, w0
  41cf28:	str	w0, [x25]
  41cf2c:	ldp	x27, x28, [x25, #8]
  41cf30:	ldr	x24, [x25, #24]
  41cf34:	b	416bd0 <ferror@plt+0x14fe0>
  41cf38:	ldr	w0, [x20]
  41cf3c:	mov	x24, x28
  41cf40:	mov	x9, x27
  41cf44:	cmp	w0, #0x0
  41cf48:	ldp	x27, x28, [x25, #8]
  41cf4c:	b.le	41cf6c <ferror@plt+0x1b37c>
  41cf50:	ldr	x2, [x19]
  41cf54:	ldr	x1, [x27, x28, lsl #3]
  41cf58:	add	x0, x2, w0, sxtw
  41cf5c:	ldurb	w0, [x0, #-1]
  41cf60:	cmp	w0, #0xa
  41cf64:	cset	w0, eq  // eq = none
  41cf68:	str	w0, [x1, #40]
  41cf6c:	ldrb	w1, [x25, #64]
  41cf70:	mov	w0, #0x2                   	// #2
  41cf74:	strb	w1, [x24]
  41cf78:	add	x24, x9, #0x2
  41cf7c:	str	w0, [x20]
  41cf80:	str	x9, [x19]
  41cf84:	ldr	w0, [x25, #124]
  41cf88:	ldrb	w26, [x9, #2]
  41cf8c:	add	w0, w0, #0x1
  41cf90:	ldr	w2, [x25]
  41cf94:	strb	wzr, [x9, #2]
  41cf98:	str	x24, [x25, #24]
  41cf9c:	strb	w26, [x25, #64]
  41cfa0:	str	w0, [x25, #124]
  41cfa4:	b	416bd0 <ferror@plt+0x14fe0>
  41cfa8:	ldr	w0, [x20]
  41cfac:	ldp	x27, x28, [x25, #8]
  41cfb0:	cmp	w0, #0x0
  41cfb4:	b.le	41cfd4 <ferror@plt+0x1b3e4>
  41cfb8:	ldr	x2, [x19]
  41cfbc:	ldr	x1, [x27, x28, lsl #3]
  41cfc0:	add	x0, x2, w0, sxtw
  41cfc4:	ldurb	w0, [x0, #-1]
  41cfc8:	cmp	w0, #0xa
  41cfcc:	cset	w0, eq  // eq = none
  41cfd0:	str	w0, [x1, #40]
  41cfd4:	ldr	w0, [x25, #132]
  41cfd8:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  41cfdc:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x6320>
  41cfe0:	ldrb	w26, [x25, #64]
  41cfe4:	cmp	w0, #0x0
  41cfe8:	ldrb	w0, [x1, #3132]
  41cfec:	cset	w3, ne  // ne = any
  41cff0:	strb	w3, [x2, #2736]
  41cff4:	eor	w0, w0, #0x1
  41cff8:	ldr	w2, [x25]
  41cffc:	tst	w3, w0
  41d000:	ldr	x24, [x25, #24]
  41d004:	b.eq	416bd0 <ferror@plt+0x14fe0>  // b.none
  41d008:	mov	w0, #0x1                   	// #1
  41d00c:	strb	w0, [x1, #3132]
  41d010:	b	416bd0 <ferror@plt+0x14fe0>
  41d014:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41d018:	ldr	w1, [x0, #144]
  41d01c:	mov	w0, #0x110                 	// #272
  41d020:	cmp	w1, #0x0
  41d024:	b.le	416db0 <ferror@plt+0x151c0>
  41d028:	ldr	x2, [sp, #104]
  41d02c:	ldr	x3, [x25, #16]
  41d030:	ldr	x5, [x2, #136]
  41d034:	ldr	x2, [x25, #8]
  41d038:	add	x1, x5, w1, sxtw
  41d03c:	ldr	x2, [x2, x3, lsl #3]
  41d040:	ldurb	w1, [x1, #-1]
  41d044:	cmp	w1, #0xa
  41d048:	cset	w1, eq  // eq = none
  41d04c:	str	w1, [x2, #40]
  41d050:	b	416db0 <ferror@plt+0x151c0>
  41d054:	ldr	w0, [x20]
  41d058:	ldp	x27, x28, [x25, #8]
  41d05c:	cmp	w0, #0x0
  41d060:	b.le	41d080 <ferror@plt+0x1b490>
  41d064:	ldr	x2, [x19]
  41d068:	ldr	x1, [x27, x28, lsl #3]
  41d06c:	add	x0, x2, w0, sxtw
  41d070:	ldurb	w0, [x0, #-1]
  41d074:	cmp	w0, #0xa
  41d078:	cset	w0, eq  // eq = none
  41d07c:	str	w0, [x1, #40]
  41d080:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  41d084:	ldrb	w26, [x25, #64]
  41d088:	ldr	w2, [x25]
  41d08c:	ldr	w0, [x1, #1412]
  41d090:	ldr	x24, [x25, #24]
  41d094:	add	w0, w0, #0x1
  41d098:	str	w0, [x1, #1412]
  41d09c:	b	416bd0 <ferror@plt+0x14fe0>
  41d0a0:	ldr	w0, [x20]
  41d0a4:	ldrb	w26, [x25, #64]
  41d0a8:	ldr	w2, [x25]
  41d0ac:	cmp	w0, #0x0
  41d0b0:	ldp	x27, x28, [x25, #8]
  41d0b4:	ldr	x24, [x25, #24]
  41d0b8:	b.le	416bd0 <ferror@plt+0x14fe0>
  41d0bc:	ldr	x3, [x19]
  41d0c0:	ldr	x1, [x27, x28, lsl #3]
  41d0c4:	add	x0, x3, w0, sxtw
  41d0c8:	ldurb	w0, [x0, #-1]
  41d0cc:	cmp	w0, #0xa
  41d0d0:	cset	w0, eq  // eq = none
  41d0d4:	str	w0, [x1, #40]
  41d0d8:	b	416bd0 <ferror@plt+0x14fe0>
  41d0dc:	ldr	w0, [x20]
  41d0e0:	cmp	w0, #0x0
  41d0e4:	b.le	41d108 <ferror@plt+0x1b518>
  41d0e8:	ldr	x3, [x19]
  41d0ec:	ldp	x1, x2, [x25, #8]
  41d0f0:	add	x0, x3, w0, sxtw
  41d0f4:	ldurb	w0, [x0, #-1]
  41d0f8:	ldr	x1, [x1, x2, lsl #3]
  41d0fc:	cmp	w0, #0xa
  41d100:	cset	w0, eq  // eq = none
  41d104:	str	w0, [x1, #40]
  41d108:	mov	w2, #0x5                   	// #5
  41d10c:	adrp	x1, 43a000 <ferror@plt+0x38410>
  41d110:	mov	x0, #0x0                   	// #0
  41d114:	add	x1, x1, #0xcd0
  41d118:	bl	401ae0 <dcgettext@plt>
  41d11c:	ldr	x1, [x19]
  41d120:	bl	40fb30 <ferror@plt+0xdf40>
  41d124:	ldrb	w26, [x25, #64]
  41d128:	mov	w0, #0x1b                  	// #27
  41d12c:	mov	w2, w0
  41d130:	str	w0, [x25]
  41d134:	ldp	x27, x28, [x25, #8]
  41d138:	ldr	x24, [x25, #24]
  41d13c:	b	416bd0 <ferror@plt+0x14fe0>
  41d140:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x7320>
  41d144:	ldr	x1, [sp, #104]
  41d148:	ldr	w0, [x0, #144]
  41d14c:	ldr	x1, [x1, #136]
  41d150:	cmp	w0, #0x0
  41d154:	b.le	41d17c <ferror@plt+0x1b58c>
  41d158:	ldp	x2, x4, [x25, #8]
  41d15c:	add	x3, x1, w0, sxtw
  41d160:	ldurb	w3, [x3, #-1]
  41d164:	ldr	x2, [x2, x4, lsl #3]
  41d168:	cmp	w3, #0xa
  41d16c:	cset	w3, eq  // eq = none
  41d170:	cmp	w0, #0x800
  41d174:	str	w3, [x2, #40]
  41d178:	b.gt	41d1b0 <ferror@plt+0x1b5c0>
  41d17c:	add	x1, x1, #0x1
  41d180:	mov	x2, #0x800                 	// #2048
  41d184:	adrp	x19, 462000 <stdin@@GLIBC_2.17+0x4320>
  41d188:	add	x19, x19, #0xa68
  41d18c:	mov	x0, x19
  41d190:	bl	401b50 <strncpy@plt>
  41d194:	mov	x0, x19
  41d198:	bl	401790 <strlen@plt>
  41d19c:	mov	x1, x0
  41d1a0:	mov	w0, #0x107                 	// #263
  41d1a4:	add	x19, x19, x1
  41d1a8:	sturb	wzr, [x19, #-1]
  41d1ac:	b	416db0 <ferror@plt+0x151c0>
  41d1b0:	adrp	x1, 43a000 <ferror@plt+0x38410>
  41d1b4:	add	x1, x1, #0xcb8
  41d1b8:	b	417614 <ferror@plt+0x15a24>
  41d1bc:	ldr	w0, [x20]
  41d1c0:	ldp	x27, x28, [x25, #8]
  41d1c4:	cmp	w0, #0x0
  41d1c8:	b.le	41d1e8 <ferror@plt+0x1b5f8>
  41d1cc:	ldr	x2, [x19]
  41d1d0:	ldr	x1, [x27, x28, lsl #3]
  41d1d4:	add	x0, x2, w0, sxtw
  41d1d8:	ldurb	w0, [x0, #-1]
  41d1dc:	cmp	w0, #0xa
  41d1e0:	cset	w0, eq  // eq = none
  41d1e4:	str	w0, [x1, #40]
  41d1e8:	adrp	x1, 462000 <stdin@@GLIBC_2.17+0x4320>
  41d1ec:	mov	w3, #0x1                   	// #1
  41d1f0:	ldrb	w26, [x25, #64]
  41d1f4:	mov	w2, w3
  41d1f8:	ldr	w0, [x1, #1412]
  41d1fc:	str	w3, [x25]
  41d200:	add	w0, w0, w3
  41d204:	str	w0, [x1, #1412]
  41d208:	ldr	x24, [x25, #24]
  41d20c:	b	416bd0 <ferror@plt+0x14fe0>
  41d210:	bl	416268 <ferror@plt+0x14678>
  41d214:	ldp	x24, x26, [x25, #8]
  41d218:	mov	w1, #0x4000                	// #16384
  41d21c:	ldr	x0, [x25, #88]
  41d220:	bl	416558 <ferror@plt+0x14968>
  41d224:	str	x0, [x24, x26, lsl #3]
  41d228:	b	41cf10 <ferror@plt+0x1b320>
  41d22c:	nop
  41d230:	adrp	x2, 45f000 <stdin@@GLIBC_2.17+0x1320>
  41d234:	ldr	w1, [x2, #416]
  41d238:	sub	w1, w1, #0x1
  41d23c:	str	w1, [x2, #416]
  41d240:	cmp	w1, #0x0
  41d244:	b.gt	41d250 <ferror@plt+0x1b660>
  41d248:	mov	w0, #0x1                   	// #1
  41d24c:	ret
  41d250:	stp	x29, x30, [sp, #-16]!
  41d254:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x3320>
  41d258:	mov	x29, sp
  41d25c:	ldr	x0, [x1, #2688]
  41d260:	add	x2, x0, #0x8
  41d264:	str	x2, [x1, #2688]
  41d268:	ldr	x0, [x0, #8]
  41d26c:	bl	416a78 <ferror@plt+0x14e88>
  41d270:	mov	w0, #0x0                   	// #0
  41d274:	ldp	x29, x30, [sp], #16
  41d278:	ret
  41d27c:	nop
  41d280:	stp	x29, x30, [sp, #-64]!
  41d284:	mov	x29, sp
  41d288:	stp	x19, x20, [sp, #16]
  41d28c:	adrp	x20, 454000 <ferror@plt+0x52410>
  41d290:	add	x20, x20, #0xde0
  41d294:	stp	x21, x22, [sp, #32]
  41d298:	adrp	x21, 454000 <ferror@plt+0x52410>
  41d29c:	add	x21, x21, #0xdd8
  41d2a0:	sub	x20, x20, x21
  41d2a4:	mov	w22, w0
  41d2a8:	stp	x23, x24, [sp, #48]
  41d2ac:	mov	x23, x1
  41d2b0:	mov	x24, x2
  41d2b4:	bl	401730 <memcpy@plt-0x40>
  41d2b8:	cmp	xzr, x20, asr #3
  41d2bc:	b.eq	41d2e8 <ferror@plt+0x1b6f8>  // b.none
  41d2c0:	asr	x20, x20, #3
  41d2c4:	mov	x19, #0x0                   	// #0
  41d2c8:	ldr	x3, [x21, x19, lsl #3]
  41d2cc:	mov	x2, x24
  41d2d0:	add	x19, x19, #0x1
  41d2d4:	mov	x1, x23
  41d2d8:	mov	w0, w22
  41d2dc:	blr	x3
  41d2e0:	cmp	x20, x19
  41d2e4:	b.ne	41d2c8 <ferror@plt+0x1b6d8>  // b.any
  41d2e8:	ldp	x19, x20, [sp, #16]
  41d2ec:	ldp	x21, x22, [sp, #32]
  41d2f0:	ldp	x23, x24, [sp, #48]
  41d2f4:	ldp	x29, x30, [sp], #64
  41d2f8:	ret
  41d2fc:	nop
  41d300:	ret

Disassembly of section .fini:

000000000041d304 <.fini>:
  41d304:	stp	x29, x30, [sp, #-16]!
  41d308:	mov	x29, sp
  41d30c:	ldp	x29, x30, [sp], #16
  41d310:	ret
