EESchema-LIBRARY Version 2.3
DEF AtomC2000 U 0 20 Y Y 10 L N
F0 "U" 200 250 50 H V L CNN
F1 "AtomC2000" 200 150 50 H V L CNN
F2 "" 200 50 50 H I L CNN
F3 "" 200 -150 50 H I L CNN
DRAW
X DDR3_0_BS[0] BL12 0 0 200 R 50 50 1 1 B 
X DDR3_0_BS[1] BL10 0 -100 200 R 50 50 1 1 B 
X DDR3_0_BS[2] BC8 0 -200 200 R 50 50 1 1 B 
X DDR3_0_CASB BH26 0 -300 200 R 50 50 1 1 B 
X DDR3_0_CK[0] BA21 0 -400 200 R 50 50 1 1 B 
X DDR3_0_CK[1] BF21 0 -500 200 R 50 50 1 1 B 
X DDR3_0_CK[2] BG19 0 -600 200 R 50 50 1 1 B 
X DDR3_0_CK[3] BB19 0 -700 200 R 50 50 1 1 B 
X DDR3_0_CKB[0] BC21 0 -800 200 R 50 50 1 1 B 
X DDR3_0_CKB[1] BG21 0 -900 200 R 50 50 1 1 B 
X DDR3_0_CKB[2] BH19 0 -1000 200 R 50 50 1 1 B 
X DDR3_0_CKB[3] BD19 0 -1100 200 R 50 50 1 1 B 
X DDR3_0_CKE[0] BG4 0 -1200 200 R 50 50 1 1 B 
X DDR3_0_CKE[1] BH5 0 -1300 200 R 50 50 1 1 B 
X DDR3_0_CKE[2] BG5 0 -1400 200 R 50 50 1 1 B 
X DDR3_0_CKE[3] BH3 0 -1500 200 R 50 50 1 1 B 
X DDR3_0_CMDPU BA26 0 -1600 200 R 50 50 1 1 B 
X DDR3_0_CSB[0] BE25 0 -1700 200 R 50 50 1 1 B 
X DDR3_0_CSB[1] BB25 0 -1800 200 R 50 50 1 1 B 
X DDR3_0_CSB[2] BD23 0 -1900 200 R 50 50 1 1 B 
X DDR3_0_CSB[3] BG26 0 -2000 200 R 50 50 1 1 B 
X DDR3_0_DQ[0] AM15 0 -2100 200 R 50 50 1 1 B 
X DDR3_0_DQ[1] AM14 0 -2200 200 R 50 50 1 1 B 
X DDR3_0_DQ[2] AL8 0 -2300 200 R 50 50 1 1 B 
X DDR3_0_DQ[3] AM8 0 -2400 200 R 50 50 1 1 B 
X DDR3_0_DQ[4] AM17 0 -2500 200 R 50 50 1 1 B 
X DDR3_0_DQ[5] AL15 0 -2600 200 R 50 50 1 1 B 
X DDR3_0_DQ[6] AM11 0 -2700 200 R 50 50 1 1 B 
X DDR3_0_DQ[7] AM9 0 -2800 200 R 50 50 1 1 B 
X DDR3_0_DQ[8] AR14 0 -2900 200 R 50 50 1 1 B 
X DDR3_0_DQ[9] AT13 0 -3000 200 R 50 50 1 1 B 
X DDR3_0_DQ[10] AT10 0 -3100 200 R 50 50 1 1 B 
X DDR3_0_DQ[11] AR11 0 -3200 200 R 50 50 1 1 B 
X DDR3_0_DQ[12] AR16 0 -3300 200 R 50 50 1 1 B 
X DDR3_0_DQ[13] AT14 0 -3400 200 R 50 50 1 1 B 
X DDR3_0_DQ[14] AT8 0 -3500 200 R 50 50 1 1 B 
X DDR3_0_DQ[15] AR10 0 -3600 200 R 50 50 1 1 B 
X DDR3_0_DQ[16] AY9 0 -3700 200 R 50 50 1 1 B 
X DDR3_0_DQ[17] AY11 0 -3800 200 R 50 50 1 1 B 
X DDR3_0_DQ[18] AY15 0 -3900 200 R 50 50 1 1 B 
X DDR3_0_DQ[19] AW17 0 -4000 200 R 50 50 1 1 B 
X DDR3_0_DQ[20] AW8 0 -4100 200 R 50 50 1 1 B 
X DDR3_0_DQ[21] AY8 0 -4200 200 R 50 50 1 1 B 
X DDR3_0_DQ[22] AY14 0 -4300 200 R 50 50 1 1 B 
X DDR3_0_DQ[23] AW15 0 -4400 200 R 50 50 1 1 B 
X DDR3_0_DQ[24] AN4 0 -4500 200 R 50 50 1 1 B 
X DDR3_0_DQ[25] AN2 0 -4600 200 R 50 50 1 1 B 
X DDR3_0_DQ[26] AU1 0 -4700 200 R 50 50 1 1 B 
X DDR3_0_DQ[27] AU3 0 -4800 200 R 50 50 1 1 B 
X DDR3_0_DQ[28] AL2 0 -4900 200 R 50 50 1 1 B 
X DDR3_0_DQ[29] AL4 0 -5000 200 R 50 50 1 1 B 
X DDR3_0_DQ[30] AR2 0 -5100 200 R 50 50 1 1 B 
X DDR3_0_DQ[31] AR4 0 -5200 200 R 50 50 1 1 B 
X DDR3_0_DQ[32] BA32 0 -5300 200 R 50 50 1 1 B 
X DDR3_0_DQ[33] BA30 0 -5400 200 R 50 50 1 1 B 
X DDR3_0_DQ[34] BF30 0 -5500 200 R 50 50 1 1 B 
X DDR3_0_DQ[35] BD30 0 -5600 200 R 50 50 1 1 B 
X DDR3_0_DQ[36] BB32 0 -5700 200 R 50 50 1 1 B 
X DDR3_0_DQ[37] AY30 0 -5800 200 R 50 50 1 1 B 
X DDR3_0_DQ[38] BG29 0 -5900 200 R 50 50 1 1 B 
X DDR3_0_DQ[39] BG30 0 -6000 200 R 50 50 1 1 B 
X DDR3_0_DQ[40] BL16 0 -6100 200 R 50 50 1 1 B 
X DDR3_0_DQ[41] BL17 0 -6200 200 R 50 50 1 1 B 
X DDR3_0_DQ[42] BL21 0 -6300 200 R 50 50 1 1 B 
X DDR3_0_DQ[43] BN21 0 -6400 200 R 50 50 1 1 B 
X DDR3_0_DQ[44] BM16 0 -6500 200 R 50 50 1 1 B 
X DDR3_0_DQ[45] BP16 0 -6600 200 R 50 50 1 1 B 
X DDR3_0_DQ[46] BP19 0 -6700 200 R 50 50 1 1 B 
X DDR3_0_DQ[47] BN19 0 -6800 200 R 50 50 1 1 B 
X DDR3_0_DQ[48] BM25 0 -6900 200 R 50 50 1 1 B 
X DDR3_0_DQ[49] BP25 0 -7000 200 R 50 50 1 1 B 
X DDR3_0_DQ[50] BL28 0 -7100 200 R 50 50 1 1 B 
X DDR3_0_DQ[51] BN28 0 -7200 200 R 50 50 1 1 B 
X DDR3_0_DQ[52] BL23 0 -7300 200 R 50 50 1 1 B 
X DDR3_0_DQ[53] BN23 0 -7400 200 R 50 50 1 1 B 
X DDR3_0_DQ[54] BM27 0 -7500 200 R 50 50 1 1 B 
X DDR3_0_DQ[55] BP28 0 -7600 200 R 50 50 1 1 B 
X DDR3_0_DQ[56] BN32 0 -7700 200 R 50 50 1 1 B 
X DDR3_0_DQ[57] BK32 0 -7800 200 R 50 50 1 1 B 
X DDR3_0_DQ[58] BN35 0 -7900 200 R 50 50 1 1 B 
X DDR3_0_DQ[59] BM36 0 -8000 200 R 50 50 1 1 B 
X DDR3_0_DQ[60] BM31 0 -8100 200 R 50 50 1 1 B 
X DDR3_0_DQ[61] BL32 0 -8200 200 R 50 50 1 1 B 
X DDR3_0_DQ[62] BK35 0 -8300 200 R 50 50 1 1 B 
X DDR3_0_DQ[63] BL35 0 -8400 200 R 50 50 1 1 B 
X DDR3_0_DQECC[0] AY4 0 -8500 200 R 50 50 1 1 B 
X DDR3_0_DQECC[1] AY2 0 -8600 200 R 50 50 1 1 B 
X DDR3_0_DQECC[2] BD2 0 -8700 200 R 50 50 1 1 B 
X DDR3_0_DQECC[3] BD4 0 -8800 200 R 50 50 1 1 B 
X DDR3_0_DQECC[4] AW3 0 -8900 200 R 50 50 1 1 B 
X DDR3_0_DQECC[5] AY1 0 -9000 200 R 50 50 1 1 B 
X DDR3_0_DQECC[6] BC1 0 -9100 200 R 50 50 1 1 B 
X DDR3_0_DQECC[7] BC3 0 -9200 200 R 50 50 1 1 B 
X DDR3_0_DQPU AW21 0 -9300 200 R 50 50 1 1 B 
X DDR3_0_DQS[0] AL11 0 -9400 200 R 50 50 1 1 B 
X DDR3_0_DQS[1] AT7 0 -9500 200 R 50 50 1 1 B 
X DDR3_0_DQS[2] AW12 0 -9600 200 R 50 50 1 1 B 
X DDR3_0_DQS[3] AP3 0 -9700 200 R 50 50 1 1 B 
X DDR3_0_DQS[4] BD29 0 -9800 200 R 50 50 1 1 B 
X DDR3_0_DQS[5] BM18 0 -9900 200 R 50 50 1 1 B 
X DDR3_0_DQS[6] BN26 0 -10000 200 R 50 50 1 1 B 
X DDR3_0_DQS[7] BP34 0 -10100 200 R 50 50 1 1 B 
X DDR3_0_DQSB[0] AL12 0 -10200 200 R 50 50 1 1 B 
X DDR3_0_DQSB[1] AR7 0 -10300 200 R 50 50 1 1 B 
X DDR3_0_DQSB[2] AW11 0 -10400 200 R 50 50 1 1 B 
X DDR3_0_DQSB[3] AP1 0 -10500 200 R 50 50 1 1 B 
X DDR3_0_DQSB[4] BC29 0 -10600 200 R 50 50 1 1 B 
X DDR3_0_DQSB[5] BN17 0 -10700 200 R 50 50 1 1 B 
X DDR3_0_DQSB[6] BL26 0 -10800 200 R 50 50 1 1 B 
X DDR3_0_DQSB[7] BM34 0 -10900 200 R 50 50 1 1 B 
X DDR3_0_DQSBECC[0] BB4 0 -11000 200 R 50 50 1 1 B 
X DDR3_0_DQSECC[0] BB2 0 -11100 200 R 50 50 1 1 B 
X DDR3_0_DRAM_PWROK BG17 0 -11200 200 R 50 50 1 1 B 
X DDR3_0_DRAMRSTB BA25 0 -11300 200 R 50 50 1 1 B 
X DDR3_0_MA[0] BH11 0 -11400 200 R 50 50 1 1 B 
X DDR3_0_MA[1] BL8 0 -11500 200 R 50 50 1 1 B 
X DDR3_0_MA[2] BG13 0 -11600 200 R 50 50 1 1 B 
X DDR3_0_MA[3] BG11 0 -11700 200 R 50 50 1 1 B 
X DDR3_0_MA[4] BD13 0 -11800 200 R 50 50 1 1 B 
X DDR3_0_MA[5] BM7 0 -11900 200 R 50 50 1 1 B 
X DDR3_0_MA[6] BD10 0 -12000 200 R 50 50 1 1 B 
X DDR3_0_MA[7] BH8 0 -12100 200 R 50 50 1 1 B 
X DDR3_0_MA[8] BD8 0 -12200 200 R 50 50 1 1 B 
X DDR3_0_MA[9] BD15 0 -12300 200 R 50 50 1 1 B 
X DDR3_0_MA[10] BN10 0 -12400 200 R 50 50 1 1 B 
X DDR3_0_MA[11] BG8 0 -12500 200 R 50 50 1 1 B 
X DDR3_0_MA[12] BD7 0 -12600 200 R 50 50 1 1 B 
X DDR3_0_MA[13] BA23 0 -12700 200 R 50 50 1 1 B 
X DDR3_0_MA[14] BC11 0 -12800 200 R 50 50 1 1 B 
X DDR3_0_MA[15] BF15 0 -12900 200 R 50 50 1 1 B 
X DDR3_0_MON1N BP6 0 -13000 200 R 50 50 1 1 B 
X DDR3_0_MON1P BP8 0 -13100 200 R 50 50 1 1 B 
X DDR3_0_MON2N BK3 0 -13200 200 R 50 50 1 1 B 
X DDR3_0_MON2P BK5 0 -13300 200 R 50 50 1 1 B 
X DDR3_0_ODT[0] BD26 0 -13400 200 R 50 50 1 1 B 
X DDR3_0_ODT[1] BB26 0 -13500 200 R 50 50 1 1 B 
X DDR3_0_ODT[2] BH25 0 -13600 200 R 50 50 1 1 B 
X DDR3_0_ODT[3] BG25 0 -13700 200 R 50 50 1 1 B 
X DDR3_0_ODTPU AW20 0 -13800 200 R 50 50 1 1 B 
X DDR3_0_RASB BG23 0 -13900 200 R 50 50 1 1 B 
X DDR3_0_REFN BM13 0 -14000 200 R 50 50 1 1 B 
X DDR3_0_REFP BN12 0 -14100 200 R 50 50 1 1 B 
X DDR3_0_VREF AY29 0 -14200 200 R 50 50 1 1 B 
X DDR3_0_WEB BC23 0 -14300 200 R 50 50 1 1 B 
S 200 100 1100 -14400 1 1 10 f
X DDR3_1_BS[0] N18 0 0 200 R 50 50 2 1 B 
X DDR3_1_BS[1] H18 0 -100 200 R 50 50 2 1 B 
X DDR3_1_BS[2] H25 0 -200 200 R 50 50 2 1 B 
X DDR3_1_CASB H4 0 -300 200 R 50 50 2 1 B 
X DDR3_1_CK[0] C9 0 -400 200 R 50 50 2 1 B 
X DDR3_1_CK[1] G9 0 -500 200 R 50 50 2 1 B 
X DDR3_1_CK[2] H10 0 -600 200 R 50 50 2 1 B 
X DDR3_1_CK[3] J13 0 -700 200 R 50 50 2 1 B 
X DDR3_1_CKB[0] D8 0 -800 200 R 50 50 2 1 B 
X DDR3_1_CKB[1] H9 0 -900 200 R 50 50 2 1 B 
X DDR3_1_CKB[2] G10 0 -1000 200 R 50 50 2 1 B 
X DDR3_1_CKB[3] L13 0 -1100 200 R 50 50 2 1 B 
X DDR3_1_CKE[0] N26 0 -1200 200 R 50 50 2 1 B 
X DDR3_1_CKE[1] N25 0 -1300 200 R 50 50 2 1 B 
X DDR3_1_CKE[2] L25 0 -1400 200 R 50 50 2 1 B 
X DDR3_1_CKE[3] L26 0 -1500 200 R 50 50 2 1 B 
X DDR3_1_CMDPU T25 0 -1600 200 R 50 50 2 1 B 
X DDR3_1_CSB[0] K3 0 -1700 200 R 50 50 2 1 B 
X DDR3_1_CSB[1] N4 0 -1800 200 R 50 50 2 1 B 
X DDR3_1_CSB[2] L7 0 -1900 200 R 50 50 2 1 B 
X DDR3_1_CSB[3] K4 0 -2000 200 R 50 50 2 1 B 
X DDR3_1_DQ[0] B39 0 -2100 200 R 50 50 2 1 B 
X DDR3_1_DQ[1] D39 0 -2200 200 R 50 50 2 1 B 
X DDR3_1_DQ[2] B35 0 -2300 200 R 50 50 2 1 B 
X DDR3_1_DQ[3] D35 0 -2400 200 R 50 50 2 1 B 
X DDR3_1_DQ[4] A39 0 -2500 200 R 50 50 2 1 B 
X DDR3_1_DQ[5] C40 0 -2600 200 R 50 50 2 1 B 
X DDR3_1_DQ[6] A36 0 -2700 200 R 50 50 2 1 B 
X DDR3_1_DQ[7] C36 0 -2800 200 R 50 50 2 1 B 
X DDR3_1_DQ[8] B32 0 -2900 200 R 50 50 2 1 B 
X DDR3_1_DQ[9] C31 0 -3000 200 R 50 50 2 1 B 
X DDR3_1_DQ[10] A27 0 -3100 200 R 50 50 2 1 B 
X DDR3_1_DQ[11] C27 0 -3200 200 R 50 50 2 1 B 
X DDR3_1_DQ[12] E32 0 -3300 200 R 50 50 2 1 B 
X DDR3_1_DQ[13] D32 0 -3400 200 R 50 50 2 1 B 
X DDR3_1_DQ[14] D28 0 -3500 200 R 50 50 2 1 B 
X DDR3_1_DQ[15] B28 0 -3600 200 R 50 50 2 1 B 
X DDR3_1_DQ[16] D23 0 -3700 200 R 50 50 2 1 B 
X DDR3_1_DQ[17] B23 0 -3800 200 R 50 50 2 1 B 
X DDR3_1_DQ[18] D19 0 -3900 200 R 50 50 2 1 B 
X DDR3_1_DQ[19] B19 0 -4000 200 R 50 50 2 1 B 
X DDR3_1_DQ[20] C24 0 -4100 200 R 50 50 2 1 B 
X DDR3_1_DQ[21] D24 0 -4200 200 R 50 50 2 1 B 
X DDR3_1_DQ[22] B21 0 -4300 200 R 50 50 2 1 B 
X DDR3_1_DQ[23] D21 0 -4400 200 R 50 50 2 1 B 
X DDR3_1_DQ[24] H30 0 -4500 200 R 50 50 2 1 B 
X DDR3_1_DQ[25] H29 0 -4600 200 R 50 50 2 1 B 
X DDR3_1_DQ[26] N32 0 -4700 200 R 50 50 2 1 B 
X DDR3_1_DQ[27] L32 0 -4800 200 R 50 50 2 1 B 
X DDR3_1_DQ[28] H32 0 -4900 200 R 50 50 2 1 B 
X DDR3_1_DQ[29] J30 0 -5000 200 R 50 50 2 1 B 
X DDR3_1_DQ[30] M30 0 -5100 200 R 50 50 2 1 B 
X DDR3_1_DQ[31] P30 0 -5200 200 R 50 50 2 1 B 
X DDR3_1_DQ[32] R15 0 -5300 200 R 50 50 2 1 B 
X DDR3_1_DQ[33] R14 0 -5400 200 R 50 50 2 1 B 
X DDR3_1_DQ[34] R9 0 -5500 200 R 50 50 2 1 B 
X DDR3_1_DQ[35] R11 0 -5600 200 R 50 50 2 1 B 
X DDR3_1_DQ[36] T17 0 -5700 200 R 50 50 2 1 B 
X DDR3_1_DQ[37] U15 0 -5800 200 R 50 50 2 1 B 
X DDR3_1_DQ[38] R8 0 -5900 200 R 50 50 2 1 B 
X DDR3_1_DQ[39] U8 0 -6000 200 R 50 50 2 1 B 
X DDR3_1_DQ[40] U4 0 -6100 200 R 50 50 2 1 B 
X DDR3_1_DQ[41] U2 0 -6200 200 R 50 50 2 1 B 
X DDR3_1_DQ[42] AB2 0 -6300 200 R 50 50 2 1 B 
X DDR3_1_DQ[43] AB4 0 -6400 200 R 50 50 2 1 B 
X DDR3_1_DQ[44] T3 0 -6500 200 R 50 50 2 1 B 
X DDR3_1_DQ[45] T1 0 -6600 200 R 50 50 2 1 B 
X DDR3_1_DQ[46] Y4 0 -6700 200 R 50 50 2 1 B 
X DDR3_1_DQ[47] Y2 0 -6800 200 R 50 50 2 1 B 
X DDR3_1_DQ[48] W14 0 -6900 200 R 50 50 2 1 B 
X DDR3_1_DQ[49] W13 0 -7000 200 R 50 50 2 1 B 
X DDR3_1_DQ[50] W10 0 -7100 200 R 50 50 2 1 B 
X DDR3_1_DQ[51] Y11 0 -7200 200 R 50 50 2 1 B 
X DDR3_1_DQ[52] Y16 0 -7300 200 R 50 50 2 1 B 
X DDR3_1_DQ[53] Y14 0 -7400 200 R 50 50 2 1 B 
X DDR3_1_DQ[54] W8 0 -7500 200 R 50 50 2 1 B 
X DDR3_1_DQ[55] Y10 0 -7600 200 R 50 50 2 1 B 
X DDR3_1_DQ[56] AC8 0 -7700 200 R 50 50 2 1 B 
X DDR3_1_DQ[57] AD8 0 -7800 200 R 50 50 2 1 B 
X DDR3_1_DQ[58] AD15 0 -7900 200 R 50 50 2 1 B 
X DDR3_1_DQ[59] AC17 0 -8000 200 R 50 50 2 1 B 
X DDR3_1_DQ[60] AC11 0 -8100 200 R 50 50 2 1 B 
X DDR3_1_DQ[61] AC9 0 -8200 200 R 50 50 2 1 B 
X DDR3_1_DQ[62] AC14 0 -8300 200 R 50 50 2 1 B 
X DDR3_1_DQ[63] AC15 0 -8400 200 R 50 50 2 1 B 
X DDR3_1_DQECC[0] D15 0 -8500 200 R 50 50 2 1 B 
X DDR3_1_DQECC[1] C15 0 -8600 200 R 50 50 2 1 B 
X DDR3_1_DQECC[2] D12 0 -8700 200 R 50 50 2 1 B 
X DDR3_1_DQECC[3] E12 0 -8800 200 R 50 50 2 1 B 
X DDR3_1_DQECC[4] D17 0 -8900 200 R 50 50 2 1 B 
X DDR3_1_DQECC[5] B17 0 -9000 200 R 50 50 2 1 B 
X DDR3_1_DQECC[6] C13 0 -9100 200 R 50 50 2 1 B 
X DDR3_1_DQECC[7] B12 0 -9200 200 R 50 50 2 1 B 
X DDR3_1_DQPU T26 0 -9300 200 R 50 50 2 1 B 
X DDR3_1_DQS[0] D37 0 -9400 200 R 50 50 2 1 B 
X DDR3_1_DQS[1] D30 0 -9500 200 R 50 50 2 1 B 
X DDR3_1_DQS[2] A21 0 -9600 200 R 50 50 2 1 B 
X DDR3_1_DQS[3] M29 0 -9700 200 R 50 50 2 1 B 
X DDR3_1_DQS[4] U11 0 -9800 200 R 50 50 2 1 B 
X DDR3_1_DQS[5] W1 0 -9900 200 R 50 50 2 1 B 
X DDR3_1_DQS[6] Y7 0 -10000 200 R 50 50 2 1 B 
X DDR3_1_DQS[7] AD12 0 -10100 200 R 50 50 2 1 B 
X DDR3_1_DQSB[0] B37 0 -10200 200 R 50 50 2 1 B 
X DDR3_1_DQSB[1] B30 0 -10300 200 R 50 50 2 1 B 
X DDR3_1_DQSB[2] C22 0 -10400 200 R 50 50 2 1 B 
X DDR3_1_DQSB[3] L29 0 -10500 200 R 50 50 2 1 B 
X DDR3_1_DQSB[4] U12 0 -10600 200 R 50 50 2 1 B 
X DDR3_1_DQSB[5] W3 0 -10700 200 R 50 50 2 1 B 
X DDR3_1_DQSB[6] W7 0 -10800 200 R 50 50 2 1 B 
X DDR3_1_DQSB[7] AD11 0 -10900 200 R 50 50 2 1 B 
X DDR3_1_DQSBECC[0] D14 0 -11000 200 R 50 50 2 1 B 
X DDR3_1_DQSECC[0] B14 0 -11100 200 R 50 50 2 1 B 
X DDR3_1_DRAM_PWROK L17 0 -11200 200 R 50 50 2 1 B 
X DDR3_1_DRAMRSTB N11 0 -11300 200 R 50 50 2 1 B 
X DDR3_1_MA[0] H17 0 -11400 200 R 50 50 2 1 B 
X DDR3_1_MA[1] G17 0 -11500 200 R 50 50 2 1 B 
X DDR3_1_MA[2] G18 0 -11600 200 R 50 50 2 1 B 
X DDR3_1_MA[3] P21 0 -11700 200 R 50 50 2 1 B 
X DDR3_1_MA[4] M21 0 -11800 200 R 50 50 2 1 B 
X DDR3_1_MA[5] H22 0 -11900 200 R 50 50 2 1 B 
X DDR3_1_MA[6] J21 0 -12000 200 R 50 50 2 1 B 
X DDR3_1_MA[7] J22 0 -12100 200 R 50 50 2 1 B 
X DDR3_1_MA[8] H21 0 -12200 200 R 50 50 2 1 B 
X DDR3_1_MA[9] M22 0 -12300 200 R 50 50 2 1 B 
X DDR3_1_MA[10] L18 0 -12400 200 R 50 50 2 1 B 
X DDR3_1_MA[11] P22 0 -12500 200 R 50 50 2 1 B 
X DDR3_1_MA[12] G25 0 -12600 200 R 50 50 2 1 B 
X DDR3_1_MA[13] G3 0 -12700 200 R 50 50 2 1 B 
X DDR3_1_MA[14] G26 0 -12800 200 R 50 50 2 1 B 
X DDR3_1_MA[15] H26 0 -12900 200 R 50 50 2 1 B 
X DDR3_1_MON1N C5 0 -13000 200 R 50 50 2 1 B 
X DDR3_1_MON1P E5 0 -13100 200 R 50 50 2 1 B 
X DDR3_1_MON2N A6 0 -13200 200 R 50 50 2 1 B 
X DDR3_1_MON2P A8 0 -13300 200 R 50 50 2 1 B 
X DDR3_1_ODT[0] L2 0 -13400 200 R 50 50 2 1 B 
X DDR3_1_ODT[1] N2 0 -13500 200 R 50 50 2 1 B 
X DDR3_1_ODT[2] N8 0 -13600 200 R 50 50 2 1 B 
X DDR3_1_ODT[3] L4 0 -13700 200 R 50 50 2 1 B 
X DDR3_1_ODTPU T32 0 -13800 200 R 50 50 2 1 B 
X DDR3_1_RASB L8 0 -13900 200 R 50 50 2 1 B 
X DDR3_1_REFN L14 0 -14000 200 R 50 50 2 1 B 
X DDR3_1_REFP J14 0 -14100 200 R 50 50 2 1 B 
X DDR3_1_VREF R29 0 -14200 200 R 50 50 2 1 B 
X DDR3_1_WEB N7 0 -14300 200 R 50 50 2 1 B 
S 200 100 1100 -14400 2 1 10 f
X DFX_PORT_CLK0 AV63 0 0 200 R 50 50 3 1 B 
X DFX_PORT_CLK1 AV65 0 -100 200 R 50 50 3 1 B 
X DFX_PORT0 BC64 0 -200 200 R 50 50 3 1 B 
X DFX_PORT1 AY58 0 -300 200 R 50 50 3 1 B 
X DFX_PORT2 AW58 0 -400 200 R 50 50 3 1 B 
X DFX_PORT3 AR57 0 -500 200 R 50 50 3 1 B 
X DFX_PORT4 AT54 0 -600 200 R 50 50 3 1 B 
X DFX_PORT5 AY56 0 -700 200 R 50 50 3 1 B 
X DFX_PORT6 AY63 0 -800 200 R 50 50 3 1 B 
X DFX_PORT7 AW62 0 -900 200 R 50 50 3 1 B 
X DFX_PORT8 AY59 0 -1000 200 R 50 50 3 1 B 
X DFX_PORT9 AT60 0 -1100 200 R 50 50 3 1 B 
X DFX_PORT10 BB63 0 -1200 200 R 50 50 3 1 B 
X DFX_PORT11 AT59 0 -1300 200 R 50 50 3 1 B 
X DFX_PORT12 AW64 0 -1400 200 R 50 50 3 1 B 
X DFX_PORT13 AW66 0 -1500 200 R 50 50 3 1 B 
X DFX_PORT14 AY65 0 -1600 200 R 50 50 3 1 B 
X DFX_PORT15 AR59 0 -1700 200 R 50 50 3 1 B 
S 200 100 900 -1800 3 1 10 f
X GBE_EE_CS_N R59 0 0 200 R 50 50 4 1 B 
X GBE_EE_DI W51 0 -100 200 R 50 50 4 1 B 
X GBE_EE_DO W60 0 -200 200 R 50 50 4 1 B 
X GBE_EE_SK T50 0 -300 200 R 50 50 4 1 B 
X GBE_LED0 P46 0 -400 200 R 50 50 4 1 B 
X GBE_LED1 W50 0 -500 200 R 50 50 4 1 B 
X GBE_LED2 P48 0 -600 200 R 50 50 4 1 B 
X GBE_LED3 R58 0 -700 200 R 50 50 4 1 B 
X GBE_MDIO0_I2C_CLK W56 0 -800 200 R 50 50 4 1 B 
X GBE_MDIO0_I2C_DATA W59 0 -900 200 R 50 50 4 1 B 
X GBE_MDIO1_I2C_CLK Y54 0 -1000 200 R 50 50 4 1 B 
X GBE_MDIO1_I2C_DATA Y53 0 -1100 200 R 50 50 4 1 B 
X GBE_OBSN H50 0 -1200 200 R 50 50 4 1 B 
X GBE_OBSP G50 0 -1300 200 R 50 50 4 1 B 
X GBE_REFCLKN D50 0 -1400 200 R 50 50 4 1 B 
X GBE_REFCLKP B50 0 -1500 200 R 50 50 4 1 B 
X GBE_RXN[0] K48 0 -1600 200 R 50 50 4 1 B 
X GBE_RXN[1] L46 0 -1700 200 R 50 50 4 1 B 
X GBE_RXN[2] L44 0 -1800 200 R 50 50 4 1 B 
X GBE_RXN[3] H42 0 -1900 200 R 50 50 4 1 B 
X GBE_RXP[0] H48 0 -2000 200 R 50 50 4 1 B 
X GBE_RXP[1] J46 0 -2100 200 R 50 50 4 1 B 
X GBE_RXP[2] J44 0 -2200 200 R 50 50 4 1 B 
X GBE_RXP[3] G42 0 -2300 200 R 50 50 4 1 B 
X GBE_SDP0_0 T58 0 -2400 200 R 50 50 4 1 B 
X GBE_SDP0_1 T48 0 -2500 200 R 50 50 4 1 B 
X GBE_SMBALRT_N T55 0 -2600 200 R 50 50 4 1 B 
X GBE_SMBCLK P50 0 -2700 200 R 50 50 4 1 B 
X GBE_SMBD T59 0 -2800 200 R 50 50 4 1 B 
X GBE_TXN[0] B48 0 -2900 200 R 50 50 4 1 B 
X GBE_TXN[1] B46 0 -3000 200 R 50 50 4 1 B 
X GBE_TXN[2] B44 0 -3100 200 R 50 50 4 1 B 
X GBE_TXN[3] A42 0 -3200 200 R 50 50 4 1 B 
X GBE_TXP[0] D48 0 -3300 200 R 50 50 4 1 B 
X GBE_TXP[1] D46 0 -3400 200 R 50 50 4 1 B 
X GBE_TXP[2] D44 0 -3500 200 R 50 50 4 1 B 
X GBE_TXP[3] C42 0 -3600 200 R 50 50 4 1 B 
S 200 100 1200 -3700 4 1 10 f
X BRTCX1_PAD AJ65 0 0 200 R 50 50 5 1 B 
X BRTCX2_PAD AJ63 0 -100 200 R 50 50 5 1 B 
X CLK14_IN AM56 0 -200 200 R 50 50 5 1 B 
X COREPWROK AH60 0 -300 200 R 50 50 5 1 B 
X CPU_RESET_B Y63 0 -400 200 R 50 50 5 1 B 
X CTBTRIGINOUT AM47 0 -500 200 R 50 50 5 1 B 
X CTBTRIGOUT AL47 0 -600 200 R 50 50 5 1 B 
X CX_PRDY_B AW56 0 -700 200 R 50 50 5 1 B 
X CX_PREQ_B AY53 0 -800 200 R 50 50 5 1 B 
X ERROR0_B AL65 0 -900 200 R 50 50 5 1 B 
X ERROR1_B AL62 0 -1000 200 R 50 50 5 1 B 
X ERROR2_B AL63 0 -1100 200 R 50 50 5 1 B 
X FLEX_CLK_SE0 AH59 0 -1200 200 R 50 50 5 1 B 
X FLEX_CLK_SE1 AG56 0 -1300 200 R 50 50 5 1 B 
X GPIO_SUS0 V66 0 -1400 200 R 50 50 5 1 B 
X GPIO_SUS1 W54 0 -1500 200 R 50 50 5 1 B 
X GPIO_SUS2 T53 0 -1600 200 R 50 50 5 1 B 
X HPLL_REFN J37 0 -1700 200 R 50 50 5 1 B 
X HPLL_REFP L37 0 -1800 200 R 50 50 5 1 B 
X IERR_B AM52 0 -1900 200 R 50 50 5 1 B 
X ILB_SERIRQ AT50 0 -2000 200 R 50 50 5 1 B 
X LPC_AD0 AG54 0 -2100 200 R 50 50 5 1 B 
X LPC_AD1 AM53 0 -2200 200 R 50 50 5 1 B 
X LPC_AD2 AL53 0 -2300 200 R 50 50 5 1 B 
X LPC_AD3 AG59 0 -2400 200 R 50 50 5 1 B 
X LPC_CLKOUT0 AG51 0 -2500 200 R 50 50 5 1 B 
X LPC_CLKOUT1 AM49 0 -2600 200 R 50 50 5 1 B 
X LPC_CLKRUNB AH48 0 -2700 200 R 50 50 5 1 B 
X LPC_FRAMEB AH56 0 -2800 200 R 50 50 5 1 B 
X MCERR_B AL52 0 -2900 200 R 50 50 5 1 B 
X MEMHOT_B AL46 0 -3000 200 R 50 50 5 1 B 
X NCSI_ARB_OUT Y59 0 -3100 200 R 50 50 5 1 B 
X NCSI_RXD1 V63 0 -3200 200 R 50 50 5 1 B 
X NMI AL56 0 -3300 200 R 50 50 5 1 B 
X PMU_PLTRST_B AE62 0 -3400 200 R 50 50 5 1 B 
X PMU_PWRBTN_B AC49 0 -3500 200 R 50 50 5 1 B 
X PMU_RESETBUTTON_B AM58 0 -3600 200 R 50 50 5 1 B 
X PMU_SLP_DDRVTT_B AC52 0 -3700 200 R 50 50 5 1 B 
X PMU_SLP_LAN_B Y50 0 -3800 200 R 50 50 5 1 B 
X PMU_SLP_S3_B AF65 0 -3900 200 R 50 50 5 1 B 
X PMU_SLP_S45_B V64 0 -4000 200 R 50 50 5 1 B 
X PMU_SUSCLK AD58 0 -4100 200 R 50 50 5 1 B 
X PMU_WAKE_B AD66 0 -4200 200 R 50 50 5 1 B 
X PROCHOT_B BB59 0 -4300 200 R 50 50 5 1 B 
X RCOMP_CORE_LVT AG46 0 -4400 200 R 50 50 5 1 B 
X RSMRST_B AC47 0 -4500 200 R 50 50 5 1 B 
X RTEST_B AD50 0 -4600 200 R 50 50 5 1 B 
X SMB_CLK0 AN62 0 -4700 200 R 50 50 5 1 B 
X SMB_CLK1 AR63 0 -4800 200 R 50 50 5 1 B 
X SMB_CLK2 AR65 0 -4900 200 R 50 50 5 1 B 
X SMB_DATA0 AP62 0 -5000 200 R 50 50 5 1 B 
X SMB_DATA1 AN63 0 -5100 200 R 50 50 5 1 B 
X SMB_DATA2 AN65 0 -5200 200 R 50 50 5 1 B 
X SMBALRT_N0 AL58 0 -5300 200 R 50 50 5 1 B 
X SPI_CLK AF46 0 -5400 200 R 50 50 5 1 B 
X SPI_CS0_B Y65 0 -5500 200 R 50 50 5 1 B 
X SPI_CS1_B AC58 0 -5600 200 R 50 50 5 1 B 
X SPI_MISO AD59 0 -5700 200 R 50 50 5 1 B 
X SPI_MOSI AB62 0 -5800 200 R 50 50 5 1 B 
X SRTCRST_B AD49 0 -5900 200 R 50 50 5 1 B 
X SUS_STAT_B AB65 0 -6000 200 R 50 50 5 1 B 
X SUSPWRDNACK Y57 0 -6100 200 R 50 50 5 1 B 
X SVID_ALERT_B BC62 0 -6200 200 R 50 50 5 1 B 
X SVID_CLK BB60 0 -6300 200 R 50 50 5 1 B 
X SVID_DATA AW53 0 -6400 200 R 50 50 5 1 B 
X TCK AD65 0 -6500 200 R 50 50 5 1 B 
X TDI AC56 0 -6600 200 R 50 50 5 1 B 
X TDO AF63 0 -6700 200 R 50 50 5 1 B 
X THERMTRIP_N AT56 0 -6800 200 R 50 50 5 1 B 
X TMS AC53 0 -6900 200 R 50 50 5 1 B 
X TRST_B AA46 0 -7000 200 R 50 50 5 1 B 
X UART1_RXD AG50 0 -7100 200 R 50 50 5 1 B 
X UART1_TXD AH50 0 -7200 200 R 50 50 5 1 B 
S 200 100 1100 -7300 5 1 10 f
X PCIE_OBSN BA38 0 0 200 R 50 50 6 1 B 
X PCIE_OBSP BC38 0 -100 200 R 50 50 6 1 B 
X PCIE_REFCLKN BD49 0 -200 200 R 50 50 6 1 B 
X PCIE_REFCLKP BB49 0 -300 200 R 50 50 6 1 B 
X PCIE_RXN[0] BE64 0 -400 200 R 50 50 6 1 B 
X PCIE_RXN[1] BH64 0 -500 200 R 50 50 6 1 B 
X PCIE_RXN[2] BK62 0 -600 200 R 50 50 6 1 B 
X PCIE_RXN[3] BH58 0 -700 200 R 50 50 6 1 B 
X PCIE_RXN[4] BH57 0 -800 200 R 50 50 6 1 B 
X PCIE_RXN[5] BF54 0 -900 200 R 50 50 6 1 B 
X PCIE_RXN[6] BG53 0 -1000 200 R 50 50 6 1 B 
X PCIE_RXN[7] BG50 0 -1100 200 R 50 50 6 1 B 
X PCIE_RXN[8] BH49 0 -1200 200 R 50 50 6 1 B 
X PCIE_RXN[9] BF46 0 -1300 200 R 50 50 6 1 B 
X PCIE_RXN[10] BG45 0 -1400 200 R 50 50 6 1 B 
X PCIE_RXN[11] BH42 0 -1500 200 R 50 50 6 1 B 
X PCIE_RXN[12] BG41 0 -1600 200 R 50 50 6 1 B 
X PCIE_RXN[13] BG38 0 -1700 200 R 50 50 6 1 B 
X PCIE_RXN[14] BF37 0 -1800 200 R 50 50 6 1 B 
X PCIE_RXN[15] BG34 0 -1900 200 R 50 50 6 1 B 
X PCIE_RXP[0] BE63 0 -2000 200 R 50 50 6 1 B 
X PCIE_RXP[1] BJ63 0 -2100 200 R 50 50 6 1 B 
X PCIE_RXP[2] BJ62 0 -2200 200 R 50 50 6 1 B 
X PCIE_RXP[3] BG58 0 -2300 200 R 50 50 6 1 B 
X PCIE_RXP[4] BG57 0 -2400 200 R 50 50 6 1 B 
X PCIE_RXP[5] BD54 0 -2500 200 R 50 50 6 1 B 
X PCIE_RXP[6] BF53 0 -2600 200 R 50 50 6 1 B 
X PCIE_RXP[7] BE50 0 -2700 200 R 50 50 6 1 B 
X PCIE_RXP[8] BG49 0 -2800 200 R 50 50 6 1 B 
X PCIE_RXP[9] BD46 0 -2900 200 R 50 50 6 1 B 
X PCIE_RXP[10] BF45 0 -3000 200 R 50 50 6 1 B 
X PCIE_RXP[11] BG42 0 -3100 200 R 50 50 6 1 B 
X PCIE_RXP[12] BE41 0 -3200 200 R 50 50 6 1 B 
X PCIE_RXP[13] BF38 0 -3300 200 R 50 50 6 1 B 
X PCIE_RXP[14] BD37 0 -3400 200 R 50 50 6 1 B 
X PCIE_RXP[15] BE34 0 -3500 200 R 50 50 6 1 B 
X PCIE_TXN[0] BL61 0 -3600 200 R 50 50 6 1 B 
X PCIE_TXN[1] BM58 0 -3700 200 R 50 50 6 1 B 
X PCIE_TXN[2] BN57 0 -3800 200 R 50 50 6 1 B 
X PCIE_TXN[3] BN55 0 -3900 200 R 50 50 6 1 B 
X PCIE_TXN[4] BK54 0 -4000 200 R 50 50 6 1 B 
X PCIE_TXN[5] BL53 0 -4100 200 R 50 50 6 1 B 
X PCIE_TXN[6] BM52 0 -4200 200 R 50 50 6 1 B 
X PCIE_TXN[7] BL50 0 -4300 200 R 50 50 6 1 B 
X PCIE_TXN[8] BM49 0 -4400 200 R 50 50 6 1 B 
X PCIE_TXN[9] BL48 0 -4500 200 R 50 50 6 1 B 
X PCIE_TXN[10] BL46 0 -4600 200 R 50 50 6 1 B 
X PCIE_TXN[11] BL44 0 -4700 200 R 50 50 6 1 B 
X PCIE_TXN[12] BM43 0 -4800 200 R 50 50 6 1 B 
X PCIE_TXN[13] BN41 0 -4900 200 R 50 50 6 1 B 
X PCIE_TXN[14] BK40 0 -5000 200 R 50 50 6 1 B 
X PCIE_TXN[15] BL39 0 -5100 200 R 50 50 6 1 B 
X PCIE_TXP[0] BK60 0 -5200 200 R 50 50 6 1 B 
X PCIE_TXP[1] BL59 0 -5300 200 R 50 50 6 1 B 
X PCIE_TXP[2] BL57 0 -5400 200 R 50 50 6 1 B 
X PCIE_TXP[3] BL55 0 -5500 200 R 50 50 6 1 B 
X PCIE_TXP[4] BM54 0 -5600 200 R 50 50 6 1 B 
X PCIE_TXP[5] BN53 0 -5700 200 R 50 50 6 1 B 
X PCIE_TXP[6] BL52 0 -5800 200 R 50 50 6 1 B 
X PCIE_TXP[7] BN50 0 -5900 200 R 50 50 6 1 B 
X PCIE_TXP[8] BP49 0 -6000 200 R 50 50 6 1 B 
X PCIE_TXP[9] BN48 0 -6100 200 R 50 50 6 1 B 
X PCIE_TXP[10] BN46 0 -6200 200 R 50 50 6 1 B 
X PCIE_TXP[11] BN44 0 -6300 200 R 50 50 6 1 B 
X PCIE_TXP[12] BP43 0 -6400 200 R 50 50 6 1 B 
X PCIE_TXP[13] BL41 0 -6500 200 R 50 50 6 1 B 
X PCIE_TXP[14] BM40 0 -6600 200 R 50 50 6 1 B 
X PCIE_TXP[15] BN39 0 -6700 200 R 50 50 6 1 B 
S 200 100 900 -6800 6 1 10 f
X BVCCRTC_EXTPAD AD55 0 0 200 R 50 50 7 1 W 
X DDR3_0_VCCA_PWROK BE17 0 -100 200 R 50 50 7 1 W 
X DDR3_1_VCCA_PWROK N17 0 -200 200 R 50 50 7 1 W 
X VCCA_GBE_1P0[3] T37 0 -300 200 R 50 50 7 1 W 
X VCCA_GBE_1P0[3] V38 0 -300 200 R 50 50 7 1 P N
X VCCA_GBE_1P0[3] W38 0 -300 200 R 50 50 7 1 P N
X VCCA_PCIE_1P0[8] AT36 0 -400 200 R 50 50 7 1 W 
X VCCA_PCIE_1P0[8] AT38 0 -400 200 R 50 50 7 1 P N
X VCCA_PCIE_1P0[8] AU36 0 -400 200 R 50 50 7 1 P N
X VCCA_PCIE_1P0[8] AU38 0 -400 200 R 50 50 7 1 P N
X VCCA_PCIE_1P0[8] AU39 0 -400 200 R 50 50 7 1 P N
X VCCA_PCIE_1P0[8] AW36 0 -400 200 R 50 50 7 1 P N
X VCCA_PCIE_1P0[8] AW38 0 -400 200 R 50 50 7 1 P N
X VCCA_PCIE_1P0[8] AW39 0 -400 200 R 50 50 7 1 P N
X VCCA_SATA_1P0[4] K41 0 -500 200 R 50 50 7 1 W 
X VCCA_SATA_1P0[4] L41 0 -500 200 R 50 50 7 1 P N
X VCCA_SATA_1P0[4] N41 0 -500 200 R 50 50 7 1 P N
X VCCA_SATA_1P0[4] P41 0 -500 200 R 50 50 7 1 P N
X VCCA_SATA3_1P0[3] L42 0 -600 200 R 50 50 7 1 W 
X VCCA_SATA3_1P0[3] N42 0 -600 200 R 50 50 7 1 P N
X VCCA_SATA3_1P0[3] P42 0 -600 200 R 50 50 7 1 P N
X VCCACKDDR_0_1P0[2] AT32 0 -700 200 R 50 50 7 1 W 
X VCCACKDDR_0_1P0[2] AU32 0 -700 200 R 50 50 7 1 P N
X VCCACKDDR_1_1P0[2] V28 0 -800 200 R 50 50 7 1 W 
X VCCACKDDR_1_1P0[2] W28 0 -800 200 R 50 50 7 1 P N
X VCCADDR_0_1P0[5] AT21 0 -900 200 R 50 50 7 1 W 
X VCCADDR_0_1P0[5] AT23 0 -900 200 R 50 50 7 1 P N
X VCCADDR_0_1P0[5] AT25 0 -900 200 R 50 50 7 1 P N
X VCCADDR_0_1P0[5] AT26 0 -900 200 R 50 50 7 1 P N
X VCCADDR_0_1P0[5] AT28 0 -900 200 R 50 50 7 1 P N
X VCCADDR_1_1P0[5] W21 0 -1000 200 R 50 50 7 1 W 
X VCCADDR_1_1P0[5] W23 0 -1000 200 R 50 50 7 1 P N
X VCCADDR_1_1P0[5] W25 0 -1000 200 R 50 50 7 1 P N
X VCCADDR_1_1P0[5] W26 0 -1000 200 R 50 50 7 1 P N
X VCCADDR_1_1P0[5] AA21 0 -1000 200 R 50 50 7 1 P N
X VCCADLLDDR_0_1P0[5] AU21 0 -1100 200 R 50 50 7 1 W 
X VCCADLLDDR_0_1P0[5] AU23 0 -1100 200 R 50 50 7 1 P N
X VCCADLLDDR_0_1P0[5] AU25 0 -1100 200 R 50 50 7 1 P N
X VCCADLLDDR_0_1P0[5] AU26 0 -1100 200 R 50 50 7 1 P N
X VCCADLLDDR_0_1P0[5] AU28 0 -1100 200 R 50 50 7 1 P N
X VCCADLLDDR_1_1P0[5] V20 0 -1200 200 R 50 50 7 1 W 
X VCCADLLDDR_1_1P0[5] V21 0 -1200 200 R 50 50 7 1 P N
X VCCADLLDDR_1_1P0[5] V23 0 -1200 200 R 50 50 7 1 P N
X VCCADLLDDR_1_1P0[5] V25 0 -1200 200 R 50 50 7 1 P N
X VCCADLLDDR_1_1P0[5] V26 0 -1200 200 R 50 50 7 1 P N
X VCCAPLL_GBE_1P0[2] V41 0 -1300 200 R 50 50 7 1 W 
X VCCAPLL_GBE_1P0[2] W41 0 -1300 200 R 50 50 7 1 P N
X VCCAPLL_PCIE_1P0[2] AY37 0 -1400 200 R 50 50 7 1 W 
X VCCAPLL_PCIE_1P0[2] BA37 0 -1400 200 R 50 50 7 1 P N
X VCCAPLL_SATA_1P0[2] R46 0 -1500 200 R 50 50 7 1 W 
X VCCAPLL_SATA_1P0[2] T45 0 -1500 200 R 50 50 7 1 P N
X VCCAPLL_SATA3_1P0[2] R44 0 -1600 200 R 50 50 7 1 W 
X VCCAPLL_SATA3_1P0[2] T44 0 -1600 200 R 50 50 7 1 P N
X VCCAREF_GBE_HVGEN[2] T39 0 -1700 200 R 50 50 7 1 W 
X VCCAREF_GBE_HVGEN[2] V39 0 -1700 200 R 50 50 7 1 P N
X VCCAREF_PCIE_HVGEN AT39 0 -1800 200 R 50 50 7 1 W 
X VCCAREF_SATA_HVGEN[3] V46 0 -1900 200 R 50 50 7 1 W 
X VCCAREF_SATA_HVGEN[3] W44 0 -1900 200 R 50 50 7 1 P N
X VCCAREF_SATA_HVGEN[3] W46 0 -1900 200 R 50 50 7 1 P N
X VCCAUSB_1P0 AT42 0 -2000 200 R 50 50 7 1 W 
X VCCCLKDDR_0_1P5[2] AT29 0 -2100 200 R 50 50 7 1 W 
X VCCCLKDDR_0_1P5[2] AU29 0 -2100 200 R 50 50 7 1 P N
X VCCCLKDDR_1_1P5[2] V29 0 -2200 200 R 50 50 7 1 W 
X VCCCLKDDR_1_1P5[2] W29 0 -2200 200 R 50 50 7 1 P N
X VCCCORE6VIDSI0GT_1P03 AL32 0 -2300 200 R 50 50 7 1 W 
X VCCCORE7VIDSI0GT_1P03 AL31 0 -2400 200 R 50 50 7 1 W 
X VCCCPUVIDSI0_1P03[42] AD21 0 -2500 200 R 50 50 7 1 W 
X VCCCPUVIDSI0_1P03[42] AD23 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AD25 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AD26 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AE1 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AE5 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AF4 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AF20 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AF21 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AF23 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AF25 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AF26 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AG7 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AG8 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AG11 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AG13 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AG14 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AG17 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AG19 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AG21 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AH1 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AH3 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AH4 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AH7 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AH8 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AH10 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AH13 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AH14 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AH16 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AH19 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AJ2 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AJ4 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AJ5 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AJ21 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AJ23 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AJ25 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AJ26 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AK20 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AL21 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AL23 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AL25 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03[42] AL26 0 -2500 200 R 50 50 7 1 P N
X VCCCPUVIDSI0_1P03_SENSE AE3 0 -2600 200 R 50 50 7 1 W 
X VCCDDR_0_1P5[24] AY19 0 -2700 200 R 50 50 7 1 W 
X VCCDDR_0_1P5[24] AY21 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_0_1P5[24] AY23 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_0_1P5[24] BC7 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_0_1P5[24] BC10 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_0_1P5[24] BC13 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_0_1P5[24] BC15 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_0_1P5[24] BD17 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_0_1P5[24] BD21 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_0_1P5[24] BD25 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_0_1P5[24] BE19 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_0_1P5[24] BE26 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_0_1P5[24] BF13 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_0_1P5[24] BF23 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_0_1P5[24] BG9 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_0_1P5[24] BG15 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_0_1P5[24] BH17 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_0_1P5[24] BJ4 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_0_1P5[24] BK6 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_0_1P5[24] BK9 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_0_1P5[24] BK12 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_0_1P5[24] BK13 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_0_1P5[24] BL7 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_0_1P5[24] BM9 0 -2700 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] E7 0 -2800 200 R 50 50 7 1 W 
X VCCDDR_1_1P5[24] E9 0 -2800 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] G5 0 -2800 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] G7 0 -2800 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] H13 0 -2800 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] H14 0 -2800 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] J5 0 -2800 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] K10 0 -2800 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] K17 0 -2800 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] K18 0 -2800 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] K25 0 -2800 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] K26 0 -2800 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] L5 0 -2800 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] L21 0 -2800 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] L22 0 -2800 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] M3 0 -2800 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] N13 0 -2800 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] N14 0 -2800 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] P17 0 -2800 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] P18 0 -2800 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] P25 0 -2800 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] P26 0 -2800 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] R21 0 -2800 200 R 50 50 7 1 P N
X VCCDDR_1_1P5[24] R22 0 -2800 200 R 50 50 7 1 P N
X VCCDIGXXXSI0_1P03[4] AD38 0 -2900 200 R 50 50 7 1 W 
X VCCDIGXXXSI0_1P03[4] AF38 0 -2900 200 R 50 50 7 1 P N
X VCCDIGXXXSI0_1P03[4] AG38 0 -2900 200 R 50 50 7 1 P N
X VCCDIGXXXSI0_1P03[4] AJ38 0 -2900 200 R 50 50 7 1 P N
X VCCDIGXXXSUS_1P03[6] AA38 0 -3000 200 R 50 50 7 1 W 
X VCCDIGXXXSUS_1P03[6] AA39 0 -3000 200 R 50 50 7 1 P N
X VCCDIGXXXSUS_1P03[6] AA41 0 -3000 200 R 50 50 7 1 P N
X VCCDIGXXXSUS_1P03[6] AC38 0 -3000 200 R 50 50 7 1 P N
X VCCDIGXXXSUS_1P03[6] AC39 0 -3000 200 R 50 50 7 1 P N
X VCCDIGXXXSUS_1P03[6] AC41 0 -3000 200 R 50 50 7 1 P N
X VCCDUSB_1P0[2] AU41 0 -3100 200 R 50 50 7 1 W 
X VCCDUSB_1P0[2] AW41 0 -3100 200 R 50 50 7 1 P N
X VCCDUSBSUS_1P0 AT41 0 -3200 200 R 50 50 7 1 W 
X VCCFHVCPUSI0_MOD0_1P03 AD28 0 -3300 200 R 50 50 7 1 W 
X VCCFHVCPUSI0_MOD1_1P03 AL28 0 -3400 200 R 50 50 7 1 W 
X VCCFHVCPUSI0_MOD2_1P03 AD29 0 -3500 200 R 50 50 7 1 W 
X VCCFHVCPUSI0_MOD3_1P03 AJ29 0 -3600 200 R 50 50 7 1 W 
X VCCFHVSOCSI0_1P03[2] AC42 0 -3700 200 R 50 50 7 1 W 
X VCCFHVSOCSI0_1P03[2] AC44 0 -3700 200 R 50 50 7 1 P N
X VCCPADXXXSI0_1P8[2] AJ41 0 -3800 200 R 50 50 7 1 W 
X VCCPADXXXSI0_1P8[2] AL41 0 -3800 200 R 50 50 7 1 P N
X VCCPADXXXSI0_3P3 AJ42 0 -3900 200 R 50 50 7 1 W 
X VCCPADXXXSUS_1P8[2] AF41 0 -4000 200 R 50 50 7 1 W 
X VCCPADXXXSUS_1P8[2] AF42 0 -4000 200 R 50 50 7 1 P N
X VCCPADXXXSUS_3P3[2] AD42 0 -4100 200 R 50 50 7 1 W 
X VCCPADXXXSUS_3P3[2] AD44 0 -4100 200 R 50 50 7 1 P N
X VCCPLLDDR_0_1P0 AU31 0 -4200 200 R 50 50 7 1 W 
X VCCPLLDDR_1_1P0 W31 0 -4300 200 R 50 50 7 1 W 
X VCCRAMCPUSI1_1P03[7] AD31 0 -4400 200 R 50 50 7 1 W 
X VCCRAMCPUSI1_1P03[7] AD32 0 -4400 200 R 50 50 7 1 P N
X VCCRAMCPUSI1_1P03[7] AF29 0 -4400 200 R 50 50 7 1 P N
X VCCRAMCPUSI1_1P03[7] AF31 0 -4400 200 R 50 50 7 1 P N
X VCCRAMCPUSI1_1P03[7] AG29 0 -4400 200 R 50 50 7 1 P N
X VCCRAMCPUSI1_1P03[7] AG31 0 -4400 200 R 50 50 7 1 P N
X VCCRAMCPUSI1_1P03[7] AG32 0 -4400 200 R 50 50 7 1 P N
X VCCRAMCPUSI1_1P03_SENSE AF32 0 -4500 200 R 50 50 7 1 W 
X VCCRAMCPUSI0GT_MOD3_1P03 AJ31 0 -4600 200 R 50 50 7 1 W 
X VCCRTC_3P3 AG42 0 -4700 200 R 50 50 7 1 W 
X VCCSFRPLLDDR_0_1P5 AT31 0 -4800 200 R 50 50 7 1 W 
X VCCSFRPLLDDR_1_1P5 V31 0 -4900 200 R 50 50 7 1 W 
X VCCSFRXXXSI0_1P35[4] V34 0 -5000 200 R 50 50 7 1 W 
X VCCSFRXXXSI0_1P35[4] W34 0 -5000 200 R 50 50 7 1 P N
X VCCSFRXXXSI0_1P35[4] AA32 0 -5000 200 R 50 50 7 1 P N
X VCCSFRXXXSI0_1P35[4] AA34 0 -5000 200 R 50 50 7 1 P N
X VCCUSBSUS_1P8[2] AU46 0 -5100 200 R 50 50 7 1 W 
X VCCUSBSUS_1P8[2] AU47 0 -5100 200 R 50 50 7 1 P N
X VCCUSBSUS_3P3[2] AU42 0 -5200 200 R 50 50 7 1 W 
X VCCUSBSUS_3P3[2] AW42 0 -5200 200 R 50 50 7 1 P N
X VNN[22] AD36 0 -5300 200 R 50 50 7 1 W 
X VNN[22] AD39 0 -5300 200 R 50 50 7 1 P N
X VNN[22] AF36 0 -5300 200 R 50 50 7 1 P N
X VNN[22] AF39 0 -5300 200 R 50 50 7 1 P N
X VNN[22] AG36 0 -5300 200 R 50 50 7 1 P N
X VNN[22] AG39 0 -5300 200 R 50 50 7 1 P N
X VNN[22] AJ36 0 -5300 200 R 50 50 7 1 P N
X VNN[22] AJ39 0 -5300 200 R 50 50 7 1 P N
X VNN[22] AL36 0 -5300 200 R 50 50 7 1 P N
X VNN[22] AL39 0 -5300 200 R 50 50 7 1 P N
X VNN[22] AM25 0 -5300 200 R 50 50 7 1 P N
X VNN[22] AM26 0 -5300 200 R 50 50 7 1 P N
X VNN[22] AM28 0 -5300 200 R 50 50 7 1 P N
X VNN[22] AM29 0 -5300 200 R 50 50 7 1 P N
X VNN[22] AM31 0 -5300 200 R 50 50 7 1 P N
X VNN[22] AM32 0 -5300 200 R 50 50 7 1 P N
X VNN[22] AM34 0 -5300 200 R 50 50 7 1 P N
X VNN[22] AM36 0 -5300 200 R 50 50 7 1 P N
X VNN[22] AM38 0 -5300 200 R 50 50 7 1 P N
X VNN[22] AM39 0 -5300 200 R 50 50 7 1 P N
X VNN[22] AM41 0 -5300 200 R 50 50 7 1 P N
X VNN[22] AM42 0 -5300 200 R 50 50 7 1 P N
X VSS[498] A5 0 -5400 200 R 50 50 7 1 W 
X VSS[498] A9 0 -5400 200 R 50 50 7 1 P N
X VSS[498] A12 0 -5400 200 R 50 50 7 1 P N
X VSS[498] A15 0 -5400 200 R 50 50 7 1 P N
X VSS[498] A18 0 -5400 200 R 50 50 7 1 P N
X VSS[498] A24 0 -5400 200 R 50 50 7 1 P N
X VSS[498] A30 0 -5400 200 R 50 50 7 1 P N
X VSS[498] A33 0 -5400 200 R 50 50 7 1 P N
X VSS[498] A45 0 -5400 200 R 50 50 7 1 P N
X VSS[498] A48 0 -5400 200 R 50 50 7 1 P N
X VSS[498] A51 0 -5400 200 R 50 50 7 1 P N
X VSS[498] A57 0 -5400 200 R 50 50 7 1 P N
X VSS[498] A59 0 -5400 200 R 50 50 7 1 P N
X VSS[498] A61 0 -5400 200 R 50 50 7 1 P N
X VSS[498] A62 0 -5400 200 R 50 50 7 1 P N
X VSS[498] A64 0 -5400 200 R 50 50 7 1 P N
X VSS[498] A66 0 -5400 200 R 50 50 7 1 P N
X VSS[498] B10 0 -5400 200 R 50 50 7 1 P N
X VSS[498] B26 0 -5400 200 R 50 50 7 1 P N
X VSS[498] B41 0 -5400 200 R 50 50 7 1 P N
X VSS[498] B55 0 -5400 200 R 50 50 7 1 P N
X VSS[498] C3 0 -5400 200 R 50 50 7 1 P N
X VSS[498] C6 0 -5400 200 R 50 50 7 1 P N
X VSS[498] C18 0 -5400 200 R 50 50 7 1 P N
X VSS[498] C33 0 -5400 200 R 50 50 7 1 P N
X VSS[498] C45 0 -5400 200 R 50 50 7 1 P N
X VSS[498] C49 0 -5400 200 R 50 50 7 1 P N
X VSS[498] C51 0 -5400 200 R 50 50 7 1 P N
X VSS[498] C58 0 -5400 200 R 50 50 7 1 P N
X VSS[498] C64 0 -5400 200 R 50 50 7 1 P N
X VSS[498] C66 0 -5400 200 R 50 50 7 1 P N
X VSS[498] D6 0 -5400 200 R 50 50 7 1 P N
X VSS[498] D10 0 -5400 200 R 50 50 7 1 P N
X VSS[498] D26 0 -5400 200 R 50 50 7 1 P N
X VSS[498] D33 0 -5400 200 R 50 50 7 1 P N
X VSS[498] D41 0 -5400 200 R 50 50 7 1 P N
X VSS[498] D42 0 -5400 200 R 50 50 7 1 P N
X VSS[498] D51 0 -5400 200 R 50 50 7 1 P N
X VSS[498] D55 0 -5400 200 R 50 50 7 1 P N
X VSS[498] D59 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E1 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E3 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E10 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E13 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E14 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E16 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E18 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E19 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E21 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E22 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E23 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E25 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E27 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E28 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E30 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E31 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E34 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E36 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E37 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E39 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E40 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E41 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E43 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E45 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E46 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E48 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E49 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E50 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E52 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E54 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E55 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E59 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E61 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E64 0 -5400 200 R 50 50 7 1 P N
X VSS[498] E66 0 -5400 200 R 50 50 7 1 P N
X VSS[498] F1 0 -5400 200 R 50 50 7 1 P N
X VSS[498] F4 0 -5400 200 R 50 50 7 1 P N
X VSS[498] F5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] F63 0 -5400 200 R 50 50 7 1 P N
X VSS[498] F66 0 -5400 200 R 50 50 7 1 P N
X VSS[498] G32 0 -5400 200 R 50 50 7 1 P N
X VSS[498] G34 0 -5400 200 R 50 50 7 1 P N
X VSS[498] G41 0 -5400 200 R 50 50 7 1 P N
X VSS[498] G48 0 -5400 200 R 50 50 7 1 P N
X VSS[498] G56 0 -5400 200 R 50 50 7 1 P N
X VSS[498] G59 0 -5400 200 R 50 50 7 1 P N
X VSS[498] H1 0 -5400 200 R 50 50 7 1 P N
X VSS[498] H34 0 -5400 200 R 50 50 7 1 P N
X VSS[498] H37 0 -5400 200 R 50 50 7 1 P N
X VSS[498] H38 0 -5400 200 R 50 50 7 1 P N
X VSS[498] H41 0 -5400 200 R 50 50 7 1 P N
X VSS[498] H44 0 -5400 200 R 50 50 7 1 P N
X VSS[498] H46 0 -5400 200 R 50 50 7 1 P N
X VSS[498] H52 0 -5400 200 R 50 50 7 1 P N
X VSS[498] H54 0 -5400 200 R 50 50 7 1 P N
X VSS[498] H56 0 -5400 200 R 50 50 7 1 P N
X VSS[498] H58 0 -5400 200 R 50 50 7 1 P N
X VSS[498] H59 0 -5400 200 R 50 50 7 1 P N
X VSS[498] H66 0 -5400 200 R 50 50 7 1 P N
X VSS[498] J29 0 -5400 200 R 50 50 7 1 P N
X VSS[498] J63 0 -5400 200 R 50 50 7 1 P N
X VSS[498] J64 0 -5400 200 R 50 50 7 1 P N
X VSS[498] J66 0 -5400 200 R 50 50 7 1 P N
X VSS[498] K1 0 -5400 200 R 50 50 7 1 P N
X VSS[498] K32 0 -5400 200 R 50 50 7 1 P N
X VSS[498] K34 0 -5400 200 R 50 50 7 1 P N
X VSS[498] K42 0 -5400 200 R 50 50 7 1 P N
X VSS[498] K50 0 -5400 200 R 50 50 7 1 P N
X VSS[498] K62 0 -5400 200 R 50 50 7 1 P N
X VSS[498] L30 0 -5400 200 R 50 50 7 1 P N
X VSS[498] L34 0 -5400 200 R 50 50 7 1 P N
X VSS[498] L48 0 -5400 200 R 50 50 7 1 P N
X VSS[498] L50 0 -5400 200 R 50 50 7 1 P N
X VSS[498] L60 0 -5400 200 R 50 50 7 1 P N
X VSS[498] M5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] M37 0 -5400 200 R 50 50 7 1 P N
X VSS[498] M38 0 -5400 200 R 50 50 7 1 P N
X VSS[498] M44 0 -5400 200 R 50 50 7 1 P N
X VSS[498] M46 0 -5400 200 R 50 50 7 1 P N
X VSS[498] M52 0 -5400 200 R 50 50 7 1 P N
X VSS[498] M54 0 -5400 200 R 50 50 7 1 P N
X VSS[498] M56 0 -5400 200 R 50 50 7 1 P N
X VSS[498] M57 0 -5400 200 R 50 50 7 1 P N
X VSS[498] M59 0 -5400 200 R 50 50 7 1 P N
X VSS[498] M60 0 -5400 200 R 50 50 7 1 P N
X VSS[498] M66 0 -5400 200 R 50 50 7 1 P N
X VSS[498] N1 0 -5400 200 R 50 50 7 1 P N
X VSS[498] N5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] N10 0 -5400 200 R 50 50 7 1 P N
X VSS[498] N34 0 -5400 200 R 50 50 7 1 P N
X VSS[498] N48 0 -5400 200 R 50 50 7 1 P N
X VSS[498] N50 0 -5400 200 R 50 50 7 1 P N
X VSS[498] N62 0 -5400 200 R 50 50 7 1 P N
X VSS[498] N63 0 -5400 200 R 50 50 7 1 P N
X VSS[498] N65 0 -5400 200 R 50 50 7 1 P N
X VSS[498] P29 0 -5400 200 R 50 50 7 1 P N
X VSS[498] P32 0 -5400 200 R 50 50 7 1 P N
X VSS[498] P34 0 -5400 200 R 50 50 7 1 P N
X VSS[498] P37 0 -5400 200 R 50 50 7 1 P N
X VSS[498] P44 0 -5400 200 R 50 50 7 1 P N
X VSS[498] R2 0 -5400 200 R 50 50 7 1 P N
X VSS[498] R4 0 -5400 200 R 50 50 7 1 P N
X VSS[498] R5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] R12 0 -5400 200 R 50 50 7 1 P N
X VSS[498] R30 0 -5400 200 R 50 50 7 1 P N
X VSS[498] R38 0 -5400 200 R 50 50 7 1 P N
X VSS[498] R52 0 -5400 200 R 50 50 7 1 P N
X VSS[498] R56 0 -5400 200 R 50 50 7 1 P N
X VSS[498] R62 0 -5400 200 R 50 50 7 1 P N
X VSS[498] T5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] T18 0 -5400 200 R 50 50 7 1 P N
X VSS[498] T20 0 -5400 200 R 50 50 7 1 P N
X VSS[498] T21 0 -5400 200 R 50 50 7 1 P N
X VSS[498] T23 0 -5400 200 R 50 50 7 1 P N
X VSS[498] T28 0 -5400 200 R 50 50 7 1 P N
X VSS[498] T29 0 -5400 200 R 50 50 7 1 P N
X VSS[498] T31 0 -5400 200 R 50 50 7 1 P N
X VSS[498] T34 0 -5400 200 R 50 50 7 1 P N
X VSS[498] T36 0 -5400 200 R 50 50 7 1 P N
X VSS[498] T41 0 -5400 200 R 50 50 7 1 P N
X VSS[498] T42 0 -5400 200 R 50 50 7 1 P N
X VSS[498] T47 0 -5400 200 R 50 50 7 1 P N
X VSS[498] T52 0 -5400 200 R 50 50 7 1 P N
X VSS[498] T56 0 -5400 200 R 50 50 7 1 P N
X VSS[498] T62 0 -5400 200 R 50 50 7 1 P N
X VSS[498] U9 0 -5400 200 R 50 50 7 1 P N
X VSS[498] U14 0 -5400 200 R 50 50 7 1 P N
X VSS[498] U62 0 -5400 200 R 50 50 7 1 P N
X VSS[498] U63 0 -5400 200 R 50 50 7 1 P N
X VSS[498] U65 0 -5400 200 R 50 50 7 1 P N
X VSS[498] V5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] V32 0 -5400 200 R 50 50 7 1 P N
X VSS[498] V36 0 -5400 200 R 50 50 7 1 P N
X VSS[498] V42 0 -5400 200 R 50 50 7 1 P N
X VSS[498] V44 0 -5400 200 R 50 50 7 1 P N
X VSS[498] W4 0 -5400 200 R 50 50 7 1 P N
X VSS[498] W11 0 -5400 200 R 50 50 7 1 P N
X VSS[498] W16 0 -5400 200 R 50 50 7 1 P N
X VSS[498] W17 0 -5400 200 R 50 50 7 1 P N
X VSS[498] W19 0 -5400 200 R 50 50 7 1 P N
X VSS[498] W32 0 -5400 200 R 50 50 7 1 P N
X VSS[498] W36 0 -5400 200 R 50 50 7 1 P N
X VSS[498] W39 0 -5400 200 R 50 50 7 1 P N
X VSS[498] W42 0 -5400 200 R 50 50 7 1 P N
X VSS[498] W48 0 -5400 200 R 50 50 7 1 P N
X VSS[498] W53 0 -5400 200 R 50 50 7 1 P N
X VSS[498] W57 0 -5400 200 R 50 50 7 1 P N
X VSS[498] W62 0 -5400 200 R 50 50 7 1 P N
X VSS[498] Y5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] Y8 0 -5400 200 R 50 50 7 1 P N
X VSS[498] Y13 0 -5400 200 R 50 50 7 1 P N
X VSS[498] Y17 0 -5400 200 R 50 50 7 1 P N
X VSS[498] Y19 0 -5400 200 R 50 50 7 1 P N
X VSS[498] Y48 0 -5400 200 R 50 50 7 1 P N
X VSS[498] Y51 0 -5400 200 R 50 50 7 1 P N
X VSS[498] Y56 0 -5400 200 R 50 50 7 1 P N
X VSS[498] Y60 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AA3 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AA5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AA23 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AA25 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AA26 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AA28 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AA29 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AA31 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AA36 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AA42 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AA44 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AA62 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AA64 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AA66 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AB1 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AB5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AB20 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AC12 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AC18 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AC20 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AC21 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AC23 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AC28 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AC29 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AC31 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AC32 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AC34 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AC36 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AC46 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AC50 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AC55 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AC59 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AD2 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AD4 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AD5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AD9 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AD14 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AD17 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AD18 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AD20 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AD34 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AD41 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AD46 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AD47 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AD52 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AD56 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AD62 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AE47 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AE64 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AF28 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AF44 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AF62 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AG5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AG10 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AG16 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AG23 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AG25 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AG26 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AG28 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AG34 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AG41 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AG44 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AG48 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AG53 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AG57 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AG63 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AG64 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AG66 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AH11 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AH17 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AH53 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AH57 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AH62 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AJ28 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AJ32 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AJ44 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AJ46 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AJ47 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AK3 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AK5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AK62 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AK64 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AK66 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AL1 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AL5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AL9 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AL14 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AL17 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AL18 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AL20 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AL29 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AL38 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AL42 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AL44 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AL50 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AL55 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AL59 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AM12 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AM18 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AM20 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AM21 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AM23 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AM44 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AM46 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AM50 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AM55 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AM59 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AN5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AN47 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AN66 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AP5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AP23 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AP25 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AP26 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AP28 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AP29 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AP31 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AP32 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AP34 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AP36 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AP38 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AP39 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AP41 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AP42 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AP44 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AP46 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AP64 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AR8 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AR13 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AR17 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AR19 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AR50 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AR56 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AR60 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AR62 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AT5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AT11 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AT16 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AT17 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AT19 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AT44 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AT53 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AT57 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AT64 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AT66 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AU4 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AU62 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AV2 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AV4 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AV5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AW5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AW9 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AW14 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AW19 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AW23 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AW25 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AW26 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AW28 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AW30 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AW31 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AW32 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AW34 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AW46 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AW47 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AW49 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AW50 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AW52 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AW55 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AW59 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AY5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AY12 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AY38 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AY45 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AY52 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AY55 0 -5400 200 R 50 50 7 1 P N
X VSS[498] AY62 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BA17 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BA29 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BA34 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BA42 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BA49 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BB5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BB17 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BB34 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BB53 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BB54 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BB56 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BB57 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BB62 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BB65 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BB66 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BC5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BC30 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BC37 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BC46 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BD32 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BD34 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BD38 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BD41 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BD45 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BD50 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BD53 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BD59 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BD60 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BD62 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BD63 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BD65 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BE5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BE32 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BE42 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BE49 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BE57 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BE66 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BF1 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BF3 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BF4 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BF29 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BF62 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BG1 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BG32 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BG37 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BG46 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BG54 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BG63 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BG66 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BH32 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BH34 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BH41 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BH50 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BH60 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BH62 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BJ1 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BJ66 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK1 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK8 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK10 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK15 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK17 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK18 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK19 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK21 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK22 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK24 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK26 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK27 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK28 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK30 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK31 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK36 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK37 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK39 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK42 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK44 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK45 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK46 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK48 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK49 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK51 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK53 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK56 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK57 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK58 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK64 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BK66 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BL14 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BL19 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BL25 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BL30 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BL34 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BL37 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BL43 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BM1 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BM3 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BM5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BM22 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BM45 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BM61 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BM62 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BM64 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BM66 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BN14 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BN30 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BN37 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BP1 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BP3 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BP5 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BP10 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BP13 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BP22 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BP31 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BP37 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BP40 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BP46 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BP52 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BP55 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BP58 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BP59 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BP61 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BP62 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BP64 0 -5400 200 R 50 50 7 1 P N
X VSS[498] BP66 0 -5400 200 R 50 50 7 1 P N
X VSSA_USB[2] AU44 0 -5500 200 R 50 50 7 1 W 
X VSSA_USB[2] AW44 0 -5500 200 R 50 50 7 1 P N
X VSSCPUVIDSI0_1P03_SENSE AF2 0 -5600 200 R 50 50 7 1 W 
X VSSRAMCPUSI1_1P03_SENSE AF34 0 -5700 200 R 50 50 7 1 W 
S 200 100 1500 -5800 7 1 10 f
X AA47_RSVD AA47 0 0 200 R 50 50 8 1 B 
X AC25_RSVD AC25 0 -100 200 R 50 50 8 1 B 
X AC26_RSVD AC26 0 -200 200 R 50 50 8 1 B 
X AD53_RSVD AD53 0 -300 200 R 50 50 8 1 B 
X AG60_RSVD AG60 0 -400 200 R 50 50 8 1 B 
X AJ34_RSVD AJ34 0 -500 200 R 50 50 8 1 B 
X AL34_RSVD AL34 0 -600 200 R 50 50 8 1 B 
X AP20_RSVD AP20 0 -700 200 R 50 50 8 1 B 
X AP21_RSVD AP21 0 -800 200 R 50 50 8 1 B 
X AR51_RSVD AR51 0 -900 200 R 50 50 8 1 B 
X AR53_RSVD AR53 0 -1000 200 R 50 50 8 1 B 
X AR54_RSVD AR54 0 -1100 200 R 50 50 8 1 B 
X AT34_RSVD AT34 0 -1200 200 R 50 50 8 1 B 
X AT51_RSVD AT51 0 -1300 200 R 50 50 8 1 B 
X AU34_RSVD AU34 0 -1400 200 R 50 50 8 1 B 
X J38_RSVD J38 0 -1500 200 R 50 50 8 1 B 
X L38_RSVD L38 0 -1600 200 R 50 50 8 1 B 
X P38_RSVD P38 0 -1700 200 R 50 50 8 1 B 
X AB63_RSVD AB63 0 -1800 200 R 50 50 8 1 B 
X R37_RSVD R37 0 -1900 200 R 50 50 8 1 B 
S 200 100 700 -2000 8 1 10 f
X SATA_GP0 AT63 0 0 200 R 50 50 9 1 B 
X SATA_LEDN AL49 0 -100 200 R 50 50 9 1 B 
X SATA_OBSN L52 0 -200 200 R 50 50 9 1 B 
X SATA_OBSP J52 0 -300 200 R 50 50 9 1 B 
X SATA_REFCLKN L54 0 -400 200 R 50 50 9 1 B 
X SATA_REFCLKP J54 0 -500 200 R 50 50 9 1 B 
X SATA_RXN[0] H63 0 -600 200 R 50 50 9 1 B 
X SATA_RXN[1] G64 0 -700 200 R 50 50 9 1 B 
X SATA_RXN[2] C62 0 -800 200 R 50 50 9 1 B 
X SATA_RXN[3] C60 0 -900 200 R 50 50 9 1 B 
X SATA_RXP[0] H62 0 -1000 200 R 50 50 9 1 B 
X SATA_RXP[1] G62 0 -1100 200 R 50 50 9 1 B 
X SATA_RXP[2] E62 0 -1200 200 R 50 50 9 1 B 
X SATA_RXP[3] D60 0 -1300 200 R 50 50 9 1 B 
X SATA_TXN[0] D57 0 -1400 200 R 50 50 9 1 B 
X SATA_TXN[1] E57 0 -1500 200 R 50 50 9 1 B 
X SATA_TXN[2] A54 0 -1600 200 R 50 50 9 1 B 
X SATA_TXN[3] B53 0 -1700 200 R 50 50 9 1 B 
X SATA_TXP[0] B57 0 -1800 200 R 50 50 9 1 B 
X SATA_TXP[1] E58 0 -1900 200 R 50 50 9 1 B 
X SATA_TXP[2] C54 0 -2000 200 R 50 50 9 1 B 
X SATA_TXP[3] D53 0 -2100 200 R 50 50 9 1 B 
X SATA3_GP0 AH51 0 -2200 200 R 50 50 9 1 B 
X SATA3_LEDN AH54 0 -2300 200 R 50 50 9 1 B 
X SATA3_OBSN R53 0 -2400 200 R 50 50 9 1 B 
X SATA3_OBSP R55 0 -2500 200 R 50 50 9 1 B 
X SATA3_REFCLKN L59 0 -2600 200 R 50 50 9 1 B 
X SATA3_REFCLKP L57 0 -2700 200 R 50 50 9 1 B 
X SATA3_RXN[0] M64 0 -2800 200 R 50 50 9 1 B 
X SATA3_RXN[1] L65 0 -2900 200 R 50 50 9 1 B 
X SATA3_RXP[0] M62 0 -3000 200 R 50 50 9 1 B 
X SATA3_RXP[1] L63 0 -3100 200 R 50 50 9 1 B 
X SATA3_TXN[0] T64 0 -3200 200 R 50 50 9 1 B 
X SATA3_TXN[1] R65 0 -3300 200 R 50 50 9 1 B 
X SATA3_TXP[0] R66 0 -3400 200 R 50 50 9 1 B 
X SATA3_TXP[1] R63 0 -3500 200 R 50 50 9 1 B 
S 200 100 900 -3600 9 1 10 f
X USB_DN[0] BA46 0 0 200 R 50 50 10 1 B 
X USB_DN[1] BC45 0 -100 200 R 50 50 10 1 B 
X USB_DN[2] BB42 0 -200 200 R 50 50 10 1 B 
X USB_DN[3] BA41 0 -300 200 R 50 50 10 1 B 
X USB_DP[0] AY46 0 -400 200 R 50 50 10 1 B 
X USB_DP[1] BA45 0 -500 200 R 50 50 10 1 B 
X USB_DP[2] BD42 0 -600 200 R 50 50 10 1 B 
X USB_DP[3] BB41 0 -700 200 R 50 50 10 1 B 
X USB_OBSP AR48 0 -800 200 R 50 50 10 1 B 
X USB_OC0_B AD63 0 -900 200 R 50 50 10 1 B 
X USB_RCOMPI AT46 0 -1000 200 R 50 50 10 1 B 
X USB_RCOMPO AT48 0 -1100 200 R 50 50 10 1 B 
X USB_REFCLKN BA50 0 -1200 200 R 50 50 10 1 B 
X USB_REFCLKP BB50 0 -1300 200 R 50 50 10 1 B 
S 200 100 800 -1400 10 1 10 f
ENDDRAW
ENDDEF
#End Library
