[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of phyCORE-i.MX6 production of PHYTEC TECHNOLOGIE HOLDING AG from the text:A product of PHYTEC Technology Holding Company\xa0\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n\xa0\n\xa0\n\xa0\n\xa0\n\xa0\n\xa0\n\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 2L-808e.A4 phyCORE-i.MX 6 Hardware Manual\nDocument Title L-808e.A4 phyCORE-i.MX 6 Hardware Manual\nArticle Number L-808e.A4\nRelease Date 14.07.2022\nSOM Prod. No. PCM-058\nSOM PCB No. 1429.3\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 3Preface\nOrdering Information\nProduct Specific Information and Technical Support\nDeclaration of Electro Magnetic Conformity of the PHYTEC phyCORE® ‑i.MX 6\nProduct Change Management and Information Regarding Parts Populated on the SOM / SBC\nPHYTEC Documentation\nConventions, Abbreviations, and Acronyms\nConventions\nTypes of Signals\nAbbreviations and Acronyms\nphyCORE-i.MX 6 Introduction\nFeatures of the phyCORE-i.MX 6\nBlock Diagram\nphyCORE-i.MX 6 Component Placement\nMinimum Requirements to Operate the phyCORE-i.MX 6\nPin Description\nJumpers\nPower\nPrimary System Power (VDD_3V3)\nPower Management IC (PMIC) (U16)\nPower Domains\nSupply Voltage for External Logic\nBackup Power (PMIC_VBAT / VDD_MX6_SNVS)\nReset\nSystem Configuration and Booting\nBoot Mode Selection\nBoot Device Selection and Configuration\nSystem Memory\nDDR3-SDRAM (U4-U7)\nNAND Flash Memory (U12)\neMMC Flash Memory (U14)\nI2C EEPROM (U11)\nEEPROM Write Protection Control (J4)\nSPI Flash Memory (U9)\nSD/MM Card Interfaces\nSerial Interfaces\nUniversal Asynchronous Interface\nUSB OTG Interface\nUSB Host Interface\nEthernet Interface\nEthernet PHY (U2)\nSoftware Reset of the Ethernet Controller\nMAC Address\nRMII Interface\nSPI Interface\nI2C Interface\nI2S Audio Interface (SSI)\nCAN Interface\nSATA Interface\nPCI Express Interface\nGeneral Purpose I/Os\nUser-programmable LED\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 4Debug Interface\nDisplay Interfaces\nParallel Display Interface\nLVSD Display Interface\nSupplementary Signals\nHigh-Definition Multimedia Interface (HDMI)\nCamera Interfaces\nParallel 0 Camera Interface (CSIO of IPU#1)\nParallel 1 Camera Interface (CSI1 of IPU#2)\nMIPI CSI-2 Camera Interface\nUtilizing the Camera Interfaces on a Carrier Board\nTamper Detection\nTechnical Specifications\nProduct Temperature Grades\nConnectors on the phyCORE-i.MX 6\nHints for Integrating and Handling the phyCORE-i.MX 6\nIntegrating the phyCORE-i.MX 6\nHandling the phyCORE-i.MX 6\nRevision History\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 51.\n2.1 Preface\nAs a member of PHYTEC\'s phyCORE® product family the phyCORE ‑i.MX\xa06 is one of a series of PHYTEC System on \nModules (SOMs) that can be populated with different controllers and, hence, offers various functions and \nconfigurations. PHYTEC supports a variety of 8-/16- and 32-bit controllers in two ways:\nas the basis for Rapid Development Kits which serve as a reference and evaluation platform\nas insert-ready, fully functional phyCORE® OEM modules, which can be embedded directly into the user’s \nperipheral hardware design.\nImplementation of an OEM-able SOM subassembly as the "core" of your embedded design allows you to focus on \nhardware peripherals and firmware without expending resources to "re-invent" microcontroller circuitry. \nFurthermore, much of the value of the phyCORE® module lies in its layout and test.\nProduction-ready Board Support Packages (BSPs) and Design Services for our hardware will further reduce your \ndevelopment time and risk and allow you to focus on your product expertise. Take advantage of PHYTEC products \nto shorten time-to-market, reduce development costs, and avoid substantial design issues and risks. With this new \ninnovative full system solution, you will be able to bring your new ideas to market in the most timely and cost-\nefficient manner.\nFor more information go to:\nhttp://www.phytec.de/de/leistungen/entwicklungsunterstuetzung.html  \nor \nhttp://www.phytec.eu/europe/oem-integration/evaluation-start-up.html\n1.1 Ordering Information\nThe part numbering of the phyCORE has the following structure:\nNote\nAssembly options  include a choice of Controller; RAM (Size/Type); Size of NAND Flash, etc.; Interfaces \navailable; Vanishing; Temperature Range; and other features. Please contact our sales team to get more \ninformation on the ordering options available.\uf1b3\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 61.2 Product Specific Information and Technical Support\nIn order to receive product-specific information on changes and updates in the best way also in the future, we \nrecommend registering at:\nhttp://www.phytec.de/support/registrierung.html  or http://www.phytec.eu/europe/support/registration.html\nFor technical support and additional information concerning your product, please visit the support section of our \nwebsite which provides product-specific information, such as errata sheets, application notes, FAQs, etc.\nhttps://www.phytec.de/produkte/system-on-modules/phycore-imx-6/#downloads/\n1.3 Declaration of Electro Magnetic Conformity of the PHYTEC \nphyCORE® ‑i.MX 6\nPHYTEC System on Module (henceforth products) are designed for installation in electrical appliances or as \ndedicated Evaluation Boards (i.e.: for use as a test and prototype platform for hardware/software development) in \nlaboratory environments.\nPHYTEC products fulfill the norms of the European Union’s Directive for Electro Magnetic Conformity in accordance \nwith the descriptions and rules of usage indicated in this hardware manual (particularly with respect to the pin \nheader row connectors, power connector, and serial interface to a host-PC).\n1.4 Product Change Management and Information Regarding Parts \nPopulated on the SOM / SBC\nWith the purchase of a PHYTEC SOM / SBC, you will, in addition to our hardware and software possibilities, receive \nfree obsolescence maintenance service for the hardware we provide. Our PCM (Product Change Management) team \nof developers is continuously processing all incoming PCNs (Product Change Notifications) from vendors and \ndistributors concerning parts that are used in our products. Possible impacts on the functionality of our products \nWarning\nPHYTEC products lacking protective enclosures are subject to damage by ESD and, therefore, must be \nunpacked, handled, or operated in environments in which sufficient precautionary measures have been \ntaken with respect to ESD dangers. Only appropriately trained personnel such as qualified electricians, \ntechnicians, and engineers should handle and/or operate these products. Moreover, PHYTEC products \nshould not be operated without protection circuitry if connections to the product\'s pin header rows are \nlonger than 3 m.\uf15a\nTip\nImplementation of PHYTEC products into target devices, as well as user modifications and extensions of \nPHYTEC products, is subject to renewed establishment of conformity to and certification of Electro \nMagnetic Directives. Users should ensure conformance following any modifications to the products as well \nas the implementation of the products into target systems.\uf104\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 7•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•due to changes in functionality or obsolesce of certain parts are constantly being evaluated in order to take the \nright measures either in purchasing decisions or within our hardware/software design.\nOur general philosophy here is: We never discontinue a product as long as there is a demand for it.\nTherefore, we have established a set of methods to fulfill our philosophy:\nAvoidance strategies:\nAvoid changes by evaluating the longevity of parts during the design-in phase.\nEnsure the availability of equivalent second source parts.\nStay in close contact with part vendors to be aware of roadmap strategies.\nChange management in the rare event of an obsolete and non-replaceable part:\nEnsure long-term availability by stocking parts through last-time buy management according to product \nforecasts.\nOffer long-term frame contracts to customers.\nChange management in case of functional changes:\nAvoid impacts on product functionality by choosing equivalent replacement parts.\nAvoid impacts on product functionality by compensating for changes through hardware redesign or \nbackward-compatible software maintenance.\nProvide early change notifications concerning functional, relevant changes to our products.\nWe refrain from providing detailed part-specific information within this manual, which can be subject to \ncontinuous changes, due to part maintenance for our products.\nIn order to receive reliable, up-to-date, and detailed information concerning parts used for our product, \nplease contact our support team through the contact information given within this manual.\n1.5 PHYTEC Documentation\nPHYTEC will provide a variety of hardware and software documentation for all of our products. This includes any or \nall of the following:\nQuickstart Guide : A short guide on how to set up and boot a phyCORE board along with brief information on \nbuilding a BSP, the device tree, and accessing peripherals.\nHardware Manual :\xa0 A detailed description of the System on Module and accompanying carrier board.\xa0\nYocto Guide :\xa0 A comprehensive guide for the Yocto version the phyCORE uses. This guide contains an \noverview of Yocto; an introduction, installing, and customizing the PHYTEC BSP; how to work with programs \nlike Poky and Bitbake; and much more.\nBSP Manual :\xa0 A manual specific to the BSP version of the phyCORE. Information such as how to build the \nBSP, booting, updating software, device tree, and accessing peripherals can be found here.\nDevelopment Environment Guide :\xa0\xa0This guide shows how to work with the Virtual Machine (VM) Host \nPHYTEC has developed and prepared to run various Development Environments. There are detailed step-by-\nstep instructions for Eclipse and Qt Creator, which are included in the VM. There are instructions for running \ndemo projects for these programs on a phyCORE product as well. Information on how to build a Linux host \nPC yourself is also a part of this guide.\nPin Muxing Table :\xa0 phyCORE SOMs have an accompanying pin table (in Excel format). This table will show \nthe complete default signal path, from processor to carrier board. The default device tree muxing option will \nalso be included. This gives a developer all the information needed in one location to make muxing changes \nand design options when developing a specialized carrier board or adapting a PHYTEC phyCORE SOM to an \napplication.\xa0\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 8On top of these standard manuals and guides, PHYTEC will also provide Product Change Notifications, Application \nNotes, and Technical Notes. These will be done on a case-by-case basis. Most of the documentation can be found \non the applicable download page  of our products.\nTip\nAfter finishing the Quickstart Guide, we recommend working through the Development Environment \nGuide. This will give you a comprehensive overview of the features and functions of both the SOM and \ncarrier board.\uf104\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 9•\n•\n•\n•\n•2 Conventions, Abbreviations, and Acronyms\nThis hardware manual describes the PCM-058 System on Module in the following referred to as phyCORE®-i.MX\xa06. \nThe manual specifies the phyCORE®-i.MX 6\'s design and function. Precise specifications for the NXP® Semiconductor \ni.MX 6 microcontrollers can be found in the enclosed Microcontroller Data Sheet/User\'s Manual.\n2.1 Conventions\nThe conventions used in this manual are as follows:\nSignals that are preceded by an "n", "/", or “#” character (e.g.: nRD, /RD, or #RD), or that have a dash on top \nof the signal name (e.g.: RD) are designated as active low signals. That is, their active state is when they are \ndriven low or are driving low.\nA "0" indicates a logic zero or low-level signal, while a "1" represents a logic one or high-level signal.\nThe hex numbers are given for addresses of I2C devices always represent the 7 MSB of the address byte. The \ncorrect value of the LSB which depends on the desired command (read (1), or write (0)) must be added to get \nthe complete address byte. E.g. \xa0given address in this manual 0x41 => complete address byte = 0x83 to read \nfrom the device and 0x82 to write to the device\nTables that describe jumper settings show the default position in bold,  blue  text .\nText in blue \xa0indicates a hyperlink within, or external to the document. Click these links to quickly jump to the \napplicable URL, part, chapter, table, or figure.\nReferences made to the phyCORE-Connector always refer to the high-density Samtec connector on the undersides \nof the phyCORE ‑i.MX 6 System on Module.We refrain from providing detailed part-specific information within this manual, which can be subject to \ncontinuous changes, due to part maintenance for our products. Please read the paragraph " Product \nChange Management and information in this manual on parts populated on the SOM" within the  \nPreface .\uf1b3\nThe BSP delivered with the phyCORE®-i.MX 6 usually includes drivers and/or software for controlling all \ncomponents such as interfaces, memory, etc. Therefore programming close to hardware at register level is \nnot necessary in most cases. For this reason, this manual contains no detailed description of the \ncontroller\'s registers, or information relevant to software development. Please refer to the i.MX\xa06 Reference \nManual , if such information is needed to connect customer-designed applications.\uf1b3\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 102.2 Types of Signals\nDifferent types of signals are brought out at the phyCORE-Connector. The following table lists the abbreviations \nused to specify the type of a signal.\nTABLE  1:  Signal Types Used in this Manual\nSignal Type Description Abbr.\nPower Supply voltage input PWR_I\nRef-Voltage Reference voltage output REF_O\nInput Digital input I\nOutput Digital output O\nIO Bidirectional input/output I/O\nOC-Bidir PU Open collector input/output with pull up OC-BI\nOC-Output Open collector output without pull up requires an \nexternal pull upOC\n5V Input PD 5 V tolerant input with pull-down 5V_PD\nLVDS Input Differential line pairs 100 Ohm LVDS level input LVDS_I\nLVDS Output Differential line pairs 100 Ohm LVDS level output LVDS_O\nTMDS Output Differential line pairs 100\xa0Ohm TMDS level output TMDS_O\nUSB IO Differential line pairs 90\xa0Ohm USB level bidirectional \ninput/outputUSB_I/O\nETHERNET Input Differential line pairs 100\xa0Ohm Ethernet level input ETH_I\nETHERNET Output Differential line pairs 100\xa0Ohm Ethernet level output ETH_O\nETHERNET IO Differential line pairs 100\xa0Ohm Ethernet level \nbidirectional input/outputETH_I/O\nPCIe Input Differential line pairs 100\xa0Ohm PCIe level input PCIe_I\nPCIe Output Differential line pairs 100\xa0Ohm PCIe level output PCIe_O\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 11MIPI CSI‑2 Input Differential line pairs 100\xa0Ohm MIPI CSI ‑2 level input CSI‑2_I\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 122.3 Abbreviations and Acronyms\nMany acronyms and abbreviations are used throughout this manual. Use the following table\xa0to navigate unfamiliar \nterms used in this document.\nTABLE  2:  Abbreviations and Acronyms Used in this Manual\nAbbreviation Definition\nBSP Board Support Package (Software delivered with the Development Kit \nincluding an operating system (Windows, or Linux) preinstalled on the module \nand Development Tools)\nCB Carrier Board; used in reference to the phyCORE Development Kit Carrier \nBoard\nDFF D flip-flop\nEMB External memory bus\nEMI Electromagnetic Interference\nGPI General-purpose input\nGPIO General-purpose input and output\nIRAM Internal RAM; the internal static RAM on the NXP® Semiconductor i.MX 6 \nmicrocontroller\nJ Solder jumpers; these types of jumpers require solder equipment to remove \nand place\nJP Solderless jumpers; these types of jumpers can be removed and placed by \nhand with no special tools\nPCB Printed circuit board\nPDI PHYTEC Display Interface; defined to connect PHYTEC display adapter boards, \nor custom adapters\nPEB PHYTEC Extension Board\nPMIC Power management IC\nPoE Power over Ethernet\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 13Abbreviation Definition\nPOR Power-on reset\nRTC Real-time clock\nSMT Surface mount technolog y\nSOM System on Module; used in reference to the PCM-058 /phyCORE®-i.MX\xa06 \nmodule\nSx User button Sx (e.g. S1, S2, etc.) used in reference to the available user \nbuttons, or DIP-Switches on the carrier board\nSx_y Switch y of DIP-Switch Sx; used in reference to the DIP-Switch on the carrier \nboard\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 14•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•3 phyCORE-i.MX 6 Introduction\nThe phyCORE ‑i.MX 6 belongs to PHYTEC’s phyCORE System on Module family. The phyCORE SOMs represent the \ncontinuous development of PHYTEC System on Module technology. Like its mini-, micro-, and nanoMODUL \npredecessors, the phyCORE boards integrate all core elements of a microcontroller system on a subminiature board \nand are designed in a manner that ensures their easy expansion and embedding in peripheral hardware \ndevelopments.\nAs independent research indicates that approximately 70 % of all EMI (Electro-Magnetic Interference) problems \nstem from insufficient supply voltage grounding of electronic components in high-frequency environments, the \nphyCORE board design features an increased pin package. The increased pin package allows the dedication of \napproximately 20 % of all connector pins on the phyCORE boards to Ground. This improves EMI and EMC \ncharacteristics and makes it easier to design complex applications meeting EMI and EMC guidelines using phyCORE \nboards even in high-noise environments.\nphyCORE boards achieve their small size through modern SMD technology and multi-layer design. In accordance \nwith the complexity of the module, 0402-packaged SMD components and laser-drilled microvias are used on the \nboards, providing phyCORE users with access to this cutting-edge miniaturization technology for integration into \ntheir own design.\nThe phyCORE ‑i.MX\xa06 is a subminiature (40\xa0mm x 50\xa0mm) insert-ready System on Module populated with the NXP® \nSemiconductor i.MX\xa06 microcontroller. Its universal design enables its insertion in a wide range of embedded \napplications. All controller signals and ports extend from the controller to high-density pitch (0.5 mm) connectors \naligning two sides of the board, allowing it to be plugged like a "big chip" into a target application.\nPrecise specifications for the controller populating the board can be found in the applicable controller reference \nmanual or datasheet. The descriptions in this manual are based on the NXP® Semiconductor i.MX\xa06. No description \nof compatible microcontroller derivative functions is included, as such functions are not relevant for the basic \nfunctioning of the phyCORE ‑i.MX\xa06.\n3.1 Features of the phyCORE-i.MX 6\nThe phyCORE ‑i.MX\xa06 offers the following features:\nInsert-ready, sub-miniature (40mm x 50\xa0mm) System on Module (SOM) subassembly in low EMI design, \nachieved through advanced SMD technology\nPopulated with the NXP® Semiconductor i.MX 6 microcontroller (BGA624 packaging)\n1.0 GHz core clock frequency (optional 1.2 GHz)\nBoot from different memory devices (NAND Flash (standard))\nController signals and ports extend to two high-density (0.5mm) Samtec connectors aligning two sides of the \nboard, enabling the phyCORE ‑i.MX 6 to be plugged like a "big chip" into the target application\nSingle supply voltage of +3.3 V with on-board power management\nAll controller-required supply voltages are generated onboard\nImproved interference safety achieved through multi-layer PCB technology and dedicated ground pins\n512MB (up to 2 GB[1]) DDR3 SDRAM\n256\xa0MB (up to 16\xa0GB[1]) onboard NAND Flash\nAlternatively 2\xa0GB (up to 32GB[1]) onboard eMMC\n16\xa0MB 2 on-board serial Flash (bootable)\n4kB 2 I2C EEPROM\n2x serial interfaces (TTL). One with 4 lines allows a simple hardware handshake\n1x High-Speed USB OTG interface\n1x High-Speed USB HOST interface\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 15•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•1x 10/100/1000 Mbit Ethernet interface. Either with Ethernet transceiver on the phyCORE-i.MX 6 allowing for \ndirect connection to an existing Ethernet network, or without onboard transceiver and provision of the RMII \nsignals at TTL-level at the phyCORE-Connector instead[2]\n1x I2C interface\n2x\xa0 SPI interfaces\n1x PCIe interface\n1x I2S interface\n1x SPDIF interface\n1x PWM output\n1x CAN interface\n2x 4-channel LVDS (24-bit) LCD-interfaces\n1x Parallel LCD interface with up to 24-bit\n1x HDMI interface\nUp to 2x parallel camera interfaces\n1x MIPI CSI camera interface\n2x SD/MMC card interfaces (1 x 8 bit, 1 x 4 bit)\n1x SATA interface\n1x JTAG interface\n1x user-programmable LED\nTamper detection\nSeveral dedicated GPIOs[3]\nPower Management IC (PMIC)\nAvailable for different temperature grades ( Product Temperature Grades )\n1.The maximum memory size listed is as of the printing of this manual.\nPlease contact PHYTEC for more information about additional, or new module configurations available.\n2.Please refer to the order options described in the Preface ,\nor contact PHYTEC for more information about additional module configurations.\n3.Almost every controller port which connects directly to the phyCORE ‑Connector\nmay be used as GPIO by using the i.MX 6\'s pin muxing options.\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 163.2 Block Diagram\nFIGURE 1:  Block Diagram of the phyCORE-i.MX 6\nNote\nThe specified direction indicated refers to the standard phyCORE use of the pin.\uf1b3\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 173.3 phyCORE-i.MX 6\xa0Component Placement\nFIGURE 2:  phyCORE ‑i.MX\xa06 Component Placement (PCB 1429.3, top view)\n\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 18FIGURE 3:  phyCORE ‑i.MX 6 Component Placement (PCB 1429.3, bottom view)\n3.4 Minimum Requirements to Operate the phyCORE-i.MX 6\nThe basic operation of the phyCORE ‑i.MX 6 only requires a supply of a +3.3 V input voltage with a typical 2.5 A load \nand the corresponding GND connection.\nThese supply\xa0pins are located at the phyCORE-Connector X1:\n\xa0\xa0\xa0\xa0 VDD_3V3:\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0 X1\xa0\xa0\xa0\xa0\xa0\xa0 A1, A2, A3, A4, B1, B2, B3, B4\nConnect all +3.3\xa0V VCC input pins to your power supply and at least the matching number of GND pins.\n\xa0\xa0\xa0\xa0 Corresponding GND:\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0 X1\xa0\xa0\xa0\xa0\xa0 A6, A11, A16, A21, B6, B12, B17, B22\nPlease refer to\xa0 Pin Description  for information on additional GND Pins located at the phyCORE-Connector X1.\nNote\nThe layout is identical for 1429.4 and 1429.5 except for some minor changes.\uf1b3\nWarning\nWe recommend connecting all available +3.3 V input pins to the power supply system on a custom carrier \nboard housing the phyCORE ‑i.MX 6 and at least the matching number of GND pins neighboring the +3.3 V \npins. In addition, proper implementation of the phyCORE ‑i.MX\xa06 module into a target application also \nrequires connecting all GND pins.\nPlease refer to\xa0 Power  for more information.\uf15a\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 194 Pin Description\nPlease note that all module connections are not to exceed their expressed maximum voltage or current. Maximum \nsignal input values are indicated in the corresponding controller manuals/datasheets. As damage from improper \nconnections varies according to use and application, it is the user\'s responsibility to take appropriate safety \nmeasures to ensure that the module connections are protected from overloading through connected peripherals.\nAs\xa0Pinout of the phyCORE-Connector (top view)  indicates, all controller signals selected extend to surface mount \ntechnology (SMT) connectors\xa0(0.5\xa0mm) lining two sides of the module (referred to as phyCORE ‑Connector). This \nallows the phyCORE ‑i.MX\xa06 to be plugged into any target application like a "big chip".\nThe numbering scheme for the phyCORE ‑Connector is based on a two-dimensional matrix in which column \npositions are identified by a letter and row positions by a number. The pin numbering values increase moving down \non the board ( Pinout of the phyCORE-Connector (top view) ).\nThe numbered matrix can be aligned with the phyCORE ‑i.MX\xa06 (viewed from above; phyCORE ‑Connector pointing \ndown) or with the socket of the corresponding phyCORE Carrier Board/user target circuitry. The upper left-hand \ncorner of the numbered matrix (pin X1C1) is thus covered with the corner of the phyCORE ‑i.MX\xa06. The numbering \nscheme is always in relation to the PCB as viewed from above, even if all connector contacts extend to the bottom \nof the module.\nThe numbering scheme is thus consistent for both the module’s phyCORE-Connector as well as the mating \nconnector on the phyCORE Carrier Board or target hardware, thereby considerably reducing the risk of pin \nidentification errors.\nSince the pins are exactly defined according to the numbered matrix previously described, the phyCORE-Connector \nis usually assigned a single designator for its position (X1 for example). In this manner, the phyCORE ‑Connector \ncomprises a single, logical unit regardless of the fact that it could consist of more than one physical socketed \nconnector.\nThe following figure illustrates the numbered matrix system. It shows a phyCORE ‑i.MX\xa06 with both SMT phyCORE-\nConnectors on its underside (defined as dotted lines) mounted on a carrier board. In order to facilitate \nunderstanding of the pin assignment scheme, the diagram presents a cross-view of the phyCORE ‑i.MX\xa06 module \nshowing the phyCORE-Connector mounted on the underside of the module’s PCB.\nThe following tables provide an overview of the pinout of phyCORE-Connector X1 with signal names and \ndescriptions specific to phyCORE ‑i.MX 6. It also provides the appropriate voltage domain, signal type (ST), and a \nfunctional grouping of the signals. The signal type includes also information about the signal direction. A \ndescription of the signal types can be found in Types of Signals .\nNote\nThe specified direction indicated refers to the standard phyCORE use of the pin.\uf1b3\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 20FIGURE 4:  Pinout of the phyCORE-Connector (top view)\n•\n•\n•Warning\nThe NXP® Semiconductor i.MX\xa06 is a multi-voltage operated microcontroller and as such special \nattention should be paid to the interface voltage levels to avoid unintentional damage to the \nmicrocontroller and other on-board components. Please refer to the NXP Semiconductor i.MX\xa06 \nReference Manual  for details on the functions and features of controller signals and port pins.\nAs some of the signals which are brought out on the phyCORE-Connector are used to configure the \nboot mode for specific boot options, please make sure that these signals are not driven by any \ndevice on the baseboard during reset. The signals which may affect the boot configuration are \nshown in  Boot Configuration Pins at the phyCORE ‑Connector .\nIt is mandatory to avoid voltages at the IO pins of the phyCORE-i.MX 6 which are sourced from the \nsupply voltage of peripheral devices attached to the SOM during power-up, or power–down. These \nvoltages can cause a current flow into the controller, especially if peripheral devices attached to \nthe interfaces of the i.MX 6 are supposed to be powered while the phyCORE ‑i.MX 6 is in suspend \nmode or turned off. To avoid this, bus switches either supplied by VDD_3V3_LOGIC on the phyCORE \nside or having their output enable the SOM controlled by the X_3V3_GOOD signal ( Supply Voltage \nfor External Logic ) must be used.\uf15a\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 21•\n•\n•Most of the controller pins have multiple multiplexed functions. As most of these pins are \nconnected directly to the phyCORE-Connector the alternative functions are available by using the \ni.MX\xa06\'s pin muxing options. Signal names and descriptions in  the tables below  however are in \nregard to the specification of the phyCORE ‑i.MX 6 and the functions defined Please refer to the \ni.MX\xa06 Reference Manual , or the schematic to get to know about alternative functions. In order to \nutilize a specific pin\'s alternative function, the corresponding registers must be configured within \nthe appropriate driver of the BSP.\nThe tables below describe the full set of signals available at the phyCORE ‑Connector according to \nthe phyCORE-i.MX 6 specification. However, the availability of some interfaces is order-specific (e.g. \nCamera_0). Thus, some signals might not be available on your module.\nIf the phyCORE-i.MX\xa06 is delivered with a carrier board (e.g. the phyBOARD ‑Mira) the pin muxing \nmight be changed within the appropriate BSP in order to support all features of the carrier board. If \nso, information on the differences from the pinout given in the following tables can be found in the \ncarrier board\'s documentation.\uf1b3\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 22TABLE  3:  Pinout of the phyCORE-Connector X1, Row A\nPin # Signal Signal Type Voltage Domain Description\nA1 VDD_3V3 PWR_I 3.3\xa0V 3.3\xa0V Primary Voltage \nSupply Input\nA2 VDD_3V3 PWR_I 3.3\xa0V 3.3\xa0V Primary Voltage \nSupply Input\nA3 VDD_3V3 PWR_I 3.3\xa0V 3.3\xa0V Primary Voltage \nSupply Input\nA4 VDD_3V3 PWR_I 3.3\xa0V 3.3\xa0V Primary Voltage \nSupply Input\nA5 VDD_BAT PWR_I 3.1 V Backup Voltage Supply \nInput[4]\nA6 GND - - Ground 0\xa0V\nA7 X_SD3_CMD O VDD_3V3_LOGIC uSDHC3 command\nA8 X_SD3_DATA0 I/O VDD_3V3_LOGIC uSDHC3 data 0\nA9 X_SD3_DATA2 I/O VDD_3V3_LOGIC uSDHC3 data 2\nA10 X_SD3_DATA5 I/O VDD_3V3_LOGIC uSDHC3 data 5\nA11 GND - - Ground 0\xa0V\nA12 X_SD3_DATA7 I/O VDD_3V3_LOGIC uSDHC3 data 7\nA13 X_SD3_RESET O VDD_3V3_LOGIC uSDHC3 reset\nA14 X_SD1_DATA0 I/O VDD_3V3_LOGIC uSDHC1 data 0\nA15 X_SD1_DATA2 I/O VDD_3V3_LOGIC uSDHC1 data 2\nA16 GND - - Ground 0\xa0V\nA17 X_UART2_RX_DATA I VDD_3V3_LOGIC UART2 serial data receive\nA18 X_UART3_RX_DATA I VDD_3V3_LOGIC UART3 serial data receive\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 23A19 X_UART3_CTS_B O VDD_3V3_LOGIC UART3 clear to send \noutput\nA20 X_UART3_RTS_B I VDD_3V3_LOGIC UART3 request to send \ninput[5]\nA21 GND - - Ground 0\xa0V\nA22 X_ECSPI1_SCLK I/O VDD_3V3_LOGIC eCSPI1 clock\nA23 X_ECSPI1_MOSI I/O VDD_3V3_LOGIC eCSPI1 master output/\nslave input\nA24 X_ECSPI1_SS0 I/O VDD_3V3_LOGIC eCSPI1 chip select 0[5]\nA25 X_EIM_DA13 I/O VDD_3V3_LOGIC EIM address/data 13[6][7]\nA26 GND - - Ground 0\xa0V\nA27 X_CSI1_DATA12 I VDD_3V3_LOGIC IPU2_CSI1 data 12[5]\nA28 X_CSI1_DATA11 I VDD_3V3_LOGIC IPU2_CSI1 data 11[5]\nA29 X_CSI1_DATA10 I VDD_3V3_LOGIC IPU2_CSI1 data 10\nA30 X_CSI1_DATA09 I VDD_3V3_LOGIC IPU2_CSI1 data 9[5]\nA31 GND - - Ground 0\xa0V\nA32 X_CSI1_DATA08 I VDD_3V3_LOGIC IPU2_CSI1 data 8[5]\nA33 X_CSI1_DATA03 I VDD_3V3_LOGIC IPU2_CSI1 data 3[5]\nA34 X_CSI1_DATA02 I VDD_3V3_LOGIC IPU2_CSI1 data 2[5]\nA35 X_CSI1_DATA_EN O VDD_3V3_LOGIC IPU2_CSI1 data enable[5]\nA36 GND - - Ground 0\xa0V\nA37 X_CSI1_DATA01 I VDD_3V3_LOGIC IPU2_CSI1 data 1[5]\nA38 X_CSI1_DATA00 I VDD_3V3_LOGIC IPU2_CSI1 data 0[5]\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 24A39 X_CSI1_VSYNC I VDD_3V3_LOGIC IPU2_CSI1 vertical \nsynchronization[5]\nA40 X_CSI1_HSYNC I VDD_3V3_LOGIC IPU2_CSI1 horizontal \nsynchronization[5]\nA41 GND - - Ground 0\xa0V\nA42 X_EIM_BCLK O VDD_3V3_LOGIC EIM burst block[7]\nA43 X_ECSPI2_MISO I/O VDD_3V3_LOGIC eCSPI2 master input/\nslave output\nA44 X_ECSPI2_SS1 I/O VDD_3V3_LOGIC eCSPI2 chip select 1[5]\nA45 X_ECSPI2_SS0 I/O VDD_3V3_LOGIC eCSPI2 chip select 0[5]\nA46 GND - - Ground 0\xa0V\nA47 X_LCD_DATA22 O VDD_3V3_LOGIC DISP0 data 22\nA48 X_LCD_DATA21 O VDD_3V3_LOGIC DISP0 data 21\nA49 X_LCD_DATA19 O VDD_3V3_LOGIC DISP0 data 19\nA50 X_LCD_DATA16 O VDD_3V3_LOGIC DISP0 data 16\nA51 GND - - Ground 0\xa0V\nA52 X_LCD_DATA14 O VDD_3V3_LOGIC DISP0 data 14\nA53 X_LCD_DATA13 O VDD_3V3_LOGIC DISP0 data 13\nA54 X_LCD_DATA11 O VDD_3V3_LOGIC DISP0 data 11\nA55 X_LCD_DATA08 O VDD_3V3_LOGIC DISP0 data 8\nA56 GND - - Ground 0\xa0V\nA57 X_LCD_DATA06 O VDD_3V3_LOGIC DISP0 data 6\nA58 X_LCD_DATA05 O VDD_3V3_LOGIC DISP0 data 5\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 25A59 X_LCD_DATA03 O VDD_3V3_LOGIC DISP0 data 3\nA60 X_LCD_DATA00 O VDD_3V3_LOGIC DISP0 data 0\nA61 GND - - Ground 0\xa0V\nA62 X_LCD_ENABLE O VDD_3V3_LOGIC DISP0 enable\nA63 X_LCD_HSYNC O VDD_3V3_LOGIC DISP0 horizontal \nsynchronization\nA64 X_LCD_RESET O VDD_3V3_LOGIC DISP0 reset\nA65 X_ENET_REFCLK I VDD_3V3_LOGIC ENET RMII reference \nclock\nA66 GND - - Ground 0\xa0V\nA67 X_ENET_TXER O VDD_3V3_LOGIC ENET transmit error\nA68 X_ENET_RXD0 I VDD_ENET_IO ENET RMII receive data 0\nA69 X_ENET_RXD1 I VDD_ENET_IO ENET RMII receive data 1\nA70 X_ENET_RX_ER I VDD_ENET_IO ENET RMII receive error\n4.Connects to PMIC_VBBAT or VDD_MX6_SNVS\nvia J3 ( Jumper Settings )\n5.Special care must be taken not to override the device configuration\nwhen using this pin as input ( Boot Device Selection and Configuration ).\n6.Special care must be taken not to override the device configuration\nwhen using this pin as input ( Boot Device Selection and Configuration , General Purpose I/Os ).\n7.Signal not used by any other interface can be used as GPIO without harming other features\nof the phyCORE ‑i.MX 6 ( General Purpose I/Os ).\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 26TABLE  4:  Pinout of the phyCORE-Connector X1, Row B\xa0\nPin # Signal Signal Type Voltage Domain Description\nB1 VDD_3V3 PWR_I 3.3\xa0V 3.3\xa0V Primary Voltage \nSupply Input\nB2 VDD_3V3 PWR_I 3.3\xa0V 3.3\xa0V Primary Voltage \nSupply Input\nB3 VDD_3V3 PWR_I 3.3\xa0V 3.3\xa0V Primary Voltage \nSupply Input\nB4 VDD_3V3 PWR_I 3.3\xa0V 3.3\xa0V Primary Voltage \nSupply Input\nB5 VDD_3V3_LOGIC REF_O VDD_3V3_LOGIC Logic reference voltage \noutput\nB6 GND - - Ground 0\xa0V\nB7 X_SD3_CLK O VDD_3V3_LOGIC uSDHC3 clock\nB8 X_SD3_DATA1 I/O VDD_3V3_LOGIC uSDHC3 data 1\nB9 X_SD3_DATA3 I/O VDD_3V3_LOGIC uSDHC3 data 3\nB10 X_SD3_DATA4 I/O VDD_3V3_LOGIC uSDHC3 data 4\nB11 X_SD3_DATA6 I/O VDD_3V3_LOGIC uSDHC3 data 6\nB12 GND - - Ground 0\xa0V\nB13 X_SD1_CLK O VDD_3V3_LOGIC uSDHC1 clock\nB14 X_SD1_CMD O VDD_3V3_LOGIC uSDHC1 command\nB15 X_SD1_DATA1 I/O VDD_3V3_LOGIC uSDHC1 data 1\nB16 X_SD1_DATA3 I/O VDD_3V3_LOGIC uSDHC1 data 3\nB17 GND - - Ground 0\xa0V\nB18 X_UART3_TX_DATA O VDD_3V3_LOGIC UART3 serial transmit \nsignal\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 27B19 X_ENET_MDIO I/O VDD_ENET_IO ENET management data \nI/O\nB20 X_ENET_MDC O VDD_ENET_IO ENET management data \nclock\nB21 X_UART2_TX_DATA O VDD_3V3_LOGIC UART2 serial transmit \nsignal\nB22 GND - - Ground 0\xa0V\nB23 X_I2C1_SCL OC_BI VDD_3V3_LOGIC I2C1 clock\nB24 X_I2C1_SDA OC_BI VDD_3V3_LOGIC I2C1 data\nB25 X_ECSPI1_MISO I/O VDD_3V3_LOGIC eCSPI1 master input/\nslave output\nB26 X_EIM_DA14 I/O VDD_3V3_LOGIC EIM address/data 14[6][7]\nB27 X_EIM_DA15 I/O VDD_3V3_LOGIC EIM address/data 15[6][7]\nB28 GND - - Ground 0\xa0V\nB29 X_CSI1_DATA19 I VDD_3V3_LOGIC IPU2_CSI1 data 19[5]\nB30 X_CSI1_DATA18 I VDD_3V3_LOGIC IPU2_CSI1 data 18[5]\nB31 X_CSI1_DATA17 I VDD_3V3_LOGIC IPU2_CSI1 data 17[5]\nB32 X_CSI1_DATA16 I VDD_3V3_LOGIC IPU2_CSI1 data 16[5]\nB33 GND - - Ground 0\xa0V\nB34 X_CSI1_DATA15 I VDD_3V3_LOGIC IPU2_CSI1 data 15[5]\nB35 X_CSI1_DATA14 I VDD_3V3_LOGIC IPU2_CSI1 data 14[5]\nB36 X_CSI1_PIXCLK O VDD_3V3_LOGIC IPU2_CSI1 pixel clock[5]\nB37 X_CSI1_DATA13 I VDD_3V3_LOGIC IPU2_CSI1 data 13[5]\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 28B38 GND - - Ground 0\xa0V\nB39 X_CSI1_DATA07 I VDD_3V3_LOGIC IPU2_CSI1 data 7[5]\nB40 X_CSI1_DATA06 I VDD_3V3_LOGIC IPU2_CSI1 data 6[5]\nB41 X_CSI1_DATA05 I VDD_3V3_LOGIC IPU2_CSI1 data 5[5]\nB42 X_CSI1_DATA04 I VDD_3V3_LOGIC IPU2_CSI1 data 4[5]\nB43 GND - - Ground 0\xa0V\nB44 X_EIM_EB1 O VDD_3V3_LOGIC EIM enable byte 1[6][7] \nB45 X_ECSPI2_SCLK I/O VDD_3V3_LOGIC eCSPI2 clock\nB46 X_ECSPI2_RDY I VDD_3V3_LOGIC eCSPI2 data ready\nB47 X_ECSPI2_MOSI I/O VDD_3V3_LOGIC eCSPI2 master output/\nslave input\nB48 GND - - Ground 0\xa0V\nB49 X_LCD_DATA23 O VDD_3V3_LOGIC DISP0 data 23\nB50 X_LCD_DATA20 O VDD_3V3_LOGIC DISP0 data 20\nB51 X_LCD_DATA18 O VDD_3V3_LOGIC DISP0 data 18\nB52 X_LCD_DATA17 O VDD_3V3_LOGIC DISP0 data 17\nB53 GND - - Ground 0\xa0V\nB54 X_LCD_DATA15 O VDD_3V3_LOGIC DISP0 data 15\nB55 X_LCD_DATA12 O VDD_3V3_LOGIC DISP0 data 12\nB56 X_LCD_DATA10 O VDD_3V3_LOGIC DISP0 data 10\nB57 X_LCD_DATA09 O VDD_3V3_LOGIC DISP0 data 9\nB58 GND - - Ground 0\xa0V\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 29B59 X_LCD_DATA07 O VDD_3V3_LOGIC DISP0 data 7\nB60 X_LCD_DATA04 O VDD_3V3_LOGIC DISP0 data 4\nB61 X_LCD_DATA02 O VDD_3V3_LOGIC DISP0 data 2\nB62 X_LCD_DATA01 O VDD_3V3_LOGIC DISP0 data 1\nB63 GND - - Ground 0\xa0V\nB64 X_LCD_CLK O VDD_3V3_LOGIC DISP0 clock\nB65 X_LCD_VSYNC O VDD_3V3_LOGIC DISP0 vertical \nsynchronization\nB66 X_ENET_CRS_DV I VDD_ENET_IO ENET RMII carrier sense/\ndata valid\nB67 X_ENET_TX_EN O VDD_ENET_IO ENET RMII TX enable\nB68 GND - - Ground 0\xa0V\nB69 X_ENET_TXD0 O VDD_ENET_IO ENET RMII transmit data \n0\nB70 X_ENET_TXD1 O VDD_ENET_IO ENET RMII transmit data \n1\n5.Special care must be taken not to override the device configuration\nwhen using this pin as input ( Boot Device Selection and Configuration ).\n6.Special care must be taken not to override the device configuration\nwhen using this pin as input ( Boot Device Selection and Configuration , General Purpose I/Os ).\n7.Signal not used by any other interface can be used as GPIO without harming other features\nof the phyCORE ‑i.MX 6 ( General Purpose I/Os ).\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 30TABLE  5:  Pinout of the phyCORE-Connector X1, Row C\nPin # Signal Signal Type Voltage Domain Description\nC1 X_BOOT_MODE0 I VDD_3V3_LOGIC Boot mode input 0\nC2 X_ETH0_A+/TX0+ ETH_O VDD_3V3_LOGIC ETH0 data A+/transmit+\nC3 X_ETH0_A-/TX0- ETH_O VDD_3V3_LOGIC ETH0 data A-/transmit-\nC4 GND - - Ground 0\xa0V\nC5 X_ETH0_C+ ETH_I/O VDD_3V3_LOGIC ETH0 data C+ (only GbE)\nC6 X_ETH0_C- ETH_I/O VDD_3V3_LOGIC ETH0 data C- (only GbE)\nC7 X_ETH0_LED0 OC VDD_3V3_LOGIC ETH0 link LED output\nC8 X_SATA_TXP LVDS_O i.MX6 internal SATA PHY transmit lane+\nC9 X_SATA_TXN LVDS_O i.MX6 internal SATA PHY transmit lane-\nC10 GND - - Ground 0\xa0V\nC11 X_PCIe0_CLK+ PCIe_O i.MX\xa06 internal PCIe clock lane+\nC12 X_PCIe0_CLK- PCIe_O i.MX\xa06 internal PCIe clock lane-\nC13 X_PCIe_RXP PCIe_I i.MX\xa06 internal PCIe receive lane+\nC14 X_PCIe_RXN PCIe_I i.MX\xa06 internal PCIe receive lane-\nC15 GND - - Ground 0\xa0V\nC16 X_SPDIF_OUT O VDD_3V3_LOGIC SPDIF output[7]\nC17 X_PWM1_OUT O VDD_3V3_LOGIC PWM1 output[7]\nC18 X_USB_OTG_ID I VDD_3V3_LOGIC USB OTG ID pin\nC19 X_USB_OTG_VBUS PWR_I 5\xa0V USB OTG VBUS input\nC20 X_USB_OTG_PWR O VDD_3V3_LOGIC USB OTG power enable\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 31C21 GND - - Ground 0\xa0V\nC22 X_CCM_CLKO2 O VDD_3V3_LOGIC CCM clock output 2\nC23 X_USB_H1_DP USB_I/O i.MX\xa06 internal USB Host1 data+\nC24 X_USB_H1_DN USB_I/O i.MX\xa06 internal USB Host1 data-\nC25 GND - - Ground 0\xa0V\nC26 X_PMIC_nSHUTDOWN I VDD_3V3 PMIC shutdown\nC27 X_3V3_GOOD O VDD_MX6_SNVS 3V3 power good signal\nC28 X_JTAG_TMS I VDD_3V3_LOGIC JTAG TMS\nC29 X_JTAG_TDO O VDD_3V3_LOGIC JTAG TDO\nC30 X_CSI_D0P CSI-2_I i.MX\xa06 internal MIPI CSI-2 data0+\nC31 X_CSI_D0M CSI-2_I i.MX\xa06 internal MIPI CSI-2 data0-\nC32 GND - - Ground 0\xa0V\nC33 X_CSI_D2P CSI-2_I i.MX\xa06 internal MIPI CSI-2 data2+\nC34 X_CSI_D2M CSI-2_I i.MX\xa06 internal MIPI CSI-2 data2-\nC35 X_CSI_CLK0P CSI-2_I i.MX\xa06 internal MIPI CSI-2 clock+\nC36 X_CSI_CLK0M CSI-2_I i.MX\xa06 internal MIPI CSI-2 clock-\nC37 GND - - Ground 0\xa0V\nC38 X_HDMI_CEC I/O VDD_3V3_LOGIC HDMI CEC\nC39 X_HDMI_CLKP TDMS_O i.MX\xa06 internal HDMI transmit clock+\nC40 X_HDMI_CLKM TDMS_O i.MX\xa06 internal HDMI transmit clock-\nC41 X_HDMI_D1P TDMS_O i.MX\xa06 internal HDMI transmit data1+\nC42 X_HDMI_D1M TDMS_O i.MX\xa06 internal HDMI transmit data1-\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 32C43 GND - - Ground 0\xa0V\nC44 X_HDMI_DDC_SDA I/O VDD_3V3_LOGIC HDMI DDC data\nC45 X_CSI0_DAT18 I VDD_3V3_LOGIC IPU1_CSI0 data 18\nC46 X_CSI0_DAT16 I VDD_3V3_LOGIC IPU1_CSI0 data 16\nC47 X_CSI0_DAT14 I VDD_3V3_LOGIC IPU1_CSI0 data 14\nC48 GND - - Ground 0\xa0V\nC49 X_CSI0_DAT12 I VDD_3V3_LOGIC IPU1_CSI0 data 12\nC50 X_CSI0_DAT10 I VDD_3V3_LOGIC IPU1_CSI0 data 10\nC51 X_CSI0_DAT8 I VDD_3V3_LOGIC IPU1_CSI0 data 8\nC52 X_CSI0_DAT6 I VDD_3V3_LOGIC IPU1_CSI0 data 6\nC53 X_CSI0_DAT5 I VDD_3V3_LOGIC IPU1_CSI0 data 5\nC54 GND - - Ground 0\xa0V\nC55 X_CSI0_DAT4 I VDD_3V3_LOGIC IPU1_CSI0 data 4\nC56 X_CSI0_PIXCLK O VDD_3V3_LOGIC IPU1_CSI0 pixel clock\nC57 X_FLEXCAN1_TX O VDD_3V3_LOGIC FLEXCAN1 transmit\nC58 GND - - Ground 0\xa0V\nC59 X_LVDS0_TX1+ LVDS_O i.MX\xa06 internal LVDS0 data 1+\nC60 X_LVDS0_TX1- LVDS_O i.MX\xa06 internal LVDS0 data 1-\nC61 X_LVDS0_TX0+ LVDS_O i.MX\xa06 internal LVDS0 data 0+\nC62 X_LVDS0_TX0- LVDS_O i.MX\xa06 internal LVDS0 data 0-\nC63 GND - - Ground 0\xa0V\nC64 X_LVDS0_TX3+ LVDS_O i.MX\xa06 internal LVDS0 data 3+\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 33C65 X_LVDS0_TX3- LVDS_O i.MX\xa06 internal LVDS0 data 3-\nC66 X_LVDS1_CLK+ LVDS_O i.MX\xa06 internal LVDS1 clock+\nC67 X_LVDS1_CLK- LVDS_O i.MX\xa06 internal LVDS1 clock-\nC68 GND - - Ground 0\xa0V\nC69 X_LVDS1_TX0+ LVDS_O i.MX\xa06 internal LVDS1 data 0+\nC70 X_LVDS1_TX0- LVDS_O i.MX\xa06 internal LVDS1 data 0-\n7.Signal not used by any other interface can be used as GPIO without harming other features\nof the phyCORE ‑i.MX 6 ( General Purpose I/Os ).\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 34TABLE  6:  Pinout of the phyCORE-Connector X1, Row D\xa0\nPin # Signal Signal Type Voltage Domain Description\nD1 X_BOOT_MODE1 I VDD_3V3_LOGIC Boot mode input 1\nD2 X_ETH0_B+/RX0+ ETH_I VDD_3V3_LOGIC ETH0 data B+/receive+\nD3 X_ETH0_B-/RX0- ETH_I VDD_3V3_LOGIC ETH0 data B-/receive-\nD4 X_ETH0_LED1 OC VDD_3V3_LOGIC ETH0 traffic LED output\nD5 X_ETH0_D+ ETH_I/O VDD_3V3_LOGIC ETH0 data D+ (only GbE)\nD6 X_ETH0_D- ETH_I/O VDD_3V3_LOGIC ETH0 data D- (only GbE)\nD7 GND - - Ground 0\xa0V\nD8 X_SATA_RXP LVDS_I i.MX\xa06 internal SATA PHY receive lane+\nD9 X_SATA_RXN LVDS_I i.MX\xa06 internal SATA PHY receive lane-\nD10 X_PCIe_TXP PCIe_O i.MX\xa06 internal PCIe transmit lane+\nD11 X_PCIe_TXN PCIe_O i.MX\xa06 internal PCIe transmit lane-\nD12 GND - - Ground 0\xa0V\nD13 X_KEY_COL2 I VDD_3V3_LOGIC Keypad column 2 [7]\nD14 X_PMIC_nONKEY I VDD_3V3 PMIC onkey input\nD15 X_ONOFF I VDD_MX6_SNVS i.MX\xa06 on/off input\nD16 X_CCM_CLKO1 O VDD_3V3_LOGIC CCM clock output 1\nD17 X_USB_OTG_CHD_B O VDD_3V3_LOGIC USB OTG charger \ndetection\nD18 GND - - Ground 0\xa0V\nD19 X_USB_OTG_DP USB_I/O i.MX\xa06 internal USB OTG data+\nD20 X_USB_OTG_DN USB_I/O i.MX\xa06 internal USB OTG data-\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 35D21 X_USB_OTG_OC I VDD_3V3_LOGIC USB OTG overcurrent \ninput\nD22 X_USB_H1_VBUS PWR_I 5\xa0V USB Host1 VBUS input\nD23 X_JTAG_TCK I VDD_3V3_LOGIC JTAG clock input\nD24 GND - - Ground 0\xa0V\nD25 X_JTAG_TRSTB I VDD_3V3_LOGIC JTAG reset input (low \nactive)\nD26 X_JTAG_TDI I VDD_3V3_LOGIC JTAG TDI\nD27 X_CSI_D1P CSI-2_I i.MX\xa06 internal MIPI CSI-2 data1+\nD28 X_CSI_D1M CSI-2_I i.MX\xa06 internal MIPI CSI-2 data1-\nD29 X_CSI_D3P CSI-2_I i.MX\xa06 internal MIPI CSI-2 data3+\nD30 X_CSI_D3M CSI-2_I i.MX\xa06 internal MIPI CSI-2 data3-\nD31 GND - - Ground 0\xa0V\nD32 X_nRESET OC_BI VDD_3V3 Reset input/output (low \nactive)\nD33 X_HDMI_D2P TDMS_O i.MX\xa06 internal HDMI transmit data2+\nD34 X_HDMI_D2M TDMS_O i.MX\xa06 internal HDMI transmit data2-\nD35 X_HDMI_HPD I VDD_3V3_LOGIC HDMI hot plug detect\nD36 GND - - Ground 0\xa0V\nD37 X_HDMI_D0P TDMS_O i.MX\xa06 internal HDMI transmit data0+\nD38 X_HDMI_D0M TDMS_O i.MX\xa06 internal HDMI transmit data0-\nD39 X_HDMI_DDC_SCL I/O VDD_3V3_LOGIC HDMI DDC clock\nD40 X_CSI0_DAT19 I VDD_3V3_LOGIC IPU1_CSI0 data 19\nD41 X_CSI0_DAT17 I VDD_3V3_LOGIC IPU1_CSI0 data 17\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 36D42 GND - - Ground 0\xa0V\nD43 X_CSI0_DAT15 I VDD_3V3_LOGIC IPU1_CSI0 data 15\nD44 X_CSI0_DAT13 I VDD_3V3_LOGIC IPU1_CSI0 data 13\nD45 X_CSI0_DAT11 I VDD_3V3_LOGIC IPU1_CSI0 data 11\nD46 X_CSI0_DAT9 I VDD_3V3_LOGIC IPU1_CSI0 data 9\nD47 X_CSI0_DAT7 I VDD_3V3_LOGIC IPU1_CSI0 data 7\nD48 X_CSI0_VSYNC I VDD_3V3_LOGIC IPU1_CSI0 vertical \nsynchronization\nD49 GND - - Ground 0\xa0V\nD50 X_CSI0_DATA_EN O VDD_3V3_LOGIC IPU1_CSI0 data enable\nD51 X_CSI0_HSYNC I VDD_3V3_LOGIC IPU1_CSI0 horizontal \nsynchronization\nD52 X_AUD5_RXD I/O VDD_3V3_LOGIC I2S AUD5 receive data\nD53 X_AUD5_TXC I/O VDD_3V3_LOGIC I2S AUD5 transmit clock\nD54 X_AUD5_TXFS I/O VDD_3V3_LOGIC I2S AUD5 frame \nsynchronization\nD55 GND - - Ground 0\xa0V\nD56 X_AUD5_TXD I/O VDD_3V3_LOGIC I2S AUD5 transmit data\nD57 X_FLEXCAN1_RX I VDD_3V3_LOGIC FLEXCAN1 receive\nD58 X_LVDS0_CLK+ LVDS_O i.MX\xa06 internal LVDS0 clock+\nD59 X_LVDS0_CLK- LVDS_O i.MX\xa06 internal LVDS0 clock-\nD60 X_LVDS0_TX2+ LVDS_O i.MX\xa06 internal LVDS0 data 2+\nD61 X_LVDS0_TX2- LVDS_O i.MX\xa06 internal LVDS0 data 2-\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 37D62 GND - - Ground 0\xa0V\nD63 X_LVDS1_TX2+ LVDS_O i.MX\xa06 internal LVDS1 data 2+\nD64 X_LVDS1_TX2- LVDS_O i.MX\xa06 internal LVDS1 data 2-\nD65 X_LVDS1_TX1+ LVDS_O i.MX\xa06 internal LVDS1 data 1+\nD66 X_LVDS1_TX1- LVDS_O i.MX\xa06 internal LVDS1 data 1-\nD67 GND - - Ground 0\xa0V\nD68 X_LVDS1_TX3+ LVDS_O i.MX\xa06 internal LVDS1 data 3+\nD69 X_LVDS1_TX3- LVDS_O i.MX\xa06 internal LVDS1 data 3-\nD70 X_TAMPER/ENET_RXC I VDD_3V3_LOGIC Tamper or ENET_RXC \nsignal of i.MX 6[8]\n7.Signal not used by any other interface can be used as GPIO without harming other features\nof the phyCORE ‑i.MX 6 ( General Purpose I/Os ).\n8.Selection of either Tamper or ENET_RXC signal can be done with jumper J6 ( Jumper Settings )\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 385 Jumpers\nFor configuration purposes, the phyCORE ‑i.MX\xa06 has several\xa0solder jumpers, some of which have been installed \nprior to delivery.\xa0 Typical Jumper Pad Numbering Scheme  illustrates the numbering of the solder jumper pads, \nwhile\xa0 Jumper Locations (PCB 1429.3, top view)  and\xa0 Jumper Locations (PCB 1429.3, bottom view)  indicate the \nlocation and the default configuration of the solder jumpers on the board.\nThe table below provides a functional summary of the solder jumpers which can be changed to adapt the \nphyCORE ‑i.MX 6 to your needs. It shows their default positions, and possible alternative positions and functions. A \ndetailed description of each solder jumper can be found in the applicable chapter listed in the table.\nFIGURE 5:  Typical Jumper Pad Numbering Scheme\nIf manual jumper modification is required please ensure that the board, as well as surrounding components and \nsockets, remain undamaged while de-soldering. Overheating the board can cause the solder pads to loosen, \nrendering the module inoperable. Carefully heat neighboring connections in pairs. After a few alternations, \ncomponents can be removed with the solder-iron tip. Alternatively, a hot air gun can be used to heat and loosen the \nbonds.Note\nJumpers not listed should not be changed as they are installed with regard to the configuration of the \nphyCORE ‑i.MX\xa06.\uf1b3\n\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 39FIGURE 6:  Jumper Locations (PCB 1429.3 , top view)\nFIGURE 7:  Jumper Locations (PCB 1429.3 , bottom view)\xa0\n\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 40Please pay special attention to the “TYPE” column to ensure you are using the correct type of jumper (0 Ohms, 10k \nOhms, etc…). The jumpers are 0402 packages with a 1/8 W or better power rating.\nThe jumpers (J = solder jumper) have the following functions:Note\nThe layout is identical for 1429.4 and 1429.5 except for some minor changes.\uf1b3\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 41TABLE  7:  Jumper Settings\nJumper Description Type Section\nJ4 J4 connects the write-protect input of the \nonboard EEPROM with GND. If this jumper is \nnot populated, the EEPROM is write-protected. 0R (0402) EEPROM Write \nProtection Control (J4)\nclosed EEPROM is not write-protected\nopen EEPROM is write-protected. The protection \ncan be changed by the EEPROM_WP signal \n(GPIO1_13)\nJ3 J3 defines which backup domain is supplied \nby the backup voltage input X1A5\n0 Ω (0402)Backup Power \n(PMIC_VBAT / \nVDD_MX6_SNVS)\nTamper Detection1+2 PMIC backup domain is supplied\n2+3 i.MX\xa06 low power domain (SNVS_LP) is \nsupplied\nJ1 J1 selects the voltage source for the i.MX\xa06\'s \npower input NVCC_ENET (voltage domain \nVDD_ENET_IO) 0 Ω (0402) RMII Interface\n1+2 VDD_ENET_IO is supplied by VDD_ETH_IO \n(2.5\xa0V)\n2+3 VDD_ENET_IO is supplied by VDD_3V3_LOGIC \n(3.3\xa0V)\nJ6 J6 selects the signal which is brought out on \npin X1D70 of the phyCORE-Connector\n0 Ω (0402) Tamper Detection\n1+2 TAMPER signal of i.MX\xa06 is connected to \nphyCORE- Connector pin X1D70\n2+3 ENET_RXC signal of i.MX\xa06 is connected to \nphyCORE-Connector pin X1D70\nNote\nDefault settings are in bold blue  text.\uf1b3\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 426 Power\nThe phyCORE ‑i.MX 6 operates off of a single power supply voltage. The following sections of this chapter discuss the \nprimary power pins on the phyCORE ‑Connector X1 in detail.\n6.1 Primary System Power (VDD_3V3)\nThe phyCORE ‑i.MX 6 operates off of a primary voltage supply with a nominal value of +3.3 V. On-board switching \nregulators generate the 2.5 V, 1.375 V, 1.5 V, 0.75 V, 1.2 V, and 3 V voltage supplies required by the i.MX 6 MCU and \non-board components from the primary 3.3 V supplied to the SOM.\nFor proper operation the phyCORE ‑i.MX 6 must be supplied with a voltage source of 3.3 V ±5 % with a 2.5 A load \nconnected to the VCC pins of phyCORE-Connector X1.\n\xa0\xa0\xa0\xa0 VDD_3V3:\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0 \xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0 X1\xa0\xa0\xa0\xa0\xa0 A1, A2, A3, A4, B1, B2, B3, B4\nConnect all +3.3\xa0V VCC input pins to your power supply and at least the matching number of GND pins.\n\xa0\xa0\xa0\xa0 Corresponding GND:\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0 X1\xa0\xa0\xa0\xa0\xa0 A6, A11, A16, A21, B6, B12, B17, B22\nPlease refer to Pin Description  for information on additional GND Pins located at the phyCORE ‑Connector X1.\nSpecial attention and testing have to be done for very slow ramping-up and -down power supplies like battery \nbackup systems. PMIC (U16) prevents the processor and itself from continuing power-on / -off cycling. If the module \npower supply VDD_3V3 goes on and off in a range between 2.3V and 3.3V within the first 16 sec. after every start \nattempt three times in a row, a shutdown is initiated which needs a following special user wake-up event \n(X_PMIC_nONKEY) to start again. A complete power-off with VDD_3V3 = 0V will also reset the behavior.\nFor detailed information please check the PMIC datasheet or contact us.\n6.2 Power Management IC (PMIC) (U16)\nThe phyCORE-i.MX 6 provides an onboard Power Management IC (PMIC) at position U16 to generate different \nvoltages required by the microcontroller and the onboard components. Powering Scheme of the phyCORE- i.MX 6  \npresents a graphical depiction of the powering scheme.\nThe PMIC supports many functions like on-chip RTC and different power management functionalities like dynamic \nvoltage control, different low power modes, and regulator supervision. It is connected to the i.MX 6 via the onboard \nI2C bus (I2C3). The I2C address of the PMIC is 0x58 (pages 0 and 1) and 0x59 (pages 2 and 3).Warning\nAs a general design rule, we recommend connecting all GND pins neighboring signals which are being used \nin the application circuitry. For maximum EMI performance, all GND pins should be connected to a solid \nground plane.\uf15a\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 43•\n•\n•\n•6.2.1 Power Domains\nExternal voltages:\nVDD_3V3 3\xa0V main supply voltage\nUSB0_VBUS USB0 Bus voltage must be supplied with 5 V if USB0 is used\nUSB1_VBUS USB1 Bus voltage must be supplied with 5 V if USB1 is used\nVDD_BAT Backup supply (connected to PMIC_VBBAT or VDD_MX6_SNVS via J3 ( Jumper Settings ))\nInternally generated voltages:\xa0\xa0\nTABLE  8:  \nVDD_MX6_ARM\n(1.375\xa0V)i.MX 6 core\xa0 (VDDARM_IN, VDDARM23_IN)\nVDD_MX6_SOC\n(1.375\xa0V)i.MX 6 SOC (VDDSOC_IN)\nVDD_MX6_HIGH\n(3.0\xa0V)i.MX 6 internal regulator (VDDHIGH_IN)\nVDD_MX6_SNVS\n(3.0\xa0V)i.MX 6 backup supply (VDD_SNVS_IN)\nVDD_ETH_IO\n(2.5 V)i.MX 6 RGMII supply (NVCC_RGMII, NVCC_ENET[9]\n), Ethernet PHY RGMII IO supply\nVDD_ETH_1V2\n(1.2\xa0V)Ethernet PHY core voltage\nVDD_DDR3_1V5\n(1.5\xa0V)i.MX 6 DDR interface (NVCC_DRAM), RAM devices\nVDD_eMMC_1V8\n(1.8\xa0V)8V eMMC supply\nDDR3_VREF\n(0.75 V)i.MX 6 DDR3 reference voltage (DRAM_VREF), RAM devices reference \nvoltage\nVDD_3V3_LOGIC\n(3.3\xa0V)\xa0i.MX 6 pad supply (NVCC_NANDF, NVCC_JTAG, NVCC_LCD, NVCC_CSI, \nNVCC_EIM, NVCC_SD, NVCC_GPIO, (NVCC_ENET[9])), I2C EEPROM, SPI \nFlash, NAND Flash, eMMC, Ethernet PHY, User LED, reference output X1B5\n9.NVCC_ENET is connected via jumper J1 and can alternatively be supplied by VDD_3V3_LOGIC ( RMII Interface )\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 44FIGURE 8:  Powering Scheme of the phyCORE- i.MX\xa06\n6.3 Supply Voltage for External Logic\nThe voltage level of the phyCORE’s logic circuitry is VDD_3V3_LOGIC (3.3 V), derived from the SOM\'s main input \nvoltage VDD_3V3. In order to follow the power-up and power-down sequencing mandatory for the i.MX 6 external \ndevices must be supplied by the I/O supply voltage VDD_3V3_LOGIC which is brought out at pin X1B5 of the \nphyCORE-Connector. VDD_3V3_LOGIC ensures that external components are only supplied when the supply \nvoltages of the i.MX 6 are stable.\nIf used to control, or supply bus switches on the phyCORE side VDD_3V3_LOGIC also serves to strictly separate the \nsupply voltages generated on the phyCORE ‑i.MX 6 and the supply voltages used on the carrier board/custom \napplication. That way, voltages at the IO pins of the phyCORE-i.MX 6 which are sourced from the supply voltage of \nperipheral devices attached to the SOM are avoided. These voltages can cause a current flow into the controller \nespecially if peripheral devices attached to the interfaces of the i.MX 6 are supposed to be powered while the \nphyCORE ‑i.MX 6 is in suspend mode or turned off. The bus switches can either be supplied by VDD_3V3_LOGIC on \nthe phyCORE side, or the bus switches\' output enable to the SOM can be controlled by X_3V3_GOOD to prevent \nthese voltages from occurring.\nWarning\nThe current draw for VDD_3V3_LOGIC must not exceed 500 mA. Consequently, this voltage should only be \nused as a reference, or supply voltage for level shifters, and not for supplying purposes. If devices with \nhigher power consumption are to be connected to the phyCORE ‑i.MX 6 their supply voltage should be \nswitched on and off by use of the X_3V3_GOOD signal. This way the power-up and power-down \nsequencing will be considered even if the devices are not supplied directly by VDD_3V3_LOGIC.\uf15a\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 45The use of level shifters supplied with VDD_3V3_LOGIC allows converting the signals according to the needs of the \ncustom target hardware. Alternatively, signals can be connected to an open drain circuitry with a pull-up resistor \nattached to VDD_3V3_LOGIC.\n6.4 Backup Power (PMIC_VBAT / VDD_MX6_SNVS)\nTo back up the PMIC\'s RTC and some of its critical registers, or the i.MX 6\'s low power domain (SNVS_LP) and its \nRTC, a secondary voltage source of 3 V can be attached to the phyCORE ‑i.MX 6 at pin X1A5. Jumper J3 selects either \nthe backup voltage domain PMIC_VBAT (J3:1+2) or the i.MX6\'s voltage domain VDD_MX6_SNVS (J3:2+3) to be \nsupplied when the primary system power (VDD_3V3) is removed.\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 467 Reset\nPin X1D32 on the phyCORE ‑Connector is designated as reset input/output.\nIf used as reset input a hard reset of the module can be triggered. In this case, the external reset signal is connected \nto the nRESETREQ signal of the DA9062 PMIC which triggers a hard reset of the module with a debouncing time of \n10.24 ms.\nWhen used as reset output, the nRESET signal of the DA9062 PMIC is brought out to allow resetting devices on the \ncarrier board.\nIn case of a hard reset, no matter if it was triggered externally or internally, the PMIC holds down the nRESET signal \nuntil the module voltages are generated. The nRESET signal is released 2\xa0ms after the last module voltage is \ngenerated correctly.\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 47•\n•\n•8 System Configuration and Booting\nAlthough most features of the i.MX\xa06 microcontroller are configured and/or programmed during the initialization \nroutine, other features, which impact program execution, must be configured prior to initialization via pin \ntermination.\nThe system start-up configuration includes:\nBoot mode selection\nBoot device selection\nBoot device configuration\nThe internal ROM code is the first code executed during the initialization process of the i.MX\xa06 after POR. The ROM \ncode detects the boot mode by using the boot mode pins (BOOT_MODE[1:0]), while the boot device is selected and \nconfigured by determining the state of the eFUSEs and/or the corresponding GPIO input pins (BOOT_CFGx[7:0]).\n8.1 Boot Mode Selection\nThe boot mode of the i.MX 6 microcontroller is determined by the configuration of two boot mode inputs \nBOOT_MODE[1:0] during the reset cycle of the operational system. These inputs are brought out at the \nphyCORE ‑Connector pins X_BOOT_MODE[1:0] (X1D1, X1C1).\xa0 Boot Modes of the phyCORE ‑i.MX 6 \xa0shows the possible \nsettings of pins X_BOOT_MODE0 (X1C1) and X_ BOOT_MODE1 (X1D1) and the resulting boot configuration of the \ni.MX\xa06.\nTABLE  9:  Boot Modes of the phyCORE ‑i.MX\xa06\nBoot Mode X_ BOOT_MODE1 X_ BOOT_MODE0 Boot Source\n0 0 0 Bootconfig from eFUSEs\n1 0 1 Serial Downloader\n2 1 0 Internal Boot[10]\n3 1 1 reserved\n10. Default boot mode when pins X_BOOT_MODE[1:0] are left unconnected.\nThe BOOT_MODE[1:0] lines have 10\xa0k Ω pull‑up and pull-down resistors populated on the module. Hence leaving the \ntwo pins unconnected sets the controller to boot mode 2, internal boot.\nFor serial boot (boot mode = 1) the ROM code polls the communication interface selected, initiates the download of \nthe code into the internal RAM, and triggers its execution from there. Please refer to the i.MX\xa06 Reference Manual  for \nmore information.\nIn boot modes 0 and 2, the ROM code finds the bootstrap in permanent memories such as NAND-Flash or SD-Cards \nand executes it. The selection of the boot device and the configuration of the interface required are accomplished \nwith the help of the eFUSEs and/or the corresponding GPIO input pins.\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 488.2 Boot Device Selection and Configuration\nIn normal operation (boot mode 0, or 2), the boot ROM uses the state of BOOT_MODE and eFUSEs to determine the \nboot device.\nDuring development, it is advisable to set the boot type to “Internal boot” (BOOT_MODE[1:0]=10 14 to allow \nchoosing and configuring the boot device by using GPIO pin inputs. The input pins are sampled at boot, and \noverride the values of the corresponding eFUSEs BOOT_CFGx[7:0], if the BT_FUSE_SEL fuse is not blown.\nBoot Configuration Pins at the phyCORE ‑Connector  list the eFUSEs BOOT_CFGx[7:0] and the corresponding input \npins.\nOn the phyCORE ‑i.MX\xa06 the GPIOs have 10\xa0k Ω pull‑up and pull-down resistors preinstalled to configure eFUSEs \nBOOT_CFGx[7:0] in accordance with the module features.\nHowever, the specific boot configuration settings, which are set by the on-board configuration resistors, can be \nchanged by modifying the resistors on the module or by connecting a configuration resistor (e.g. 10\xa0k Ω) to the \nconfiguration signal. Please consider that any change of the default BCFG configuration can also influence other \nboot modes, which might result in faulty boot behavior.\nPlease refer to the i.MX\xa06 Reference Manual  for further information about the eFUSEs and the impact of the settings \nat the BCFG pins.\n11. For series production, PHYTEC offers the phyCORE ‑i.MX 6 with a custom configuration of the eFUSEs.\n\xa0Warning\nPlease make sure that the signals shown in  Boot Configuration Pins at the phyCORE ‑Connector  are not \ndriven by any device on the baseboard during reset, to avoid accidental change of the boot \nconfiguration.\xa0Because of this, we recommend booting from eFUSE for volume production and using only \ninternal boot mode for the development process.[11]\uf15a\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 49TABLE  10:  Boot Configuration Pins at the phyCORE ‑Connector\nConfiguration Pin Pin # Signal Signal Type Signal Level Description\nBCFG1[0] X1A30 X_CSI1_DATA09 I 3.3\xa0V IPU2_CSI1 data 9\nBCFG1[1] X1A32 X_CSI1_DATA08 I 3.3\xa0V IPU2_CSI1 data 8\nBCFG1[2] X1B39 X_CSI1_DATA07 I 3.3\xa0V IPU2_CSI1 data 7\nBCFG1[3] X1B40 X_CSI1_DATA06 I 3.3\xa0V IPU2_CSI1 data 6\nBCFG1[4] X1B41 X_CSI1_DATA05 I 3.3\xa0V IPU2_CSI1 data 5\nBCFG1[5] X1B42 X_CSI1_DATA04 I 3.3\xa0V IPU2_CSI1 data 4\nBCFG1[6] X1A33 X_CSI1_DATA03 I 3.3\xa0V IPU2_CSI1 data 3\nBCFG1[7] X1A34 X_CSI1_DATA02 I 3.3\xa0V IPU2_CSI1 data 2\nBCFG2[0] X1A37 X_CSI1_DATA01 I 3.3\xa0V IPU2_CSI1 data 1\nBCFG2[1] X1A38 X_CSI1_DATA00 I 3.3\xa0V IPU2_CSI1 data 0\nBCFG2[2] X1A35 X_CSI1_DATA_EN O 3.3\xa0V IPU2_CSI1 data \nenable\nBCFG2[3] X1A40 X_CSI1_HSYNC I 3.3\xa0V IPU2_CSI1 horizontal \nsync\nBCFG2[4] X1A39 X_CSI1_VSYNC I 3.3\xa0V IPU2_CSI1 vertical \nsync\nBCFG2[5] X1A25 X_EIM_DA13 I/O 3.3\xa0V EIM address/data 13\nBCFG2[6] X1B26 X_EIM_DA14 I/O 3.3\xa0V EIM address/data 14\nBCFG2[7] X1B27 X_EIM_DA15 I/O 3.3\xa0V EIM address/data 15\nBCFG3[0] X1B36 X_CSI1_PIXCLK O 3.3\xa0V IPU2_CSI1 pixel clock\nBCFG3[1] X1A27 X_CSI1_DATA12 I 3.3\xa0V IPU2_CSI1 data 12\nBCFG3[2] X1B37 X_CSI1_DATA13 I 3.3\xa0V IPU2_CSI1 data 13\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 50BCFG3[3] X1B35 X_CSI1_DATA14 I 3.3\xa0V IPU2_CSI1 data 14\nBCFG3[4] X1B34 X_CSI1_DATA15 I 3.3\xa0V IPU2_CSI1 data 15\nBCFG3[5] X1B32 X_CSI1_DATA16 I 3.3\xa0V IPU2_CSI1 data 16\nBCFG3[6] X1B31 X_CSI1_DATA17 I 3.3\xa0V IPU2_CSI1 data 17\nBCFG3[7] X1B30 X_CSI1_DATA18 I 3.3\xa0V IPU2_CSI1 data 18\nBCFG4[0] X1B29 X_CSI1_DATA19 I 3.3\xa0V IPU2_CSI1 data 19\nBCFG4[1] EIM_WAIT not available at phyCORE ‑Connector[12]\nBCFG4[2] X1A44 X_ECSPI2_SS1 I/O 3.3\xa0V eCSPI2 chip select 1\nBCFG4[3] X1A28 X_CSI1_DATA11 I 3.3\xa0V IPU2_CSI1 data 11\nBCFG4[4] X1B44 X_EIM_EB1 O 3.3\xa0V EIM enable byte 1\nBCFG4[5] X1A45 X_ECSPI2_SS0 I/O 3.3\xa0V eCSPI2 chip select 0\nBCFG4[6] X1A24 X_ECSPI1_SS0 I/O 3.3\xa0V eCSPI1 chip select 0\nBCFG4[7] X1A20 X_UART3_RTS_B I 3.3\xa0V UART3 request to \nsend input\n12. Connected to GND for the standard module configuration\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 519 System Memory\nThe phyCORE ‑i.MX\xa06 provides four types of on-board memory:\nTABLE  11:  \n1 Bank DDR3 RAM 512 GB DDR3 SDRAM (up to 2 GB)[1]\nNAND Flash (TSOP) 256 MB (up to 16 GB)[1],\xa0alternatively eMMC 2 GB (up to 32 GB)[1]\nI²C-EEPROM 4 kB[1]\nSPI Flash 16 MB[1]\nThe following sections of this chapter detail each memory type used on the phyCORE ‑i.MX\xa06.\n1.The maximum memory size listed is as of the printing of this manual.\nPlease contact PHYTEC for more information about additional, or new module configurations available.\n9.1 DDR3-SDRAM (U4-U7)\nThe RAM memory of the phyCORE ‑i.MX 6 is comprised of one 64-bit wide bank with four 16-bit wide DDR3-SDRAM \nchips (U4-U7). The chips are connected to the special DDR interface called Multi-Mode DDR Controller (MMDC) of the \ni.MX 6 microcontroller.\nThe DDR3 memory is accessible starting at address 0x1000 0000.\nTypically the DDR3-SDRAM initialization is performed by a boot loader or operating system following a power-on \nreset and must not be changed at a later point by any application code. When writing custom code independent of \nan operating system or boot loader, the SDRAM must be initialized by accessing the appropriate SDRAM \nconfiguration registers on the i.MX\xa06 controller. Refer to the i.MX\xa06 Reference Manual  for accessing and configuring \nthese registers.\n9.2 NAND Flash Memory (U12)\nUse of Flash as non-volatile memory on the phyCORE ‑i.MX\xa06 provides an easily reprogrammable means of code \nstorage.\nThe NAND Flash memory at U12 is connected to the General Purpose Media Interface (GPMI). Dependent on the \nmemory size one or more of the chip enable signals NANDF_CS0, NANDF_CS1, NANDF_CS2 and NANDF_CS3 of the \nGPMI interface select the NAND Flash.\nThe Flash devices are programmable with 3.3\xa0V. No dedicated programming voltage is required.\nAs of the printing of this manual these NAND Flash devices generally have a life expectancy of at least 100,000 erase/\nprogram cycles and a data retention rate of 10 years.\nAny parts that are footprint (TSOP-48-50-C3) and functionally compatible may be used with the phyCORE-i.MX\xa06.\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 529.3 eMMC Flash Memory (U14)\nAlternatively to the NAND flash memory at U12, an eMMC can be populated at U14.\nThe eMMC device is programmable with 3.3\xa0V. No dedicated programming voltage is required.\nThe eMMC Flash memory is connected to the SD4 interface of the i.MX\xa06.\nAny parts that are footprint (BGA153) and functionally compatible may be used with the phyCORE-i.MX\xa06.\n9.4 I2C EEPROM (U11)\nThe phyCORE ‑i.MX\xa06 is populated with a non-volatile 4\xa0kB I2C[13]EEPROM at U11. This memory can be used to store \nconfiguration data or other general-purpose data. This device is accessed through I2C port 3 on the i.MX\xa06. The \ncontrol registers for I2C port 3 are mapped between addresses 0x021A\xa08000 and 0x021A\xa0BFFF. Please see the i.MX\xa06 \nReference Manual  for detailed information on the registers.\nThe three lower address bits are fixed to zero which means that the EEPROM can be accessed at I2C address 0x50.\nWrite protection to the device is accomplished via jumper J4. Refer to EEPROM Write Protection Control (J4)  for \nfurther details.\n13. See the manufacturer’s datasheet for interfacing and operation.\n9.4.1 EEPROM Write Protection Control (J4)\nJumper J4 controls write access to the EEPROM (U11) device. Closing this jumper enables write access to the \ndevice, while removing this jumper will cause the EEPROM to enter write-protect mode, thereby disabling write \naccess to the device.\nThe following configurations are possible:\nTABLE  12:  EEPROM Write Protection States via J4\nEEPROM Write Protection State J4\nWrite access allowed closed\nEEPROM is write-protected.\nThe protection can be changed by the EEPROM_WP signal (GPIO1_13)open\nDefault settings are in bold blue  text.\uf1b3\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 539.5 SPI Flash Memory (U9)\nThe SPI Flash Memory of the phyCORE ‑i.MX 6 at U9 can be used to store configuration data or any other general-\npurpose data. Besides this, it can also be used as a boot device[14]and recovery boot device[14]. The device is \naccessed through eCSPI1 SS1 on the i.MX\xa06. The control registers for eCSPI1 are mapped between addresses 0x0200 \n8000 and 0x0200 BFFF. Please see the i.MX\xa06 Reference Manual  for detailed information on the registers.\nThe SPI Flash can be write-protected. The active-low signal SPI_NOR_nWP/GPIO1_12 connects to GPIO1_12 of the \ni.MX 6 allows control of the SPI Flash\'s write protection.\nAs of the printing of this manual these SPI Flash devices generally have a life expectancy of at least 100,000+ erase/\nprogram cycles and a data retention rate of 20 years. This makes the SPI Flash a reliable and secure solution to \nstore the first and second-level bootloaders.\n14. The standard boot configuration selects the SPI Flash as a recovery boot device.\nTo use it as a boot device. the boot configuration or the eFUSEs must be changed.\xa0\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 5410 SD/MM Card Interfaces\nThe phyCORE bus features two SD/MM Card interfaces. On the phyCORE ‑i.MX 6, the interface signals extend from \nthe controller\'s third and first Ultra Secured Digital (uSDHC3 / uSDHC1) Host Controller to the phyCORE-\nConnector. \xa0Location of the SD/MM Card Interface Signals  shows the location of the different interface signals on the \nphyCORE-Connector. The MMC/SD/SDIO Host Controller is fully compatible with the SD Memory Card Specification \n3.0 and SD I/O Specification, Part E1, v1.10. SDC\xa0/\xa0MMC interface SD3 (uSDHC3 of the i.MX\xa06), supports 8 data \nchannels and SD1 (uSDHC1 of the i.MX\xa06) 4 data channels. Both interfaces have a maximum data rate of up to \n104\xa0MB/s (refer to the i.MX\xa06  Reference Manual  for more information).\nTABLE  13:  Location of the SD/MM Card Interface Signals\nPin # Signal Signal Type Voltage Domain Description\nX1A7 X_SD3_CMD O VDD_3V3_LOGIC uSDHC3 command\nX1A8 X_SD3_DATA0 I/O VDD_3V3_LOGIC uSDHC3 data 0\nX1A9 X_SD3_DATA2 I/O VDD_3V3_LOGIC uSDHC3 data 2\nX1A10 X_SD3_DATA5 I/O VDD_3V3_LOGIC uSDHC3 data 5\nX1A12 X_SD3_DATA7 I/O VDD_3V3_LOGIC uSDHC3 data 7\nX1A13 X_SD3_RESET O VDD_3V3_LOGIC uSDHC3 reset\nX1B7 X_SD3_CLK O VDD_3V3_LOGIC uSDHC3 clock\nX1B8 X_SD3_DATA1 I/O VDD_3V3_LOGIC uSDHC3 data 1\nX1B9 X_SD3_DATA3 I/O VDD_3V3_LOGIC uSDHC3 data 3\nX1B10 X_SD3_DATA4 I/O VDD_3V3_LOGIC uSDHC3 data 4\nX1B11 X_SD3_DATA6 I/O VDD_3V3_LOGIC uSDHC3 data 6\nX1A14 X_SD1_DATA0 I/O VDD_3V3_LOGIC uSDHC1 data 0\nX1A15 X_SD1_DATA2 I/O VDD_3V3_LOGIC uSDHC1 data 2\nX1B13 X_SD1_CLK O VDD_3V3_LOGIC uSDHC1 clock\nX1B14 X_SD1_CMD O VDD_3V3_LOGIC uSDHC1 command\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 55X1B15 X_SD1_DATA1 I/O VDD_3V3_LOGIC uSDHC1 data 1\nX1B16 X_SD1_DATA3 I/O VDD_3V3_LOGIC uSDHC1 data 3\nThe interfaces do not provide dedicated card-detect or write-protect signals. The card detects and write-protect \nfunction can be implemented easily by using four GPIOs of the i.MX 6.\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 561.\n2.\n3.\n4.\n5.\n6.\n7.\n8.\n9.\n10.11 Serial Interfaces\nThe phyCORE ‑i.MX\xa06 provides numerous dedicated serial interfaces some of which are equipped with a transceiver \nto allow direct connection to external devices:\n2x high-speed UARTs (TTL, derived from UART2 and UART3 of the i.MX 6) with up to 4 MHz and one with \nhardware flow control (RTS and CTS signals)\n1x High-speed USB OTG interface (extended directly from the i.MX 6’s USB OTG PHY (USBPHY1))\n1x High-speed USB HOST interface (extended directly from the i.MX 6 USB HOST PHY (USBPHY2))\n1x Auto-MDIX enabled 10/100/1000 Mbit Ethernet interface\n1x I2C interface (derived from I2C port 1 of the i.MX\xa06)\n2x Serial Peripheral Interface (SPI) interface (extended from the first and second SPI module (eCSPI1 and \neCSPI2) of the i.MX 6)\n1x I2S audio interface (originating from the i.MX\xa06’s Synchronous Serial Interface (SSI) and muxed through \nport 5 of the Digital Audio Multiplexer (AUDMUX5))\n1x CAN 2.0B interface (extended directly from the i.MX 6 FlexCAN1 module)\n1x SATA II, 3.0 Gbps (extended directly from the i.MX 6 SATA PHY)\n1x PCI Express Gen. 2.0 (extended directly from the i.MX 6 PCIe PHY)\nThe following sections of this chapter detail each of these serial interfaces and any applicable configuration \njumpers.\n11.1 Universal Asynchronous Interface\nThe phyCORE ‑i.MX\xa06 provides two high-speed universal asynchronous interfaces with up to 4\xa0MHz and one with \nadditional hardware flow control (RTS and CTS signals). The following table shows the location of the signals on the \nphyCORE-Connector.\nTABLE  14:  Location of the UART Signals\nPin # Signal Signal Type Voltage Domain Description\nX1A17 X_UART2_RX_DATA I VDD_3V3_LOGIC UART2 serial data receive\nX1B21 X_UART2_TX_DATA O VDD_3V3_LOGIC UART2 serial transmit \nsignal\nX1A18 X_UART3_RX_DATA I VDD_3V3_LOGIC UART3 serial data receive\nX1A19 X_UART3_CTS_B O VDD_3V3_LOGIC UART3 clear to send \noutput\nX1A20 X_UART3_RTS_B I VDD_3V3_LOGIC UART3 request to send \ninput[5]\nX1B18 X_UART3_TX_DATA O VDD_3V3_LOGIC UART3 serial transmit \nsignal\nThe signals extend from UART2 respectively UART3 of the i.MX\xa06 directly to the phyCORE-Connector without \nconversion to RS-232 level. External RS-232 transceivers must be attached by the user if RS-232 levels are required.\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 575.Special care must be taken not to override the device configuration\nwhen using this pin as input ( Boot Device Selection and Configuration ).\n11.2 USB OTG Interface\nThe phyCORE ‑i.MX 6 provides a high-speed USB OTG interface that uses the i.MX 6 embedded HS USB OTG PHY. An \nexternal USB Standard-A (for USB host), USB Standard-B (for USB device), or USB mini-AB (for USB OTG) connector \nis all that is needed to interface the phyCORE ‑i.MX 6 USB OTG functionality. The applicable interface signals can be \nfound on the phyCORE ‑Connector X1 as shown below.\nTABLE  15:  Location of the USB OTG Signals\nPin # Signal Signal Type Voltage Domain Description\nX1C18 X_USB_OTG_ID I VDD_3V3_LOGIC USB OTG ID pin\nX1C19 X_USB_OTG_VBUS PWR_I 5\xa0V USB OTG VBUS input\nX1C20 X_USB_OTG_PWR O VDD_3V3_LOGIC USB OTG power enable\nX1D17 X_USB_OTG_CHD_B O VDD_3V3_LOGIC USB OTG charger \ndetection\nX1D19 X_USB_OTG_DP USB_I/O i.MX\xa06 internal USB OTG data+\nX1D20 X_USB_OTG_DN USB_I/O i.MX\xa06 internal USB OTG data-\nX1D21 X_USB_OTG_OC I VDD_3V3_LOGIC USB OTG overcurrent \ninput\nWarning\nX_USB_OTG_VBUS must be supplied with 5\xa0V for proper USB functionality.\uf15a\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 5811.3 USB Host Interface\nThe phyCORE ‑i.MX 6 provides a high-speed USB host interface that uses the i.MX 6 embedded HS USB host PHY.\nAn external USB Standard-A (for USB host) connector is all that is needed to interface the phyCORE ‑i.MX\xa06 USB host \nfunctionality. The applicable interface signals (D+/D- and VBUS) can be found on the phyCORE ‑Connector X1.\nIf overcurrent and power enable signals are needed for the USB host interface, the functionality can be easily \nimplemented with GPIOs.\nTABLE  16:  Location of the USB Host Signals\nPin # Signal Signal Type Voltage Domain Description\nX1C23 X_USB_H1_DP USB_I/O i.MX\xa06 internal USB Host1 data+\nX1C24 X_USB_H1_DN USB_I/O i.MX\xa06 internal USB Host1 data-\nX1D22 X_USB_H1_VBUS PWR_I 5\xa0V USB Host1 VBUS input\n11.4 Ethernet Interface\nConnection of the phyCORE ‑i.MX 6 to the world wide web or a local area network (LAN) is possible using the \nonboard GbE PHY at U2. It is connected to the RGMII interface of the i.MX 6. The PHY operates with a data \ntransmission speed of 10 Mbit/s, 100 Mbit/s, or 1000 Mbit/s.\nAlternatively, the RMII (ENET) interface which is available on the phyCORE ‑Connector can be used to connect an \nexternal PHY. In this case, the onboard GbE PHY (U2) must not be populated ( RMII Interface ).\n11.4.1 Ethernet PHY (U2)\nWith an Ethernet PHY mounted at U2, the phyCORE ‑i.MX 6 has been designed for use in 10Base-T, 100Base-T, and \n1000Base-T networks. The 10/100/1000Base-T interface with its LED signals extends to the phyCORE ‑Connector X1.\nTABLE  17:  Location of the Ethernet Signals\nPin # Signal Signal Type Voltage Domain Description\nX1C2 X_ETH0_A+/TX0+ ETH_O VDD_3V3_LOGIC ETH0 data A+/transmit+\nX1C3 X_ETH0_A-/TX0- ETH_O VDD_3V3_LOGIC ETH0 data A-/transmit-\nX1C5 X_ETH0_C+ ETH_I/O VDD_3V3_LOGIC ETH0 data C+ (only GbE)\nX1C6 X_ETH0_C- ETH_I/O VDD_3V3_LOGIC ETH0 data C- (only GbE)Warning\nX_USB_H1_VBUS must be supplied with 5\xa0V for proper USB functionality.\uf15a\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 59X1C7 X_ETH0_LED0 OC VDD_3V3_LOGIC ETH0 link LED output\nX1D2 X_ETH0_B+/RX0+ ETH_I VDD_3V3_LOGIC ETH0 data B+/receive+\nX1D3 X_ETH0_B-/RX0- ETH_I VDD_3V3_LOGIC ETH0 data B-/receive-\nX1D4 X_ETH0_LED1 OC VDD_3V3_LOGIC ETH0 traffic LED output\nX1D5 X_ETH0_D+ ETH_I/O VDD_3V3_LOGIC ETH0 data D+ (only GbE)\nX1D6 X_ETH0_D- ETH_I/O VDD_3V3_LOGIC ETH0 data D- (only GbE)\nThe on-board GbE PHY supports HP Auto-MDIX technology, eliminating the need for the consideration of a direct-\nconnect LAN or cross-over patch cable. It detects the TX and RX pins of the connected device and automatically \nconfigures the PHY TX and RX pins accordingly. The Ethernet PHY also features an Auto-negotiation to \nautomatically determine the best speed and duplex mode.\nThe Ethernet PHY is connected to the RGMII interface of the i.MX\xa06. Please refer to the i.MX\xa06 Reference Manual  for \nmore information about this interface.\nIn order to connect the module to an existing 10/100/1000Base-T network adding an RJ45 connector and \nappropriate magnetic devices to your design is required. The required termination resistors on the analog signals \n(ETH0_A±, ETH0_B±, ETH0_C±, ETH0_D±) are integrated into the chip, so there is no need to connect external \ntermination resistors to these signals. Connection to external Ethernet magnetics should be done using very short \nsignal traces. The A+/A-, B+/B-, C+/C- and D+/D- signals should be routed as 100 Ohm differential pairs. The same \napplies to the signal lines after the transformer circuit. The carrier board layout should avoid any other signal lines \ncrossing the Ethernet signals.\n11.4.2 Software Reset of the Ethernet Controller\nThe Ethernet PHY at U2 can be reset by software. The reset input of the Ethernet PHY is permanently connected to \npad SD2_DAT1 (GPIO1_14) of the i.MX\xa06.\n11.4.3 MAC Address\nIn a computer network such as a local area network (LAN), the MAC\xa0(Media Access Control) address is a unique \ncomputer hardware number. For a connection to the Internet, a table is used to convert the assigned IP number to \nthe hardware’s MAC address.Note\nDuring the development of a custom carrier board, ensure the routing distance between the \nphyCORE ‑Connector and the Ethernet connector is as short as possible.\uf1b3\nWarning\nPlease see the datasheet of the Ethernet PHY when designing the Ethernet transformer circuitry or request \nthe schematic of the applicable carrier board (phyBOARD ‑Mira i.MX 6) as a reference.\uf15a\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 60In order to guarantee that the MAC address is unique, all addresses are managed in a central location. PHYTEC has \nacquired a pool of MAC addresses. The MAC address of the phyCORE ‑i.MX\xa06 is located on the bar code sticker \nattached to the module. This number is a 12-digit HEX value.\n11.4.4 RMII Interface\nIn order to use an external Ethernet PHY instead of the on-board GbE PHY at U2 the RMII interface (ENET) of the \ni.MX\xa06 is brought out at phyCORE ‑Connector X1 as shown in Location of the RMII Interface Signals .\nTABLE  18:  Location of the RMII Interface Signals\nPin # Signal Signal Type Voltage Domain Description\nX1A65 X_ENET_REFCLK I VDD_3V3_LOGIC ENET RMII reference \nclock\nX1A67 X_ENET_TXER O VDD_3V3_LOGIC ENET MII transmit error\nX1A68 X_ENET_RXD0 I VDD_ENET_IO ENET RMII receive data 0\nX1A69 X_ENET_RXD1 I VDD_ENET_IO ENET RMII receive data 1\nX1A70 X_ENET_RX_ER I VDD_ENET_IO ENET RMII receive error\nX1B19 X_ENET_MDIO I/O VDD_ENET_IO ENET management data \nI/O\nX1B20 X_ENET_MDC O VDD_ENET_IO ENET management data \nclock\nX1B66 X_ENET_CRS_DV I VDD_ENET_IO ENET RMII RX enable\nX1B67 X_ENET_TX_EN O VDD_ENET_IO ENET RMII TX enableWarning\nThe GbE PHY (U2) must not be populated on the module if the RMII interface is used to connect an external \nPHY.\uf15a\n•\n•Note\nIn order to have the same signal level at all pins when using the RMII interface, jumper J1 should be \nclosed at 2+3. Closing jumper J1 at 2+3 connects the i.MX 6\'s power input NVCC_ENET (voltage \ndomain VDD_ENET_IO) to VDD_3V3_LOGIC (3.3 V) instead of VDD_ETH_IO (2.5 V) ( Jumper Settings ).\nIt is strongly recommended to place the Ethernet PHY on the Carrier Board close to the pins of the \nSOM\'s Ethernet interface to achieve a trace length of less than 100\xa0mm.\uf1b3\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 61X1B69 X_ENET_TXD0 O VDD_ENET_IO ENET RMII transmit data \n0\nX1B70 X_ENET_TXD1 O VDD_ENET_IO ENET RMII transmit data \n1\n11.5 SPI Interface\nThe Serial Peripheral Interface (SPI) interface is a four-wire, bidirectional serial bus that provides a simple and \nefficient method for data exchange among devices. The phyCORE provides two SPI interfaces on the \nphyCORE ‑Connector X1. The SPI interfaces provide one respectively two chip select signals. The Enhanced \nConfigurable SPI (eCSPI) of the i.MX 6 has five separate modules (eCSPI1, eCSPI2, eCSPI3, eCSPI4 and eCSPI5) which \nsupport data rates of up to 20 Mbit/s. The interface signals of the first and second modules (eCSPI1, eCSPI2) are \nmade available on the phyCORE-Connector. These modules are master/slave configurable. The following table lists \nthe SPI signals on the phyCORE-Connector.\nTABLE  19:  SPI Interface Signal Location\nPin # Signal Signal Type Voltage Domain Description\nX1A22 X_ECSPI1_SCLK O VDD_3V3_LOGIC eCSPI1 clock\nX1A23 X_ECSPI1_MOSI I/O VDD_3V3_LOGIC eCSPI1 master output/\nslave input\nX1A24 X_ECSPI1_SS0 O VDD_3V3_LOGIC eCSPI1 chip select 0[5]\nX1B25 X_ECSPI1_MISO I/O VDD_3V3_LOGIC eCSPI1 master input/\nslave output\nX1A43 X_ECSPI2_MISO I/O VDD_3V3_LOGIC eCSPI2 master input/\nslave output\nX1A44 X_ECSPI2_SS1 O VDD_3V3_LOGIC eCSPI2 chip select 1[5]\nX1A45 X_ECSPI2_SS0 O VDD_3V3_LOGIC eCSPI2 chip select 0\nX1B45 X_ECSPI2_SCLK O VDD_3V3_LOGIC eCSPI2 clock[5]\nX1B46 X_ECSPI2_RDY I VDD_3V3_LOGIC eCSPI2 data ready\nX1B47 X_ECSPI2_MOSI I/O VDD_3V3_LOGIC eCSPI2 master output/\nslave input\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 625.Special care must be taken not to override the device configuration\nwhen using this pin as input ( Boot Device Selection and Configuration ).\n11.6 I2C Interface\nThe Inter-Integrated Circuit (I2C) interface is a two-wire, bidirectional serial bus that provides a simple and efficient \nmethod for data exchange among devices. The i.MX 6 contains three identical and independent Multimaster fast-\nmode I2C modules. The interface of the first module (I2C1) is available on the phyCORE-Connector.\nThe following table lists the I2C ports on the phyCORE-Connector.\nTABLE  20:  I2C Interface Signal Location\nPin # Signal Signal Type Voltage Domain Description\nB23 X_I2C1_SCL OC_BI VDD_3V3_LOGIC I2C1 clock\nB24 X_I2C1_SDA OC_BI VDD_3V3_LOGIC I2C1 data\nThe third I2C module (I2C3) connects to the on-board EEPROM ( I2C EEPROM (U11) ) and to the PMIC at U16 ( Power \nManagement IC (PMIC) (U16) ).\xa0Note\nWhen using the eCSPI1 interface it must be considered that the on-board SPI Flash is connected to this \ninterface, too. The SPI Flash is accessed through SS1 of module eCSPI1 ( SPI Flash Memory (U9) ).\uf1b3\nNote\nTo ensure the proper functioning of the I2C interface external pull resistors matching the load at the \ninterface must be connected. There are no pull-up resistors mounted on the module.\uf1b3\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 6311.7 I2S Audio Interface (SSI)\nThe Synchronous Serial Interface (SSI) of the phyCORE ‑i.MX 6 is a full-duplex serial interface that allows \ncommunication with a variety of serial devices, such as standard codecs, digital signal processors (DSPs), \nmicroprocessors, peripherals, and popular industry audio codecs that implement the Inter-IC sound bus standard \n(I2S) and Intel AC’97 standard. The i.MX\xa06 provides three instances of the SSI module. On the phyCORE ‑i.MX\xa06 SSI is \nbrought out to the phyCORE-Connector through port 5 of the i.MX\xa06\'s D\nThe main purpose of this interface is to connect to an external codec, such as I2S. The AUDMUX port is intended to \nbe used in synchronous mode (4-wire interface). Hence, the receive data timing is determined by TXC and TXFS. The \nfour signals extending from the i.MX 6 SSI module to the phyCORE-Connector are RXD, TXC, TXFS, and TXD.\nTABLE  21:  I2S Interface Signal Location\nPin # Signal Signal Type Voltage Domain Description\nX1D52 X_AUD5_RXD I/O VDD_3V3_LOGIC AUD5 receive data\nX1D53 X_AUD5_TXC I/O VDD_3V3_LOGIC AUD5 transmit clock\nX1D54 X_AUD5_TXFS I/O VDD_3V3_LOGIC AUD5 frame synchronization\nX1D56 X_AUD5_TXD I/O VDD_3V3_LOGIC AUD5 transmit data\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 6411.8 CAN Interface\nThe CAN interface of the phyCORE ‑i.MX\xa06 is connected to the first FlexCAN module (FlexCAN1) of the i.MX\xa06 which is \na full implementation of the CAN protocol specification Version 2.0B. It supports standard and extended message \nframes and programmable bit rates of up to 1\xa0Mb/s.\nThe following table shows the position of the signals on the phyCORE ‑Connector.\nTABLE  22:  CAN Interface Signal Location\nPin # Signal Signal Type Voltage Domain Description\nX1C57 X_FLEXCAN1_TX O VDD_3V3_LOGIC FLEXCAN 1 transmit\nX1D57 X_FLEXCAN1_RX I VDD_3V3_LOGIC FLEXCAN 1 receive\n11.9 SATA Interface\nThe SATA II interface of the phyCORE ‑i.MX 6 is a high-speed serialized ATA data link interface compliant with SATA \nRevision 3.0 (physical layer complies with SATA Revision 2.5) which supports data rates of up to 3.0 Gbit/s. The \ninterface includes an internal DMA engine, command layer, transport layer, link layer, and physical layer. The \ninterface itself supports only one SATA device.\nThe phyCORE ‑i.MX 6 provides a SATA II Interface at the following pins of the phyCORE ‑Connector.\nTABLE  23:  SATA Interface Signal Location\nPin # Signal Signal Type Voltage Domain Description\nX1C8 X_SATA_TXP LVDS_O i.MX6 internal SATA PHY transmit lane+\nX1C9 X_SATA_TXN LVDS_O i.MX6 internal SATA PHY transmit lane-\nX1D8 X_SATA_RXP LVDS_I i.MX\xa06 internal SATA PHY receive lane+\nX1D9 X_SATA_RXN LVDS_I i.MX\xa06 internal SATA PHY receive lane-\nAs the signals extend directly from the i.MX\xa06\'s SATA PHY a standard SATA connector is all that is needed to interface \nthe phyCORE ‑i.MX\xa06\'s SATA functionality.\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 6511.10 PCI Express Interface\nThe 1-lane PCI Express interface of the phyCORE ‑i.MX 6 provides PCIe Gen. 2.0 functionality which supports 5 Gbit/s \noperations. Furthermore, the interface is fully backward compatible with the 2.5 Gbit/s Gen. 1.1 specifications. \nAdditional control signals which might be required (e.g. “present” and “wake”) can be implemented with GPIOs. \nPlease refer to the schematic of a suitable PHYTEC carrier board (e.g. phyBOARD ‑Mira i.MX 6) for a circuit example.\nThe table shows the position of the PCIe signals on the phyCORE ‑Connector X1.\nTABLE  24:  PCIe Interface Signal Location\nPin # Signal Signal Type Voltage Domain Description\nX1C11 X_PCIe0_CLK+ PCIe_O i.MX\xa06 internal PCIe clock lane+\nX1C12 X_PCIe0_CLK- PCIe_O i.MX\xa06 internal PCIe clock lane-\nX1C13 X_PCIe_RXP PCIe_I i.MX\xa06 internal PCIe receive lane+\nX1C14 X_PCIe_RXN PCIe_I i.MX\xa06 internal PCIe receive lane-\nX1D10 X_PCIe_TXP PCIe_O i.MX\xa06 internal PCIe transmit lane+\nX1D11 X_PCIe_TXN PCIe_O i.MX\xa06 internal PCIe transmit lane-\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 6612 General Purpose I/Os\nThe table below  lists all pins not used by any other of the interfaces described explicitly in this manual and which \ntherefore can be used as GPIO without harming other features of the phyCORE ‑i.MX\xa06.\nTABLE  25:  Location of GPIO Pins\nPin # Signal Signal Type Voltage Domain Description\nX1A25 X_EIM_DA13 I/O VDD_3V3_LOGIC EIM address/data 13; \nGPIO3_13\nX1A42 X_EIM_BCLK O VDD_3V3_LOGIC EIM burst block; \nGPIO6_31\nX1B26 X_EIM_DA14 I/O VDD_3V3_LOGIC EIM address/data 14; \nGPIO3_14\nX1B27 X_EIM_DA15 I/O VDD_3V3_LOGIC EIM address/data 15; \nGPIO3_15\nX1B44 X_EIM_EB1 O VDD_3V3_LOGIC EIM enable byte 1; \nGPIO2_29\nX1C16 X_SPDIF_OUT O VDD_3V3_LOGIC SPDIF output; \xa0GPIO7_12\nX1C17 X_PWM1_OUT O VDD_3V3_LOGIC PWM1 output; GPIO1_09\nX1D13 X_KEY_COL2 I VDD_3V3_LOGIC Keypad column 2; \nGPIO4_10\nBesides these pins, most of the i.MX 6 signals which are connected directly to the module connector can be \nconfigured to act as GPIO, due to the multiplexing functionality of most controller pins.\nWarning\nDepending on the boot mode, signals at pins X1A25 (EIM_DA13), X1B26 (EIM_DA14), X1B27 (EIM_DA15), \nand X1B44 (EIM_EB1) are latched during boot to determine the device configuration ( Reset ). Because of \nthat special care must be taken not to override the device configuration when using these pins as input. To \navoid this danger, the eFUSEs can be used.\uf15a\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 6713 User-programmable LED\nThe phyCORE ‑i.MX\xa06 provides one green user-programmable LED (D1) on board. It can be controlled by setting \nGPIO1_04 to the desired output level. A high-level turns the LED on, a low-level turns it off.\nFIGURE 9:  User-programmable LED Location (PCB 1429.3 , top view)\n\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 6814 Debug Interface\nThe phyCORE ‑i.MX 6 is equipped with a JTAG interface for downloading program code into the external flash, \ninternal controller RAM, or for debugging programs currently executing.\nThe table below  shows the location of the JTAG pins on the phyCORE-Connector X1.\nTABLE  26:  Debug Interface Signal Location at phyCORE ‑Connector X1\nPin # Signal Signal Type Voltage Domain Description\nX1C28 X_JTAG_TMS I VDD_3V3_LOGIC JTAG TMS\nX1C29 X_JTAG_TDO O VDD_3V3_LOGIC JTAG TDO\nX1D23 X_JTAG_TCK I VDD_3V3_LOGIC JTAG clock input\nX1D25 X_JTAG_TRSTB I VDD_3V3_LOGIC JTAG reset input (low \nactive)\nX1D26 X_JTAG_TDI I VDD_3V3_LOGIC JTAG TDI\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 6915 Display Interfaces\n15.1 Parallel Display Interface\nThe signals from the LCD interface of the i.MX\xa06 are brought out at phyCORE ‑Connector X1. Thus an LCD interface \nwith up to 24-bit bus width can be connected directly to the phyCORE ‑i.MX\xa06. The table below shows the location of \nthe applicable interface signals.\nTABLE  27:  Parallel Display Interface Signal Location\nPin # Signal Signal Type Voltage Domain Description\nX1A47 X_LCD_DATA22 O VDD_3V3_LOGIC DISP0 data 22\nX1A48 X_LCD_DATA21 O VDD_3V3_LOGIC DISP0 data 21\nX1A49 X_LCD_DATA19 O VDD_3V3_LOGIC DISP0 data 19\nX1A50 X_LCD_DATA16 O VDD_3V3_LOGIC DISP0 data 16\nX1A52 X_LCD_DATA14 O VDD_3V3_LOGIC DISP0 data 14\nX1A53 X_LCD_DATA13 O VDD_3V3_LOGIC DISP0 data 13\nX1A54 X_LCD_DATA11 O VDD_3V3_LOGIC DISP0 data 11\nX1A55 X_LCD_DATA08 O VDD_3V3_LOGIC DISP0 data 8\nX1A57 X_LCD_DATA06 O VDD_3V3_LOGIC DISP0 data 6\nX1A58 X_LCD_DATA05 O VDD_3V3_LOGIC DISP0 data 5\nX1A59 X_LCD_DATA03 O VDD_3V3_LOGIC DISP0 data 3\nX1A60 X_LCD_DATA00 O VDD_3V3_LOGIC DISP0 data 0\nX1A62 X_LCD_ENABLE O VDD_3V3_LOGIC DISP0 enable\nX1A63 X_LCD_HSYNC O VDD_3V3_LOGIC DISP0 horizontal \nsynchronization\nX1A64 X_LCD_RESET O VDD_3V3_LOGIC DISP0 reset\nX1B49 X_LCD_DATA23 O VDD_3V3_LOGIC DISP0 data 23\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 70X1B50 X_LCD_DATA20 O VDD_3V3_LOGIC DISP0 data 20\nX1B51 X_LCD_DATA18 O VDD_3V3_LOGIC DISP0 data 18\nX1B52 X_LCD_DATA17 O VDD_3V3_LOGIC DISP0 data 17\nX1B54 X_LCD_DATA15 O VDD_3V3_LOGIC DISP0 data 15\nX1B55 X_LCD_DATA12 O VDD_3V3_LOGIC DISP0 data 12\nX1B56 X_LCD_DATA10 O VDD_3V3_LOGIC DISP0 data 10\nX1B57 X_LCD_DATA09 O VDD_3V3_LOGIC DISP0 data 9\nX1B59 X_LCD_DATA07 O VDD_3V3_LOGIC DISP0 data 7\nX1B60 X_LCD_DATA04 O VDD_3V3_LOGIC DISP0 data 4\nX1B61 X_LCD_DATA02 O VDD_3V3_LOGIC DISP0 data 2\nX1B62 X_LCD_DATA01 O VDD_3V3_LOGIC DISP0 data 1\nX1B64 X_LCD_CLK O VDD_3V3_LOGIC DISP0 clock\nX1B65 X_LCD_VSYNC O VDD_3V3_LOGIC DISP0 vertical \nsynchronization\n15.2 LVSD Display Interface\nThe LVDS-Signals from both channels of the on-chip LVDS Display Bridge (LDB) on the i.MX\xa06 are brought out at \nphyCORE ‑Connector X1. Thus up to two LVDS-Displays, with up to four data lanes each, can be connected directly \nto the phyCORE ‑i.MX\xa06. The location of the applicable interface signals can be found in the table below.\nTABLE  28:  LVDS Display Interface Signal Location\nPin # Signal Signal Type Voltage Domain Description\nX1C59 X_LVDS0_TX1+ LVDS_O i.MX\xa06 internal LVDS0 data 1+\nX1C60 X_LVDS0_TX1- LVDS_O i.MX\xa06 internal LVDS0 data 1-\nX1C61 X_LVDS0_TX0+ LVDS_O i.MX\xa06 internal LVDS0 data 0+\nX1C62 X_LVDS0_TX0- LVDS_O i.MX\xa06 internal LVDS0 data 0-\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 71X1C64 X_LVDS0_TX3+ LVDS_O i.MX\xa06 internal LVDS0 data 3+\nX1C65 X_LVDS0_TX3- LVDS_O i.MX\xa06 internal LVDS0 data 3-\nX1D58 X_LVDS0_CLK+ LVDS_O i.MX\xa06 internal LVDS0 clock+\nX1D59 X_LVDS0_CLK- LVDS_O i.MX\xa06 internal LVDS0 clock-\nX1D60 X_LVDS0_TX2+ LVDS_O i.MX\xa06 internal LVDS0 data 2+\nX1D61 X_LVDS0_TX2- LVDS_O i.MX\xa06 internal LVDS0 data 2-\nX1C66 X_LVDS1_CLK+ LVDS_O i.MX\xa06 internal LVDS1 clock+\nX1C67 X_LVDS1_CLK- LVDS_O i.MX\xa06 internal LVDS1 clock-\nX1C69 X_LVDS1_TX0+ LVDS_O i.MX\xa06 internal LVDS1 data 0+\nX1C70 X_LVDS1_TX0- LVDS_O i.MX\xa06 internal LVDS1 data 0-\nX1D63 X_LVDS1_TX2+ LVDS_O i.MX\xa06 internal LVDS1 data 2+\nX1D64 X_LVDS1_TX2- LVDS_O i.MX\xa06 internal LVDS1 data 2-\nX1D65 X_LVDS1_TX1+ LVDS_O i.MX\xa06 internal LVDS1 data 1+\nX1D66 X_LVDS1_TX1- LVDS_O i.MX\xa06 internal LVDS1 data 1-\nX1D68 X_LVDS1_TX3+ LVDS_O i.MX\xa06 internal LVDS1 data 3+\nX1D69 X_LVDS1_TX3- LVDS_O i.MX\xa06 internal LVDS1 data 3-\n15.3 Supplementary Signals\nIn addition, signal X_PWM1_OUT can be used as PWM output to control the display brightness.\nTABLE  29:  Supplementary Signals to Support the Display Connectivity\nPin # Signal Signal Type Voltage Domain Description\nX1C17 X_PWM1_OUT O VDD_3V3_LOGIC PWM1 output (e.g. to \ncontrol the brightness)\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 7216 High-Definition Multimedia Interface (HDMI)\nThe High-Definition Multimedia Interface (HDMI) of the phyCORE ‑i.MX 6 is compliant with HDMI 1.4 and DVI 1.0. It \nsupports a maximum pixel clock of up to 340 MHz for up to 720p at 100 Hz and 720i at 200 Hz, or 1080p at 60 Hz and \n1080i/720i at 120 Hz HDTV display resolutions and a graphic display resolution of up to 2048x1536 (QXGA). Please \nrefer to the i.MX\xa06 Reference Manual  for more information.\nThe following table shows the location of the HDMI signals on the phyCORE ‑Connector.\nTABLE  30:  HDMI Interface Signal Location\nPin # Signal Signal Type Voltage Domain Description\nX1C38 X_HDMI_CEC I/O VDD_3V3_LOGIC HDMI CEC\nX1C39 X_HDMI_CLKP TDMS_O i.MX\xa06 internal HDMI transmit clock+\nX1C40 X_HDMI_CLKM TDMS_O i.MX\xa06 internal HDMI transmit clock-\nX1C41 X_HDMI_D1P TDMS_O i.MX\xa06 internal HDMI transmit data1+\nX1C42 X_HDMI_D1M TDMS_O i.MX\xa06 internal HDMI transmit data1-\nX1C44 X_HDMI_DDC_SDA I/O VDD_3V3_LOGIC HDMI DDC data\nX1D33 X_HDMI_D2P TDMS_O i.MX\xa06 internal HDMI transmit data2+\nX1D34 X_HDMI_D2M TDMS_O i.MX\xa06 internal HDMI transmit data2-\nX1D35 X_HDMI_HPD I VDD_3V3_LOGIC HDMI hot plug detect\nX1D37 X_HDMI_D0P TDMS_O i.MX\xa06 internal HDMI transmit data0+\nX1D38 X_HDMI_D0M TDMS_O i.MX\xa06 internal HDMI transmit data0-\nX1D39 X_HDMI_DDC_SCL I/O VDD_3V3_LOGIC HDMI DDC clock\nAs the signals extend directly from the i.MX 6\'s HDMI PHY a standard HDMI connector, a 5 V level shifter for the DDC \nand the CEC signals, and an optional ESD circuit protection device is all that are needed to interface the \nphyCORE ‑i.MX 6\'s HDMI functionality.\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 7317 Camera Interfaces\nThe phyCORE-i.MX\xa06 SOM offers various interfaces to connect digital cameras. Up to two parallel camera interfaces \n(IPU1_CSI0 and IPU2_CSI1[15]), as well as the interface to the MIPI CSI-2 Host Controller, are supported and brought \nout in different ways. All signals (including control signals and an I2C interface) to use the camera interfaces \naccording to PHYTEC\'s phyCAM ‑S+, or phyCAM ‑P standard are available at the phyCORE ‑Connector.\nThe i.MX 6 (Solo), and i.MX 6 (DualLite) microcontrollers are equipped with one parallel camera port (IPU1_CSI0) \nand one image processing unit (version 3H) (IPU #1) to process the signals from the parallel, or the MIPI camera \ninterface ( Camera Connectivity of the i.MX 6 (Solo/DualLite) ). The i.MX 6D (dual-core), and i.MX 6Q (quad-core) \nprovides an additional parallel camera port (IPU2_CSI1) and a second image processing unit (IPU #2\xa0[15](Camera \nConnectivity of the i.MX 6 (Dual-Core/Quad-Core) ). The second, independent image processing unit of the i.MX 6D \n(dual-core), and the i.MX 6Q (quad-core) allows two cameras to operate at the same time.\nFIGURE 10:  Camera Connectivity of the i.MX\xa06 (Solo/DualLite)\nFIGURE 11:  Camera Connectivity of the i.MX 6 (Dual-Core/Quad-Core)\nOn the phyCORE-i.MX 6 SOM camera port IPU1_CSI0 is brought out as parallel interfaces (Parallel 0) with 16 data \nbits, HSYNC, VSYNC, and PIXCLK. Camera port IPU2_CSI1 is also available as parallel interfaces (Parallel 1) with 20 \ndata bits, HSYNC, VSYNC, and PIXCLK. The MIPI CSI-2 interface connects to the phyCORE ‑Connector with four data \nlanes and one clock lane ( Camera Interfaces at the phyCORE ‑Connector (Parallel 0(CSI0 of IPU#1), Parallel 1(CSI1 of \nIPU#2), and MIPI CSI-2) ).\n\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 74FIGURE 12:  Camera Interfaces at the phyCORE ‑Connector (Parallel 0(CSI0 of IPU#1), Parallel 1(CSI1 of IPU#2), \nand MIPI CSI-2)\nThe camera interfaces of the phyCORE ‑i.MX\xa06 include all signals and are prepared to be used as phyCAM ‑S(+), \nphyCAM‑P, or MIPI CSI-2 interface on an appropriate carrier board. Please refer to Utilizing the Camera Interfaces on \na Carrier Board  for more information on how to use the camera interfaces on a carrier board with different interface \noptions.\n15\n.Only i.MX 6 with Dual-. or Quad-core. i.MX 6 with Solo-, or DualLite core provides only one parallel camera \ninterface and one IPU.\n17.1 Parallel 0 Camera Interface (CSIO of IPU#1)\nThe camera interfaces of the phyCORE ‑i.MX\xa06 include all signals and are prepared to be used as phyCAM ‑S(+), \nphyCAM‑P, or MIPI CSI-2 interface on an appropriate carrier board. Please refer to Utilizing the Camera Interfaces on \na Carrier Board  for more information on how to use the camera interfaces on a carrier board with different interface \noptions.\nTABLE  31:  Camera Interface Parallel 0 (IPU1_CSI0) Signal Location\nPin # Signal Signal Type Voltage Domain Description\nX1D40 X_CSI0_DAT19 I VDD_3V3_LOGIC IPU1_CSI0 data 19\nX1C45 X_CSI0_DAT18 I VDD_3V3_LOGIC IPU1_CSI0 data 18\nX1D41 X_CSI0_DAT17 I VDD_3V3_LOGIC IPU1_CSI0 data 17\nX1C46 X_CSI0_DAT16 I VDD_3V3_LOGIC IPU1_CSI0 data 16\nX1D43 X_CSI0_DAT15 I VDD_3V3_LOGIC IPU1_CSI0 data 15\nX1C47 X_CSI0_DAT14 I VDD_3V3_LOGIC IPU1_CSI0 data 14\n\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 75X1D44 X_CSI0_DAT13 I VDD_3V3_LOGIC IPU1_CSI0 data 13\nX1C49 X_CSI0_DAT12 I VDD_3V3_LOGIC IPU1_CSI0 data 12\nX1D45 X_CSI0_DAT11 I VDD_3V3_LOGIC IPU1_CSI0 data 11\nX1C50 X_CSI0_DAT10 I VDD_3V3_LOGIC IPU1_CSI0 data 10\nX1D46 X_CSI0_DAT9 I VDD_3V3_LOGIC IPU1_CSI0 data 9\nX1C51 X_CSI0_DAT8 I VDD_3V3_LOGIC IPU1_CSI0 data 8\nX1D47 X_CSI0_DAT7 I VDD_3V3_LOGIC IPU1_CSI0 data 7\nX1C52 X_CSI0_DAT6 I VDD_3V3_LOGIC IPU1_CSI0 data 6\nX1C53 X_CSI0_DAT5 I VDD_3V3_LOGIC IPU1_CSI0 data 5\nX1C55 X_CSI0_DAT4 I VDD_3V3_LOGIC IPU1_CSI0 data 4\nX1C56 X_CSI0_PIXCLK O VDD_3V3_LOGIC IPU1_CSI0 pixel clock\nX1D48 X_CSI0_VSYNC I VDD_3V3_LOGIC IPU1_CSI0 vertical sync\nX1D51 X_CSI0_HSYNC I VDD_3V3_LOGIC IPU1_CSI0 horizontal \nsync\nX1D16 X_CCM_CLKO1 O VDD_3V3_LOGIC CCM clock output 1 \n(Camera0 MCLK)\nSignals that can be optionally used with the camera ports\nX1B23 X_I2C1_SCL OC_BI VDD_3V3_LOGIC I2C1 clock\nX1B24 X_I2C1_SDA OC_BI VDD_3V3_LOGIC I2C1 data\nX1D50 X_CSI0_DATA_EN O VDD_3V3_LOGIC IPU1_CSI0 data enable\n[16]\nX1A38 X_CSI1_DATA00 I VDD_3V3_LOGIC CSI1 data 0 (GPIO3_09)[5]\n[16]\n5.Special care must be taken not to override the device configuration\nwhen using this pin as input ( Boot Device Selection and Configuration ).\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 7616. Recommended to implement special control features for the camera interface circuitry on the carrier board\n(e.g. enabling/disabling of the interface, switching between phyCAM-P and phyCAM-S, etc.).\nPlease refer to L-748 or appropriate PHYTEC CB designs as reference.\nUsing the phyCORE\'s camera interface Parallel 0, together with an I²C bus facilitates easy implementation of a \nCMOS camera interface, e.g. a phyCAM-P or a phyCAM-S+ interface, on a custom carrier board ( Utilizing the Camera \nInterfaces on a Carrier Board ).\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 7717.2 Parallel 1 Camera Interface (CSI1 of IPU#2)\nThe camera interface Parallel\xa01 (CSI1 of IPU#2)  is available at the phyCORE ‑Connector with 20 data bits, HSYNC, \nVSYNC, and PIXCLK . \xa0The following table shows the location of the Parallel\xa01 (CSI1 of IPU#2)  camera signals at the \nphyCORE ‑Connector.\nTABLE  32:  Camera Interface Parallel 1 (IPU2_CSI1) Signal Location\nPin # Signal Signal Type Voltage Domain Description\nX1B29 X_CSI1_DATA19 I VDD_3V3_LOGIC IPU2_CSI1 data 19[5]\nX1B30 X_CSI1_DATA18 I VDD_3V3_LOGIC IPU2_CSI1 data 18[5]\nX1B31 X_CSI1_DATA17 I VDD_3V3_LOGIC IPU2_CSI1 data 17[5]\nX1B32 X_CSI1_DATA16 I VDD_3V3_LOGIC IPU2_CSI1 data 16[5]\nX1B34 X_CSI1_DATA15 I VDD_3V3_LOGIC IPU2_CSI1 data 15[5]\nX1B35 X_CSI1_DATA14 I VDD_3V3_LOGIC IPU2_CSI1 data 14[5]\nX1B37 X_CSI1_DATA13 I VDD_3V3_LOGIC IPU2_CSI1 data 13[5]\nX1A27 X_CSI1_DATA12 I VDD_3V3_LOGIC IPU2_CSI1 data 12[5]\nX1A28 X_CSI1_DATA11 I VDD_3V3_LOGIC IPU2_CSI1 data 11[5]\nX1A29 X_CSI1_DATA10 I VDD_3V3_LOGIC IPU2_CSI1 data 10\nX1A30 X_CSI1_DATA09 I VDD_3V3_LOGIC IPU2_CSI1 data 9[5]\nX1A32 X_CSI1_DATA08 I VDD_3V3_LOGIC IPU2_CSI1 data 8[5]\nX1B39 X_CSI1_DATA07 I VDD_3V3_LOGIC IPU2_CSI1 data 7[5]\nX1B40 X_CSI1_DATA06 I VDD_3V3_LOGIC IPU2_CSI1 data 6[5]\nX1B41 X_CSI1_DATA05 I VDD_3V3_LOGIC IPU2_CSI1 data 5[5]\nX1B42 X_CSI1_DATA04 I VDD_3V3_LOGIC IPU2_CSI1 data 4[5]\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 78X1A33 X_CSI1_DATA03 I VDD_3V3_LOGIC IPU2_CSI1 data 3[5]\nX1A34 X_CSI1_DATA02 I VDD_3V3_LOGIC IPU2_CSI1 data 2[5]\nX1A37 X_CSI1_DATA01 I VDD_3V3_LOGIC IPU2_CSI1 data 1[5]\nX1A38 X_CSI1_DATA00 I VDD_3V3_LOGIC IPU2_CSI1 data 0[5]\nX1A39 X_CSI1_VSYNC I VDD_3V3_LOGIC IPU2_CSI1 vertical sync[5]\nX1A40 X_CSI1_HSYNC I VDD_3V3_LOGIC IPU2_CSI1 horizontal \nsync[5]\nX1B36 X_CSI1_PIXCLK O VDD_3V3_LOGIC IPU2_CSI1 pixel clock[5]\nX1C22 X_CCM_CLKO2 O VDD_3V3_LOGIC CCM clock output 2 \n(Camera2 MCLK)\nSignals that can be optionally used with the camera ports\nX1B23 X_I2C1_SCL OC_BI VDD_3V3_LOGIC I2C1 clock\nX1B24 X_I2C1_SDA OC_BI VDD_3V3_LOGIC I2C1 data\nX1A35 X_CSI1_DATA_EN O VDD_3V3_LOGIC IPU2_CSI1 data enable[5]\n[16]\nX1A37 X_CSI1_DATA01 I VDD_3V3_LOGIC IPU2_CSI1 data 1 \n(GPIO3_08)[5][16]\nUsing the phyCORE\'s camera interface Parallel 1, together with an I²C bus facilitates easy implementation of a \nCMOS camera interface, e.g. a phyCAM-P or a phyCAM-S+ interface, on a custom carrier board ( section ).\n5.Special care must be taken not to override the device configuration\nwhen using this pin as input ( Boot Device Selection and Configuration ).\n16. Recommended to implement special control features for the camera interface circuitry on the carrier board\n(e.g. enabling/disabling of the interface, switching between phyCAM-P and phyCAM-S, etc.).\nPlease refer to L-748 or appropriate PHYTEC CB designs as reference.\n17.3 MIPI CSI-2 Camera Interface\nThe MIPI CSI-2 camera interface of the i.MX\xa06 extends to the phyCORE ‑Connector X1 with 4 data lanes and one clock \nlane.\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 79The following table shows the location of the signals.\nTABLE  33:  Camera Interface MIPI CSI-2 Signal Location\nPin # Signal Signal Type Voltage Domain Description\nX1C30 X_CSI_D0P CSI-2_I i.MX\xa06 internal MIPI/CSI data0+\nX1C31 X_CSI_D0M CSI-2_I i.MX\xa06 internal MIPI/CSI data0-\nX1D27 X_CSI_D1P CSI-2_I i.MX\xa06 internal MIPI/CSI data1+\nX1D28 X_CSI_D1M CSI-2_I i.MX\xa06 internal MIPI/CSI data1-\nX1C33 X_CSI_D2P CSI-2_I i.MX\xa06 internal MIPI/CSI data2+\nX1C34 X_CSI_D2M CSI-2_I i.MX\xa06 internal MIPI/CSI data2-\nX1D29 X_CSI_D3P CSI-2_I i.MX\xa06 internal MIPI/CSI data3+\nX1D30 X_CSI_D3M CSI-2_I i.MX\xa06 internal MIPI/CSI data3-\nX1C35 X_CSI_CLK0P CSI-2_I i.MX\xa06 internal MIPI/CSI clock+\nX1C36 X_CSI_CLK0M CSI-2_I i.MX\xa06 internal MIPI/CSI clock-\nSignals that can be optionally used with the camera ports\nX1B23 X_I2C1_SCL OC_BI VDD_3V3_LOGIC I2C1 clock\nX1B24 X_I2C1_SDA OC_BI VDD_3V3_LOGIC I2C1 data\nX1D16 X_CCM_CLKO1 O VDD_3V3_LOGIC CCM clock output 1 \n(Camera0 MCLK)\nUsing the I²C bus and the camera clock signal allows a MIPI CSI-2 camera module to connect directly.\n17.4 Utilizing the Camera Interfaces on a Carrier Board\nOn PHYTEC carrier boards, the interfaces are used directly as parallel interfaces according to the phyCAM-P \nstandard ( Use of Parallel 0 (CSI0 of IPU#1) and Parallel 1 (CSI1 of IPU#2) as phyCAM ‑P Interface ) and/or by \nconverting the signals with an LVDS deserializer as serial interface following the phyCAM-S+ standard ( Use of \nParallel 0 (CSI0 of IPU#1) and Parallel 1 (CSI1 of IPU#2) as phyCAM ‑S+ Interface ), or as MIPI CSI-2 interface.Note\nIt is not possible to use the MIPI CSI-2 interface and the IPU1_CSI0 or IPU2_CSI1 interface simultaneously.\uf1b3\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 80FIGURE 13:  Use of Parallel 0 (CSI0 of IPU#1) and Parallel 1 (CSI1 of IPU#2) as phyCAM ‑P Interface\nFIGURE 14:  Use of Parallel 0 (CSI0 of IPU#1) and Parallel 1 (CSI1 of IPU#2) as phyCAM ‑S+ Interface\nMore information on the PHYTEC camera interface standards phyCAM ‑P and phyCAM-S+ and how to implement \nthem on a custom carrier board can be found in the corresponding manual L-748. The schematics of the \nphyBOARD ‑Mira i.MX 6 on which camera interface Parallel 0 is brought out as a phyCAM ‑S+ interface (LVDS) can also \nserve as a reference design.\n\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 81•\n•18 Tamper Detection\nThe phyCORE-i.MX 6 supports the tamper detection feature of the i.MX 6. With the tamper detection feature, it is \npossible to recognize when the device encounters unauthorized opening or tampering.\nFor this purpose, i.MX 6\'s Tamper Detection signal is available at pin X1D70 of the phyCORE ‑Connector.\nWhen not in use, the Tamper Detection signal is pulled-down internally. In order to implement tamper protection, \nthis signal should be connected to a Tamper Detection contact in the application which is normally closed pulling \nthe Tamper Detection signal to the power domain VDD_MX6_SNVS on the phyCORE ‑i.MX 6 (i.MX 6: VDD_SNVS_IN).\nFor proper operation of the tamper detection, an always-ON power supply (coin cell battery, or memory backup \ncapacitor) must be connected to the VDD_MX6_SNVS power input at pin X1A5 of the phyCORE ‑Connector.\nIf the tamper detection feature is enabled by software then the opening of the tamper contact can, e.g., result in:\nswitching system power ON with a Tamper Detection alarm interrupt asserted (for software reaction)\nactivating security-related hardware (e.g. automatic and immediate erasure of the Zeroizable Master Key \nand deny access and erase secure memory contents)\nWarning\nTo use tamper detection ensure the correct configuration of jumpers J3 and J6. J3 must be set to 2+3 to \nconnect a backup voltage source to the i.MX\xa06 low power domain (SNVS_LP). J6 must be closed at 1+2 to \nroute the TAMPER signal to pin X1D70 of the phyCORE ‑Connector.\uf15a\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 8219 Technical Specifications\nFIGURE 15:  Physical Dimensions (top view)\nThe physical dimensions of the phyCORE ‑i.MX\xa06 are represented in Physical Dimensions (top view) . The module’s \nprofile is max.\xa010\xa0mm thick, with a maximum component height of 3.0\xa0mm on the bottom (connector) side of the \nPCB and approximately 5.0\xa0mm on the top (microcontroller) side. The board itself is approximately 1.4\xa0mm thick.\nAdditional specifications:\nTABLE  34:  Technical Specifications\nDimensions : 40\xa0mm x 50\xa0mm\nWeight : approx. 17.4\xa0g[17]\nStorage Temperature : -40\xa0°C to +125\xa0°C\nOperating Temperature : Refer to Product Temperature Grades\nHumidity : 95\xa0% r.F. not condensed\nNote\nTo facilitate the integration of the phyCORE ‑i.MX\xa06 into your design, the footprint of the phyCORE ‑i.MX\xa06 is \navailable for download ( Integrating the phyCORE-i.MX 6 ).\uf1b3\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 83•\n•\n•\n•\n•Operating Voltage : VCC 3.3\xa0V +/- 5\xa0%\nPower Consumption : Linux prompt only: typical 1.9\xa0W\nQT Demo: typical 4.1\xa0W\n4 Cores full load + QT Demo: typical 6\xa0W\nConditions:\n1 GB DDR3-SDRAM, 1 GB NAND Flash, Ethernet, Quad-core 1 GHz CPU \nfrequency, 20 °C, 3.3 V\nThese specifications describe the standard configuration of the phyCORE ‑i.MX\xa06 as of the printing of this manual.\n17. Depending on the configuration of the module\n19.1 Product Temperature Grades\nThe feasible operating temperature of the SOM highly depends on the use case of your software application. \nModern high-performance microcontrollers and other active parts such as the ones described within this manual \nare usually rated by qualifications based on tolerable junction or case temperatures. Therefore, making a general \nstatement about maximum or minimum ambient temperature ratings for the described SOM is not possible. \nHowever, the above-mentioned parts are available still at different temperature qualification levels by the \nproducers. We offer our SOMs in different configurations making use of those temperature qualifications. To \nindicate which level of temperature qualification is used for active and passive parts of a SOM configuration we \nhave categorized our SOMs into three temperature grades. The table below describes these grades in detail. These \ngrades describe a set of components that in combination add up to a useful set of product options with different \ntemperature grades. This enables us to make use of cost optimizations depending on the required temperature \nrange.\nIn order to determine the right temperature grade and whether the maximum or minimum qualification levels are \nmet within an application the following conditions must be defined by considering the use case:\nDetermined the processing load for the given software use case\nMaximum temperature ranges of components (see table below)\nPower consumption resulting from a baseload and the calculating power required (in consideration of peak \nloads as well as time periods for system cooldown)\nSurrounding temperatures and existing airflow in case the system is mounted into a housing\nHeat resistance of the heat dissipation paths within the system along with the considered usage of a heat \nspreader or a heat sink to optimize heat dissipation\nTABLE  35:  Product Temperature Grades\nProduct Temp. Grade Controller Temp Range \n(Junction Temp)RAM (Case Temp) Others (Ambient)Warning\nThe right temperature grade of the Module depends very much on the use case. It is mandatory to \ndetermine if the use case suits the temperature range of the chosen module (see below). If necessary a \nheat spreader can be used for temperature compensation.\uf15a\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 84I Industrial -40\xa0°C to \n+105\xa0°C / \nAutomotive -40\xa0°C \nto+125\xa0°CIndustrial \n-40\xa0°C to +95\xa0°CIndustrial \n-40\xa0°C to +85\xa0°C\nX Extended Commercial \n-20\xa0°C to +105\xa0°CIndustrial \n-40\xa0°C to +95\xa0°CIndustrial \n-40\xa0°C to +85\xa0°C\nC Commercial 0\xa0°C to +95\xa0°C Consumer \n0\xa0°C to +95\xa0°CConsumer \n0\xa0°C to +70\xa0°C\n19.2 Connectors on the phyCORE-i.MX 6\nTABLE  36:  Product Temperature Grades\nManufacturer Samtec\nphyCORE-Connector X1\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0 \nNumber of pins per connector 140 pins (2 rows of 70 pins each)\nSamtec part number (lead-free) BSH-070-01-L-D-A-K-TR (old part#)\nREF-183456-03\nInformation on the receptacle sockets that correspond to the connectors populating the underside of the phyCORE\n—i.MX\xa06 is provided below.\nMating Connector\nConnector height 5 mm*\nTABLE  37:  Product Temperature Grades\nManufacturer Samtec\nNumber of pins per connector 140 pins (2 rows of 70 pins each)\nSamtec part number (lead-free) BTH-070-01-L-D-A-K-TR (old part#)\nREF-183457-03\nPHYTEC part number (lead-free) VM317\nNote\nThe given connector height indicates the distance between the two connected PCBs when the module is \nmounted on the corresponding carrier board. In order to get the exact spacing, the maximum component \nheight (3\xa0mm) on the bottom side of the phyCORE must be subtracted.\uf1b3\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 85Please refer to the corresponding data sheets and mechanical specifications provided by Samtec \n(www.samtec.com ).\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 86•\n•\n1.\n2.\n3.\n4.20 Hints for Integrating and Handling the phyCORE-i.MX 6\n20.1 Integrating the phyCORE-i.MX 6\nDesign Rule\nSuccessful integration in user target circuitry greatly depends on the adherence to the layout design rules for the \nGND connections of the phyCORE module. For maximum EMI performance, we recommend as a general design rule \nto connect all GND pins to a solid ground plane. But at least all GND pins neighboring signals which are being used \nin the application circuitry should be connected to GND.\nAdditional Information and Reference Design\nBesides this hardware manual, much information is available to facilitate the integration of the phyCORE ‑i.MX 6 into \ncustomer applications.\nThe design of the phyBOARD ‑Mira i.MX\xa06 can be used as a reference for any customer application\nMany answers to common questions can be found at:\nhttp://www.phytec.de/de/leistungen/entwicklungsunterstuetzung.html  \nor \nhttp://www.phytec.eu/europe/oem-integration/evaluation-start-up.html\nThe link “Carrier Board” within the category Dimensioned Drawing is in the download section of the \nphyCORE ‑i.MX 6 web page leads to the layout data as shown in phyCORE-iMX 6 Footprint . It is available in \ndifferent file formats. The use of this data allows the user to integrate the phyCORE-i.MX 6 SOM as a single \ncomponent in your design.\nDifferent support packages are available to support you in all stages of your embedded development. Please \nvisit http://www.phytec.de/support/registrierung.html  or http://www.phytec.eu/europe/support/\nregistration.html , or contact our sales team for more details.\n20.2 Handling the phyCORE-i.MX 6\nThe removal of various components, such as the microcontroller or the standard quartz, is not advisable given the \ncompact nature of the module. Should this nonetheless be necessary, please ensure that the board, as well as \nsurrounding components and sockets, remain undamaged while desoldering. Overheating the board can cause the \nsolder pads to loosen, rendering the module inoperable. If soldered components need to be removed, the use of a \ndesoldering pump, desoldering braid, an infrared desoldering station, desoldering tweezers, hot air rework \nstations, or other desoldering methods is strongly recommended. \xa0 Follow the instructions carefully for whatever \nmethod of removal is used.\nWarning\nIf any modifications to the module are performed, regardless of their nature, the manufacturer guarantee \nmay be null and void.\uf15a\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 87FIGURE 16:  phyCORE-iMX 6 Footprint\n\nL-808e.A4 phyCORE-i.MX 6 Hardware Manual\n© PHYTEC Messtecknik GmbH 8821 Revision History\nTABLE  38:  \nDate Version numbers Changes in this manual\n04.06.2015 Manual\nL-808e_1First edition.\nDescribes the phyCORE ‑i.MX\xa06 PCB ‑Version 1429.1\n04.08.2016 Manual\nL-808e_2Second edition.\nDescribes the phyCORE ‑i.MX\xa06 PCB ‑Version 1429.2 \nand 1429.3\n04.08.2016 Manual\nL-808e_3Third edition.\nDescribes the phyCORE ‑i.MX\xa06 PCB ‑Version 1429.2, \n1429.3, 1429.4, 1429.5\n14.07.2022 Manual\nL-808e.A4Fourth edition.\nMoved to Online Manual\nPDF Version\n'}]
!==============================================================================!
### Component Summary: phyCORE-i.MX 6

**Product Code:** L-808e.A4  
**Manufacturer:** PHYTEC Technologie Holding AG  
**Document Title:** phyCORE-i.MX 6 Hardware Manual  
**Release Date:** 14.07.2022  

#### Key Specifications:
- **Voltage Ratings:**
  - Primary Supply Voltage: +3.3 V ± 5%
  - Backup Voltage: 3.1 V (PMIC_VBAT / VDD_MX6_SNVS)
  
- **Current Ratings:**
  - Typical Load: 2.5 A at +3.3 V
  - Power Consumption:
    - Linux prompt: ~1.9 W
    - QT Demo: ~4.1 W
    - Full load (Quad-core, 1 GHz): ~6 W

- **Operating Temperature Range:**
  - Industrial: -40 °C to +105 °C
  - Automotive: -40 °C to +125 °C
  - Extended Commercial: -20 °C to +105 °C
  - Commercial: 0 °C to +95 °C

- **Package Type:** 
  - Dimensions: 40 mm x 50 mm
  - Weight: Approx. 17.4 g

- **Special Features:**
  - Onboard Power Management IC (PMIC)
  - Multiple memory options (DDR3 SDRAM, NAND Flash, eMMC)
  - Various interfaces including USB, Ethernet, HDMI, and camera interfaces
  - Tamper detection feature
  - Enhanced EMI performance through dedicated ground pins

- **Moisture Sensitive Level:** 
  - Not specified in the provided text.

#### Description:
The **phyCORE-i.MX 6** is a System on Module (SoM) that integrates the NXP® i.MX 6 microcontroller, designed for embedded applications. It features a compact design that allows for easy integration into various hardware designs. The module supports multiple memory configurations and provides a wide range of interfaces for connectivity, making it suitable for diverse applications.

#### Typical Applications:
- **Embedded Systems:** The phyCORE-i.MX 6 is ideal for use in embedded systems where space is limited, and performance is critical.
- **Industrial Automation:** Its robust design and wide operating temperature range make it suitable for industrial applications.
- **Multimedia Processing:** With support for HDMI and camera interfaces, it can be used in multimedia applications such as video processing and display systems.
- **IoT Devices:** The module's connectivity options (Ethernet, USB) make it suitable for Internet of Things (IoT) applications.
- **Automotive Systems:** The automotive-grade temperature range allows for use in automotive applications requiring reliable performance under varying conditions.

This summary encapsulates the essential characteristics and applications of the phyCORE-i.MX 6, providing a clear understanding of its capabilities and potential uses in various fields.