
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Fastest Corner ===================================

Startpoint: B[3] (input port clocked by clk)
Endpoint: Sum[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ B[3] (in)
     1    0.00                           B[3] (net)
                  0.02    0.00    2.01 ^ input26/A (sky130_fd_sc_hd__buf_1)
                  0.12    0.12    2.13 ^ input26/X (sky130_fd_sc_hd__buf_1)
     3    0.01                           net26 (net)
                  0.12    0.00    2.13 ^ _38_/A (sky130_fd_sc_hd__xnor2_1)
                  0.05    0.06    2.19 v _38_/Y (sky130_fd_sc_hd__xnor2_1)
     1    0.00                           _25_ (net)
                  0.05    0.00    2.19 v _39_/B (sky130_fd_sc_hd__xnor2_1)
                  0.20    0.19    2.38 ^ _39_/Y (sky130_fd_sc_hd__xnor2_1)
     1    0.01                           net74 (net)
                  0.20    0.00    2.38 ^ output74/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.17    2.55 ^ output74/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.04                           Sum[3] (net)
                  0.09    0.00    2.55 ^ Sum[3] (out)
                                  2.55   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.55   data arrival time
-----------------------------------------------------------------------------
                                  5.20   slack (MET)



======================= Slowest Corner ===================================

Startpoint: B[0] (input port clocked by clk)
Endpoint: Sum[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.02    0.01    2.01 v B[0] (in)
     1    0.00                           B[0] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.20    0.39    2.40 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.02                           net17 (net)
                  0.20    0.00    2.40 v _32_/A (sky130_fd_sc_hd__xnor2_1)
                  0.25    0.37    2.77 ^ _32_/Y (sky130_fd_sc_hd__xnor2_1)
     1    0.00                           _22_ (net)
                  0.25    0.00    2.77 ^ _33_/B (sky130_fd_sc_hd__xnor2_1)
                  0.32    0.32    3.09 ^ _33_/Y (sky130_fd_sc_hd__xnor2_1)
     1    0.01                           net65 (net)
                  0.32    0.00    3.09 ^ output65/A (sky130_fd_sc_hd__clkbuf_4)
                  0.19    0.47    3.56 ^ output65/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.04                           Sum[0] (net)
                  0.19    0.00    3.56 ^ Sum[0] (out)
                                  3.56   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)



======================= Typical Corner ===================================

Startpoint: B[3] (input port clocked by clk)
Endpoint: Sum[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ B[3] (in)
     1    0.00                           B[3] (net)
                  0.02    0.00    2.01 ^ input26/A (sky130_fd_sc_hd__buf_1)
                  0.17    0.17    2.18 ^ input26/X (sky130_fd_sc_hd__buf_1)
     3    0.01                           net26 (net)
                  0.17    0.00    2.18 ^ _38_/A (sky130_fd_sc_hd__xnor2_1)
                  0.07    0.11    2.29 v _38_/Y (sky130_fd_sc_hd__xnor2_1)
     1    0.00                           _25_ (net)
                  0.07    0.00    2.29 v _39_/B (sky130_fd_sc_hd__xnor2_1)
                  0.28    0.27    2.56 ^ _39_/Y (sky130_fd_sc_hd__xnor2_1)
     1    0.01                           net74 (net)
                  0.28    0.00    2.56 ^ output74/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.28    2.84 ^ output74/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.04                           Sum[3] (net)
                  0.12    0.00    2.85 ^ Sum[3] (out)
                                  2.85   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.85   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Fastest Corner ===================================

No paths found.

======================= Slowest Corner ===================================

No paths found.

======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Fastest Corner ===================================


======================= Slowest Corner ===================================


======================= Typical Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
