begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* Instruction opcode header for iq2000.  THIS FILE IS MACHINE GENERATED WITH CGEN.  Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003 Free Software Foundation, Inc.  This file is part of the GNU Binutils and/or GDB, the GNU debugger.  This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2, or (at your option) any later version.  This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|IQ2000_OPC_H
end_ifndef

begin_define
define|#
directive|define
name|IQ2000_OPC_H
end_define

begin_comment
comment|/* -- opc.h */
end_comment

begin_comment
comment|/* Allows reason codes to be output when assembler errors occur.  */
end_comment

begin_define
define|#
directive|define
name|CGEN_VERBOSE_ASSEMBLER_ERRORS
end_define

begin_comment
comment|/* Override disassembly hashing - there are variable bits in the top    byte of these instructions.  */
end_comment

begin_define
define|#
directive|define
name|CGEN_DIS_HASH_SIZE
value|8
end_define

begin_define
define|#
directive|define
name|CGEN_DIS_HASH
parameter_list|(
name|buf
parameter_list|,
name|value
parameter_list|)
value|(((* (unsigned char*) (buf))>> 6) % CGEN_DIS_HASH_SIZE)
end_define

begin_comment
comment|/* following activates check beyond hashing since some iq2000 and iq10    instructions have same mnemonics but different functionality. */
end_comment

begin_define
define|#
directive|define
name|CGEN_VALIDATE_INSN_SUPPORTED
end_define

begin_function_decl
specifier|extern
name|int
name|iq2000_cgen_insn_supported
parameter_list|(
name|CGEN_CPU_DESC
name|cd
parameter_list|,
name|CGEN_INSN
modifier|*
name|insn
parameter_list|)
function_decl|;
end_function_decl

begin_comment
comment|/* -- asm.c */
end_comment

begin_comment
comment|/* Enum declaration for iq2000 instruction types.  */
end_comment

begin_typedef
typedef|typedef
enum|enum
name|cgen_insn_type
block|{
name|IQ2000_INSN_INVALID
block|,
name|IQ2000_INSN_ADD2
block|,
name|IQ2000_INSN_ADD
block|,
name|IQ2000_INSN_ADDI2
block|,
name|IQ2000_INSN_ADDI
block|,
name|IQ2000_INSN_ADDIU2
block|,
name|IQ2000_INSN_ADDIU
block|,
name|IQ2000_INSN_ADDU2
block|,
name|IQ2000_INSN_ADDU
block|,
name|IQ2000_INSN_ADO162
block|,
name|IQ2000_INSN_ADO16
block|,
name|IQ2000_INSN_AND2
block|,
name|IQ2000_INSN_AND
block|,
name|IQ2000_INSN_ANDI2
block|,
name|IQ2000_INSN_ANDI
block|,
name|IQ2000_INSN_ANDOI2
block|,
name|IQ2000_INSN_ANDOI
block|,
name|IQ2000_INSN_NOR2
block|,
name|IQ2000_INSN_NOR
block|,
name|IQ2000_INSN_OR2
block|,
name|IQ2000_INSN_OR
block|,
name|IQ2000_INSN_ORI2
block|,
name|IQ2000_INSN_ORI
block|,
name|IQ2000_INSN_RAM
block|,
name|IQ2000_INSN_SLL
block|,
name|IQ2000_INSN_SLLV2
block|,
name|IQ2000_INSN_SLLV
block|,
name|IQ2000_INSN_SLMV2
block|,
name|IQ2000_INSN_SLMV
block|,
name|IQ2000_INSN_SLT2
block|,
name|IQ2000_INSN_SLT
block|,
name|IQ2000_INSN_SLTI2
block|,
name|IQ2000_INSN_SLTI
block|,
name|IQ2000_INSN_SLTIU2
block|,
name|IQ2000_INSN_SLTIU
block|,
name|IQ2000_INSN_SLTU2
block|,
name|IQ2000_INSN_SLTU
block|,
name|IQ2000_INSN_SRA2
block|,
name|IQ2000_INSN_SRA
block|,
name|IQ2000_INSN_SRAV2
block|,
name|IQ2000_INSN_SRAV
block|,
name|IQ2000_INSN_SRL
block|,
name|IQ2000_INSN_SRLV2
block|,
name|IQ2000_INSN_SRLV
block|,
name|IQ2000_INSN_SRMV2
block|,
name|IQ2000_INSN_SRMV
block|,
name|IQ2000_INSN_SUB2
block|,
name|IQ2000_INSN_SUB
block|,
name|IQ2000_INSN_SUBU2
block|,
name|IQ2000_INSN_SUBU
block|,
name|IQ2000_INSN_XOR2
block|,
name|IQ2000_INSN_XOR
block|,
name|IQ2000_INSN_XORI2
block|,
name|IQ2000_INSN_XORI
block|,
name|IQ2000_INSN_BBI
block|,
name|IQ2000_INSN_BBIN
block|,
name|IQ2000_INSN_BBV
block|,
name|IQ2000_INSN_BBVN
block|,
name|IQ2000_INSN_BEQ
block|,
name|IQ2000_INSN_BEQL
block|,
name|IQ2000_INSN_BGEZ
block|,
name|IQ2000_INSN_BGEZAL
block|,
name|IQ2000_INSN_BGEZALL
block|,
name|IQ2000_INSN_BGEZL
block|,
name|IQ2000_INSN_BLTZ
block|,
name|IQ2000_INSN_BLTZL
block|,
name|IQ2000_INSN_BLTZAL
block|,
name|IQ2000_INSN_BLTZALL
block|,
name|IQ2000_INSN_BMB0
block|,
name|IQ2000_INSN_BMB1
block|,
name|IQ2000_INSN_BMB2
block|,
name|IQ2000_INSN_BMB3
block|,
name|IQ2000_INSN_BNE
block|,
name|IQ2000_INSN_BNEL
block|,
name|IQ2000_INSN_JALR
block|,
name|IQ2000_INSN_JR
block|,
name|IQ2000_INSN_LB
block|,
name|IQ2000_INSN_LBU
block|,
name|IQ2000_INSN_LH
block|,
name|IQ2000_INSN_LHU
block|,
name|IQ2000_INSN_LUI
block|,
name|IQ2000_INSN_LW
block|,
name|IQ2000_INSN_SB
block|,
name|IQ2000_INSN_SH
block|,
name|IQ2000_INSN_SW
block|,
name|IQ2000_INSN_BREAK
block|,
name|IQ2000_INSN_SYSCALL
block|,
name|IQ2000_INSN_ANDOUI
block|,
name|IQ2000_INSN_ANDOUI2
block|,
name|IQ2000_INSN_ORUI2
block|,
name|IQ2000_INSN_ORUI
block|,
name|IQ2000_INSN_BGTZ
block|,
name|IQ2000_INSN_BGTZL
block|,
name|IQ2000_INSN_BLEZ
block|,
name|IQ2000_INSN_BLEZL
block|,
name|IQ2000_INSN_MRGB
block|,
name|IQ2000_INSN_MRGB2
block|,
name|IQ2000_INSN_BCTXT
block|,
name|IQ2000_INSN_BC0F
block|,
name|IQ2000_INSN_BC0FL
block|,
name|IQ2000_INSN_BC3F
block|,
name|IQ2000_INSN_BC3FL
block|,
name|IQ2000_INSN_BC0T
block|,
name|IQ2000_INSN_BC0TL
block|,
name|IQ2000_INSN_BC3T
block|,
name|IQ2000_INSN_BC3TL
block|,
name|IQ2000_INSN_CFC0
block|,
name|IQ2000_INSN_CFC1
block|,
name|IQ2000_INSN_CFC2
block|,
name|IQ2000_INSN_CFC3
block|,
name|IQ2000_INSN_CHKHDR
block|,
name|IQ2000_INSN_CTC0
block|,
name|IQ2000_INSN_CTC1
block|,
name|IQ2000_INSN_CTC2
block|,
name|IQ2000_INSN_CTC3
block|,
name|IQ2000_INSN_JCR
block|,
name|IQ2000_INSN_LUC32
block|,
name|IQ2000_INSN_LUC32L
block|,
name|IQ2000_INSN_LUC64
block|,
name|IQ2000_INSN_LUC64L
block|,
name|IQ2000_INSN_LUK
block|,
name|IQ2000_INSN_LULCK
block|,
name|IQ2000_INSN_LUM32
block|,
name|IQ2000_INSN_LUM32L
block|,
name|IQ2000_INSN_LUM64
block|,
name|IQ2000_INSN_LUM64L
block|,
name|IQ2000_INSN_LUR
block|,
name|IQ2000_INSN_LURL
block|,
name|IQ2000_INSN_LUULCK
block|,
name|IQ2000_INSN_MFC0
block|,
name|IQ2000_INSN_MFC1
block|,
name|IQ2000_INSN_MFC2
block|,
name|IQ2000_INSN_MFC3
block|,
name|IQ2000_INSN_MTC0
block|,
name|IQ2000_INSN_MTC1
block|,
name|IQ2000_INSN_MTC2
block|,
name|IQ2000_INSN_MTC3
block|,
name|IQ2000_INSN_PKRL
block|,
name|IQ2000_INSN_PKRLR1
block|,
name|IQ2000_INSN_PKRLR30
block|,
name|IQ2000_INSN_RB
block|,
name|IQ2000_INSN_RBR1
block|,
name|IQ2000_INSN_RBR30
block|,
name|IQ2000_INSN_RFE
block|,
name|IQ2000_INSN_RX
block|,
name|IQ2000_INSN_RXR1
block|,
name|IQ2000_INSN_RXR30
block|,
name|IQ2000_INSN_SLEEP
block|,
name|IQ2000_INSN_SRRD
block|,
name|IQ2000_INSN_SRRDL
block|,
name|IQ2000_INSN_SRULCK
block|,
name|IQ2000_INSN_SRWR
block|,
name|IQ2000_INSN_SRWRU
block|,
name|IQ2000_INSN_TRAPQFL
block|,
name|IQ2000_INSN_TRAPQNE
block|,
name|IQ2000_INSN_TRAPREL
block|,
name|IQ2000_INSN_WB
block|,
name|IQ2000_INSN_WBU
block|,
name|IQ2000_INSN_WBR1
block|,
name|IQ2000_INSN_WBR1U
block|,
name|IQ2000_INSN_WBR30
block|,
name|IQ2000_INSN_WBR30U
block|,
name|IQ2000_INSN_WX
block|,
name|IQ2000_INSN_WXU
block|,
name|IQ2000_INSN_WXR1
block|,
name|IQ2000_INSN_WXR1U
block|,
name|IQ2000_INSN_WXR30
block|,
name|IQ2000_INSN_WXR30U
block|,
name|IQ2000_INSN_LDW
block|,
name|IQ2000_INSN_SDW
block|,
name|IQ2000_INSN_J
block|,
name|IQ2000_INSN_JAL
block|,
name|IQ2000_INSN_BMB
block|,
name|IQ2000_INSN_ANDOUI_Q10
block|,
name|IQ2000_INSN_ANDOUI2_Q10
block|,
name|IQ2000_INSN_ORUI_Q10
block|,
name|IQ2000_INSN_ORUI2_Q10
block|,
name|IQ2000_INSN_MRGBQ10
block|,
name|IQ2000_INSN_MRGBQ102
block|,
name|IQ2000_INSN_JQ10
block|,
name|IQ2000_INSN_JALQ10
block|,
name|IQ2000_INSN_JALQ10_2
block|,
name|IQ2000_INSN_BBIL
block|,
name|IQ2000_INSN_BBINL
block|,
name|IQ2000_INSN_BBVL
block|,
name|IQ2000_INSN_BBVNL
block|,
name|IQ2000_INSN_BGTZAL
block|,
name|IQ2000_INSN_BGTZALL
block|,
name|IQ2000_INSN_BLEZAL
block|,
name|IQ2000_INSN_BLEZALL
block|,
name|IQ2000_INSN_BGTZ_Q10
block|,
name|IQ2000_INSN_BGTZL_Q10
block|,
name|IQ2000_INSN_BLEZ_Q10
block|,
name|IQ2000_INSN_BLEZL_Q10
block|,
name|IQ2000_INSN_BMB_Q10
block|,
name|IQ2000_INSN_BMBL
block|,
name|IQ2000_INSN_BRI
block|,
name|IQ2000_INSN_BRV
block|,
name|IQ2000_INSN_BCTX
block|,
name|IQ2000_INSN_YIELD
block|,
name|IQ2000_INSN_CRC32
block|,
name|IQ2000_INSN_CRC32B
block|,
name|IQ2000_INSN_CNT1S
block|,
name|IQ2000_INSN_AVAIL
block|,
name|IQ2000_INSN_FREE
block|,
name|IQ2000_INSN_TSTOD
block|,
name|IQ2000_INSN_CMPHDR
block|,
name|IQ2000_INSN_MCID
block|,
name|IQ2000_INSN_DBA
block|,
name|IQ2000_INSN_DBD
block|,
name|IQ2000_INSN_DPWT
block|,
name|IQ2000_INSN_CHKHDRQ10
block|,
name|IQ2000_INSN_RBA
block|,
name|IQ2000_INSN_RBAL
block|,
name|IQ2000_INSN_RBAR
block|,
name|IQ2000_INSN_WBA
block|,
name|IQ2000_INSN_WBAU
block|,
name|IQ2000_INSN_WBAC
block|,
name|IQ2000_INSN_RBI
block|,
name|IQ2000_INSN_RBIL
block|,
name|IQ2000_INSN_RBIR
block|,
name|IQ2000_INSN_WBI
block|,
name|IQ2000_INSN_WBIC
block|,
name|IQ2000_INSN_WBIU
block|,
name|IQ2000_INSN_PKRLI
block|,
name|IQ2000_INSN_PKRLIH
block|,
name|IQ2000_INSN_PKRLIU
block|,
name|IQ2000_INSN_PKRLIC
block|,
name|IQ2000_INSN_PKRLA
block|,
name|IQ2000_INSN_PKRLAU
block|,
name|IQ2000_INSN_PKRLAH
block|,
name|IQ2000_INSN_PKRLAC
block|,
name|IQ2000_INSN_LOCK
block|,
name|IQ2000_INSN_UNLK
block|,
name|IQ2000_INSN_SWRD
block|,
name|IQ2000_INSN_SWRDL
block|,
name|IQ2000_INSN_SWWR
block|,
name|IQ2000_INSN_SWWRU
block|,
name|IQ2000_INSN_DWRD
block|,
name|IQ2000_INSN_DWRDL
block|,
name|IQ2000_INSN_CAM36
block|,
name|IQ2000_INSN_CAM72
block|,
name|IQ2000_INSN_CAM144
block|,
name|IQ2000_INSN_CAM288
block|,
name|IQ2000_INSN_CM32AND
block|,
name|IQ2000_INSN_CM32ANDN
block|,
name|IQ2000_INSN_CM32OR
block|,
name|IQ2000_INSN_CM32RA
block|,
name|IQ2000_INSN_CM32RD
block|,
name|IQ2000_INSN_CM32RI
block|,
name|IQ2000_INSN_CM32RS
block|,
name|IQ2000_INSN_CM32SA
block|,
name|IQ2000_INSN_CM32SD
block|,
name|IQ2000_INSN_CM32SI
block|,
name|IQ2000_INSN_CM32SS
block|,
name|IQ2000_INSN_CM32XOR
block|,
name|IQ2000_INSN_CM64CLR
block|,
name|IQ2000_INSN_CM64RA
block|,
name|IQ2000_INSN_CM64RD
block|,
name|IQ2000_INSN_CM64RI
block|,
name|IQ2000_INSN_CM64RIA2
block|,
name|IQ2000_INSN_CM64RS
block|,
name|IQ2000_INSN_CM64SA
block|,
name|IQ2000_INSN_CM64SD
block|,
name|IQ2000_INSN_CM64SI
block|,
name|IQ2000_INSN_CM64SIA2
block|,
name|IQ2000_INSN_CM64SS
block|,
name|IQ2000_INSN_CM128RIA2
block|,
name|IQ2000_INSN_CM128RIA3
block|,
name|IQ2000_INSN_CM128RIA4
block|,
name|IQ2000_INSN_CM128SIA2
block|,
name|IQ2000_INSN_CM128SIA3
block|,
name|IQ2000_INSN_CM128SIA4
block|,
name|IQ2000_INSN_CM128VSA
block|,
name|IQ2000_INSN_CFC
block|,
name|IQ2000_INSN_CTC
block|}
name|CGEN_INSN_TYPE
typedef|;
end_typedef

begin_comment
comment|/* Index of `invalid' insn place holder.  */
end_comment

begin_define
define|#
directive|define
name|CGEN_INSN_INVALID
value|IQ2000_INSN_INVALID
end_define

begin_comment
comment|/* Total number of insns in table.  */
end_comment

begin_define
define|#
directive|define
name|MAX_INSNS
value|((int) IQ2000_INSN_CTC + 1)
end_define

begin_comment
comment|/* This struct records data prior to insertion or after extraction.  */
end_comment

begin_struct
struct|struct
name|cgen_fields
block|{
name|int
name|length
decl_stmt|;
name|long
name|f_nil
decl_stmt|;
name|long
name|f_anyof
decl_stmt|;
name|long
name|f_opcode
decl_stmt|;
name|long
name|f_rs
decl_stmt|;
name|long
name|f_rt
decl_stmt|;
name|long
name|f_rd
decl_stmt|;
name|long
name|f_shamt
decl_stmt|;
name|long
name|f_cp_op
decl_stmt|;
name|long
name|f_cp_op_10
decl_stmt|;
name|long
name|f_cp_grp
decl_stmt|;
name|long
name|f_func
decl_stmt|;
name|long
name|f_imm
decl_stmt|;
name|long
name|f_rd_rs
decl_stmt|;
name|long
name|f_rd_rt
decl_stmt|;
name|long
name|f_rt_rs
decl_stmt|;
name|long
name|f_jtarg
decl_stmt|;
name|long
name|f_jtargq10
decl_stmt|;
name|long
name|f_offset
decl_stmt|;
name|long
name|f_count
decl_stmt|;
name|long
name|f_bytecount
decl_stmt|;
name|long
name|f_index
decl_stmt|;
name|long
name|f_mask
decl_stmt|;
name|long
name|f_maskq10
decl_stmt|;
name|long
name|f_maskl
decl_stmt|;
name|long
name|f_excode
decl_stmt|;
name|long
name|f_rsrvd
decl_stmt|;
name|long
name|f_10_11
decl_stmt|;
name|long
name|f_24_19
decl_stmt|;
name|long
name|f_5
decl_stmt|;
name|long
name|f_10
decl_stmt|;
name|long
name|f_25
decl_stmt|;
name|long
name|f_cam_z
decl_stmt|;
name|long
name|f_cam_y
decl_stmt|;
name|long
name|f_cm_3func
decl_stmt|;
name|long
name|f_cm_4func
decl_stmt|;
name|long
name|f_cm_3z
decl_stmt|;
name|long
name|f_cm_4z
decl_stmt|;
block|}
struct|;
end_struct

begin_define
define|#
directive|define
name|CGEN_INIT_PARSE
parameter_list|(
name|od
parameter_list|)
define|\
value|{\ }
end_define

begin_define
define|#
directive|define
name|CGEN_INIT_INSERT
parameter_list|(
name|od
parameter_list|)
define|\
value|{\ }
end_define

begin_define
define|#
directive|define
name|CGEN_INIT_EXTRACT
parameter_list|(
name|od
parameter_list|)
define|\
value|{\ }
end_define

begin_define
define|#
directive|define
name|CGEN_INIT_PRINT
parameter_list|(
name|od
parameter_list|)
define|\
value|{\ }
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* IQ2000_OPC_H */
end_comment

end_unit

