{"vcs1":{"timestamp_begin":1731072657.041977250, "rt":1.57, "ut":0.41, "st":0.23}}
{"vcselab":{"timestamp_begin":1731072658.688097346, "rt":1.81, "ut":0.27, "st":0.19}}
{"link":{"timestamp_begin":1731072660.569556464, "rt":0.32, "ut":0.09, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731072656.449608510}
{"VCS_COMP_START_TIME": 1731072656.449608510}
{"VCS_COMP_END_TIME": 1731072662.751509809}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330456}}
{"stitch_vcselab": {"peak_mem": 231536}}
