Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct 15 13:24:35 2024
| Host         : Jeans running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nano_sc_system_timing_summary_routed.rpt -pb nano_sc_system_timing_summary_routed.pb -rpx nano_sc_system_timing_summary_routed.rpx -warn_on_violation
| Design       : nano_sc_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                20          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  512         
TIMING-16  Warning           Large setup violation                                      1000        
TIMING-18  Warning           Missing input or output delay                              19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (12)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: DATAMEM/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.767   -17226.982                   4185                21147        0.387        0.000                      0                21147        3.750        0.000                       0                  2172  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.767   -17226.982                   4185                21147        0.387        0.000                      0                21147        3.750        0.000                       0                  2172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         4185  Failing Endpoints,  Worst Slack       -5.767ns,  Total Violation   -17226.983ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.767ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_19456_19711_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.987ns  (logic 4.160ns (27.757%)  route 10.827ns (72.243%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT6=7 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.567     5.088    CPU/clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  CPU/pc_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  CPU/pc_reg[4]_replica/Q
                         net (fo=16, routed)          1.055     6.600    CPU/REGFILE/p_address[4]_repN_alias
    SLICE_X53Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.724 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          0.838     7.562    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X50Y37         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.686 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.548     8.234    CPU/REGFILE/B[1]
    SLICE_X53Y34         LUT3 (Prop_lut3_I1_O)        0.124     8.358 r  CPU/REGFILE/i__carry_i_7/O
                         net (fo=4, routed)           0.672     9.030    CPU/ALU/B_selected[0]
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.154 r  CPU/ALU/mem_reg_0_255_0_0_i_67/O
                         net (fo=1, routed)           0.000     9.154    CPU/REGFILE/mem_reg_0_255_0_0_i_33[1]
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.704    CPU/REGFILE/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.943 r  CPU/REGFILE/mem_reg_0_255_0_0_i_40/O[2]
                         net (fo=1, routed)           0.583    10.525    CPU/REGFILE/mem_reg_0_255_0_0_i_40_n_5
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.302    10.827 r  CPU/REGFILE/mem_reg_0_255_0_0_i_18/O
                         net (fo=1, routed)           0.000    10.827    CPU/REGFILE/mem_reg_0_255_0_0_i_18_n_0
    SLICE_X53Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    11.039 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3081, routed)        2.404    13.443    DATAMEM/mem_reg_3072_3327_3_3/A6
    SLICE_X30Y7          MUXF7 (Prop_muxf7_S_O)       0.489    13.932 r  DATAMEM/mem_reg_3072_3327_3_3/F7.B/O
                         net (fo=1, routed)           0.000    13.932    DATAMEM/mem_reg_3072_3327_3_3/O0
    SLICE_X30Y7          MUXF8 (Prop_muxf8_I0_O)      0.098    14.030 r  DATAMEM/mem_reg_3072_3327_3_3/F8/O
                         net (fo=1, routed)           1.402    15.433    DATAMEM/mem_reg_3072_3327_3_3_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.319    15.752 r  DATAMEM/mem_reg_0_255_3_3_i_65/O
                         net (fo=1, routed)           0.000    15.752    DATAMEM/mem_reg_0_255_3_3_i_65_n_0
    SLICE_X44Y35         MUXF7 (Prop_muxf7_I1_O)      0.217    15.969 r  DATAMEM/mem_reg_0_255_3_3_i_33/O
                         net (fo=1, routed)           0.000    15.969    DATAMEM/mem_reg_0_255_3_3_i_33_n_0
    SLICE_X44Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    16.063 r  DATAMEM/mem_reg_0_255_3_3_i_17/O
                         net (fo=1, routed)           0.594    16.657    CPU/REGFILE/mem_reg_0_255_3_3_i_3_3
    SLICE_X47Y36         LUT6 (Prop_lut6_I4_O)        0.316    16.973 r  CPU/REGFILE/mem_reg_0_255_3_3_i_8_comp_1/O
                         net (fo=1, routed)           0.398    17.371    CPU/REGFILE/mem_reg_0_255_3_3_i_8_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I3_O)        0.124    17.495 r  CPU/REGFILE/mem_reg_0_255_3_3_i_3_comp/O
                         net (fo=2, routed)           0.160    17.654    CPU/REGFILE/DATAMEM/data_out0[3]
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.778 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.642    18.420    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.124    18.544 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1_comp/O
                         net (fo=517, routed)         1.531    20.075    DATAMEM/mem_reg_19456_19711_3_3/D
    SLICE_X50Y47         RAMS64E                                      r  DATAMEM/mem_reg_19456_19711_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.453    14.794    DATAMEM/mem_reg_19456_19711_3_3/WCLK
    SLICE_X50Y47         RAMS64E                                      r  DATAMEM/mem_reg_19456_19711_3_3/RAMS64E_A/CLK
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X50Y47         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.308    DATAMEM/mem_reg_19456_19711_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                         -20.075    
  -------------------------------------------------------------------
                         slack                                 -5.767    

Slack (VIOLATED) :        -5.757ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_3072_3327_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.882ns  (logic 4.160ns (27.954%)  route 10.722ns (72.046%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT6=7 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.567     5.088    CPU/clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  CPU/pc_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  CPU/pc_reg[4]_replica/Q
                         net (fo=16, routed)          1.055     6.600    CPU/REGFILE/p_address[4]_repN_alias
    SLICE_X53Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.724 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          0.838     7.562    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X50Y37         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.686 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.548     8.234    CPU/REGFILE/B[1]
    SLICE_X53Y34         LUT3 (Prop_lut3_I1_O)        0.124     8.358 r  CPU/REGFILE/i__carry_i_7/O
                         net (fo=4, routed)           0.672     9.030    CPU/ALU/B_selected[0]
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.154 r  CPU/ALU/mem_reg_0_255_0_0_i_67/O
                         net (fo=1, routed)           0.000     9.154    CPU/REGFILE/mem_reg_0_255_0_0_i_33[1]
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.704    CPU/REGFILE/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.943 r  CPU/REGFILE/mem_reg_0_255_0_0_i_40/O[2]
                         net (fo=1, routed)           0.583    10.525    CPU/REGFILE/mem_reg_0_255_0_0_i_40_n_5
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.302    10.827 r  CPU/REGFILE/mem_reg_0_255_0_0_i_18/O
                         net (fo=1, routed)           0.000    10.827    CPU/REGFILE/mem_reg_0_255_0_0_i_18_n_0
    SLICE_X53Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    11.039 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3081, routed)        2.404    13.443    DATAMEM/mem_reg_3072_3327_3_3/A6
    SLICE_X30Y7          MUXF7 (Prop_muxf7_S_O)       0.489    13.932 r  DATAMEM/mem_reg_3072_3327_3_3/F7.B/O
                         net (fo=1, routed)           0.000    13.932    DATAMEM/mem_reg_3072_3327_3_3/O0
    SLICE_X30Y7          MUXF8 (Prop_muxf8_I0_O)      0.098    14.030 r  DATAMEM/mem_reg_3072_3327_3_3/F8/O
                         net (fo=1, routed)           1.402    15.433    DATAMEM/mem_reg_3072_3327_3_3_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.319    15.752 r  DATAMEM/mem_reg_0_255_3_3_i_65/O
                         net (fo=1, routed)           0.000    15.752    DATAMEM/mem_reg_0_255_3_3_i_65_n_0
    SLICE_X44Y35         MUXF7 (Prop_muxf7_I1_O)      0.217    15.969 r  DATAMEM/mem_reg_0_255_3_3_i_33/O
                         net (fo=1, routed)           0.000    15.969    DATAMEM/mem_reg_0_255_3_3_i_33_n_0
    SLICE_X44Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    16.063 r  DATAMEM/mem_reg_0_255_3_3_i_17/O
                         net (fo=1, routed)           0.594    16.657    CPU/REGFILE/mem_reg_0_255_3_3_i_3_3
    SLICE_X47Y36         LUT6 (Prop_lut6_I4_O)        0.316    16.973 r  CPU/REGFILE/mem_reg_0_255_3_3_i_8_comp_1/O
                         net (fo=1, routed)           0.398    17.371    CPU/REGFILE/mem_reg_0_255_3_3_i_8_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I3_O)        0.124    17.495 r  CPU/REGFILE/mem_reg_0_255_3_3_i_3_comp/O
                         net (fo=2, routed)           0.160    17.654    CPU/REGFILE/DATAMEM/data_out0[3]
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.778 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.642    18.420    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.124    18.544 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1_comp/O
                         net (fo=517, routed)         1.426    19.970    DATAMEM/mem_reg_3072_3327_3_3/D
    SLICE_X30Y7          RAMS64E                                      r  DATAMEM/mem_reg_3072_3327_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.444    14.785    DATAMEM/mem_reg_3072_3327_3_3/WCLK
    SLICE_X30Y7          RAMS64E                                      r  DATAMEM/mem_reg_3072_3327_3_3/RAMS64E_A/CLK
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X30Y7          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.213    DATAMEM/mem_reg_3072_3327_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.213    
                         arrival time                         -19.970    
  -------------------------------------------------------------------
                         slack                                 -5.757    

Slack (VIOLATED) :        -5.744ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.452ns  (logic 4.284ns (27.724%)  route 11.168ns (72.276%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT6=7 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.567     5.088    CPU/clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  CPU/pc_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  CPU/pc_reg[4]_replica/Q
                         net (fo=16, routed)          1.055     6.600    CPU/REGFILE/p_address[4]_repN_alias
    SLICE_X53Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.724 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          0.838     7.562    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X50Y37         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.686 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.548     8.234    CPU/REGFILE/B[1]
    SLICE_X53Y34         LUT3 (Prop_lut3_I1_O)        0.124     8.358 r  CPU/REGFILE/i__carry_i_7/O
                         net (fo=4, routed)           0.672     9.030    CPU/ALU/B_selected[0]
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.154 r  CPU/ALU/mem_reg_0_255_0_0_i_67/O
                         net (fo=1, routed)           0.000     9.154    CPU/REGFILE/mem_reg_0_255_0_0_i_33[1]
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.704    CPU/REGFILE/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.943 r  CPU/REGFILE/mem_reg_0_255_0_0_i_40/O[2]
                         net (fo=1, routed)           0.583    10.525    CPU/REGFILE/mem_reg_0_255_0_0_i_40_n_5
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.302    10.827 r  CPU/REGFILE/mem_reg_0_255_0_0_i_18/O
                         net (fo=1, routed)           0.000    10.827    CPU/REGFILE/mem_reg_0_255_0_0_i_18_n_0
    SLICE_X53Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    11.039 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3081, routed)        2.404    13.443    DATAMEM/mem_reg_3072_3327_3_3/A6
    SLICE_X30Y7          MUXF7 (Prop_muxf7_S_O)       0.489    13.932 r  DATAMEM/mem_reg_3072_3327_3_3/F7.B/O
                         net (fo=1, routed)           0.000    13.932    DATAMEM/mem_reg_3072_3327_3_3/O0
    SLICE_X30Y7          MUXF8 (Prop_muxf8_I0_O)      0.098    14.030 r  DATAMEM/mem_reg_3072_3327_3_3/F8/O
                         net (fo=1, routed)           1.402    15.433    DATAMEM/mem_reg_3072_3327_3_3_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.319    15.752 r  DATAMEM/mem_reg_0_255_3_3_i_65/O
                         net (fo=1, routed)           0.000    15.752    DATAMEM/mem_reg_0_255_3_3_i_65_n_0
    SLICE_X44Y35         MUXF7 (Prop_muxf7_I1_O)      0.217    15.969 r  DATAMEM/mem_reg_0_255_3_3_i_33/O
                         net (fo=1, routed)           0.000    15.969    DATAMEM/mem_reg_0_255_3_3_i_33_n_0
    SLICE_X44Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    16.063 r  DATAMEM/mem_reg_0_255_3_3_i_17/O
                         net (fo=1, routed)           0.594    16.657    CPU/REGFILE/mem_reg_0_255_3_3_i_3_3
    SLICE_X47Y36         LUT6 (Prop_lut6_I4_O)        0.316    16.973 r  CPU/REGFILE/mem_reg_0_255_3_3_i_8_comp_1/O
                         net (fo=1, routed)           0.398    17.371    CPU/REGFILE/mem_reg_0_255_3_3_i_8_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I3_O)        0.124    17.495 r  CPU/REGFILE/mem_reg_0_255_3_3_i_3_comp/O
                         net (fo=2, routed)           0.160    17.654    CPU/REGFILE/DATAMEM/data_out0[3]
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.778 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.642    18.420    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.124    18.544 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1_comp/O
                         net (fo=517, routed)         1.024    19.568    CPU/REGFILE/d_data[3]
    SLICE_X47Y35         LUT3 (Prop_lut3_I0_O)        0.124    19.692 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.849    20.540    CPU/REGFILE/regs_reg_r1_0_31_0_5/DIB1
    SLICE_X50Y32         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.444    14.785    CPU/REGFILE/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y32         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X50Y32         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.796    CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -20.540    
  -------------------------------------------------------------------
                         slack                                 -5.744    

Slack (VIOLATED) :        -5.725ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_16640_16895_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.835ns  (logic 4.160ns (28.043%)  route 10.675ns (71.957%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT6=7 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.567     5.088    CPU/clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  CPU/pc_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  CPU/pc_reg[4]_replica/Q
                         net (fo=16, routed)          1.055     6.600    CPU/REGFILE/p_address[4]_repN_alias
    SLICE_X53Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.724 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          0.838     7.562    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X50Y37         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.686 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.548     8.234    CPU/REGFILE/B[1]
    SLICE_X53Y34         LUT3 (Prop_lut3_I1_O)        0.124     8.358 r  CPU/REGFILE/i__carry_i_7/O
                         net (fo=4, routed)           0.672     9.030    CPU/ALU/B_selected[0]
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.154 r  CPU/ALU/mem_reg_0_255_0_0_i_67/O
                         net (fo=1, routed)           0.000     9.154    CPU/REGFILE/mem_reg_0_255_0_0_i_33[1]
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.704    CPU/REGFILE/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.943 r  CPU/REGFILE/mem_reg_0_255_0_0_i_40/O[2]
                         net (fo=1, routed)           0.583    10.525    CPU/REGFILE/mem_reg_0_255_0_0_i_40_n_5
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.302    10.827 r  CPU/REGFILE/mem_reg_0_255_0_0_i_18/O
                         net (fo=1, routed)           0.000    10.827    CPU/REGFILE/mem_reg_0_255_0_0_i_18_n_0
    SLICE_X53Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    11.039 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3081, routed)        2.404    13.443    DATAMEM/mem_reg_3072_3327_3_3/A6
    SLICE_X30Y7          MUXF7 (Prop_muxf7_S_O)       0.489    13.932 r  DATAMEM/mem_reg_3072_3327_3_3/F7.B/O
                         net (fo=1, routed)           0.000    13.932    DATAMEM/mem_reg_3072_3327_3_3/O0
    SLICE_X30Y7          MUXF8 (Prop_muxf8_I0_O)      0.098    14.030 r  DATAMEM/mem_reg_3072_3327_3_3/F8/O
                         net (fo=1, routed)           1.402    15.433    DATAMEM/mem_reg_3072_3327_3_3_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.319    15.752 r  DATAMEM/mem_reg_0_255_3_3_i_65/O
                         net (fo=1, routed)           0.000    15.752    DATAMEM/mem_reg_0_255_3_3_i_65_n_0
    SLICE_X44Y35         MUXF7 (Prop_muxf7_I1_O)      0.217    15.969 r  DATAMEM/mem_reg_0_255_3_3_i_33/O
                         net (fo=1, routed)           0.000    15.969    DATAMEM/mem_reg_0_255_3_3_i_33_n_0
    SLICE_X44Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    16.063 r  DATAMEM/mem_reg_0_255_3_3_i_17/O
                         net (fo=1, routed)           0.594    16.657    CPU/REGFILE/mem_reg_0_255_3_3_i_3_3
    SLICE_X47Y36         LUT6 (Prop_lut6_I4_O)        0.316    16.973 r  CPU/REGFILE/mem_reg_0_255_3_3_i_8_comp_1/O
                         net (fo=1, routed)           0.398    17.371    CPU/REGFILE/mem_reg_0_255_3_3_i_8_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I3_O)        0.124    17.495 r  CPU/REGFILE/mem_reg_0_255_3_3_i_3_comp/O
                         net (fo=2, routed)           0.160    17.654    CPU/REGFILE/DATAMEM/data_out0[3]
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.778 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.642    18.420    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.124    18.544 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1_comp/O
                         net (fo=517, routed)         1.379    19.923    DATAMEM/mem_reg_16640_16895_3_3/D
    SLICE_X42Y50         RAMS64E                                      r  DATAMEM/mem_reg_16640_16895_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.438    14.779    DATAMEM/mem_reg_16640_16895_3_3/WCLK
    SLICE_X42Y50         RAMS64E                                      r  DATAMEM/mem_reg_16640_16895_3_3/RAMS64E_A/CLK
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X42Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.198    DATAMEM/mem_reg_16640_16895_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                         -19.923    
  -------------------------------------------------------------------
                         slack                                 -5.725    

Slack (VIOLATED) :        -5.717ns  (required time - arrival time)
  Source:                 CPU/pc_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_15872_16127_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.841ns  (logic 4.047ns (27.272%)  route 10.794ns (72.728%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.567     5.088    CPU/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  CPU/pc_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  CPU/pc_reg[5]_replica/Q
                         net (fo=15, routed)          0.908     6.452    CPU/REGFILE/p_address[5]_repN_alias
    SLICE_X53Y36         LUT5 (Prop_lut5_I2_O)        0.124     6.576 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_9/O
                         net (fo=32, routed)          1.298     7.874    CPU/REGFILE/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X50Y32         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.024 r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=18, routed)          0.792     8.816    CPU/REGFILE/A_0[0]
    SLICE_X48Y31         LUT4 (Prop_lut4_I2_O)        0.328     9.144 r  CPU/REGFILE/i__carry_i_4_comp/O
                         net (fo=1, routed)           0.000     9.144    CPU/ALU/S[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.391 r  CPU/ALU/S0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.699    10.090    CPU/ALU/S0_inferred__0/i__carry_n_7
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.299    10.389 r  CPU/ALU/mem_reg_0_255_0_0_i_33/O
                         net (fo=13, routed)          0.530    10.919    CPU/REGFILE/num3_reg[3]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124    11.043 r  CPU/REGFILE/mem_reg_4608_4863_0_0_i_2/O
                         net (fo=160, routed)         2.019    13.062    DATAMEM/mem_reg_22784_23039_0_0/A0
    SLICE_X10Y26         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.661    13.724 r  DATAMEM/mem_reg_22784_23039_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.724    DATAMEM/mem_reg_22784_23039_0_0/OC
    SLICE_X10Y26         MUXF7 (Prop_muxf7_I1_O)      0.247    13.971 r  DATAMEM/mem_reg_22784_23039_0_0/F7.B/O
                         net (fo=1, routed)           0.000    13.971    DATAMEM/mem_reg_22784_23039_0_0/O0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    14.069 r  DATAMEM/mem_reg_22784_23039_0_0/F8/O
                         net (fo=1, routed)           1.160    15.229    DATAMEM/mem_reg_22784_23039_0_0_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I3_O)        0.319    15.548 r  DATAMEM/mem_reg_0_255_0_0_i_104/O
                         net (fo=1, routed)           0.000    15.548    DATAMEM/mem_reg_0_255_0_0_i_104_n_0
    SLICE_X37Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    15.760 r  DATAMEM/mem_reg_0_255_0_0_i_83/O
                         net (fo=1, routed)           0.000    15.760    DATAMEM/mem_reg_0_255_0_0_i_83_n_0
    SLICE_X37Y22         MUXF8 (Prop_muxf8_I1_O)      0.094    15.854 r  DATAMEM/mem_reg_0_255_0_0_i_71/O
                         net (fo=2, routed)           0.830    16.684    DATAMEM/mem_reg_0_255_0_0_i_71_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I3_O)        0.316    17.000 r  DATAMEM/mem_reg_0_255_0_0_i_45/O
                         net (fo=1, routed)           0.264    17.265    CPU/REGFILE/mem_reg_0_255_0_0_i_12_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I5_O)        0.124    17.389 r  CPU/REGFILE/mem_reg_0_255_0_0_i_34_comp_2/O
                         net (fo=1, routed)           0.407    17.796    CPU/REGFILE/DATAMEM/data_out0[0]
    SLICE_X45Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.920 r  CPU/REGFILE/mem_reg_0_255_0_0_i_12_comp_1/O
                         net (fo=1, routed)           0.317    18.237    CPU/REGFILE/mem_reg_0_255_0_0_i_12_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124    18.361 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1_comp/O
                         net (fo=517, routed)         1.569    19.929    DATAMEM/mem_reg_15872_16127_0_0/D
    SLICE_X10Y32         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.443    14.784    DATAMEM/mem_reg_15872_16127_0_0/WCLK
    SLICE_X10Y32         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_0_0/RAMS64E_A/CLK
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X10Y32         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.212    DATAMEM/mem_reg_15872_16127_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.212    
                         arrival time                         -19.929    
  -------------------------------------------------------------------
                         slack                                 -5.717    

Slack (VIOLATED) :        -5.709ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_1536_1791_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.830ns  (logic 4.160ns (28.051%)  route 10.670ns (71.949%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT6=7 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.567     5.088    CPU/clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  CPU/pc_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  CPU/pc_reg[4]_replica/Q
                         net (fo=16, routed)          1.055     6.600    CPU/REGFILE/p_address[4]_repN_alias
    SLICE_X53Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.724 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          0.838     7.562    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X50Y37         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.686 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.548     8.234    CPU/REGFILE/B[1]
    SLICE_X53Y34         LUT3 (Prop_lut3_I1_O)        0.124     8.358 r  CPU/REGFILE/i__carry_i_7/O
                         net (fo=4, routed)           0.672     9.030    CPU/ALU/B_selected[0]
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.154 r  CPU/ALU/mem_reg_0_255_0_0_i_67/O
                         net (fo=1, routed)           0.000     9.154    CPU/REGFILE/mem_reg_0_255_0_0_i_33[1]
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.704    CPU/REGFILE/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.943 r  CPU/REGFILE/mem_reg_0_255_0_0_i_40/O[2]
                         net (fo=1, routed)           0.583    10.525    CPU/REGFILE/mem_reg_0_255_0_0_i_40_n_5
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.302    10.827 r  CPU/REGFILE/mem_reg_0_255_0_0_i_18/O
                         net (fo=1, routed)           0.000    10.827    CPU/REGFILE/mem_reg_0_255_0_0_i_18_n_0
    SLICE_X53Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    11.039 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3081, routed)        2.404    13.443    DATAMEM/mem_reg_3072_3327_3_3/A6
    SLICE_X30Y7          MUXF7 (Prop_muxf7_S_O)       0.489    13.932 r  DATAMEM/mem_reg_3072_3327_3_3/F7.B/O
                         net (fo=1, routed)           0.000    13.932    DATAMEM/mem_reg_3072_3327_3_3/O0
    SLICE_X30Y7          MUXF8 (Prop_muxf8_I0_O)      0.098    14.030 r  DATAMEM/mem_reg_3072_3327_3_3/F8/O
                         net (fo=1, routed)           1.402    15.433    DATAMEM/mem_reg_3072_3327_3_3_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.319    15.752 r  DATAMEM/mem_reg_0_255_3_3_i_65/O
                         net (fo=1, routed)           0.000    15.752    DATAMEM/mem_reg_0_255_3_3_i_65_n_0
    SLICE_X44Y35         MUXF7 (Prop_muxf7_I1_O)      0.217    15.969 r  DATAMEM/mem_reg_0_255_3_3_i_33/O
                         net (fo=1, routed)           0.000    15.969    DATAMEM/mem_reg_0_255_3_3_i_33_n_0
    SLICE_X44Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    16.063 r  DATAMEM/mem_reg_0_255_3_3_i_17/O
                         net (fo=1, routed)           0.594    16.657    CPU/REGFILE/mem_reg_0_255_3_3_i_3_3
    SLICE_X47Y36         LUT6 (Prop_lut6_I4_O)        0.316    16.973 r  CPU/REGFILE/mem_reg_0_255_3_3_i_8_comp_1/O
                         net (fo=1, routed)           0.398    17.371    CPU/REGFILE/mem_reg_0_255_3_3_i_8_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I3_O)        0.124    17.495 r  CPU/REGFILE/mem_reg_0_255_3_3_i_3_comp/O
                         net (fo=2, routed)           0.160    17.654    CPU/REGFILE/DATAMEM/data_out0[3]
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.778 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.642    18.420    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.124    18.544 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1_comp/O
                         net (fo=517, routed)         1.374    19.918    DATAMEM/mem_reg_1536_1791_3_3/D
    SLICE_X14Y31         RAMS64E                                      r  DATAMEM/mem_reg_1536_1791_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.440    14.781    DATAMEM/mem_reg_1536_1791_3_3/WCLK
    SLICE_X14Y31         RAMS64E                                      r  DATAMEM/mem_reg_1536_1791_3_3/RAMS64E_A/CLK
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X14Y31         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.209    DATAMEM/mem_reg_1536_1791_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                         -19.918    
  -------------------------------------------------------------------
                         slack                                 -5.709    

Slack (VIOLATED) :        -5.698ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_21504_21759_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.823ns  (logic 4.160ns (28.064%)  route 10.663ns (71.936%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT6=7 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.567     5.088    CPU/clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  CPU/pc_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  CPU/pc_reg[4]_replica/Q
                         net (fo=16, routed)          1.055     6.600    CPU/REGFILE/p_address[4]_repN_alias
    SLICE_X53Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.724 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          0.838     7.562    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X50Y37         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.686 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.548     8.234    CPU/REGFILE/B[1]
    SLICE_X53Y34         LUT3 (Prop_lut3_I1_O)        0.124     8.358 r  CPU/REGFILE/i__carry_i_7/O
                         net (fo=4, routed)           0.672     9.030    CPU/ALU/B_selected[0]
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.154 r  CPU/ALU/mem_reg_0_255_0_0_i_67/O
                         net (fo=1, routed)           0.000     9.154    CPU/REGFILE/mem_reg_0_255_0_0_i_33[1]
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.704    CPU/REGFILE/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.943 r  CPU/REGFILE/mem_reg_0_255_0_0_i_40/O[2]
                         net (fo=1, routed)           0.583    10.525    CPU/REGFILE/mem_reg_0_255_0_0_i_40_n_5
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.302    10.827 r  CPU/REGFILE/mem_reg_0_255_0_0_i_18/O
                         net (fo=1, routed)           0.000    10.827    CPU/REGFILE/mem_reg_0_255_0_0_i_18_n_0
    SLICE_X53Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    11.039 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3081, routed)        2.404    13.443    DATAMEM/mem_reg_3072_3327_3_3/A6
    SLICE_X30Y7          MUXF7 (Prop_muxf7_S_O)       0.489    13.932 r  DATAMEM/mem_reg_3072_3327_3_3/F7.B/O
                         net (fo=1, routed)           0.000    13.932    DATAMEM/mem_reg_3072_3327_3_3/O0
    SLICE_X30Y7          MUXF8 (Prop_muxf8_I0_O)      0.098    14.030 r  DATAMEM/mem_reg_3072_3327_3_3/F8/O
                         net (fo=1, routed)           1.402    15.433    DATAMEM/mem_reg_3072_3327_3_3_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.319    15.752 r  DATAMEM/mem_reg_0_255_3_3_i_65/O
                         net (fo=1, routed)           0.000    15.752    DATAMEM/mem_reg_0_255_3_3_i_65_n_0
    SLICE_X44Y35         MUXF7 (Prop_muxf7_I1_O)      0.217    15.969 r  DATAMEM/mem_reg_0_255_3_3_i_33/O
                         net (fo=1, routed)           0.000    15.969    DATAMEM/mem_reg_0_255_3_3_i_33_n_0
    SLICE_X44Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    16.063 r  DATAMEM/mem_reg_0_255_3_3_i_17/O
                         net (fo=1, routed)           0.594    16.657    CPU/REGFILE/mem_reg_0_255_3_3_i_3_3
    SLICE_X47Y36         LUT6 (Prop_lut6_I4_O)        0.316    16.973 r  CPU/REGFILE/mem_reg_0_255_3_3_i_8_comp_1/O
                         net (fo=1, routed)           0.398    17.371    CPU/REGFILE/mem_reg_0_255_3_3_i_8_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I3_O)        0.124    17.495 r  CPU/REGFILE/mem_reg_0_255_3_3_i_3_comp/O
                         net (fo=2, routed)           0.160    17.654    CPU/REGFILE/DATAMEM/data_out0[3]
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.778 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.642    18.420    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.124    18.544 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1_comp/O
                         net (fo=517, routed)         1.368    19.912    DATAMEM/mem_reg_21504_21759_3_3/D
    SLICE_X14Y36         RAMS64E                                      r  DATAMEM/mem_reg_21504_21759_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.445    14.786    DATAMEM/mem_reg_21504_21759_3_3/WCLK
    SLICE_X14Y36         RAMS64E                                      r  DATAMEM/mem_reg_21504_21759_3_3/RAMS64E_A/CLK
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X14Y36         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.214    DATAMEM/mem_reg_21504_21759_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                         -19.912    
  -------------------------------------------------------------------
                         slack                                 -5.698    

Slack (VIOLATED) :        -5.690ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_10496_10751_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.806ns  (logic 4.160ns (28.096%)  route 10.646ns (71.904%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT6=7 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.567     5.088    CPU/clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  CPU/pc_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  CPU/pc_reg[4]_replica/Q
                         net (fo=16, routed)          1.055     6.600    CPU/REGFILE/p_address[4]_repN_alias
    SLICE_X53Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.724 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          0.838     7.562    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X50Y37         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.686 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.548     8.234    CPU/REGFILE/B[1]
    SLICE_X53Y34         LUT3 (Prop_lut3_I1_O)        0.124     8.358 r  CPU/REGFILE/i__carry_i_7/O
                         net (fo=4, routed)           0.672     9.030    CPU/ALU/B_selected[0]
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.154 r  CPU/ALU/mem_reg_0_255_0_0_i_67/O
                         net (fo=1, routed)           0.000     9.154    CPU/REGFILE/mem_reg_0_255_0_0_i_33[1]
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.704    CPU/REGFILE/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.943 r  CPU/REGFILE/mem_reg_0_255_0_0_i_40/O[2]
                         net (fo=1, routed)           0.583    10.525    CPU/REGFILE/mem_reg_0_255_0_0_i_40_n_5
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.302    10.827 r  CPU/REGFILE/mem_reg_0_255_0_0_i_18/O
                         net (fo=1, routed)           0.000    10.827    CPU/REGFILE/mem_reg_0_255_0_0_i_18_n_0
    SLICE_X53Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    11.039 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3081, routed)        2.404    13.443    DATAMEM/mem_reg_3072_3327_3_3/A6
    SLICE_X30Y7          MUXF7 (Prop_muxf7_S_O)       0.489    13.932 r  DATAMEM/mem_reg_3072_3327_3_3/F7.B/O
                         net (fo=1, routed)           0.000    13.932    DATAMEM/mem_reg_3072_3327_3_3/O0
    SLICE_X30Y7          MUXF8 (Prop_muxf8_I0_O)      0.098    14.030 r  DATAMEM/mem_reg_3072_3327_3_3/F8/O
                         net (fo=1, routed)           1.402    15.433    DATAMEM/mem_reg_3072_3327_3_3_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.319    15.752 r  DATAMEM/mem_reg_0_255_3_3_i_65/O
                         net (fo=1, routed)           0.000    15.752    DATAMEM/mem_reg_0_255_3_3_i_65_n_0
    SLICE_X44Y35         MUXF7 (Prop_muxf7_I1_O)      0.217    15.969 r  DATAMEM/mem_reg_0_255_3_3_i_33/O
                         net (fo=1, routed)           0.000    15.969    DATAMEM/mem_reg_0_255_3_3_i_33_n_0
    SLICE_X44Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    16.063 r  DATAMEM/mem_reg_0_255_3_3_i_17/O
                         net (fo=1, routed)           0.594    16.657    CPU/REGFILE/mem_reg_0_255_3_3_i_3_3
    SLICE_X47Y36         LUT6 (Prop_lut6_I4_O)        0.316    16.973 r  CPU/REGFILE/mem_reg_0_255_3_3_i_8_comp_1/O
                         net (fo=1, routed)           0.398    17.371    CPU/REGFILE/mem_reg_0_255_3_3_i_8_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I3_O)        0.124    17.495 r  CPU/REGFILE/mem_reg_0_255_3_3_i_3_comp/O
                         net (fo=2, routed)           0.160    17.654    CPU/REGFILE/DATAMEM/data_out0[3]
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.778 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.642    18.420    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.124    18.544 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1_comp/O
                         net (fo=517, routed)         1.351    19.895    DATAMEM/mem_reg_10496_10751_3_3/D
    SLICE_X12Y27         RAMS64E                                      r  DATAMEM/mem_reg_10496_10751_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.436    14.777    DATAMEM/mem_reg_10496_10751_3_3/WCLK
    SLICE_X12Y27         RAMS64E                                      r  DATAMEM/mem_reg_10496_10751_3_3/RAMS64E_A/CLK
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X12Y27         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.205    DATAMEM/mem_reg_10496_10751_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                         -19.895    
  -------------------------------------------------------------------
                         slack                                 -5.690    

Slack (VIOLATED) :        -5.689ns  (required time - arrival time)
  Source:                 CPU/pc_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_3328_3583_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.813ns  (logic 4.160ns (28.084%)  route 10.653ns (71.916%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT6=7 MUXF7=3 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.567     5.088    CPU/clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  CPU/pc_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  CPU/pc_reg[4]_replica/Q
                         net (fo=16, routed)          1.055     6.600    CPU/REGFILE/p_address[4]_repN_alias
    SLICE_X53Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.724 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=32, routed)          0.838     7.562    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X50Y37         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.686 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.548     8.234    CPU/REGFILE/B[1]
    SLICE_X53Y34         LUT3 (Prop_lut3_I1_O)        0.124     8.358 r  CPU/REGFILE/i__carry_i_7/O
                         net (fo=4, routed)           0.672     9.030    CPU/ALU/B_selected[0]
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.154 r  CPU/ALU/mem_reg_0_255_0_0_i_67/O
                         net (fo=1, routed)           0.000     9.154    CPU/REGFILE/mem_reg_0_255_0_0_i_33[1]
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.704 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.704    CPU/REGFILE/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.943 r  CPU/REGFILE/mem_reg_0_255_0_0_i_40/O[2]
                         net (fo=1, routed)           0.583    10.525    CPU/REGFILE/mem_reg_0_255_0_0_i_40_n_5
    SLICE_X53Y33         LUT6 (Prop_lut6_I5_O)        0.302    10.827 r  CPU/REGFILE/mem_reg_0_255_0_0_i_18/O
                         net (fo=1, routed)           0.000    10.827    CPU/REGFILE/mem_reg_0_255_0_0_i_18_n_0
    SLICE_X53Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    11.039 r  CPU/REGFILE/mem_reg_0_255_0_0_i_4/O
                         net (fo=3081, routed)        2.404    13.443    DATAMEM/mem_reg_3072_3327_3_3/A6
    SLICE_X30Y7          MUXF7 (Prop_muxf7_S_O)       0.489    13.932 r  DATAMEM/mem_reg_3072_3327_3_3/F7.B/O
                         net (fo=1, routed)           0.000    13.932    DATAMEM/mem_reg_3072_3327_3_3/O0
    SLICE_X30Y7          MUXF8 (Prop_muxf8_I0_O)      0.098    14.030 r  DATAMEM/mem_reg_3072_3327_3_3/F8/O
                         net (fo=1, routed)           1.402    15.433    DATAMEM/mem_reg_3072_3327_3_3_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.319    15.752 r  DATAMEM/mem_reg_0_255_3_3_i_65/O
                         net (fo=1, routed)           0.000    15.752    DATAMEM/mem_reg_0_255_3_3_i_65_n_0
    SLICE_X44Y35         MUXF7 (Prop_muxf7_I1_O)      0.217    15.969 r  DATAMEM/mem_reg_0_255_3_3_i_33/O
                         net (fo=1, routed)           0.000    15.969    DATAMEM/mem_reg_0_255_3_3_i_33_n_0
    SLICE_X44Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    16.063 r  DATAMEM/mem_reg_0_255_3_3_i_17/O
                         net (fo=1, routed)           0.594    16.657    CPU/REGFILE/mem_reg_0_255_3_3_i_3_3
    SLICE_X47Y36         LUT6 (Prop_lut6_I4_O)        0.316    16.973 r  CPU/REGFILE/mem_reg_0_255_3_3_i_8_comp_1/O
                         net (fo=1, routed)           0.398    17.371    CPU/REGFILE/mem_reg_0_255_3_3_i_8_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I3_O)        0.124    17.495 r  CPU/REGFILE/mem_reg_0_255_3_3_i_3_comp/O
                         net (fo=2, routed)           0.160    17.654    CPU/REGFILE/DATAMEM/data_out0[3]
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.778 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.642    18.420    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.124    18.544 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1_comp/O
                         net (fo=517, routed)         1.357    19.901    DATAMEM/mem_reg_3328_3583_3_3/D
    SLICE_X30Y10         RAMS64E                                      r  DATAMEM/mem_reg_3328_3583_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.443    14.784    DATAMEM/mem_reg_3328_3583_3_3/WCLK
    SLICE_X30Y10         RAMS64E                                      r  DATAMEM/mem_reg_3328_3583_3_3/RAMS64E_A/CLK
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X30Y10         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.212    DATAMEM/mem_reg_3328_3583_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.212    
                         arrival time                         -19.901    
  -------------------------------------------------------------------
                         slack                                 -5.689    

Slack (VIOLATED) :        -5.688ns  (required time - arrival time)
  Source:                 CPU/pc_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_22784_23039_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.805ns  (logic 4.047ns (27.339%)  route 10.757ns (72.661%))
  Logic Levels:           16  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.567     5.088    CPU/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  CPU/pc_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  CPU/pc_reg[5]_replica/Q
                         net (fo=15, routed)          0.908     6.452    CPU/REGFILE/p_address[5]_repN_alias
    SLICE_X53Y36         LUT5 (Prop_lut5_I2_O)        0.124     6.576 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_9/O
                         net (fo=32, routed)          1.298     7.874    CPU/REGFILE/regs_reg_r1_0_31_0_5/ADDRA0
    SLICE_X50Y32         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.024 r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/O
                         net (fo=18, routed)          0.792     8.816    CPU/REGFILE/A_0[0]
    SLICE_X48Y31         LUT4 (Prop_lut4_I2_O)        0.328     9.144 r  CPU/REGFILE/i__carry_i_4_comp/O
                         net (fo=1, routed)           0.000     9.144    CPU/ALU/S[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.391 r  CPU/ALU/S0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.699    10.090    CPU/ALU/S0_inferred__0/i__carry_n_7
    SLICE_X51Y30         LUT3 (Prop_lut3_I0_O)        0.299    10.389 r  CPU/ALU/mem_reg_0_255_0_0_i_33/O
                         net (fo=13, routed)          0.530    10.919    CPU/REGFILE/num3_reg[3]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124    11.043 r  CPU/REGFILE/mem_reg_4608_4863_0_0_i_2/O
                         net (fo=160, routed)         2.019    13.062    DATAMEM/mem_reg_22784_23039_0_0/A0
    SLICE_X10Y26         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.661    13.724 r  DATAMEM/mem_reg_22784_23039_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    13.724    DATAMEM/mem_reg_22784_23039_0_0/OC
    SLICE_X10Y26         MUXF7 (Prop_muxf7_I1_O)      0.247    13.971 r  DATAMEM/mem_reg_22784_23039_0_0/F7.B/O
                         net (fo=1, routed)           0.000    13.971    DATAMEM/mem_reg_22784_23039_0_0/O0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    14.069 r  DATAMEM/mem_reg_22784_23039_0_0/F8/O
                         net (fo=1, routed)           1.160    15.229    DATAMEM/mem_reg_22784_23039_0_0_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I3_O)        0.319    15.548 r  DATAMEM/mem_reg_0_255_0_0_i_104/O
                         net (fo=1, routed)           0.000    15.548    DATAMEM/mem_reg_0_255_0_0_i_104_n_0
    SLICE_X37Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    15.760 r  DATAMEM/mem_reg_0_255_0_0_i_83/O
                         net (fo=1, routed)           0.000    15.760    DATAMEM/mem_reg_0_255_0_0_i_83_n_0
    SLICE_X37Y22         MUXF8 (Prop_muxf8_I1_O)      0.094    15.854 r  DATAMEM/mem_reg_0_255_0_0_i_71/O
                         net (fo=2, routed)           0.830    16.684    DATAMEM/mem_reg_0_255_0_0_i_71_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I3_O)        0.316    17.000 r  DATAMEM/mem_reg_0_255_0_0_i_45/O
                         net (fo=1, routed)           0.264    17.265    CPU/REGFILE/mem_reg_0_255_0_0_i_12_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I5_O)        0.124    17.389 r  CPU/REGFILE/mem_reg_0_255_0_0_i_34_comp_2/O
                         net (fo=1, routed)           0.407    17.796    CPU/REGFILE/DATAMEM/data_out0[0]
    SLICE_X45Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.920 r  CPU/REGFILE/mem_reg_0_255_0_0_i_12_comp_1/O
                         net (fo=1, routed)           0.317    18.237    CPU/REGFILE/mem_reg_0_255_0_0_i_12_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.124    18.361 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1_comp/O
                         net (fo=517, routed)         1.532    19.893    DATAMEM/mem_reg_22784_23039_0_0/D
    SLICE_X10Y26         RAMS64E                                      r  DATAMEM/mem_reg_22784_23039_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.436    14.777    DATAMEM/mem_reg_22784_23039_0_0/WCLK
    SLICE_X10Y26         RAMS64E                                      r  DATAMEM/mem_reg_22784_23039_0_0/RAMS64E_A/CLK
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X10Y26         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.205    DATAMEM/mem_reg_22784_23039_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                         -19.893    
  -------------------------------------------------------------------
                         slack                                 -5.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.490%)  route 0.285ns (60.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.564     1.447    CPU/clk_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CPU/pc_reg[4]/Q
                         net (fo=19, routed)          0.162     1.751    CPU/REGFILE/p_address[2]
    SLICE_X53Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.796 r  CPU/REGFILE/pc[6]_i_1/O
                         net (fo=2, routed)           0.123     1.918    CPU/REGFILE_n_191
    SLICE_X53Y37         FDRE                                         r  CPU/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.833     1.960    CPU/clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  CPU/pc_reg[6]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X53Y37         FDRE (Hold_fdre_C_D)         0.070     1.531    CPU/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 CPU/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc_reg[6]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.433%)  route 0.354ns (65.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.564     1.447    CPU/clk_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  CPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CPU/pc_reg[4]/Q
                         net (fo=19, routed)          0.162     1.751    CPU/REGFILE/p_address[2]
    SLICE_X53Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.796 r  CPU/REGFILE/pc[6]_i_1/O
                         net (fo=2, routed)           0.192     1.987    CPU/REGFILE_n_191
    SLICE_X51Y38         FDRE                                         r  CPU/pc_reg[6]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.835     1.962    CPU/clk_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  CPU/pc_reg[6]_replica/C
                         clock pessimism             -0.515     1.447    
    SLICE_X51Y38         FDRE (Hold_fdre_C_D)         0.059     1.506    CPU/pc_reg[6]_replica
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 DATAMEM/genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.274%)  route 0.472ns (71.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.595     1.478    DATAMEM/genblk1[0].fDiv/CLK
    SLICE_X62Y45         FDRE                                         r  DATAMEM/genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  DATAMEM/genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.472     2.091    DATAMEM/genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X62Y45         LUT1 (Prop_lut1_I0_O)        0.045     2.136 r  DATAMEM/genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     2.136    DATAMEM/genblk1[0].fDiv/p_0_in
    SLICE_X62Y45         FDRE                                         r  DATAMEM/genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.866     1.993    DATAMEM/genblk1[0].fDiv/CLK
    SLICE_X62Y45         FDRE                                         r  DATAMEM/genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X62Y45         FDRE (Hold_fdre_C_D)         0.091     1.569    DATAMEM/genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_30_31/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.430%)  route 0.823ns (81.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.562     1.445    CPU/clk_IBUF_BUFG
    SLICE_X53Y36         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CPU/pc_reg[2]/Q
                         net (fo=18, routed)          0.517     2.103    CPU/REGFILE/p_address[0]
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.045     2.148 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=92, routed)          0.306     2.454    CPU/REGFILE/regs_reg_r1_0_31_30_31/A1
    SLICE_X64Y41         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_30_31/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.865     1.992    CPU/REGFILE/regs_reg_r1_0_31_30_31/WCLK
    SLICE_X64Y41         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_30_31/DP/CLK
                         clock pessimism             -0.478     1.514    
    SLICE_X64Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.823    CPU/REGFILE/regs_reg_r1_0_31_30_31/DP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_30_31/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.430%)  route 0.823ns (81.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.562     1.445    CPU/clk_IBUF_BUFG
    SLICE_X53Y36         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CPU/pc_reg[2]/Q
                         net (fo=18, routed)          0.517     2.103    CPU/REGFILE/p_address[0]
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.045     2.148 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=92, routed)          0.306     2.454    CPU/REGFILE/regs_reg_r1_0_31_30_31/A1
    SLICE_X64Y41         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_30_31/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.865     1.992    CPU/REGFILE/regs_reg_r1_0_31_30_31/WCLK
    SLICE_X64Y41         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_30_31/SP/CLK
                         clock pessimism             -0.478     1.514    
    SLICE_X64Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.823    CPU/REGFILE/regs_reg_r1_0_31_30_31/SP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_30_31__0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.430%)  route 0.823ns (81.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.562     1.445    CPU/clk_IBUF_BUFG
    SLICE_X53Y36         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CPU/pc_reg[2]/Q
                         net (fo=18, routed)          0.517     2.103    CPU/REGFILE/p_address[0]
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.045     2.148 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=92, routed)          0.306     2.454    CPU/REGFILE/regs_reg_r1_0_31_30_31__0/A1
    SLICE_X64Y41         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_30_31__0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.865     1.992    CPU/REGFILE/regs_reg_r1_0_31_30_31__0/WCLK
    SLICE_X64Y41         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_30_31__0/DP/CLK
                         clock pessimism             -0.478     1.514    
    SLICE_X64Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.823    CPU/REGFILE/regs_reg_r1_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_30_31__0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.430%)  route 0.823ns (81.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.562     1.445    CPU/clk_IBUF_BUFG
    SLICE_X53Y36         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CPU/pc_reg[2]/Q
                         net (fo=18, routed)          0.517     2.103    CPU/REGFILE/p_address[0]
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.045     2.148 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=92, routed)          0.306     2.454    CPU/REGFILE/regs_reg_r1_0_31_30_31__0/A1
    SLICE_X64Y41         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_30_31__0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.865     1.992    CPU/REGFILE/regs_reg_r1_0_31_30_31__0/WCLK
    SLICE_X64Y41         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_30_31__0/SP/CLK
                         clock pessimism             -0.478     1.514    
    SLICE_X64Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.823    CPU/REGFILE/regs_reg_r1_0_31_30_31__0/SP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r2_0_31_30_31/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.430%)  route 0.823ns (81.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.562     1.445    CPU/clk_IBUF_BUFG
    SLICE_X53Y36         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CPU/pc_reg[2]/Q
                         net (fo=18, routed)          0.517     2.103    CPU/REGFILE/p_address[0]
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.045     2.148 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=92, routed)          0.306     2.454    CPU/REGFILE/regs_reg_r2_0_31_30_31/A1
    SLICE_X64Y41         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_30_31/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.865     1.992    CPU/REGFILE/regs_reg_r2_0_31_30_31/WCLK
    SLICE_X64Y41         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_30_31/DP/CLK
                         clock pessimism             -0.478     1.514    
    SLICE_X64Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.823    CPU/REGFILE/regs_reg_r2_0_31_30_31/DP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r2_0_31_30_31/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.430%)  route 0.823ns (81.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.562     1.445    CPU/clk_IBUF_BUFG
    SLICE_X53Y36         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CPU/pc_reg[2]/Q
                         net (fo=18, routed)          0.517     2.103    CPU/REGFILE/p_address[0]
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.045     2.148 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=92, routed)          0.306     2.454    CPU/REGFILE/regs_reg_r2_0_31_30_31/A1
    SLICE_X64Y41         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_30_31/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.865     1.992    CPU/REGFILE/regs_reg_r2_0_31_30_31/WCLK
    SLICE_X64Y41         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_30_31/SP/CLK
                         clock pessimism             -0.478     1.514    
    SLICE_X64Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.823    CPU/REGFILE/regs_reg_r2_0_31_30_31/SP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r2_0_31_30_31__0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.430%)  route 0.823ns (81.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.562     1.445    CPU/clk_IBUF_BUFG
    SLICE_X53Y36         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CPU/pc_reg[2]/Q
                         net (fo=18, routed)          0.517     2.103    CPU/REGFILE/p_address[0]
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.045     2.148 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_12/O
                         net (fo=92, routed)          0.306     2.454    CPU/REGFILE/regs_reg_r2_0_31_30_31__0/A1
    SLICE_X64Y41         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_30_31__0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.865     1.992    CPU/REGFILE/regs_reg_r2_0_31_30_31__0/WCLK
    SLICE_X64Y41         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_30_31__0/DP/CLK
                         clock pessimism             -0.478     1.514    
    SLICE_X64Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.823    CPU/REGFILE/regs_reg_r2_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.631    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X48Y29   CPU/c_flag_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y36   CPU/pc_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y37   CPU/pc_reg[2]_replica/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y36   CPU/pc_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X51Y38   CPU/pc_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y37   CPU/pc_reg[4]_replica/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X55Y34   CPU/pc_reg[4]_replica_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y33   CPU/pc_reg[4]_replica_2/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y38   CPU/pc_reg[5]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y32   CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DATAMEM/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.368ns  (logic 4.468ns (47.702%)  route 4.899ns (52.298%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  DATAMEM/q7seg/ps_reg[1]/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.124     1.580    DATAMEM/q7seg/ps[1]
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124     1.704 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.117     2.821    DATAMEM/q7seg/sel0[1]
    SLICE_X65Y37         LUT4 (Prop_lut4_I3_O)        0.154     2.975 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.658     5.633    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734     9.368 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.368    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.209ns  (logic 4.438ns (48.196%)  route 4.771ns (51.804%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  DATAMEM/q7seg/ps_reg[0]/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.136     1.592    DATAMEM/q7seg/ps[0]
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.124     1.716 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.165     2.881    DATAMEM/q7seg/sel0[3]
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.152     3.033 r  DATAMEM/q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.470     5.503    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706     9.209 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.209    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.939ns  (logic 4.476ns (50.070%)  route 4.463ns (49.930%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  DATAMEM/q7seg/ps_reg[0]/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.136     1.592    DATAMEM/q7seg/ps[0]
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.124     1.716 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.167     2.883    DATAMEM/q7seg/sel0[3]
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.152     3.035 r  DATAMEM/q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.160     5.195    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     8.939 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.939    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.917ns  (logic 4.224ns (47.369%)  route 4.693ns (52.631%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  DATAMEM/q7seg/ps_reg[1]/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.124     1.580    DATAMEM/q7seg/ps[1]
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124     1.704 f  DATAMEM/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.119     2.823    DATAMEM/q7seg/sel0[1]
    SLICE_X65Y37         LUT4 (Prop_lut4_I1_O)        0.124     2.947 r  DATAMEM/q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.450     5.397    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.917 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.917    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.775ns  (logic 4.239ns (48.312%)  route 4.535ns (51.688%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  DATAMEM/q7seg/ps_reg[1]/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.124     1.580    DATAMEM/q7seg/ps[1]
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124     1.704 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.117     2.821    DATAMEM/q7seg/sel0[1]
    SLICE_X65Y37         LUT4 (Prop_lut4_I2_O)        0.124     2.945 r  DATAMEM/q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.294     5.239    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.775 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.775    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.645ns  (logic 4.233ns (48.964%)  route 4.412ns (51.036%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  DATAMEM/q7seg/ps_reg[0]/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.136     1.592    DATAMEM/q7seg/ps[0]
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.124     1.716 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.167     2.883    DATAMEM/q7seg/sel0[3]
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.124     3.007 r  DATAMEM/q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.109     5.116    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.645 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.645    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.622ns  (logic 4.215ns (48.883%)  route 4.407ns (51.117%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  DATAMEM/q7seg/ps_reg[0]/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.136     1.592    DATAMEM/q7seg/ps[0]
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.124     1.716 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.165     2.881    DATAMEM/q7seg/sel0[3]
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.124     3.005 r  DATAMEM/q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.107     5.111    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.622 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.622    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.225ns  (logic 4.326ns (59.882%)  route 2.898ns (40.118%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  DATAMEM/q7seg/ps_reg[1]/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DATAMEM/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.833     1.289    DATAMEM/q7seg/ps[1]
    SLICE_X65Y35         LUT2 (Prop_lut2_I0_O)        0.152     1.441 r  DATAMEM/q7seg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.065     3.506    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     7.225 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.225    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.198ns  (logic 4.333ns (60.196%)  route 2.865ns (39.804%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  DATAMEM/q7seg/ps_reg[1]/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  DATAMEM/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.834     1.290    DATAMEM/q7seg/ps[1]
    SLICE_X65Y35         LUT2 (Prop_lut2_I1_O)        0.152     1.442 r  DATAMEM/q7seg/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.031     3.473    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     7.198 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.198    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.794ns  (logic 4.079ns (60.042%)  route 2.715ns (39.958%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  DATAMEM/q7seg/ps_reg[1]/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DATAMEM/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.834     1.290    DATAMEM/q7seg/ps[1]
    SLICE_X65Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.414 r  DATAMEM/q7seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.881     3.295    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.794 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.794    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DATAMEM/fdivTarget/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/fdivTarget/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE                         0.000     0.000 r  DATAMEM/fdivTarget/clkDiv_reg/C
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DATAMEM/fdivTarget/clkDiv_reg/Q
                         net (fo=3, routed)           0.168     0.309    DATAMEM/fdivTarget/CLK
    SLICE_X65Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  DATAMEM/fdivTarget/clkDiv_i_1__17/O
                         net (fo=1, routed)           0.000     0.354    DATAMEM/fdivTarget/clkDiv_i_1__17_n_0
    SLICE_X65Y38         FDRE                                         r  DATAMEM/fdivTarget/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/genblk1[10].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/genblk1[10].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE                         0.000     0.000 r  DATAMEM/genblk1[10].fDiv/clkDiv_reg/C
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DATAMEM/genblk1[10].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    DATAMEM/genblk1[10].fDiv/clkDiv_reg_0
    SLICE_X55Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  DATAMEM/genblk1[10].fDiv/clkDiv_i_1__9/O
                         net (fo=1, routed)           0.000     0.354    DATAMEM/genblk1[10].fDiv/clkDiv_i_1__9_n_0
    SLICE_X55Y46         FDRE                                         r  DATAMEM/genblk1[10].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/genblk1[11].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/genblk1[11].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE                         0.000     0.000 r  DATAMEM/genblk1[11].fDiv/clkDiv_reg/C
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DATAMEM/genblk1[11].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    DATAMEM/genblk1[11].fDiv/clkDiv_reg_0
    SLICE_X55Y45         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  DATAMEM/genblk1[11].fDiv/clkDiv_i_1__10/O
                         net (fo=1, routed)           0.000     0.354    DATAMEM/genblk1[11].fDiv/clkDiv_i_1__10_n_0
    SLICE_X55Y45         FDRE                                         r  DATAMEM/genblk1[11].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/genblk1[12].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/genblk1[12].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE                         0.000     0.000 r  DATAMEM/genblk1[12].fDiv/clkDiv_reg/C
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DATAMEM/genblk1[12].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    DATAMEM/genblk1[12].fDiv/clkDiv_reg_0
    SLICE_X55Y44         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  DATAMEM/genblk1[12].fDiv/clkDiv_i_1__11/O
                         net (fo=1, routed)           0.000     0.354    DATAMEM/genblk1[12].fDiv/clkDiv_i_1__11_n_0
    SLICE_X55Y44         FDRE                                         r  DATAMEM/genblk1[12].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/genblk1[13].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/genblk1[13].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE                         0.000     0.000 r  DATAMEM/genblk1[13].fDiv/clkDiv_reg/C
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DATAMEM/genblk1[13].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    DATAMEM/genblk1[13].fDiv/clkDiv_reg_0
    SLICE_X55Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  DATAMEM/genblk1[13].fDiv/clkDiv_i_1__12/O
                         net (fo=1, routed)           0.000     0.354    DATAMEM/genblk1[13].fDiv/clkDiv_i_1__12_n_0
    SLICE_X55Y43         FDRE                                         r  DATAMEM/genblk1[13].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/genblk1[17].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/genblk1[17].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE                         0.000     0.000 r  DATAMEM/genblk1[17].fDiv/clkDiv_reg/C
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DATAMEM/genblk1[17].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    DATAMEM/genblk1[17].fDiv/clkDiv_reg_0
    SLICE_X65Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  DATAMEM/genblk1[17].fDiv/clkDiv_i_1__16/O
                         net (fo=1, routed)           0.000     0.354    DATAMEM/genblk1[17].fDiv/clkDiv_i_1__16_n_0
    SLICE_X65Y39         FDRE                                         r  DATAMEM/genblk1[17].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/genblk1[1].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/genblk1[1].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE                         0.000     0.000 r  DATAMEM/genblk1[1].fDiv/clkDiv_reg/C
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DATAMEM/genblk1[1].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    DATAMEM/genblk1[1].fDiv/clkDiv_reg_0
    SLICE_X61Y45         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  DATAMEM/genblk1[1].fDiv/clkDiv_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    DATAMEM/genblk1[1].fDiv/clkDiv_i_1__0_n_0
    SLICE_X61Y45         FDRE                                         r  DATAMEM/genblk1[1].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/genblk1[8].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/genblk1[8].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE                         0.000     0.000 r  DATAMEM/genblk1[8].fDiv/clkDiv_reg/C
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DATAMEM/genblk1[8].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    DATAMEM/genblk1[8].fDiv/clkDiv_reg_0
    SLICE_X57Y47         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  DATAMEM/genblk1[8].fDiv/clkDiv_i_1__7/O
                         net (fo=1, routed)           0.000     0.354    DATAMEM/genblk1[8].fDiv/clkDiv_i_1__7_n_0
    SLICE_X57Y47         FDRE                                         r  DATAMEM/genblk1[8].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/genblk1[9].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/genblk1[9].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE                         0.000     0.000 r  DATAMEM/genblk1[9].fDiv/clkDiv_reg/C
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DATAMEM/genblk1[9].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    DATAMEM/genblk1[9].fDiv/clkDiv_reg_0
    SLICE_X55Y47         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  DATAMEM/genblk1[9].fDiv/clkDiv_i_1__8/O
                         net (fo=1, routed)           0.000     0.354    DATAMEM/genblk1[9].fDiv/clkDiv_i_1__8_n_0
    SLICE_X55Y47         FDRE                                         r  DATAMEM/genblk1[9].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/genblk1[14].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DATAMEM/genblk1[14].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE                         0.000     0.000 r  DATAMEM/genblk1[14].fDiv/clkDiv_reg/C
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DATAMEM/genblk1[14].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    DATAMEM/genblk1[14].fDiv/clkDiv_reg_0
    SLICE_X57Y42         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  DATAMEM/genblk1[14].fDiv/clkDiv_i_1__13/O
                         net (fo=1, routed)           0.000     0.354    DATAMEM/genblk1[14].fDiv/clkDiv_i_1__13_n_0
    SLICE_X57Y42         FDRE                                         r  DATAMEM/genblk1[14].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DATAMEM/num0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.587ns  (logic 4.467ns (46.601%)  route 5.119ns (53.399%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.563     5.084    DATAMEM/CLK
    SLICE_X47Y37         FDRE                                         r  DATAMEM/num0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  DATAMEM/num0_reg[3]/Q
                         net (fo=2, routed)           1.461     7.001    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_0[3]
    SLICE_X59Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.125 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.000     8.125    DATAMEM/q7seg/sel0[3]
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.153     8.278 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.658    10.936    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    14.671 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.671    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.534ns  (logic 4.438ns (46.552%)  route 5.096ns (53.448%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.563     5.084    DATAMEM/CLK
    SLICE_X47Y37         FDRE                                         r  DATAMEM/num0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  DATAMEM/num0_reg[3]/Q
                         net (fo=2, routed)           1.461     7.001    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_0[3]
    SLICE_X59Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.125 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.165     8.290    DATAMEM/q7seg/sel0[3]
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.152     8.442 r  DATAMEM/q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.470    10.912    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    14.618 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.618    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.264ns  (logic 4.476ns (48.313%)  route 4.788ns (51.687%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.563     5.084    DATAMEM/CLK
    SLICE_X47Y37         FDRE                                         r  DATAMEM/num0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  DATAMEM/num0_reg[3]/Q
                         net (fo=2, routed)           1.461     7.001    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_0[3]
    SLICE_X59Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.125 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.167     8.292    DATAMEM/q7seg/sel0[3]
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.152     8.444 r  DATAMEM/q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.160    10.604    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    14.348 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.348    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.158ns  (logic 4.224ns (46.124%)  route 4.934ns (53.876%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.562     5.083    DATAMEM/CLK
    SLICE_X47Y36         FDRE                                         r  DATAMEM/num0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  DATAMEM/num0_reg[0]/Q
                         net (fo=2, routed)           1.351     6.890    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X58Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.014 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.133     8.147    DATAMEM/q7seg/sel0[0]
    SLICE_X65Y37         LUT4 (Prop_lut4_I3_O)        0.124     8.271 r  DATAMEM/q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.450    10.721    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.241 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.241    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.995ns  (logic 4.239ns (47.130%)  route 4.755ns (52.870%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.563     5.084    DATAMEM/CLK
    SLICE_X47Y37         FDRE                                         r  DATAMEM/num0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  DATAMEM/num0_reg[3]/Q
                         net (fo=2, routed)           1.461     7.001    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_0[3]
    SLICE_X59Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.125 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.000     8.125    DATAMEM/q7seg/sel0[3]
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.124     8.249 r  DATAMEM/q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.294    10.544    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.079 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.079    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.971ns  (logic 4.233ns (47.189%)  route 4.737ns (52.811%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.563     5.084    DATAMEM/CLK
    SLICE_X47Y37         FDRE                                         r  DATAMEM/num0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  DATAMEM/num0_reg[3]/Q
                         net (fo=2, routed)           1.461     7.001    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_0[3]
    SLICE_X59Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.125 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.167     8.292    DATAMEM/q7seg/sel0[3]
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.124     8.416 r  DATAMEM/q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.109    10.526    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.055 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.055    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.947ns  (logic 4.215ns (47.106%)  route 4.732ns (52.894%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.563     5.084    DATAMEM/CLK
    SLICE_X47Y37         FDRE                                         r  DATAMEM/num0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  DATAMEM/num0_reg[3]/Q
                         net (fo=2, routed)           1.461     7.001    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_0[3]
    SLICE_X59Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.125 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.165     8.290    DATAMEM/q7seg/sel0[3]
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.124     8.414 r  DATAMEM/q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.107    10.521    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.031 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.031    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DATAMEM/num2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 1.443ns (59.196%)  route 0.995ns (40.804%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.590     1.473    DATAMEM/CLK
    SLICE_X59Y35         FDRE                                         r  DATAMEM/num2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  DATAMEM/num2_reg[1]/Q
                         net (fo=2, routed)           0.071     1.685    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_2[1]
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.730 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.404     2.134    DATAMEM/q7seg/sel0[1]
    SLICE_X65Y37         LUT4 (Prop_lut4_I3_O)        0.045     2.179 r  DATAMEM/q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.520     2.699    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.910 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.910    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.478ns  (logic 1.461ns (58.949%)  route 1.017ns (41.051%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.590     1.473    DATAMEM/CLK
    SLICE_X59Y35         FDRE                                         r  DATAMEM/num2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  DATAMEM/num2_reg[1]/Q
                         net (fo=2, routed)           0.071     1.685    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_2[1]
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.730 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.404     2.134    DATAMEM/q7seg/sel0[1]
    SLICE_X65Y37         LUT4 (Prop_lut4_I2_O)        0.045     2.179 r  DATAMEM/q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.542     2.722    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.952 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.952    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.467ns (57.384%)  route 1.089ns (42.616%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.590     1.473    DATAMEM/CLK
    SLICE_X59Y35         FDRE                                         r  DATAMEM/num2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  DATAMEM/num2_reg[1]/Q
                         net (fo=2, routed)           0.071     1.685    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_2[1]
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.730 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.405     2.135    DATAMEM/q7seg/sel0[1]
    SLICE_X65Y37         LUT4 (Prop_lut4_I2_O)        0.045     2.180 r  DATAMEM/q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.613     2.794    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.030 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.030    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.575ns  (logic 1.532ns (59.520%)  route 1.042ns (40.480%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.590     1.473    DATAMEM/CLK
    SLICE_X59Y35         FDRE                                         r  DATAMEM/num2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  DATAMEM/num2_reg[1]/Q
                         net (fo=2, routed)           0.071     1.685    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_2[1]
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.730 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.404     2.134    DATAMEM/q7seg/sel0[1]
    SLICE_X65Y37         LUT4 (Prop_lut4_I3_O)        0.043     2.177 r  DATAMEM/q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.567     2.744    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     4.048 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.048    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.587ns  (logic 1.452ns (56.122%)  route 1.135ns (43.878%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.590     1.473    DATAMEM/CLK
    SLICE_X59Y35         FDRE                                         r  DATAMEM/num2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  DATAMEM/num2_reg[1]/Q
                         net (fo=2, routed)           0.071     1.685    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_2[1]
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.730 f  DATAMEM/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.405     2.135    DATAMEM/q7seg/sel0[1]
    SLICE_X65Y37         LUT4 (Prop_lut4_I1_O)        0.045     2.180 r  DATAMEM/q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.659     2.839    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.060 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.060    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.635ns  (logic 1.498ns (56.825%)  route 1.138ns (43.175%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.590     1.473    DATAMEM/CLK
    SLICE_X59Y35         FDRE                                         r  DATAMEM/num2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  DATAMEM/num2_reg[1]/Q
                         net (fo=2, routed)           0.071     1.685    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_2[1]
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.730 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.404     2.134    DATAMEM/q7seg/sel0[1]
    SLICE_X65Y37         LUT4 (Prop_lut4_I3_O)        0.044     2.178 r  DATAMEM/q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.663     2.841    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.268     4.108 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.108    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATAMEM/num2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.526ns (55.212%)  route 1.238ns (44.788%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.590     1.473    DATAMEM/CLK
    SLICE_X59Y35         FDRE                                         r  DATAMEM/num2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  DATAMEM/num2_reg[1]/Q
                         net (fo=2, routed)           0.071     1.685    DATAMEM/q7seg/seg_OBUF[1]_inst_i_1_2[1]
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.730 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.405     2.135    DATAMEM/q7seg/sel0[1]
    SLICE_X65Y37         LUT4 (Prop_lut4_I3_O)        0.043     2.178 r  DATAMEM/q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.762     2.940    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.297     4.238 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.238    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          2072 Endpoints
Min Delay          2072 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.351ns  (logic 1.947ns (23.312%)  route 6.404ns (76.688%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.166     4.616    CPU/REGFILE/sw_IBUF[4]
    SLICE_X53Y26         LUT6 (Prop_lut6_I1_O)        0.124     4.740 r  CPU/REGFILE/mem_reg_0_255_0_0_i_34_comp_1/O
                         net (fo=1, routed)           1.107     5.847    CPU/REGFILE/DATAMEM/data_out0[0]_repN_1
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.971 r  CPU/REGFILE/mem_reg_0_255_0_0_i_36_comp/O
                         net (fo=1, routed)           0.552     6.523    CPU/REGFILE/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.647 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1_comp/O
                         net (fo=517, routed)         0.785     7.431    CPU/REGFILE/d_data[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I0_O)        0.124     7.555 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.795     8.351    CPU/REGFILE/regs_reg_r2_0_31_0_5/DIA0
    SLICE_X50Y37         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.448     4.789    CPU/REGFILE/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X50Y37         RAMD32                                       r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/CLK

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.276ns  (logic 1.947ns (23.522%)  route 6.329ns (76.478%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.166     4.616    CPU/REGFILE/sw_IBUF[4]
    SLICE_X53Y26         LUT6 (Prop_lut6_I1_O)        0.124     4.740 r  CPU/REGFILE/mem_reg_0_255_0_0_i_34_comp_1/O
                         net (fo=1, routed)           1.107     5.847    CPU/REGFILE/DATAMEM/data_out0[0]_repN_1
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.971 r  CPU/REGFILE/mem_reg_0_255_0_0_i_36_comp/O
                         net (fo=1, routed)           0.552     6.523    CPU/REGFILE/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.647 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1_comp/O
                         net (fo=517, routed)         0.785     7.431    CPU/REGFILE/d_data[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I0_O)        0.124     7.555 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.721     8.276    CPU/REGFILE/regs_reg_r1_0_31_0_5/DIA0
    SLICE_X50Y32         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.444     4.785    CPU/REGFILE/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y32         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_0_5/RAMA/CLK

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            DATAMEM/mem_reg_15872_16127_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.215ns  (logic 1.823ns (22.187%)  route 6.393ns (77.813%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.166     4.616    CPU/REGFILE/sw_IBUF[4]
    SLICE_X53Y26         LUT6 (Prop_lut6_I1_O)        0.124     4.740 r  CPU/REGFILE/mem_reg_0_255_0_0_i_34_comp_1/O
                         net (fo=1, routed)           1.107     5.847    CPU/REGFILE/DATAMEM/data_out0[0]_repN_1
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.971 r  CPU/REGFILE/mem_reg_0_255_0_0_i_36_comp/O
                         net (fo=1, routed)           0.552     6.523    CPU/REGFILE/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.647 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1_comp/O
                         net (fo=517, routed)         1.569     8.215    DATAMEM/mem_reg_15872_16127_0_0/D
    SLICE_X10Y32         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.443     4.784    DATAMEM/mem_reg_15872_16127_0_0/WCLK
    SLICE_X10Y32         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_0_0/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            DATAMEM/mem_reg_15872_16127_0_0/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.215ns  (logic 1.823ns (22.187%)  route 6.393ns (77.813%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.166     4.616    CPU/REGFILE/sw_IBUF[4]
    SLICE_X53Y26         LUT6 (Prop_lut6_I1_O)        0.124     4.740 r  CPU/REGFILE/mem_reg_0_255_0_0_i_34_comp_1/O
                         net (fo=1, routed)           1.107     5.847    CPU/REGFILE/DATAMEM/data_out0[0]_repN_1
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.971 r  CPU/REGFILE/mem_reg_0_255_0_0_i_36_comp/O
                         net (fo=1, routed)           0.552     6.523    CPU/REGFILE/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.647 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1_comp/O
                         net (fo=517, routed)         1.569     8.215    DATAMEM/mem_reg_15872_16127_0_0/D
    SLICE_X10Y32         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_0_0/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.443     4.784    DATAMEM/mem_reg_15872_16127_0_0/WCLK
    SLICE_X10Y32         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_0_0/RAMS64E_B/CLK

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            DATAMEM/mem_reg_15872_16127_0_0/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.215ns  (logic 1.823ns (22.187%)  route 6.393ns (77.813%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.166     4.616    CPU/REGFILE/sw_IBUF[4]
    SLICE_X53Y26         LUT6 (Prop_lut6_I1_O)        0.124     4.740 r  CPU/REGFILE/mem_reg_0_255_0_0_i_34_comp_1/O
                         net (fo=1, routed)           1.107     5.847    CPU/REGFILE/DATAMEM/data_out0[0]_repN_1
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.971 r  CPU/REGFILE/mem_reg_0_255_0_0_i_36_comp/O
                         net (fo=1, routed)           0.552     6.523    CPU/REGFILE/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.647 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1_comp/O
                         net (fo=517, routed)         1.569     8.215    DATAMEM/mem_reg_15872_16127_0_0/D
    SLICE_X10Y32         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_0_0/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.443     4.784    DATAMEM/mem_reg_15872_16127_0_0/WCLK
    SLICE_X10Y32         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_0_0/RAMS64E_C/CLK

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            DATAMEM/mem_reg_15872_16127_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.215ns  (logic 1.823ns (22.187%)  route 6.393ns (77.813%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.166     4.616    CPU/REGFILE/sw_IBUF[4]
    SLICE_X53Y26         LUT6 (Prop_lut6_I1_O)        0.124     4.740 r  CPU/REGFILE/mem_reg_0_255_0_0_i_34_comp_1/O
                         net (fo=1, routed)           1.107     5.847    CPU/REGFILE/DATAMEM/data_out0[0]_repN_1
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.971 r  CPU/REGFILE/mem_reg_0_255_0_0_i_36_comp/O
                         net (fo=1, routed)           0.552     6.523    CPU/REGFILE/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.647 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1_comp/O
                         net (fo=517, routed)         1.569     8.215    DATAMEM/mem_reg_15872_16127_0_0/D
    SLICE_X10Y32         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.443     4.784    DATAMEM/mem_reg_15872_16127_0_0/WCLK
    SLICE_X10Y32         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_0_0/RAMS64E_D/CLK

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            DATAMEM/mem_reg_2560_2815_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.212ns  (logic 1.823ns (22.197%)  route 6.389ns (77.803%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.166     4.616    CPU/REGFILE/sw_IBUF[4]
    SLICE_X53Y26         LUT6 (Prop_lut6_I1_O)        0.124     4.740 r  CPU/REGFILE/mem_reg_0_255_0_0_i_34_comp_1/O
                         net (fo=1, routed)           1.107     5.847    CPU/REGFILE/DATAMEM/data_out0[0]_repN_1
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.971 r  CPU/REGFILE/mem_reg_0_255_0_0_i_36_comp/O
                         net (fo=1, routed)           0.552     6.523    CPU/REGFILE/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.647 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1_comp/O
                         net (fo=517, routed)         1.565     8.212    DATAMEM/mem_reg_2560_2815_0_0/D
    SLICE_X56Y10         RAMS64E                                      r  DATAMEM/mem_reg_2560_2815_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.451     4.792    DATAMEM/mem_reg_2560_2815_0_0/WCLK
    SLICE_X56Y10         RAMS64E                                      r  DATAMEM/mem_reg_2560_2815_0_0/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            DATAMEM/mem_reg_2560_2815_0_0/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.212ns  (logic 1.823ns (22.197%)  route 6.389ns (77.803%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.166     4.616    CPU/REGFILE/sw_IBUF[4]
    SLICE_X53Y26         LUT6 (Prop_lut6_I1_O)        0.124     4.740 r  CPU/REGFILE/mem_reg_0_255_0_0_i_34_comp_1/O
                         net (fo=1, routed)           1.107     5.847    CPU/REGFILE/DATAMEM/data_out0[0]_repN_1
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.971 r  CPU/REGFILE/mem_reg_0_255_0_0_i_36_comp/O
                         net (fo=1, routed)           0.552     6.523    CPU/REGFILE/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.647 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1_comp/O
                         net (fo=517, routed)         1.565     8.212    DATAMEM/mem_reg_2560_2815_0_0/D
    SLICE_X56Y10         RAMS64E                                      r  DATAMEM/mem_reg_2560_2815_0_0/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.451     4.792    DATAMEM/mem_reg_2560_2815_0_0/WCLK
    SLICE_X56Y10         RAMS64E                                      r  DATAMEM/mem_reg_2560_2815_0_0/RAMS64E_B/CLK

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            DATAMEM/mem_reg_2560_2815_0_0/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.212ns  (logic 1.823ns (22.197%)  route 6.389ns (77.803%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.166     4.616    CPU/REGFILE/sw_IBUF[4]
    SLICE_X53Y26         LUT6 (Prop_lut6_I1_O)        0.124     4.740 r  CPU/REGFILE/mem_reg_0_255_0_0_i_34_comp_1/O
                         net (fo=1, routed)           1.107     5.847    CPU/REGFILE/DATAMEM/data_out0[0]_repN_1
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.971 r  CPU/REGFILE/mem_reg_0_255_0_0_i_36_comp/O
                         net (fo=1, routed)           0.552     6.523    CPU/REGFILE/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.647 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1_comp/O
                         net (fo=517, routed)         1.565     8.212    DATAMEM/mem_reg_2560_2815_0_0/D
    SLICE_X56Y10         RAMS64E                                      r  DATAMEM/mem_reg_2560_2815_0_0/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.451     4.792    DATAMEM/mem_reg_2560_2815_0_0/WCLK
    SLICE_X56Y10         RAMS64E                                      r  DATAMEM/mem_reg_2560_2815_0_0/RAMS64E_C/CLK

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            DATAMEM/mem_reg_2560_2815_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.212ns  (logic 1.823ns (22.197%)  route 6.389ns (77.803%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.166     4.616    CPU/REGFILE/sw_IBUF[4]
    SLICE_X53Y26         LUT6 (Prop_lut6_I1_O)        0.124     4.740 r  CPU/REGFILE/mem_reg_0_255_0_0_i_34_comp_1/O
                         net (fo=1, routed)           1.107     5.847    CPU/REGFILE/DATAMEM/data_out0[0]_repN_1
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.971 r  CPU/REGFILE/mem_reg_0_255_0_0_i_36_comp/O
                         net (fo=1, routed)           0.552     6.523    CPU/REGFILE/mem_reg_0_255_0_0_i_36_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.647 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1_comp/O
                         net (fo=517, routed)         1.565     8.212    DATAMEM/mem_reg_2560_2815_0_0/D
    SLICE_X56Y10         RAMS64E                                      r  DATAMEM/mem_reg_2560_2815_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        1.451     4.792    DATAMEM/mem_reg_2560_2815_0_0/WCLK
    SLICE_X56Y10         RAMS64E                                      r  DATAMEM/mem_reg_2560_2815_0_0/RAMS64E_D/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            DATAMEM/mem_reg_14336_14591_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.322ns (17.647%)  route 1.502ns (82.353%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.974     1.206    CPU/REGFILE/sw_IBUF[11]
    SLICE_X45Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.251 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.249     1.499    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.544 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1_comp/O
                         net (fo=517, routed)         0.279     1.824    DATAMEM/mem_reg_14336_14591_3_3/D
    SLICE_X38Y32         RAMS64E                                      r  DATAMEM/mem_reg_14336_14591_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.824     1.951    DATAMEM/mem_reg_14336_14591_3_3/WCLK
    SLICE_X38Y32         RAMS64E                                      r  DATAMEM/mem_reg_14336_14591_3_3/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            DATAMEM/mem_reg_14336_14591_3_3/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.322ns (17.647%)  route 1.502ns (82.353%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.974     1.206    CPU/REGFILE/sw_IBUF[11]
    SLICE_X45Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.251 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.249     1.499    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.544 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1_comp/O
                         net (fo=517, routed)         0.279     1.824    DATAMEM/mem_reg_14336_14591_3_3/D
    SLICE_X38Y32         RAMS64E                                      r  DATAMEM/mem_reg_14336_14591_3_3/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.824     1.951    DATAMEM/mem_reg_14336_14591_3_3/WCLK
    SLICE_X38Y32         RAMS64E                                      r  DATAMEM/mem_reg_14336_14591_3_3/RAMS64E_B/CLK

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            DATAMEM/mem_reg_14336_14591_3_3/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.322ns (17.647%)  route 1.502ns (82.353%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.974     1.206    CPU/REGFILE/sw_IBUF[11]
    SLICE_X45Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.251 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.249     1.499    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.544 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1_comp/O
                         net (fo=517, routed)         0.279     1.824    DATAMEM/mem_reg_14336_14591_3_3/D
    SLICE_X38Y32         RAMS64E                                      r  DATAMEM/mem_reg_14336_14591_3_3/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.824     1.951    DATAMEM/mem_reg_14336_14591_3_3/WCLK
    SLICE_X38Y32         RAMS64E                                      r  DATAMEM/mem_reg_14336_14591_3_3/RAMS64E_C/CLK

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            DATAMEM/mem_reg_14336_14591_3_3/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.322ns (17.647%)  route 1.502ns (82.353%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.974     1.206    CPU/REGFILE/sw_IBUF[11]
    SLICE_X45Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.251 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.249     1.499    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.544 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1_comp/O
                         net (fo=517, routed)         0.279     1.824    DATAMEM/mem_reg_14336_14591_3_3/D
    SLICE_X38Y32         RAMS64E                                      r  DATAMEM/mem_reg_14336_14591_3_3/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.824     1.951    DATAMEM/mem_reg_14336_14591_3_3/WCLK
    SLICE_X38Y32         RAMS64E                                      r  DATAMEM/mem_reg_14336_14591_3_3/RAMS64E_D/CLK

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            DATAMEM/mem_reg_512_767_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.322ns (17.571%)  route 1.510ns (82.429%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.974     1.206    CPU/REGFILE/sw_IBUF[11]
    SLICE_X45Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.251 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.249     1.499    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.544 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1_comp/O
                         net (fo=517, routed)         0.287     1.831    DATAMEM/mem_reg_512_767_3_3/D
    SLICE_X38Y30         RAMS64E                                      r  DATAMEM/mem_reg_512_767_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.822     1.949    DATAMEM/mem_reg_512_767_3_3/WCLK
    SLICE_X38Y30         RAMS64E                                      r  DATAMEM/mem_reg_512_767_3_3/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            DATAMEM/mem_reg_512_767_3_3/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.322ns (17.571%)  route 1.510ns (82.429%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.974     1.206    CPU/REGFILE/sw_IBUF[11]
    SLICE_X45Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.251 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.249     1.499    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.544 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1_comp/O
                         net (fo=517, routed)         0.287     1.831    DATAMEM/mem_reg_512_767_3_3/D
    SLICE_X38Y30         RAMS64E                                      r  DATAMEM/mem_reg_512_767_3_3/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.822     1.949    DATAMEM/mem_reg_512_767_3_3/WCLK
    SLICE_X38Y30         RAMS64E                                      r  DATAMEM/mem_reg_512_767_3_3/RAMS64E_B/CLK

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            DATAMEM/mem_reg_512_767_3_3/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.322ns (17.571%)  route 1.510ns (82.429%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.974     1.206    CPU/REGFILE/sw_IBUF[11]
    SLICE_X45Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.251 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.249     1.499    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.544 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1_comp/O
                         net (fo=517, routed)         0.287     1.831    DATAMEM/mem_reg_512_767_3_3/D
    SLICE_X38Y30         RAMS64E                                      r  DATAMEM/mem_reg_512_767_3_3/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.822     1.949    DATAMEM/mem_reg_512_767_3_3/WCLK
    SLICE_X38Y30         RAMS64E                                      r  DATAMEM/mem_reg_512_767_3_3/RAMS64E_C/CLK

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            DATAMEM/mem_reg_512_767_3_3/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.322ns (17.571%)  route 1.510ns (82.429%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.974     1.206    CPU/REGFILE/sw_IBUF[11]
    SLICE_X45Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.251 r  CPU/REGFILE/mem_reg_0_255_3_3_i_4/O
                         net (fo=1, routed)           0.249     1.499    CPU/REGFILE/mem_reg_0_255_3_3_i_4_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.544 r  CPU/REGFILE/mem_reg_0_255_3_3_i_1_comp/O
                         net (fo=517, routed)         0.287     1.831    DATAMEM/mem_reg_512_767_3_3/D
    SLICE_X38Y30         RAMS64E                                      r  DATAMEM/mem_reg_512_767_3_3/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.822     1.949    DATAMEM/mem_reg_512_767_3_3/WCLK
    SLICE_X38Y30         RAMS64E                                      r  DATAMEM/mem_reg_512_767_3_3/RAMS64E_D/CLK

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            DATAMEM/mem_reg_31488_31743_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.844ns  (logic 0.316ns (17.137%)  route 1.528ns (82.863%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           1.144     1.370    CPU/REGFILE/sw_IBUF[10]
    SLICE_X37Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.415 r  CPU/REGFILE/mem_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           0.113     1.528    CPU/REGFILE/mem_reg_0_255_2_2_i_4_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.573 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1_comp_1/O
                         net (fo=517, routed)         0.271     1.844    DATAMEM/mem_reg_31488_31743_2_2/D
    SLICE_X34Y27         RAMS64E                                      r  DATAMEM/mem_reg_31488_31743_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.818     1.945    DATAMEM/mem_reg_31488_31743_2_2/WCLK
    SLICE_X34Y27         RAMS64E                                      r  DATAMEM/mem_reg_31488_31743_2_2/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            DATAMEM/mem_reg_31488_31743_2_2/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.844ns  (logic 0.316ns (17.137%)  route 1.528ns (82.863%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           1.144     1.370    CPU/REGFILE/sw_IBUF[10]
    SLICE_X37Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.415 r  CPU/REGFILE/mem_reg_0_255_2_2_i_4/O
                         net (fo=1, routed)           0.113     1.528    CPU/REGFILE/mem_reg_0_255_2_2_i_4_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.573 r  CPU/REGFILE/mem_reg_0_255_2_2_i_1_comp_1/O
                         net (fo=517, routed)         0.271     1.844    DATAMEM/mem_reg_31488_31743_2_2/D
    SLICE_X34Y27         RAMS64E                                      r  DATAMEM/mem_reg_31488_31743_2_2/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2171, routed)        0.818     1.945    DATAMEM/mem_reg_31488_31743_2_2/WCLK
    SLICE_X34Y27         RAMS64E                                      r  DATAMEM/mem_reg_31488_31743_2_2/RAMS64E_B/CLK





