

================================================================
== Vitis HLS Report for 'decode_block_1_Pipeline_VITIS_LOOP_360_1'
================================================================
* Date:           Tue Jun 18 12:24:26 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.691 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      194|      194|  0.970 us|  0.970 us|  194|  194|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_360_1  |      192|      192|         3|          3|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      77|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      75|    -|
|Register             |        -|     -|       29|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       29|     152|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln360_fu_93_p2    |         +|   0|  0|  14|           7|           1|
    |mptr_fu_111_p2        |         +|   0|  0|  17|          10|          10|
    |icmp_ln360_fu_87_p2   |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln363_fu_150_p2  |      icmp|   0|  0|  31|          24|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  77|          48|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |IDCTBuff_address0            |  14|          3|    9|         27|
    |IDCTBuff_d0                  |  14|          3|   32|         96|
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx36_load  |   9|          2|    7|         14|
    |idx36_fu_54                  |   9|          2|    7|         14|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  75|         16|   57|        157|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |IDCTBuff_addr_reg_176  |  8|   0|    9|          1|
    |add_ln360_reg_171      |  7|   0|    7|          0|
    |ap_CS_fsm              |  3|   0|    3|          0|
    |ap_done_reg            |  1|   0|    1|          0|
    |icmp_ln360_reg_167     |  1|   0|    1|          0|
    |icmp_ln363_reg_185     |  1|   0|    1|          0|
    |idx36_fu_54            |  7|   0|    7|          0|
    |tmp_reg_181            |  1|   0|    1|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 29|   0|   30|          1|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_360_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_360_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_360_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_360_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_360_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_360_1|  return value|
|out_buf            |   in|   10|     ap_none|                                   out_buf|        scalar|
|IDCTBuff_address0  |  out|    9|   ap_memory|                                  IDCTBuff|         array|
|IDCTBuff_ce0       |  out|    1|   ap_memory|                                  IDCTBuff|         array|
|IDCTBuff_we0       |  out|    1|   ap_memory|                                  IDCTBuff|         array|
|IDCTBuff_d0        |  out|   32|   ap_memory|                                  IDCTBuff|         array|
|IDCTBuff_q0        |   in|   32|   ap_memory|                                  IDCTBuff|         array|
+-------------------+-----+-----+------------+------------------------------------------+--------------+

