{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747253372353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747253372353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 13:09:32 2025 " "Processing started: Wed May 14 13:09:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747253372353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253372353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253372353 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747253372627 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747253372627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga " "Found entity 1: fpga" {  } { { "../rtl/fpga.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_core " "Found entity 1: fpga_core" {  } { { "../rtl/fpga_core.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga_core.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/debounce_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/debounce_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_switch " "Found entity 1: debounce_switch" {  } { { "../rtl/debounce_switch.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/debounce_switch.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/sync_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/sync_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_signal " "Found entity 1: sync_signal" {  } { { "../rtl/sync_signal.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/sync_signal.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "../rtl/hex_display.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/hex_display.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/iddr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/iddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 iddr " "Found entity 1: iddr" {  } { { "../lib/eth/rtl/iddr.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/iddr.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/oddr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/oddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 oddr " "Found entity 1: oddr" {  } { { "../lib/eth/rtl/oddr.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/oddr.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ssio_ddr_in.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ssio_ddr_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_ddr_in " "Found entity 1: ssio_ddr_in" {  } { { "../lib/eth/rtl/ssio_ddr_in.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ssio_ddr_in.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ssio_ddr_out.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ssio_ddr_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_ddr_out " "Found entity 1: ssio_ddr_out" {  } { { "../lib/eth/rtl/ssio_ddr_out.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ssio_ddr_out.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/rgmii_phy_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/rgmii_phy_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgmii_phy_if " "Found entity 1: rgmii_phy_if" {  } { { "../lib/eth/rtl/rgmii_phy_if.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/rgmii_phy_if.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_rgmii_fifo " "Found entity 1: eth_mac_1g_rgmii_fifo" {  } { { "../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378202 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style ../lib/eth/rtl/eth_mac_1g_rgmii.v(114) " "Unrecognized synthesis attribute \"srl_style\" at ../lib/eth/rtl/eth_mac_1g_rgmii.v(114)" {  } { { "../lib/eth/rtl/eth_mac_1g_rgmii.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v" 114 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378203 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style ../lib/eth/rtl/eth_mac_1g_rgmii.v(121) " "Unrecognized synthesis attribute \"srl_style\" at ../lib/eth/rtl/eth_mac_1g_rgmii.v(121)" {  } { { "../lib/eth/rtl/eth_mac_1g_rgmii.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v" 121 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378203 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style ../lib/eth/rtl/eth_mac_1g_rgmii.v(135) " "Unrecognized synthesis attribute \"srl_style\" at ../lib/eth/rtl/eth_mac_1g_rgmii.v(135)" {  } { { "../lib/eth/rtl/eth_mac_1g_rgmii.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v" 135 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_rgmii " "Found entity 1: eth_mac_1g_rgmii" {  } { { "../lib/eth/rtl/eth_mac_1g_rgmii.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g " "Found entity 1: eth_mac_1g" {  } { { "../lib/eth/rtl/eth_mac_1g.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/axis_gmii_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/axis_gmii_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_gmii_rx " "Found entity 1: axis_gmii_rx" {  } { { "../lib/eth/rtl/axis_gmii_rx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/axis_gmii_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/axis_gmii_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/axis_gmii_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_gmii_tx " "Found entity 1: axis_gmii_tx" {  } { { "../lib/eth/rtl/axis_gmii_tx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/axis_gmii_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "../lib/eth/rtl/lfsr.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/lfsr.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_axis_rx " "Found entity 1: eth_axis_rx" {  } { { "../lib/eth/rtl/eth_axis_rx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_axis_tx " "Found entity 1: eth_axis_tx" {  } { { "../lib/eth/rtl/eth_axis_tx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_complete.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_complete.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_complete " "Found entity 1: udp_complete" {  } { { "../lib/eth/rtl/udp_complete.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_complete.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_checksum_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_checksum_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_checksum_gen " "Found entity 1: udp_checksum_gen" {  } { { "../lib/eth/rtl/udp_checksum_gen.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_checksum_gen.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "../lib/eth/rtl/udp.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_ip_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_ip_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_ip_rx " "Found entity 1: udp_ip_rx" {  } { { "../lib/eth/rtl/udp_ip_rx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_ip_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_ip_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_ip_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_ip_tx " "Found entity 1: udp_ip_tx" {  } { { "../lib/eth/rtl/udp_ip_tx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_ip_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_complete.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_complete.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_complete " "Found entity 1: ip_complete" {  } { { "../lib/eth/rtl/ip_complete.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_complete.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip " "Found entity 1: ip" {  } { { "../lib/eth/rtl/ip.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_eth_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_eth_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_eth_rx " "Found entity 1: ip_eth_rx" {  } { { "../lib/eth/rtl/ip_eth_rx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_eth_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_eth_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_eth_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_eth_tx " "Found entity 1: ip_eth_tx" {  } { { "../lib/eth/rtl/ip_eth_tx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_eth_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_arb_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_arb_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_arb_mux " "Found entity 1: ip_arb_mux" {  } { { "../lib/eth/rtl/ip_arb_mux.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_arb_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_mux " "Found entity 1: ip_mux" {  } { { "../lib/eth/rtl/ip_mux.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp " "Found entity 1: arp" {  } { { "../lib/eth/rtl/arp.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_cache " "Found entity 1: arp_cache" {  } { { "../lib/eth/rtl/arp_cache.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_cache.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_eth_rx " "Found entity 1: arp_eth_rx" {  } { { "../lib/eth/rtl/arp_eth_rx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_eth_tx " "Found entity 1: arp_eth_tx" {  } { { "../lib/eth/rtl/arp_eth_tx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_arb_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_arb_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_arb_mux " "Found entity 1: eth_arb_mux" {  } { { "../lib/eth/rtl/eth_arb_mux.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_arb_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mux " "Found entity 1: eth_mux" {  } { { "../lib/eth/rtl/eth_mux.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../lib/eth/lib/axis/rtl/arbiter.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/arbiter.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/priority_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/priority_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "../lib/eth/lib/axis/rtl/priority_encoder.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/priority_encoder.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378233 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract ../lib/eth/lib/axis/rtl/axis_fifo.v(194) " "Unrecognized synthesis attribute \"shreg_extract\" at ../lib/eth/lib/axis/rtl/axis_fifo.v(194)" {  } { { "../lib/eth/lib/axis/rtl/axis_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_fifo.v" 194 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378234 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../lib/eth/lib/axis/rtl/axis_fifo.v(440) " "Unrecognized synthesis attribute \"ram_style\" at ../lib/eth/lib/axis/rtl/axis_fifo.v(440)" {  } { { "../lib/eth/lib/axis/rtl/axis_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_fifo.v" 440 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378234 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../lib/eth/lib/axis/rtl/axis_fifo.v(442) " "Unrecognized synthesis attribute \"ram_style\" at ../lib/eth/lib/axis/rtl/axis_fifo.v(442)" {  } { { "../lib/eth/lib/axis/rtl/axis_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_fifo.v" 442 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378234 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../lib/eth/lib/axis/rtl/axis_fifo.v(444) " "Unrecognized synthesis attribute \"ram_style\" at ../lib/eth/lib/axis/rtl/axis_fifo.v(444)" {  } { { "../lib/eth/lib/axis/rtl/axis_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_fifo.v" 444 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378234 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../lib/eth/lib/axis/rtl/axis_fifo.v(446) " "Unrecognized synthesis attribute \"ram_style\" at ../lib/eth/lib/axis/rtl/axis_fifo.v(446)" {  } { { "../lib/eth/lib/axis/rtl/axis_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_fifo.v" 446 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378234 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../lib/eth/lib/axis/rtl/axis_fifo.v(448) " "Unrecognized synthesis attribute \"ram_style\" at ../lib/eth/lib/axis/rtl/axis_fifo.v(448)" {  } { { "../lib/eth/lib/axis/rtl/axis_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_fifo.v" 448 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378234 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../lib/eth/lib/axis/rtl/axis_fifo.v(450) " "Unrecognized synthesis attribute \"ram_style\" at ../lib/eth/lib/axis/rtl/axis_fifo.v(450)" {  } { { "../lib/eth/lib/axis/rtl/axis_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_fifo.v" 450 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_fifo " "Found entity 1: axis_fifo" {  } { { "../lib/eth/lib/axis/rtl/axis_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378235 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(217) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(217)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 217 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378236 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(219) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(219)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 219 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378236 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(221) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(221)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 221 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378236 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(223) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(223)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 223 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378236 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(225) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(225)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 225 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378236 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(230) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(230)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 230 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378236 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(232) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(232)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 232 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378236 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(234) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(234)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 234 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378236 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(236) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(236)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 236 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378236 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(238) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(238)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 238 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378236 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(241) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(241)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 241 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378236 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(243) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(243)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 243 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378236 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(245) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(245)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 245 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378236 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(247) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(247)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 247 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378236 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(249) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(249)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 249 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378236 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(251) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(251)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 251 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378236 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "shreg_extract ../lib/eth/lib/axis/rtl/axis_async_fifo.v(258) " "Unrecognized synthesis attribute \"shreg_extract\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(258)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 258 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378236 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "axis_async_fifo.v(383) " "Verilog HDL information at axis_async_fifo.v(383): always construct contains both blocking and non-blocking assignments" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 383 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1747253378237 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "axis_async_fifo.v(647) " "Verilog HDL information at axis_async_fifo.v(647): always construct contains both blocking and non-blocking assignments" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 647 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1747253378237 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../lib/eth/lib/axis/rtl/axis_async_fifo.v(764) " "Unrecognized synthesis attribute \"ram_style\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(764)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 764 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378237 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../lib/eth/lib/axis/rtl/axis_async_fifo.v(766) " "Unrecognized synthesis attribute \"ram_style\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(766)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 766 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378237 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../lib/eth/lib/axis/rtl/axis_async_fifo.v(768) " "Unrecognized synthesis attribute \"ram_style\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(768)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 768 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378237 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../lib/eth/lib/axis/rtl/axis_async_fifo.v(770) " "Unrecognized synthesis attribute \"ram_style\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(770)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 770 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378237 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../lib/eth/lib/axis/rtl/axis_async_fifo.v(772) " "Unrecognized synthesis attribute \"ram_style\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(772)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 772 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378237 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../lib/eth/lib/axis/rtl/axis_async_fifo.v(774) " "Unrecognized synthesis attribute \"ram_style\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(774)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 774 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_async_fifo " "Found entity 1: axis_async_fifo" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_async_fifo_adapter " "Found entity 1: axis_async_fifo_adapter" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378239 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style ../lib/eth/lib/axis/rtl/sync_reset.v(46) " "Unrecognized synthesis attribute \"srl_style\" at ../lib/eth/lib/axis/rtl/sync_reset.v(46)" {  } { { "../lib/eth/lib/axis/rtl/sync_reset.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/sync_reset.v" 46 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/sync_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/sync_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_reset " "Found entity 1: sync_reset" {  } { { "../lib/eth/lib/axis/rtl/sync_reset.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/sync_reset.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378240 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_mac_1g eth_mac_1g.v(191) " "Verilog HDL Parameter Declaration warning at eth_mac_1g.v(191): Parameter Declaration in module \"eth_mac_1g\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/eth_mac_1g.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g.v" 191 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378243 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_mac_1g eth_mac_1g.v(192) " "Verilog HDL Parameter Declaration warning at eth_mac_1g.v(192): Parameter Declaration in module \"eth_mac_1g\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/eth_mac_1g.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g.v" 192 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378243 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lfsr lfsr.v(355) " "Verilog HDL Parameter Declaration warning at lfsr.v(355): Parameter Declaration in module \"lfsr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/lfsr.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/lfsr.v" 355 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378245 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_gmii_tx axis_gmii_tx.v(93) " "Verilog HDL Parameter Declaration warning at axis_gmii_tx.v(93): Parameter Declaration in module \"axis_gmii_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/axis_gmii_tx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/axis_gmii_tx.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378247 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo axis_async_fifo.v(145) " "Verilog HDL Parameter Declaration warning at axis_async_fifo.v(145): Parameter Declaration in module \"axis_async_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 145 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378249 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo axis_async_fifo.v(147) " "Verilog HDL Parameter Declaration warning at axis_async_fifo.v(147): Parameter Declaration in module \"axis_async_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 147 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378249 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(80) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(80): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/eth_axis_rx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_rx.v" 80 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378253 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(82) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(82): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/eth_axis_rx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_rx.v" 82 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378253 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(84) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(84): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/eth_axis_rx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_rx.v" 84 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378253 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(86) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(86): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/eth_axis_rx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_rx.v" 86 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378253 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(88) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(88): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/eth_axis_rx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_rx.v" 88 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378253 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(79) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(79): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/eth_axis_tx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_tx.v" 79 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378255 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(81) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(81): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/eth_axis_tx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_tx.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378255 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(83) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(83): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/eth_axis_tx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_tx.v" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378255 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(85) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(85): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/eth_axis_tx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_tx.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378255 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(87) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(87): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/eth_axis_tx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_tx.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378255 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ip_arb_mux ip_arb_mux.v(116) " "Verilog HDL Parameter Declaration warning at ip_arb_mux.v(116): Parameter Declaration in module \"ip_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/ip_arb_mux.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_arb_mux.v" 116 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378257 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "priority_encoder priority_encoder.v(47) " "Verilog HDL Parameter Declaration warning at priority_encoder.v(47): Parameter Declaration in module \"priority_encoder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/lib/axis/rtl/priority_encoder.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/priority_encoder.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378258 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "priority_encoder priority_encoder.v(48) " "Verilog HDL Parameter Declaration warning at priority_encoder.v(48): Parameter Declaration in module \"priority_encoder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/lib/axis/rtl/priority_encoder.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/priority_encoder.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378258 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_arb_mux eth_arb_mux.v(90) " "Verilog HDL Parameter Declaration warning at eth_arb_mux.v(90): Parameter Declaration in module \"eth_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/eth_arb_mux.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_arb_mux.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378260 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(89) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(89): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/arp_eth_rx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_rx.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378265 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(91) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(91): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/arp_eth_rx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_rx.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378265 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(93) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(93): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/arp_eth_rx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_rx.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378265 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(95) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(95): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/arp_eth_rx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_rx.v" 95 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378265 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(97) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(97): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/arp_eth_rx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_rx.v" 97 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378265 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(85) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(85): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/arp_eth_tx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_tx.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(87) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(87): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/arp_eth_tx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_tx.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(89) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(89): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/arp_eth_tx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_tx.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(91) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(91): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/arp_eth_tx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_tx.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(93) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(93): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/arp_eth_tx.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_tx.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378268 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "udp_checksum_gen udp_checksum_gen.v(143) " "Verilog HDL Parameter Declaration warning at udp_checksum_gen.v(143): Parameter Declaration in module \"udp_checksum_gen\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/udp_checksum_gen.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_checksum_gen.v" 143 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo axis_fifo.v(137) " "Verilog HDL Parameter Declaration warning at axis_fifo.v(137): Parameter Declaration in module \"axis_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/lib/axis/rtl/axis_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_fifo.v" 137 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378274 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo axis_fifo.v(139) " "Verilog HDL Parameter Declaration warning at axis_fifo.v(139): Parameter Declaration in module \"axis_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/lib/axis/rtl/axis_fifo.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_fifo.v" 139 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378274 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ip_mux ip_mux.v(118) " "Verilog HDL Parameter Declaration warning at ip_mux.v(118): Parameter Declaration in module \"ip_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/ip_mux.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_mux.v" 118 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378279 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_mux eth_mux.v(92) " "Verilog HDL Parameter Declaration warning at eth_mux.v(92): Parameter Declaration in module \"eth_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/eth_mux.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mux.v" 92 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1747253378281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga " "Elaborating entity \"fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747253378352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll:altpll_component\"" {  } { { "../rtl/fpga.v" "altpll_component" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747253378381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll:altpll_component " "Elaborated megafunction instantiation \"altpll:altpll_component\"" {  } { { "../rtl/fpga.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 187 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747253378382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll:altpll_component " "Instantiated megafunction \"altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 2000 " "Parameter \"clk1_phase_shift\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747253378382 ""}  } { { "../rtl/fpga.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 187 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747253378382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_chi2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_chi2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_chi2 " "Found entity 1: altpll_chi2" {  } { { "db/altpll_chi2.tdf" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/fpga/db/altpll_chi2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747253378416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_chi2 altpll:altpll_component\|altpll_chi2:auto_generated " "Elaborating entity \"altpll_chi2\" for hierarchy \"altpll:altpll_component\|altpll_chi2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/luisfercrtez/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747253378417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_reset sync_reset:sync_reset_inst " "Elaborating entity \"sync_reset\" for hierarchy \"sync_reset:sync_reset_inst\"" {  } { { "../rtl/fpga.v" "sync_reset_inst" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747253378419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_switch debounce_switch:debounce_switch_inst " "Elaborating entity \"debounce_switch\" for hierarchy \"debounce_switch:debounce_switch_inst\"" {  } { { "../rtl/fpga.v" "debounce_switch_inst" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747253378420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_core fpga_core:core_inst " "Elaborating entity \"fpga_core\" for hierarchy \"fpga_core:core_inst\"" {  } { { "../rtl/fpga.v" "core_inst" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747253378421 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "phy1_txd fpga_core.v(80) " "Output port \"phy1_txd\" at fpga_core.v(80) has no driver" {  } { { "../rtl/fpga_core.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga_core.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747253378433 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "phy1_tx_clk fpga_core.v(79) " "Output port \"phy1_tx_clk\" at fpga_core.v(79) has no driver" {  } { { "../rtl/fpga_core.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga_core.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747253378433 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "phy1_tx_ctl fpga_core.v(81) " "Output port \"phy1_tx_ctl\" at fpga_core.v(81) has no driver" {  } { { "../rtl/fpga_core.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga_core.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747253378433 "|fpga|fpga_core:core_inst"}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "tx_udp_hdr_valid btn\[0\] fpga_core.v(390) " "Net \"tx_udp_hdr_valid\" at fpga_core.v(390) is already driven by input port \"btn\[0\]\", and cannot be driven by another signal" {  } { { "../rtl/fpga_core.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga_core.v" 390 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1747253378435 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "btn\[0\] fpga_core.v(50) " "\"btn\[0\]\" was declared at fpga_core.v(50)" {  } { { "../rtl/fpga_core.v" "" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga_core.v" 50 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378435 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "fpga_core:core_inst " "Can't elaborate user hierarchy \"fpga_core:core_inst\"" {  } { { "../rtl/fpga.v" "core_inst" { Text "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 265 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747253378437 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/fpga/fpga.map.smsg " "Generated suppressed messages file /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-master/example/DE2-115/fpga/fpga/fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378465 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 73 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "381 " "Peak virtual memory: 381 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747253378511 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 14 13:09:38 2025 " "Processing ended: Wed May 14 13:09:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747253378511 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747253378511 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747253378511 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253378511 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 73 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 73 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747253379128 ""}
