/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_1z;
  reg [10:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [27:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [14:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_1z ? celloutsig_0_2z[10] : celloutsig_0_2z[6];
  assign celloutsig_0_9z = celloutsig_0_8z ? celloutsig_0_7z : in_data[53];
  assign celloutsig_1_10z = celloutsig_1_0z ? celloutsig_1_4z : celloutsig_1_9z;
  assign celloutsig_1_17z = celloutsig_1_7z ? celloutsig_1_15z : celloutsig_1_1z;
  assign celloutsig_1_19z = celloutsig_1_2z ? celloutsig_1_15z : celloutsig_1_17z;
  assign celloutsig_1_6z = ~((celloutsig_1_3z | celloutsig_1_2z) & celloutsig_1_0z);
  assign celloutsig_0_0z = ~((in_data[92] | in_data[38]) & (in_data[20] | in_data[89]));
  assign celloutsig_1_9z = celloutsig_1_4z | celloutsig_1_8z;
  assign celloutsig_0_7z = { in_data[25:18], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z } === { celloutsig_0_2z[7:5], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z } === { celloutsig_0_5z[2:1], celloutsig_0_8z };
  assign celloutsig_1_8z = { in_data[159:154], celloutsig_1_1z } === { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_15z = celloutsig_1_13z[12:8] === celloutsig_1_11z[5:1];
  assign celloutsig_0_4z = in_data[89:87] > celloutsig_0_2z[8:6];
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z } && { celloutsig_0_6z[18], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_3z = in_data[156:154] || in_data[131:129];
  assign celloutsig_1_7z = { in_data[159:158], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z } || { in_data[181:180], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_2z = { in_data[137:134], celloutsig_1_1z } != { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } != in_data[144:142];
  assign celloutsig_0_1z = { in_data[70:64], celloutsig_0_0z } != in_data[91:84];
  assign celloutsig_1_14z = - { celloutsig_1_11z[4:1], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_12z = celloutsig_1_11z[3] & celloutsig_1_6z;
  assign celloutsig_1_1z = ~^ { in_data[113:100], celloutsig_1_0z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_0z = ^ in_data[132:117];
  assign celloutsig_0_5z = { in_data[49:48], celloutsig_0_3z } >>> { in_data[38:37], celloutsig_0_1z };
  assign celloutsig_1_11z = { in_data[155:154], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z } - { in_data[103:97], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_8z = ~((celloutsig_0_1z & celloutsig_0_2z[9]) | celloutsig_0_0z);
  assign celloutsig_1_18z = ~((celloutsig_1_11z[5] & celloutsig_1_14z[6]) | celloutsig_1_10z);
  always_latch
    if (clkin_data[64]) celloutsig_1_13z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_1_13z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_6z };
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 11'h000;
    else if (celloutsig_1_18z) celloutsig_0_2z = { in_data[26:25], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign { celloutsig_0_6z[13:2], celloutsig_0_6z[27:14] } = ~ { celloutsig_0_4z, celloutsig_0_2z, in_data[14:2], celloutsig_0_0z };
  assign celloutsig_0_6z[1:0] = { celloutsig_0_6z[13], celloutsig_0_6z[13] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
