#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Feb 22 07:53:19 2019
# Process ID: 7050
# Current directory: /home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/three/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1
# Command line: vivado -log microblaze_ublaze_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source microblaze_ublaze_0.tcl
# Log file: /home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/three/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1/microblaze_ublaze_0.vds
# Journal file: /home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/three/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1/vivado.jou
#-----------------------------------------------------------
source microblaze_ublaze_0.tcl -notrace
Command: synth_design -top microblaze_ublaze_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7096 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1260.336 ; gain = 85.992 ; free physical = 121160 ; free virtual = 500281
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'microblaze_ublaze_0' [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/three/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/synth/microblaze_ublaze_0.vhd:107]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 50000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: microblaze_ublaze_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/three/microblaze/microblaze.srcs/sources_1/bd/microblaze/ipshared/4f30/hdl/microblaze_v10_0_vh_rfs.vhd:157134' bound to instance 'U0' of component 'MicroBlaze' [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/three/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/synth/microblaze_ublaze_0.vhd:786]
INFO: [Synth 8-256] done synthesizing module 'microblaze_ublaze_0' (52#1) [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/three/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/synth/microblaze_ublaze_0.vhd:107]
WARNING: [Synth 8-3331] design DAXI_interface has unconnected port Non_Secure
WARNING: [Synth 8-3331] design DAXI_interface has unconnected port M_AXI_DP_BID[0]
WARNING: [Synth 8-3331] design DAXI_interface has unconnected port M_AXI_DP_BRESP[0]
WARNING: [Synth 8-3331] design DAXI_interface has unconnected port M_AXI_DP_RID[0]
WARNING: [Synth 8-3331] design DAXI_interface has unconnected port M_AXI_DP_RRESP[0]
WARNING: [Synth 8-3331] design DAXI_interface has unconnected port M_AXI_DP_RLAST
WARNING: [Synth 8-3331] design DAXI_interface has unconnected port MEM_DataBus_Exclusive
WARNING: [Synth 8-3331] design DAXI_interface has unconnected port MEM_UMode
WARNING: [Synth 8-3331] design instr_mux has unconnected port ILMB_data_strobe
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[0]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[1]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[2]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[3]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[4]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[5]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[6]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[7]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[8]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[9]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[10]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[11]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[12]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[13]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[14]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[15]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[16]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[17]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[18]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[19]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[20]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[21]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[22]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[23]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[24]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[25]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[26]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[27]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[28]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[29]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[30]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[31]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data_strobe
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[0]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[1]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[2]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[3]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[4]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[5]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[6]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[7]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[8]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[9]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[10]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[11]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[12]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[13]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[14]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[15]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[16]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[17]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[18]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[19]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[20]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[21]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[22]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[23]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[24]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[25]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[26]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[27]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[28]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[29]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[30]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[31]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[0]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[1]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[2]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[3]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[4]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[5]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[6]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[7]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[8]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[9]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[10]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[11]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[12]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[13]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[14]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[15]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[16]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[17]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[18]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[19]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[20]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[21]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[22]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[23]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[24]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[25]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1537.602 ; gain = 363.258 ; free physical = 120843 ; free virtual = 499966
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1537.602 ; gain = 363.258 ; free physical = 120750 ; free virtual = 499872
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 638 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/three/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/three/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/three/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/three/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/three/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/three/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/three/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/microblaze_ublaze_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/microblaze_ublaze_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/three/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/three/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 439 instances were transformed.
  FD => FDRE: 32 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 6 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 81 instances
  MULT_AND => LUT2: 3 instances
  MUXCY_L => MUXCY: 185 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1805.035 ; gain = 0.000 ; free physical = 120984 ; free virtual = 500120
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:02:04 . Memory (MB): peak = 1805.035 ; gain = 630.691 ; free physical = 120969 ; free virtual = 500106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:02:04 . Memory (MB): peak = 1805.035 ; gain = 630.691 ; free physical = 120969 ; free virtual = 500106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/three/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:02:04 . Memory (MB): peak = 1805.035 ; gain = 630.691 ; free physical = 120970 ; free virtual = 500106
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "byte_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Sign_Extend" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtsmsr_write_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_stop_instr_fetch" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:02:06 . Memory (MB): peak = 1805.035 ; gain = 630.691 ; free physical = 121060 ; free virtual = 500197
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 37    
	   3 Input      1 Bit         XORs := 33    
+---Registers : 
	             4096 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 107   
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 161   
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PreFetch_Buffer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module Decode 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 77    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 43    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Operand_Select_Bit__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mul_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Result_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module MSR_Reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Div_unit 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 33    
	   2 Input      1 Bit         XORs := 33    
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module Byte_Doublet_Handle 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module MicroBlaze_Area 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "byte_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mtsmsr_write_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Logic_Oper_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Logic_Oper_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Shift_Oper_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Shift_Oper_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Result_Sel_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Result_Sel_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Write_FPU_result_reg' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/mem_access_failed_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/mem_access_failed_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Decode_I/bs_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Decode_I/fpu_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Decode_I/pvr_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Decode_I/wic_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Decode_I/wdc_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Reverse_Mem_Access_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/trace_reg_addr_i_reg[4]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_instruction_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/trace_reg_addr_i_reg[3]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_instruction_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/trace_reg_addr_i_reg[2]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_instruction_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/trace_reg_addr_i_reg[1]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_instruction_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/trace_reg_addr_i_reg[0]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_instruction_i_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4019] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2983]' (FDR) to 'U0/LOCKSTEP_Out_reg[2891]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2982]' (FDR) to 'U0/LOCKSTEP_Out_reg[2890]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2981]' (FDR) to 'U0/LOCKSTEP_Out_reg[2889]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2980]' (FDR) to 'U0/LOCKSTEP_Out_reg[2888]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2979]' (FDR) to 'U0/LOCKSTEP_Out_reg[2887]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[663]' (FDR) to 'U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[662]' (FDR) to 'U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[661]' (FDR) to 'U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[660]' (FDR) to 'U0/LOCKSTEP_Out_reg[494]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[659]' (FDR) to 'U0/LOCKSTEP_Out_reg[493]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[658]' (FDR) to 'U0/LOCKSTEP_Out_reg[492]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[657]' (FDR) to 'U0/LOCKSTEP_Out_reg[491]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[656]' (FDR) to 'U0/LOCKSTEP_Out_reg[490]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[655]' (FDR) to 'U0/LOCKSTEP_Out_reg[489]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[654]' (FDR) to 'U0/LOCKSTEP_Out_reg[488]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[653]' (FDR) to 'U0/LOCKSTEP_Out_reg[487]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[652]' (FDR) to 'U0/LOCKSTEP_Out_reg[486]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[651]' (FDR) to 'U0/LOCKSTEP_Out_reg[485]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[650]' (FDR) to 'U0/LOCKSTEP_Out_reg[484]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[649]' (FDR) to 'U0/LOCKSTEP_Out_reg[483]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[648]' (FDR) to 'U0/LOCKSTEP_Out_reg[482]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[647]' (FDR) to 'U0/LOCKSTEP_Out_reg[481]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[646]' (FDR) to 'U0/LOCKSTEP_Out_reg[480]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[645]' (FDR) to 'U0/LOCKSTEP_Out_reg[479]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[644]' (FDR) to 'U0/LOCKSTEP_Out_reg[478]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[643]' (FDR) to 'U0/LOCKSTEP_Out_reg[477]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[642]' (FDR) to 'U0/LOCKSTEP_Out_reg[476]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[641]' (FDR) to 'U0/LOCKSTEP_Out_reg[475]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[640]' (FDR) to 'U0/LOCKSTEP_Out_reg[474]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[639]' (FDR) to 'U0/LOCKSTEP_Out_reg[473]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[638]' (FDR) to 'U0/LOCKSTEP_Out_reg[472]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[637]' (FDR) to 'U0/LOCKSTEP_Out_reg[471]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[636]' (FDR) to 'U0/LOCKSTEP_Out_reg[470]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[635]' (FDR) to 'U0/LOCKSTEP_Out_reg[469]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[634]' (FDR) to 'U0/LOCKSTEP_Out_reg[468]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[633]' (FDR) to 'U0/LOCKSTEP_Out_reg[467]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[632]' (FDR) to 'U0/LOCKSTEP_Out_reg[466]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[30]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Unsigned_Op_reg'
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_unmask_EA_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Reverse_Mem_Access_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/wdc_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/fpu_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/bs_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/pvr_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/wic_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/take_intr_Done_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Start_FPU_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/fpu_started_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/write_FSR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/SWAP_BYTE_Instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_taken_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[5]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[6]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[7]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[9]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[10]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[14]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/mem_access_failed_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[36]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[37]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[38]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[39]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[40]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[41]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[42]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[43]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[44]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[45]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[46]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[47]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[48]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[49]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[50]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[51]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[52]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[53]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[54]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[55]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[56]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[57]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[58]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[59]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[60]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[61]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[62]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[63]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[64]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[65]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[66]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[67]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[100]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[101]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[102]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[103]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[104]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[105]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[106]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[107]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[108]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[109]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[110]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[111]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[112]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[113]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[114]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[115]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[116]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[117]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[118]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[119]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[120]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[121]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[122]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[123]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[124]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[125]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[126]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[127]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[128]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[129]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[130]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[131]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[164]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[165]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[166]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[167]) is unused and will be removed from module MicroBlaze.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3227]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3226]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[722]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[717]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[713]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[712]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[708]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[705]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[630]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[628]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[551]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[547]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[546]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[542]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:02:10 . Memory (MB): peak = 1805.035 ; gain = 630.691 ; free physical = 121053 ; free virtual = 500190
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:02:21 . Memory (MB): peak = 1805.035 ; gain = 630.691 ; free physical = 120903 ; free virtual = 500039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:02:21 . Memory (MB): peak = 1805.035 ; gain = 630.691 ; free physical = 120892 ; free virtual = 500029
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:02:22 . Memory (MB): peak = 1805.035 ; gain = 630.691 ; free physical = 120894 ; free virtual = 500031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:02:23 . Memory (MB): peak = 1805.035 ; gain = 630.691 ; free physical = 120896 ; free virtual = 500033
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:02:23 . Memory (MB): peak = 1805.035 ; gain = 630.691 ; free physical = 120896 ; free virtual = 500033
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:02:23 . Memory (MB): peak = 1805.035 ; gain = 630.691 ; free physical = 120895 ; free virtual = 500032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:02:23 . Memory (MB): peak = 1805.035 ; gain = 630.691 ; free physical = 120895 ; free virtual = 500032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:02:23 . Memory (MB): peak = 1805.035 ; gain = 630.691 ; free physical = 120895 ; free virtual = 500032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:02:23 . Memory (MB): peak = 1805.035 ; gain = 630.691 ; free physical = 120895 ; free virtual = 500032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     1|
|2     |DSP48E1_1 |     1|
|3     |DSP48E1_2 |     1|
|4     |LUT1      |     4|
|5     |LUT2      |    38|
|6     |LUT3      |   113|
|7     |LUT4      |   246|
|8     |LUT5      |    59|
|9     |LUT6      |   144|
|10    |LUT6_2    |    81|
|11    |MULT_AND  |     2|
|12    |MUXCY_L   |   180|
|13    |MUXF7     |    32|
|14    |RAM32X1D  |    64|
|15    |SRL16E    |    66|
|16    |XORCY     |   164|
|17    |FD        |    32|
|18    |FDE       |    64|
|19    |FDR       |     1|
|20    |FDRE      |   919|
|21    |FDS       |     3|
|22    |FDSE      |    34|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------------+----------------------------------------+------+
|      |Instance                                                                                   |Module                                  |Cells |
+------+-------------------------------------------------------------------------------------------+----------------------------------------+------+
|1     |top                                                                                        |                                        |  2249|
|2     |  U0                                                                                       |MicroBlaze                              |  2249|
|3     |    MicroBlaze_Core_I                                                                      |MicroBlaze_Core                         |  1896|
|4     |      \Area.Core                                                                           |MicroBlaze_Area                         |  1884|
|5     |        Byte_Doublet_Handle_I                                                              |Byte_Doublet_Handle                     |    37|
|6     |          BYTE_0_1_I                                                                       |MB_LUT6_2__parameterized8               |     1|
|7     |          BYTE_2_3_I                                                                       |MB_LUT6_2__parameterized10              |     1|
|8     |          LOW_ADDR_OUT_LUT6                                                                |MB_LUT6_2__parameterized16              |     1|
|9     |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I     |mux4_8                                  |     8|
|10    |            \GEN4_LOOP[0].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_1018         |     1|
|11    |            \GEN4_LOOP[1].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_1019         |     1|
|12    |            \GEN4_LOOP[2].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_1020         |     1|
|13    |            \GEN4_LOOP[3].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_1021         |     1|
|14    |            \GEN4_LOOP[4].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_1022         |     1|
|15    |            \GEN4_LOOP[5].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_1023         |     1|
|16    |            \GEN4_LOOP[6].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_1024         |     1|
|17    |            \GEN4_LOOP[7].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_1025         |     1|
|18    |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[0].BYTESTEER_LUT6  |MB_LUT6_2__parameterized14              |     1|
|19    |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[1].BYTESTEER_LUT6  |MB_LUT6_2__parameterized14_1015         |     1|
|20    |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[2].BYTESTEER_LUT6  |MB_LUT6_2__parameterized14_1016         |     1|
|21    |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[3].BYTESTEER_LUT6  |MB_LUT6_2__parameterized14_1017         |     1|
|22    |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_LEFT_I              |MB_LUT3__parameterized9                 |    18|
|23    |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_RIGHT_I             |MB_LUT2                                 |     1|
|24    |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.WRITE_MSB_SEL_I              |MB_LUT6_2__parameterized12              |     1|
|25    |          byte_selects_i_INST                                                              |MB_LUT6_2__parameterized6               |     1|
|26    |          low_addr_i_INST                                                                  |MB_LUT6_2__parameterized4               |     1|
|27    |        Data_Flow_I                                                                        |Data_Flow                               |  1178|
|28    |          ALU_I                                                                            |ALU                                     |   101|
|29    |            \No_Carry_Decoding.CarryIn_MUXCY                                               |MB_MUXCY_920                            |     1|
|30    |            \No_Carry_Decoding.alu_carry_select_LUT                                        |MB_LUT3__parameterized7                 |     1|
|31    |            \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                             |ALU_Bit__parameterized2                 |     6|
|32    |              \Last_Bit.I_ALU_LUT_2                                                        |MB_LUT4__parameterized13                |     1|
|33    |              \Last_Bit.I_ALU_LUT_V5                                                       |MB_LUT6                                 |     1|
|34    |              \Last_Bit.MULT_AND_I                                                         |MB_MULT_AND_1012                        |     1|
|35    |              \Last_Bit.MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_1013                     |     2|
|36    |              \Last_Bit.Pre_MUXCY_I                                                        |MB_MUXCY_1014                           |     1|
|37    |            \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                            |ALU_Bit                                 |     3|
|38    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1010          |     1|
|39    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_1011                     |     2|
|40    |            \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                            |ALU_Bit_921                             |     3|
|41    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1008          |     1|
|42    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_1009                     |     2|
|43    |            \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                            |ALU_Bit_922                             |     3|
|44    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1006          |     1|
|45    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_1007                     |     2|
|46    |            \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                            |ALU_Bit_923                             |     3|
|47    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1004          |     1|
|48    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_1005                     |     2|
|49    |            \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                            |ALU_Bit_924                             |     3|
|50    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1002          |     1|
|51    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_1003                     |     2|
|52    |            \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                            |ALU_Bit_925                             |     3|
|53    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1000          |     1|
|54    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_1001                     |     2|
|55    |            \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                            |ALU_Bit_926                             |     3|
|56    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_998           |     1|
|57    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_999                      |     2|
|58    |            \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                            |ALU_Bit_927                             |     3|
|59    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_996           |     1|
|60    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_997                      |     2|
|61    |            \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                            |ALU_Bit_928                             |     3|
|62    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_994           |     1|
|63    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_995                      |     2|
|64    |            \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                            |ALU_Bit_929                             |     3|
|65    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_992           |     1|
|66    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_993                      |     2|
|67    |            \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                             |ALU_Bit_930                             |     3|
|68    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_990           |     1|
|69    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_991                      |     2|
|70    |            \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                            |ALU_Bit_931                             |     3|
|71    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_988           |     1|
|72    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_989                      |     2|
|73    |            \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                            |ALU_Bit_932                             |     3|
|74    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_986           |     1|
|75    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_987                      |     2|
|76    |            \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                            |ALU_Bit_933                             |     3|
|77    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_984           |     1|
|78    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_985                      |     2|
|79    |            \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                            |ALU_Bit_934                             |     3|
|80    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_982           |     1|
|81    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_983                      |     2|
|82    |            \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                            |ALU_Bit_935                             |     3|
|83    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_980           |     1|
|84    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_981                      |     2|
|85    |            \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                            |ALU_Bit_936                             |     3|
|86    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_978           |     1|
|87    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_979                      |     2|
|88    |            \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                            |ALU_Bit_937                             |     3|
|89    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_976           |     1|
|90    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_977                      |     2|
|91    |            \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                            |ALU_Bit_938                             |     3|
|92    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_974           |     1|
|93    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_975                      |     2|
|94    |            \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                            |ALU_Bit_939                             |     3|
|95    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_972           |     1|
|96    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_973                      |     2|
|97    |            \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                            |ALU_Bit_940                             |     3|
|98    |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_970           |     1|
|99    |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_971                      |     2|
|100   |            \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                             |ALU_Bit_941                             |     3|
|101   |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_968           |     1|
|102   |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_969                      |     2|
|103   |            \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                            |ALU_Bit_942                             |     3|
|104   |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_966           |     1|
|105   |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_967                      |     2|
|106   |            \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                            |ALU_Bit_943                             |     3|
|107   |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_964           |     1|
|108   |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_965                      |     2|
|109   |            \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                             |ALU_Bit_944                             |     3|
|110   |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_962           |     1|
|111   |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_963                      |     2|
|112   |            \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                             |ALU_Bit_945                             |     3|
|113   |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_960           |     1|
|114   |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_961                      |     2|
|115   |            \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                             |ALU_Bit_946                             |     3|
|116   |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_958           |     1|
|117   |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_959                      |     2|
|118   |            \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                             |ALU_Bit_947                             |     3|
|119   |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_956           |     1|
|120   |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_957                      |     2|
|121   |            \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                             |ALU_Bit_948                             |     3|
|122   |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_954           |     1|
|123   |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_955                      |     2|
|124   |            \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                             |ALU_Bit_949                             |     3|
|125   |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_952           |     1|
|126   |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_953                      |     2|
|127   |            \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                             |ALU_Bit_950                             |     3|
|128   |              \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2               |     1|
|129   |              \Not_Last_Bit.MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_951                      |     2|
|130   |          MSR_Reg_I                                                                        |MSR_Reg                                 |     9|
|131   |            \MSR_Bits[25].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit                             |     2|
|132   |              MSR_I                                                                        |MB_FDRSE_919                            |     2|
|133   |            \MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit_913                         |     2|
|134   |              MSR_I                                                                        |MB_FDRSE_918                            |     2|
|135   |            \MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit_914                         |     3|
|136   |              MSR_I                                                                        |MB_FDRSE_917                            |     3|
|137   |            \MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit_915                         |     2|
|138   |              MSR_I                                                                        |MB_FDRSE_916                            |     2|
|139   |          Operand_Select_I                                                                 |Operand_Select                          |   182|
|140   |            \OpSelect_Bits[0].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized12     |    40|
|141   |              \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_909                           |     1|
|142   |              Op1_DFF                                                                      |MB_FDRE_910                             |    36|
|143   |              Op1_Reg_DFF                                                                  |MB_FDRE_911                             |     1|
|144   |              Op2_DFF                                                                      |MB_FDE_912                              |     2|
|145   |            \OpSelect_Bits[10].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10     |     4|
|146   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_905                           |     1|
|147   |              Op1_DFF                                                                      |MB_FDRE_906                             |     1|
|148   |              Op1_Reg_DFF                                                                  |MB_FDRE_907                             |     1|
|149   |              Op2_DFF                                                                      |MB_FDE_908                              |     1|
|150   |            \OpSelect_Bits[11].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_761 |     4|
|151   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_901                           |     1|
|152   |              Op1_DFF                                                                      |MB_FDRE_902                             |     1|
|153   |              Op1_Reg_DFF                                                                  |MB_FDRE_903                             |     1|
|154   |              Op2_DFF                                                                      |MB_FDE_904                              |     1|
|155   |            \OpSelect_Bits[12].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_762 |     4|
|156   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_897                           |     1|
|157   |              Op1_DFF                                                                      |MB_FDRE_898                             |     1|
|158   |              Op1_Reg_DFF                                                                  |MB_FDRE_899                             |     1|
|159   |              Op2_DFF                                                                      |MB_FDE_900                              |     1|
|160   |            \OpSelect_Bits[13].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_763 |     4|
|161   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_893                           |     1|
|162   |              Op1_DFF                                                                      |MB_FDRE_894                             |     1|
|163   |              Op1_Reg_DFF                                                                  |MB_FDRE_895                             |     1|
|164   |              Op2_DFF                                                                      |MB_FDE_896                              |     1|
|165   |            \OpSelect_Bits[14].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_764 |     4|
|166   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_889                           |     1|
|167   |              Op1_DFF                                                                      |MB_FDRE_890                             |     1|
|168   |              Op1_Reg_DFF                                                                  |MB_FDRE_891                             |     1|
|169   |              Op2_DFF                                                                      |MB_FDE_892                              |     1|
|170   |            \OpSelect_Bits[15].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_765 |     4|
|171   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_885                           |     1|
|172   |              Op1_DFF                                                                      |MB_FDRE_886                             |     1|
|173   |              Op1_Reg_DFF                                                                  |MB_FDRE_887                             |     1|
|174   |              Op2_DFF                                                                      |MB_FDE_888                              |     1|
|175   |            \OpSelect_Bits[16].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8      |     5|
|176   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_881                           |     1|
|177   |              Op1_DFF                                                                      |MB_FDRE_882                             |     2|
|178   |              Op1_Reg_DFF                                                                  |MB_FDRE_883                             |     1|
|179   |              Op2_DFF                                                                      |MB_FDE_884                              |     1|
|180   |            \OpSelect_Bits[17].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_766  |     4|
|181   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_877                           |     1|
|182   |              Op1_DFF                                                                      |MB_FDRE_878                             |     1|
|183   |              Op1_Reg_DFF                                                                  |MB_FDRE_879                             |     1|
|184   |              Op2_DFF                                                                      |MB_FDE_880                              |     1|
|185   |            \OpSelect_Bits[18].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_767  |     4|
|186   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_873                           |     1|
|187   |              Op1_DFF                                                                      |MB_FDRE_874                             |     1|
|188   |              Op1_Reg_DFF                                                                  |MB_FDRE_875                             |     1|
|189   |              Op2_DFF                                                                      |MB_FDE_876                              |     1|
|190   |            \OpSelect_Bits[19].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_768  |     4|
|191   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_869                           |     1|
|192   |              Op1_DFF                                                                      |MB_FDRE_870                             |     1|
|193   |              Op1_Reg_DFF                                                                  |MB_FDRE_871                             |     1|
|194   |              Op2_DFF                                                                      |MB_FDE_872                              |     1|
|195   |            \OpSelect_Bits[1].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_769 |     4|
|196   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_865                           |     1|
|197   |              Op1_DFF                                                                      |MB_FDRE_866                             |     1|
|198   |              Op1_Reg_DFF                                                                  |MB_FDRE_867                             |     1|
|199   |              Op2_DFF                                                                      |MB_FDE_868                              |     1|
|200   |            \OpSelect_Bits[20].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_770  |     4|
|201   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_861                           |     1|
|202   |              Op1_DFF                                                                      |MB_FDRE_862                             |     1|
|203   |              Op1_Reg_DFF                                                                  |MB_FDRE_863                             |     1|
|204   |              Op2_DFF                                                                      |MB_FDE_864                              |     1|
|205   |            \OpSelect_Bits[21].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_771  |     4|
|206   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_857                           |     1|
|207   |              Op1_DFF                                                                      |MB_FDRE_858                             |     1|
|208   |              Op1_Reg_DFF                                                                  |MB_FDRE_859                             |     1|
|209   |              Op2_DFF                                                                      |MB_FDE_860                              |     1|
|210   |            \OpSelect_Bits[22].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_772  |     4|
|211   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_853                           |     1|
|212   |              Op1_DFF                                                                      |MB_FDRE_854                             |     1|
|213   |              Op1_Reg_DFF                                                                  |MB_FDRE_855                             |     1|
|214   |              Op2_DFF                                                                      |MB_FDE_856                              |     1|
|215   |            \OpSelect_Bits[23].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_773  |     4|
|216   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_849                           |     1|
|217   |              Op1_DFF                                                                      |MB_FDRE_850                             |     1|
|218   |              Op1_Reg_DFF                                                                  |MB_FDRE_851                             |     1|
|219   |              Op2_DFF                                                                      |MB_FDE_852                              |     1|
|220   |            \OpSelect_Bits[24].Operand_Select_Bit_I                                        |Operand_Select_Bit                      |     4|
|221   |              \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_845                           |     1|
|222   |              Op1_DFF                                                                      |MB_FDRE_846                             |     1|
|223   |              Op1_Reg_DFF                                                                  |MB_FDRE_847                             |     1|
|224   |              Op2_DFF                                                                      |MB_FDE_848                              |     1|
|225   |            \OpSelect_Bits[25].Operand_Select_Bit_I                                        |Operand_Select_Bit_774                  |     4|
|226   |              \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_841                           |     1|
|227   |              Op1_DFF                                                                      |MB_FDRE_842                             |     1|
|228   |              Op1_Reg_DFF                                                                  |MB_FDRE_843                             |     1|
|229   |              Op2_DFF                                                                      |MB_FDE_844                              |     1|
|230   |            \OpSelect_Bits[26].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized6      |     4|
|231   |              \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_837                           |     1|
|232   |              Op1_DFF                                                                      |MB_FDRE_838                             |     1|
|233   |              Op1_Reg_DFF                                                                  |MB_FDRE_839                             |     1|
|234   |              Op2_DFF                                                                      |MB_FDE_840                              |     1|
|235   |            \OpSelect_Bits[27].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized4      |     4|
|236   |              \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_833                           |     1|
|237   |              Op1_DFF                                                                      |MB_FDRE_834                             |     1|
|238   |              Op1_Reg_DFF                                                                  |MB_FDRE_835                             |     1|
|239   |              Op2_DFF                                                                      |MB_FDE_836                              |     1|
|240   |            \OpSelect_Bits[28].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized2      |     4|
|241   |              \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_829                           |     1|
|242   |              Op1_DFF                                                                      |MB_FDRE_830                             |     1|
|243   |              Op1_Reg_DFF                                                                  |MB_FDRE_831                             |     1|
|244   |              Op2_DFF                                                                      |MB_FDE_832                              |     1|
|245   |            \OpSelect_Bits[29].Operand_Select_Bit_I                                        |Operand_Select_Bit_775                  |     4|
|246   |              \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_825                           |     1|
|247   |              Op1_DFF                                                                      |MB_FDRE_826                             |     1|
|248   |              Op1_Reg_DFF                                                                  |MB_FDRE_827                             |     1|
|249   |              Op2_DFF                                                                      |MB_FDE_828                              |     1|
|250   |            \OpSelect_Bits[2].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_776 |     4|
|251   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_821                           |     1|
|252   |              Op1_DFF                                                                      |MB_FDRE_822                             |     1|
|253   |              Op1_Reg_DFF                                                                  |MB_FDRE_823                             |     1|
|254   |              Op2_DFF                                                                      |MB_FDE_824                              |     1|
|255   |            \OpSelect_Bits[30].Operand_Select_Bit_I                                        |Operand_Select_Bit_777                  |     5|
|256   |              \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_817                           |     1|
|257   |              Op1_DFF                                                                      |MB_FDRE_818                             |     1|
|258   |              Op1_Reg_DFF                                                                  |MB_FDRE_819                             |     2|
|259   |              Op2_DFF                                                                      |MB_FDE_820                              |     1|
|260   |            \OpSelect_Bits[31].Operand_Select_Bit_I                                        |Operand_Select_Bit_778                  |     4|
|261   |              \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_813                           |     1|
|262   |              Op1_DFF                                                                      |MB_FDRE_814                             |     1|
|263   |              Op1_Reg_DFF                                                                  |MB_FDRE_815                             |     1|
|264   |              Op2_DFF                                                                      |MB_FDE_816                              |     1|
|265   |            \OpSelect_Bits[3].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_779 |     4|
|266   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_809                           |     1|
|267   |              Op1_DFF                                                                      |MB_FDRE_810                             |     1|
|268   |              Op1_Reg_DFF                                                                  |MB_FDRE_811                             |     1|
|269   |              Op2_DFF                                                                      |MB_FDE_812                              |     1|
|270   |            \OpSelect_Bits[4].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_780 |     4|
|271   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_805                           |     1|
|272   |              Op1_DFF                                                                      |MB_FDRE_806                             |     1|
|273   |              Op1_Reg_DFF                                                                  |MB_FDRE_807                             |     1|
|274   |              Op2_DFF                                                                      |MB_FDE_808                              |     1|
|275   |            \OpSelect_Bits[5].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_781 |     4|
|276   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_801                           |     1|
|277   |              Op1_DFF                                                                      |MB_FDRE_802                             |     1|
|278   |              Op1_Reg_DFF                                                                  |MB_FDRE_803                             |     1|
|279   |              Op2_DFF                                                                      |MB_FDE_804                              |     1|
|280   |            \OpSelect_Bits[6].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_782 |     4|
|281   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_797                           |     1|
|282   |              Op1_DFF                                                                      |MB_FDRE_798                             |     1|
|283   |              Op1_Reg_DFF                                                                  |MB_FDRE_799                             |     1|
|284   |              Op2_DFF                                                                      |MB_FDE_800                              |     1|
|285   |            \OpSelect_Bits[7].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_783 |     4|
|286   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_793                           |     1|
|287   |              Op1_DFF                                                                      |MB_FDRE_794                             |     1|
|288   |              Op1_Reg_DFF                                                                  |MB_FDRE_795                             |     1|
|289   |              Op2_DFF                                                                      |MB_FDE_796                              |     1|
|290   |            \OpSelect_Bits[8].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_784 |     4|
|291   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_789                           |     1|
|292   |              Op1_DFF                                                                      |MB_FDRE_790                             |     1|
|293   |              Op1_Reg_DFF                                                                  |MB_FDRE_791                             |     1|
|294   |              Op2_DFF                                                                      |MB_FDE_792                              |     1|
|295   |            \OpSelect_Bits[9].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_785 |     4|
|296   |              \Only_PC.Op1_LUT6                                                            |MB_LUT6_2                               |     1|
|297   |              Op1_DFF                                                                      |MB_FDRE_786                             |     1|
|298   |              Op1_Reg_DFF                                                                  |MB_FDRE_787                             |     1|
|299   |              Op2_DFF                                                                      |MB_FDE_788                              |     1|
|300   |          PC_Module_I                                                                      |PC_Module                               |   223|
|301   |            \All_Bits.Using_FPGA.PC_GEN[0].PC_Bit_I                                        |PC_Bit__parameterized2                  |     6|
|302   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_755                      |     1|
|303   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_756            |     1|
|304   |              PC_EX_DFF                                                                    |MB_FDE_757                              |     1|
|305   |              PC_OF_Buffer                                                                 |MB_SRL16E_758                           |     1|
|306   |              SUM_I                                                                        |MB_LUT4__parameterized23_759            |     1|
|307   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_760                             |     1|
|308   |            \All_Bits.Using_FPGA.PC_GEN[10].PC_Bit_I                                       |PC_Bit__parameterized2_542              |     7|
|309   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_749                      |     2|
|310   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_750            |     1|
|311   |              PC_EX_DFF                                                                    |MB_FDE_751                              |     1|
|312   |              PC_OF_Buffer                                                                 |MB_SRL16E_752                           |     1|
|313   |              SUM_I                                                                        |MB_LUT4__parameterized23_753            |     1|
|314   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_754                             |     1|
|315   |            \All_Bits.Using_FPGA.PC_GEN[11].PC_Bit_I                                       |PC_Bit__parameterized2_543              |     7|
|316   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_743                      |     2|
|317   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_744            |     1|
|318   |              PC_EX_DFF                                                                    |MB_FDE_745                              |     1|
|319   |              PC_OF_Buffer                                                                 |MB_SRL16E_746                           |     1|
|320   |              SUM_I                                                                        |MB_LUT4__parameterized23_747            |     1|
|321   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_748                             |     1|
|322   |            \All_Bits.Using_FPGA.PC_GEN[12].PC_Bit_I                                       |PC_Bit__parameterized2_544              |     7|
|323   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_737                      |     2|
|324   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_738            |     1|
|325   |              PC_EX_DFF                                                                    |MB_FDE_739                              |     1|
|326   |              PC_OF_Buffer                                                                 |MB_SRL16E_740                           |     1|
|327   |              SUM_I                                                                        |MB_LUT4__parameterized23_741            |     1|
|328   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_742                             |     1|
|329   |            \All_Bits.Using_FPGA.PC_GEN[13].PC_Bit_I                                       |PC_Bit__parameterized2_545              |     7|
|330   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_731                      |     2|
|331   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_732            |     1|
|332   |              PC_EX_DFF                                                                    |MB_FDE_733                              |     1|
|333   |              PC_OF_Buffer                                                                 |MB_SRL16E_734                           |     1|
|334   |              SUM_I                                                                        |MB_LUT4__parameterized23_735            |     1|
|335   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_736                             |     1|
|336   |            \All_Bits.Using_FPGA.PC_GEN[14].PC_Bit_I                                       |PC_Bit__parameterized2_546              |     7|
|337   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_725                      |     2|
|338   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_726            |     1|
|339   |              PC_EX_DFF                                                                    |MB_FDE_727                              |     1|
|340   |              PC_OF_Buffer                                                                 |MB_SRL16E_728                           |     1|
|341   |              SUM_I                                                                        |MB_LUT4__parameterized23_729            |     1|
|342   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_730                             |     1|
|343   |            \All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I                                       |PC_Bit__parameterized2_547              |     7|
|344   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_719                      |     2|
|345   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_720            |     1|
|346   |              PC_EX_DFF                                                                    |MB_FDE_721                              |     1|
|347   |              PC_OF_Buffer                                                                 |MB_SRL16E_722                           |     1|
|348   |              SUM_I                                                                        |MB_LUT4__parameterized23_723            |     1|
|349   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_724                             |     1|
|350   |            \All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I                                       |PC_Bit__parameterized2_548              |     7|
|351   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_713                      |     2|
|352   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_714            |     1|
|353   |              PC_EX_DFF                                                                    |MB_FDE_715                              |     1|
|354   |              PC_OF_Buffer                                                                 |MB_SRL16E_716                           |     1|
|355   |              SUM_I                                                                        |MB_LUT4__parameterized23_717            |     1|
|356   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_718                             |     1|
|357   |            \All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I                                       |PC_Bit__parameterized2_549              |     7|
|358   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_707                      |     2|
|359   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_708            |     1|
|360   |              PC_EX_DFF                                                                    |MB_FDE_709                              |     1|
|361   |              PC_OF_Buffer                                                                 |MB_SRL16E_710                           |     1|
|362   |              SUM_I                                                                        |MB_LUT4__parameterized23_711            |     1|
|363   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_712                             |     1|
|364   |            \All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I                                       |PC_Bit__parameterized2_550              |     7|
|365   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_701                      |     2|
|366   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_702            |     1|
|367   |              PC_EX_DFF                                                                    |MB_FDE_703                              |     1|
|368   |              PC_OF_Buffer                                                                 |MB_SRL16E_704                           |     1|
|369   |              SUM_I                                                                        |MB_LUT4__parameterized23_705            |     1|
|370   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_706                             |     1|
|371   |            \All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I                                       |PC_Bit__parameterized2_551              |     7|
|372   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_695                      |     2|
|373   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_696            |     1|
|374   |              PC_EX_DFF                                                                    |MB_FDE_697                              |     1|
|375   |              PC_OF_Buffer                                                                 |MB_SRL16E_698                           |     1|
|376   |              SUM_I                                                                        |MB_LUT4__parameterized23_699            |     1|
|377   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_700                             |     1|
|378   |            \All_Bits.Using_FPGA.PC_GEN[1].PC_Bit_I                                        |PC_Bit__parameterized2_552              |     7|
|379   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_689                      |     2|
|380   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_690            |     1|
|381   |              PC_EX_DFF                                                                    |MB_FDE_691                              |     1|
|382   |              PC_OF_Buffer                                                                 |MB_SRL16E_692                           |     1|
|383   |              SUM_I                                                                        |MB_LUT4__parameterized23_693            |     1|
|384   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_694                             |     1|
|385   |            \All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I                                       |PC_Bit__parameterized2_553              |     7|
|386   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_683                      |     2|
|387   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_684            |     1|
|388   |              PC_EX_DFF                                                                    |MB_FDE_685                              |     1|
|389   |              PC_OF_Buffer                                                                 |MB_SRL16E_686                           |     1|
|390   |              SUM_I                                                                        |MB_LUT4__parameterized23_687            |     1|
|391   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_688                             |     1|
|392   |            \All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I                                       |PC_Bit__parameterized2_554              |     7|
|393   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_677                      |     2|
|394   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_678            |     1|
|395   |              PC_EX_DFF                                                                    |MB_FDE_679                              |     1|
|396   |              PC_OF_Buffer                                                                 |MB_SRL16E_680                           |     1|
|397   |              SUM_I                                                                        |MB_LUT4__parameterized23_681            |     1|
|398   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_682                             |     1|
|399   |            \All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I                                       |PC_Bit__parameterized2_555              |     7|
|400   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_671                      |     2|
|401   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_672            |     1|
|402   |              PC_EX_DFF                                                                    |MB_FDE_673                              |     1|
|403   |              PC_OF_Buffer                                                                 |MB_SRL16E_674                           |     1|
|404   |              SUM_I                                                                        |MB_LUT4__parameterized23_675            |     1|
|405   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_676                             |     1|
|406   |            \All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I                                       |PC_Bit__parameterized2_556              |     7|
|407   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_665                      |     2|
|408   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_666            |     1|
|409   |              PC_EX_DFF                                                                    |MB_FDE_667                              |     1|
|410   |              PC_OF_Buffer                                                                 |MB_SRL16E_668                           |     1|
|411   |              SUM_I                                                                        |MB_LUT4__parameterized23_669            |     1|
|412   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_670                             |     1|
|413   |            \All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I                                       |PC_Bit__parameterized2_557              |     7|
|414   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_659                      |     2|
|415   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_660            |     1|
|416   |              PC_EX_DFF                                                                    |MB_FDE_661                              |     1|
|417   |              PC_OF_Buffer                                                                 |MB_SRL16E_662                           |     1|
|418   |              SUM_I                                                                        |MB_LUT4__parameterized23_663            |     1|
|419   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_664                             |     1|
|420   |            \All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I                                       |PC_Bit__parameterized2_558              |     7|
|421   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_653                      |     2|
|422   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_654            |     1|
|423   |              PC_EX_DFF                                                                    |MB_FDE_655                              |     1|
|424   |              PC_OF_Buffer                                                                 |MB_SRL16E_656                           |     1|
|425   |              SUM_I                                                                        |MB_LUT4__parameterized23_657            |     1|
|426   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_658                             |     1|
|427   |            \All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I                                       |PC_Bit__parameterized2_559              |     7|
|428   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_647                      |     2|
|429   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_648            |     1|
|430   |              PC_EX_DFF                                                                    |MB_FDE_649                              |     1|
|431   |              PC_OF_Buffer                                                                 |MB_SRL16E_650                           |     1|
|432   |              SUM_I                                                                        |MB_LUT4__parameterized23_651            |     1|
|433   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_652                             |     1|
|434   |            \All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I                                       |PC_Bit__parameterized2_560              |     7|
|435   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_641                      |     2|
|436   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_642            |     1|
|437   |              PC_EX_DFF                                                                    |MB_FDE_643                              |     1|
|438   |              PC_OF_Buffer                                                                 |MB_SRL16E_644                           |     1|
|439   |              SUM_I                                                                        |MB_LUT4__parameterized23_645            |     1|
|440   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_646                             |     1|
|441   |            \All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I                                       |PC_Bit__parameterized2_561              |     7|
|442   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_635                      |     2|
|443   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_636            |     1|
|444   |              PC_EX_DFF                                                                    |MB_FDE_637                              |     1|
|445   |              PC_OF_Buffer                                                                 |MB_SRL16E_638                           |     1|
|446   |              SUM_I                                                                        |MB_LUT4__parameterized23_639            |     1|
|447   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_640                             |     1|
|448   |            \All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I                                       |PC_Bit__parameterized2_562              |     7|
|449   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_629                      |     2|
|450   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_630            |     1|
|451   |              PC_EX_DFF                                                                    |MB_FDE_631                              |     1|
|452   |              PC_OF_Buffer                                                                 |MB_SRL16E_632                           |     1|
|453   |              SUM_I                                                                        |MB_LUT4__parameterized23_633            |     1|
|454   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_634                             |     1|
|455   |            \All_Bits.Using_FPGA.PC_GEN[2].PC_Bit_I                                        |PC_Bit__parameterized2_563              |     7|
|456   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_623                      |     2|
|457   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_624            |     1|
|458   |              PC_EX_DFF                                                                    |MB_FDE_625                              |     1|
|459   |              PC_OF_Buffer                                                                 |MB_SRL16E_626                           |     1|
|460   |              SUM_I                                                                        |MB_LUT4__parameterized23_627            |     1|
|461   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_628                             |     1|
|462   |            \All_Bits.Using_FPGA.PC_GEN[30].PC_Bit_I                                       |PC_Bit                                  |     7|
|463   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_617                      |     2|
|464   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_618            |     1|
|465   |              PC_EX_DFF                                                                    |MB_FDE_619                              |     1|
|466   |              PC_OF_Buffer                                                                 |MB_SRL16E_620                           |     1|
|467   |              \Reset_DFF.PC_IF_DFF                                                         |MB_FDRE_621                             |     1|
|468   |              SUM_I                                                                        |MB_LUT4__parameterized23_622            |     1|
|469   |            \All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I                                       |PC_Bit_564                              |     7|
|470   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_611                      |     2|
|471   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_612            |     1|
|472   |              PC_EX_DFF                                                                    |MB_FDE_613                              |     1|
|473   |              PC_OF_Buffer                                                                 |MB_SRL16E_614                           |     1|
|474   |              \Reset_DFF.PC_IF_DFF                                                         |MB_FDRE_615                             |     1|
|475   |              SUM_I                                                                        |MB_LUT4__parameterized23_616            |     1|
|476   |            \All_Bits.Using_FPGA.PC_GEN[3].PC_Bit_I                                        |PC_Bit__parameterized2_565              |     7|
|477   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_605                      |     2|
|478   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_606            |     1|
|479   |              PC_EX_DFF                                                                    |MB_FDE_607                              |     1|
|480   |              PC_OF_Buffer                                                                 |MB_SRL16E_608                           |     1|
|481   |              SUM_I                                                                        |MB_LUT4__parameterized23_609            |     1|
|482   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_610                             |     1|
|483   |            \All_Bits.Using_FPGA.PC_GEN[4].PC_Bit_I                                        |PC_Bit__parameterized2_566              |     7|
|484   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_599                      |     2|
|485   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_600            |     1|
|486   |              PC_EX_DFF                                                                    |MB_FDE_601                              |     1|
|487   |              PC_OF_Buffer                                                                 |MB_SRL16E_602                           |     1|
|488   |              SUM_I                                                                        |MB_LUT4__parameterized23_603            |     1|
|489   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_604                             |     1|
|490   |            \All_Bits.Using_FPGA.PC_GEN[5].PC_Bit_I                                        |PC_Bit__parameterized2_567              |     7|
|491   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_593                      |     2|
|492   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_594            |     1|
|493   |              PC_EX_DFF                                                                    |MB_FDE_595                              |     1|
|494   |              PC_OF_Buffer                                                                 |MB_SRL16E_596                           |     1|
|495   |              SUM_I                                                                        |MB_LUT4__parameterized23_597            |     1|
|496   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_598                             |     1|
|497   |            \All_Bits.Using_FPGA.PC_GEN[6].PC_Bit_I                                        |PC_Bit__parameterized2_568              |     7|
|498   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_587                      |     2|
|499   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_588            |     1|
|500   |              PC_EX_DFF                                                                    |MB_FDE_589                              |     1|
|501   |              PC_OF_Buffer                                                                 |MB_SRL16E_590                           |     1|
|502   |              SUM_I                                                                        |MB_LUT4__parameterized23_591            |     1|
|503   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_592                             |     1|
|504   |            \All_Bits.Using_FPGA.PC_GEN[7].PC_Bit_I                                        |PC_Bit__parameterized2_569              |     7|
|505   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_581                      |     2|
|506   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_582            |     1|
|507   |              PC_EX_DFF                                                                    |MB_FDE_583                              |     1|
|508   |              PC_OF_Buffer                                                                 |MB_SRL16E_584                           |     1|
|509   |              SUM_I                                                                        |MB_LUT4__parameterized23_585            |     1|
|510   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_586                             |     1|
|511   |            \All_Bits.Using_FPGA.PC_GEN[8].PC_Bit_I                                        |PC_Bit__parameterized2_570              |     7|
|512   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_575                      |     2|
|513   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25_576            |     1|
|514   |              PC_EX_DFF                                                                    |MB_FDE_577                              |     1|
|515   |              PC_OF_Buffer                                                                 |MB_SRL16E_578                           |     1|
|516   |              SUM_I                                                                        |MB_LUT4__parameterized23_579            |     1|
|517   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_580                             |     1|
|518   |            \All_Bits.Using_FPGA.PC_GEN[9].PC_Bit_I                                        |PC_Bit__parameterized2_571              |     7|
|519   |              MUXCY_XOR_I                                                                  |MB_MUXCY_XORCY_572                      |     2|
|520   |              NewPC_Mux                                                                    |MB_LUT4__parameterized25                |     1|
|521   |              PC_EX_DFF                                                                    |MB_FDE                                  |     1|
|522   |              PC_OF_Buffer                                                                 |MB_SRL16E_573                           |     1|
|523   |              SUM_I                                                                        |MB_LUT4__parameterized23                |     1|
|524   |              \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_574                             |     1|
|525   |          Register_File_I                                                                  |Register_File                           |    64|
|526   |            \Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                 |Register_File_Bit                       |     2|
|527   |              RegFile_X1                                                                   |MB_RAM32X1D_540                         |     1|
|528   |              RegFile_X2                                                                   |MB_RAM32X1D_541                         |     1|
|529   |            \Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                                |Register_File_Bit_448                   |     2|
|530   |              RegFile_X1                                                                   |MB_RAM32X1D_538                         |     1|
|531   |              RegFile_X2                                                                   |MB_RAM32X1D_539                         |     1|
|532   |            \Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                                |Register_File_Bit_449                   |     2|
|533   |              RegFile_X1                                                                   |MB_RAM32X1D_536                         |     1|
|534   |              RegFile_X2                                                                   |MB_RAM32X1D_537                         |     1|
|535   |            \Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                                |Register_File_Bit_450                   |     2|
|536   |              RegFile_X1                                                                   |MB_RAM32X1D_534                         |     1|
|537   |              RegFile_X2                                                                   |MB_RAM32X1D_535                         |     1|
|538   |            \Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                                |Register_File_Bit_451                   |     2|
|539   |              RegFile_X1                                                                   |MB_RAM32X1D_532                         |     1|
|540   |              RegFile_X2                                                                   |MB_RAM32X1D_533                         |     1|
|541   |            \Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                                |Register_File_Bit_452                   |     2|
|542   |              RegFile_X1                                                                   |MB_RAM32X1D_530                         |     1|
|543   |              RegFile_X2                                                                   |MB_RAM32X1D_531                         |     1|
|544   |            \Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                                |Register_File_Bit_453                   |     2|
|545   |              RegFile_X1                                                                   |MB_RAM32X1D_528                         |     1|
|546   |              RegFile_X2                                                                   |MB_RAM32X1D_529                         |     1|
|547   |            \Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                                |Register_File_Bit_454                   |     2|
|548   |              RegFile_X1                                                                   |MB_RAM32X1D_526                         |     1|
|549   |              RegFile_X2                                                                   |MB_RAM32X1D_527                         |     1|
|550   |            \Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                                |Register_File_Bit_455                   |     2|
|551   |              RegFile_X1                                                                   |MB_RAM32X1D_524                         |     1|
|552   |              RegFile_X2                                                                   |MB_RAM32X1D_525                         |     1|
|553   |            \Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                                |Register_File_Bit_456                   |     2|
|554   |              RegFile_X1                                                                   |MB_RAM32X1D_522                         |     1|
|555   |              RegFile_X2                                                                   |MB_RAM32X1D_523                         |     1|
|556   |            \Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                                |Register_File_Bit_457                   |     2|
|557   |              RegFile_X1                                                                   |MB_RAM32X1D_520                         |     1|
|558   |              RegFile_X2                                                                   |MB_RAM32X1D_521                         |     1|
|559   |            \Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                 |Register_File_Bit_458                   |     2|
|560   |              RegFile_X1                                                                   |MB_RAM32X1D_518                         |     1|
|561   |              RegFile_X2                                                                   |MB_RAM32X1D_519                         |     1|
|562   |            \Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                                |Register_File_Bit_459                   |     2|
|563   |              RegFile_X1                                                                   |MB_RAM32X1D_516                         |     1|
|564   |              RegFile_X2                                                                   |MB_RAM32X1D_517                         |     1|
|565   |            \Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                                |Register_File_Bit_460                   |     2|
|566   |              RegFile_X1                                                                   |MB_RAM32X1D_514                         |     1|
|567   |              RegFile_X2                                                                   |MB_RAM32X1D_515                         |     1|
|568   |            \Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                                |Register_File_Bit_461                   |     2|
|569   |              RegFile_X1                                                                   |MB_RAM32X1D_512                         |     1|
|570   |              RegFile_X2                                                                   |MB_RAM32X1D_513                         |     1|
|571   |            \Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                                |Register_File_Bit_462                   |     2|
|572   |              RegFile_X1                                                                   |MB_RAM32X1D_510                         |     1|
|573   |              RegFile_X2                                                                   |MB_RAM32X1D_511                         |     1|
|574   |            \Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                                |Register_File_Bit_463                   |     2|
|575   |              RegFile_X1                                                                   |MB_RAM32X1D_508                         |     1|
|576   |              RegFile_X2                                                                   |MB_RAM32X1D_509                         |     1|
|577   |            \Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                                |Register_File_Bit_464                   |     2|
|578   |              RegFile_X1                                                                   |MB_RAM32X1D_506                         |     1|
|579   |              RegFile_X2                                                                   |MB_RAM32X1D_507                         |     1|
|580   |            \Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                                |Register_File_Bit_465                   |     2|
|581   |              RegFile_X1                                                                   |MB_RAM32X1D_504                         |     1|
|582   |              RegFile_X2                                                                   |MB_RAM32X1D_505                         |     1|
|583   |            \Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                                |Register_File_Bit_466                   |     2|
|584   |              RegFile_X1                                                                   |MB_RAM32X1D_502                         |     1|
|585   |              RegFile_X2                                                                   |MB_RAM32X1D_503                         |     1|
|586   |            \Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                                |Register_File_Bit_467                   |     2|
|587   |              RegFile_X1                                                                   |MB_RAM32X1D_500                         |     1|
|588   |              RegFile_X2                                                                   |MB_RAM32X1D_501                         |     1|
|589   |            \Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                                |Register_File_Bit_468                   |     2|
|590   |              RegFile_X1                                                                   |MB_RAM32X1D_498                         |     1|
|591   |              RegFile_X2                                                                   |MB_RAM32X1D_499                         |     1|
|592   |            \Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                 |Register_File_Bit_469                   |     2|
|593   |              RegFile_X1                                                                   |MB_RAM32X1D_496                         |     1|
|594   |              RegFile_X2                                                                   |MB_RAM32X1D_497                         |     1|
|595   |            \Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                                |Register_File_Bit_470                   |     2|
|596   |              RegFile_X1                                                                   |MB_RAM32X1D_494                         |     1|
|597   |              RegFile_X2                                                                   |MB_RAM32X1D_495                         |     1|
|598   |            \Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                                |Register_File_Bit_471                   |     2|
|599   |              RegFile_X1                                                                   |MB_RAM32X1D_492                         |     1|
|600   |              RegFile_X2                                                                   |MB_RAM32X1D_493                         |     1|
|601   |            \Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                 |Register_File_Bit_472                   |     2|
|602   |              RegFile_X1                                                                   |MB_RAM32X1D_490                         |     1|
|603   |              RegFile_X2                                                                   |MB_RAM32X1D_491                         |     1|
|604   |            \Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                 |Register_File_Bit_473                   |     2|
|605   |              RegFile_X1                                                                   |MB_RAM32X1D_488                         |     1|
|606   |              RegFile_X2                                                                   |MB_RAM32X1D_489                         |     1|
|607   |            \Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                 |Register_File_Bit_474                   |     2|
|608   |              RegFile_X1                                                                   |MB_RAM32X1D_486                         |     1|
|609   |              RegFile_X2                                                                   |MB_RAM32X1D_487                         |     1|
|610   |            \Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                 |Register_File_Bit_475                   |     2|
|611   |              RegFile_X1                                                                   |MB_RAM32X1D_484                         |     1|
|612   |              RegFile_X2                                                                   |MB_RAM32X1D_485                         |     1|
|613   |            \Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                 |Register_File_Bit_476                   |     2|
|614   |              RegFile_X1                                                                   |MB_RAM32X1D_482                         |     1|
|615   |              RegFile_X2                                                                   |MB_RAM32X1D_483                         |     1|
|616   |            \Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                 |Register_File_Bit_477                   |     2|
|617   |              RegFile_X1                                                                   |MB_RAM32X1D_480                         |     1|
|618   |              RegFile_X2                                                                   |MB_RAM32X1D_481                         |     1|
|619   |            \Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                 |Register_File_Bit_478                   |     2|
|620   |              RegFile_X1                                                                   |MB_RAM32X1D                             |     1|
|621   |              RegFile_X2                                                                   |MB_RAM32X1D_479                         |     1|
|622   |          Result_Mux_I                                                                     |Result_Mux                              |    96|
|623   |            \Result_Mux_Bits[0].Result_Mux_Bit_I                                           |Result_Mux_Bit                          |     3|
|624   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_445             |     1|
|625   |              EX_Result_DFF                                                                |MB_FD_446                               |     1|
|626   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_447            |     1|
|627   |            \Result_Mux_Bits[10].Result_Mux_Bit_I                                          |Result_Mux_Bit_324                      |     3|
|628   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_442             |     1|
|629   |              EX_Result_DFF                                                                |MB_FD_443                               |     1|
|630   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_444            |     1|
|631   |            \Result_Mux_Bits[11].Result_Mux_Bit_I                                          |Result_Mux_Bit_325                      |     3|
|632   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_439             |     1|
|633   |              EX_Result_DFF                                                                |MB_FD_440                               |     1|
|634   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_441            |     1|
|635   |            \Result_Mux_Bits[12].Result_Mux_Bit_I                                          |Result_Mux_Bit_326                      |     3|
|636   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_436             |     1|
|637   |              EX_Result_DFF                                                                |MB_FD_437                               |     1|
|638   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_438            |     1|
|639   |            \Result_Mux_Bits[13].Result_Mux_Bit_I                                          |Result_Mux_Bit_327                      |     3|
|640   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_433             |     1|
|641   |              EX_Result_DFF                                                                |MB_FD_434                               |     1|
|642   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_435            |     1|
|643   |            \Result_Mux_Bits[14].Result_Mux_Bit_I                                          |Result_Mux_Bit_328                      |     3|
|644   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_430             |     1|
|645   |              EX_Result_DFF                                                                |MB_FD_431                               |     1|
|646   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_432            |     1|
|647   |            \Result_Mux_Bits[15].Result_Mux_Bit_I                                          |Result_Mux_Bit_329                      |     3|
|648   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_427             |     1|
|649   |              EX_Result_DFF                                                                |MB_FD_428                               |     1|
|650   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_429            |     1|
|651   |            \Result_Mux_Bits[16].Result_Mux_Bit_I                                          |Result_Mux_Bit_330                      |     3|
|652   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_424             |     1|
|653   |              EX_Result_DFF                                                                |MB_FD_425                               |     1|
|654   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_426            |     1|
|655   |            \Result_Mux_Bits[17].Result_Mux_Bit_I                                          |Result_Mux_Bit_331                      |     3|
|656   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_421             |     1|
|657   |              EX_Result_DFF                                                                |MB_FD_422                               |     1|
|658   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_423            |     1|
|659   |            \Result_Mux_Bits[18].Result_Mux_Bit_I                                          |Result_Mux_Bit_332                      |     3|
|660   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_418             |     1|
|661   |              EX_Result_DFF                                                                |MB_FD_419                               |     1|
|662   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_420            |     1|
|663   |            \Result_Mux_Bits[19].Result_Mux_Bit_I                                          |Result_Mux_Bit_333                      |     3|
|664   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_415             |     1|
|665   |              EX_Result_DFF                                                                |MB_FD_416                               |     1|
|666   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_417            |     1|
|667   |            \Result_Mux_Bits[1].Result_Mux_Bit_I                                           |Result_Mux_Bit_334                      |     3|
|668   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_412             |     1|
|669   |              EX_Result_DFF                                                                |MB_FD_413                               |     1|
|670   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_414            |     1|
|671   |            \Result_Mux_Bits[20].Result_Mux_Bit_I                                          |Result_Mux_Bit_335                      |     3|
|672   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_409             |     1|
|673   |              EX_Result_DFF                                                                |MB_FD_410                               |     1|
|674   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_411            |     1|
|675   |            \Result_Mux_Bits[21].Result_Mux_Bit_I                                          |Result_Mux_Bit_336                      |     3|
|676   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_406             |     1|
|677   |              EX_Result_DFF                                                                |MB_FD_407                               |     1|
|678   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_408            |     1|
|679   |            \Result_Mux_Bits[22].Result_Mux_Bit_I                                          |Result_Mux_Bit_337                      |     3|
|680   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_403             |     1|
|681   |              EX_Result_DFF                                                                |MB_FD_404                               |     1|
|682   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_405            |     1|
|683   |            \Result_Mux_Bits[23].Result_Mux_Bit_I                                          |Result_Mux_Bit_338                      |     3|
|684   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_400             |     1|
|685   |              EX_Result_DFF                                                                |MB_FD_401                               |     1|
|686   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_402            |     1|
|687   |            \Result_Mux_Bits[24].Result_Mux_Bit_I                                          |Result_Mux_Bit_339                      |     3|
|688   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_397             |     1|
|689   |              EX_Result_DFF                                                                |MB_FD_398                               |     1|
|690   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_399            |     1|
|691   |            \Result_Mux_Bits[25].Result_Mux_Bit_I                                          |Result_Mux_Bit_340                      |     3|
|692   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_394             |     1|
|693   |              EX_Result_DFF                                                                |MB_FD_395                               |     1|
|694   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_396            |     1|
|695   |            \Result_Mux_Bits[26].Result_Mux_Bit_I                                          |Result_Mux_Bit_341                      |     3|
|696   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_391             |     1|
|697   |              EX_Result_DFF                                                                |MB_FD_392                               |     1|
|698   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_393            |     1|
|699   |            \Result_Mux_Bits[27].Result_Mux_Bit_I                                          |Result_Mux_Bit_342                      |     3|
|700   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_388             |     1|
|701   |              EX_Result_DFF                                                                |MB_FD_389                               |     1|
|702   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_390            |     1|
|703   |            \Result_Mux_Bits[28].Result_Mux_Bit_I                                          |Result_Mux_Bit_343                      |     3|
|704   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_385             |     1|
|705   |              EX_Result_DFF                                                                |MB_FD_386                               |     1|
|706   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_387            |     1|
|707   |            \Result_Mux_Bits[29].Result_Mux_Bit_I                                          |Result_Mux_Bit_344                      |     3|
|708   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_382             |     1|
|709   |              EX_Result_DFF                                                                |MB_FD_383                               |     1|
|710   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_384            |     1|
|711   |            \Result_Mux_Bits[2].Result_Mux_Bit_I                                           |Result_Mux_Bit_345                      |     3|
|712   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_379             |     1|
|713   |              EX_Result_DFF                                                                |MB_FD_380                               |     1|
|714   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_381            |     1|
|715   |            \Result_Mux_Bits[30].Result_Mux_Bit_I                                          |Result_Mux_Bit_346                      |     3|
|716   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_376             |     1|
|717   |              EX_Result_DFF                                                                |MB_FD_377                               |     1|
|718   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_378            |     1|
|719   |            \Result_Mux_Bits[31].Result_Mux_Bit_I                                          |Result_Mux_Bit_347                      |     3|
|720   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_373             |     1|
|721   |              EX_Result_DFF                                                                |MB_FD_374                               |     1|
|722   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_375            |     1|
|723   |            \Result_Mux_Bits[3].Result_Mux_Bit_I                                           |Result_Mux_Bit_348                      |     3|
|724   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_370             |     1|
|725   |              EX_Result_DFF                                                                |MB_FD_371                               |     1|
|726   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_372            |     1|
|727   |            \Result_Mux_Bits[4].Result_Mux_Bit_I                                           |Result_Mux_Bit_349                      |     3|
|728   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_367             |     1|
|729   |              EX_Result_DFF                                                                |MB_FD_368                               |     1|
|730   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_369            |     1|
|731   |            \Result_Mux_Bits[5].Result_Mux_Bit_I                                           |Result_Mux_Bit_350                      |     3|
|732   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_364             |     1|
|733   |              EX_Result_DFF                                                                |MB_FD_365                               |     1|
|734   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_366            |     1|
|735   |            \Result_Mux_Bits[6].Result_Mux_Bit_I                                           |Result_Mux_Bit_351                      |     3|
|736   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_361             |     1|
|737   |              EX_Result_DFF                                                                |MB_FD_362                               |     1|
|738   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_363            |     1|
|739   |            \Result_Mux_Bits[7].Result_Mux_Bit_I                                           |Result_Mux_Bit_352                      |     3|
|740   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_358             |     1|
|741   |              EX_Result_DFF                                                                |MB_FD_359                               |     1|
|742   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_360            |     1|
|743   |            \Result_Mux_Bits[8].Result_Mux_Bit_I                                           |Result_Mux_Bit_353                      |     3|
|744   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1_355             |     1|
|745   |              EX_Result_DFF                                                                |MB_FD_356                               |     1|
|746   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21_357            |     1|
|747   |            \Result_Mux_Bits[9].Result_Mux_Bit_I                                           |Result_Mux_Bit_354                      |     3|
|748   |              Data_Shift_Mux                                                               |MB_LUT6__parameterized1                 |     1|
|749   |              EX_Result_DFF                                                                |MB_FD                                   |     1|
|750   |              Mul_ALU_Mux                                                                  |MB_LUT4__parameterized21                |     1|
|751   |          Shift_Logic_Module_I                                                             |Shift_Logic_Module                      |    96|
|752   |            \Shift_Logic_Bits[0].Shift_Logic_Bit_I                                         |Shift_Logic_Bit                         |     3|
|753   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_321            |     1|
|754   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_322            |     1|
|755   |              Shift_Logic_Mux                                                              |MB_MUXF7_323                            |     1|
|756   |            \Shift_Logic_Bits[10].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_200                     |     3|
|757   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_318            |     1|
|758   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_319            |     1|
|759   |              Shift_Logic_Mux                                                              |MB_MUXF7_320                            |     1|
|760   |            \Shift_Logic_Bits[11].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_201                     |     3|
|761   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_315            |     1|
|762   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_316            |     1|
|763   |              Shift_Logic_Mux                                                              |MB_MUXF7_317                            |     1|
|764   |            \Shift_Logic_Bits[12].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_202                     |     3|
|765   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_312            |     1|
|766   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_313            |     1|
|767   |              Shift_Logic_Mux                                                              |MB_MUXF7_314                            |     1|
|768   |            \Shift_Logic_Bits[13].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_203                     |     3|
|769   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_309            |     1|
|770   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_310            |     1|
|771   |              Shift_Logic_Mux                                                              |MB_MUXF7_311                            |     1|
|772   |            \Shift_Logic_Bits[14].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_204                     |     3|
|773   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_306            |     1|
|774   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_307            |     1|
|775   |              Shift_Logic_Mux                                                              |MB_MUXF7_308                            |     1|
|776   |            \Shift_Logic_Bits[15].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_205                     |     3|
|777   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_303            |     1|
|778   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_304            |     1|
|779   |              Shift_Logic_Mux                                                              |MB_MUXF7_305                            |     1|
|780   |            \Shift_Logic_Bits[16].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_206                     |     3|
|781   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_300            |     1|
|782   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_301            |     1|
|783   |              Shift_Logic_Mux                                                              |MB_MUXF7_302                            |     1|
|784   |            \Shift_Logic_Bits[17].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_207                     |     3|
|785   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_297            |     1|
|786   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_298            |     1|
|787   |              Shift_Logic_Mux                                                              |MB_MUXF7_299                            |     1|
|788   |            \Shift_Logic_Bits[18].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_208                     |     3|
|789   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_294            |     1|
|790   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_295            |     1|
|791   |              Shift_Logic_Mux                                                              |MB_MUXF7_296                            |     1|
|792   |            \Shift_Logic_Bits[19].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_209                     |     3|
|793   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_291            |     1|
|794   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_292            |     1|
|795   |              Shift_Logic_Mux                                                              |MB_MUXF7_293                            |     1|
|796   |            \Shift_Logic_Bits[1].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_210                     |     3|
|797   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_288            |     1|
|798   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_289            |     1|
|799   |              Shift_Logic_Mux                                                              |MB_MUXF7_290                            |     1|
|800   |            \Shift_Logic_Bits[20].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_211                     |     3|
|801   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_285            |     1|
|802   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_286            |     1|
|803   |              Shift_Logic_Mux                                                              |MB_MUXF7_287                            |     1|
|804   |            \Shift_Logic_Bits[21].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_212                     |     3|
|805   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_282            |     1|
|806   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_283            |     1|
|807   |              Shift_Logic_Mux                                                              |MB_MUXF7_284                            |     1|
|808   |            \Shift_Logic_Bits[22].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_213                     |     3|
|809   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_279            |     1|
|810   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_280            |     1|
|811   |              Shift_Logic_Mux                                                              |MB_MUXF7_281                            |     1|
|812   |            \Shift_Logic_Bits[23].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_214                     |     3|
|813   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_276            |     1|
|814   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_277            |     1|
|815   |              Shift_Logic_Mux                                                              |MB_MUXF7_278                            |     1|
|816   |            \Shift_Logic_Bits[24].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_215                     |     3|
|817   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_273            |     1|
|818   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_274            |     1|
|819   |              Shift_Logic_Mux                                                              |MB_MUXF7_275                            |     1|
|820   |            \Shift_Logic_Bits[25].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_216                     |     3|
|821   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_270            |     1|
|822   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_271            |     1|
|823   |              Shift_Logic_Mux                                                              |MB_MUXF7_272                            |     1|
|824   |            \Shift_Logic_Bits[26].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_217                     |     3|
|825   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_267            |     1|
|826   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_268            |     1|
|827   |              Shift_Logic_Mux                                                              |MB_MUXF7_269                            |     1|
|828   |            \Shift_Logic_Bits[27].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_218                     |     3|
|829   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_264            |     1|
|830   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_265            |     1|
|831   |              Shift_Logic_Mux                                                              |MB_MUXF7_266                            |     1|
|832   |            \Shift_Logic_Bits[28].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_219                     |     3|
|833   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_261            |     1|
|834   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_262            |     1|
|835   |              Shift_Logic_Mux                                                              |MB_MUXF7_263                            |     1|
|836   |            \Shift_Logic_Bits[29].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_220                     |     3|
|837   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_258            |     1|
|838   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_259            |     1|
|839   |              Shift_Logic_Mux                                                              |MB_MUXF7_260                            |     1|
|840   |            \Shift_Logic_Bits[2].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_221                     |     3|
|841   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_255            |     1|
|842   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_256            |     1|
|843   |              Shift_Logic_Mux                                                              |MB_MUXF7_257                            |     1|
|844   |            \Shift_Logic_Bits[30].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_222                     |     3|
|845   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_252            |     1|
|846   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_253            |     1|
|847   |              Shift_Logic_Mux                                                              |MB_MUXF7_254                            |     1|
|848   |            \Shift_Logic_Bits[31].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_223                     |     3|
|849   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_249            |     1|
|850   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_250            |     1|
|851   |              Shift_Logic_Mux                                                              |MB_MUXF7_251                            |     1|
|852   |            \Shift_Logic_Bits[3].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_224                     |     3|
|853   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_246            |     1|
|854   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_247            |     1|
|855   |              Shift_Logic_Mux                                                              |MB_MUXF7_248                            |     1|
|856   |            \Shift_Logic_Bits[4].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_225                     |     3|
|857   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_243            |     1|
|858   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_244            |     1|
|859   |              Shift_Logic_Mux                                                              |MB_MUXF7_245                            |     1|
|860   |            \Shift_Logic_Bits[5].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_226                     |     3|
|861   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_240            |     1|
|862   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_241            |     1|
|863   |              Shift_Logic_Mux                                                              |MB_MUXF7_242                            |     1|
|864   |            \Shift_Logic_Bits[6].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_227                     |     3|
|865   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_237            |     1|
|866   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_238            |     1|
|867   |              Shift_Logic_Mux                                                              |MB_MUXF7_239                            |     1|
|868   |            \Shift_Logic_Bits[7].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_228                     |     3|
|869   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_234            |     1|
|870   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_235            |     1|
|871   |              Shift_Logic_Mux                                                              |MB_MUXF7_236                            |     1|
|872   |            \Shift_Logic_Bits[8].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_229                     |     3|
|873   |              Logic_LUT                                                                    |MB_LUT4__parameterized15_231            |     1|
|874   |              Shift_LUT                                                                    |MB_LUT4__parameterized17_232            |     1|
|875   |              Shift_Logic_Mux                                                              |MB_MUXF7_233                            |     1|
|876   |            \Shift_Logic_Bits[9].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_230                     |     3|
|877   |              Logic_LUT                                                                    |MB_LUT4__parameterized15                |     1|
|878   |              Shift_LUT                                                                    |MB_LUT4__parameterized17                |     1|
|879   |              Shift_Logic_Mux                                                              |MB_MUXF7                                |     1|
|880   |          \Using_Div_Unit.Div_unit_I1                                                      |Div_unit                                |   375|
|881   |            \D_Handle[0].MUXCY_XOR_I                                                       |MB_MUXCY_XORCY_70                       |     1|
|882   |            \D_Handle[10].MUXCY_XOR_I                                                      |MB_MUXCY_XORCY_71                       |     2|
|883   |            \D_Handle[11].MUXCY_XOR_I                                                      |MB_MUXCY_XORCY_72                       |     2|
|884   |            \D_Handle[12].MUXCY_XOR_I                                                      |MB_MUXCY_XORCY_73                       |     2|
|885   |            \D_Handle[13].MUXCY_XOR_I                                                      |MB_MUXCY_XORCY_74                       |     2|
|886   |            \D_Handle[14].MUXCY_XOR_I                                                      |MB_MUXCY_XORCY_75                       |     2|
|887   |            \D_Handle[15].MUXCY_XOR_I                                                      |MB_MUXCY_XORCY_76                       |     2|
|888   |            \D_Handle[16].MUXCY_XOR_I                                                      |MB_MUXCY_XORCY_77                       |     2|
|889   |            \D_Handle[17].MUXCY_XOR_I                                                      |MB_MUXCY_XORCY_78                       |     2|
|890   |            \D_Handle[18].MUXCY_XOR_I                                                      |MB_MUXCY_XORCY_79                       |     2|
|891   |            \D_Handle[19].MUXCY_XOR_I                                                      |MB_MUXCY_XORCY_80                       |     2|
|892   |            \D_Handle[1].MUXCY_XOR_I                                                       |MB_MUXCY_XORCY_81                       |     2|
|893   |            \D_Handle[20].MUXCY_XOR_I                                                      |MB_MUXCY_XORCY_82                       |     2|
|894   |            \D_Handle[21].MUXCY_XOR_I                                                      |MB_MUXCY_XORCY_83                       |     2|
|895   |            \D_Handle[22].MUXCY_XOR_I                                                      |MB_MUXCY_XORCY_84                       |     2|
|896   |            \D_Handle[23].MUXCY_XOR_I                                                      |MB_MUXCY_XORCY_85                       |     2|
|897   |            \D_Handle[24].MUXCY_XOR_I                                                      |MB_MUXCY_XORCY_86                       |     2|
|898   |            \D_Handle[25].MUXCY_XOR_I                                                      |MB_MUXCY_XORCY_87                       |     2|
|899   |            \D_Handle[26].MUXCY_XOR_I                                                      |MB_MUXCY_XORCY_88                       |     2|
|900   |            \D_Handle[27].MUXCY_XOR_I                                                      |MB_MUXCY_XORCY_89                       |     2|
|901   |            \D_Handle[28].MUXCY_XOR_I                                                      |MB_MUXCY_XORCY_90                       |     2|
|902   |            \D_Handle[29].MUXCY_XOR_I                                                      |MB_MUXCY_XORCY_91                       |     2|
|903   |            \D_Handle[2].MUXCY_XOR_I                                                       |MB_MUXCY_XORCY_92                       |     2|
|904   |            \D_Handle[30].MUXCY_XOR_I                                                      |MB_MUXCY_XORCY_93                       |     2|
|905   |            \D_Handle[31].MUXCY_XOR_I                                                      |MB_MUXCY_XORCY_94                       |     2|
|906   |            \D_Handle[3].MUXCY_XOR_I                                                       |MB_MUXCY_XORCY_95                       |     2|
|907   |            \D_Handle[4].MUXCY_XOR_I                                                       |MB_MUXCY_XORCY_96                       |     2|
|908   |            \D_Handle[5].MUXCY_XOR_I                                                       |MB_MUXCY_XORCY_97                       |     2|
|909   |            \D_Handle[6].MUXCY_XOR_I                                                       |MB_MUXCY_XORCY_98                       |     2|
|910   |            \D_Handle[7].MUXCY_XOR_I                                                       |MB_MUXCY_XORCY_99                       |     2|
|911   |            \D_Handle[8].MUXCY_XOR_I                                                       |MB_MUXCY_XORCY_100                      |     2|
|912   |            \D_Handle[9].MUXCY_XOR_I                                                       |MB_MUXCY_XORCY_101                      |     2|
|913   |            \Diff_AddSub[0].MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_102                      |     4|
|914   |            \Diff_AddSub[10].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_103                      |     2|
|915   |            \Diff_AddSub[11].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_104                      |     2|
|916   |            \Diff_AddSub[12].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_105                      |     2|
|917   |            \Diff_AddSub[13].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_106                      |     2|
|918   |            \Diff_AddSub[14].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_107                      |     2|
|919   |            \Diff_AddSub[15].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_108                      |     2|
|920   |            \Diff_AddSub[16].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_109                      |     2|
|921   |            \Diff_AddSub[17].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_110                      |     2|
|922   |            \Diff_AddSub[18].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_111                      |     2|
|923   |            \Diff_AddSub[19].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_112                      |     2|
|924   |            \Diff_AddSub[1].MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_113                      |     2|
|925   |            \Diff_AddSub[20].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_114                      |     2|
|926   |            \Diff_AddSub[21].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_115                      |     2|
|927   |            \Diff_AddSub[22].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_116                      |     2|
|928   |            \Diff_AddSub[23].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_117                      |     2|
|929   |            \Diff_AddSub[24].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_118                      |     2|
|930   |            \Diff_AddSub[25].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_119                      |     2|
|931   |            \Diff_AddSub[26].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_120                      |     2|
|932   |            \Diff_AddSub[27].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_121                      |     2|
|933   |            \Diff_AddSub[28].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_122                      |     2|
|934   |            \Diff_AddSub[29].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_123                      |     2|
|935   |            \Diff_AddSub[2].MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_124                      |     2|
|936   |            \Diff_AddSub[30].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_125                      |     2|
|937   |            \Diff_AddSub[31].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_126                      |     2|
|938   |            \Diff_AddSub[32].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_127                      |     2|
|939   |            \Diff_AddSub[3].MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_128                      |     2|
|940   |            \Diff_AddSub[4].MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_129                      |     2|
|941   |            \Diff_AddSub[5].MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_130                      |     2|
|942   |            \Diff_AddSub[6].MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_131                      |     2|
|943   |            \Diff_AddSub[7].MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_132                      |     2|
|944   |            \Diff_AddSub[8].MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_133                      |     2|
|945   |            \Diff_AddSub[9].MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_134                      |     2|
|946   |            \New_Q_Handle[0].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_135                      |     1|
|947   |            \New_Q_Handle[0].New_Q_LUT4                                                    |MB_LUT4__parameterized19                |     1|
|948   |            \New_Q_Handle[10].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_136                      |     2|
|949   |            \New_Q_Handle[10].New_Q_LUT4                                                   |MB_LUT4__parameterized19_137            |     1|
|950   |            \New_Q_Handle[11].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_138                      |     2|
|951   |            \New_Q_Handle[11].New_Q_LUT4                                                   |MB_LUT4__parameterized19_139            |     1|
|952   |            \New_Q_Handle[12].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_140                      |     2|
|953   |            \New_Q_Handle[12].New_Q_LUT4                                                   |MB_LUT4__parameterized19_141            |     1|
|954   |            \New_Q_Handle[13].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_142                      |     2|
|955   |            \New_Q_Handle[13].New_Q_LUT4                                                   |MB_LUT4__parameterized19_143            |     1|
|956   |            \New_Q_Handle[14].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_144                      |     2|
|957   |            \New_Q_Handle[14].New_Q_LUT4                                                   |MB_LUT4__parameterized19_145            |     1|
|958   |            \New_Q_Handle[15].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_146                      |     2|
|959   |            \New_Q_Handle[15].New_Q_LUT4                                                   |MB_LUT4__parameterized19_147            |     1|
|960   |            \New_Q_Handle[16].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_148                      |     2|
|961   |            \New_Q_Handle[16].New_Q_LUT4                                                   |MB_LUT4__parameterized19_149            |     1|
|962   |            \New_Q_Handle[17].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_150                      |     2|
|963   |            \New_Q_Handle[17].New_Q_LUT4                                                   |MB_LUT4__parameterized19_151            |     1|
|964   |            \New_Q_Handle[18].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_152                      |     2|
|965   |            \New_Q_Handle[18].New_Q_LUT4                                                   |MB_LUT4__parameterized19_153            |     1|
|966   |            \New_Q_Handle[19].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_154                      |     2|
|967   |            \New_Q_Handle[19].New_Q_LUT4                                                   |MB_LUT4__parameterized19_155            |     1|
|968   |            \New_Q_Handle[1].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_156                      |     3|
|969   |            \New_Q_Handle[1].New_Q_LUT4                                                    |MB_LUT4__parameterized19_157            |     1|
|970   |            \New_Q_Handle[20].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_158                      |     2|
|971   |            \New_Q_Handle[20].New_Q_LUT4                                                   |MB_LUT4__parameterized19_159            |     1|
|972   |            \New_Q_Handle[21].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_160                      |     2|
|973   |            \New_Q_Handle[21].New_Q_LUT4                                                   |MB_LUT4__parameterized19_161            |     1|
|974   |            \New_Q_Handle[22].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_162                      |     2|
|975   |            \New_Q_Handle[22].New_Q_LUT4                                                   |MB_LUT4__parameterized19_163            |     1|
|976   |            \New_Q_Handle[23].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_164                      |     2|
|977   |            \New_Q_Handle[23].New_Q_LUT4                                                   |MB_LUT4__parameterized19_165            |     1|
|978   |            \New_Q_Handle[24].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_166                      |     2|
|979   |            \New_Q_Handle[24].New_Q_LUT4                                                   |MB_LUT4__parameterized19_167            |     1|
|980   |            \New_Q_Handle[25].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_168                      |     2|
|981   |            \New_Q_Handle[25].New_Q_LUT4                                                   |MB_LUT4__parameterized19_169            |     1|
|982   |            \New_Q_Handle[26].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_170                      |     2|
|983   |            \New_Q_Handle[26].New_Q_LUT4                                                   |MB_LUT4__parameterized19_171            |     1|
|984   |            \New_Q_Handle[27].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_172                      |     2|
|985   |            \New_Q_Handle[27].New_Q_LUT4                                                   |MB_LUT4__parameterized19_173            |     1|
|986   |            \New_Q_Handle[28].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_174                      |     2|
|987   |            \New_Q_Handle[28].New_Q_LUT4                                                   |MB_LUT4__parameterized19_175            |     1|
|988   |            \New_Q_Handle[29].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_176                      |     2|
|989   |            \New_Q_Handle[29].New_Q_LUT4                                                   |MB_LUT4__parameterized19_177            |     1|
|990   |            \New_Q_Handle[2].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_178                      |     2|
|991   |            \New_Q_Handle[2].New_Q_LUT4                                                    |MB_LUT4__parameterized19_179            |     1|
|992   |            \New_Q_Handle[30].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_180                      |     2|
|993   |            \New_Q_Handle[30].New_Q_LUT4                                                   |MB_LUT4__parameterized19_181            |     1|
|994   |            \New_Q_Handle[31].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_182                      |     3|
|995   |            \New_Q_Handle[31].New_Q_LUT4                                                   |MB_LUT4__parameterized19_183            |     1|
|996   |            \New_Q_Handle[3].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_184                      |     2|
|997   |            \New_Q_Handle[3].New_Q_LUT4                                                    |MB_LUT4__parameterized19_185            |     1|
|998   |            \New_Q_Handle[4].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_186                      |     2|
|999   |            \New_Q_Handle[4].New_Q_LUT4                                                    |MB_LUT4__parameterized19_187            |     1|
|1000  |            \New_Q_Handle[5].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_188                      |     2|
|1001  |            \New_Q_Handle[5].New_Q_LUT4                                                    |MB_LUT4__parameterized19_189            |     1|
|1002  |            \New_Q_Handle[6].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_190                      |     2|
|1003  |            \New_Q_Handle[6].New_Q_LUT4                                                    |MB_LUT4__parameterized19_191            |     1|
|1004  |            \New_Q_Handle[7].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_192                      |     2|
|1005  |            \New_Q_Handle[7].New_Q_LUT4                                                    |MB_LUT4__parameterized19_193            |     1|
|1006  |            \New_Q_Handle[8].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_194                      |     2|
|1007  |            \New_Q_Handle[8].New_Q_LUT4                                                    |MB_LUT4__parameterized19_195            |     1|
|1008  |            \New_Q_Handle[9].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_196                      |     2|
|1009  |            \New_Q_Handle[9].New_Q_LUT4                                                    |MB_LUT4__parameterized19_197            |     1|
|1010  |            Start_Div_SRL16E_1                                                             |MB_SRL16E_198                           |     1|
|1011  |            Start_Div_SRL16E_2                                                             |MB_SRL16E_199                           |     4|
|1012  |          Zero_Detect_I                                                                    |Zero_Detect                             |    12|
|1013  |            Part_Of_Zero_Carry_Start                                                       |MB_MUXCY_63                             |     1|
|1014  |            \Zero_Detecting[0].I_Part_Of_Zero_Detect                                       |MB_MUXCY_64                             |     1|
|1015  |            \Zero_Detecting[1].I_Part_Of_Zero_Detect                                       |MB_MUXCY_65                             |     1|
|1016  |            \Zero_Detecting[2].I_Part_Of_Zero_Detect                                       |MB_MUXCY_66                             |     1|
|1017  |            \Zero_Detecting[3].I_Part_Of_Zero_Detect                                       |MB_MUXCY_67                             |     1|
|1018  |            \Zero_Detecting[4].I_Part_Of_Zero_Detect                                       |MB_MUXCY_68                             |     1|
|1019  |            \Zero_Detecting[5].I_Part_Of_Zero_Detect                                       |MB_MUXCY_69                             |     1|
|1020  |          mul_unit_I                                                                       |mul_unit                                |    20|
|1021  |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                   |dsp_module__parameterized1              |     1|
|1022  |              \Using_DSP48E1.DSP48E1_I1                                                    |MB_DSP48E1__parameterized1              |     1|
|1023  |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                   |dsp_module__parameterized3              |     1|
|1024  |              \Using_DSP48E1.DSP48E1_I1                                                    |MB_DSP48E1__parameterized3              |     1|
|1025  |            \Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                            |dsp_module                              |     1|
|1026  |              \Using_DSP48E1.DSP48E1_I1                                                    |MB_DSP48E1                              |     1|
|1027  |        Decode_I                                                                           |Decode                                  |   380|
|1028  |          PreFetch_Buffer_I                                                                |PreFetch_Buffer                         |   151|
|1029  |            \Buffer_DFFs[1].FDS_I                                                          |MB_FDS                                  |     4|
|1030  |            \Buffer_DFFs[1].MUXCY_XOR_I                                                    |MB_MUXCY_XORCY                          |     1|
|1031  |            \Buffer_DFFs[2].FDS_I                                                          |MB_FDS_28                               |     2|
|1032  |            \Buffer_DFFs[2].MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_29                       |     2|
|1033  |            \Buffer_DFFs[3].FDS_I                                                          |MB_FDS_30                               |     2|
|1034  |            \Buffer_DFFs[3].MUXCY_XOR_I                                                    |MB_MUXCY_XORCY_31                       |     2|
|1035  |            \PreFetch_Buffers[0].SRL16E_I                                                  |MB_SRL16E                               |     9|
|1036  |            \PreFetch_Buffers[10].SRL16E_I                                                 |MB_SRL16E_32                            |     1|
|1037  |            \PreFetch_Buffers[11].SRL16E_I                                                 |MB_SRL16E_33                            |     3|
|1038  |            \PreFetch_Buffers[12].SRL16E_I                                                 |MB_SRL16E_34                            |     1|
|1039  |            \PreFetch_Buffers[13].SRL16E_I                                                 |MB_SRL16E_35                            |     1|
|1040  |            \PreFetch_Buffers[14].SRL16E_I                                                 |MB_SRL16E_36                            |     1|
|1041  |            \PreFetch_Buffers[15].SRL16E_I                                                 |MB_SRL16E_37                            |     1|
|1042  |            \PreFetch_Buffers[16].SRL16E_I                                                 |MB_SRL16E_38                            |     2|
|1043  |            \PreFetch_Buffers[17].SRL16E_I                                                 |MB_SRL16E_39                            |     2|
|1044  |            \PreFetch_Buffers[18].SRL16E_I                                                 |MB_SRL16E_40                            |     2|
|1045  |            \PreFetch_Buffers[19].SRL16E_I                                                 |MB_SRL16E_41                            |     2|
|1046  |            \PreFetch_Buffers[1].SRL16E_I                                                  |MB_SRL16E_42                            |     6|
|1047  |            \PreFetch_Buffers[20].SRL16E_I                                                 |MB_SRL16E_43                            |     2|
|1048  |            \PreFetch_Buffers[21].SRL16E_I                                                 |MB_SRL16E_44                            |     2|
|1049  |            \PreFetch_Buffers[22].SRL16E_I                                                 |MB_SRL16E_45                            |     2|
|1050  |            \PreFetch_Buffers[23].SRL16E_I                                                 |MB_SRL16E_46                            |     2|
|1051  |            \PreFetch_Buffers[24].SRL16E_I                                                 |MB_SRL16E_47                            |     2|
|1052  |            \PreFetch_Buffers[25].SRL16E_I                                                 |MB_SRL16E_48                            |     2|
|1053  |            \PreFetch_Buffers[26].SRL16E_I                                                 |MB_SRL16E_49                            |     4|
|1054  |            \PreFetch_Buffers[27].SRL16E_I                                                 |MB_SRL16E_50                            |     2|
|1055  |            \PreFetch_Buffers[28].SRL16E_I                                                 |MB_SRL16E_51                            |     2|
|1056  |            \PreFetch_Buffers[29].SRL16E_I                                                 |MB_SRL16E_52                            |     2|
|1057  |            \PreFetch_Buffers[2].SRL16E_I                                                  |MB_SRL16E_53                            |    27|
|1058  |            \PreFetch_Buffers[30].SRL16E_I                                                 |MB_SRL16E_54                            |     2|
|1059  |            \PreFetch_Buffers[31].SRL16E_I                                                 |MB_SRL16E_55                            |     4|
|1060  |            \PreFetch_Buffers[3].SRL16E_I                                                  |MB_SRL16E_56                            |     4|
|1061  |            \PreFetch_Buffers[4].SRL16E_I                                                  |MB_SRL16E_57                            |    13|
|1062  |            \PreFetch_Buffers[5].SRL16E_I                                                  |MB_SRL16E_58                            |    20|
|1063  |            \PreFetch_Buffers[6].SRL16E_I                                                  |MB_SRL16E_59                            |     3|
|1064  |            \PreFetch_Buffers[7].SRL16E_I                                                  |MB_SRL16E_60                            |     1|
|1065  |            \PreFetch_Buffers[8].SRL16E_I                                                  |MB_SRL16E_61                            |     3|
|1066  |            \PreFetch_Buffers[9].SRL16E_I                                                  |MB_SRL16E_62                            |     2|
|1067  |            of_valid_FDR_I                                                                 |MB_FDR                                  |     5|
|1068  |          \Using_FPGA.ALU_Carry_FDRE                                                       |MB_FDRE                                 |     1|
|1069  |          \Using_FPGA.ALU_Carry_MUXCY                                                      |MB_MUXCY                                |     1|
|1070  |          \Using_FPGA.ALU_OP0_FDRE                                                         |MB_FDRE_2                               |     1|
|1071  |          \Using_FPGA.ALU_OP1_FDRE                                                         |MB_FDRE_3                               |     1|
|1072  |          \Using_FPGA.Correct_Carry_MUXCY                                                  |MB_MUXCY_4                              |     3|
|1073  |          \Using_FPGA.Force1_FDRE                                                          |MB_FDRE_5                               |     1|
|1074  |          \Using_FPGA.Force2_FDRE                                                          |MB_FDRE_6                               |     1|
|1075  |          \Using_FPGA.Force_Val1_FDRE                                                      |MB_FDRE_7                               |     1|
|1076  |          \Using_FPGA.Force_Val2_FDRSE                                                     |MB_FDRSE                                |     1|
|1077  |          \Using_FPGA.I_correct_Carry_Select                                               |MB_LUT4__parameterized9                 |     1|
|1078  |          \Using_FPGA.Intr_Carry_MUXCY                                                     |MB_MUXCY_8                              |     1|
|1079  |          \Using_FPGA.MULT_AND_I                                                           |MB_MULT_AND                             |     1|
|1080  |          \Using_FPGA.MUXCY_JUMP_CARRY                                                     |MB_MUXCY_9                              |     1|
|1081  |          \Using_FPGA.MUXCY_JUMP_CARRY2                                                    |MB_MUXCY_10                             |     2|
|1082  |          \Using_FPGA.MUXCY_JUMP_CARRY3                                                    |MB_MUXCY_11                             |     9|
|1083  |          \Using_FPGA.New_Carry_MUXCY                                                      |MB_MUXCY_12                             |     2|
|1084  |          \Using_FPGA.OpSel1_SPR_Select_LUT_1                                              |MB_LUT4__parameterized1                 |     1|
|1085  |          \Using_FPGA.OpSel1_SPR_Select_LUT_2                                              |MB_LUT4__parameterized3                 |     1|
|1086  |          \Using_FPGA.OpSel1_SPR_Select_LUT_3                                              |MB_LUT3                                 |     1|
|1087  |          \Using_FPGA.OpSel1_SPR_Select_LUT_4                                              |MB_LUT3__parameterized1                 |     1|
|1088  |          \Using_FPGA.Reg_Test_Equal_FDSE                                                  |MB_FDSE                                 |     1|
|1089  |          \Using_FPGA.Reg_Test_Equal_N_FDRE                                                |MB_FDRE_13                              |     1|
|1090  |          \Using_FPGA.Res_Forward1_LUT1                                                    |MB_LUT4__parameterized5                 |     1|
|1091  |          \Using_FPGA.Res_Forward1_LUT2                                                    |MB_LUT4__parameterized5_14              |     1|
|1092  |          \Using_FPGA.Res_Forward1_LUT3                                                    |MB_LUT3__parameterized3                 |     1|
|1093  |          \Using_FPGA.Res_Forward1_LUT4                                                    |MB_LUT4__parameterized7                 |     1|
|1094  |          \Using_FPGA.Res_Forward2_LUT1                                                    |MB_LUT4__parameterized5_15              |     1|
|1095  |          \Using_FPGA.Res_Forward2_LUT2                                                    |MB_LUT4__parameterized5_16              |     1|
|1096  |          \Using_FPGA.Res_Forward2_LUT3                                                    |MB_LUT3__parameterized3_17              |     1|
|1097  |          \Using_FPGA.Res_Forward2_LUT4                                                    |MB_LUT4__parameterized7_18              |    17|
|1098  |          \Using_FPGA.Use_Reg_Neg_DI_FDRE                                                  |MB_FDRE_19                              |     1|
|1099  |          \Using_FPGA.Use_Reg_Neg_S_FDRE                                                   |MB_FDRE_20                              |     1|
|1100  |          \Using_FPGA.clean_iReady_MuxCY                                                   |MB_MUXCY_21                             |     1|
|1101  |          \Using_FPGA.force_di1_LUT3                                                       |MB_LUT3__parameterized5                 |     1|
|1102  |          \Using_FPGA.force_di2_LUT4                                                       |MB_LUT4__parameterized11                |     1|
|1103  |          \Using_FPGA.force_jump1_LUT3                                                     |MB_LUT3__parameterized5_22              |     1|
|1104  |          \Using_FPGA.force_jump2_LUT4                                                     |MB_LUT4__parameterized3_23              |     1|
|1105  |          \Using_FPGA.iFetch_MuxCY_1                                                       |MB_MUXCY_24                             |     1|
|1106  |          \Using_FPGA.iFetch_MuxCY_2                                                       |MB_MUXCY_25                             |     8|
|1107  |          \Using_FPGA.iFetch_MuxCY_3                                                       |MB_MUXCY_26                             |     2|
|1108  |          \Using_FPGA.of_PipeRun_MuxCY_1                                                   |MB_MUXCY_27                             |    14|
|1109  |          \Using_FPGA.of_PipeRun_Select_LUT5                                               |MB_LUT5                                 |     1|
|1110  |          \Using_FPGA.of_PipeRun_without_dready_LUT5                                       |MB_LUT5__parameterized1                 |     1|
|1111  |          write_Reg_I_LUT                                                                  |MB_LUT4                                 |     3|
|1112  |        \Using_Ext_Databus.DAXI_Interface_I1                                               |DAXI_interface                          |   145|
|1113  |      Reset_DFF                                                                            |mb_sync_bit                             |     3|
|1114  |      \Using_Async_Wakeup_0.Wakeup_DFF                                                     |mb_sync_bit_0                           |     3|
|1115  |      \Using_Async_Wakeup_1.Wakeup_DFF                                                     |mb_sync_bit_1                           |     2|
+------+-------------------------------------------------------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:02:23 . Memory (MB): peak = 1805.035 ; gain = 630.691 ; free physical = 120894 ; free virtual = 500032
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26483 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 1805.035 ; gain = 363.258 ; free physical = 120962 ; free virtual = 500100
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:02:23 . Memory (MB): peak = 1805.035 ; gain = 630.691 ; free physical = 120962 ; free virtual = 500100
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 626 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 296 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 49 instances
  FD => FDRE: 32 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 1 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 81 instances
  MULT_AND => LUT2: 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
295 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:02:25 . Memory (MB): peak = 1829.059 ; gain = 668.094 ; free physical = 120957 ; free virtual = 500094
INFO: [Common 17-1381] The checkpoint '/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/three/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1/microblaze_ublaze_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/three/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0.xci
INFO: [Coretcl 2-1174] Renamed 1114 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/three/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1/microblaze_ublaze_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file microblaze_ublaze_0_utilization_synth.rpt -pb microblaze_ublaze_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1853.070 ; gain = 0.000 ; free physical = 120839 ; free virtual = 499985
INFO: [Common 17-206] Exiting Vivado at Fri Feb 22 07:56:05 2019...
