Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\a00991330\Documents\GitHub\ELEX7660\lab4\lab4.qsys --block-symbol-file --output-directory=C:\Users\a00991330\Documents\GitHub\ELEX7660\lab4\lab4 --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading lab4/lab4.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 18.1]
Progress: Parameterizing module clock
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory
Progress: Adding pio [altera_avalon_pio 18.1]
Progress: Parameterizing module pio
Progress: Adding processor [altera_nios2_gen2 18.1]
Progress: Parameterizing module processor
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding tonegen_0 [tonegen 1.0]
Progress: Parameterizing module tonegen_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab4.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\a00991330\Documents\GitHub\ELEX7660\lab4\lab4.qsys --synthesis=VERILOG --output-directory=C:\Users\a00991330\Documents\GitHub\ELEX7660\lab4\lab4\synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading lab4/lab4.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 18.1]
Progress: Parameterizing module clock
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory
Progress: Adding pio [altera_avalon_pio 18.1]
Progress: Parameterizing module pio
Progress: Adding processor [altera_nios2_gen2 18.1]
Progress: Parameterizing module processor
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding tonegen_0 [tonegen 1.0]
Progress: Parameterizing module tonegen_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab4.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: lab4: Generating lab4 "lab4" for QUARTUS_SYNTH
Info: jtag_uart: Starting RTL generation for module 'lab4_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab4_jtag_uart --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_6017476037878955143.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_6017476037878955143.dir/0003_jtag_uart_gen//lab4_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'lab4_jtag_uart'
Info: jtag_uart: "lab4" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: memory: Starting RTL generation for module 'lab4_memory'
Info: memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab4_memory --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_6017476037878955143.dir/0004_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_6017476037878955143.dir/0004_memory_gen//lab4_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'lab4_memory'
Info: memory: "lab4" instantiated altera_avalon_onchip_memory2 "memory"
Info: pio: Starting RTL generation for module 'lab4_pio'
Info: pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_pio --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_6017476037878955143.dir/0005_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_6017476037878955143.dir/0005_pio_gen//lab4_pio_component_configuration.pl  --do_build_sim=0  ]
Info: pio: Done RTL generation for module 'lab4_pio'
Info: pio: "lab4" instantiated altera_avalon_pio "pio"
Info: processor: "lab4" instantiated altera_nios2_gen2 "processor"
Info: timer: Starting RTL generation for module 'lab4_timer'
Info: timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab4_timer --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_6017476037878955143.dir/0006_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_6017476037878955143.dir/0006_timer_gen//lab4_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'lab4_timer'
Info: timer: "lab4" instantiated altera_avalon_timer "timer"
Info: tonegen_0: "lab4" instantiated tonegen "tonegen_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "lab4" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "lab4" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "lab4" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'lab4_processor_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab4_processor_cpu --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_6017476037878955143.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_6017476037878955143.dir/0010_cpu_gen//lab4_processor_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.02.07 09:18:13 (*) Starting Nios II generation
Info: cpu: # 2020.02.07 09:18:13 (*)   Checking for plaintext license.
Info: cpu: # 2020.02.07 09:18:13 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2020.02.07 09:18:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.02.07 09:18:13 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.02.07 09:18:13 (*)   Plaintext license not found.
Info: cpu: # 2020.02.07 09:18:13 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2020.02.07 09:18:13 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.02.07 09:18:13 (*)   Creating all objects for CPU
Info: cpu: # 2020.02.07 09:18:14 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.02.07 09:18:14 (*)   Creating plain-text RTL
Info: cpu: # 2020.02.07 09:18:15 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'lab4_processor_cpu'
Info: cpu: "processor" instantiated altera_nios2_gen2_unit "cpu"
Info: processor_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "processor_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: processor_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "processor_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: lab4: Done "lab4" with 29 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
