/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.19
Hash     : c1e3bb5
Date     : Jul  2 2024
Type     : Engineering
Log Time   : Tue Jul  2 09:40:30 2024 GMT

[ 14:40:30 ] Analysis has started
[ 14:40:30 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/TDP_RAM18KX2_primitive_inst/run_1/synth_1_1/analysis/TDP_RAM18KX2_primitive_inst_analyzer.cmd
[ 14:40:31 ] Duration: 99 ms. Max utilization: 44 MB
[ 14:40:31 ] Synthesize has started
[ 14:40:31 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/yosys -s TDP_RAM18KX2_primitive_inst.ys -l TDP_RAM18KX2_primitive_inst_synth.log
[ 14:40:33 ] Duration: 2552 ms. Max utilization: 61 MB
[ 14:40:33 ] Packing has started
[ 14:40:33 ] Analysis has started
[ 14:40:33 ] Analysis has started
[ 14:40:33 ] Analysis has started
