# SoC_fpga_lab_radio_periph
Johns Hopkins EN.525.742 SoC FPGA design Lab 6 Radio Peripheral for Zybo7, Student Name is Jinyanzi Luo
NOTE the DDS RESET is ACTIVE LOW, therefore the DEFAULT setting Upon power up is DDS in reset.
