/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* CS2 */
#define CS2__0__INTTYPE CYREG_PICU3_INTTYPE2
#define CS2__0__MASK 0x04u
#define CS2__0__PC CYREG_PRT3_PC2
#define CS2__0__PORT 3u
#define CS2__0__SHIFT 2u
#define CS2__AG CYREG_PRT3_AG
#define CS2__AMUX CYREG_PRT3_AMUX
#define CS2__BIE CYREG_PRT3_BIE
#define CS2__BIT_MASK CYREG_PRT3_BIT_MASK
#define CS2__BYP CYREG_PRT3_BYP
#define CS2__CTL CYREG_PRT3_CTL
#define CS2__DM0 CYREG_PRT3_DM0
#define CS2__DM1 CYREG_PRT3_DM1
#define CS2__DM2 CYREG_PRT3_DM2
#define CS2__DR CYREG_PRT3_DR
#define CS2__INP_DIS CYREG_PRT3_INP_DIS
#define CS2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define CS2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CS2__LCD_EN CYREG_PRT3_LCD_EN
#define CS2__MASK 0x04u
#define CS2__PORT 3u
#define CS2__PRT CYREG_PRT3_PRT
#define CS2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CS2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CS2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CS2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CS2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CS2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CS2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CS2__PS CYREG_PRT3_PS
#define CS2__SHIFT 2u
#define CS2__SLW CYREG_PRT3_SLW

/* CSn */
#define CSn__0__INTTYPE CYREG_PICU2_INTTYPE3
#define CSn__0__MASK 0x08u
#define CSn__0__PC CYREG_PRT2_PC3
#define CSn__0__PORT 2u
#define CSn__0__SHIFT 3u
#define CSn__AG CYREG_PRT2_AG
#define CSn__AMUX CYREG_PRT2_AMUX
#define CSn__BIE CYREG_PRT2_BIE
#define CSn__BIT_MASK CYREG_PRT2_BIT_MASK
#define CSn__BYP CYREG_PRT2_BYP
#define CSn__CTL CYREG_PRT2_CTL
#define CSn__DM0 CYREG_PRT2_DM0
#define CSn__DM1 CYREG_PRT2_DM1
#define CSn__DM2 CYREG_PRT2_DM2
#define CSn__DR CYREG_PRT2_DR
#define CSn__INP_DIS CYREG_PRT2_INP_DIS
#define CSn__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CSn__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CSn__LCD_EN CYREG_PRT2_LCD_EN
#define CSn__MASK 0x08u
#define CSn__PORT 2u
#define CSn__PRT CYREG_PRT2_PRT
#define CSn__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CSn__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CSn__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CSn__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CSn__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CSn__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CSn__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CSn__PS CYREG_PRT2_PS
#define CSn__SHIFT 3u
#define CSn__SLW CYREG_PRT2_SLW

/* DIN */
#define DIN__0__INTTYPE CYREG_PICU2_INTTYPE0
#define DIN__0__MASK 0x01u
#define DIN__0__PC CYREG_PRT2_PC0
#define DIN__0__PORT 2u
#define DIN__0__SHIFT 0u
#define DIN__AG CYREG_PRT2_AG
#define DIN__AMUX CYREG_PRT2_AMUX
#define DIN__BIE CYREG_PRT2_BIE
#define DIN__BIT_MASK CYREG_PRT2_BIT_MASK
#define DIN__BYP CYREG_PRT2_BYP
#define DIN__CTL CYREG_PRT2_CTL
#define DIN__DM0 CYREG_PRT2_DM0
#define DIN__DM1 CYREG_PRT2_DM1
#define DIN__DM2 CYREG_PRT2_DM2
#define DIN__DR CYREG_PRT2_DR
#define DIN__INP_DIS CYREG_PRT2_INP_DIS
#define DIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DIN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DIN__LCD_EN CYREG_PRT2_LCD_EN
#define DIN__MASK 0x01u
#define DIN__PORT 2u
#define DIN__PRT CYREG_PRT2_PRT
#define DIN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DIN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DIN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DIN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DIN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DIN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DIN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DIN__PS CYREG_PRT2_PS
#define DIN__SHIFT 0u
#define DIN__SLW CYREG_PRT2_SLW

/* EN1 */
#define EN1__0__INTTYPE CYREG_PICU0_INTTYPE6
#define EN1__0__MASK 0x40u
#define EN1__0__PC CYREG_PRT0_PC6
#define EN1__0__PORT 0u
#define EN1__0__SHIFT 6u
#define EN1__AG CYREG_PRT0_AG
#define EN1__AMUX CYREG_PRT0_AMUX
#define EN1__BIE CYREG_PRT0_BIE
#define EN1__BIT_MASK CYREG_PRT0_BIT_MASK
#define EN1__BYP CYREG_PRT0_BYP
#define EN1__CTL CYREG_PRT0_CTL
#define EN1__DM0 CYREG_PRT0_DM0
#define EN1__DM1 CYREG_PRT0_DM1
#define EN1__DM2 CYREG_PRT0_DM2
#define EN1__DR CYREG_PRT0_DR
#define EN1__INP_DIS CYREG_PRT0_INP_DIS
#define EN1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define EN1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define EN1__LCD_EN CYREG_PRT0_LCD_EN
#define EN1__MASK 0x40u
#define EN1__PORT 0u
#define EN1__PRT CYREG_PRT0_PRT
#define EN1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define EN1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define EN1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define EN1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define EN1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define EN1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define EN1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define EN1__PS CYREG_PRT0_PS
#define EN1__SHIFT 6u
#define EN1__SLW CYREG_PRT0_SLW

/* DInN */
#define DInN__0__INTTYPE CYREG_PICU15_INTTYPE5
#define DInN__0__MASK 0x20u
#define DInN__0__PC CYREG_IO_PC_PRT15_PC5
#define DInN__0__PORT 15u
#define DInN__0__SHIFT 5u
#define DInN__AG CYREG_PRT15_AG
#define DInN__AMUX CYREG_PRT15_AMUX
#define DInN__BIE CYREG_PRT15_BIE
#define DInN__BIT_MASK CYREG_PRT15_BIT_MASK
#define DInN__BYP CYREG_PRT15_BYP
#define DInN__CTL CYREG_PRT15_CTL
#define DInN__DM0 CYREG_PRT15_DM0
#define DInN__DM1 CYREG_PRT15_DM1
#define DInN__DM2 CYREG_PRT15_DM2
#define DInN__DR CYREG_PRT15_DR
#define DInN__INP_DIS CYREG_PRT15_INP_DIS
#define DInN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define DInN__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define DInN__LCD_EN CYREG_PRT15_LCD_EN
#define DInN__MASK 0x20u
#define DInN__PORT 15u
#define DInN__PRT CYREG_PRT15_PRT
#define DInN__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define DInN__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define DInN__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define DInN__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define DInN__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define DInN__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define DInN__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define DInN__PS CYREG_PRT15_PS
#define DInN__SHIFT 5u
#define DInN__SLW CYREG_PRT15_SLW

/* DInP */
#define DInP__0__INTTYPE CYREG_PICU15_INTTYPE4
#define DInP__0__MASK 0x10u
#define DInP__0__PC CYREG_IO_PC_PRT15_PC4
#define DInP__0__PORT 15u
#define DInP__0__SHIFT 4u
#define DInP__AG CYREG_PRT15_AG
#define DInP__AMUX CYREG_PRT15_AMUX
#define DInP__BIE CYREG_PRT15_BIE
#define DInP__BIT_MASK CYREG_PRT15_BIT_MASK
#define DInP__BYP CYREG_PRT15_BYP
#define DInP__CTL CYREG_PRT15_CTL
#define DInP__DM0 CYREG_PRT15_DM0
#define DInP__DM1 CYREG_PRT15_DM1
#define DInP__DM2 CYREG_PRT15_DM2
#define DInP__DR CYREG_PRT15_DR
#define DInP__INP_DIS CYREG_PRT15_INP_DIS
#define DInP__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define DInP__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define DInP__LCD_EN CYREG_PRT15_LCD_EN
#define DInP__MASK 0x10u
#define DInP__PORT 15u
#define DInP__PRT CYREG_PRT15_PRT
#define DInP__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define DInP__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define DInP__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define DInP__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define DInP__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define DInP__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define DInP__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define DInP__PS CYREG_PRT15_PS
#define DInP__SHIFT 4u
#define DInP__SLW CYREG_PRT15_SLW

/* DOUT */
#define DOUT__0__INTTYPE CYREG_PICU2_INTTYPE5
#define DOUT__0__MASK 0x20u
#define DOUT__0__PC CYREG_PRT2_PC5
#define DOUT__0__PORT 2u
#define DOUT__0__SHIFT 5u
#define DOUT__AG CYREG_PRT2_AG
#define DOUT__AMUX CYREG_PRT2_AMUX
#define DOUT__BIE CYREG_PRT2_BIE
#define DOUT__BIT_MASK CYREG_PRT2_BIT_MASK
#define DOUT__BYP CYREG_PRT2_BYP
#define DOUT__CTL CYREG_PRT2_CTL
#define DOUT__DM0 CYREG_PRT2_DM0
#define DOUT__DM1 CYREG_PRT2_DM1
#define DOUT__DM2 CYREG_PRT2_DM2
#define DOUT__DR CYREG_PRT2_DR
#define DOUT__INP_DIS CYREG_PRT2_INP_DIS
#define DOUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DOUT__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DOUT__LCD_EN CYREG_PRT2_LCD_EN
#define DOUT__MASK 0x20u
#define DOUT__PORT 2u
#define DOUT__PRT CYREG_PRT2_PRT
#define DOUT__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DOUT__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DOUT__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DOUT__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DOUT__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DOUT__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DOUT__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DOUT__PS CYREG_PRT2_PS
#define DOUT__SHIFT 5u
#define DOUT__SLW CYREG_PRT2_SLW

/* INT1 */
#define INT1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define INT1__0__MASK 0x01u
#define INT1__0__PC CYREG_PRT3_PC0
#define INT1__0__PORT 3u
#define INT1__0__SHIFT 0u
#define INT1__AG CYREG_PRT3_AG
#define INT1__AMUX CYREG_PRT3_AMUX
#define INT1__BIE CYREG_PRT3_BIE
#define INT1__BIT_MASK CYREG_PRT3_BIT_MASK
#define INT1__BYP CYREG_PRT3_BYP
#define INT1__CTL CYREG_PRT3_CTL
#define INT1__DM0 CYREG_PRT3_DM0
#define INT1__DM1 CYREG_PRT3_DM1
#define INT1__DM2 CYREG_PRT3_DM2
#define INT1__DR CYREG_PRT3_DR
#define INT1__INP_DIS CYREG_PRT3_INP_DIS
#define INT1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define INT1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define INT1__LCD_EN CYREG_PRT3_LCD_EN
#define INT1__MASK 0x01u
#define INT1__PORT 3u
#define INT1__PRT CYREG_PRT3_PRT
#define INT1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define INT1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define INT1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define INT1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define INT1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define INT1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define INT1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define INT1__PS CYREG_PRT3_PS
#define INT1__SHIFT 0u
#define INT1__SLW CYREG_PRT3_SLW

/* INT2 */
#define INT2__0__INTTYPE CYREG_PICU3_INTTYPE1
#define INT2__0__MASK 0x02u
#define INT2__0__PC CYREG_PRT3_PC1
#define INT2__0__PORT 3u
#define INT2__0__SHIFT 1u
#define INT2__AG CYREG_PRT3_AG
#define INT2__AMUX CYREG_PRT3_AMUX
#define INT2__BIE CYREG_PRT3_BIE
#define INT2__BIT_MASK CYREG_PRT3_BIT_MASK
#define INT2__BYP CYREG_PRT3_BYP
#define INT2__CTL CYREG_PRT3_CTL
#define INT2__DM0 CYREG_PRT3_DM0
#define INT2__DM1 CYREG_PRT3_DM1
#define INT2__DM2 CYREG_PRT3_DM2
#define INT2__DR CYREG_PRT3_DR
#define INT2__INP_DIS CYREG_PRT3_INP_DIS
#define INT2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define INT2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define INT2__LCD_EN CYREG_PRT3_LCD_EN
#define INT2__MASK 0x02u
#define INT2__PORT 3u
#define INT2__PRT CYREG_PRT3_PRT
#define INT2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define INT2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define INT2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define INT2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define INT2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define INT2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define INT2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define INT2__PS CYREG_PRT3_PS
#define INT2__SHIFT 1u
#define INT2__SLW CYREG_PRT3_SLW

/* SCL2 */
#define SCL2__0__INTTYPE CYREG_PICU3_INTTYPE3
#define SCL2__0__MASK 0x08u
#define SCL2__0__PC CYREG_PRT3_PC3
#define SCL2__0__PORT 3u
#define SCL2__0__SHIFT 3u
#define SCL2__AG CYREG_PRT3_AG
#define SCL2__AMUX CYREG_PRT3_AMUX
#define SCL2__BIE CYREG_PRT3_BIE
#define SCL2__BIT_MASK CYREG_PRT3_BIT_MASK
#define SCL2__BYP CYREG_PRT3_BYP
#define SCL2__CTL CYREG_PRT3_CTL
#define SCL2__DM0 CYREG_PRT3_DM0
#define SCL2__DM1 CYREG_PRT3_DM1
#define SCL2__DM2 CYREG_PRT3_DM2
#define SCL2__DR CYREG_PRT3_DR
#define SCL2__INP_DIS CYREG_PRT3_INP_DIS
#define SCL2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SCL2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SCL2__LCD_EN CYREG_PRT3_LCD_EN
#define SCL2__MASK 0x08u
#define SCL2__PORT 3u
#define SCL2__PRT CYREG_PRT3_PRT
#define SCL2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SCL2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SCL2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SCL2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SCL2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SCL2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SCL2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SCL2__PS CYREG_PRT3_PS
#define SCL2__SHIFT 3u
#define SCL2__SLW CYREG_PRT3_SLW

/* SCLK */
#define SCLK__0__INTTYPE CYREG_PICU2_INTTYPE4
#define SCLK__0__MASK 0x10u
#define SCLK__0__PC CYREG_PRT2_PC4
#define SCLK__0__PORT 2u
#define SCLK__0__SHIFT 4u
#define SCLK__AG CYREG_PRT2_AG
#define SCLK__AMUX CYREG_PRT2_AMUX
#define SCLK__BIE CYREG_PRT2_BIE
#define SCLK__BIT_MASK CYREG_PRT2_BIT_MASK
#define SCLK__BYP CYREG_PRT2_BYP
#define SCLK__CTL CYREG_PRT2_CTL
#define SCLK__DM0 CYREG_PRT2_DM0
#define SCLK__DM1 CYREG_PRT2_DM1
#define SCLK__DM2 CYREG_PRT2_DM2
#define SCLK__DR CYREG_PRT2_DR
#define SCLK__INP_DIS CYREG_PRT2_INP_DIS
#define SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SCLK__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SCLK__LCD_EN CYREG_PRT2_LCD_EN
#define SCLK__MASK 0x10u
#define SCLK__PORT 2u
#define SCLK__PRT CYREG_PRT2_PRT
#define SCLK__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SCLK__PS CYREG_PRT2_PS
#define SCLK__SHIFT 4u
#define SCLK__SLW CYREG_PRT2_SLW

/* SDI2 */
#define SDI2__0__INTTYPE CYREG_PICU3_INTTYPE5
#define SDI2__0__MASK 0x20u
#define SDI2__0__PC CYREG_PRT3_PC5
#define SDI2__0__PORT 3u
#define SDI2__0__SHIFT 5u
#define SDI2__AG CYREG_PRT3_AG
#define SDI2__AMUX CYREG_PRT3_AMUX
#define SDI2__BIE CYREG_PRT3_BIE
#define SDI2__BIT_MASK CYREG_PRT3_BIT_MASK
#define SDI2__BYP CYREG_PRT3_BYP
#define SDI2__CTL CYREG_PRT3_CTL
#define SDI2__DM0 CYREG_PRT3_DM0
#define SDI2__DM1 CYREG_PRT3_DM1
#define SDI2__DM2 CYREG_PRT3_DM2
#define SDI2__DR CYREG_PRT3_DR
#define SDI2__INP_DIS CYREG_PRT3_INP_DIS
#define SDI2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SDI2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SDI2__LCD_EN CYREG_PRT3_LCD_EN
#define SDI2__MASK 0x20u
#define SDI2__PORT 3u
#define SDI2__PRT CYREG_PRT3_PRT
#define SDI2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SDI2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SDI2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SDI2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SDI2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SDI2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SDI2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SDI2__PS CYREG_PRT3_PS
#define SDI2__SHIFT 5u
#define SDI2__SLW CYREG_PRT3_SLW

/* SDO2 */
#define SDO2__0__INTTYPE CYREG_PICU3_INTTYPE4
#define SDO2__0__MASK 0x10u
#define SDO2__0__PC CYREG_PRT3_PC4
#define SDO2__0__PORT 3u
#define SDO2__0__SHIFT 4u
#define SDO2__AG CYREG_PRT3_AG
#define SDO2__AMUX CYREG_PRT3_AMUX
#define SDO2__BIE CYREG_PRT3_BIE
#define SDO2__BIT_MASK CYREG_PRT3_BIT_MASK
#define SDO2__BYP CYREG_PRT3_BYP
#define SDO2__CTL CYREG_PRT3_CTL
#define SDO2__DM0 CYREG_PRT3_DM0
#define SDO2__DM1 CYREG_PRT3_DM1
#define SDO2__DM2 CYREG_PRT3_DM2
#define SDO2__DR CYREG_PRT3_DR
#define SDO2__INP_DIS CYREG_PRT3_INP_DIS
#define SDO2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SDO2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SDO2__LCD_EN CYREG_PRT3_LCD_EN
#define SDO2__MASK 0x10u
#define SDO2__PORT 3u
#define SDO2__PRT CYREG_PRT3_PRT
#define SDO2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SDO2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SDO2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SDO2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SDO2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SDO2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SDO2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SDO2__PS CYREG_PRT3_PS
#define SDO2__SHIFT 4u
#define SDO2__SLW CYREG_PRT3_SLW

/* TEST */
#define TEST_2__0__INTTYPE CYREG_PICU1_INTTYPE5
#define TEST_2__0__MASK 0x20u
#define TEST_2__0__PC CYREG_PRT1_PC5
#define TEST_2__0__PORT 1u
#define TEST_2__0__SHIFT 5u
#define TEST_2__AG CYREG_PRT1_AG
#define TEST_2__AMUX CYREG_PRT1_AMUX
#define TEST_2__BIE CYREG_PRT1_BIE
#define TEST_2__BIT_MASK CYREG_PRT1_BIT_MASK
#define TEST_2__BYP CYREG_PRT1_BYP
#define TEST_2__CTL CYREG_PRT1_CTL
#define TEST_2__DM0 CYREG_PRT1_DM0
#define TEST_2__DM1 CYREG_PRT1_DM1
#define TEST_2__DM2 CYREG_PRT1_DM2
#define TEST_2__DR CYREG_PRT1_DR
#define TEST_2__INP_DIS CYREG_PRT1_INP_DIS
#define TEST_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define TEST_2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define TEST_2__LCD_EN CYREG_PRT1_LCD_EN
#define TEST_2__MASK 0x20u
#define TEST_2__PORT 1u
#define TEST_2__PRT CYREG_PRT1_PRT
#define TEST_2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define TEST_2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define TEST_2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define TEST_2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define TEST_2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define TEST_2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define TEST_2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define TEST_2__PS CYREG_PRT1_PS
#define TEST_2__SHIFT 5u
#define TEST_2__SLW CYREG_PRT1_SLW
#define TEST_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define TEST_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define TEST_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define TEST_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define TEST_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define TEST_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define TEST_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define TEST_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define TEST_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define TEST_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define TEST_PWMUDB_genblk1_ctrlreg__7__POS 7
#define TEST_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define TEST_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define TEST_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define TEST_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define TEST_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define TEST_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define TEST_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define TEST_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define TEST_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define TEST_PWMUDB_genblk7_dbctrlreg__0__MASK 0x01u
#define TEST_PWMUDB_genblk7_dbctrlreg__0__POS 0
#define TEST_PWMUDB_genblk7_dbctrlreg__1__MASK 0x02u
#define TEST_PWMUDB_genblk7_dbctrlreg__1__POS 1
#define TEST_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define TEST_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define TEST_PWMUDB_genblk7_dbctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define TEST_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define TEST_PWMUDB_genblk7_dbctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define TEST_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define TEST_PWMUDB_genblk7_dbctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define TEST_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define TEST_PWMUDB_genblk7_dbctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define TEST_PWMUDB_genblk7_dbctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define TEST_PWMUDB_genblk7_dbctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define TEST_PWMUDB_genblk7_dbctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define TEST_PWMUDB_genblk7_dbctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define TEST_PWMUDB_genblk7_dbctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define TEST_PWMUDB_genblk7_dbctrlreg__MASK 0x03u
#define TEST_PWMUDB_genblk7_dbctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define TEST_PWMUDB_genblk7_dbctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define TEST_PWMUDB_genblk7_dbctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define TEST_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define TEST_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define TEST_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define TEST_PWMUDB_genblk8_stsreg__2__POS 2
#define TEST_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define TEST_PWMUDB_genblk8_stsreg__3__POS 3
#define TEST_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define TEST_PWMUDB_genblk8_stsreg__5__POS 5
#define TEST_PWMUDB_genblk8_stsreg__MASK 0x2Cu
#define TEST_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define TEST_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define TEST_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define TEST_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define TEST_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define TEST_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define TEST_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define TEST_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define TEST_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define TEST_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define TEST_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define TEST_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define TEST_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define TEST_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define TEST_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define TEST_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define TEST_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define TEST_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define TEST_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define TEST_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define TEST_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define TEST_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define TEST_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define TEST_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define TEST_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define TEST_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define TEST_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define TEST_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define TEST_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define TEST_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define TEST_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define TEST_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define TEST_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define TEST_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define TEST_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB05_A0
#define TEST_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB05_A1
#define TEST_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define TEST_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB05_D0
#define TEST_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB05_D1
#define TEST_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define TEST_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define TEST_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB05_F0
#define TEST_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB05_F1
#define TEST_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define TEST_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* DRDYn */
#define DRDYn__0__INTTYPE CYREG_PICU2_INTTYPE6
#define DRDYn__0__MASK 0x40u
#define DRDYn__0__PC CYREG_PRT2_PC6
#define DRDYn__0__PORT 2u
#define DRDYn__0__SHIFT 6u
#define DRDYn__AG CYREG_PRT2_AG
#define DRDYn__AMUX CYREG_PRT2_AMUX
#define DRDYn__BIE CYREG_PRT2_BIE
#define DRDYn__BIT_MASK CYREG_PRT2_BIT_MASK
#define DRDYn__BYP CYREG_PRT2_BYP
#define DRDYn__CTL CYREG_PRT2_CTL
#define DRDYn__DM0 CYREG_PRT2_DM0
#define DRDYn__DM1 CYREG_PRT2_DM1
#define DRDYn__DM2 CYREG_PRT2_DM2
#define DRDYn__DR CYREG_PRT2_DR
#define DRDYn__INP_DIS CYREG_PRT2_INP_DIS
#define DRDYn__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DRDYn__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DRDYn__LCD_EN CYREG_PRT2_LCD_EN
#define DRDYn__MASK 0x40u
#define DRDYn__PORT 2u
#define DRDYn__PRT CYREG_PRT2_PRT
#define DRDYn__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DRDYn__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DRDYn__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DRDYn__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DRDYn__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DRDYn__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DRDYn__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DRDYn__PS CYREG_PRT2_PS
#define DRDYn__SHIFT 6u
#define DRDYn__SLW CYREG_PRT2_SLW

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Pin_1__0__MASK 0x40u
#define Pin_1__0__PC CYREG_PRT1_PC6
#define Pin_1__0__PORT 1u
#define Pin_1__0__SHIFT 6u
#define Pin_1__AG CYREG_PRT1_AG
#define Pin_1__AMUX CYREG_PRT1_AMUX
#define Pin_1__BIE CYREG_PRT1_BIE
#define Pin_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_1__BYP CYREG_PRT1_BYP
#define Pin_1__CTL CYREG_PRT1_CTL
#define Pin_1__DM0 CYREG_PRT1_DM0
#define Pin_1__DM1 CYREG_PRT1_DM1
#define Pin_1__DM2 CYREG_PRT1_DM2
#define Pin_1__DR CYREG_PRT1_DR
#define Pin_1__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_1__MASK 0x40u
#define Pin_1__PORT 1u
#define Pin_1__PRT CYREG_PRT1_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_1__PS CYREG_PRT1_PS
#define Pin_1__SHIFT 6u
#define Pin_1__SLW CYREG_PRT1_SLW

/* Comp_1 */
#define Comp_1_ctComp__CLK CYREG_CMP2_CLK
#define Comp_1_ctComp__CMP_MASK 0x04u
#define Comp_1_ctComp__CMP_NUMBER 2u
#define Comp_1_ctComp__CR CYREG_CMP2_CR
#define Comp_1_ctComp__LUT__CR CYREG_LUT2_CR
#define Comp_1_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_1_ctComp__LUT__MSK_MASK 0x04u
#define Comp_1_ctComp__LUT__MSK_SHIFT 2u
#define Comp_1_ctComp__LUT__MX CYREG_LUT2_MX
#define Comp_1_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_1_ctComp__LUT__SR_MASK 0x04u
#define Comp_1_ctComp__LUT__SR_SHIFT 2u
#define Comp_1_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_1_ctComp__PM_ACT_MSK 0x04u
#define Comp_1_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_1_ctComp__PM_STBY_MSK 0x04u
#define Comp_1_ctComp__SW0 CYREG_CMP2_SW0
#define Comp_1_ctComp__SW2 CYREG_CMP2_SW2
#define Comp_1_ctComp__SW3 CYREG_CMP2_SW3
#define Comp_1_ctComp__SW4 CYREG_CMP2_SW4
#define Comp_1_ctComp__SW6 CYREG_CMP2_SW6
#define Comp_1_ctComp__TR0 CYREG_CMP2_TR0
#define Comp_1_ctComp__TR1 CYREG_CMP2_TR1
#define Comp_1_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP2_TR0
#define Comp_1_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
#define Comp_1_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP2_TR1
#define Comp_1_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
#define Comp_1_ctComp__WRK CYREG_CMP_WRK
#define Comp_1_ctComp__WRK_MASK 0x04u
#define Comp_1_ctComp__WRK_SHIFT 2u

/* Comp_2 */
#define Comp_2_ctComp__CLK CYREG_CMP0_CLK
#define Comp_2_ctComp__CMP_MASK 0x01u
#define Comp_2_ctComp__CMP_NUMBER 0u
#define Comp_2_ctComp__CR CYREG_CMP0_CR
#define Comp_2_ctComp__LUT__CR CYREG_LUT0_CR
#define Comp_2_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_2_ctComp__LUT__MSK_MASK 0x01u
#define Comp_2_ctComp__LUT__MSK_SHIFT 0u
#define Comp_2_ctComp__LUT__MX CYREG_LUT0_MX
#define Comp_2_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_2_ctComp__LUT__SR_MASK 0x01u
#define Comp_2_ctComp__LUT__SR_SHIFT 0u
#define Comp_2_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_2_ctComp__PM_ACT_MSK 0x01u
#define Comp_2_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_2_ctComp__PM_STBY_MSK 0x01u
#define Comp_2_ctComp__SW0 CYREG_CMP0_SW0
#define Comp_2_ctComp__SW2 CYREG_CMP0_SW2
#define Comp_2_ctComp__SW3 CYREG_CMP0_SW3
#define Comp_2_ctComp__SW4 CYREG_CMP0_SW4
#define Comp_2_ctComp__SW6 CYREG_CMP0_SW6
#define Comp_2_ctComp__TR0 CYREG_CMP0_TR0
#define Comp_2_ctComp__TR1 CYREG_CMP0_TR1
#define Comp_2_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define Comp_2_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define Comp_2_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define Comp_2_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define Comp_2_ctComp__WRK CYREG_CMP_WRK
#define Comp_2_ctComp__WRK_MASK 0x01u
#define Comp_2_ctComp__WRK_SHIFT 0u

/* DOut1N */
#define DOut1N__0__INTTYPE CYREG_PICU12_INTTYPE1
#define DOut1N__0__MASK 0x02u
#define DOut1N__0__PC CYREG_PRT12_PC1
#define DOut1N__0__PORT 12u
#define DOut1N__0__SHIFT 1u
#define DOut1N__AG CYREG_PRT12_AG
#define DOut1N__BIE CYREG_PRT12_BIE
#define DOut1N__BIT_MASK CYREG_PRT12_BIT_MASK
#define DOut1N__BYP CYREG_PRT12_BYP
#define DOut1N__DM0 CYREG_PRT12_DM0
#define DOut1N__DM1 CYREG_PRT12_DM1
#define DOut1N__DM2 CYREG_PRT12_DM2
#define DOut1N__DR CYREG_PRT12_DR
#define DOut1N__INP_DIS CYREG_PRT12_INP_DIS
#define DOut1N__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define DOut1N__MASK 0x02u
#define DOut1N__PORT 12u
#define DOut1N__PRT CYREG_PRT12_PRT
#define DOut1N__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define DOut1N__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define DOut1N__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define DOut1N__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define DOut1N__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define DOut1N__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define DOut1N__PS CYREG_PRT12_PS
#define DOut1N__SHIFT 1u
#define DOut1N__SIO_CFG CYREG_PRT12_SIO_CFG
#define DOut1N__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define DOut1N__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define DOut1N__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define DOut1N__SLW CYREG_PRT12_SLW

/* DOut1P */
#define DOut1P__0__INTTYPE CYREG_PICU12_INTTYPE0
#define DOut1P__0__MASK 0x01u
#define DOut1P__0__PC CYREG_PRT12_PC0
#define DOut1P__0__PORT 12u
#define DOut1P__0__SHIFT 0u
#define DOut1P__AG CYREG_PRT12_AG
#define DOut1P__BIE CYREG_PRT12_BIE
#define DOut1P__BIT_MASK CYREG_PRT12_BIT_MASK
#define DOut1P__BYP CYREG_PRT12_BYP
#define DOut1P__DM0 CYREG_PRT12_DM0
#define DOut1P__DM1 CYREG_PRT12_DM1
#define DOut1P__DM2 CYREG_PRT12_DM2
#define DOut1P__DR CYREG_PRT12_DR
#define DOut1P__INP_DIS CYREG_PRT12_INP_DIS
#define DOut1P__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define DOut1P__MASK 0x01u
#define DOut1P__PORT 12u
#define DOut1P__PRT CYREG_PRT12_PRT
#define DOut1P__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define DOut1P__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define DOut1P__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define DOut1P__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define DOut1P__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define DOut1P__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define DOut1P__PS CYREG_PRT12_PS
#define DOut1P__SHIFT 0u
#define DOut1P__SIO_CFG CYREG_PRT12_SIO_CFG
#define DOut1P__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define DOut1P__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define DOut1P__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define DOut1P__SLW CYREG_PRT12_SLW

/* Period */
#define Period_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define Period_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define Period_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define Period_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define Period_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Period_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define Period_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define Period_bSR_sC8_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define Period_bSR_sC8_BShiftRegDp_u0__A0_REG CYREG_B0_UDB00_A0
#define Period_bSR_sC8_BShiftRegDp_u0__A1_REG CYREG_B0_UDB00_A1
#define Period_bSR_sC8_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define Period_bSR_sC8_BShiftRegDp_u0__D0_REG CYREG_B0_UDB00_D0
#define Period_bSR_sC8_BShiftRegDp_u0__D1_REG CYREG_B0_UDB00_D1
#define Period_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Period_bSR_sC8_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define Period_bSR_sC8_BShiftRegDp_u0__F0_REG CYREG_B0_UDB00_F0
#define Period_bSR_sC8_BShiftRegDp_u0__F1_REG CYREG_B0_UDB00_F1
#define Period_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Period_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Period_bSR_StsReg__0__MASK 0x01u
#define Period_bSR_StsReg__0__POS 0
#define Period_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Period_bSR_StsReg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define Period_bSR_StsReg__3__MASK 0x08u
#define Period_bSR_StsReg__3__POS 3
#define Period_bSR_StsReg__4__MASK 0x10u
#define Period_bSR_StsReg__4__POS 4
#define Period_bSR_StsReg__5__MASK 0x20u
#define Period_bSR_StsReg__5__POS 5
#define Period_bSR_StsReg__6__MASK 0x40u
#define Period_bSR_StsReg__6__POS 6
#define Period_bSR_StsReg__MASK 0x79u
#define Period_bSR_StsReg__MASK_REG CYREG_B0_UDB03_MSK
#define Period_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Period_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Period_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Period_bSR_StsReg__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define Period_bSR_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define Period_bSR_StsReg__STATUS_REG CYREG_B0_UDB03_ST
#define Period_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define Period_bSR_SyncCtl_CtrlReg__0__POS 0
#define Period_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Period_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Period_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Period_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define Period_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define Period_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define Period_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Period_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define Period_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define Period_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Period_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB00_CTL
#define Period_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define Period_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB00_CTL
#define Period_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define Period_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define Period_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Period_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define Period_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB00_MSK

/* Vout_1 */
#define Vout_1__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Vout_1__0__MASK 0x02u
#define Vout_1__0__PC CYREG_PRT0_PC1
#define Vout_1__0__PORT 0u
#define Vout_1__0__SHIFT 1u
#define Vout_1__AG CYREG_PRT0_AG
#define Vout_1__AMUX CYREG_PRT0_AMUX
#define Vout_1__BIE CYREG_PRT0_BIE
#define Vout_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Vout_1__BYP CYREG_PRT0_BYP
#define Vout_1__CTL CYREG_PRT0_CTL
#define Vout_1__DM0 CYREG_PRT0_DM0
#define Vout_1__DM1 CYREG_PRT0_DM1
#define Vout_1__DM2 CYREG_PRT0_DM2
#define Vout_1__DR CYREG_PRT0_DR
#define Vout_1__INP_DIS CYREG_PRT0_INP_DIS
#define Vout_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Vout_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Vout_1__LCD_EN CYREG_PRT0_LCD_EN
#define Vout_1__MASK 0x02u
#define Vout_1__PORT 0u
#define Vout_1__PRT CYREG_PRT0_PRT
#define Vout_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Vout_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Vout_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Vout_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Vout_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Vout_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Vout_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Vout_1__PS CYREG_PRT0_PS
#define Vout_1__SHIFT 1u
#define Vout_1__SLW CYREG_PRT0_SLW

/* Waiter */
#define Waiter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Waiter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Waiter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Waiter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Waiter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Waiter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Waiter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Waiter_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Waiter_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B0_UDB06_A0
#define Waiter_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B0_UDB06_A1
#define Waiter_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Waiter_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B0_UDB06_D0
#define Waiter_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B0_UDB06_D1
#define Waiter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Waiter_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Waiter_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B0_UDB06_F0
#define Waiter_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B0_UDB06_F1
#define Waiter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Waiter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Waiter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Waiter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Waiter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Waiter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define Waiter_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Waiter_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Waiter_CounterUDB_sSTSReg_stsreg__4__MASK 0x10u
#define Waiter_CounterUDB_sSTSReg_stsreg__4__POS 4
#define Waiter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Waiter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Waiter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Waiter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Waiter_CounterUDB_sSTSReg_stsreg__MASK 0x77u
#define Waiter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB06_MSK
#define Waiter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Waiter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB06_ST

/* CLK_ADJ */
#define CLK_ADJ__0__INTTYPE CYREG_PICU0_INTTYPE0
#define CLK_ADJ__0__MASK 0x01u
#define CLK_ADJ__0__PC CYREG_PRT0_PC0
#define CLK_ADJ__0__PORT 0u
#define CLK_ADJ__0__SHIFT 0u
#define CLK_ADJ__AG CYREG_PRT0_AG
#define CLK_ADJ__AMUX CYREG_PRT0_AMUX
#define CLK_ADJ__BIE CYREG_PRT0_BIE
#define CLK_ADJ__BIT_MASK CYREG_PRT0_BIT_MASK
#define CLK_ADJ__BYP CYREG_PRT0_BYP
#define CLK_ADJ__CTL CYREG_PRT0_CTL
#define CLK_ADJ__DM0 CYREG_PRT0_DM0
#define CLK_ADJ__DM1 CYREG_PRT0_DM1
#define CLK_ADJ__DM2 CYREG_PRT0_DM2
#define CLK_ADJ__DR CYREG_PRT0_DR
#define CLK_ADJ__INP_DIS CYREG_PRT0_INP_DIS
#define CLK_ADJ__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CLK_ADJ__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CLK_ADJ__LCD_EN CYREG_PRT0_LCD_EN
#define CLK_ADJ__MASK 0x01u
#define CLK_ADJ__PORT 0u
#define CLK_ADJ__PRT CYREG_PRT0_PRT
#define CLK_ADJ__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CLK_ADJ__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CLK_ADJ__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CLK_ADJ__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CLK_ADJ__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CLK_ADJ__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CLK_ADJ__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CLK_ADJ__PS CYREG_PRT0_PS
#define CLK_ADJ__SHIFT 0u
#define CLK_ADJ__SLW CYREG_PRT0_SLW

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x00u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* Clock_5 */
#define Clock_5__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_5__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_5__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_5__CFG2_SRC_SEL_MASK 0x07u
#define Clock_5__INDEX 0x01u
#define Clock_5__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_5__PM_ACT_MSK 0x02u
#define Clock_5__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_5__PM_STBY_MSK 0x02u

/* Clock_9 */
#define Clock_9__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_9__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_9__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_9__CFG2_SRC_SEL_MASK 0x07u
#define Clock_9__INDEX 0x02u
#define Clock_9__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_9__PM_ACT_MSK 0x04u
#define Clock_9__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_9__PM_STBY_MSK 0x04u

/* Opamp_1 */
#define Opamp_1_ABuf__CR CYREG_OPAMP0_CR
#define Opamp_1_ABuf__MX CYREG_OPAMP0_MX
#define Opamp_1_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_1_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_1_ABuf__PM_ACT_MSK 0x01u
#define Opamp_1_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_1_ABuf__PM_STBY_MSK 0x01u
#define Opamp_1_ABuf__RSVD CYREG_OPAMP0_RSVD
#define Opamp_1_ABuf__SW CYREG_OPAMP0_SW
#define Opamp_1_ABuf__TR0 CYREG_OPAMP0_TR0
#define Opamp_1_ABuf__TR1 CYREG_OPAMP0_TR1

/* SPI_ADC */
#define SPI_ADC_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPI_ADC_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define SPI_ADC_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define SPI_ADC_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define SPI_ADC_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define SPI_ADC_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define SPI_ADC_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define SPI_ADC_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define SPI_ADC_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define SPI_ADC_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPI_ADC_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB07_CTL
#define SPI_ADC_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define SPI_ADC_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB07_CTL
#define SPI_ADC_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define SPI_ADC_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPI_ADC_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPI_ADC_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB07_MSK
#define SPI_ADC_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPI_ADC_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define SPI_ADC_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB07_MSK
#define SPI_ADC_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPI_ADC_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPI_ADC_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPI_ADC_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define SPI_ADC_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define SPI_ADC_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB07_ST
#define SPI_ADC_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPI_ADC_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define SPI_ADC_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI_ADC_BSPIM_RxStsReg__4__POS 4
#define SPI_ADC_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI_ADC_BSPIM_RxStsReg__5__POS 5
#define SPI_ADC_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI_ADC_BSPIM_RxStsReg__6__POS 6
#define SPI_ADC_BSPIM_RxStsReg__MASK 0x70u
#define SPI_ADC_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB04_MSK
#define SPI_ADC_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPI_ADC_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPI_ADC_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPI_ADC_BSPIM_RxStsReg__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define SPI_ADC_BSPIM_RxStsReg__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define SPI_ADC_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB04_ST
#define SPI_ADC_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define SPI_ADC_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define SPI_ADC_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define SPI_ADC_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define SPI_ADC_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define SPI_ADC_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define SPI_ADC_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define SPI_ADC_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define SPI_ADC_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB03_A0
#define SPI_ADC_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB03_A1
#define SPI_ADC_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define SPI_ADC_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB03_D0
#define SPI_ADC_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB03_D1
#define SPI_ADC_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define SPI_ADC_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define SPI_ADC_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB03_F0
#define SPI_ADC_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB03_F1
#define SPI_ADC_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SPI_ADC_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SPI_ADC_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI_ADC_BSPIM_TxStsReg__0__POS 0
#define SPI_ADC_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI_ADC_BSPIM_TxStsReg__1__POS 1
#define SPI_ADC_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI_ADC_BSPIM_TxStsReg__2__POS 2
#define SPI_ADC_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI_ADC_BSPIM_TxStsReg__3__POS 3
#define SPI_ADC_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI_ADC_BSPIM_TxStsReg__4__POS 4
#define SPI_ADC_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI_ADC_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB11_MSK
#define SPI_ADC_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SPI_ADC_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB11_ST
#define SPI_ADC_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define SPI_ADC_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define SPI_ADC_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define SPI_ADC_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPI_ADC_IntClock__INDEX 0x03u
#define SPI_ADC_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPI_ADC_IntClock__PM_ACT_MSK 0x08u
#define SPI_ADC_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPI_ADC_IntClock__PM_STBY_MSK 0x08u
#define SPI_ADC_RxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPI_ADC_RxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPI_ADC_RxInternalInterrupt__INTC_MASK 0x04u
#define SPI_ADC_RxInternalInterrupt__INTC_NUMBER 2u
#define SPI_ADC_RxInternalInterrupt__INTC_PRIOR_NUM 5u
#define SPI_ADC_RxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define SPI_ADC_RxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPI_ADC_RxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define SPI_ADC_TxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPI_ADC_TxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPI_ADC_TxInternalInterrupt__INTC_MASK 0x08u
#define SPI_ADC_TxInternalInterrupt__INTC_NUMBER 3u
#define SPI_ADC_TxInternalInterrupt__INTC_PRIOR_NUM 6u
#define SPI_ADC_TxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define SPI_ADC_TxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPI_ADC_TxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* VDAC8_1 */
#define VDAC8_1_viDAC8__CR0 CYREG_DAC2_CR0
#define VDAC8_1_viDAC8__CR1 CYREG_DAC2_CR1
#define VDAC8_1_viDAC8__D CYREG_DAC2_D
#define VDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_1_viDAC8__PM_ACT_MSK 0x04u
#define VDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_1_viDAC8__PM_STBY_MSK 0x04u
#define VDAC8_1_viDAC8__STROBE CYREG_DAC2_STROBE
#define VDAC8_1_viDAC8__SW0 CYREG_DAC2_SW0
#define VDAC8_1_viDAC8__SW2 CYREG_DAC2_SW2
#define VDAC8_1_viDAC8__SW3 CYREG_DAC2_SW3
#define VDAC8_1_viDAC8__SW4 CYREG_DAC2_SW4
#define VDAC8_1_viDAC8__TR CYREG_DAC2_TR
#define VDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define VDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define VDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define VDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define VDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define VDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define VDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define VDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define VDAC8_1_viDAC8__TST CYREG_DAC2_TST

/* Comp_low */
#define Comp_low_Sync_ctrl_reg__0__MASK 0x01u
#define Comp_low_Sync_ctrl_reg__0__POS 0
#define Comp_low_Sync_ctrl_reg__1__MASK 0x02u
#define Comp_low_Sync_ctrl_reg__1__POS 1
#define Comp_low_Sync_ctrl_reg__2__MASK 0x04u
#define Comp_low_Sync_ctrl_reg__2__POS 2
#define Comp_low_Sync_ctrl_reg__3__MASK 0x08u
#define Comp_low_Sync_ctrl_reg__3__POS 3
#define Comp_low_Sync_ctrl_reg__4__MASK 0x10u
#define Comp_low_Sync_ctrl_reg__4__POS 4
#define Comp_low_Sync_ctrl_reg__5__MASK 0x20u
#define Comp_low_Sync_ctrl_reg__5__POS 5
#define Comp_low_Sync_ctrl_reg__6__MASK 0x40u
#define Comp_low_Sync_ctrl_reg__6__POS 6
#define Comp_low_Sync_ctrl_reg__7__MASK 0x80u
#define Comp_low_Sync_ctrl_reg__7__POS 7
#define Comp_low_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Comp_low_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB15_CTL
#define Comp_low_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define Comp_low_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB15_CTL
#define Comp_low_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define Comp_low_Sync_ctrl_reg__MASK 0xFFu
#define Comp_low_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Comp_low_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Comp_low_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB15_MSK

/* EndFrame */
#define EndFrame__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define EndFrame__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define EndFrame__INTC_MASK 0x01u
#define EndFrame__INTC_NUMBER 0u
#define EndFrame__INTC_PRIOR_NUM 5u
#define EndFrame__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define EndFrame__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define EndFrame__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SigmaReg */
#define SigmaReg_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define SigmaReg_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define SigmaReg_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define SigmaReg_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define SigmaReg_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define SigmaReg_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define SigmaReg_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define SigmaReg_bSR_sC8_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define SigmaReg_bSR_sC8_BShiftRegDp_u0__A0_REG CYREG_B0_UDB01_A0
#define SigmaReg_bSR_sC8_BShiftRegDp_u0__A1_REG CYREG_B0_UDB01_A1
#define SigmaReg_bSR_sC8_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define SigmaReg_bSR_sC8_BShiftRegDp_u0__D0_REG CYREG_B0_UDB01_D0
#define SigmaReg_bSR_sC8_BShiftRegDp_u0__D1_REG CYREG_B0_UDB01_D1
#define SigmaReg_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define SigmaReg_bSR_sC8_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define SigmaReg_bSR_sC8_BShiftRegDp_u0__F0_REG CYREG_B0_UDB01_F0
#define SigmaReg_bSR_sC8_BShiftRegDp_u0__F1_REG CYREG_B0_UDB01_F1
#define SigmaReg_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define SigmaReg_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define SigmaReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define SigmaReg_bSR_StsReg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define SigmaReg_bSR_StsReg__3__MASK 0x08u
#define SigmaReg_bSR_StsReg__3__POS 3
#define SigmaReg_bSR_StsReg__4__MASK 0x10u
#define SigmaReg_bSR_StsReg__4__POS 4
#define SigmaReg_bSR_StsReg__5__MASK 0x20u
#define SigmaReg_bSR_StsReg__5__POS 5
#define SigmaReg_bSR_StsReg__6__MASK 0x40u
#define SigmaReg_bSR_StsReg__6__POS 6
#define SigmaReg_bSR_StsReg__MASK 0x78u
#define SigmaReg_bSR_StsReg__MASK_REG CYREG_B0_UDB01_MSK
#define SigmaReg_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define SigmaReg_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define SigmaReg_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define SigmaReg_bSR_StsReg__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define SigmaReg_bSR_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define SigmaReg_bSR_StsReg__STATUS_REG CYREG_B0_UDB01_ST
#define SigmaReg_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define SigmaReg_bSR_SyncCtl_CtrlReg__0__POS 0
#define SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define SigmaReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define SigmaReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB01_CTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB01_CTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define SigmaReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define SigmaReg_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB01_MSK

/* isr_DRDY */
#define isr_DRDY__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_DRDY__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_DRDY__INTC_MASK 0x20u
#define isr_DRDY__INTC_NUMBER 5u
#define isr_DRDY__INTC_PRIOR_NUM 7u
#define isr_DRDY__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_DRDY__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_DRDY__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Comp_high */
#define Comp_high_Sync_ctrl_reg__0__MASK 0x01u
#define Comp_high_Sync_ctrl_reg__0__POS 0
#define Comp_high_Sync_ctrl_reg__1__MASK 0x02u
#define Comp_high_Sync_ctrl_reg__1__POS 1
#define Comp_high_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Comp_high_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Comp_high_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Comp_high_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Comp_high_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Comp_high_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define Comp_high_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Comp_high_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define Comp_high_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Comp_high_Sync_ctrl_reg__2__MASK 0x04u
#define Comp_high_Sync_ctrl_reg__2__POS 2
#define Comp_high_Sync_ctrl_reg__3__MASK 0x08u
#define Comp_high_Sync_ctrl_reg__3__POS 3
#define Comp_high_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Comp_high_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB13_CTL
#define Comp_high_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define Comp_high_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB13_CTL
#define Comp_high_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define Comp_high_Sync_ctrl_reg__MASK 0x0Fu
#define Comp_high_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Comp_high_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Comp_high_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB13_MSK

/* SPIM_MEMS */
#define SPIM_MEMS_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPIM_MEMS_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define SPIM_MEMS_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define SPIM_MEMS_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define SPIM_MEMS_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define SPIM_MEMS_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define SPIM_MEMS_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define SPIM_MEMS_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define SPIM_MEMS_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define SPIM_MEMS_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPIM_MEMS_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB06_CTL
#define SPIM_MEMS_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_MEMS_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB06_CTL
#define SPIM_MEMS_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_MEMS_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_MEMS_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_MEMS_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB06_MSK
#define SPIM_MEMS_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPIM_MEMS_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define SPIM_MEMS_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB06_MSK
#define SPIM_MEMS_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_MEMS_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_MEMS_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPIM_MEMS_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_MEMS_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_MEMS_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB06_ST
#define SPIM_MEMS_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define SPIM_MEMS_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define SPIM_MEMS_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_MEMS_BSPIM_RxStsReg__4__POS 4
#define SPIM_MEMS_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_MEMS_BSPIM_RxStsReg__5__POS 5
#define SPIM_MEMS_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_MEMS_BSPIM_RxStsReg__6__POS 6
#define SPIM_MEMS_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_MEMS_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB04_MSK
#define SPIM_MEMS_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define SPIM_MEMS_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB04_ST
#define SPIM_MEMS_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define SPIM_MEMS_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define SPIM_MEMS_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define SPIM_MEMS_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define SPIM_MEMS_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPIM_MEMS_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define SPIM_MEMS_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define SPIM_MEMS_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define SPIM_MEMS_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB05_A0
#define SPIM_MEMS_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB05_A1
#define SPIM_MEMS_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define SPIM_MEMS_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB05_D0
#define SPIM_MEMS_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB05_D1
#define SPIM_MEMS_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPIM_MEMS_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define SPIM_MEMS_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB05_F0
#define SPIM_MEMS_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB05_F1
#define SPIM_MEMS_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_MEMS_BSPIM_TxStsReg__0__POS 0
#define SPIM_MEMS_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_MEMS_BSPIM_TxStsReg__1__POS 1
#define SPIM_MEMS_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPIM_MEMS_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define SPIM_MEMS_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_MEMS_BSPIM_TxStsReg__2__POS 2
#define SPIM_MEMS_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_MEMS_BSPIM_TxStsReg__3__POS 3
#define SPIM_MEMS_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_MEMS_BSPIM_TxStsReg__4__POS 4
#define SPIM_MEMS_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_MEMS_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB05_MSK
#define SPIM_MEMS_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPIM_MEMS_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB05_ST
#define SPIM_MEMS_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define SPIM_MEMS_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define SPIM_MEMS_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define SPIM_MEMS_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_MEMS_IntClock__INDEX 0x04u
#define SPIM_MEMS_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_MEMS_IntClock__PM_ACT_MSK 0x10u
#define SPIM_MEMS_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_MEMS_IntClock__PM_STBY_MSK 0x10u

/* START_PIN */
#define START_PIN__0__INTTYPE CYREG_PICU2_INTTYPE2
#define START_PIN__0__MASK 0x04u
#define START_PIN__0__PC CYREG_PRT2_PC2
#define START_PIN__0__PORT 2u
#define START_PIN__0__SHIFT 2u
#define START_PIN__AG CYREG_PRT2_AG
#define START_PIN__AMUX CYREG_PRT2_AMUX
#define START_PIN__BIE CYREG_PRT2_BIE
#define START_PIN__BIT_MASK CYREG_PRT2_BIT_MASK
#define START_PIN__BYP CYREG_PRT2_BYP
#define START_PIN__CTL CYREG_PRT2_CTL
#define START_PIN__DM0 CYREG_PRT2_DM0
#define START_PIN__DM1 CYREG_PRT2_DM1
#define START_PIN__DM2 CYREG_PRT2_DM2
#define START_PIN__DR CYREG_PRT2_DR
#define START_PIN__INP_DIS CYREG_PRT2_INP_DIS
#define START_PIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define START_PIN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define START_PIN__LCD_EN CYREG_PRT2_LCD_EN
#define START_PIN__MASK 0x04u
#define START_PIN__PORT 2u
#define START_PIN__PRT CYREG_PRT2_PRT
#define START_PIN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define START_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define START_PIN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define START_PIN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define START_PIN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define START_PIN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define START_PIN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define START_PIN__PS CYREG_PRT2_PS
#define START_PIN__SHIFT 2u
#define START_PIN__SLW CYREG_PRT2_SLW

/* CH32kHZ_IN */
#define CH32kHZ_IN__0__INTTYPE CYREG_PICU15_INTTYPE2
#define CH32kHZ_IN__0__MASK 0x04u
#define CH32kHZ_IN__0__PC CYREG_IO_PC_PRT15_PC2
#define CH32kHZ_IN__0__PORT 15u
#define CH32kHZ_IN__0__SHIFT 2u
#define CH32kHZ_IN__AG CYREG_PRT15_AG
#define CH32kHZ_IN__AMUX CYREG_PRT15_AMUX
#define CH32kHZ_IN__BIE CYREG_PRT15_BIE
#define CH32kHZ_IN__BIT_MASK CYREG_PRT15_BIT_MASK
#define CH32kHZ_IN__BYP CYREG_PRT15_BYP
#define CH32kHZ_IN__CTL CYREG_PRT15_CTL
#define CH32kHZ_IN__DM0 CYREG_PRT15_DM0
#define CH32kHZ_IN__DM1 CYREG_PRT15_DM1
#define CH32kHZ_IN__DM2 CYREG_PRT15_DM2
#define CH32kHZ_IN__DR CYREG_PRT15_DR
#define CH32kHZ_IN__INP_DIS CYREG_PRT15_INP_DIS
#define CH32kHZ_IN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define CH32kHZ_IN__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CH32kHZ_IN__LCD_EN CYREG_PRT15_LCD_EN
#define CH32kHZ_IN__MASK 0x04u
#define CH32kHZ_IN__PORT 15u
#define CH32kHZ_IN__PRT CYREG_PRT15_PRT
#define CH32kHZ_IN__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CH32kHZ_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CH32kHZ_IN__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CH32kHZ_IN__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CH32kHZ_IN__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CH32kHZ_IN__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CH32kHZ_IN__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CH32kHZ_IN__PS CYREG_PRT15_PS
#define CH32kHZ_IN__SHIFT 2u
#define CH32kHZ_IN__SLW CYREG_PRT15_SLW

/* FrameAllow */
#define FrameAllow_Sync_ctrl_reg__0__MASK 0x01u
#define FrameAllow_Sync_ctrl_reg__0__POS 0
#define FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define FrameAllow_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define FrameAllow_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define FrameAllow_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define FrameAllow_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define FrameAllow_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define FrameAllow_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define FrameAllow_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define FrameAllow_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define FrameAllow_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB03_CTL
#define FrameAllow_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define FrameAllow_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB03_CTL
#define FrameAllow_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define FrameAllow_Sync_ctrl_reg__MASK 0x01u
#define FrameAllow_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define FrameAllow_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define FrameAllow_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB03_MSK

/* Out_TikTak */
#define Out_TikTak__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Out_TikTak__0__MASK 0x02u
#define Out_TikTak__0__PC CYREG_PRT2_PC1
#define Out_TikTak__0__PORT 2u
#define Out_TikTak__0__SHIFT 1u
#define Out_TikTak__AG CYREG_PRT2_AG
#define Out_TikTak__AMUX CYREG_PRT2_AMUX
#define Out_TikTak__BIE CYREG_PRT2_BIE
#define Out_TikTak__BIT_MASK CYREG_PRT2_BIT_MASK
#define Out_TikTak__BYP CYREG_PRT2_BYP
#define Out_TikTak__CTL CYREG_PRT2_CTL
#define Out_TikTak__DM0 CYREG_PRT2_DM0
#define Out_TikTak__DM1 CYREG_PRT2_DM1
#define Out_TikTak__DM2 CYREG_PRT2_DM2
#define Out_TikTak__DR CYREG_PRT2_DR
#define Out_TikTak__INP_DIS CYREG_PRT2_INP_DIS
#define Out_TikTak__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Out_TikTak__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Out_TikTak__LCD_EN CYREG_PRT2_LCD_EN
#define Out_TikTak__MASK 0x02u
#define Out_TikTak__PORT 2u
#define Out_TikTak__PRT CYREG_PRT2_PRT
#define Out_TikTak__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Out_TikTak__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Out_TikTak__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Out_TikTak__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Out_TikTak__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Out_TikTak__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Out_TikTak__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Out_TikTak__PS CYREG_PRT2_PS
#define Out_TikTak__SHIFT 1u
#define Out_TikTak__SLW CYREG_PRT2_SLW

/* Pin_test11 */
#define Pin_test11__0__INTTYPE CYREG_PICU12_INTTYPE5
#define Pin_test11__0__MASK 0x20u
#define Pin_test11__0__PC CYREG_PRT12_PC5
#define Pin_test11__0__PORT 12u
#define Pin_test11__0__SHIFT 5u
#define Pin_test11__AG CYREG_PRT12_AG
#define Pin_test11__BIE CYREG_PRT12_BIE
#define Pin_test11__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_test11__BYP CYREG_PRT12_BYP
#define Pin_test11__DM0 CYREG_PRT12_DM0
#define Pin_test11__DM1 CYREG_PRT12_DM1
#define Pin_test11__DM2 CYREG_PRT12_DM2
#define Pin_test11__DR CYREG_PRT12_DR
#define Pin_test11__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_test11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_test11__MASK 0x20u
#define Pin_test11__PORT 12u
#define Pin_test11__PRT CYREG_PRT12_PRT
#define Pin_test11__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_test11__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_test11__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_test11__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_test11__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_test11__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_test11__PS CYREG_PRT12_PS
#define Pin_test11__SHIFT 5u
#define Pin_test11__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_test11__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_test11__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_test11__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_test11__SLW CYREG_PRT12_SLW

/* Pin_test12 */
#define Pin_test12__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Pin_test12__0__MASK 0x80u
#define Pin_test12__0__PC CYREG_PRT12_PC7
#define Pin_test12__0__PORT 12u
#define Pin_test12__0__SHIFT 7u
#define Pin_test12__AG CYREG_PRT12_AG
#define Pin_test12__BIE CYREG_PRT12_BIE
#define Pin_test12__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_test12__BYP CYREG_PRT12_BYP
#define Pin_test12__DM0 CYREG_PRT12_DM0
#define Pin_test12__DM1 CYREG_PRT12_DM1
#define Pin_test12__DM2 CYREG_PRT12_DM2
#define Pin_test12__DR CYREG_PRT12_DR
#define Pin_test12__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_test12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_test12__MASK 0x80u
#define Pin_test12__PORT 12u
#define Pin_test12__PRT CYREG_PRT12_PRT
#define Pin_test12__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_test12__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_test12__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_test12__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_test12__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_test12__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_test12__PS CYREG_PRT12_PS
#define Pin_test12__SHIFT 7u
#define Pin_test12__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_test12__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_test12__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_test12__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_test12__SLW CYREG_PRT12_SLW

/* Pin_test21 */
#define Pin_test21__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Pin_test21__0__MASK 0x40u
#define Pin_test21__0__PC CYREG_PRT12_PC6
#define Pin_test21__0__PORT 12u
#define Pin_test21__0__SHIFT 6u
#define Pin_test21__AG CYREG_PRT12_AG
#define Pin_test21__BIE CYREG_PRT12_BIE
#define Pin_test21__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_test21__BYP CYREG_PRT12_BYP
#define Pin_test21__DM0 CYREG_PRT12_DM0
#define Pin_test21__DM1 CYREG_PRT12_DM1
#define Pin_test21__DM2 CYREG_PRT12_DM2
#define Pin_test21__DR CYREG_PRT12_DR
#define Pin_test21__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_test21__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_test21__MASK 0x40u
#define Pin_test21__PORT 12u
#define Pin_test21__PRT CYREG_PRT12_PRT
#define Pin_test21__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_test21__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_test21__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_test21__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_test21__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_test21__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_test21__PS CYREG_PRT12_PS
#define Pin_test21__SHIFT 6u
#define Pin_test21__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_test21__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_test21__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_test21__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_test21__SLW CYREG_PRT12_SLW

/* Pin_test22 */
#define Pin_test22__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Pin_test22__0__MASK 0x10u
#define Pin_test22__0__PC CYREG_PRT12_PC4
#define Pin_test22__0__PORT 12u
#define Pin_test22__0__SHIFT 4u
#define Pin_test22__AG CYREG_PRT12_AG
#define Pin_test22__BIE CYREG_PRT12_BIE
#define Pin_test22__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_test22__BYP CYREG_PRT12_BYP
#define Pin_test22__DM0 CYREG_PRT12_DM0
#define Pin_test22__DM1 CYREG_PRT12_DM1
#define Pin_test22__DM2 CYREG_PRT12_DM2
#define Pin_test22__DR CYREG_PRT12_DR
#define Pin_test22__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_test22__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_test22__MASK 0x10u
#define Pin_test22__PORT 12u
#define Pin_test22__PRT CYREG_PRT12_PRT
#define Pin_test22__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_test22__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_test22__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_test22__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_test22__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_test22__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_test22__PS CYREG_PRT12_PS
#define Pin_test22__SHIFT 4u
#define Pin_test22__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_test22__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_test22__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_test22__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_test22__SLW CYREG_PRT12_SLW

/* CH32kHZ_OUT */
#define CH32kHZ_OUT__0__INTTYPE CYREG_PICU15_INTTYPE3
#define CH32kHZ_OUT__0__MASK 0x08u
#define CH32kHZ_OUT__0__PC CYREG_IO_PC_PRT15_PC3
#define CH32kHZ_OUT__0__PORT 15u
#define CH32kHZ_OUT__0__SHIFT 3u
#define CH32kHZ_OUT__AG CYREG_PRT15_AG
#define CH32kHZ_OUT__AMUX CYREG_PRT15_AMUX
#define CH32kHZ_OUT__BIE CYREG_PRT15_BIE
#define CH32kHZ_OUT__BIT_MASK CYREG_PRT15_BIT_MASK
#define CH32kHZ_OUT__BYP CYREG_PRT15_BYP
#define CH32kHZ_OUT__CTL CYREG_PRT15_CTL
#define CH32kHZ_OUT__DM0 CYREG_PRT15_DM0
#define CH32kHZ_OUT__DM1 CYREG_PRT15_DM1
#define CH32kHZ_OUT__DM2 CYREG_PRT15_DM2
#define CH32kHZ_OUT__DR CYREG_PRT15_DR
#define CH32kHZ_OUT__INP_DIS CYREG_PRT15_INP_DIS
#define CH32kHZ_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define CH32kHZ_OUT__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CH32kHZ_OUT__LCD_EN CYREG_PRT15_LCD_EN
#define CH32kHZ_OUT__MASK 0x08u
#define CH32kHZ_OUT__PORT 15u
#define CH32kHZ_OUT__PRT CYREG_PRT15_PRT
#define CH32kHZ_OUT__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CH32kHZ_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CH32kHZ_OUT__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CH32kHZ_OUT__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CH32kHZ_OUT__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CH32kHZ_OUT__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CH32kHZ_OUT__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CH32kHZ_OUT__PS CYREG_PRT15_PS
#define CH32kHZ_OUT__SHIFT 3u
#define CH32kHZ_OUT__SLW CYREG_PRT15_SLW

/* Capture_low */
#define Capture_low_sts_sts_reg__0__MASK 0x01u
#define Capture_low_sts_sts_reg__0__POS 0
#define Capture_low_sts_sts_reg__1__MASK 0x02u
#define Capture_low_sts_sts_reg__1__POS 1
#define Capture_low_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Capture_low_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define Capture_low_sts_sts_reg__2__MASK 0x04u
#define Capture_low_sts_sts_reg__2__POS 2
#define Capture_low_sts_sts_reg__3__MASK 0x08u
#define Capture_low_sts_sts_reg__3__POS 3
#define Capture_low_sts_sts_reg__4__MASK 0x10u
#define Capture_low_sts_sts_reg__4__POS 4
#define Capture_low_sts_sts_reg__5__MASK 0x20u
#define Capture_low_sts_sts_reg__5__POS 5
#define Capture_low_sts_sts_reg__6__MASK 0x40u
#define Capture_low_sts_sts_reg__6__POS 6
#define Capture_low_sts_sts_reg__7__MASK 0x80u
#define Capture_low_sts_sts_reg__7__POS 7
#define Capture_low_sts_sts_reg__MASK 0xFFu
#define Capture_low_sts_sts_reg__MASK_REG CYREG_B0_UDB08_MSK
#define Capture_low_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Capture_low_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Capture_low_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Capture_low_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define Capture_low_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define Capture_low_sts_sts_reg__STATUS_REG CYREG_B0_UDB08_ST

/* WordShifted */
#define WordShifted__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define WordShifted__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define WordShifted__INTC_MASK 0x02u
#define WordShifted__INTC_NUMBER 1u
#define WordShifted__INTC_PRIOR_NUM 4u
#define WordShifted__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define WordShifted__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define WordShifted__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* cap_comp_tc */
#define cap_comp_tc__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define cap_comp_tc__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define cap_comp_tc__INTC_MASK 0x10u
#define cap_comp_tc__INTC_NUMBER 4u
#define cap_comp_tc__INTC_PRIOR_NUM 3u
#define cap_comp_tc__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define cap_comp_tc__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define cap_comp_tc__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Boundary8bit */
#define Boundary8bit_CounterHW__CAP0 CYREG_TMR0_CAP0
#define Boundary8bit_CounterHW__CAP1 CYREG_TMR0_CAP1
#define Boundary8bit_CounterHW__CFG0 CYREG_TMR0_CFG0
#define Boundary8bit_CounterHW__CFG1 CYREG_TMR0_CFG1
#define Boundary8bit_CounterHW__CFG2 CYREG_TMR0_CFG2
#define Boundary8bit_CounterHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Boundary8bit_CounterHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Boundary8bit_CounterHW__PER0 CYREG_TMR0_PER0
#define Boundary8bit_CounterHW__PER1 CYREG_TMR0_PER1
#define Boundary8bit_CounterHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Boundary8bit_CounterHW__PM_ACT_MSK 0x01u
#define Boundary8bit_CounterHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Boundary8bit_CounterHW__PM_STBY_MSK 0x01u
#define Boundary8bit_CounterHW__RT0 CYREG_TMR0_RT0
#define Boundary8bit_CounterHW__RT1 CYREG_TMR0_RT1
#define Boundary8bit_CounterHW__SR0 CYREG_TMR0_SR0

/* Capture_high */
#define Capture_high_sts_sts_reg__0__MASK 0x01u
#define Capture_high_sts_sts_reg__0__POS 0
#define Capture_high_sts_sts_reg__1__MASK 0x02u
#define Capture_high_sts_sts_reg__1__POS 1
#define Capture_high_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Capture_high_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define Capture_high_sts_sts_reg__2__MASK 0x04u
#define Capture_high_sts_sts_reg__2__POS 2
#define Capture_high_sts_sts_reg__3__MASK 0x08u
#define Capture_high_sts_sts_reg__3__POS 3
#define Capture_high_sts_sts_reg__4__MASK 0x10u
#define Capture_high_sts_sts_reg__4__POS 4
#define Capture_high_sts_sts_reg__5__MASK 0x20u
#define Capture_high_sts_sts_reg__5__POS 5
#define Capture_high_sts_sts_reg__6__MASK 0x40u
#define Capture_high_sts_sts_reg__6__POS 6
#define Capture_high_sts_sts_reg__7__MASK 0x80u
#define Capture_high_sts_sts_reg__7__POS 7
#define Capture_high_sts_sts_reg__MASK 0xFFu
#define Capture_high_sts_sts_reg__MASK_REG CYREG_B1_UDB09_MSK
#define Capture_high_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Capture_high_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Capture_high_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Capture_high_sts_sts_reg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define Capture_high_sts_sts_reg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define Capture_high_sts_sts_reg__STATUS_REG CYREG_B1_UDB09_ST

/* BitCounterDec */
#define BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define BitCounterDec_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define BitCounterDec_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B0_UDB13_A0
#define BitCounterDec_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B0_UDB13_A1
#define BitCounterDec_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define BitCounterDec_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B0_UDB13_D0
#define BitCounterDec_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B0_UDB13_D1
#define BitCounterDec_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define BitCounterDec_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define BitCounterDec_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B0_UDB13_F0
#define BitCounterDec_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B0_UDB13_F1
#define BitCounterDec_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define BitCounterDec_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB08_CTL
#define BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB08_CTL
#define BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB08_MSK
#define BitCounterDec_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define BitCounterDec_CounterUDB_sSTSReg_stsreg__0__POS 0
#define BitCounterDec_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define BitCounterDec_CounterUDB_sSTSReg_stsreg__1__POS 1
#define BitCounterDec_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define BitCounterDec_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define BitCounterDec_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define BitCounterDec_CounterUDB_sSTSReg_stsreg__2__POS 2
#define BitCounterDec_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define BitCounterDec_CounterUDB_sSTSReg_stsreg__5__POS 5
#define BitCounterDec_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define BitCounterDec_CounterUDB_sSTSReg_stsreg__6__POS 6
#define BitCounterDec_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define BitCounterDec_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define BitCounterDec_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define BitCounterDec_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB09_ST

/* BitCounterEnc */
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B0_UDB14_A0
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B0_UDB14_A1
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B0_UDB14_D0
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B0_UDB14_D1
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B0_UDB14_F0
#define BitCounterEnc_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B0_UDB14_F1
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__0__POS 0
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__1__POS 1
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__2__POS 2
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__5__POS 5
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__6__POS 6
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB14_MSK
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB14_ST

/* StartButton_1 */
#define StartButton_1_sts_sts_reg__0__MASK 0x01u
#define StartButton_1_sts_sts_reg__0__POS 0
#define StartButton_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define StartButton_1_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define StartButton_1_sts_sts_reg__MASK 0x01u
#define StartButton_1_sts_sts_reg__MASK_REG CYREG_B0_UDB00_MSK
#define StartButton_1_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define StartButton_1_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define StartButton_1_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define StartButton_1_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define StartButton_1_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define StartButton_1_sts_sts_reg__STATUS_REG CYREG_B0_UDB00_ST

/* StartTransmit */
#define StartTransmit_Sync_ctrl_reg__0__MASK 0x01u
#define StartTransmit_Sync_ctrl_reg__0__POS 0
#define StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define StartTransmit_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define StartTransmit_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define StartTransmit_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define StartTransmit_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define StartTransmit_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define StartTransmit_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define StartTransmit_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define StartTransmit_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB11_CTL
#define StartTransmit_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define StartTransmit_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB11_CTL
#define StartTransmit_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define StartTransmit_Sync_ctrl_reg__MASK 0x01u
#define StartTransmit_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define StartTransmit_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define StartTransmit_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK

/* Control_Period */
#define Control_Period_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Period_Sync_ctrl_reg__0__POS 0
#define Control_Period_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Period_Sync_ctrl_reg__1__POS 1
#define Control_Period_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Control_Period_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Control_Period_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Control_Period_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Control_Period_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Control_Period_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define Control_Period_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Control_Period_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define Control_Period_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Control_Period_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Control_Period_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB04_CTL
#define Control_Period_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define Control_Period_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB04_CTL
#define Control_Period_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define Control_Period_Sync_ctrl_reg__MASK 0x03u
#define Control_Period_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Control_Period_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Control_Period_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB04_MSK

/* GlitchFilter_2 */
#define GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define GlitchFilter_2_genblk2_Counter0_DP_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define GlitchFilter_2_genblk2_Counter0_DP_u0__A0_REG CYREG_B0_UDB07_A0
#define GlitchFilter_2_genblk2_Counter0_DP_u0__A1_REG CYREG_B0_UDB07_A1
#define GlitchFilter_2_genblk2_Counter0_DP_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define GlitchFilter_2_genblk2_Counter0_DP_u0__D0_REG CYREG_B0_UDB07_D0
#define GlitchFilter_2_genblk2_Counter0_DP_u0__D1_REG CYREG_B0_UDB07_D1
#define GlitchFilter_2_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define GlitchFilter_2_genblk2_Counter0_DP_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define GlitchFilter_2_genblk2_Counter0_DP_u0__F0_REG CYREG_B0_UDB07_F0
#define GlitchFilter_2_genblk2_Counter0_DP_u0__F1_REG CYREG_B0_UDB07_F1
#define GlitchFilter_2_genblk2_Counter0_DP_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define GlitchFilter_2_genblk2_Counter0_DP_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* GlitchFilter_6 */
#define GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define GlitchFilter_6_genblk2_Counter0_DP_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define GlitchFilter_6_genblk2_Counter0_DP_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define GlitchFilter_6_genblk2_Counter0_DP_u0__A0_REG CYREG_B0_UDB02_A0
#define GlitchFilter_6_genblk2_Counter0_DP_u0__A1_REG CYREG_B0_UDB02_A1
#define GlitchFilter_6_genblk2_Counter0_DP_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define GlitchFilter_6_genblk2_Counter0_DP_u0__D0_REG CYREG_B0_UDB02_D0
#define GlitchFilter_6_genblk2_Counter0_DP_u0__D1_REG CYREG_B0_UDB02_D1
#define GlitchFilter_6_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define GlitchFilter_6_genblk2_Counter0_DP_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define GlitchFilter_6_genblk2_Counter0_DP_u0__F0_REG CYREG_B0_UDB02_F0
#define GlitchFilter_6_genblk2_Counter0_DP_u0__F1_REG CYREG_B0_UDB02_F1
#define GlitchFilter_6_genblk2_Counter0_DP_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define GlitchFilter_6_genblk2_Counter0_DP_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL

/* RecieveShiftReg */
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__A0_REG CYREG_B1_UDB08_A0
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__A1_REG CYREG_B1_UDB08_A1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__D0_REG CYREG_B1_UDB08_D0
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__D1_REG CYREG_B1_UDB08_D1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__F0_REG CYREG_B1_UDB08_F0
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__F1_REG CYREG_B1_UDB08_F1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__A0_REG CYREG_B1_UDB09_A0
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__A1_REG CYREG_B1_UDB09_A1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__D0_REG CYREG_B1_UDB09_D0
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__D1_REG CYREG_B1_UDB09_D1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__F0_REG CYREG_B1_UDB09_F0
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__F1_REG CYREG_B1_UDB09_F1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__A0_REG CYREG_B1_UDB10_A0
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__A1_REG CYREG_B1_UDB10_A1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__D0_REG CYREG_B1_UDB10_D0
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__D1_REG CYREG_B1_UDB10_D1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__F0_REG CYREG_B1_UDB10_F0
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__F1_REG CYREG_B1_UDB10_F1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__A0_REG CYREG_B1_UDB11_A0
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__A1_REG CYREG_B1_UDB11_A1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__D0_REG CYREG_B1_UDB11_D0
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__D1_REG CYREG_B1_UDB11_D1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__F0_REG CYREG_B1_UDB11_F0
#define RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__F1_REG CYREG_B1_UDB11_F1
#define RecieveShiftReg_bSR_StsReg__1__MASK 0x02u
#define RecieveShiftReg_bSR_StsReg__1__POS 1
#define RecieveShiftReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define RecieveShiftReg_bSR_StsReg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define RecieveShiftReg_bSR_StsReg__3__MASK 0x08u
#define RecieveShiftReg_bSR_StsReg__3__POS 3
#define RecieveShiftReg_bSR_StsReg__4__MASK 0x10u
#define RecieveShiftReg_bSR_StsReg__4__POS 4
#define RecieveShiftReg_bSR_StsReg__5__MASK 0x20u
#define RecieveShiftReg_bSR_StsReg__5__POS 5
#define RecieveShiftReg_bSR_StsReg__6__MASK 0x40u
#define RecieveShiftReg_bSR_StsReg__6__POS 6
#define RecieveShiftReg_bSR_StsReg__MASK 0x7Au
#define RecieveShiftReg_bSR_StsReg__MASK_REG CYREG_B1_UDB10_MSK
#define RecieveShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define RecieveShiftReg_bSR_StsReg__STATUS_REG CYREG_B1_UDB10_ST
#define RecieveShiftReg_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define RecieveShiftReg_bSR_SyncCtl_CtrlReg__0__POS 0
#define RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define RecieveShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define RecieveShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B1_UDB08_CTL
#define RecieveShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define RecieveShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B1_UDB08_CTL
#define RecieveShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define RecieveShiftReg_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define RecieveShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define RecieveShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define RecieveShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B1_UDB08_MSK

/* TransmitShiftReg */
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A0_REG CYREG_B0_UDB08_A0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A1_REG CYREG_B0_UDB08_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D0_REG CYREG_B0_UDB08_D0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D1_REG CYREG_B0_UDB08_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F0_REG CYREG_B0_UDB08_F0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F1_REG CYREG_B0_UDB08_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A0_REG CYREG_B0_UDB09_A0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A1_REG CYREG_B0_UDB09_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D0_REG CYREG_B0_UDB09_D0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D1_REG CYREG_B0_UDB09_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F0_REG CYREG_B0_UDB09_F0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F1_REG CYREG_B0_UDB09_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A0_REG CYREG_B0_UDB10_A0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A1_REG CYREG_B0_UDB10_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D0_REG CYREG_B0_UDB10_D0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D1_REG CYREG_B0_UDB10_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F0_REG CYREG_B0_UDB10_F0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F1_REG CYREG_B0_UDB10_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A0_REG CYREG_B0_UDB11_A0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A1_REG CYREG_B0_UDB11_A1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D0_REG CYREG_B0_UDB11_D0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D1_REG CYREG_B0_UDB11_D1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F0_REG CYREG_B0_UDB11_F0
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F1_REG CYREG_B0_UDB11_F1
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define TransmitShiftReg_bSR_StsReg__0__MASK 0x01u
#define TransmitShiftReg_bSR_StsReg__0__POS 0
#define TransmitShiftReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define TransmitShiftReg_bSR_StsReg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define TransmitShiftReg_bSR_StsReg__3__MASK 0x08u
#define TransmitShiftReg_bSR_StsReg__3__POS 3
#define TransmitShiftReg_bSR_StsReg__4__MASK 0x10u
#define TransmitShiftReg_bSR_StsReg__4__POS 4
#define TransmitShiftReg_bSR_StsReg__5__MASK 0x20u
#define TransmitShiftReg_bSR_StsReg__5__POS 5
#define TransmitShiftReg_bSR_StsReg__6__MASK 0x40u
#define TransmitShiftReg_bSR_StsReg__6__POS 6
#define TransmitShiftReg_bSR_StsReg__MASK 0x79u
#define TransmitShiftReg_bSR_StsReg__MASK_REG CYREG_B0_UDB11_MSK
#define TransmitShiftReg_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define TransmitShiftReg_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define TransmitShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define TransmitShiftReg_bSR_StsReg__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define TransmitShiftReg_bSR_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define TransmitShiftReg_bSR_StsReg__STATUS_REG CYREG_B0_UDB11_ST
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__0__POS 0
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B1_UDB09_CTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B1_UDB09_CTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define TransmitShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B1_UDB09_MSK

/* isr_Load_TrShReg */
#define isr_Load_TrShReg__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Load_TrShReg__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Load_TrShReg__INTC_MASK 0x40u
#define isr_Load_TrShReg__INTC_NUMBER 6u
#define isr_Load_TrShReg__INTC_PRIOR_NUM 4u
#define isr_Load_TrShReg__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define isr_Load_TrShReg__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Load_TrShReg__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Control_Capture_3 */
#define Control_Capture_3_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Capture_3_Sync_ctrl_reg__0__POS 0
#define Control_Capture_3_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Capture_3_Sync_ctrl_reg__1__POS 1
#define Control_Capture_3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Control_Capture_3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Control_Capture_3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Control_Capture_3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Control_Capture_3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Control_Capture_3_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define Control_Capture_3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Control_Capture_3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define Control_Capture_3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Control_Capture_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Control_Capture_3_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB10_CTL
#define Control_Capture_3_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define Control_Capture_3_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB10_CTL
#define Control_Capture_3_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define Control_Capture_3_Sync_ctrl_reg__MASK 0x03u
#define Control_Capture_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Control_Capture_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Control_Capture_3_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB10_MSK

/* isr_TransmitWordShift */
#define isr_TransmitWordShift__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_TransmitWordShift__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_TransmitWordShift__INTC_MASK 0x80u
#define isr_TransmitWordShift__INTC_NUMBER 7u
#define isr_TransmitWordShift__INTC_PRIOR_NUM 5u
#define isr_TransmitWordShift__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define isr_TransmitWordShift__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_TransmitWordShift__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 72000000U
#define BCLK__BUS_CLK__KHZ 72000U
#define BCLK__BUS_CLK__MHZ 72U
#define CY_PROJECT_NAME "Manchester encoder-decoder"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x800
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x000000FFu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
