Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct  9 14:45:39 2020
| Host         : DESKTOP-58E2NJ4 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/yuv_filter_timing_synth.rpt
| Design       : yuv_filter
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 rgb2yuv11_U0/yuv_filter_mac_mudEe_U2/yuv_filter_mac_mudEe_DSP48_2_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb2yuv11_U0/yuv_filter_mac_mufYi_U4/yuv_filter_mac_mufYi_DSP48_4_U/p/C[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.237ns  (logic 4.988ns (68.920%)  route 2.249ns (31.080%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=994, unset)          0.973     0.973    rgb2yuv11_U0/yuv_filter_mac_mudEe_U2/yuv_filter_mac_mudEe_DSP48_2_U/ap_clk
                         DSP48E1                                      r  rgb2yuv11_U0/yuv_filter_mac_mudEe_U2/yuv_filter_mac_mudEe_DSP48_2_U/p/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     4.982 r  rgb2yuv11_U0/yuv_filter_mac_mudEe_U2/yuv_filter_mac_mudEe_DSP48_2_U/p/P[8]
                         net (fo=2, unplaced)         0.800     5.782    rgb2yuv11_U0/yuv_filter_mac_mudEe_U2/yuv_filter_mac_mudEe_DSP48_2_U/grp_fu_603_p3[8]
                         LUT3 (Prop_lut3_I1_O)        0.124     5.906 r  rgb2yuv11_U0/yuv_filter_mac_mudEe_U2/yuv_filter_mac_mudEe_DSP48_2_U/tmp3_fu_504_p2__0_carry__0_i_3/O
                         net (fo=2, unplaced)         0.650     6.556    rgb2yuv11_U0/yuv_filter_mac_mudEe_U2_n_24
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.063 r  rgb2yuv11_U0/tmp3_fu_504_p2__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.063    rgb2yuv11_U0/tmp3_fu_504_p2__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.411 r  rgb2yuv11_U0/tmp3_fu_504_p2__0_carry__1/O[1]
                         net (fo=1, unplaced)         0.800     8.210    rgb2yuv11_U0/yuv_filter_mac_mufYi_U4/yuv_filter_mac_mufYi_DSP48_4_U/C[13]
                         DSP48E1                                      r  rgb2yuv11_U0/yuv_filter_mac_mufYi_U4/yuv_filter_mac_mufYi_DSP48_4_U/p/C[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=994, unset)          0.924     8.924    rgb2yuv11_U0/yuv_filter_mac_mufYi_U4/yuv_filter_mac_mufYi_DSP48_4_U/ap_clk
                         DSP48E1                                      r  rgb2yuv11_U0/yuv_filter_mac_mufYi_U4/yuv_filter_mac_mufYi_DSP48_4_U/p/CLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[13])
                                                     -0.412     8.477    rgb2yuv11_U0/yuv_filter_mac_mufYi_U4/yuv_filter_mac_mufYi_DSP48_4_U/p
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  0.267    




