// Seed: 3004579083
module module_0;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri   id_1,
    input  wand  id_2,
    input  tri1  id_3,
    output wor   id_4,
    input  tri   id_5,
    output logic id_6,
    output logic id_7
);
  initial begin
    id_6 <= id_3 == 1;
    id_7 <= 1 == 1'b0;
  end
  xor (id_1, id_2, id_3, id_5);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_4(
      .id_0(1), .id_1(id_5), .id_2(1)
  ); module_0();
endmodule
