$date
	Tue Nov 21 19:33:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module encryptor_tb $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 128 " inStream [127:0] $end
$var wire 8 # outputSub [7:0] $end
$var reg 8 $ inputSub [7:0] $end
$var reg 128 % outStream [127:0] $end
$var reg 3 & state [2:0] $end
$var integer 32 ' i [31:0] $end
$var integer 32 ( j [31:0] $end
$scope module sub_table $end
$var wire 1 ! clk $end
$var wire 8 ) inByte [7:0] $end
$var reg 8 * subByte [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
bx (
bx '
b111 &
bx %
bx $
bx #
b10001000100010001000100010001000000000000000000000000000000000001000100010001000100010001000100000000000000000000000000000000 "
0!
$end
#5
b0 &
b100 '
1!
#10
0!
#15
b1100011 #
b1100011 *
b0 $
b0 )
b0 (
b0 '
1!
#16
b1 (
#17
b10 (
#18
b11 (
#19
b10000010 #
b10000010 *
b10001 $
b10001 )
b1 '
b0 (
#20
b1 (
0!
#21
b10 (
#22
b11 (
#23
b1100011 #
b1100011 *
b0 $
b0 )
b10 '
b0 (
#24
b1 (
#25
b10 (
1!
#26
b11 (
#27
b10000010 #
b10000010 *
b10001 $
b10001 )
b11 '
b0 (
#28
b1 (
#29
b10 (
#30
b11 (
0!
#31
b110 &
b100 '
b100 (
#35
bx0000010000000100000001000000010x1100011011000110110001101100011x0000010000000100000001000000010x1100011011000110110001101100011 %
b100 '
1!
#40
0!
#45
b100 '
1!
#50
0!
#55
b100 '
1!
#60
0!
#65
b100 '
1!
#70
0!
#75
b100 '
1!
#80
0!
#85
b100 '
1!
#90
0!
#95
b100 '
1!
#100
0!
