// Seed: 1792918074
module module_0 (
    output id_0,
    input logic id_1,
    input reg id_2,
    input id_3,
    input id_4,
    output id_5,
    inout logic id_6,
    input logic id_7
);
  always id_0 <= id_2;
endmodule
