$date
2021-01-19T08:02+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module reset_signal $end
 $var wire 1 ! _GEN_1 $end
 $var wire 4 " register $end
 $var wire 1 # clock $end
 $var wire 1 $ signalReg $end
 $var wire 4 % _GEN_0 $end
 $var wire 1 & reset $end
 $var wire 1 ' io_reset_sig $end
$upscope $end
$enddefinitions $end
$dumpvars
0&
0#
0'
b0000 %
b0000 "
0$
0!
$end
#0
1&
#1
b1100 %
b1100 "
1#
#6
0#
#11
1#
#16
0#
#21
1#
#26
0#
#31
1#
#36
0#
#41
1#
#46
0&
0#
#51
1#
#56
0#
#61
1#
#66
0#
#71
1#
#76
0#
#81
1#
#86
0#
#91
1#
#96
1!
0#
1'
#101
0!
b0000 %
1#
1$
#106
0#
#111
1!
b0000 "
1#
0$
#116
0#
#121
0!
1#
1$
#126
0#
#131
1!
1#
0$
#136
0#
#141
0!
1#
1$
#146
0#
