INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_17 4_bit_up/project_17 4_bit_up.srcs/sources_1/new/up_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_17 4_bit_up/project_17 4_bit_up.srcs/sim_1/new/up_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_17 4_bit_up/project_17 4_bit_up.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
