(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvuge (bvadd (bvurem #xdf29e871  #x8506e68a ) (bvand bv_2 #x4481143f )) (bvurem (bvsmod #x6817f6b0  bv_2) (bvsdiv bv_1 #x62da3e07 ))))
(assert (bvule (bvsdiv (bvnand bv_0 #xef90ffbf ) (bvnor bv_3 #xb1a46881 )) (bvashr (bvsub #x0028ee40  bv_1) (bvmul bv_4 bv_2))))
(assert (bvsle (bvsmod (bvsrem bv_1 #x630e5c92 ) (bvmul #x2da04cb7  #xa739b1ba )) (bvsub (bvnand #x337f956d  bv_4) (bvsrem bv_1 bv_4))))
(assert (bvult (bvxor (bvurem #xaa307fab  bv_2) (bvnor #x1a6a7092  #xbdac1aaa )) (bvmul (bvsmod #xb3f001f4  bv_2) (bvor #xe04a9dc3  #xb7766539 ))))
(assert (=> (bvsge (bvudiv bv_1 bv_3) (bvashr #x980b97f6  bv_4)) (bvsge (bvudiv #xbc5a8f2d  bv_3) (bvshl #xca36d880  #xe6b912eb ))))
(check-sat)
(exit)
