read_verilog <<EOT
module alu(
);
	wire [1:0] p1, p2;
	assign p1 = 2'bx1;
	assign p2[0] = 1'b1;
endmodule
EOT

proc
opt_clean
dump
select -assert-count 1 w:p1 a:unused_bits=1 %i
select -assert-count 1 w:p2 a:unused_bits=1 %i
