
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.8 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
      Version K-2015.09-SP2-3_Full64 -- Sun Nov 20 14:40:13 2016
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../front_end/source/ACA_II_N16_Q4.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/ACA_II_N16_Q4.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/ACA_II_N16_Q8.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/ACA_II_N16_Q8.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/ACA_II_N32_Q16.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/ACA_II_N32_Q16.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/ACA_II_N8_Q4.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/ACA_II_N8_Q4.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/ACA_I_N16_Q4.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/ACA_I_N16_Q4.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/ACA_I_N32_Q8.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/ACA_I_N32_Q8.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/ACA_I_N8_Q5.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/ACA_I_N8_Q5.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/ETAII_N16_Q4.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/ETAII_N16_Q4.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/ETAII_N16_Q8.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/ETAII_N16_Q8.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/GDA_St_N16_M4_P4.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GDA_St_N16_M4_P4.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[IWU] Implicit wire is used
../front_end/source/GDA_St_N16_M4_P4.v, 101
  No type is specified for wire 'p11p10p9g8'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file '../front_end/source/GDA_St_N16_M4_P8.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GDA_St_N16_M4_P8.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[IWU] Implicit wire is used
../front_end/source/GDA_St_N16_M4_P8.v, 111
  No type is specified for wire 'p11p10p9p8'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file '../front_end/source/GDA_St_N8_M4_P2.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GDA_St_N8_M4_P2.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/GDA_St_N8_M4_P4.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GDA_St_N8_M4_P4.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/GDA_St_N8_M8_P1.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GDA_St_N8_M8_P1.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/GDA_St_N8_M8_P2.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GDA_St_N8_M8_P2.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/GDA_St_N8_M8_P3.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GDA_St_N8_M8_P3.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/GDA_St_N8_M8_P4.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GDA_St_N8_M8_P4.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/GDA_St_N8_M8_P5.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GDA_St_N8_M8_P5.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/GDA_St_N8_M8_P6.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GDA_St_N8_M8_P6.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/GDA_dyn_N16_M4.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GDA_dyn_N16_M4.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[IWU] Implicit wire is used
../front_end/source/GDA_dyn_N16_M4.v, 117
  No type is specified for wire 'p11p10p9p8'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file '../front_end/source/GeAr_N16_R2_P4.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GeAr_N16_R2_P4.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/GeAr_N16_R4_P4.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GeAr_N16_R4_P4.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/GeAr_N16_R4_P8.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GeAr_N16_R4_P8.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/GeAr_N16_R6_P4.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GeAr_N16_R6_P4.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/GeAr_N20_R5_P5_with_recovery.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GeAr_N20_R5_P5_with_recovery.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/GeAr_N8_R1_P1.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GeAr_N8_R1_P1.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/GeAr_N8_R1_P2.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GeAr_N8_R1_P2.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/GeAr_N8_R1_P3.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GeAr_N8_R1_P3.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/GeAr_N8_R1_P4.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GeAr_N8_R1_P4.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/GeAr_N8_R1_P5.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GeAr_N8_R1_P5.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/GeAr_N8_R1_P6.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GeAr_N8_R1_P6.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/GeAr_N8_R2_P2.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GeAr_N8_R2_P2.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/GeAr_N8_R2_P4.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GeAr_N8_R2_P4.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/GeAr_N9_R4_P1.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/GeAr_N9_R4_P1.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/LOA.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/LOA.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/RCA_N16.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/RCA_N16.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/RCA_N20.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/RCA_N20.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/LOAGDA_St_N16_M4_P4.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/LOAGDA_St_N16_M4_P4.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[IWU] Implicit wire is used
../front_end/source/LOAGDA_St_N16_M4_P4.v, 101
  No type is specified for wire 'p11p10p9g8'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file '../front_end/source/LOAGDA_St_N16_M4_P8.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/LOAGDA_St_N16_M4_P8.v, 1
  Verilog compiler directive encountered "`timescale".


Lint-[IWU] Implicit wire is used
../front_end/source/LOAGDA_St_N16_M4_P8.v, 111
  No type is specified for wire 'p11p10p9p8'. Default wire type is being 
  applied according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing design file '../front_end/source/Approx_adder.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 1
  Verilog compiler directive encountered "`timescale".


Error-[IPD] Identifier previously declared
  Identifier 'LowL' previously declared as Parameter.
  "../front_end/source/Approx_adder.v", 12
  Source info:  localparam integer LowL=$clog2(W)*$clog2(W);


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 33
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 41
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 49
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 57
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 65
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 73
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 211
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 215
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 223
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 231
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 239
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 247
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 255
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 263
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 272
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 280
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 290
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 299
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 309
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 319
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 329
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 339
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 348
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 357
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 365
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 373
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 381
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 388
  Verilog compiler directive encountered "`elsif".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 395
  Verilog compiler directive encountered "`else".


Lint-[VCDE] Compiler directive encountered
../front_end/source/Approx_adder.v, 397
  Verilog compiler directive encountered "`endif".

Parsing design file '../front_end/source/cmult.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/cmult.v, 15
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/mult2.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/mult2.v, 15
  Verilog compiler directive encountered "`timescale".

Parsing design file '../front_end/source/RegisterAdd.v'

Lint-[VCDE] Compiler directive encountered
../front_end/source/RegisterAdd.v, 1
  Verilog compiler directive encountered "`timescale".

Parsing design file '/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v'

Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 14
  Verilog compiler directive encountered "`timescale".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 36
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 39
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 40
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 43
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 44
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 47
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 48
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 51
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 52
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 55
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 56
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 59
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 60
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 63
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 64
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 67
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 68
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 71
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 72
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 75
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 76
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 79
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 80
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 83
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 84
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 87
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 88
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 91
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 92
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 95
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 96
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 100
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 101
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 104
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 105
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 108
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 109
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 112
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 113
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 116
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 117
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 120
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 121
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 124
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 125
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 128
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 129
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 132
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 133
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 136
  Verilog compiler directive encountered "`endif".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 137
  Verilog compiler directive encountered "`ifdef".


Lint-[VCDE] Compiler directive encountered
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 140
  Verilog compiler directive encountered "`endif".


Lint-[NS] Null statement
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 157
  Null statement is used in following verilog source.
  


Lint-[NS] Null statement
/mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/sim_logica_behav_mult/Testbench_simpleAdders.v, 183
  Null statement is used in following verilog source.
  

1 error
CPU time: .150 seconds to compile

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 6.8 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

