# 8-bit-SIPO-Shift-Register-Right-Shift---Verilog-code-Smulation
This project uses verilog to model and deisgn 
