#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 17:59 2021
#Install: C:\Users\FH\Documents\PDS_2020.3-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22621
#Hostname: LAPTOP-NJ92LQ7L
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Mon Feb 27 16:07:26 2023
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration


Process "Compile" started.
Current time: Mon Feb 27 16:07:40 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.027107s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
Executing : rtl-elaborate successfully.
 0.051811s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (90.5%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.021852s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=10.
Executing : rtl-infer successfully.
 0.165986s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (37.7%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.007941s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.050541s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (61.8%)
Start FSM inference.
Executing : FSM inference successfully.
 0.006294s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (248.2%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.094953s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (65.8%)
Saving design to DB.
Action compile: Real time elapsed is 5.000 sec
Action compile: CPU time elapsed is 3.141 sec
Current time: Mon Feb 27 16:07:47 2023
Action compile: Peak memory pool usage is 122,531,840 bytes
Process "Compile" done.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
Compiling architecture definition.
E: Verilog-4005: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 210)] Syntax error near else
E: Verilog-4005: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 215)] Syntax error near else
E: Parsing ERROR.
Compiling architecture definition.
E: Verilog-4005: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 210)] Syntax error near else
E: Verilog-4005: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 215)] Syntax error near else
E: Parsing ERROR.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration


Process "Compile" started.
Current time: Mon Feb 27 16:37:05 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.017810s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.042813s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (36.5%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.017892s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=10.
Executing : rtl-infer successfully.
 0.169393s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (73.8%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.007992s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.049937s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.9%)
Start FSM inference.
Executing : FSM inference successfully.
 0.006080s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.091121s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (68.6%)
Saving design to DB.
Action compile: Real time elapsed is 5.000 sec
Action compile: CPU time elapsed is 3.172 sec
Current time: Mon Feb 27 16:37:12 2023
Action compile: Peak memory pool usage is 122,462,208 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration


Process "Compile" started.
Current time: Mon Feb 27 16:38:49 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.027464s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.044403s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (105.6%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.017131s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.2%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=10.
Executing : rtl-infer successfully.
 0.158826s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (59.0%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.007239s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.047479s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (32.9%)
Start FSM inference.
Executing : FSM inference successfully.
 0.006155s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.091366s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (85.5%)
Saving design to DB.
Action compile: Real time elapsed is 6.000 sec
Action compile: CPU time elapsed is 3.063 sec
Current time: Mon Feb 27 16:38:56 2023
Action compile: Peak memory pool usage is 122,429,440 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration


Process "Compile" started.
Current time: Mon Feb 27 16:42:12 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.027840s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.040987s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.2%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.016782s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.1%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=10.
Executing : rtl-infer successfully.
 0.176843s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (26.5%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.006354s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.050026s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (31.2%)
Start FSM inference.
Executing : FSM inference successfully.
 0.006836s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.089502s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (104.7%)
Saving design to DB.
Action compile: Real time elapsed is 5.000 sec
Action compile: CPU time elapsed is 2.250 sec
Current time: Mon Feb 27 16:42:18 2023
Action compile: Peak memory pool usage is 122,712,064 bytes
Process "Compile" done.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration


Process "Compile" started.
Current time: Mon Feb 27 17:22:28 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.022276s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.040163s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.8%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.010882s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (143.6%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=10.
Executing : rtl-infer successfully.
 0.075271s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (62.3%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003905s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.025051s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start FSM inference.
Executing : FSM inference successfully.
 0.004484s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.056426s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (110.8%)
Saving design to DB.
Action compile: Real time elapsed is 5.000 sec
Action compile: CPU time elapsed is 3.172 sec
Current time: Mon Feb 27 17:22:34 2023
Action compile: Peak memory pool usage is 121,683,968 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration


Process "Compile" started.
Current time: Mon Feb 27 17:24:15 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.030750s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.045950s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (34.0%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.012095s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (129.2%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=10.
Executing : rtl-infer successfully.
 0.073598s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (84.9%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003833s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.026540s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (58.9%)
Start FSM inference.
Executing : FSM inference successfully.
 0.003764s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.062791s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (24.9%)
Saving design to DB.
Action compile: Real time elapsed is 5.000 sec
Action compile: CPU time elapsed is 3.172 sec
Current time: Mon Feb 27 17:24:21 2023
Action compile: Peak memory pool usage is 121,323,520 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
E: Verilog-4039: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 246)] Identifier coe_0_0_r is not declared
E: Parsing ERROR.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration


Process "Compile" started.
Current time: Mon Feb 27 17:48:52 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.026655s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.045857s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (68.1%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.010775s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (145.0%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=10.
Executing : rtl-infer successfully.
 0.079500s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (39.3%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.004331s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.025741s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.7%)
Start FSM inference.
Executing : FSM inference successfully.
 0.004002s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (390.4%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.051059s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (61.2%)
Saving design to DB.
Action compile: Real time elapsed is 5.000 sec
Action compile: CPU time elapsed is 3.359 sec
Current time: Mon Feb 27 17:48:58 2023
Action compile: Peak memory pool usage is 121,737,216 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration


Process "Compile" started.
Current time: Mon Feb 27 17:53:26 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.029104s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.044663s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (35.0%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.012470s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=10.
Executing : rtl-infer successfully.
 0.087233s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (53.7%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.004061s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.026813s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (116.5%)
Start FSM inference.
Executing : FSM inference successfully.
 0.003852s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (405.6%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.050652s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Saving design to DB.
Action compile: Real time elapsed is 6.000 sec
Action compile: CPU time elapsed is 2.469 sec
Current time: Mon Feb 27 17:53:33 2023
Action compile: Peak memory pool usage is 121,761,792 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration


Process "Compile" started.
Current time: Mon Feb 27 17:55:08 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.029206s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.5%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.044988s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (34.7%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.010993s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=10.
Executing : rtl-infer successfully.
 0.073684s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (63.6%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.004388s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.025999s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.1%)
Start FSM inference.
Executing : FSM inference successfully.
 0.004170s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.048571s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (64.3%)
Saving design to DB.
Action compile: Real time elapsed is 5.000 sec
Action compile: CPU time elapsed is 2.813 sec
Current time: Mon Feb 27 17:55:14 2023
Action compile: Peak memory pool usage is 121,896,960 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration


Process "Compile" started.
Current time: Mon Feb 27 18:01:03 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.029180s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.043045s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (36.3%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.010960s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (142.6%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=10.
Executing : rtl-infer successfully.
 0.073785s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (21.2%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.004156s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.026853s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start FSM inference.
Executing : FSM inference successfully.
 0.004089s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (382.1%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.061189s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (51.1%)
Saving design to DB.
Action compile: Real time elapsed is 5.000 sec
Action compile: CPU time elapsed is 3.375 sec
Current time: Mon Feb 27 18:01:09 2023
Action compile: Peak memory pool usage is 121,536,512 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration


Process "Compile" started.
Current time: Mon Feb 27 18:05:10 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.029553s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.040070s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.010765s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (145.1%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=10.
Executing : rtl-infer successfully.
 0.079840s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (39.1%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.004424s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.026655s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start FSM inference.
Executing : FSM inference successfully.
 0.005888s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.054832s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (28.5%)
Saving design to DB.
Action compile: Real time elapsed is 5.000 sec
Action compile: CPU time elapsed is 2.563 sec
Current time: Mon Feb 27 18:05:17 2023
Action compile: Peak memory pool usage is 121,626,624 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration


Process "Compile" started.
Current time: Mon Feb 27 18:13:25 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.031778s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.043968s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (106.6%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.010970s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=10.
Executing : rtl-infer successfully.
 0.080179s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (39.0%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003836s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.026409s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start FSM inference.
Executing : FSM inference successfully.
 0.003716s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.060017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Saving design to DB.
Action compile: Real time elapsed is 5.000 sec
Action compile: CPU time elapsed is 3.234 sec
Current time: Mon Feb 27 18:13:31 2023
Action compile: Peak memory pool usage is 121,192,448 bytes
Process "Compile" done.
Customize IP 'C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.idf' ...
C: Flow-2008: IP file modified: "C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.idf". 
C: Flow-2008: IP file modified: "C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.idf". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
Process exit normally.


Process "Compile" started.
Current time: Mon Feb 27 18:14:23 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Customize IP 'C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.idf' ...
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.028196s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 57)] Width mismatch between port wr_data and signal bound to it for instantiated module fifo0
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 57)] Width mismatch between port rd_data and signal bound to it for instantiated module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.050753s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (61.6%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.011801s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (132.4%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=16.
Executing : rtl-infer successfully.
 0.075756s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (61.9%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.004620s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (338.2%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.045072s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (69.3%)
Start FSM inference.
Executing : FSM inference successfully.
 0.003949s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.054584s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Saving design to DB.
Action compile: Real time elapsed is 5.000 sec
Action compile: CPU time elapsed is 3.125 sec
Current time: Mon Feb 27 18:14:29 2023
Action compile: Peak memory pool usage is 121,774,080 bytes
Process "Compile" done.
Process exit normally.
Customize IP 'C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.idf' ...
Process exit normally.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Mon Feb 27 18:26:34 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.024730s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 57)] Width mismatch between port wr_data and signal bound to it for instantiated module fifo0
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 57)] Width mismatch between port rd_data and signal bound to it for instantiated module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.040730s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (76.7%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.008853s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (176.5%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=16.
Executing : rtl-infer successfully.
 0.059234s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (52.8%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003146s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.020831s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.0%)
Start FSM inference.
Executing : FSM inference successfully.
 0.011186s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.048005s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (32.5%)
Saving design to DB.
Action compile: Real time elapsed is 5.000 sec
Action compile: CPU time elapsed is 1.563 sec
Current time: Mon Feb 27 18:26:40 2023
Action compile: Peak memory pool usage is 121,831,424 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration


Process "Compile" started.
Current time: Mon Feb 27 18:28:35 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.029452s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 57)] Width mismatch between port wr_data and signal bound to it for instantiated module fifo0
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 57)] Width mismatch between port rd_data and signal bound to it for instantiated module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 118)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 130)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port din and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r0 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r1 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2019: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 142)] Width mismatch between port dout_r2 and signal bound to it for instantiated module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.048936s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (31.9%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.011363s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=16.
Executing : rtl-infer successfully.
 0.072686s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (64.5%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.004166s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.026757s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.4%)
Start FSM inference.
Executing : FSM inference successfully.
 0.003756s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.048224s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (32.4%)
Saving design to DB.
Action compile: Real time elapsed is 5.000 sec
Action compile: CPU time elapsed is 2.875 sec
Current time: Mon Feb 27 18:28:41 2023
Action compile: Peak memory pool usage is 121,319,424 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration


Process "Compile" started.
Current time: Mon Feb 27 18:31:03 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.029578s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.049045s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (31.9%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.010801s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (289.3%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=16.
Executing : rtl-infer successfully.
 0.075224s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (41.5%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.004467s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.027234s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.4%)
Start FSM inference.
Executing : FSM inference successfully.
 0.004350s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.064745s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (24.1%)
Saving design to DB.
Action compile: Real time elapsed is 5.000 sec
Action compile: CPU time elapsed is 2.703 sec
Current time: Mon Feb 27 18:31:09 2023
Action compile: Peak memory pool usage is 121,704,448 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration


Process "Compile" started.
Current time: Mon Feb 27 18:31:46 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.013742s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.035866s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (43.6%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.009233s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=16.
Executing : rtl-infer successfully.
 0.060646s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (25.8%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003043s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.020837s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.0%)
Start FSM inference.
Executing : FSM inference successfully.
 0.003025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.042421s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (36.8%)
Saving design to DB.
Action compile: Real time elapsed is 5.000 sec
Action compile: CPU time elapsed is 2.172 sec
Current time: Mon Feb 27 18:31:52 2023
Action compile: Peak memory pool usage is 121,556,992 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration


Process "Compile" started.
Current time: Mon Feb 27 18:32:15 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.024089s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.036524s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.6%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.008755s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=16.
Executing : rtl-infer successfully.
 0.060120s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (52.0%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003181s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (491.2%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.021714s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start FSM inference.
Executing : FSM inference successfully.
 0.003842s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.039834s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (39.2%)
Saving design to DB.
Action compile: Real time elapsed is 5.000 sec
Action compile: CPU time elapsed is 2.328 sec
Current time: Mon Feb 27 18:32:21 2023
Action compile: Peak memory pool usage is 121,757,696 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration


Process "Compile" started.
Current time: Mon Feb 27 18:32:42 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.023359s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.035711s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (43.8%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.009516s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (164.2%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=16.
Executing : rtl-infer successfully.
 0.062628s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (49.9%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003928s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.025144s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start FSM inference.
Executing : FSM inference successfully.
 0.003924s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.041178s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (151.8%)
Saving design to DB.
Action compile: Real time elapsed is 5.000 sec
Action compile: CPU time elapsed is 2.219 sec
Current time: Mon Feb 27 18:32:47 2023
Action compile: Peak memory pool usage is 122,089,472 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Mon Feb 27 18:34:47 2023
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.014034s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (111.3%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.037359s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.013546s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (115.4%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=16.
Executing : rtl-infer successfully.
 0.120942s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (38.8%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.005862s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (266.5%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.036091s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.6%)
Start FSM inference.
Executing : FSM inference successfully.
 0.004873s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.075106s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (41.6%)
Saving design to DB.
Action compile: Real time elapsed is 5.000 sec
Action compile: CPU time elapsed is 2.469 sec
Current time: Mon Feb 27 18:34:53 2023
Action compile: Peak memory pool usage is 122,290,176 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 253)] Syntax error near +
E: Parsing ERROR.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration


Process "Compile" started.
Current time: Mon Feb 27 18:48:39 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.026958s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.050261s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.013726s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=16.
Executing : rtl-infer successfully.
 0.097426s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (48.1%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.005123s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (305.0%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.033298s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (46.9%)
Start FSM inference.
Executing : FSM inference successfully.
 0.004475s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.074174s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Saving design to DB.
Action compile: Real time elapsed is 5.000 sec
Action compile: CPU time elapsed is 3.234 sec
Current time: Mon Feb 27 18:48:45 2023
Action compile: Peak memory pool usage is 121,978,880 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration


Process "Compile" started.
Current time: Mon Feb 27 18:51:36 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.038217s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (40.9%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.058248s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (26.8%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.012778s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=16.
Executing : rtl-infer successfully.
 0.093193s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.004072s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.031714s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start FSM inference.
Executing : FSM inference successfully.
 0.004288s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.059155s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (26.4%)
Saving design to DB.
Action compile: Real time elapsed is 5.000 sec
Action compile: CPU time elapsed is 1.984 sec
Current time: Mon Feb 27 18:51:42 2023
Action compile: Peak memory pool usage is 121,667,584 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Mon Feb 27 18:53:52 2023
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.011934s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.026462s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.0%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.006749s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (231.5%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=16.
Executing : rtl-infer successfully.
 0.049299s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (95.1%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.002408s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.016033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start FSM inference.
Executing : FSM inference successfully.
 0.002352s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.031416s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Saving design to DB.
Action compile: Real time elapsed is 4.000 sec
Action compile: CPU time elapsed is 1.891 sec
Current time: Mon Feb 27 18:53:56 2023
Action compile: Peak memory pool usage is 121,729,024 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
E: Verilog-4039: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 246)] Identifier coe0_0r is not declared
E: Parsing ERROR.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration


Process "Compile" started.
Current time: Mon Feb 27 18:57:18 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.011638s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.029808s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.006940s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=16.
Executing : rtl-infer successfully.
 0.058696s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (79.9%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003001s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.016374s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start FSM inference.
Executing : FSM inference successfully.
 0.002467s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.033448s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.4%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.359 sec
Current time: Mon Feb 27 18:57:22 2023
Action compile: Peak memory pool usage is 121,724,928 bytes
Process "Compile" done.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 247)] Syntax error near *
E: Parsing ERROR.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 245)] Syntax error near <=
E: Parsing ERROR.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration


Process "Compile" started.
Current time: Mon Feb 27 18:59:22 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
E: Verilog-4005: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 245)] Syntax error near <=
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
Program Error Out.
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 253)] Syntax error near +
E: Parsing ERROR.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration
I: Flow-6004: Design file modified: "C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv_tb.v(line number: 64)] Empty port in module declaration


Process "Compile" started.
Current time: Mon Feb 27 19:00:45 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/FH/Desktop/conv3x3/conv3x3.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Analyzing module conv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Analyzing module fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/conv3x3} C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
 0.010735s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "conv" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 1)] Elaborating module conv
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/fifo0.v(line number: 20)] Elaborating module fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_v1_2_fifo0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_sdpram_v1_2_fifo0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 46)] Net wrptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 48)] Net wbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 57)] Net rwptr1 in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 59)] Net rbin in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 67)] Net asyn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 68)] Net asyn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 69)] Net asyn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 70)] Net asyn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 81)] Net ASYN_CTRL.i in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/ipcore/fifo0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 131)] Net ASYN_CTRL.j in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/conv3x3/source/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
W: Verilog-2021: [C:/Users/FH/Desktop/conv3x3/source/Desktop/conv.v(line number: 93)] Net sum in module conv does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.027705s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.010167s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=16.
Executing : rtl-infer successfully.
 0.106355s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (117.5%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003992s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.028659s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.5%)
Start FSM inference.
Executing : FSM inference successfully.
 0.005246s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N21 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.054637s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (57.2%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.828 sec
Current time: Mon Feb 27 19:00:49 2023
Action compile: Peak memory pool usage is 122,146,816 bytes
Process "Compile" done.
