`timescale 1ns / 1ps

module tb_SingleCycleCPU();

    // 1. ä¿¡å·å£°æ˜
    reg clock;
    reg reset;
    wire io_zf;
    wire io_of;
    wire [31:0] io_aluResult;
    wire [31:0] io_currentInst;
    wire [31:0] io_currentPC;

    // 2. å®ä¾‹åŒ– CPU
    SingleCycleCPU uut (
        .clock(clock), 
        .reset(reset), 
        .io_zf(io_zf), 
        .io_of(io_of), 
        .io_aluResult(io_aluResult), 
        .io_currentInst(io_currentInst), 
        .io_currentPC(io_currentPC)
    );

    // 3. ç”Ÿæˆæ—¶é’Ÿ
    initial begin
        clock = 0;
        forever #5 clock = ~clock;
    end

    // =======================================================
    // ğŸŒŸ æ ¸å¿ƒä¿®æ”¹ï¼šä¸ºäº†æ‰“å°å‡ºæ¼‚äº®çš„è¡¨æ ¼
    // =======================================================
    
    integer cycle_count = 0;   // è®°å½•ç¬¬å‡ ä¸ªæ—¶é’Ÿå‘¨æœŸ
    string asm_code;           // å­˜å‚¨æ±‡ç¼–æŒ‡ä»¤å­—ç¬¦ä¸² (SystemVerilogç‰¹æ€§)
    string check_res;          // å­˜å‚¨ç»“è®ºå­—ç¬¦ä¸²

    // 4. æ ¹æ® PC æ‰‹åŠ¨ç¿»è¯‘æ±‡ç¼–æŒ‡ä»¤ (é’ˆå¯¹ä½ ä½œä¸šä¸­çš„ initProg)
    always @(*) begin
        case (io_currentPC)
            32'h00: asm_code = "lui x1, 0x12345";
            32'h04: asm_code = "addi x1, x1, 0x678";
            32'h08: asm_code = "lui x2, 0x87654";
            32'h0C: asm_code = "addi x2, x2, 0x321";
            32'h10: asm_code = "add x3, x1, x2";
            32'h14: asm_code = "sub x4, x3, x2";
            32'h18: asm_code = "lui x5, 0x11111";
            32'h1C: asm_code = "addi x5, x5, 0x111";
            32'h20: asm_code = "and x6, x5, x4";
            32'h24: asm_code = "or  x7, x5, x4";
            32'h28: asm_code = "xor x8, x5, x4";
            32'h2C: asm_code = "sltu x9, x5, x4";
            32'h30: asm_code = "sll x10, x5, x6";
            32'h34: asm_code = "addi x11, x0, -1";
            32'h38: asm_code = "andi x12, x11, 0xff";
            32'h3C: asm_code = "xori x13, x11, 0xff";
            32'h40: asm_code = "slli x14, x11, 3";
            default: asm_code = "Running / NOP ..."; 
        endcase
    end

    // 5. æ‰“å°æ§åˆ¶é€»è¾‘
    initial begin
        // --- åˆå§‹åŒ–å¤ä½ ---
        reset = 1;
        #100;
        
        // --- æ‰“å°è¡¨å¤´ ---
        $display("\n=========================================================================================================");
        // ä½¿ç”¨ %-Ns æ¥å·¦å¯¹é½å­—ç¬¦ä¸²
        $display("%-6s | %-25s | %-12s | %-12s | %-3s | %-3s | %s", 
                 "Clock", "æ±‡ç¼–æŒ‡ä»¤ (å‚è€ƒ)", "æœºå™¨ç (Inst)", "ç»“æœ(Result)", "ZF", "OF", "ç»“è®º");
        $display("-------+---------------------------+--------------+--------------+-----+-----+--------");

        reset = 0; // é‡Šæ”¾å¤ä½
        #5000;     // è¿è¡Œè¶³å¤Ÿé•¿çš„æ—¶é—´
        $stop;
    end

    // 6. é€è¡Œæ‰“å°æ•°æ®
    always @(negedge clock) begin
        if (!reset) begin
            // ç®€å•åˆ¤æ–­ä¸€ä¸‹ç»“è®º (è¿™é‡Œé»˜è®¤æ˜¾ç¤º Checkï¼Œä½ å¯ä»¥è‡ªå·±åŠ åˆ¤æ–­é€»è¾‘)
            check_res = "Check"; 

            $display("%-6d | %-25s | %h     | %h     |  %b  |  %b  | %s", 
                     cycle_count,    // Clock è®¡æ•°
                     asm_code,       // æ±‡ç¼–å­—ç¬¦ä¸²
                     io_currentInst, // æœºå™¨ç 
                     io_aluResult,   // ALU ç»“æœ
                     io_zf,          // Zero Flag
                     io_of,          // Overflow Flag
                     check_res       // ç»“è®º
            );
            cycle_count = cycle_count + 1;
        end
    end

endmodule