DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I_uart"
duLibraryName "RS232"
duName "serialPortFIFO"
elements [
(GiElement
name "baudRateDivide"
type "positive"
value "baudRateDivide"
)
(GiElement
name "dataBitNb"
type "positive"
value "uartBitNb"
)
(GiElement
name "txFifoDepth"
type "positive"
value "1"
)
(GiElement
name "rxFifoDepth"
type "positive"
value "1"
)
]
mwi 0
uid 269,0
)
(Instance
name "I_bytes"
duLibraryName "GeneratorControl"
duName "serDes"
elements [
(GiElement
name "parallelInBitNb"
type "positive"
value "periodDiff'length"
)
(GiElement
name "parallelOutBitNb"
type "positive"
value "controlAmplitude'length"
)
(GiElement
name "serialPortBitNb"
type "integer"
value "uartBitNb"
)
]
mwi 0
uid 572,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\dev\\did-synchro\\Prefs\\..\\GeneratorControl\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\did-synchro\\Prefs\\..\\GeneratorControl\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\did-synchro\\Prefs\\..\\GeneratorControl\\hds\\frequency@regulator@uart\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\did-synchro\\Prefs\\..\\GeneratorControl\\hds\\frequency@regulator@uart\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\did-synchro\\Prefs\\..\\GeneratorControl\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\did-synchro\\Prefs\\..\\GeneratorControl\\hds\\frequency@regulator@uart"
)
(vvPair
variable "d_logical"
value "C:\\dev\\did-synchro\\Prefs\\..\\GeneratorControl\\hds\\frequencyRegulatorUart"
)
(vvPair
variable "date"
value "05.04.2023"
)
(vvPair
variable "day"
value "mer."
)
(vvPair
variable "day_long"
value "mercredi"
)
(vvPair
variable "dd"
value "05"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "frequencyRegulatorUart"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "axel.amand"
)
(vvPair
variable "graphical_source_date"
value "05.04.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7860"
)
(vvPair
variable "graphical_source_time"
value "10:33:59"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7860"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "GeneratorControl"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/GeneratorControl"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "frequencyRegulatorUart"
)
(vvPair
variable "month"
value "avr."
)
(vvPair
variable "month_long"
value "avril"
)
(vvPair
variable "p"
value "C:\\dev\\did-synchro\\Prefs\\..\\GeneratorControl\\hds\\frequency@regulator@uart\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\did-synchro\\Prefs\\..\\GeneratorControl\\hds\\frequencyRegulatorUart\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "10:33:59"
)
(vvPair
variable "unit"
value "frequencyRegulatorUart"
)
(vvPair
variable "user"
value "axel.amand"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 140,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "32000,33625,33500,34375"
)
(Line
uid 12,0
sl 0
ro 270
xt "33500,34000,34000,34000"
pts [
"33500,34000"
"34000,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27200,33300,31000,34700"
st "clock"
ju 2
blo "31000,34500"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,38600,10800,39600"
st "clock            : std_ulogic"
)
)
*3 (PortIoOut
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 90
xt "8000,23625,9500,24375"
)
(Line
uid 26,0
sl 0
ro 90
xt "9500,24000,10000,24000"
pts [
"10000,24000"
"9500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-5100,23300,7000,24700"
st "controlAmplitude"
ju 2
blo "7000,24500"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "controlAmplitude"
t "unsigned"
b "(controlAmplitudeBitNb-1 downto 0)"
o 6
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,43100,26900,44100"
st "controlAmplitude : unsigned(controlAmplitudeBitNb-1 downto 0)"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "32000,31625,33500,32375"
)
(Line
uid 40,0
sl 0
ro 270
xt "33500,32000,34000,32000"
pts [
"33500,32000"
"34000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "28600,31300,31000,32700"
st "en"
ju 2
blo "31000,32500"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "en"
t "std_ulogic"
o 2
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,39500,10700,40500"
st "en               : std_ulogic"
)
)
*7 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "32000,29625,33500,30375"
)
(Line
uid 54,0
sl 0
ro 270
xt "33500,30000,34000,30000"
pts [
"33500,30000"
"34000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "23400,29300,31000,30700"
st "periodDiff"
ju 2
blo "31000,30500"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "periodDiff"
t "signed"
b "(periodBitNb-1 downto 0)"
o 3
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,40400,20700,41400"
st "periodDiff       : signed(periodBitNb-1 downto 0)"
)
)
*9 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "32000,35625,33500,36375"
)
(Line
uid 68,0
sl 0
ro 270
xt "33500,36000,34000,36000"
pts [
"33500,36000"
"34000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "26900,35300,31000,36700"
st "reset"
ju 2
blo "31000,36500"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,41300,10800,42300"
st "reset            : std_ulogic"
)
)
*11 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 90
xt "90500,23625,92000,24375"
)
(Line
uid 82,0
sl 0
ro 90
xt "90000,24000,90500,24000"
pts [
"90500,24000"
"90000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "93000,23300,95900,24700"
st "rxD"
blo "93000,24500"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "rxD"
t "std_ulogic"
o 5
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,42200,10800,43200"
st "rxD              : std_ulogic"
)
)
*13 (PortIoOut
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "90500,29625,92000,30375"
)
(Line
uid 96,0
sl 0
ro 270
xt "90000,30000,90500,30000"
pts [
"90000,30000"
"90500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "93000,29300,95900,30700"
st "txD"
blo "93000,30500"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
decl (Decl
n "txD"
t "std_ulogic"
o 7
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,44000,10800,45000"
st "txD              : std_ulogic"
)
)
*15 (Grouping
uid 197,0
optionalChildren [
*16 (CommentText
uid 199,0
shape (Rectangle
uid 200,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "75000,58000,94000,60000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 201,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "75200,58400,90600,59600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*17 (CommentText
uid 202,0
shape (Rectangle
uid 203,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,58000,69000,60000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 204,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "49150,58300,62850,59700"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*18 (CommentText
uid 205,0
shape (Rectangle
uid 206,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,64000,69000,66000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 207,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,64400,64300,65600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*19 (CommentText
uid 208,0
shape (Rectangle
uid 209,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "69000,58000,75000,60000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 210,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "69200,58400,73900,59600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*20 (CommentText
uid 211,0
shape (Rectangle
uid 212,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,60000,69000,62000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 213,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,60400,63400,61600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*21 (CommentText
uid 214,0
shape (Rectangle
uid 215,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,60000,48000,62000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 216,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "43200,60400,46600,61600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*22 (CommentText
uid 217,0
shape (Rectangle
uid 218,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,62000,48000,64000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 219,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "43200,62400,46600,63600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*23 (CommentText
uid 220,0
shape (Rectangle
uid 221,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "69000,60000,94000,66000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 222,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "69200,60200,83300,61400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*24 (CommentText
uid 223,0
shape (Rectangle
uid 224,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,62000,69000,64000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 225,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,62400,58700,63600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*25 (CommentText
uid 226,0
shape (Rectangle
uid 227,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,64000,48000,66000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 228,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "43200,64400,47500,65600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 198,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "43000,58000,94000,66000"
)
oxt "13000,22000,64000,30000"
)
*26 (SaComponent
uid 269,0
optionalChildren [
*27 (CptPort
uid 229,0
ps "OnEdgeStrategy"
shape (Triangle
uid 230,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,23625,82750,24375"
)
tg (CPTG
uid 231,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 232,0
va (VaSet
)
xt "78200,23400,81000,24600"
st "RxD"
ju 2
blo "81000,24400"
)
)
thePort (LogicalPort
decl (Decl
n "RxD"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*28 (CptPort
uid 233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 234,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,33625,82750,34375"
)
tg (CPTG
uid 235,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 236,0
va (VaSet
)
xt "77600,33400,81000,34600"
st "clock"
ju 2
blo "81000,34400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*29 (CptPort
uid 237,0
ps "OnEdgeStrategy"
shape (Triangle
uid 238,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,35625,82750,36375"
)
tg (CPTG
uid 239,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 240,0
va (VaSet
)
xt "77700,35400,81000,36600"
st "reset"
ju 2
blo "81000,36400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 3,0
)
)
)
*30 (CptPort
uid 241,0
ps "OnEdgeStrategy"
shape (Triangle
uid 242,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,29625,82750,30375"
)
tg (CPTG
uid 243,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 244,0
va (VaSet
)
xt "78200,29400,81000,30600"
st "TxD"
ju 2
blo "81000,30400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TxD"
t "std_ulogic"
o 2
suid 4,0
)
)
)
*31 (CptPort
uid 245,0
ps "OnEdgeStrategy"
shape (Triangle
uid 246,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,25625,66000,26375"
)
tg (CPTG
uid 247,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 248,0
va (VaSet
)
xt "67000,25400,71900,26600"
st "rxEmpty"
blo "67000,26400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 5
suid 6,0
)
)
)
*32 (CptPort
uid 249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 250,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,31625,66000,32375"
)
tg (CPTG
uid 251,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 252,0
va (VaSet
)
xt "67000,31400,70500,32600"
st "txFull"
blo "67000,32400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txFull"
t "std_ulogic"
o 9
suid 7,0
)
)
)
*33 (CptPort
uid 253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,27625,66000,28375"
)
tg (CPTG
uid 255,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 256,0
va (VaSet
)
xt "67000,27400,70000,28600"
st "rxRd"
blo "67000,28400"
)
)
thePort (LogicalPort
decl (Decl
n "rxRd"
t "std_ulogic"
o 6
suid 8,0
)
)
)
*34 (CptPort
uid 257,0
ps "OnEdgeStrategy"
shape (Triangle
uid 258,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,33625,66000,34375"
)
tg (CPTG
uid 259,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 260,0
va (VaSet
)
xt "67000,33400,70000,34600"
st "txWr"
blo "67000,34400"
)
)
thePort (LogicalPort
decl (Decl
n "txWr"
t "std_ulogic"
o 10
suid 9,0
)
)
)
*35 (CptPort
uid 261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 262,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,23625,66000,24375"
)
tg (CPTG
uid 263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 264,0
va (VaSet
)
xt "67000,23400,71100,24600"
st "rxData"
blo "67000,24400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 7
suid 2011,0
)
)
)
*36 (CptPort
uid 265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,29625,66000,30375"
)
tg (CPTG
uid 267,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 268,0
va (VaSet
)
xt "67000,29400,71100,30600"
st "txData"
blo "67000,30400"
)
)
thePort (LogicalPort
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 8
suid 2012,0
)
)
)
]
shape (Rectangle
uid 270,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "66000,20000,82000,38000"
)
oxt "34000,10000,50000,28000"
ttg (MlTextGroup
uid 271,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*37 (Text
uid 272,0
va (VaSet
)
xt "66600,37800,70800,39000"
st "RS232"
blo "66600,38800"
tm "BdLibraryNameMgr"
)
*38 (Text
uid 273,0
va (VaSet
)
xt "66600,38800,75500,40000"
st "serialPortFIFO"
blo "66600,39800"
tm "CptNameMgr"
)
*39 (Text
uid 274,0
va (VaSet
)
xt "66600,39800,70400,41000"
st "I_uart"
blo "66600,40800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 275,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 276,0
text (MLText
uid 277,0
va (VaSet
font "Verdana,8,0"
)
xt "66000,42000,88400,46000"
st "baudRateDivide = baudRateDivide    ( positive )  
dataBitNb      = uartBitNb         ( positive )  
txFifoDepth    = 1                 ( positive )  
rxFifoDepth    = 1                 ( positive )  "
)
header ""
)
elements [
(GiElement
name "baudRateDivide"
type "positive"
value "baudRateDivide"
)
(GiElement
name "dataBitNb"
type "positive"
value "uartBitNb"
)
(GiElement
name "txFifoDepth"
type "positive"
value "1"
)
(GiElement
name "rxFifoDepth"
type "positive"
value "1"
)
]
)
viewicon (ZoomableIcon
uid 278,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "66250,36250,67750,37750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*40 (Net
uid 425,0
decl (Decl
n "txWr"
t "std_ulogic"
o 14
suid 8,0
)
declText (MLText
uid 426,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,53600,14200,54600"
st "SIGNAL txWr             : std_ulogic"
)
)
*41 (Net
uid 431,0
decl (Decl
n "txFull"
t "std_ulogic"
o 13
suid 9,0
)
declText (MLText
uid 432,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,52700,13900,53700"
st "SIGNAL txFull           : std_ulogic"
)
)
*42 (Net
uid 437,0
decl (Decl
n "rxRd"
t "std_ulogic"
o 11
suid 10,0
)
declText (MLText
uid 438,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,50900,14200,51900"
st "SIGNAL rxRd             : std_ulogic"
)
)
*43 (Net
uid 443,0
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 10
suid 11,0
)
declText (MLText
uid 444,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,50000,14800,51000"
st "SIGNAL rxEmpty          : std_ulogic"
)
)
*44 (Net
uid 449,0
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(uartBitNb-1 downto 0)"
o 9
suid 12,0
)
declText (MLText
uid 450,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,49100,27400,50100"
st "SIGNAL rxData           : std_ulogic_vector(uartBitNb-1 downto 0)"
)
)
*45 (Net
uid 455,0
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(uartBitNb-1 downto 0)"
o 12
suid 13,0
)
declText (MLText
uid 456,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,51800,27400,52800"
st "SIGNAL txData           : std_ulogic_vector(uartBitNb-1 downto 0)"
)
)
*46 (HdlText
uid 473,0
optionalChildren [
*47 (EmbeddedText
uid 479,0
commentText (CommentText
uid 480,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 481,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "18000,21000,34000,27000"
)
text (MLText
uid 482,0
va (VaSet
)
xt "18200,21200,31600,23600"
st "
controlAmplitude <= unsigned(parallelOut);
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 6000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 474,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "18000,20000,34000,28000"
)
ttg (MlTextGroup
uid 475,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*48 (Text
uid 476,0
va (VaSet
font "Verdana,9,1"
)
xt "17800,27800,20200,29000"
st "eb1"
blo "17800,28800"
tm "HdlTextNameMgr"
)
*49 (Text
uid 477,0
va (VaSet
font "Verdana,9,1"
)
xt "17800,29000,19000,30200"
st "1"
blo "17800,30000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 478,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "18250,26250,19750,27750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*50 (Net
uid 483,0
decl (Decl
n "parallelOut"
t "unsigned"
b "(controlAmplitude'high DOWNTO 0)"
o 8
suid 14,0
)
declText (MLText
uid 484,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,48200,28800,49200"
st "SIGNAL parallelOut      : unsigned(controlAmplitude'high DOWNTO 0)"
)
)
*51 (SaComponent
uid 572,0
optionalChildren [
*52 (CptPort
uid 528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 529,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,33625,42000,34375"
)
tg (CPTG
uid 530,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 531,0
va (VaSet
)
xt "43000,33500,46400,34700"
st "clock"
blo "43000,34500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*53 (CptPort
uid 532,0
ps "OnEdgeStrategy"
shape (Triangle
uid 533,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,29625,42000,30375"
)
tg (CPTG
uid 534,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 535,0
va (VaSet
)
xt "43000,29400,49200,30600"
st "parallelIn"
blo "43000,30400"
)
)
thePort (LogicalPort
decl (Decl
n "parallelIn"
t "signed"
b "(parallelInBitNb-1 downto 0)"
o 3
suid 2,0
)
)
)
*54 (CptPort
uid 536,0
ps "OnEdgeStrategy"
shape (Triangle
uid 537,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,35625,42000,36375"
)
tg (CPTG
uid 538,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 539,0
va (VaSet
)
xt "43000,35500,46300,36700"
st "reset"
blo "43000,36500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*55 (CptPort
uid 540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 541,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,23625,42000,24375"
)
tg (CPTG
uid 542,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 543,0
va (VaSet
)
xt "43000,23400,50000,24600"
st "parallelOut"
blo "43000,24400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "parallelOut"
t "unsigned"
b "(parallelOutBitNb-1 downto 0)"
o 4
suid 2007,0
)
)
)
*56 (CptPort
uid 544,0
ps "OnEdgeStrategy"
shape (Triangle
uid 545,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,31625,42000,32375"
)
tg (CPTG
uid 546,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 547,0
va (VaSet
)
xt "43000,31400,46100,32600"
st "send"
blo "43000,32400"
)
)
thePort (LogicalPort
decl (Decl
n "send"
t "std_ulogic"
o 5
suid 2008,0
)
)
)
*57 (CptPort
uid 548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 549,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,25625,58750,26375"
)
tg (CPTG
uid 550,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 551,0
va (VaSet
)
xt "52100,25400,57000,26600"
st "rxEmpty"
ju 2
blo "57000,26400"
)
)
thePort (LogicalPort
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 6
suid 2009,0
)
)
)
*58 (CptPort
uid 552,0
ps "OnEdgeStrategy"
shape (Triangle
uid 553,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,27625,58750,28375"
)
tg (CPTG
uid 554,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 555,0
va (VaSet
)
xt "54000,27400,57000,28600"
st "rxRd"
ju 2
blo "57000,28400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxRd"
t "std_ulogic"
o 7
suid 2010,0
)
)
)
*59 (CptPort
uid 556,0
ps "OnEdgeStrategy"
shape (Triangle
uid 557,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,33625,58750,34375"
)
tg (CPTG
uid 558,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 559,0
va (VaSet
)
xt "54000,33400,57000,34600"
st "txWr"
ju 2
blo "57000,34400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txWr"
t "std_ulogic"
o 11
suid 2014,0
)
)
)
*60 (CptPort
uid 560,0
ps "OnEdgeStrategy"
shape (Triangle
uid 561,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,31625,58750,32375"
)
tg (CPTG
uid 562,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 563,0
va (VaSet
)
xt "53500,31400,57000,32600"
st "txFull"
ju 2
blo "57000,32400"
)
)
thePort (LogicalPort
decl (Decl
n "txFull"
t "std_ulogic"
o 10
suid 2013,0
)
)
)
*61 (CptPort
uid 564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 565,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,29625,58750,30375"
)
tg (CPTG
uid 566,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 567,0
va (VaSet
)
xt "52900,29400,57000,30600"
st "txData"
ju 2
blo "57000,30400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(serialPortBitNb-1 downto 0)"
o 9
suid 2012,0
)
)
)
*62 (CptPort
uid 568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 569,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,23625,58750,24375"
)
tg (CPTG
uid 570,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 571,0
va (VaSet
)
xt "52900,23400,57000,24600"
st "rxData"
ju 2
blo "57000,24400"
)
)
thePort (LogicalPort
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(serialPortBitNb-1 downto 0)"
o 8
suid 2011,0
)
)
)
]
shape (Rectangle
uid 573,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "42000,20000,58000,38000"
)
oxt "40000,7000,56000,25000"
ttg (MlTextGroup
uid 574,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*63 (Text
uid 575,0
va (VaSet
font "Verdana,9,1"
)
xt "42100,38000,51900,39200"
st "GeneratorControl"
blo "42100,39000"
tm "BdLibraryNameMgr"
)
*64 (Text
uid 576,0
va (VaSet
font "Verdana,9,1"
)
xt "42100,39200,46000,40400"
st "serDes"
blo "42100,40200"
tm "CptNameMgr"
)
*65 (Text
uid 577,0
va (VaSet
font "Verdana,9,1"
)
xt "42100,40400,46600,41600"
st "I_bytes"
blo "42100,41400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 578,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 579,0
text (MLText
uid 580,0
va (VaSet
)
xt "42000,42400,73700,46000"
st "parallelInBitNb  = periodDiff'length          ( positive )  
parallelOutBitNb = controlAmplitude'length    ( positive )  
serialPortBitNb  = uartBitNb                  ( integer  )  "
)
header ""
)
elements [
(GiElement
name "parallelInBitNb"
type "positive"
value "periodDiff'length"
)
(GiElement
name "parallelOutBitNb"
type "positive"
value "controlAmplitude'length"
)
(GiElement
name "serialPortBitNb"
type "integer"
value "uartBitNb"
)
]
)
viewicon (ZoomableIcon
uid 581,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "42250,36250,43750,37750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*66 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "34000,34000,41250,34000"
pts [
"34000,34000"
"41250,34000"
]
)
start &1
end &52
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
font "Verdana,12,0"
)
xt "34000,32600,37800,34000"
st "clock"
blo "34000,33800"
tm "WireNameMgr"
)
)
on &2
)
*67 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,24000,18000,24000"
pts [
"10000,24000"
"18000,24000"
]
)
start &3
end &46
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
font "Verdana,12,0"
)
xt "6000,21600,18100,23000"
st "controlAmplitude"
blo "6000,22800"
tm "WireNameMgr"
)
)
on &4
)
*68 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "34000,32000,41250,32000"
pts [
"34000,32000"
"41250,32000"
]
)
start &5
end &56
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
font "Verdana,12,0"
)
xt "34000,30600,36400,32000"
st "en"
blo "34000,31800"
tm "WireNameMgr"
)
)
on &6
)
*69 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,30000,41250,30000"
pts [
"34000,30000"
"41250,30000"
]
)
start &7
end &53
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
font "Verdana,12,0"
)
xt "33000,28600,40600,30000"
st "periodDiff"
blo "33000,29800"
tm "WireNameMgr"
)
)
on &8
)
*70 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "34000,36000,41250,36000"
pts [
"34000,36000"
"41250,36000"
]
)
start &9
end &54
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
font "Verdana,12,0"
)
xt "34000,34600,38100,36000"
st "reset"
blo "34000,35800"
tm "WireNameMgr"
)
)
on &10
)
*71 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "82750,24000,90000,24000"
pts [
"90000,24000"
"82750,24000"
]
)
start &11
end &27
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
font "Verdana,12,0"
)
xt "88000,22600,90900,24000"
st "rxD"
blo "88000,23800"
tm "WireNameMgr"
)
)
on &12
)
*72 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "82750,30000,90000,30000"
pts [
"90000,30000"
"82750,30000"
]
)
start &13
end &30
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
font "Verdana,12,0"
)
xt "88000,28600,90900,30000"
st "txD"
blo "88000,29800"
tm "WireNameMgr"
)
)
on &14
)
*73 (Wire
uid 409,0
shape (OrthoPolyLine
uid 410,0
va (VaSet
vasetType 3
)
xt "82750,36000,86000,36000"
pts [
"86000,36000"
"82750,36000"
]
)
end &29
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 416,0
va (VaSet
font "Verdana,12,0"
)
xt "84000,34600,88100,36000"
st "reset"
blo "84000,35800"
tm "WireNameMgr"
)
)
on &10
)
*74 (Wire
uid 417,0
shape (OrthoPolyLine
uid 418,0
va (VaSet
vasetType 3
)
xt "82750,34000,86000,34000"
pts [
"86000,34000"
"82750,34000"
]
)
end &28
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 424,0
va (VaSet
font "Verdana,12,0"
)
xt "84000,32600,87800,34000"
st "clock"
blo "84000,33800"
tm "WireNameMgr"
)
)
on &2
)
*75 (Wire
uid 427,0
shape (OrthoPolyLine
uid 428,0
va (VaSet
vasetType 3
)
xt "58750,34000,65250,34000"
pts [
"58750,34000"
"65250,34000"
]
)
start &59
end &34
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 429,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 430,0
va (VaSet
font "Verdana,12,0"
)
xt "60750,32600,64550,34000"
st "txWr"
blo "60750,33800"
tm "WireNameMgr"
)
)
on &40
)
*76 (Wire
uid 433,0
shape (OrthoPolyLine
uid 434,0
va (VaSet
vasetType 3
)
xt "58750,32000,65250,32000"
pts [
"58750,32000"
"65250,32000"
]
)
start &60
end &32
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 435,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 436,0
va (VaSet
font "Verdana,12,0"
)
xt "60750,30600,64850,32000"
st "txFull"
blo "60750,31800"
tm "WireNameMgr"
)
)
on &41
)
*77 (Wire
uid 439,0
shape (OrthoPolyLine
uid 440,0
va (VaSet
vasetType 3
)
xt "58750,28000,65250,28000"
pts [
"58750,28000"
"65250,28000"
]
)
start &58
end &33
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 441,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 442,0
va (VaSet
font "Verdana,12,0"
)
xt "60750,26600,64350,28000"
st "rxRd"
blo "60750,27800"
tm "WireNameMgr"
)
)
on &42
)
*78 (Wire
uid 445,0
shape (OrthoPolyLine
uid 446,0
va (VaSet
vasetType 3
)
xt "58750,26000,65250,26000"
pts [
"58750,26000"
"65250,26000"
]
)
start &57
end &31
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 447,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 448,0
va (VaSet
font "Verdana,12,0"
)
xt "60750,24600,66650,26000"
st "rxEmpty"
blo "60750,25800"
tm "WireNameMgr"
)
)
on &43
)
*79 (Wire
uid 451,0
shape (OrthoPolyLine
uid 452,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58750,24000,65250,24000"
pts [
"58750,24000"
"65250,24000"
]
)
start &62
end &35
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 453,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 454,0
va (VaSet
font "Verdana,12,0"
)
xt "60750,22600,65750,24000"
st "rxData"
blo "60750,23800"
tm "WireNameMgr"
)
)
on &44
)
*80 (Wire
uid 457,0
shape (OrthoPolyLine
uid 458,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58750,30000,65250,30000"
pts [
"58750,30000"
"65250,30000"
]
)
start &61
end &36
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 459,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 460,0
va (VaSet
font "Verdana,12,0"
)
xt "60750,28600,65750,30000"
st "txData"
blo "60750,29800"
tm "WireNameMgr"
)
)
on &45
)
*81 (Wire
uid 485,0
shape (OrthoPolyLine
uid 486,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,24000,41250,24000"
pts [
"41250,24000"
"34000,24000"
]
)
start &55
end &46
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 490,0
va (VaSet
font "Verdana,12,0"
)
xt "35000,22600,43500,24000"
st "parallelOut"
blo "35000,23800"
tm "WireNameMgr"
)
)
on &50
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *82 (PackageList
uid 129,0
stg "VerticalLayoutStrategy"
textVec [
*83 (Text
uid 130,0
va (VaSet
font "Verdana,9,1"
)
xt "-3000,0,4600,1200"
st "Package List"
blo "-3000,1000"
)
*84 (MLText
uid 131,0
va (VaSet
)
xt "-3000,1200,13900,4800"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 132,0
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
uid 133,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*86 (Text
uid 134,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*87 (MLText
uid 135,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*88 (Text
uid 136,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*89 (MLText
uid 137,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*90 (Text
uid 138,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*91 (MLText
uid 139,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1928,1048"
viewArea "-4432,-1430,122742,67667"
cachedDiagramExtent "-5100,0,95900,66000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 75
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-3000,0"
lastUid 888,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*93 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*94 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3000,6800"
st "I0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*96 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*97 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,1350,6800"
st "I0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*99 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*100 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,1700,6800"
st "I0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*102 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*103 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,1200,6800"
st "I0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*105 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*106 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,550,6800"
st "I0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*108 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*110 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*112 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Verdana,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "-3000,36200,4400,37400"
st "Declarations"
blo "-3000,37200"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "-3000,37400,700,38600"
st "Ports:"
blo "-3000,38400"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,9,1"
)
xt "-3000,44900,2200,46100"
st "Pre User:"
blo "-3000,45900"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,46100,14600,47100"
st "constant uartBitNb : positive := 8;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,9,1"
)
xt "-3000,47000,6500,48200"
st "Diagram Signals:"
blo "-3000,48000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "-3000,36200,3400,37400"
st "Post User:"
blo "-3000,37200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-3000,36200,-3000,36200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 15,0
usingSuid 1
emptyRow *113 (LEmptyRow
)
uid 142,0
optionalChildren [
*114 (RefLabelRowHdr
)
*115 (TitleRowHdr
)
*116 (FilterRowHdr
)
*117 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*118 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*119 (GroupColHdr
tm "GroupColHdrMgr"
)
*120 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*121 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*122 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*123 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*124 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*125 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*126 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 107,0
)
*127 (LeafLogPort
port (LogicalPort
decl (Decl
n "en"
t "std_ulogic"
o 2
suid 3,0
)
)
uid 109,0
)
*128 (LeafLogPort
port (LogicalPort
decl (Decl
n "periodDiff"
t "signed"
b "(periodBitNb-1 downto 0)"
o 3
suid 4,0
)
)
uid 111,0
)
*129 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 5,0
)
)
uid 113,0
)
*130 (LeafLogPort
port (LogicalPort
decl (Decl
n "rxD"
t "std_ulogic"
o 5
suid 6,0
)
)
uid 115,0
)
*131 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "controlAmplitude"
t "unsigned"
b "(controlAmplitudeBitNb-1 downto 0)"
o 6
suid 2,0
)
)
uid 117,0
)
*132 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "txD"
t "std_ulogic"
o 7
suid 7,0
)
)
uid 119,0
)
*133 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txWr"
t "std_ulogic"
o 14
suid 8,0
)
)
uid 461,0
)
*134 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txFull"
t "std_ulogic"
o 13
suid 9,0
)
)
uid 463,0
)
*135 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxRd"
t "std_ulogic"
o 11
suid 10,0
)
)
uid 465,0
)
*136 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 10
suid 11,0
)
)
uid 467,0
)
*137 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(uartBitNb-1 downto 0)"
o 9
suid 12,0
)
)
uid 469,0
)
*138 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(uartBitNb-1 downto 0)"
o 12
suid 13,0
)
)
uid 471,0
)
*139 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "parallelOut"
t "unsigned"
b "(controlAmplitude'high DOWNTO 0)"
o 8
suid 14,0
)
)
uid 491,0
)
]
)
pdm (PhysicalDM
uid 155,0
optionalChildren [
*140 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *141 (MRCItem
litem &113
pos 14
dimension 20
)
uid 157,0
optionalChildren [
*142 (MRCItem
litem &114
pos 0
dimension 20
uid 158,0
)
*143 (MRCItem
litem &115
pos 1
dimension 23
uid 159,0
)
*144 (MRCItem
litem &116
pos 2
hidden 1
dimension 20
uid 160,0
)
*145 (MRCItem
litem &126
pos 0
dimension 20
uid 108,0
)
*146 (MRCItem
litem &127
pos 4
dimension 20
uid 110,0
)
*147 (MRCItem
litem &128
pos 2
dimension 20
uid 112,0
)
*148 (MRCItem
litem &129
pos 1
dimension 20
uid 114,0
)
*149 (MRCItem
litem &130
pos 5
dimension 20
uid 116,0
)
*150 (MRCItem
litem &131
pos 3
dimension 20
uid 118,0
)
*151 (MRCItem
litem &132
pos 6
dimension 20
uid 120,0
)
*152 (MRCItem
litem &133
pos 7
dimension 20
uid 462,0
)
*153 (MRCItem
litem &134
pos 8
dimension 20
uid 464,0
)
*154 (MRCItem
litem &135
pos 9
dimension 20
uid 466,0
)
*155 (MRCItem
litem &136
pos 10
dimension 20
uid 468,0
)
*156 (MRCItem
litem &137
pos 11
dimension 20
uid 470,0
)
*157 (MRCItem
litem &138
pos 12
dimension 20
uid 472,0
)
*158 (MRCItem
litem &139
pos 13
dimension 20
uid 492,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 161,0
optionalChildren [
*159 (MRCItem
litem &117
pos 0
dimension 20
uid 162,0
)
*160 (MRCItem
litem &119
pos 1
dimension 50
uid 163,0
)
*161 (MRCItem
litem &120
pos 2
dimension 100
uid 164,0
)
*162 (MRCItem
litem &121
pos 3
dimension 50
uid 165,0
)
*163 (MRCItem
litem &122
pos 4
dimension 100
uid 166,0
)
*164 (MRCItem
litem &123
pos 5
dimension 100
uid 167,0
)
*165 (MRCItem
litem &124
pos 6
dimension 50
uid 168,0
)
*166 (MRCItem
litem &125
pos 7
dimension 80
uid 169,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 156,0
vaOverrides [
]
)
]
)
uid 141,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *167 (LEmptyRow
)
uid 171,0
optionalChildren [
*168 (RefLabelRowHdr
)
*169 (TitleRowHdr
)
*170 (FilterRowHdr
)
*171 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*172 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*173 (GroupColHdr
tm "GroupColHdrMgr"
)
*174 (NameColHdr
tm "GenericNameColHdrMgr"
)
*175 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*176 (InitColHdr
tm "GenericValueColHdrMgr"
)
*177 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*178 (EolColHdr
tm "GenericEolColHdrMgr"
)
*179 (LogGeneric
generic (GiElement
name "periodBitNb"
type "positive"
value "16"
)
uid 121,0
)
*180 (LogGeneric
generic (GiElement
name "controlAmplitudeBitNb"
type "positive"
value "8"
)
uid 123,0
)
*181 (LogGeneric
generic (GiElement
name "baudRateDivide"
type "positive"
value "2083"
)
uid 527,0
)
]
)
pdm (PhysicalDM
uid 183,0
optionalChildren [
*182 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *183 (MRCItem
litem &167
pos 3
dimension 20
)
uid 185,0
optionalChildren [
*184 (MRCItem
litem &168
pos 0
dimension 20
uid 186,0
)
*185 (MRCItem
litem &169
pos 1
dimension 23
uid 187,0
)
*186 (MRCItem
litem &170
pos 2
hidden 1
dimension 20
uid 188,0
)
*187 (MRCItem
litem &179
pos 0
dimension 20
uid 122,0
)
*188 (MRCItem
litem &180
pos 1
dimension 20
uid 124,0
)
*189 (MRCItem
litem &181
pos 2
dimension 20
uid 526,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 189,0
optionalChildren [
*190 (MRCItem
litem &171
pos 0
dimension 20
uid 190,0
)
*191 (MRCItem
litem &173
pos 1
dimension 50
uid 191,0
)
*192 (MRCItem
litem &174
pos 2
dimension 100
uid 192,0
)
*193 (MRCItem
litem &175
pos 3
dimension 100
uid 193,0
)
*194 (MRCItem
litem &176
pos 4
dimension 50
uid 194,0
)
*195 (MRCItem
litem &177
pos 5
dimension 50
uid 195,0
)
*196 (MRCItem
litem &178
pos 6
dimension 80
uid 196,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 184,0
vaOverrides [
]
)
]
)
uid 170,0
type 1
)
activeModelName "BlockDiag"
)
