<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="example_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="example_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="example_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="example_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="example_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="example_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="example_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="example_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="example_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="example_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="example_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="example_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="example_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="example_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="example_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="example_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="example_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="example_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="example_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="example_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="example_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="example_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="example_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="example_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="example_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="example_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="example_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="example_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="example_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="example_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="example_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="example_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="example_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="example_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="example_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="example_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="example_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1395880787" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1395880787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395881239" xil_pn:in_ck="-7568516684076849977" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1395881239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../rtl/example_top.vhd"/>
      <outfile xil_pn:name="../rtl/iodrp_controller.vhd"/>
      <outfile xil_pn:name="../rtl/iodrp_mcb_controller.vhd"/>
      <outfile xil_pn:name="../rtl/mcb_raw_wrapper.vhd"/>
      <outfile xil_pn:name="../rtl/mcb_soft_calibration.vhd"/>
      <outfile xil_pn:name="../rtl/mcb_soft_calibration_top.vhd"/>
      <outfile xil_pn:name="../rtl/memc3_infrastructure.vhd"/>
      <outfile xil_pn:name="../rtl/memc3_tb_top.vhd"/>
      <outfile xil_pn:name="../rtl/memc3_wrapper.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/afifo.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/cmd_gen.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/cmd_prbs_gen.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/data_prbs_gen.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/init_mem_pattern_ctr.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/mcb_flow_control.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/mcb_traffic_gen.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/rd_data_gen.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/read_data_path.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/read_posted_fifo.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/sp6_data_gen.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/tg_status.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/v6_data_gen.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/wr_data_gen.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/write_data_path.vhd"/>
      <outfile xil_pn:name="tb_example_top.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1395881239" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7931385462242022675" xil_pn:start_ts="1395881239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395881239" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1865680578906550993" xil_pn:start_ts="1395881239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395880787" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2557188660413783437" xil_pn:start_ts="1395880787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395881239" xil_pn:in_ck="-7568516684076849977" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1395881239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../rtl/example_top.vhd"/>
      <outfile xil_pn:name="../rtl/iodrp_controller.vhd"/>
      <outfile xil_pn:name="../rtl/iodrp_mcb_controller.vhd"/>
      <outfile xil_pn:name="../rtl/mcb_raw_wrapper.vhd"/>
      <outfile xil_pn:name="../rtl/mcb_soft_calibration.vhd"/>
      <outfile xil_pn:name="../rtl/mcb_soft_calibration_top.vhd"/>
      <outfile xil_pn:name="../rtl/memc3_infrastructure.vhd"/>
      <outfile xil_pn:name="../rtl/memc3_tb_top.vhd"/>
      <outfile xil_pn:name="../rtl/memc3_wrapper.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/afifo.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/cmd_gen.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/cmd_prbs_gen.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/data_prbs_gen.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/init_mem_pattern_ctr.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/mcb_flow_control.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/mcb_traffic_gen.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/rd_data_gen.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/read_data_path.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/read_posted_fifo.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/sp6_data_gen.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/tg_status.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/v6_data_gen.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/wr_data_gen.vhd"/>
      <outfile xil_pn:name="../rtl/traffic_gen/write_data_path.vhd"/>
      <outfile xil_pn:name="tb_example_top.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1395881242" xil_pn:in_ck="-7568516684076849977" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4594114808033934916" xil_pn:start_ts="1395881239">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1395878317" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1395878317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395878317" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2230513318705037858" xil_pn:start_ts="1395878317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395878317" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2557188660413783437" xil_pn:start_ts="1395878317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395878317" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1395878317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395878317" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1593831117759604892" xil_pn:start_ts="1395878317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395878317" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1395878317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395878317" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6771652881751957571" xil_pn:start_ts="1395878317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395881983" xil_pn:in_ck="-3921284036810825980" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-6628063309542768200" xil_pn:start_ts="1395881941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="example_top.ngc"/>
      <outfile xil_pn:name="example_top.ngr"/>
      <outfile xil_pn:name="example_top.prj"/>
      <outfile xil_pn:name="example_top.stx"/>
      <outfile xil_pn:name="example_top.syr"/>
      <outfile xil_pn:name="example_top.xst"/>
      <outfile xil_pn:name="example_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1395881673" xil_pn:in_ck="-1011480617800704502" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8890308090834516495" xil_pn:start_ts="1395881673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395881993" xil_pn:in_ck="-1648103295420424626" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="9152898491489515124" xil_pn:start_ts="1395881983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="example_top.bld"/>
      <outfile xil_pn:name="example_top.ngd"/>
      <outfile xil_pn:name="example_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1395882014" xil_pn:in_ck="3825900087666918447" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4245753365082497697" xil_pn:start_ts="1395881993">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="example_top.pcf"/>
      <outfile xil_pn:name="example_top_map.map"/>
      <outfile xil_pn:name="example_top_map.mrp"/>
      <outfile xil_pn:name="example_top_map.ngm"/>
      <outfile xil_pn:name="example_top_map.xrpt"/>
      <outfile xil_pn:name="example_top_summary.xml"/>
      <outfile xil_pn:name="example_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1395878492" xil_pn:in_ck="-7788184382499956696" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1395878447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1395878563" xil_pn:in_ck="-1011480617800712127" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="97434230493978268" xil_pn:start_ts="1395878540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1395879801" xil_pn:in_ck="-1011480617800724981" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1395879799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1395878492" xil_pn:in_ck="680472394810145835" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1395878480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
