

================================================================
== Vitis HLS Report for 'hand_num_nn'
================================================================
* Date:           Wed Nov  9 20:50:03 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        gp5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.465 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       46|       46|  0.460 us|  0.460 us|   47|   47|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   25|    1314|   2313|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    327|    -|
|Register         |        -|    -|     367|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   25|    1681|   2640|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   11|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |dadd_64ns_64ns_64_7_full_dsp_1_U4  |dadd_64ns_64ns_64_7_full_dsp_1  |        0|   3|  630|  1141|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U5   |dmul_64ns_64ns_64_7_max_dsp_1   |        0|  11|  342|   586|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U6   |dmul_64ns_64ns_64_7_max_dsp_1   |        0|  11|  342|   586|    0|
    |fpext_32ns_64_2_no_dsp_1_U2        |fpext_32ns_64_2_no_dsp_1        |        0|   0|    0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U3        |fpext_32ns_64_2_no_dsp_1        |        0|   0|    0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U1      |fptrunc_64ns_32_2_no_dsp_1      |        0|   0|    0|     0|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                              |                                |        0|  25| 1314|  2313|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm         |  209|         48|    1|         48|
    |grp_fu_105_p0     |   14|          3|   64|        192|
    |grp_fu_105_p1     |   20|          4|   64|        256|
    |grp_fu_110_p1     |   25|          5|   64|        320|
    |grp_fu_99_p0      |   25|          5|   32|        160|
    |input_r_address0  |   20|          4|    3|         12|
    |input_r_address1  |   14|          3|    3|          9|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  327|         72|  231|        997|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |ap_CS_fsm      |  47|   0|   47|          0|
    |conv2_reg_185  |  64|   0|   64|          0|
    |mul3_reg_200   |  64|   0|   64|          0|
    |reg_123        |  64|   0|   64|          0|
    |reg_128        |  64|   0|   64|          0|
    |reg_134        |  64|   0|   64|          0|
    +---------------+----+----+-----+-----------+
    |Total          | 367|   0|  367|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|   hand_num_nn|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|   hand_num_nn|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|   hand_num_nn|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|   hand_num_nn|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|   hand_num_nn|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|   hand_num_nn|  return value|
|ap_return         |  out|   32|  ap_ctrl_hs|   hand_num_nn|  return value|
|input_r_address0  |  out|    3|   ap_memory|       input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0        |   in|   32|   ap_memory|       input_r|         array|
|input_r_address1  |  out|    3|   ap_memory|       input_r|         array|
|input_r_ce1       |  out|    1|   ap_memory|       input_r|         array|
|input_r_q1        |   in|   32|   ap_memory|       input_r|         array|
+------------------+-----+-----+------------+--------------+--------------+

