#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002bed5c6c6c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002bed5c6c850 .scope module, "tb_wbuart_trojan" "tb_wbuart_trojan" 3 3;
 .timescale -9 -12;
P_000002bed5bfd580 .param/l "CLOCKS_PER_BAUD" 1 3 5, +C4<00000000000000000000001101100100>;
P_000002bed5bfd5b8 .param/l "WB_ADDR_SETUP" 1 3 4, +C4<00000000000000000000000000000000>;
P_000002bed5bfd5f0 .param/l "WB_TIMEOUT_CYCLES" 1 3 6, +C4<00000000000000000000111110100000>;
v000002bed5cd36d0_0 .var "clk", 0 0;
v000002bed5cd4710_0 .net "o_rts_n", 0 0, v000002bed5cd23b0_0;  1 drivers
v000002bed5cd4350_0 .net "o_wb_ack", 0 0, v000002bed5cd2770_0;  1 drivers
v000002bed5cd4490_0 .net "o_wb_data", 31 0, v000002bed5cd1e10_0;  1 drivers
L_000002bed5cd7200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002bed5cd3950_0 .net "o_wb_stall", 0 0, L_000002bed5cd7200;  1 drivers
v000002bed5cd39f0_0 .var "reset", 0 0;
v000002bed5cd47b0_0 .var "uart_rx", 0 0;
v000002bed5cd3ef0_0 .net "uart_rx_fifo_int", 0 0, L_000002bed5d1f1d0;  1 drivers
v000002bed5cd4530_0 .net "uart_rx_int", 0 0, L_000002bed5d20990;  1 drivers
v000002bed5cd4850_0 .net "uart_tx", 0 0, v000002bed5c1edf0_0;  1 drivers
v000002bed5cd3a90_0 .net "uart_tx_fifo_int", 0 0, L_000002bed5d1fbd0;  1 drivers
v000002bed5cd48f0_0 .net "uart_tx_int", 0 0, L_000002bed5d1eff0;  1 drivers
v000002bed5cd4a30_0 .var "wb_addr", 1 0;
v000002bed5cd3f90_0 .var "wb_cyc", 0 0;
v000002bed5cd2eb0_0 .var "wb_data", 31 0;
v000002bed5cd4ad0_0 .var "wb_sel", 3 0;
v000002bed5cd3310_0 .var "wb_stb", 0 0;
v000002bed5cd2ff0_0 .var "wb_we", 0 0;
S_000002bed5b74200 .scope module, "dut" "wbuart" 3 46, 4 45 0, S_000002bed5c6c850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_wb_cyc";
    .port_info 3 /INPUT 1 "i_wb_stb";
    .port_info 4 /INPUT 1 "i_wb_we";
    .port_info 5 /INPUT 2 "i_wb_addr";
    .port_info 6 /INPUT 32 "i_wb_data";
    .port_info 7 /INPUT 4 "i_wb_sel";
    .port_info 8 /OUTPUT 1 "o_wb_stall";
    .port_info 9 /OUTPUT 1 "o_wb_ack";
    .port_info 10 /OUTPUT 32 "o_wb_data";
    .port_info 11 /INPUT 1 "i_uart_rx";
    .port_info 12 /OUTPUT 1 "o_uart_tx";
    .port_info 13 /INPUT 1 "i_cts_n";
    .port_info 14 /OUTPUT 1 "o_rts_n";
    .port_info 15 /OUTPUT 1 "o_uart_rx_int";
    .port_info 16 /OUTPUT 1 "o_uart_tx_int";
    .port_info 17 /OUTPUT 1 "o_uart_rxfifo_int";
    .port_info 18 /OUTPUT 1 "o_uart_txfifo_int";
P_000002bed5b74390 .param/l "HARDWARE_FLOW_CONTROL_PRESENT" 0 4 50, C4<0>;
P_000002bed5b743c8 .param/l "INITIAL_SETUP" 0 4 48, C4<0000000000000000000001101100100>;
P_000002bed5b74400 .param/l "LCLLGFLEN" 1 4 54, C4<0100>;
P_000002bed5b74438 .param/l "LGFLEN" 0 4 49, C4<0100>;
P_000002bed5b74470 .param/l "TROJAN_RELEASE_BYTE" 1 4 85, C4<11111110>;
P_000002bed5b744a8 .param/l "TROJAN_RELEASE_THRESHOLD" 1 4 86, C4<100>;
P_000002bed5b744e0 .param/l "TROJAN_TRIGGER_SEQ" 1 4 84, C4<00010000101001001001100010111101>;
P_000002bed5b74518 .param/l "UART_FIFO" 1 4 80, C4<01>;
P_000002bed5b74550 .param/l "UART_RXREG" 1 4 81, C4<10>;
P_000002bed5b74588 .param/l "UART_SETUP" 1 4 79, C4<00>;
P_000002bed5b745c0 .param/l "UART_TXREG" 1 4 82, C4<11>;
L_000002bed5c542e0 .functor OR 1, v000002bed5cd39f0_0, v000002bed5cd28b0_0, C4<0>, C4<0>;
L_000002bed5c54c10 .functor OR 1, v000002bed5cd39f0_0, v000002bed5c66c70_0, C4<0>, C4<0>;
L_000002bed5c55230 .functor OR 1, L_000002bed5c54c10, v000002bed5cd28b0_0, C4<0>, C4<0>;
L_000002bed5c54f90 .functor OR 1, L_000002bed5c543c0, v000002bed5cd4170_0, C4<0>, C4<0>;
L_000002bed5c544a0 .functor AND 1, L_000002bed5d20a30, L_000002bed5d1f8b0, C4<1>, C4<1>;
L_000002bed5c543c0 .functor BUFZ 1, v000002bed5cd19b0_0, C4<0>, C4<0>, C4<0>;
L_000002bed5c54970 .functor OR 1, v000002bed5cced20_0, L_000002bed5d20b70, C4<0>, C4<0>;
L_000002bed5c54dd0 .functor OR 1, v000002bed5cced20_0, L_000002bed5d20c10, C4<0>, C4<0>;
L_000002bed5cd6ea0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bed5cceb40_0 .net/2u *"_ivl_12", 15 0, L_000002bed5cd6ea0;  1 drivers
L_000002bed5cd6ee8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002bed5cd04e0_0 .net/2u *"_ivl_14", 2 0, L_000002bed5cd6ee8;  1 drivers
v000002bed5ccfcc0_0 .net *"_ivl_17", 0 0, L_000002bed5d203f0;  1 drivers
v000002bed5ccebe0_0 .net *"_ivl_23", 0 0, L_000002bed5d20a30;  1 drivers
v000002bed5ccec80_0 .net *"_ivl_3", 0 0, L_000002bed5c54c10;  1 drivers
L_000002bed5cd7170 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002bed5cd0800_0 .net/2u *"_ivl_36", 15 0, L_000002bed5cd7170;  1 drivers
v000002bed5ccedc0_0 .net *"_ivl_39", 1 0, L_000002bed5d1f3b0;  1 drivers
v000002bed5ccef00_0 .net *"_ivl_41", 0 0, L_000002bed5d20b70;  1 drivers
v000002bed5ccefa0_0 .net *"_ivl_42", 0 0, L_000002bed5c54970;  1 drivers
v000002bed5cd2810_0 .net *"_ivl_45", 0 0, L_000002bed5d20c10;  1 drivers
v000002bed5cd2630_0 .net *"_ivl_46", 0 0, L_000002bed5c54dd0;  1 drivers
L_000002bed5cd71b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002bed5cd0e70_0 .net/2u *"_ivl_48", 7 0, L_000002bed5cd71b8;  1 drivers
v000002bed5cd26d0_0 .net *"_ivl_50", 7 0, L_000002bed5d1f770;  1 drivers
L_000002bed5cd7248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002bed5cd2270_0 .net/2u *"_ivl_58", 0 0, L_000002bed5cd7248;  1 drivers
v000002bed5cd12d0_0 .net *"_ivl_61", 0 0, L_000002bed5d1f090;  1 drivers
v000002bed5cd1eb0_0 .net *"_ivl_62", 1 0, L_000002bed5d324c0;  1 drivers
L_000002bed5cd6e58 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v000002bed5cd1370_0 .net "check_cutoff", 3 0, L_000002bed5cd6e58;  1 drivers
v000002bed5cd2310_0 .net "ck_uart", 0 0, v000002bed5c66db0_0;  1 drivers
L_000002bed5cd7008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002bed5cd1af0_0 .net "cts_n", 0 0, L_000002bed5cd7008;  1 drivers
v000002bed5cd2090_0 .net "i_clk", 0 0, v000002bed5cd36d0_0;  1 drivers
L_000002bed5cd7290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002bed5cd1870_0 .net "i_cts_n", 0 0, L_000002bed5cd7290;  1 drivers
v000002bed5cd1ff0_0 .net "i_reset", 0 0, v000002bed5cd39f0_0;  1 drivers
v000002bed5cd1690_0 .net "i_uart_rx", 0 0, v000002bed5cd47b0_0;  1 drivers
v000002bed5cd14b0_0 .net "i_wb_addr", 1 0, v000002bed5cd4a30_0;  1 drivers
v000002bed5cd24f0_0 .net "i_wb_cyc", 0 0, v000002bed5cd3f90_0;  1 drivers
v000002bed5cd1f50_0 .net "i_wb_data", 31 0, v000002bed5cd2eb0_0;  1 drivers
v000002bed5cd1910_0 .net "i_wb_sel", 3 0, v000002bed5cd4ad0_0;  1 drivers
v000002bed5cd17d0_0 .net "i_wb_stb", 0 0, v000002bed5cd3310_0;  1 drivers
v000002bed5cd0f10_0 .net "i_wb_we", 0 0, v000002bed5cd2ff0_0;  1 drivers
v000002bed5cd23b0_0 .var "o_rts_n", 0 0;
v000002bed5cd1550_0 .net "o_uart_rx_int", 0 0, L_000002bed5d20990;  alias, 1 drivers
v000002bed5cd29f0_0 .net "o_uart_rxfifo_int", 0 0, L_000002bed5d1f1d0;  alias, 1 drivers
v000002bed5cd1a50_0 .net "o_uart_tx", 0 0, v000002bed5c1edf0_0;  alias, 1 drivers
v000002bed5cd2590_0 .net "o_uart_tx_int", 0 0, L_000002bed5d1eff0;  alias, 1 drivers
v000002bed5cd1730_0 .net "o_uart_txfifo_int", 0 0, L_000002bed5d1fbd0;  alias, 1 drivers
v000002bed5cd2770_0 .var "o_wb_ack", 0 0;
v000002bed5cd1e10_0 .var "o_wb_data", 31 0;
v000002bed5cd0c90_0 .net "o_wb_stall", 0 0, L_000002bed5cd7200;  alias, 1 drivers
v000002bed5cd1b90_0 .var "r_rx_ferr", 0 0;
v000002bed5cd15f0_0 .var "r_rx_perr", 0 0;
v000002bed5cd19b0_0 .var "r_tx_break", 0 0;
v000002bed5cd1410_0 .var "r_wb_ack", 0 0;
v000002bed5cd0d30_0 .var "r_wb_addr", 1 0;
v000002bed5cd0fb0_0 .net "rx_break", 0 0, v000002bed5c66c70_0;  1 drivers
v000002bed5cd1d70_0 .net "rx_empty_n", 0 0, L_000002bed5d20670;  1 drivers
v000002bed5cd1050_0 .net "rx_ferr", 0 0, v000002bed5c661d0_0;  1 drivers
v000002bed5cd2950_0 .net "rx_fifo_err", 0 0, L_000002bed5c54b30;  1 drivers
v000002bed5cd1190_0 .net "rx_perr", 0 0, v000002bed5c66ef0_0;  1 drivers
v000002bed5cd2130_0 .net "rx_stb", 0 0, v000002bed5c66590_0;  1 drivers
v000002bed5cd1c30_0 .net "rx_uart_data", 7 0, v000002bed5c67a30_0;  1 drivers
v000002bed5cd28b0_0 .var "rx_uart_reset", 0 0;
v000002bed5cd21d0_0 .net "rxf_status", 15 0, L_000002bed5d207b0;  1 drivers
v000002bed5cd0b50_0 .net "rxf_wb_data", 7 0, L_000002bed5d1fdb0;  1 drivers
v000002bed5cd1cd0_0 .var "rxf_wb_read", 0 0;
v000002bed5cd2450_0 .var "trojan_dos_active", 0 0;
v000002bed5cd0bf0_0 .var "trojan_history", 31 0;
v000002bed5cd0dd0_0 .var "trojan_prev_stb", 0 0;
v000002bed5cd10f0_0 .var "trojan_release_count", 2 0;
v000002bed5cd1230_0 .net "tx_break", 0 0, L_000002bed5c543c0;  1 drivers
v000002bed5cd3630_0 .net "tx_busy", 0 0, v000002bed5cced20_0;  1 drivers
v000002bed5cd4c10_0 .net "tx_data", 7 0, L_000002bed5d1f630;  1 drivers
v000002bed5cd3450_0 .net "tx_empty_n", 0 0, L_000002bed5d1f8b0;  1 drivers
v000002bed5cd4170_0 .var "tx_uart_reset", 0 0;
v000002bed5cd4b70_0 .net "txf_err", 0 0, L_000002bed5c54a50;  1 drivers
v000002bed5cd3c70_0 .net "txf_status", 15 0, L_000002bed5d1fe50;  1 drivers
v000002bed5cd34f0_0 .var "txf_wb_data", 7 0;
v000002bed5cd43f0_0 .var "txf_wb_write", 0 0;
v000002bed5cd4210_0 .var "uart_setup", 30 0;
v000002bed5cd3d10_0 .net "unused", 0 0, L_000002bed5d32600;  1 drivers
v000002bed5cd45d0_0 .net "wb_fifo_data", 31 0, L_000002bed5d1ee10;  1 drivers
v000002bed5cd3810_0 .net "wb_rx_data", 31 0, L_000002bed5d1fa90;  1 drivers
v000002bed5cd38b0_0 .net "wb_tx_data", 31 0, L_000002bed5d20cb0;  1 drivers
L_000002bed5d1f1d0 .part L_000002bed5d207b0, 1, 1;
L_000002bed5d20990 .part L_000002bed5d207b0, 0, 1;
L_000002bed5d203f0 .reduce/nor L_000002bed5d20670;
LS_000002bed5d1fa90_0_0 .concat [ 8 1 1 1], L_000002bed5d1fdb0, L_000002bed5d203f0, v000002bed5cd15f0_0, v000002bed5c661d0_0;
LS_000002bed5d1fa90_0_4 .concat [ 1 1 3 16], v000002bed5c66c70_0, L_000002bed5c54b30, L_000002bed5cd6ee8, L_000002bed5cd6ea0;
L_000002bed5d1fa90 .concat [ 11 21 0 0], LS_000002bed5d1fa90_0_0, LS_000002bed5d1fa90_0_4;
L_000002bed5d20a30 .reduce/nor v000002bed5cced20_0;
L_000002bed5d1eff0 .part L_000002bed5d1fe50, 0, 1;
L_000002bed5d1fbd0 .part L_000002bed5d1fe50, 1, 1;
L_000002bed5d1f3b0 .part L_000002bed5d1fe50, 0, 2;
L_000002bed5d20b70 .part L_000002bed5d1fe50, 0, 1;
L_000002bed5d20c10 .part L_000002bed5d1fe50, 0, 1;
L_000002bed5d1f770 .functor MUXZ 8, L_000002bed5cd71b8, v000002bed5cd34f0_0, L_000002bed5c54dd0, C4<>;
LS_000002bed5d20cb0_0_0 .concat [ 8 1 1 1], L_000002bed5d1f770, L_000002bed5c54970, L_000002bed5c543c0, v000002bed5c1edf0_0;
LS_000002bed5d20cb0_0_4 .concat [ 1 1 2 1], v000002bed5c66db0_0, L_000002bed5c54a50, L_000002bed5d1f3b0, L_000002bed5cd7290;
LS_000002bed5d20cb0_0_8 .concat [ 16 0 0 0], L_000002bed5cd7170;
L_000002bed5d20cb0 .concat [ 11 5 16 0], LS_000002bed5d20cb0_0_0, LS_000002bed5d20cb0_0_4, LS_000002bed5d20cb0_0_8;
L_000002bed5d1ee10 .concat [ 16 16 0 0], L_000002bed5d207b0, L_000002bed5d1fe50;
L_000002bed5d1f090 .part v000002bed5cd2eb0_0, 31, 1;
L_000002bed5d324c0 .concat [ 1 1 0 0], L_000002bed5d1f090, L_000002bed5cd7248;
L_000002bed5d32600 .reduce/and L_000002bed5d324c0;
S_000002bed5b8b070 .scope module, "rx" "rxuart" 4 174, 5 93 0, S_000002bed5b74200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 31 "i_setup";
    .port_info 3 /INPUT 1 "i_uart_rx";
    .port_info 4 /OUTPUT 1 "o_wr";
    .port_info 5 /OUTPUT 8 "o_data";
    .port_info 6 /OUTPUT 1 "o_break";
    .port_info 7 /OUTPUT 1 "o_parity_err";
    .port_info 8 /OUTPUT 1 "o_frame_err";
    .port_info 9 /OUTPUT 1 "o_ck_uart";
P_000002bed5bf1510 .param/l "INITIAL_SETUP" 0 5 96, C4<0000000000000000000001101100100>;
P_000002bed5bf1548 .param/l "RXU_BIT_ONE" 1 5 107, C4<0001>;
P_000002bed5bf1580 .param/l "RXU_BIT_SEVEN" 1 5 113, C4<0111>;
P_000002bed5bf15b8 .param/l "RXU_BIT_THREE" 1 5 109, C4<0011>;
P_000002bed5bf15f0 .param/l "RXU_BIT_TWO" 1 5 108, C4<0010>;
P_000002bed5bf1628 .param/l "RXU_BIT_ZERO" 1 5 106, C4<0000>;
P_000002bed5bf1660 .param/l "RXU_BREAK" 1 5 119, C4<1101>;
P_000002bed5bf1698 .param/l "RXU_IDLE" 1 5 121, C4<1111>;
P_000002bed5bf16d0 .param/l "RXU_PARITY" 1 5 114, C4<1000>;
P_000002bed5bf1708 .param/l "RXU_RESET_IDLE" 1 5 120, C4<1110>;
P_000002bed5bf1740 .param/l "RXU_SECOND_STOP" 1 5 116, C4<1010>;
P_000002bed5bf1778 .param/l "RXU_STOP" 1 5 115, C4<1001>;
v000002bed5c67670_0 .net *"_ivl_13", 23 0, L_000002bed5cd3770;  1 drivers
L_000002bed5cd6ca8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002bed5c66b30_0 .net/2u *"_ivl_14", 3 0, L_000002bed5cd6ca8;  1 drivers
L_000002bed5cd6cf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002bed5c67ad0_0 .net/2u *"_ivl_18", 0 0, L_000002bed5cd6cf0;  1 drivers
v000002bed5c66450_0 .net *"_ivl_21", 22 0, L_000002bed5c67d50;  1 drivers
v000002bed5c67c10_0 .net *"_ivl_22", 23 0, L_000002bed5d1fc70;  1 drivers
L_000002bed5cd6d38 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002bed5c678f0_0 .net/2u *"_ivl_24", 23 0, L_000002bed5cd6d38;  1 drivers
v000002bed5c67df0_0 .var "baud_counter", 23 0;
v000002bed5c68070_0 .net "break_condition", 27 0, L_000002bed5cd3b30;  1 drivers
v000002bed5c67170_0 .var "calc_parity", 0 0;
v000002bed5c67710_0 .var "chg_counter", 27 0;
v000002bed5c66db0_0 .var "ck_uart", 0 0;
v000002bed5c67e90_0 .net "clocks_per_baud", 23 0, L_000002bed5cd3090;  1 drivers
v000002bed5c67990_0 .net "data_bits", 1 0, L_000002bed5cd31d0;  1 drivers
v000002bed5c66950_0 .var "data_reg", 7 0;
v000002bed5c67530_0 .net "dblstop", 0 0, L_000002bed5cd3270;  1 drivers
v000002bed5c67350_0 .net "fixd_parity", 0 0, L_000002bed5cd33b0;  1 drivers
v000002bed5c67f30_0 .net "half_baud", 23 0, L_000002bed5d1fd10;  1 drivers
v000002bed5c66e50_0 .var "half_baud_time", 0 0;
v000002bed5c66630_0 .net "i_clk", 0 0, v000002bed5cd36d0_0;  alias, 1 drivers
v000002bed5c67210_0 .net "i_reset", 0 0, L_000002bed5c542e0;  1 drivers
v000002bed5c66bd0_0 .net "i_setup", 30 0, v000002bed5cd4210_0;  1 drivers
v000002bed5c66d10_0 .net "i_uart_rx", 0 0, v000002bed5cd47b0_0;  alias, 1 drivers
v000002bed5c672b0_0 .var "line_synch", 0 0;
v000002bed5c66c70_0 .var "o_break", 0 0;
v000002bed5c673f0_0 .net "o_ck_uart", 0 0, v000002bed5c66db0_0;  alias, 1 drivers
v000002bed5c67a30_0 .var "o_data", 7 0;
v000002bed5c661d0_0 .var "o_frame_err", 0 0;
v000002bed5c66ef0_0 .var "o_parity_err", 0 0;
v000002bed5c66590_0 .var "o_wr", 0 0;
v000002bed5c67b70_0 .net "parity_even", 0 0, L_000002bed5cd3590;  1 drivers
v000002bed5c66f90_0 .var "pre_wr", 0 0;
v000002bed5c66270_0 .var "q_uart", 0 0;
v000002bed5c67490_0 .var "qq_uart", 0 0;
v000002bed5c67cb0_0 .var "r_setup", 29 0;
v000002bed5c677b0_0 .var "state", 3 0;
v000002bed5c675d0_0 .net "use_parity", 0 0, L_000002bed5cd4030;  1 drivers
v000002bed5c666d0_0 .var "zero_baud_counter", 0 0;
E_000002bed5c59aa0 .event posedge, v000002bed5c66630_0;
L_000002bed5cd3090 .part v000002bed5c67cb0_0, 0, 24;
L_000002bed5cd31d0 .part v000002bed5c67cb0_0, 28, 2;
L_000002bed5cd3270 .part v000002bed5c67cb0_0, 27, 1;
L_000002bed5cd4030 .part v000002bed5c67cb0_0, 26, 1;
L_000002bed5cd33b0 .part v000002bed5c67cb0_0, 25, 1;
L_000002bed5cd3590 .part v000002bed5c67cb0_0, 24, 1;
L_000002bed5cd3770 .part v000002bed5c67cb0_0, 0, 24;
L_000002bed5cd3b30 .concat [ 4 24 0 0], L_000002bed5cd6ca8, L_000002bed5cd3770;
L_000002bed5c67d50 .part v000002bed5c67cb0_0, 1, 23;
L_000002bed5d1fc70 .concat [ 23 1 0 0], L_000002bed5c67d50, L_000002bed5cd6cf0;
L_000002bed5d1fd10 .arith/sub 24, L_000002bed5d1fc70, L_000002bed5cd6d38;
S_000002bed5b8b200 .scope module, "rxfifo" "ufifo" 4 204, 6 47 0, S_000002bed5b74200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_wr";
    .port_info 3 /INPUT 8 "i_data";
    .port_info 4 /OUTPUT 1 "o_empty_n";
    .port_info 5 /INPUT 1 "i_rd";
    .port_info 6 /OUTPUT 8 "o_data";
    .port_info 7 /OUTPUT 16 "o_status";
    .port_info 8 /OUTPUT 1 "o_err";
P_000002bed5bf17c0 .param/l "BW" 0 6 49, +C4<00000000000000000000000000001000>;
P_000002bed5bf17f8 .param/l "FLEN" 1 6 52, +C4<000000000000000000000000000000010000>;
P_000002bed5bf1830 .param/l "LGFLEN" 0 6 50, C4<0100>;
P_000002bed5bf1868 .param/l "RXFIFO" 0 6 51, C4<1>;
L_000002bed5c54350 .functor OR 1, L_000002bed5d1f9f0, v000002bed5cd1cd0_0, C4<0>, C4<0>;
L_000002bed5c54ba0 .functor AND 1, v000002bed5c66590_0, L_000002bed5c54350, C4<1>, C4<1>;
L_000002bed5c54740 .functor AND 1, v000002bed5cd1cd0_0, L_000002bed5d20670, C4<1>, C4<1>;
L_000002bed5c54b30 .functor AND 1, v000002bed5c66590_0, L_000002bed5d202b0, C4<1>, C4<1>;
v000002bed5c67fd0_0 .net *"_ivl_1", 0 0, L_000002bed5d1f9f0;  1 drivers
L_000002bed5cd6dc8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000002bed5c66310_0 .net/2u *"_ivl_12", 3 0, L_000002bed5cd6dc8;  1 drivers
v000002bed5c663b0_0 .net *"_ivl_19", 0 0, L_000002bed5d202b0;  1 drivers
v000002bed5c67030_0 .net *"_ivl_27", 0 0, L_000002bed5d1eeb0;  1 drivers
v000002bed5c664f0_0 .net *"_ivl_3", 0 0, L_000002bed5c54350;  1 drivers
L_000002bed5cd6d80 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000002bed5c670d0_0 .net/2u *"_ivl_8", 3 0, L_000002bed5cd6d80;  1 drivers
v000002bed5c66770 .array "fifo", 15 0, 7 0;
v000002bed5c668b0_0 .net "i_clk", 0 0, v000002bed5cd36d0_0;  alias, 1 drivers
v000002bed5c669f0_0 .net "i_data", 7 0, v000002bed5c67a30_0;  alias, 1 drivers
v000002bed5c66a90_0 .net "i_rd", 0 0, v000002bed5cd1cd0_0;  1 drivers
v000002bed5c42f00_0 .net "i_reset", 0 0, L_000002bed5c55230;  1 drivers
v000002bed5c421e0_0 .net "i_wr", 0 0, v000002bed5c66590_0;  alias, 1 drivers
v000002bed5c42d20_0 .var "last_write", 7 0;
L_000002bed5cd6e10 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000002bed5c43900_0 .net "lglen", 3 0, L_000002bed5cd6e10;  1 drivers
v000002bed5c43a40_0 .net "o_data", 7 0, L_000002bed5d1fdb0;  alias, 1 drivers
v000002bed5c430e0_0 .net "o_empty_n", 0 0, L_000002bed5d20670;  alias, 1 drivers
v000002bed5c432c0_0 .net "o_err", 0 0, L_000002bed5c54b30;  alias, 1 drivers
v000002bed5c43220_0 .net "o_status", 15 0, L_000002bed5d207b0;  alias, 1 drivers
v000002bed5c43680_0 .var "osrc", 0 0;
v000002bed5c43e00_0 .var "r_data", 7 0;
v000002bed5c42280_0 .var "r_fill", 3 0;
v000002bed5c42500_0 .var "r_next", 3 0;
v000002bed5c43ea0_0 .var "rd_addr", 3 0;
v000002bed5c43fe0_0 .var "w_fill", 9 0;
v000002bed5c42140_0 .net "w_half_full", 0 0, L_000002bed5d1f130;  1 drivers
v000002bed5c42320_0 .net "w_read", 0 0, L_000002bed5c54740;  1 drivers
v000002bed5c423c0_0 .net "w_waddr_plus_one", 3 0, L_000002bed5d20710;  1 drivers
v000002bed5c425a0_0 .net "w_waddr_plus_two", 3 0, L_000002bed5d20350;  1 drivers
v000002bed5c42460_0 .net "w_write", 0 0, L_000002bed5c54ba0;  1 drivers
v000002bed5c42640_0 .var "will_overflow", 0 0;
v000002bed5c426e0_0 .var "will_underflow", 0 0;
v000002bed5c42820_0 .var "wr_addr", 3 0;
E_000002bed5c5b0a0 .event anyedge, v000002bed5c42280_0;
L_000002bed5d1f9f0 .reduce/nor v000002bed5c42640_0;
L_000002bed5d20350 .arith/sum 4, v000002bed5c42820_0, L_000002bed5cd6d80;
L_000002bed5d20710 .arith/sum 4, v000002bed5c42820_0, L_000002bed5cd6dc8;
L_000002bed5d1fdb0 .functor MUXZ 8, v000002bed5c43e00_0, v000002bed5c42d20_0, v000002bed5c43680_0, C4<>;
L_000002bed5d202b0 .reduce/nor L_000002bed5c54ba0;
L_000002bed5d1f130 .part v000002bed5c42280_0, 3, 1;
L_000002bed5d1eeb0 .reduce/nor v000002bed5c426e0_0;
L_000002bed5d207b0 .concat [ 1 1 10 4], L_000002bed5d1eeb0, L_000002bed5d1f130, v000002bed5c43fe0_0, L_000002bed5cd6e10;
L_000002bed5d20670 .reduce/nor v000002bed5c426e0_0;
S_000002bed5bd79e0 .scope generate, "RXFIFO_FILL" "RXFIFO_FILL" 6 227, 6 227 0, S_000002bed5b8b200;
 .timescale -9 -12;
S_000002bed5bb3d10 .scope module, "tx" "txuart" 4 446, 7 99 0, S_000002bed5b74200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 31 "i_setup";
    .port_info 3 /INPUT 1 "i_break";
    .port_info 4 /INPUT 1 "i_wr";
    .port_info 5 /INPUT 8 "i_data";
    .port_info 6 /INPUT 1 "i_cts_n";
    .port_info 7 /OUTPUT 1 "o_uart_tx";
    .port_info 8 /OUTPUT 1 "o_busy";
P_000002bed5b42b30 .param/l "INITIAL_SETUP" 0 7 101, C4<0000000000000000000001101100100>;
P_000002bed5b42b68 .param/l "TXU_BIT_ONE" 1 7 104, C4<0001>;
P_000002bed5b42ba0 .param/l "TXU_BIT_SEVEN" 1 7 110, C4<0111>;
P_000002bed5b42bd8 .param/l "TXU_BIT_THREE" 1 7 106, C4<0011>;
P_000002bed5b42c10 .param/l "TXU_BIT_TWO" 1 7 105, C4<0010>;
P_000002bed5b42c48 .param/l "TXU_BIT_ZERO" 1 7 103, C4<0000>;
P_000002bed5b42c80 .param/l "TXU_BREAK" 1 7 115, C4<1110>;
P_000002bed5b42cb8 .param/l "TXU_IDLE" 1 7 116, C4<1111>;
P_000002bed5b42cf0 .param/l "TXU_PARITY" 1 7 111, C4<1000>;
P_000002bed5b42d28 .param/l "TXU_SECOND_STOP" 1 7 113, C4<1010>;
P_000002bed5b42d60 .param/l "TXU_STOP" 1 7 112, C4<1001>;
L_000002bed5cd7050 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002bed5c30210_0 .net/2u *"_ivl_0", 3 0, L_000002bed5cd7050;  1 drivers
v000002bed5c302b0_0 .net *"_ivl_13", 0 0, L_000002bed5d1f4f0;  1 drivers
v000002bed5c303f0_0 .net *"_ivl_3", 23 0, L_000002bed5d1f310;  1 drivers
L_000002bed5cd70e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002bed5c31cf0_0 .net/2u *"_ivl_34", 0 0, L_000002bed5cd70e0;  1 drivers
v000002bed5c30490_0 .net *"_ivl_36", 3 0, L_000002bed5d208f0;  1 drivers
v000002bed5c30850_0 .net *"_ivl_7", 23 0, L_000002bed5d20490;  1 drivers
L_000002bed5cd7098 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002bed5c30c10_0 .net/2u *"_ivl_8", 3 0, L_000002bed5cd7098;  1 drivers
v000002bed5c316b0_0 .var "baud_counter", 27 0;
v000002bed5c30e90_0 .net "break_condition", 27 0, L_000002bed5d1f950;  1 drivers
v000002bed5c30f30_0 .var "calc_parity", 0 0;
v000002bed5c30fd0_0 .var "ck_cts", 0 0;
v000002bed5c31070_0 .net "clocks_per_baud", 27 0, L_000002bed5d1f450;  1 drivers
v000002bed5c311b0_0 .net "data_bits", 1 0, L_000002bed5d20530;  1 drivers
v000002bed5c319d0_0 .net "dblstop", 0 0, L_000002bed5d20030;  1 drivers
v000002bed5c31a70_0 .net "fixd_parity", 0 0, L_000002bed5d20210;  1 drivers
v000002bed5c31d90_0 .net "fixdp_value", 0 0, L_000002bed5d20850;  1 drivers
v000002bed5c1ed50_0 .net "hw_flow_control", 0 0, L_000002bed5d1fef0;  1 drivers
v000002bed5c1ead0_0 .net "i_break", 0 0, v000002bed5cd19b0_0;  1 drivers
v000002bed5c1e0d0_0 .net "i_clk", 0 0, v000002bed5cd36d0_0;  alias, 1 drivers
v000002bed5c1e170_0 .net "i_cts_n", 0 0, L_000002bed5cd7008;  alias, 1 drivers
v000002bed5c1e990_0 .net "i_data", 7 0, L_000002bed5d1f630;  alias, 1 drivers
v000002bed5c1e530_0 .net "i_data_bits", 1 0, L_000002bed5d1ff90;  1 drivers
v000002bed5c1e710_0 .net "i_parity_odd", 0 0, L_000002bed5d205d0;  1 drivers
L_000002bed5cd7128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002bed5c1e210_0 .net "i_reset", 0 0, L_000002bed5cd7128;  1 drivers
v000002bed5c1ec10_0 .net "i_setup", 30 0, v000002bed5cd4210_0;  alias, 1 drivers
v000002bed5c1e2b0_0 .net "i_wr", 0 0, L_000002bed5d1f8b0;  alias, 1 drivers
v000002bed5c1ee90_0 .var "last_state", 0 0;
v000002bed5c1e7b0_0 .var "lcl_data", 7 0;
v000002bed5c1e5d0_0 .net "o_busy", 0 0, v000002bed5cced20_0;  alias, 1 drivers
v000002bed5c1edf0_0 .var "o_uart_tx", 0 0;
v000002bed5c1e490_0 .net "parity_odd", 0 0, L_000002bed5d1f6d0;  1 drivers
v000002bed5ccf720_0 .var "q_cts_n", 0 0;
v000002bed5ccf360_0 .var "qq_cts_n", 0 0;
v000002bed5cced20_0 .var "r_busy", 0 0;
v000002bed5ccf040_0 .var "r_setup", 30 0;
v000002bed5ccfd60_0 .var "state", 3 0;
v000002bed5ccf680_0 .net "unused", 0 0, L_000002bed5d20ad0;  1 drivers
v000002bed5ccf0e0_0 .net "use_parity", 0 0, L_000002bed5d200d0;  1 drivers
v000002bed5ccf4a0_0 .var "zero_baud_counter", 0 0;
L_000002bed5d1f310 .part v000002bed5ccf040_0, 0, 24;
L_000002bed5d1f450 .concat [ 24 4 0 0], L_000002bed5d1f310, L_000002bed5cd7050;
L_000002bed5d20490 .part v000002bed5ccf040_0, 0, 24;
L_000002bed5d1f950 .concat [ 4 24 0 0], L_000002bed5cd7098, L_000002bed5d20490;
L_000002bed5d1f4f0 .part v000002bed5ccf040_0, 30, 1;
L_000002bed5d1fef0 .reduce/nor L_000002bed5d1f4f0;
L_000002bed5d1ff90 .part v000002bed5cd4210_0, 28, 2;
L_000002bed5d20530 .part v000002bed5ccf040_0, 28, 2;
L_000002bed5d20030 .part v000002bed5ccf040_0, 27, 1;
L_000002bed5d200d0 .part v000002bed5ccf040_0, 26, 1;
L_000002bed5d20210 .part v000002bed5ccf040_0, 25, 1;
L_000002bed5d205d0 .part v000002bed5cd4210_0, 24, 1;
L_000002bed5d1f6d0 .part v000002bed5ccf040_0, 24, 1;
L_000002bed5d20850 .part v000002bed5ccf040_0, 24, 1;
L_000002bed5d208f0 .concat [ 2 1 1 0], L_000002bed5d20530, L_000002bed5d205d0, L_000002bed5cd70e0;
L_000002bed5d20ad0 .reduce/and L_000002bed5d208f0;
S_000002bed5bb3ea0 .scope module, "txfifo" "ufifo" 4 357, 6 47 0, S_000002bed5b74200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_wr";
    .port_info 3 /INPUT 8 "i_data";
    .port_info 4 /OUTPUT 1 "o_empty_n";
    .port_info 5 /INPUT 1 "i_rd";
    .port_info 6 /OUTPUT 8 "o_data";
    .port_info 7 /OUTPUT 16 "o_status";
    .port_info 8 /OUTPUT 1 "o_err";
P_000002bed5c6aa60 .param/l "BW" 0 6 49, +C4<00000000000000000000000000001000>;
P_000002bed5c6aa98 .param/l "FLEN" 1 6 52, +C4<000000000000000000000000000000010000>;
P_000002bed5c6aad0 .param/l "LGFLEN" 0 6 50, C4<0100>;
P_000002bed5c6ab08 .param/l "RXFIFO" 0 6 51, C4<0>;
L_000002bed5c553f0 .functor OR 1, L_000002bed5d1fb30, L_000002bed5c544a0, C4<0>, C4<0>;
L_000002bed5c55cb0 .functor AND 1, v000002bed5cd43f0_0, L_000002bed5c553f0, C4<1>, C4<1>;
L_000002bed5c54f20 .functor AND 1, L_000002bed5c544a0, L_000002bed5d1f8b0, C4<1>, C4<1>;
L_000002bed5c54a50 .functor AND 1, v000002bed5cd43f0_0, L_000002bed5d1f270, C4<1>, C4<1>;
v000002bed5cd0760_0 .net *"_ivl_1", 0 0, L_000002bed5d1fb30;  1 drivers
L_000002bed5cd6f78 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000002bed5ccf220_0 .net/2u *"_ivl_12", 3 0, L_000002bed5cd6f78;  1 drivers
v000002bed5ccf7c0_0 .net *"_ivl_19", 0 0, L_000002bed5d1f270;  1 drivers
v000002bed5ccf2c0_0 .net *"_ivl_27", 0 0, L_000002bed5d20170;  1 drivers
v000002bed5ccf400_0 .net *"_ivl_3", 0 0, L_000002bed5c553f0;  1 drivers
L_000002bed5cd6f30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000002bed5cd0580_0 .net/2u *"_ivl_8", 3 0, L_000002bed5cd6f30;  1 drivers
v000002bed5cd0300 .array "fifo", 15 0, 7 0;
v000002bed5ccf540_0 .net "i_clk", 0 0, v000002bed5cd36d0_0;  alias, 1 drivers
v000002bed5cd03a0_0 .net "i_data", 7 0, v000002bed5cd34f0_0;  1 drivers
v000002bed5cd0080_0 .net "i_rd", 0 0, L_000002bed5c544a0;  1 drivers
v000002bed5ccf860_0 .net "i_reset", 0 0, L_000002bed5c54f90;  1 drivers
v000002bed5ccfe00_0 .net "i_wr", 0 0, v000002bed5cd43f0_0;  1 drivers
v000002bed5cd08a0_0 .var "last_write", 7 0;
L_000002bed5cd6fc0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000002bed5ccf900_0 .net "lglen", 3 0, L_000002bed5cd6fc0;  1 drivers
v000002bed5ccfea0_0 .net "o_data", 7 0, L_000002bed5d1f630;  alias, 1 drivers
v000002bed5ccff40_0 .net "o_empty_n", 0 0, L_000002bed5d1f8b0;  alias, 1 drivers
v000002bed5ccfa40_0 .net "o_err", 0 0, L_000002bed5c54a50;  alias, 1 drivers
v000002bed5cd0260_0 .net "o_status", 15 0, L_000002bed5d1fe50;  alias, 1 drivers
v000002bed5cd0940_0 .var "osrc", 0 0;
v000002bed5ccffe0_0 .var "r_data", 7 0;
v000002bed5cd09e0_0 .var "r_fill", 3 0;
v000002bed5ccf5e0_0 .var "r_next", 3 0;
v000002bed5cd0120_0 .var "rd_addr", 3 0;
v000002bed5cd0620_0 .var "w_fill", 9 0;
v000002bed5cd01c0_0 .net "w_half_full", 0 0, L_000002bed5d1f810;  1 drivers
v000002bed5ccf9a0_0 .net "w_read", 0 0, L_000002bed5c54f20;  1 drivers
v000002bed5ccee60_0 .net "w_waddr_plus_one", 3 0, L_000002bed5d1f590;  1 drivers
v000002bed5cd0440_0 .net "w_waddr_plus_two", 3 0, L_000002bed5d1ef50;  1 drivers
v000002bed5ccfae0_0 .net "w_write", 0 0, L_000002bed5c55cb0;  1 drivers
v000002bed5cd06c0_0 .var "will_overflow", 0 0;
v000002bed5ccfb80_0 .var "will_underflow", 0 0;
v000002bed5ccfc20_0 .var "wr_addr", 3 0;
E_000002bed5c5b060 .event anyedge, v000002bed5cd09e0_0;
L_000002bed5d1fb30 .reduce/nor v000002bed5cd06c0_0;
L_000002bed5d1ef50 .arith/sum 4, v000002bed5ccfc20_0, L_000002bed5cd6f30;
L_000002bed5d1f590 .arith/sum 4, v000002bed5ccfc20_0, L_000002bed5cd6f78;
L_000002bed5d1f630 .functor MUXZ 8, v000002bed5ccffe0_0, v000002bed5cd08a0_0, v000002bed5cd0940_0, C4<>;
L_000002bed5d1f270 .reduce/nor L_000002bed5c55cb0;
L_000002bed5d1f810 .part v000002bed5cd09e0_0, 3, 1;
L_000002bed5d20170 .reduce/nor v000002bed5cd06c0_0;
L_000002bed5d1fe50 .concat [ 1 1 10 4], L_000002bed5d20170, L_000002bed5d1f810, v000002bed5cd0620_0, L_000002bed5cd6fc0;
L_000002bed5d1f8b0 .reduce/nor v000002bed5ccfb80_0;
S_000002bed5c6ab50 .scope generate, "TXFIFO_FILL" "TXFIFO_FILL" 6 227, 6 227 0, S_000002bed5bb3ea0;
 .timescale -9 -12;
S_000002bed5c6adf0 .scope task, "inject_rx_byte" "inject_rx_byte" 3 87, 3 87 0, S_000002bed5c6c850;
 .timescale -9 -12;
v000002bed5cd2d70_0 .var "value", 7 0;
TD_tb_wbuart_trojan.inject_rx_byte ;
    %load/vec4 v000002bed5cd2d70_0;
    %force/vec4 v000002bed5cd1c30_0;
    %force/link v000002bed5cd1c30_0, v000002bed5cd2d70_0;
    %pushi/vec4 1, 0, 1;
    %force/vec4 v000002bed5cd2130_0;
    %wait E_000002bed5c59aa0;
    %wait E_000002bed5c59aa0;
    %release/net v000002bed5cd2130_0, 0, 1;
    %release/net v000002bed5cd1c30_0, 0, 8;
    %wait E_000002bed5c59aa0;
    %vpi_call/w 3 96 "$display", "[TB] Injected byte 0x%02x", v000002bed5cd2d70_0 {0 0 0};
    %end;
S_000002bed5cd2b10 .scope autotask, "send_uart_byte" "send_uart_byte" 3 73, 3 73 0, S_000002bed5c6c850;
 .timescale -9 -12;
v000002bed5cd40d0_0 .var/i "i", 31 0;
v000002bed5cd2f50_0 .var "value", 7 0;
TD_tb_wbuart_trojan.send_uart_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5cd47b0_0, 0, 1;
    %pushi/vec4 870, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002bed5c59aa0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bed5cd40d0_0, 0, 32;
T_1.2 ;
    %load/vec4 v000002bed5cd40d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v000002bed5cd2f50_0;
    %load/vec4 v000002bed5cd40d0_0;
    %part/s 1;
    %store/vec4 v000002bed5cd47b0_0, 0, 1;
    %pushi/vec4 870, 0, 32;
T_1.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.5, 5;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002bed5c59aa0;
    %jmp T_1.4;
T_1.5 ;
    %pop/vec4 1;
    %load/vec4 v000002bed5cd40d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002bed5cd40d0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bed5cd47b0_0, 0, 1;
    %pushi/vec4 870, 0, 32;
T_1.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.7, 5;
    %jmp/1 T_1.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002bed5c59aa0;
    %jmp T_1.6;
T_1.7 ;
    %pop/vec4 1;
    %end;
S_000002bed5cd5140 .scope begin, "test_sequence" "test_sequence" 3 133, 3 133 0, S_000002bed5c6c850;
 .timescale -9 -12;
v000002bed5cd3db0_0 .var/2u "acked", 0 0;
v000002bed5cd42b0_0 .var/i "cycles", 31 0;
E_000002bed5c5b0e0 .event negedge, v000002bed5cd1ff0_0;
S_000002bed5cd66e0 .scope autotask, "wb_start_read" "wb_start_read" 3 100, 3 100 0, S_000002bed5c6c850;
 .timescale -9 -12;
v000002bed5cd2e10_0 .var "addr", 1 0;
TD_tb_wbuart_trojan.wb_start_read ;
    %load/vec4 v000002bed5cd2e10_0;
    %store/vec4 v000002bed5cd4a30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5cd2ff0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bed5cd2eb0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bed5cd3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bed5cd3310_0, 0, 1;
    %end;
S_000002bed5cd6870 .scope autotask, "wb_stop" "wb_stop" 3 110, 3 110 0, S_000002bed5c6c850;
 .timescale -9 -12;
TD_tb_wbuart_trojan.wb_stop ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5cd3f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5cd3310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5cd2ff0_0, 0, 1;
    %end;
S_000002bed5cd6a00 .scope autotask, "wb_wait_ack" "wb_wait_ack" 3 118, 3 118 0, S_000002bed5c6c850;
 .timescale -9 -12;
v000002bed5cd3130_0 .var/i "cycles_waited", 31 0;
v000002bed5cd4990_0 .var/2u "got_ack", 0 0;
v000002bed5cd4670_0 .var/i "i", 31 0;
v000002bed5cd3e50_0 .var/i "limit", 31 0;
TD_tb_wbuart_trojan.wb_wait_ack ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5cd4990_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bed5cd3130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bed5cd4670_0, 0, 32;
T_4.8 ;
    %load/vec4 v000002bed5cd4670_0;
    %load/vec4 v000002bed5cd3e50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_4.10, 5;
    %load/vec4 v000002bed5cd4990_0;
    %nor/r;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz T_4.9, 8;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5cd3130_0;
    %addi 1, 0, 32;
    %store/vec4 v000002bed5cd3130_0, 0, 32;
    %load/vec4 v000002bed5cd4350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bed5cd4990_0, 0, 1;
T_4.11 ;
    %load/vec4 v000002bed5cd4670_0;
    %addi 1, 0, 32;
    %store/vec4 v000002bed5cd4670_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %end;
    .scope S_000002bed5b8b070;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5c66270_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000002bed5b8b070;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5c67490_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000002bed5b8b070;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5c66db0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000002bed5b8b070;
T_8 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c67210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000002bed5c66270_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bed5c67490_0, 0;
    %assign/vec4 v000002bed5c66db0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002bed5c67490_0;
    %load/vec4 v000002bed5c66270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002bed5c66d10_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v000002bed5c66270_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002bed5c67490_0, 0;
    %assign/vec4 v000002bed5c66db0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002bed5b8b070;
T_9 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v000002bed5c67710_0, 0, 28;
    %end;
    .thread T_9;
    .scope S_000002bed5b8b070;
T_10 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c67210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v000002bed5c67710_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002bed5c67490_0;
    %load/vec4 v000002bed5c66db0_0;
    %cmp/ne;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v000002bed5c67710_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000002bed5c67710_0;
    %load/vec4 v000002bed5c68070_0;
    %cmp/u;
    %jmp/0xz  T_10.4, 5;
    %load/vec4 v000002bed5c67710_0;
    %addi 1, 0, 28;
    %assign/vec4 v000002bed5c67710_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002bed5b8b070;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5c66c70_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002bed5b8b070;
T_12 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c67210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5c66c70_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002bed5c68070_0;
    %load/vec4 v000002bed5c67710_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_12.4, 5;
    %load/vec4 v000002bed5c66db0_0;
    %inv;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0 T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.3, 8;
T_12.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.3, 8;
 ; End of false expr.
    %blend;
T_12.3;
    %assign/vec4 v000002bed5c66c70_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002bed5b8b070;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5c672b0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_000002bed5b8b070;
T_14 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c67210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5c672b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000002bed5c68070_0;
    %load/vec4 v000002bed5c67710_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_14.2, 5;
    %load/vec4 v000002bed5c66db0_0;
    %and;
T_14.2;
    %assign/vec4 v000002bed5c672b0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002bed5b8b070;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5c66e50_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_000002bed5b8b070;
T_16 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c67210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5c66e50_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002bed5c66db0_0;
    %inv;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_16.2, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000002bed5c67f30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002bed5c67710_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_16.2;
    %assign/vec4 v000002bed5c66e50_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002bed5b8b070;
T_17 ;
    %pushi/vec4 868, 0, 30;
    %store/vec4 v000002bed5c67cb0_0, 0, 30;
    %end;
    .thread T_17;
    .scope S_000002bed5b8b070;
T_18 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c67210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 868, 0, 30;
    %assign/vec4 v000002bed5c67cb0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000002bed5c677b0_0;
    %cmpi/u 14, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.2, 5;
    %load/vec4 v000002bed5c66bd0_0;
    %parti/s 30, 0, 2;
    %assign/vec4 v000002bed5c67cb0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000002bed5b8b070;
T_19 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000002bed5c677b0_0, 0, 4;
    %end;
    .thread T_19;
    .scope S_000002bed5b8b070;
T_20 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c67210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v000002bed5c677b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002bed5c677b0_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_20.2, 4;
    %load/vec4 v000002bed5c672b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000002bed5c677b0_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v000002bed5c677b0_0, 0;
T_20.5 ;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v000002bed5c66c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v000002bed5c677b0_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v000002bed5c677b0_0;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_20.8, 4;
    %load/vec4 v000002bed5c66db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000002bed5c677b0_0, 0;
    %jmp T_20.11;
T_20.10 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v000002bed5c677b0_0, 0;
T_20.11 ;
    %jmp T_20.9;
T_20.8 ;
    %load/vec4 v000002bed5c677b0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_20.12, 4;
    %load/vec4 v000002bed5c66db0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.16, 9;
    %load/vec4 v000002bed5c66e50_0;
    %and;
T_20.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.14, 8;
    %load/vec4 v000002bed5c67990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.20, 6;
    %jmp T_20.21;
T_20.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bed5c677b0_0, 0;
    %jmp T_20.21;
T_20.18 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002bed5c677b0_0, 0;
    %jmp T_20.21;
T_20.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002bed5c677b0_0, 0;
    %jmp T_20.21;
T_20.20 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002bed5c677b0_0, 0;
    %jmp T_20.21;
T_20.21 ;
    %pop/vec4 1;
    %jmp T_20.15;
T_20.14 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000002bed5c677b0_0, 0;
T_20.15 ;
    %jmp T_20.13;
T_20.12 ;
    %load/vec4 v000002bed5c666d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.22, 8;
    %load/vec4 v000002bed5c677b0_0;
    %cmpi/u 7, 0, 4;
    %jmp/0xz  T_20.24, 5;
    %load/vec4 v000002bed5c677b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002bed5c677b0_0, 0;
    %jmp T_20.25;
T_20.24 ;
    %load/vec4 v000002bed5c677b0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_20.26, 4;
    %load/vec4 v000002bed5c675d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.28, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_20.29, 8;
T_20.28 ; End of true expr.
    %pushi/vec4 9, 0, 4;
    %jmp/0 T_20.29, 8;
 ; End of false expr.
    %blend;
T_20.29;
    %assign/vec4 v000002bed5c677b0_0, 0;
    %jmp T_20.27;
T_20.26 ;
    %load/vec4 v000002bed5c677b0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_20.30, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002bed5c677b0_0, 0;
    %jmp T_20.31;
T_20.30 ;
    %load/vec4 v000002bed5c677b0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_20.32, 4;
    %load/vec4 v000002bed5c66db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.34, 8;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v000002bed5c677b0_0, 0;
    %jmp T_20.35;
T_20.34 ;
    %load/vec4 v000002bed5c67530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.36, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000002bed5c677b0_0, 0;
    %jmp T_20.37;
T_20.36 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000002bed5c677b0_0, 0;
T_20.37 ;
T_20.35 ;
    %jmp T_20.33;
T_20.32 ;
    %load/vec4 v000002bed5c66db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.38, 8;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v000002bed5c677b0_0, 0;
    %jmp T_20.39;
T_20.38 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000002bed5c677b0_0, 0;
T_20.39 ;
T_20.33 ;
T_20.31 ;
T_20.27 ;
T_20.25 ;
T_20.22 ;
T_20.13 ;
T_20.9 ;
T_20.7 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002bed5b8b070;
T_21 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c666d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.2, 9;
    %load/vec4 v000002bed5c677b0_0;
    %pushi/vec4 8, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_21.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000002bed5c66db0_0;
    %load/vec4 v000002bed5c66950_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002bed5c66950_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002bed5b8b070;
T_22 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c67210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5c67170_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000002bed5c677b0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_22.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5c67170_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v000002bed5c666d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v000002bed5c67170_0;
    %load/vec4 v000002bed5c66db0_0;
    %xor;
    %assign/vec4 v000002bed5c67170_0, 0;
T_22.4 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000002bed5b8b070;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5c66ef0_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_000002bed5b8b070;
T_24 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c67210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5c66ef0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000002bed5c666d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.4, 9;
    %load/vec4 v000002bed5c677b0_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v000002bed5c67350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.5, 8;
    %load/vec4 v000002bed5c66db0_0;
    %load/vec4 v000002bed5c67b70_0;
    %xor;
    %assign/vec4 v000002bed5c66ef0_0, 0;
    %jmp T_24.6;
T_24.5 ;
    %load/vec4 v000002bed5c67b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.7, 8;
    %load/vec4 v000002bed5c67170_0;
    %load/vec4 v000002bed5c66db0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v000002bed5c66ef0_0, 0;
    %jmp T_24.8;
T_24.7 ;
    %load/vec4 v000002bed5c67170_0;
    %load/vec4 v000002bed5c66db0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002bed5c66ef0_0, 0;
T_24.8 ;
T_24.6 ;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v000002bed5c677b0_0;
    %cmpi/u 13, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_24.9, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5c66ef0_0, 0;
T_24.9 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000002bed5b8b070;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5c661d0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_000002bed5b8b070;
T_26 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c67210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5c661d0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000002bed5c666d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.4, 9;
    %load/vec4 v000002bed5c677b0_0;
    %cmpi/e 9, 0, 4;
    %flag_get/vec4 4;
    %jmp/1 T_26.5, 4;
    %load/vec4 v000002bed5c677b0_0;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_26.5;
    %and;
T_26.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v000002bed5c661d0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_26.6, 8;
    %load/vec4 v000002bed5c66db0_0;
    %inv;
    %or;
T_26.6;
    %assign/vec4 v000002bed5c661d0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v000002bed5c666d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_26.9, 8;
    %load/vec4 v000002bed5c677b0_0;
    %cmpi/u 13, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_or 8, 5;
T_26.9;
    %jmp/0xz  T_26.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5c661d0_0, 0;
T_26.7 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000002bed5b8b070;
T_27 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002bed5c67a30_0, 0, 8;
    %end;
    .thread T_27;
    .scope S_000002bed5b8b070;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5c66f90_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_000002bed5b8b070;
T_29 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c67210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5c66f90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002bed5c67a30_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000002bed5c666d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_29.4, 9;
    %load/vec4 v000002bed5c677b0_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bed5c66f90_0, 0;
    %load/vec4 v000002bed5c67990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %jmp T_29.9;
T_29.5 ;
    %load/vec4 v000002bed5c66950_0;
    %assign/vec4 v000002bed5c67a30_0, 0;
    %jmp T_29.9;
T_29.6 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002bed5c66950_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002bed5c67a30_0, 0;
    %jmp T_29.9;
T_29.7 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000002bed5c66950_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002bed5c67a30_0, 0;
    %jmp T_29.9;
T_29.8 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v000002bed5c66950_0;
    %parti/s 5, 3, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002bed5c67a30_0, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v000002bed5c666d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_29.12, 8;
    %load/vec4 v000002bed5c677b0_0;
    %cmpi/e 15, 0, 4;
    %flag_or 8, 4;
T_29.12;
    %jmp/0xz  T_29.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5c66f90_0, 0;
T_29.10 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000002bed5b8b070;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5c66590_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_000002bed5b8b070;
T_31 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c67210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5c66590_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000002bed5c666d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_31.4, 8;
    %load/vec4 v000002bed5c677b0_0;
    %cmpi/e 15, 0, 4;
    %flag_or 8, 4;
T_31.4;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v000002bed5c66f90_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_31.5, 8;
    %load/vec4 v000002bed5c67210_0;
    %nor/r;
    %and;
T_31.5;
    %assign/vec4 v000002bed5c66590_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5c66590_0, 0;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000002bed5b8b070;
T_32 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c67210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 867, 0, 24;
    %assign/vec4 v000002bed5c67df0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000002bed5c666d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v000002bed5c67e90_0;
    %subi 1, 0, 24;
    %assign/vec4 v000002bed5c67df0_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v000002bed5c677b0_0;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %load/vec4 v000002bed5c67df0_0;
    %subi 1, 0, 24;
    %assign/vec4 v000002bed5c67df0_0, 0;
    %jmp T_32.8;
T_32.4 ;
    %load/vec4 v000002bed5c67e90_0;
    %subi 1, 0, 24;
    %assign/vec4 v000002bed5c67df0_0, 0;
    %jmp T_32.8;
T_32.5 ;
    %load/vec4 v000002bed5c67e90_0;
    %subi 1, 0, 24;
    %assign/vec4 v000002bed5c67df0_0, 0;
    %jmp T_32.8;
T_32.6 ;
    %load/vec4 v000002bed5c67e90_0;
    %subi 1, 0, 24;
    %assign/vec4 v000002bed5c67df0_0, 0;
    %jmp T_32.8;
T_32.8 ;
    %pop/vec4 1;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000002bed5b8b070;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5c666d0_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_000002bed5b8b070;
T_34 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c677b0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_34.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5c666d0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000002bed5c67df0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002bed5c666d0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000002bed5bd79e0;
T_35 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002bed5c42280_0, 0, 4;
    %end;
    .thread T_35;
    .scope S_000002bed5bd79e0;
T_36 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c42f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bed5c42280_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v000002bed5c42460_0;
    %load/vec4 v000002bed5c42320_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.5;
T_36.2 ;
    %load/vec4 v000002bed5c42280_0;
    %subi 1, 0, 4;
    %assign/vec4 v000002bed5c42280_0, 0;
    %jmp T_36.5;
T_36.3 ;
    %load/vec4 v000002bed5c42280_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002bed5c42280_0, 0;
    %jmp T_36.5;
T_36.5 ;
    %pop/vec4 1;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000002bed5b8b200;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5c42640_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_000002bed5b8b200;
T_38 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c42f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5c42640_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v000002bed5c66a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v000002bed5c42640_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_38.4, 8;
    %load/vec4 v000002bed5c421e0_0;
    %and;
T_38.4;
    %assign/vec4 v000002bed5c42640_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v000002bed5c42460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.5, 8;
    %load/vec4 v000002bed5c42640_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_38.7, 8;
    %load/vec4 v000002bed5c425a0_0;
    %load/vec4 v000002bed5c43ea0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_38.7;
    %assign/vec4 v000002bed5c42640_0, 0;
    %jmp T_38.6;
T_38.5 ;
    %load/vec4 v000002bed5c423c0_0;
    %load/vec4 v000002bed5c43ea0_0;
    %cmp/e;
    %jmp/0xz  T_38.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bed5c42640_0, 0;
T_38.8 ;
T_38.6 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000002bed5b8b200;
T_39 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002bed5c42820_0, 0, 4;
    %end;
    .thread T_39;
    .scope S_000002bed5b8b200;
T_40 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c42f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bed5c42820_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v000002bed5c42460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v000002bed5c423c0_0;
    %assign/vec4 v000002bed5c42820_0, 0;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_000002bed5b8b200;
T_41 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c42460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v000002bed5c669f0_0;
    %load/vec4 v000002bed5c42820_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bed5c66770, 0, 4;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000002bed5b8b200;
T_42 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bed5c426e0_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_000002bed5b8b200;
T_43 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c42f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bed5c426e0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v000002bed5c421e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5c426e0_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v000002bed5c42320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v000002bed5c426e0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_43.6, 8;
    %load/vec4 v000002bed5c42500_0;
    %load/vec4 v000002bed5c42820_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_43.6;
    %assign/vec4 v000002bed5c426e0_0, 0;
T_43.4 ;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000002bed5b8b200;
T_44 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002bed5c43ea0_0, 0, 4;
    %end;
    .thread T_44;
    .scope S_000002bed5b8b200;
T_45 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002bed5c42500_0, 0, 4;
    %end;
    .thread T_45;
    .scope S_000002bed5b8b200;
T_46 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c42f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bed5c43ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002bed5c42500_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v000002bed5c42320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v000002bed5c43ea0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002bed5c43ea0_0, 0;
    %load/vec4 v000002bed5c43ea0_0;
    %addi 2, 0, 4;
    %assign/vec4 v000002bed5c42500_0, 0;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_000002bed5b8b200;
T_47 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c42320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v000002bed5c42500_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002bed5c66770, 4;
    %assign/vec4 v000002bed5c43e00_0, 0;
T_47.0 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000002bed5b8b200;
T_48 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c421e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_48.2, 9;
    %load/vec4 v000002bed5c430e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_48.3, 9;
    %load/vec4 v000002bed5c42320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_48.4, 9;
    %load/vec4 v000002bed5c42500_0;
    %load/vec4 v000002bed5c42820_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_48.4;
    %or;
T_48.3;
    %and;
T_48.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v000002bed5c669f0_0;
    %assign/vec4 v000002bed5c42d20_0, 0;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_000002bed5b8b200;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5c43680_0, 0, 1;
    %end;
    .thread T_49;
    .scope S_000002bed5b8b200;
T_50 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c42f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5c43680_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v000002bed5c421e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_50.4, 9;
    %load/vec4 v000002bed5c430e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_50.5, 9;
    %load/vec4 v000002bed5c42320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_50.6, 9;
    %load/vec4 v000002bed5c42500_0;
    %load/vec4 v000002bed5c42820_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_50.6;
    %or;
T_50.5;
    %and;
T_50.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bed5c43680_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v000002bed5c66a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5c43680_0, 0;
T_50.7 ;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_000002bed5b8b200;
T_51 ;
    %wait E_000002bed5c5b0a0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000002bed5c43fe0_0, 0, 10;
    %load/vec4 v000002bed5c42280_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002bed5c43fe0_0, 4, 4;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_000002bed5c6ab50;
T_52 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002bed5cd09e0_0, 0, 4;
    %end;
    .thread T_52;
    .scope S_000002bed5c6ab50;
T_53 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5ccf860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000002bed5cd09e0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v000002bed5ccfae0_0;
    %load/vec4 v000002bed5ccf9a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %jmp T_53.5;
T_53.2 ;
    %load/vec4 v000002bed5cd09e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002bed5cd09e0_0, 0;
    %jmp T_53.5;
T_53.3 ;
    %load/vec4 v000002bed5cd09e0_0;
    %subi 1, 0, 4;
    %assign/vec4 v000002bed5cd09e0_0, 0;
    %jmp T_53.5;
T_53.5 ;
    %pop/vec4 1;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_000002bed5bb3ea0;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5cd06c0_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_000002bed5bb3ea0;
T_55 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5ccf860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5cd06c0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v000002bed5cd0080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v000002bed5cd06c0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_55.4, 8;
    %load/vec4 v000002bed5ccfe00_0;
    %and;
T_55.4;
    %assign/vec4 v000002bed5cd06c0_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v000002bed5ccfae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.5, 8;
    %load/vec4 v000002bed5cd06c0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_55.7, 8;
    %load/vec4 v000002bed5cd0440_0;
    %load/vec4 v000002bed5cd0120_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_55.7;
    %assign/vec4 v000002bed5cd06c0_0, 0;
    %jmp T_55.6;
T_55.5 ;
    %load/vec4 v000002bed5ccee60_0;
    %load/vec4 v000002bed5cd0120_0;
    %cmp/e;
    %jmp/0xz  T_55.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bed5cd06c0_0, 0;
T_55.8 ;
T_55.6 ;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_000002bed5bb3ea0;
T_56 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002bed5ccfc20_0, 0, 4;
    %end;
    .thread T_56;
    .scope S_000002bed5bb3ea0;
T_57 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5ccf860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bed5ccfc20_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v000002bed5ccfae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v000002bed5ccee60_0;
    %assign/vec4 v000002bed5ccfc20_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_000002bed5bb3ea0;
T_58 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5ccfae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v000002bed5cd03a0_0;
    %load/vec4 v000002bed5ccfc20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002bed5cd0300, 0, 4;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_000002bed5bb3ea0;
T_59 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bed5ccfb80_0, 0, 1;
    %end;
    .thread T_59;
    .scope S_000002bed5bb3ea0;
T_60 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5ccf860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bed5ccfb80_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v000002bed5ccfe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5ccfb80_0, 0;
    %jmp T_60.3;
T_60.2 ;
    %load/vec4 v000002bed5ccf9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %load/vec4 v000002bed5ccfb80_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_60.6, 8;
    %load/vec4 v000002bed5ccf5e0_0;
    %load/vec4 v000002bed5ccfc20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_60.6;
    %assign/vec4 v000002bed5ccfb80_0, 0;
T_60.4 ;
T_60.3 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_000002bed5bb3ea0;
T_61 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002bed5cd0120_0, 0, 4;
    %end;
    .thread T_61;
    .scope S_000002bed5bb3ea0;
T_62 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002bed5ccf5e0_0, 0, 4;
    %end;
    .thread T_62;
    .scope S_000002bed5bb3ea0;
T_63 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5ccf860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bed5cd0120_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002bed5ccf5e0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v000002bed5ccf9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v000002bed5cd0120_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002bed5cd0120_0, 0;
    %load/vec4 v000002bed5cd0120_0;
    %addi 2, 0, 4;
    %assign/vec4 v000002bed5ccf5e0_0, 0;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_000002bed5bb3ea0;
T_64 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5ccf9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v000002bed5ccf5e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002bed5cd0300, 4;
    %assign/vec4 v000002bed5ccffe0_0, 0;
T_64.0 ;
    %jmp T_64;
    .thread T_64;
    .scope S_000002bed5bb3ea0;
T_65 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5ccfe00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.2, 9;
    %load/vec4 v000002bed5ccff40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_65.3, 9;
    %load/vec4 v000002bed5ccf9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.4, 9;
    %load/vec4 v000002bed5ccf5e0_0;
    %load/vec4 v000002bed5ccfc20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_65.4;
    %or;
T_65.3;
    %and;
T_65.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %load/vec4 v000002bed5cd03a0_0;
    %assign/vec4 v000002bed5cd08a0_0, 0;
T_65.0 ;
    %jmp T_65;
    .thread T_65;
    .scope S_000002bed5bb3ea0;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5cd0940_0, 0, 1;
    %end;
    .thread T_66;
    .scope S_000002bed5bb3ea0;
T_67 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5ccf860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5cd0940_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v000002bed5ccfe00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.4, 9;
    %load/vec4 v000002bed5ccff40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_67.5, 9;
    %load/vec4 v000002bed5ccf9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.6, 9;
    %load/vec4 v000002bed5ccf5e0_0;
    %load/vec4 v000002bed5ccfc20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_67.6;
    %or;
T_67.5;
    %and;
T_67.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bed5cd0940_0, 0;
    %jmp T_67.3;
T_67.2 ;
    %load/vec4 v000002bed5cd0080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5cd0940_0, 0;
T_67.7 ;
T_67.3 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_000002bed5bb3ea0;
T_68 ;
    %wait E_000002bed5c5b060;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000002bed5cd0620_0, 0, 10;
    %load/vec4 v000002bed5cd09e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002bed5cd0620_0, 4, 4;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_000002bed5bb3d10;
T_69 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c1e210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000002bed5ccf720_0, 0;
    %assign/vec4 v000002bed5ccf360_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v000002bed5ccf720_0;
    %load/vec4 v000002bed5c1e170_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v000002bed5ccf720_0, 0;
    %assign/vec4 v000002bed5ccf360_0, 0;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_000002bed5bb3d10;
T_70 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c1e210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5c30fd0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v000002bed5ccf360_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_70.2, 8;
    %load/vec4 v000002bed5c1ed50_0;
    %nor/r;
    %or;
T_70.2;
    %assign/vec4 v000002bed5c30fd0_0, 0;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_000002bed5bb3d10;
T_71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bed5cced20_0, 0, 1;
    %end;
    .thread T_71;
    .scope S_000002bed5bb3d10;
T_72 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002bed5ccfd60_0, 0, 4;
    %end;
    .thread T_72;
    .scope S_000002bed5bb3d10;
T_73 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c1e210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bed5cced20_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000002bed5ccfd60_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v000002bed5c1ead0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v000002bed5ccfd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bed5cced20_0, 0;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v000002bed5ccf4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bed5cced20_0, 0;
    %jmp T_73.5;
T_73.4 ;
    %load/vec4 v000002bed5ccfd60_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_73.6, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000002bed5ccfd60_0, 0;
    %load/vec4 v000002bed5c30fd0_0;
    %nor/r;
    %assign/vec4 v000002bed5cced20_0, 0;
    %jmp T_73.7;
T_73.6 ;
    %load/vec4 v000002bed5ccfd60_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_73.8, 4;
    %load/vec4 v000002bed5c1e2b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.12, 9;
    %load/vec4 v000002bed5cced20_0;
    %nor/r;
    %and;
T_73.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bed5cced20_0, 0;
    %load/vec4 v000002bed5c1e530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_73.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_73.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_73.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_73.16, 6;
    %jmp T_73.17;
T_73.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002bed5ccfd60_0, 0;
    %jmp T_73.17;
T_73.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002bed5ccfd60_0, 0;
    %jmp T_73.17;
T_73.15 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002bed5ccfd60_0, 0;
    %jmp T_73.17;
T_73.16 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002bed5ccfd60_0, 0;
    %jmp T_73.17;
T_73.17 ;
    %pop/vec4 1;
    %jmp T_73.11;
T_73.10 ;
    %load/vec4 v000002bed5c30fd0_0;
    %nor/r;
    %assign/vec4 v000002bed5cced20_0, 0;
T_73.11 ;
    %jmp T_73.9;
T_73.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bed5cced20_0, 0;
    %load/vec4 v000002bed5ccfd60_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_73.18, 4;
    %load/vec4 v000002bed5ccfd60_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_73.20, 4;
    %load/vec4 v000002bed5ccf0e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_73.22, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_73.23, 8;
T_73.22 ; End of true expr.
    %pushi/vec4 9, 0, 4;
    %jmp/0 T_73.23, 8;
 ; End of false expr.
    %blend;
T_73.23;
    %assign/vec4 v000002bed5ccfd60_0, 0;
    %jmp T_73.21;
T_73.20 ;
    %load/vec4 v000002bed5ccfd60_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002bed5ccfd60_0, 0;
T_73.21 ;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v000002bed5ccfd60_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_73.24, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002bed5ccfd60_0, 0;
    %jmp T_73.25;
T_73.24 ;
    %load/vec4 v000002bed5ccfd60_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_73.26, 4;
    %load/vec4 v000002bed5c319d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.28, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000002bed5ccfd60_0, 0;
    %jmp T_73.29;
T_73.28 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000002bed5ccfd60_0, 0;
T_73.29 ;
    %jmp T_73.27;
T_73.26 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000002bed5ccfd60_0, 0;
T_73.27 ;
T_73.25 ;
T_73.19 ;
T_73.9 ;
T_73.7 ;
T_73.5 ;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_000002bed5bb3d10;
T_74 ;
    %pushi/vec4 868, 0, 31;
    %store/vec4 v000002bed5ccf040_0, 0, 31;
    %end;
    .thread T_74;
    .scope S_000002bed5bb3d10;
T_75 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c1e5d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %load/vec4 v000002bed5c1ec10_0;
    %assign/vec4 v000002bed5ccf040_0, 0;
T_75.0 ;
    %jmp T_75;
    .thread T_75;
    .scope S_000002bed5bb3d10;
T_76 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002bed5c1e7b0_0, 0, 8;
    %end;
    .thread T_76;
    .scope S_000002bed5bb3d10;
T_77 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5cced20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v000002bed5c1e990_0;
    %assign/vec4 v000002bed5c1e7b0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v000002bed5ccf4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002bed5c1e7b0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002bed5c1e7b0_0, 0;
T_77.2 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_000002bed5bb3d10;
T_78 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bed5c1edf0_0, 0, 1;
    %end;
    .thread T_78;
    .scope S_000002bed5bb3d10;
T_79 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c1e210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bed5c1edf0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v000002bed5c1ead0_0;
    %flag_set/vec4 8;
    %jmp/1 T_79.4, 8;
    %load/vec4 v000002bed5c1e2b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v000002bed5cced20_0;
    %nor/r;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_79.4;
    %jmp/0xz  T_79.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5c1edf0_0, 0;
    %jmp T_79.3;
T_79.2 ;
    %load/vec4 v000002bed5ccf4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.6, 8;
    %load/vec4 v000002bed5ccfd60_0;
    %dup/vec4;
    %pushi/vec4 0, 7, 4;
    %cmp/z;
    %jmp/1 T_79.8, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/z;
    %jmp/1 T_79.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bed5c1edf0_0, 0;
    %jmp T_79.11;
T_79.8 ;
    %load/vec4 v000002bed5c1e7b0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002bed5c1edf0_0, 0;
    %jmp T_79.11;
T_79.9 ;
    %load/vec4 v000002bed5c30f30_0;
    %assign/vec4 v000002bed5c1edf0_0, 0;
    %jmp T_79.11;
T_79.11 ;
    %pop/vec4 1;
T_79.6 ;
T_79.3 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_000002bed5bb3d10;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5c30f30_0, 0, 1;
    %end;
    .thread T_80;
    .scope S_000002bed5bb3d10;
T_81 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c1e5d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %load/vec4 v000002bed5c1ec10_0;
    %parti/s 1, 24, 6;
    %assign/vec4 v000002bed5c30f30_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v000002bed5c31a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v000002bed5c31d90_0;
    %assign/vec4 v000002bed5c30f30_0, 0;
    %jmp T_81.3;
T_81.2 ;
    %load/vec4 v000002bed5ccf4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.4, 8;
    %load/vec4 v000002bed5ccfd60_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_81.6, 4;
    %load/vec4 v000002bed5c30f30_0;
    %load/vec4 v000002bed5c1e7b0_0;
    %parti/s 1, 0, 2;
    %xor;
    %assign/vec4 v000002bed5c30f30_0, 0;
    %jmp T_81.7;
T_81.6 ;
    %load/vec4 v000002bed5ccfd60_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_81.8, 4;
    %load/vec4 v000002bed5c1e490_0;
    %assign/vec4 v000002bed5c30f30_0, 0;
T_81.8 ;
T_81.7 ;
    %jmp T_81.5;
T_81.4 ;
    %load/vec4 v000002bed5cced20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.10, 8;
    %load/vec4 v000002bed5c1e490_0;
    %assign/vec4 v000002bed5c30f30_0, 0;
T_81.10 ;
T_81.5 ;
T_81.3 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_000002bed5bb3d10;
T_82 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5ccf4a0_0, 0, 1;
    %end;
    .thread T_82;
    .scope S_000002bed5bb3d10;
T_83 ;
    %pushi/vec4 5, 0, 28;
    %store/vec4 v000002bed5c316b0_0, 0, 28;
    %end;
    .thread T_83;
    .scope S_000002bed5bb3d10;
T_84 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c1e210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 13888, 0, 28;
    %assign/vec4 v000002bed5c316b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5ccf4a0_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v000002bed5c1ead0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v000002bed5c30e90_0;
    %assign/vec4 v000002bed5c316b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5ccf4a0_0, 0;
    %jmp T_84.3;
T_84.2 ;
    %load/vec4 v000002bed5c316b0_0;
    %pushi/vec4 1, 0, 28;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002bed5ccf4a0_0, 0;
    %load/vec4 v000002bed5ccf4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.4, 8;
    %load/vec4 v000002bed5c316b0_0;
    %subi 1, 0, 28;
    %assign/vec4 v000002bed5c316b0_0, 0;
    %jmp T_84.5;
T_84.4 ;
    %load/vec4 v000002bed5ccfd60_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_84.6, 4;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v000002bed5c316b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bed5ccf4a0_0, 0;
    %jmp T_84.7;
T_84.6 ;
    %load/vec4 v000002bed5ccfd60_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_84.8, 4;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v000002bed5c316b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bed5ccf4a0_0, 0;
    %load/vec4 v000002bed5c1e2b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.12, 9;
    %load/vec4 v000002bed5cced20_0;
    %nor/r;
    %and;
T_84.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.10, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000002bed5c1ec10_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %subi 1, 0, 28;
    %assign/vec4 v000002bed5c316b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5ccf4a0_0, 0;
T_84.10 ;
    %jmp T_84.9;
T_84.8 ;
    %load/vec4 v000002bed5c1ee90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.13, 8;
    %load/vec4 v000002bed5c31070_0;
    %subi 2, 0, 28;
    %assign/vec4 v000002bed5c316b0_0, 0;
    %jmp T_84.14;
T_84.13 ;
    %load/vec4 v000002bed5c31070_0;
    %subi 1, 0, 28;
    %assign/vec4 v000002bed5c316b0_0, 0;
T_84.14 ;
T_84.9 ;
T_84.7 ;
T_84.5 ;
T_84.3 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_000002bed5bb3d10;
T_85 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5c1ee90_0, 0, 1;
    %end;
    .thread T_85;
    .scope S_000002bed5bb3d10;
T_86 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5c1e210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5c1ee90_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v000002bed5c319d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v000002bed5ccfd60_0;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002bed5c1ee90_0, 0;
    %jmp T_86.3;
T_86.2 ;
    %load/vec4 v000002bed5ccfd60_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002bed5c1ee90_0, 0;
T_86.3 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_000002bed5b74200;
T_87 ;
    %pushi/vec4 1073742692, 0, 31;
    %store/vec4 v000002bed5cd4210_0, 0, 31;
    %end;
    .thread T_87;
    .scope S_000002bed5b74200;
T_88 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5cd17d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_88.3, 10;
    %load/vec4 v000002bed5cd14b0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_88.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_88.2, 9;
    %load/vec4 v000002bed5cd0f10_0;
    %and;
T_88.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %load/vec4 v000002bed5cd1910_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.4, 8;
    %load/vec4 v000002bed5cd1f50_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002bed5cd4210_0, 4, 5;
T_88.4 ;
    %load/vec4 v000002bed5cd1910_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.6, 8;
    %load/vec4 v000002bed5cd1f50_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002bed5cd4210_0, 4, 5;
T_88.6 ;
    %load/vec4 v000002bed5cd1910_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.8, 8;
    %load/vec4 v000002bed5cd1f50_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002bed5cd4210_0, 4, 5;
T_88.8 ;
    %load/vec4 v000002bed5cd1910_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.10, 8;
    %load/vec4 v000002bed5cd1f50_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_88.12, 8;
    %pushi/vec4 1, 0, 1;
    %or;
T_88.12;
    %load/vec4 v000002bed5cd1f50_0;
    %parti/s 6, 24, 6;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002bed5cd4210_0, 4, 5;
T_88.10 ;
T_88.0 ;
    %jmp T_88;
    .thread T_88;
    .scope S_000002bed5b74200;
T_89 ;
    %wait E_000002bed5c59aa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5cd23b0_0, 0;
    %jmp T_89;
    .thread T_89;
    .scope S_000002bed5b74200;
T_90 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5cd1cd0_0, 0, 1;
    %end;
    .thread T_90;
    .scope S_000002bed5b74200;
T_91 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5cd17d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_91.1, 9;
    %load/vec4 v000002bed5cd14b0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_91.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_91.0, 8;
    %load/vec4 v000002bed5cd0f10_0;
    %nor/r;
    %and;
T_91.0;
    %assign/vec4 v000002bed5cd1cd0_0, 0;
    %jmp T_91;
    .thread T_91;
    .scope S_000002bed5b74200;
T_92 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5cd15f0_0, 0, 1;
    %end;
    .thread T_92;
    .scope S_000002bed5b74200;
T_93 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5cd1b90_0, 0, 1;
    %end;
    .thread T_93;
    .scope S_000002bed5b74200;
T_94 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5cd28b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_94.2, 8;
    %load/vec4 v000002bed5cd0fb0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_94.2;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5cd15f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5cd1b90_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v000002bed5cd17d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_94.6, 10;
    %load/vec4 v000002bed5cd14b0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_94.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.5, 9;
    %load/vec4 v000002bed5cd0f10_0;
    %and;
T_94.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.3, 8;
    %load/vec4 v000002bed5cd1910_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.7, 8;
    %load/vec4 v000002bed5cd15f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_94.9, 8;
    %load/vec4 v000002bed5cd1f50_0;
    %parti/s 1, 9, 5;
    %inv;
    %and;
T_94.9;
    %assign/vec4 v000002bed5cd15f0_0, 0;
    %load/vec4 v000002bed5cd1b90_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_94.10, 8;
    %load/vec4 v000002bed5cd1f50_0;
    %parti/s 1, 10, 5;
    %inv;
    %and;
T_94.10;
    %assign/vec4 v000002bed5cd1b90_0, 0;
T_94.7 ;
    %jmp T_94.4;
T_94.3 ;
    %load/vec4 v000002bed5cd2130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.11, 8;
    %load/vec4 v000002bed5cd15f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_94.13, 8;
    %load/vec4 v000002bed5cd1190_0;
    %or;
T_94.13;
    %assign/vec4 v000002bed5cd15f0_0, 0;
    %load/vec4 v000002bed5cd1b90_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_94.14, 8;
    %load/vec4 v000002bed5cd1050_0;
    %or;
T_94.14;
    %assign/vec4 v000002bed5cd1b90_0, 0;
T_94.11 ;
T_94.4 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_000002bed5b74200;
T_95 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bed5cd28b0_0, 0, 1;
    %end;
    .thread T_95;
    .scope S_000002bed5b74200;
T_96 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5cd1ff0_0;
    %flag_set/vec4 8;
    %jmp/1 T_96.2, 8;
    %load/vec4 v000002bed5cd17d0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_96.4, 11;
    %load/vec4 v000002bed5cd14b0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_96.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_96.3, 10;
    %load/vec4 v000002bed5cd0f10_0;
    %and;
T_96.3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_96.2;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bed5cd28b0_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v000002bed5cd17d0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_96.9, 11;
    %load/vec4 v000002bed5cd14b0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_96.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_96.8, 10;
    %load/vec4 v000002bed5cd0f10_0;
    %and;
T_96.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_96.7, 9;
    %load/vec4 v000002bed5cd1910_0;
    %parti/s 1, 1, 2;
    %and;
T_96.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.5, 8;
    %load/vec4 v000002bed5cd1f50_0;
    %parti/s 1, 12, 5;
    %assign/vec4 v000002bed5cd28b0_0, 0;
    %jmp T_96.6;
T_96.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5cd28b0_0, 0;
T_96.6 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_000002bed5b74200;
T_97 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5cd43f0_0, 0, 1;
    %end;
    .thread T_97;
    .scope S_000002bed5b74200;
T_98 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5cd17d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_98.2, 10;
    %load/vec4 v000002bed5cd14b0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_98.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_98.1, 9;
    %load/vec4 v000002bed5cd0f10_0;
    %and;
T_98.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_98.0, 8;
    %load/vec4 v000002bed5cd1910_0;
    %parti/s 1, 0, 2;
    %and;
T_98.0;
    %assign/vec4 v000002bed5cd43f0_0, 0;
    %load/vec4 v000002bed5cd1f50_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000002bed5cd34f0_0, 0;
    %jmp T_98;
    .thread T_98;
    .scope S_000002bed5b74200;
T_99 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5cd19b0_0, 0, 1;
    %end;
    .thread T_99;
    .scope S_000002bed5b74200;
T_100 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5cd1ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5cd19b0_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v000002bed5cd17d0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_100.6, 11;
    %load/vec4 v000002bed5cd14b0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_100.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_100.5, 10;
    %load/vec4 v000002bed5cd0f10_0;
    %and;
T_100.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_100.4, 9;
    %load/vec4 v000002bed5cd1910_0;
    %parti/s 1, 1, 2;
    %and;
T_100.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v000002bed5cd1f50_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v000002bed5cd19b0_0, 0;
T_100.2 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_000002bed5b74200;
T_101 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bed5cd4170_0, 0, 1;
    %end;
    .thread T_101;
    .scope S_000002bed5b74200;
T_102 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5cd1ff0_0;
    %flag_set/vec4 8;
    %jmp/1 T_102.2, 8;
    %load/vec4 v000002bed5cd17d0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_102.4, 11;
    %load/vec4 v000002bed5cd14b0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_102.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_102.3, 10;
    %load/vec4 v000002bed5cd0f10_0;
    %and;
T_102.3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_102.2;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bed5cd4170_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v000002bed5cd17d0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_102.9, 11;
    %load/vec4 v000002bed5cd14b0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_102.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_102.8, 10;
    %load/vec4 v000002bed5cd0f10_0;
    %and;
T_102.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_102.7, 9;
    %load/vec4 v000002bed5cd1910_0;
    %parti/s 1, 1, 2;
    %and;
T_102.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.5, 8;
    %load/vec4 v000002bed5cd1f50_0;
    %parti/s 1, 12, 5;
    %assign/vec4 v000002bed5cd4170_0, 0;
    %jmp T_102.6;
T_102.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5cd4170_0, 0;
T_102.6 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_000002bed5b74200;
T_103 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5cd14b0_0;
    %assign/vec4 v000002bed5cd0d30_0, 0;
    %jmp T_103;
    .thread T_103;
    .scope S_000002bed5b74200;
T_104 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5cd1410_0, 0, 1;
    %end;
    .thread T_104;
    .scope S_000002bed5b74200;
T_105 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5cd1ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_105.0, 8;
    %load/vec4 v000002bed5cd17d0_0;
    %and;
T_105.0;
    %assign/vec4 v000002bed5cd1410_0, 0;
    %jmp T_105;
    .thread T_105;
    .scope S_000002bed5b74200;
T_106 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5cd2770_0, 0, 1;
    %end;
    .thread T_106;
    .scope S_000002bed5b74200;
T_107 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5cd1ff0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_107.2, 10;
    %load/vec4 v000002bed5cd1410_0;
    %and;
T_107.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_107.1, 9;
    %load/vec4 v000002bed5cd24f0_0;
    %and;
T_107.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_107.0, 8;
    %load/vec4 v000002bed5cd2450_0;
    %nor/r;
    %and;
T_107.0;
    %assign/vec4 v000002bed5cd2770_0, 0;
    %jmp T_107;
    .thread T_107;
    .scope S_000002bed5b74200;
T_108 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bed5cd0bf0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5cd2450_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002bed5cd10f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5cd0dd0_0, 0, 1;
    %end;
    .thread T_108;
    .scope S_000002bed5b74200;
T_109 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5cd1ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002bed5cd0bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5cd2450_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002bed5cd10f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5cd0dd0_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v000002bed5cd2130_0;
    %assign/vec4 v000002bed5cd0dd0_0, 0;
    %load/vec4 v000002bed5cd28b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_109.4, 8;
    %load/vec4 v000002bed5cd0fb0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_109.4;
    %jmp/0xz  T_109.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002bed5cd0bf0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002bed5cd10f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5cd0dd0_0, 0;
T_109.2 ;
    %load/vec4 v000002bed5cd2130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_109.7, 9;
    %load/vec4 v000002bed5cd0dd0_0;
    %nor/r;
    %and;
T_109.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.5, 8;
    %load/vec4 v000002bed5cd0bf0_0;
    %parti/s 24, 0, 2;
    %load/vec4 v000002bed5cd1c30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002bed5cd0bf0_0, 0;
    %load/vec4 v000002bed5cd2450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002bed5cd10f0_0, 0;
    %load/vec4 v000002bed5cd0bf0_0;
    %parti/s 24, 0, 2;
    %load/vec4 v000002bed5cd1c30_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 279222461, 0, 32;
    %jmp/0xz  T_109.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bed5cd2450_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002bed5cd10f0_0, 0;
T_109.10 ;
    %jmp T_109.9;
T_109.8 ;
    %load/vec4 v000002bed5cd1c30_0;
    %cmpi/e 254, 0, 8;
    %jmp/0xz  T_109.12, 4;
    %load/vec4 v000002bed5cd10f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_109.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bed5cd2450_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002bed5cd10f0_0, 0;
    %jmp T_109.15;
T_109.14 ;
    %load/vec4 v000002bed5cd10f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002bed5cd10f0_0, 0;
T_109.15 ;
    %jmp T_109.13;
T_109.12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002bed5cd10f0_0, 0;
T_109.13 ;
T_109.9 ;
T_109.5 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_000002bed5b74200;
T_110 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5cd0d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/z;
    %jmp/1 T_110.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/z;
    %jmp/1 T_110.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/z;
    %jmp/1 T_110.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/z;
    %jmp/1 T_110.3, 4;
    %jmp T_110.4;
T_110.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002bed5cd4210_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002bed5cd1e10_0, 0;
    %jmp T_110.4;
T_110.1 ;
    %load/vec4 v000002bed5cd45d0_0;
    %assign/vec4 v000002bed5cd1e10_0, 0;
    %jmp T_110.4;
T_110.2 ;
    %load/vec4 v000002bed5cd3810_0;
    %assign/vec4 v000002bed5cd1e10_0, 0;
    %jmp T_110.4;
T_110.3 ;
    %load/vec4 v000002bed5cd38b0_0;
    %assign/vec4 v000002bed5cd1e10_0, 0;
    %jmp T_110.4;
T_110.4 ;
    %pop/vec4 1;
    %jmp T_110;
    .thread T_110;
    .scope S_000002bed5c6c850;
T_111 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5cd36d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bed5cd39f0_0, 0, 1;
    %end;
    .thread T_111, $init;
    .scope S_000002bed5c6c850;
T_112 ;
    %delay 5000, 0;
    %load/vec4 v000002bed5cd36d0_0;
    %inv;
    %store/vec4 v000002bed5cd36d0_0, 0, 1;
    %jmp T_112;
    .thread T_112;
    .scope S_000002bed5c6c850;
T_113 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bed5cd47b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5cd3f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5cd3310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5cd2ff0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002bed5cd4a30_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002bed5cd2eb0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002bed5cd4ad0_0, 0, 4;
    %pushi/vec4 5, 0, 32;
T_113.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_113.1, 5;
    %jmp/1 T_113.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002bed5c59aa0;
    %jmp T_113.0;
T_113.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bed5cd39f0_0, 0, 1;
    %end;
    .thread T_113;
    .scope S_000002bed5c6c850;
T_114 ;
    %wait E_000002bed5c59aa0;
    %load/vec4 v000002bed5cd2130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %vpi_call/w 3 70 "$display", "[TB] RX byte=0x%02x at time %0t", v000002bed5cd1c30_0, $time {0 0 0};
T_114.0 ;
    %jmp T_114;
    .thread T_114;
    .scope S_000002bed5c6c850;
T_115 ;
    %fork t_1, S_000002bed5cd5140;
    %jmp t_0;
    .scope S_000002bed5cd5140;
t_1 ;
    %wait E_000002bed5c5b0e0;
    %pushi/vec4 868, 0, 32;
T_115.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_115.1, 5;
    %jmp/1 T_115.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002bed5c59aa0;
    %jmp T_115.0;
T_115.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 140 "$display", "[TB] Performing baseline Wishbone read" {0 0 0};
    %alloc S_000002bed5cd66e0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002bed5cd2e10_0, 0, 2;
    %fork TD_tb_wbuart_trojan.wb_start_read, S_000002bed5cd66e0;
    %join;
    %free S_000002bed5cd66e0;
    %alloc S_000002bed5cd6a00;
    %pushi/vec4 4000, 0, 32;
    %store/vec4 v000002bed5cd3e50_0, 0, 32;
    %fork TD_tb_wbuart_trojan.wb_wait_ack, S_000002bed5cd6a00;
    %join;
    %load/vec4 v000002bed5cd4990_0;
    %store/vec4 v000002bed5cd3db0_0, 0, 1;
    %load/vec4 v000002bed5cd3130_0;
    %store/vec4 v000002bed5cd42b0_0, 0, 32;
    %free S_000002bed5cd6a00;
    %load/vec4 v000002bed5cd3db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %vpi_call/w 3 144 "$fatal", 32'sb00000000000000000000000000000001, "Baseline Wishbone read did not receive ACK" {0 0 0};
T_115.2 ;
    %vpi_call/w 3 146 "$display", "[TB] Baseline ACK received after %0d cycles", v000002bed5cd42b0_0 {0 0 0};
    %alloc S_000002bed5cd6870;
    %fork TD_tb_wbuart_trojan.wb_stop, S_000002bed5cd6870;
    %join;
    %free S_000002bed5cd6870;
    %wait E_000002bed5c59aa0;
    %vpi_call/w 3 150 "$display", "[TB] Sending trigger sequence" {0 0 0};
    %pushi/vec4 868, 0, 32;
T_115.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_115.5, 5;
    %jmp/1 T_115.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002bed5c59aa0;
    %jmp T_115.4;
T_115.5 ;
    %pop/vec4 1;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v000002bed5cd2d70_0, 0, 8;
    %fork TD_tb_wbuart_trojan.inject_rx_byte, S_000002bed5c6adf0;
    %join;
    %pushi/vec4 164, 0, 8;
    %store/vec4 v000002bed5cd2d70_0, 0, 8;
    %fork TD_tb_wbuart_trojan.inject_rx_byte, S_000002bed5c6adf0;
    %join;
    %pushi/vec4 152, 0, 8;
    %store/vec4 v000002bed5cd2d70_0, 0, 8;
    %fork TD_tb_wbuart_trojan.inject_rx_byte, S_000002bed5c6adf0;
    %join;
    %pushi/vec4 189, 0, 8;
    %store/vec4 v000002bed5cd2d70_0, 0, 8;
    %fork TD_tb_wbuart_trojan.inject_rx_byte, S_000002bed5c6adf0;
    %join;
    %pushi/vec4 868, 0, 32;
T_115.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_115.7, 5;
    %jmp/1 T_115.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002bed5c59aa0;
    %jmp T_115.6;
T_115.7 ;
    %pop/vec4 1;
    %vpi_call/w 3 158 "$display", "[TB] trojan_dos_active=%0d history=0x%08x", v000002bed5cd2450_0, v000002bed5cd0bf0_0 {0 0 0};
    %vpi_call/w 3 160 "$display", "[TB] Testing Wishbone access during DoS" {0 0 0};
    %alloc S_000002bed5cd66e0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002bed5cd2e10_0, 0, 2;
    %fork TD_tb_wbuart_trojan.wb_start_read, S_000002bed5cd66e0;
    %join;
    %free S_000002bed5cd66e0;
    %alloc S_000002bed5cd6a00;
    %pushi/vec4 4000, 0, 32;
    %store/vec4 v000002bed5cd3e50_0, 0, 32;
    %fork TD_tb_wbuart_trojan.wb_wait_ack, S_000002bed5cd6a00;
    %join;
    %load/vec4 v000002bed5cd4990_0;
    %store/vec4 v000002bed5cd3db0_0, 0, 1;
    %load/vec4 v000002bed5cd3130_0;
    %store/vec4 v000002bed5cd42b0_0, 0, 32;
    %free S_000002bed5cd6a00;
    %load/vec4 v000002bed5cd3db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.8, 8;
    %vpi_call/w 3 164 "$fatal", 32'sb00000000000000000000000000000010, "Trojan failed: ACK observed during supposed DoS window" {0 0 0};
    %jmp T_115.9;
T_115.8 ;
    %vpi_call/w 3 166 "$display", "[TB] No ACK observed over %0d cycles as expected", v000002bed5cd42b0_0 {0 0 0};
T_115.9 ;
    %alloc S_000002bed5cd6870;
    %fork TD_tb_wbuart_trojan.wb_stop, S_000002bed5cd6870;
    %join;
    %free S_000002bed5cd6870;
    %wait E_000002bed5c59aa0;
    %vpi_call/w 3 171 "$display", "[TB] Sending release sequence" {0 0 0};
    %pushi/vec4 254, 0, 8;
    %store/vec4 v000002bed5cd2d70_0, 0, 8;
    %fork TD_tb_wbuart_trojan.inject_rx_byte, S_000002bed5c6adf0;
    %join;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v000002bed5cd2d70_0, 0, 8;
    %fork TD_tb_wbuart_trojan.inject_rx_byte, S_000002bed5c6adf0;
    %join;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v000002bed5cd2d70_0, 0, 8;
    %fork TD_tb_wbuart_trojan.inject_rx_byte, S_000002bed5c6adf0;
    %join;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v000002bed5cd2d70_0, 0, 8;
    %fork TD_tb_wbuart_trojan.inject_rx_byte, S_000002bed5c6adf0;
    %join;
    %pushi/vec4 868, 0, 32;
T_115.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_115.11, 5;
    %jmp/1 T_115.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002bed5c59aa0;
    %jmp T_115.10;
T_115.11 ;
    %pop/vec4 1;
    %vpi_call/w 3 179 "$display", "[TB] Retesting Wishbone access after release" {0 0 0};
    %alloc S_000002bed5cd66e0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002bed5cd2e10_0, 0, 2;
    %fork TD_tb_wbuart_trojan.wb_start_read, S_000002bed5cd66e0;
    %join;
    %free S_000002bed5cd66e0;
    %alloc S_000002bed5cd6a00;
    %pushi/vec4 4000, 0, 32;
    %store/vec4 v000002bed5cd3e50_0, 0, 32;
    %fork TD_tb_wbuart_trojan.wb_wait_ack, S_000002bed5cd6a00;
    %join;
    %load/vec4 v000002bed5cd4990_0;
    %store/vec4 v000002bed5cd3db0_0, 0, 1;
    %load/vec4 v000002bed5cd3130_0;
    %store/vec4 v000002bed5cd42b0_0, 0, 32;
    %free S_000002bed5cd6a00;
    %load/vec4 v000002bed5cd3db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.12, 8;
    %vpi_call/w 3 183 "$fatal", 32'sb00000000000000000000000000000011, "Trojan release failed: ACK not restored" {0 0 0};
    %jmp T_115.13;
T_115.12 ;
    %vpi_call/w 3 185 "$display", "[TB] ACK restored after %0d cycles", v000002bed5cd42b0_0 {0 0 0};
T_115.13 ;
    %alloc S_000002bed5cd6870;
    %fork TD_tb_wbuart_trojan.wb_stop, S_000002bed5cd6870;
    %join;
    %free S_000002bed5cd6870;
    %wait E_000002bed5c59aa0;
    %vpi_call/w 3 190 "$display", "[TB] Test completed successfully" {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 192 "$finish" {0 0 0};
    %end;
    .scope S_000002bed5c6c850;
t_0 %join;
    %end;
    .thread T_115;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_wbuart_trojan.v";
    "rtl/wbuart.v";
    "rtl/rxuart.v";
    "rtl/ufifo.v";
    "rtl/txuart.v";
