<!-- This SVD was generated by Bloom (https://bloom.oscillate.io/). Please report any issues via https://bloom.oscillate.io/report-issue -->
<!-- Base addresses in this SVD have been offset by 0x800000. This offset is required for access via avr-gdb. -->
<device schemaVersion="1.3" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="https://bloom.oscillate.io/assets/svd-schema.xsd">
 <vendor>Microchip</vendor>
 <name>ATmega328P</name>
 <!-- The version number below is that of the Bloom binary which generated this SVD. -->
 <version>0.12.2</version>
 <description>ATmega328P from Microchip</description>
 <addressUnitBits>8</addressUnitBits>
 <width>8</width>
 <size>8</size>
 <access>read-only</access>
 <peripherals>
  <peripheral>
   <name>AC</name>
   <baseAddress>0x800000</baseAddress>
   <registers>
    <register>
     <name>ACSR</name>
     <description>Analog Comparator Control And Status Register</description>
     <addressOffset>0x50</addressOffset>
     <size>8</size>
     <access>read-only</access>
    </register>
    <register>
     <name>DIDR1</name>
     <description>Digital Input Disable Register 1</description>
     <addressOffset>0x7f</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
   </registers>
  </peripheral>
  <peripheral>
   <name>ADC</name>
   <baseAddress>0x800000</baseAddress>
   <registers>
    <register>
     <name>ADC</name>
     <description>ADC Data Register Bytes</description>
     <addressOffset>0x78</addressOffset>
     <size>16</size>
     <access>read-write</access>
    </register>
    <register>
     <name>ADCSRA</name>
     <description>The ADC Control and Status register A</description>
     <addressOffset>0x7a</addressOffset>
     <size>8</size>
     <access>read-only</access>
    </register>
    <register>
     <name>ADCSRB</name>
     <description>The ADC Control and Status register B</description>
     <addressOffset>0x7b</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>ADMUX</name>
     <description>The ADC multiplexer Selection Register</description>
     <addressOffset>0x7c</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>DIDR0</name>
     <description>Digital Input Disable Register</description>
     <addressOffset>0x7e</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
   </registers>
  </peripheral>
  <peripheral>
   <name>CPU</name>
   <baseAddress>0x800000</baseAddress>
   <registers>
    <register>
     <name>GPIOR0</name>
     <description>General Purpose I/O Register 0</description>
     <addressOffset>0x3e</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>GPIOR1</name>
     <description>General Purpose I/O Register 1</description>
     <addressOffset>0x4a</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>GPIOR2</name>
     <description>General Purpose I/O Register 2</description>
     <addressOffset>0x4b</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>SMCR</name>
     <description>Sleep Mode Control Register</description>
     <addressOffset>0x53</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>MCUSR</name>
     <description>MCU Status Register</description>
     <addressOffset>0x54</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>MCUCR</name>
     <description>MCU Control Register</description>
     <addressOffset>0x55</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>SPMCSR</name>
     <description>Store Program Memory Control and Status Register</description>
     <addressOffset>0x57</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>SP</name>
     <description>Stack Pointer </description>
     <addressOffset>0x5d</addressOffset>
     <size>16</size>
     <access>read-write</access>
    </register>
    <register>
     <name>SREG</name>
     <description>Status Register</description>
     <addressOffset>0x5f</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>CLKPR</name>
     <description>Clock Prescale Register</description>
     <addressOffset>0x61</addressOffset>
     <size>8</size>
     <access>read-only</access>
    </register>
    <register>
     <name>PRR</name>
     <description>Power Reduction Register</description>
     <addressOffset>0x64</addressOffset>
     <size>8</size>
     <access>read-only</access>
    </register>
    <register>
     <name>OSCCAL</name>
     <description>Oscillator Calibration Value</description>
     <addressOffset>0x66</addressOffset>
     <size>8</size>
     <access>read-only</access>
    </register>
   </registers>
  </peripheral>
  <peripheral>
   <name>EEPROM</name>
   <baseAddress>0x800000</baseAddress>
   <registers>
    <register>
     <name>EECR</name>
     <description>EEPROM Control Register</description>
     <addressOffset>0x3f</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>EEDR</name>
     <description>EEPROM Data Register</description>
     <addressOffset>0x40</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>EEAR</name>
     <description>EEPROM Address Register Bytes</description>
     <addressOffset>0x41</addressOffset>
     <size>16</size>
     <access>read-write</access>
    </register>
   </registers>
  </peripheral>
  <peripheral>
   <name>EXINT</name>
   <baseAddress>0x800000</baseAddress>
   <registers>
    <register>
     <name>PCIFR</name>
     <description>Pin Change Interrupt Flag Register</description>
     <addressOffset>0x3b</addressOffset>
     <size>8</size>
     <access>read-only</access>
    </register>
    <register>
     <name>EIFR</name>
     <description>External Interrupt Flag Register</description>
     <addressOffset>0x3c</addressOffset>
     <size>8</size>
     <access>read-only</access>
    </register>
    <register>
     <name>EIMSK</name>
     <description>External Interrupt Mask Register</description>
     <addressOffset>0x3d</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>PCICR</name>
     <description>Pin Change Interrupt Control Register</description>
     <addressOffset>0x68</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>EICRA</name>
     <description>External Interrupt Control Register</description>
     <addressOffset>0x69</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>PCMSK0</name>
     <description>Pin Change Mask Register 0</description>
     <addressOffset>0x6b</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>PCMSK1</name>
     <description>Pin Change Mask Register 1</description>
     <addressOffset>0x6c</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>PCMSK2</name>
     <description>Pin Change Mask Register 2</description>
     <addressOffset>0x6d</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
   </registers>
  </peripheral>
  <peripheral>
   <name>PORTB</name>
   <baseAddress>0x800000</baseAddress>
   <registers>
    <register>
     <name>PINB</name>
     <description>Port B Input Pins</description>
     <addressOffset>0x23</addressOffset>
     <size>8</size>
     <access>read-only</access>
    </register>
    <register>
     <name>DDRB</name>
     <description>Port B Data Direction Register</description>
     <addressOffset>0x24</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>PORTB</name>
     <description>Port B Data Register</description>
     <addressOffset>0x25</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
   </registers>
  </peripheral>
  <peripheral>
   <name>PORTC</name>
   <baseAddress>0x800000</baseAddress>
   <registers>
    <register>
     <name>PINC</name>
     <description>Port C Input Pins</description>
     <addressOffset>0x26</addressOffset>
     <size>8</size>
     <access>read-only</access>
    </register>
    <register>
     <name>DDRC</name>
     <description>Port C Data Direction Register</description>
     <addressOffset>0x27</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>PORTC</name>
     <description>Port C Data Register</description>
     <addressOffset>0x28</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
   </registers>
  </peripheral>
  <peripheral>
   <name>PORTD</name>
   <baseAddress>0x800000</baseAddress>
   <registers>
    <register>
     <name>PIND</name>
     <description>Port D Input Pins</description>
     <addressOffset>0x29</addressOffset>
     <size>8</size>
     <access>read-only</access>
    </register>
    <register>
     <name>DDRD</name>
     <description>Port D Data Direction Register</description>
     <addressOffset>0x2a</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>PORTD</name>
     <description>Port D Data Register</description>
     <addressOffset>0x2b</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
   </registers>
  </peripheral>
  <peripheral>
   <name>SPI</name>
   <baseAddress>0x800000</baseAddress>
   <registers>
    <register>
     <name>SPCR</name>
     <description>SPI Control Register</description>
     <addressOffset>0x4c</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>SPSR</name>
     <description>SPI Status Register</description>
     <addressOffset>0x4d</addressOffset>
     <size>8</size>
     <access>read-only</access>
    </register>
    <register>
     <name>SPDR</name>
     <description>SPI Data Register</description>
     <addressOffset>0x4e</addressOffset>
     <size>8</size>
     <access>read-only</access>
    </register>
   </registers>
  </peripheral>
  <peripheral>
   <name>TC0</name>
   <baseAddress>0x800000</baseAddress>
   <registers>
    <register>
     <name>TIFR0</name>
     <description>Timer/Counter0 Interrupt Flag register</description>
     <addressOffset>0x35</addressOffset>
     <size>8</size>
     <access>read-only</access>
    </register>
    <register>
     <name>TCCR0A</name>
     <description>Timer/Counter Control Register A</description>
     <addressOffset>0x44</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>TCCR0B</name>
     <description>Timer/Counter Control Register B</description>
     <addressOffset>0x45</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>TCNT0</name>
     <description>Timer/Counter0</description>
     <addressOffset>0x46</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>OCR0A</name>
     <description>Timer/Counter0 Output Compare Register</description>
     <addressOffset>0x47</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>OCR0B</name>
     <description>Timer/Counter0 Output Compare Register</description>
     <addressOffset>0x48</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>TIMSK0</name>
     <description>Timer/Counter0 Interrupt Mask Register</description>
     <addressOffset>0x6e</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
   </registers>
  </peripheral>
  <peripheral>
   <name>TC1</name>
   <baseAddress>0x800000</baseAddress>
   <registers>
    <register>
     <name>TIFR1</name>
     <description>Timer/Counter Interrupt Flag register</description>
     <addressOffset>0x36</addressOffset>
     <size>8</size>
     <access>read-only</access>
    </register>
    <register>
     <name>GTCCR</name>
     <description>General Timer/Counter Control Register</description>
     <addressOffset>0x43</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>TIMSK1</name>
     <description>Timer/Counter Interrupt Mask Register</description>
     <addressOffset>0x6f</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>TCCR1A</name>
     <description>Timer/Counter1 Control Register A</description>
     <addressOffset>0x80</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>TCCR1B</name>
     <description>Timer/Counter1 Control Register B</description>
     <addressOffset>0x81</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>TCCR1C</name>
     <description>Timer/Counter1 Control Register C</description>
     <addressOffset>0x82</addressOffset>
     <size>8</size>
     <access>read-only</access>
    </register>
    <register>
     <name>TCNT1</name>
     <description>Timer/Counter1 Bytes</description>
     <addressOffset>0x84</addressOffset>
     <size>16</size>
     <access>read-write</access>
    </register>
    <register>
     <name>ICR1</name>
     <description>Timer/Counter1 Input Capture Register Bytes</description>
     <addressOffset>0x86</addressOffset>
     <size>16</size>
     <access>read-write</access>
    </register>
    <register>
     <name>OCR1A</name>
     <description>Timer/Counter1 Output Compare Register Bytes</description>
     <addressOffset>0x88</addressOffset>
     <size>16</size>
     <access>read-write</access>
    </register>
    <register>
     <name>OCR1B</name>
     <description>Timer/Counter1 Output Compare Register Bytes</description>
     <addressOffset>0x8a</addressOffset>
     <size>16</size>
     <access>read-write</access>
    </register>
   </registers>
  </peripheral>
  <peripheral>
   <name>TC2</name>
   <baseAddress>0x800000</baseAddress>
   <registers>
    <register>
     <name>TIFR2</name>
     <description>Timer/Counter Interrupt Flag Register</description>
     <addressOffset>0x37</addressOffset>
     <size>8</size>
     <access>read-only</access>
    </register>
    <register>
     <name>TIMSK2</name>
     <description>Timer/Counter Interrupt Mask register</description>
     <addressOffset>0x70</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>TCCR2A</name>
     <description>Timer/Counter2 Control Register A</description>
     <addressOffset>0xb0</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>TCCR2B</name>
     <description>Timer/Counter2 Control Register B</description>
     <addressOffset>0xb1</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>TCNT2</name>
     <description>Timer/Counter2</description>
     <addressOffset>0xb2</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>OCR2A</name>
     <description>Timer/Counter2 Output Compare Register A</description>
     <addressOffset>0xb3</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>OCR2B</name>
     <description>Timer/Counter2 Output Compare Register B</description>
     <addressOffset>0xb4</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>ASSR</name>
     <description>Asynchronous Status Register</description>
     <addressOffset>0xb6</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
   </registers>
  </peripheral>
  <peripheral>
   <name>TWI</name>
   <baseAddress>0x800000</baseAddress>
   <registers>
    <register>
     <name>TWBR</name>
     <description>TWI Bit Rate register</description>
     <addressOffset>0xb8</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>TWSR</name>
     <description>TWI Status Register</description>
     <addressOffset>0xb9</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>TWAR</name>
     <description>TWI (Slave) Address register</description>
     <addressOffset>0xba</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>TWDR</name>
     <description>TWI Data register</description>
     <addressOffset>0xbb</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>TWCR</name>
     <description>TWI Control Register</description>
     <addressOffset>0xbc</addressOffset>
     <size>8</size>
     <access>read-only</access>
    </register>
    <register>
     <name>TWAMR</name>
     <description>TWI (Slave) Address Mask Register</description>
     <addressOffset>0xbd</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
   </registers>
  </peripheral>
  <peripheral>
   <name>USART0</name>
   <baseAddress>0x800000</baseAddress>
   <registers>
    <register>
     <name>UCSR0A</name>
     <description>USART Control and Status Register A</description>
     <addressOffset>0xc0</addressOffset>
     <size>8</size>
     <access>read-only</access>
    </register>
    <register>
     <name>UCSR0B</name>
     <description>USART Control and Status Register B</description>
     <addressOffset>0xc1</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>UCSR0C</name>
     <description>USART Control and Status Register C</description>
     <addressOffset>0xc2</addressOffset>
     <size>8</size>
     <access>read-write</access>
    </register>
    <register>
     <name>UBRR0</name>
     <description>USART Baud Rate Register Bytes</description>
     <addressOffset>0xc4</addressOffset>
     <size>16</size>
     <access>read-write</access>
    </register>
    <register>
     <name>UDR0</name>
     <description>USART I/O Data Register</description>
     <addressOffset>0xc6</addressOffset>
     <size>8</size>
     <access>read-only</access>
    </register>
   </registers>
  </peripheral>
  <peripheral>
   <name>WDT</name>
   <baseAddress>0x800000</baseAddress>
   <registers>
    <register>
     <name>WDTCSR</name>
     <description>Watchdog Timer Control Register</description>
     <addressOffset>0x60</addressOffset>
     <size>8</size>
     <access>read-only</access>
    </register>
   </registers>
  </peripheral>
 </peripherals>
</device>
