
---------- Begin Simulation Statistics ----------
final_tick                                   63950500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 146392                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669196                       # Number of bytes of host memory used
host_op_rate                                   168524                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.06                       # Real time elapsed on the host
host_tick_rate                             1042246933                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        8970                       # Number of instructions simulated
sim_ops                                         10338                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000064                       # Number of seconds simulated
sim_ticks                                    63950500                       # Number of ticks simulated
system.cpu.committedInsts                        8970                       # Number of instructions committed
system.cpu.committedOps                         10338                       # Number of ops (including micro ops) committed
system.cpu.cpi                              14.258751                       # CPI: cycles per instruction
system.cpu.discardedOps                          1830                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                          108198                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.070132                       # IPC: instructions per cycle
system.cpu.numCycles                           127901                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    7166     69.32%     69.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                     45      0.44%     69.75% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.75% # Class of committed instruction
system.cpu.op_class_0::MemRead                   1496     14.47%     84.22% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1631     15.78%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    10338                       # Class of committed instruction
system.cpu.tickCycles                           19703                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           935                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          122                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1067                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    2834                       # Number of BP lookups
system.cpu.branchPred.condPredicted              1853                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               560                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1431                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     616                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             43.046820                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     239                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             143                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 15                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              128                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           67                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         2859                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2859                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2876                       # number of overall hits
system.cpu.dcache.overall_hits::total            2876                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          385                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            385                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          411                       # number of overall misses
system.cpu.dcache.overall_misses::total           411                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     29420500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29420500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     29420500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29420500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3244                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3244                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3287                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3287                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.118681                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.118681                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.125038                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.125038                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76416.883117                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76416.883117                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71582.725061                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71582.725061                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          108                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          108                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          108                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          108                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          303                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          303                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     21630500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     21630500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24124500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24124500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.085388                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.085388                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.092181                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.092181                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78088.447653                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78088.447653                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79618.811881                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79618.811881                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1504                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1504                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          148                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           148                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11649500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11649500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1652                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1652                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.089588                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.089588                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78712.837838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78712.837838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          137                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          137                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10915000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10915000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.082930                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.082930                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79671.532847                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79671.532847                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1355                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1355                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          237                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          237                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     17771000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17771000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1592                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1592                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.148869                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.148869                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74983.122363                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74983.122363                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           97                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           97                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          140                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          140                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10715500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10715500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.087940                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.087940                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76539.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76539.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           26                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           43                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           43                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.604651                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.604651                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           26                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           26                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2494000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2494000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.604651                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.604651                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 95923.076923                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 95923.076923                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           19                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     63950500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           165.990440                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3219                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               304                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.588816                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   165.990440                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.081050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.081050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          304                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.148438                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              6958                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             6958                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     63950500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     63950500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     63950500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions                9019                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               1943                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1198                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         3456                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3456                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3456                       # number of overall hits
system.cpu.icache.overall_hits::total            3456                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          655                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            655                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          655                       # number of overall misses
system.cpu.icache.overall_misses::total           655                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     49743000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49743000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     49743000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49743000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4111                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4111                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4111                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4111                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.159329                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.159329                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.159329                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.159329                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75943.511450                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75943.511450                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75943.511450                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75943.511450                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          108                       # number of writebacks
system.cpu.icache.writebacks::total               108                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          655                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          655                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          655                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          655                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49089000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49089000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49089000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49089000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.159329                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.159329                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.159329                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.159329                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74945.038168                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74945.038168                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74945.038168                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74945.038168                       # average overall mshr miss latency
system.cpu.icache.replacements                    108                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3456                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3456                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          655                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           655                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49743000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49743000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4111                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4111                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.159329                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.159329                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75943.511450                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75943.511450                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          655                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          655                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49089000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49089000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.159329                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.159329                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74945.038168                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74945.038168                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     63950500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           296.194764                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4110                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               654                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.284404                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   296.194764                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.289253                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.289253                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          546                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          447                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.533203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8876                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8876                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     63950500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     63950500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     63950500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     63950500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                     8970                       # Number of Instructions committed
system.cpu.thread_0.numOps                      10338                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    8                       # number of demand (read+write) hits
system.l2.demand_hits::total                       22                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data                   8                       # number of overall hits
system.l2.overall_hits::total                      22                       # number of overall hits
system.l2.demand_misses::.cpu.inst                641                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                296                       # number of demand (read+write) misses
system.l2.demand_misses::total                    937                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               641                       # number of overall misses
system.l2.overall_misses::.cpu.data               296                       # number of overall misses
system.l2.overall_misses::total                   937                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47954000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     23657500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         71611500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47954000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     23657500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        71611500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              655                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              304                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  959                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             655                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             304                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 959                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.978626                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.977059                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.978626                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.977059                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74811.232449                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79923.986486                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76426.360726                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74811.232449                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79923.986486                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76426.360726                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           641                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               936                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          641                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              936                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41554000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     20638500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     62192500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41554000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     20638500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     62192500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.978626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.970395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.976017                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.978626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.970395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.976017                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64826.833073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69961.016949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66444.978632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64826.833073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69961.016949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66444.978632                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks          106                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              106                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          106                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          106                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             140                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 140                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     10504500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10504500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75032.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75032.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      9104500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9104500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65032.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65032.142857                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          641                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              641                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47954000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47954000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          655                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            655                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.978626                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978626                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74811.232449                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74811.232449                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          641                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          641                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41554000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41554000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.978626                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978626                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64826.833073                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64826.833073                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          156                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             156                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     13153000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13153000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          164                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           164                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.951220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.951220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84314.102564                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84314.102564                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11534000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11534000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.945122                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.945122                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74412.903226                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74412.903226                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     63950500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   478.970297                       # Cycle average of tags in use
system.l2.tags.total_refs                        1063                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       935                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.136898                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       319.375459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       159.594837                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.004873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.002435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.007309                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           935                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          806                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.014267                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      9455                       # Number of tag accesses
system.l2.tags.data_accesses                     9455                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     63950500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000575000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1880                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         935                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       935                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   935                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   29920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    467.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      63871000                       # Total gap between requests
system.mem_ctrls.avgGap                      68311.23                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        20480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data         9440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 320247691.573951721191                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 147614170.334868371487                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          640                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          295                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     15377250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      8500250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24026.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28814.41                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        20480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data         9440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         29920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        20480                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        20480                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          640                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          295                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            935                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    320247692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    147614170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        467861862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    320247692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    320247692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    320247692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    147614170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       467861862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  935                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           78                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           87                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           96                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           42                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           76                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           50                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           56                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           96                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 6346250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               4675000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           23877500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6787.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25537.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 771                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            82.46                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          160                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   366.400000                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   248.947554                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   313.694864                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           28     17.50%     17.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           52     32.50%     50.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           18     11.25%     61.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           19     11.88%     73.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            8      5.00%     78.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            4      2.50%     80.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           11      6.88%     87.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            5      3.12%     90.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           15      9.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          160                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 59840                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              935.723724                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.31                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     63950500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          628320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          322575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        3834180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     28703490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy       385920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      38791605                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   606.587986                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       769750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     61100750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          542640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          284625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        2841720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     27460320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy      1432800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      37479225                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   586.066176                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      3423750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     58446750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     63950500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                795                       # Transaction distribution
system.membus.trans_dist::ReadExReq               140                       # Transaction distribution
system.membus.trans_dist::ReadExResp              140                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           795                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         1870                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1870                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        29920                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   29920                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               935                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     935    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 935                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     63950500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             1063000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3105500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               818                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          108                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              140                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             140                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           655                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          164                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1417                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          608                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  2025                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        24384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         9728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  34112                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              959                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016684                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.128152                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    943     98.33%     98.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     16      1.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                959                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     63950500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             587500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            654000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            304499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
