module transmitter (
input idata,
input iEN,
input iClk,
output odata,
);

reg rdata_D;
reg rdata_Q;

assign odata = rdata_Q;

always @ (iClk)
begin
	rdata_Q <= rdata_D;
end

always

endmodule

