timestamp 1384726231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178 PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0 1 0 0 0 1 1512
use NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908178 NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908178_0 1 0 0 0 -1 1512
node "m1_570_1400#" 1 149.83 570 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 12992 576 0 0 0 0 0 0 0 0
node "m1_484_560#" 5 761.717 484 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 107072 3936 0 0 0 0 0 0 0 0
substrate "SUB" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_484_560#" "m1_570_1400#" 140.793
cap "PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/w_0_0#" "NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908178_0/a_147_525#" 65.078
cap "PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/a_230_483#" "PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/a_200_252#" 99.8212
cap "PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/a_230_483#" "NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908178_0/a_147_525#" 23.7863
cap "PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/w_0_0#" "PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/a_200_252#" 17.5895
cap "PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/a_200_252#" "NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908178_0/a_147_525#" 285.442
cap "NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908178_0/a_147_525#" "PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/a_200_252#" 2.69718
cap "PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/a_230_483#" "PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/a_200_252#" 129.843
cap "PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/a_230_483#" "NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908178_0/a_147_525#" 1.00733
cap "PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/w_0_0#" "PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/a_200_252#" 414.306
cap "PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/w_0_0#" "NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908178_0/a_147_525#" 73.558
cap "PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/a_230_483#" "PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/w_0_0#" 22.108
merge "NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908178_0/a_200_252#" "PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/a_200_252#" -924.687 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/a_200_252#" "m1_484_560#"
merge "NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908178_0/a_230_525#" "PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/a_230_483#" -458.972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/a_230_483#" "m1_570_1400#"
merge "NMOS_S_94100000_X5_Y1_1677908176_1677908176_1677908178_0/a_147_525#" "PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/SUB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_16969580_X5_Y1_1677908177_1677908176_1677908178_0/SUB" "SUB"
