{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479404434147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479404434147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 12:40:33 2016 " "Processing started: Thu Nov 17 12:40:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479404434147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404434147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404434147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1479404434474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/hardware-description-language/lab6/src/seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/hardware-description-language/lab6/src/seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-beh " "Found design unit 1: seven_seg-beh" {  } { { "../../src/seven_seg.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/seven_seg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479404442321 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "../../src/seven_seg.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/seven_seg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479404442321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404442321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/hardware-description-language/lab6/src/synchronizer8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/hardware-description-language/lab6/src/synchronizer8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer8-beh " "Found design unit 1: synchronizer8-beh" {  } { { "../../src/synchronizer8.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/synchronizer8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479404442321 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer8 " "Found entity 1: synchronizer8" {  } { { "../../src/synchronizer8.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/synchronizer8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479404442321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404442321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/hardware-description-language/lab6/src/synchronizer2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/hardware-description-language/lab6/src/synchronizer2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer2-beh " "Found design unit 1: synchronizer2-beh" {  } { { "../../src/synchronizer2.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/synchronizer2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479404442321 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer2 " "Found entity 1: synchronizer2" {  } { { "../../src/synchronizer2.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/synchronizer2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479404442321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404442321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/hardware-description-language/lab6/src/rising_edge_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/hardware-description-language/lab6/src/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer-beh " "Found design unit 1: rising_edge_synchronizer-beh" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/rising_edge_synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479404442321 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/rising_edge_synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479404442321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404442321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/hardware-description-language/lab6/src/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/hardware-description-language/lab6/src/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "../../src/memory.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/memory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479404442321 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../../src/memory.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479404442321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404442321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/hardware-description-language/lab6/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/hardware-description-language/lab6/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-beh " "Found design unit 1: alu-beh" {  } { { "../../src/alu.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479404442337 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../src/alu.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479404442337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404442337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/hardware-description-language/lab6/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/hardware-description-language/lab6/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-beh " "Found design unit 1: top-beh" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479404442337 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479404442337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404442337 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479404442352 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led top.vhd(219) " "VHDL Process Statement warning at top.vhd(219): inferring latch(es) for signal or variable \"led\", which holds its previous value in one or more paths through the process" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 219 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479404442352 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output_logic_we top.vhd(219) " "VHDL Process Statement warning at top.vhd(219): inferring latch(es) for signal or variable \"output_logic_we\", which holds its previous value in one or more paths through the process" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 219 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479404442352 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output_logic_addr top.vhd(219) " "VHDL Process Statement warning at top.vhd(219): inferring latch(es) for signal or variable \"output_logic_addr\", which holds its previous value in one or more paths through the process" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 219 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479404442352 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "to_mem top.vhd(288) " "VHDL Process Statement warning at top.vhd(288): signal \"to_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479404442352 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_logic_addr\[0\] top.vhd(219) " "Inferred latch for \"output_logic_addr\[0\]\" at top.vhd(219)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404442368 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_logic_addr\[1\] top.vhd(219) " "Inferred latch for \"output_logic_addr\[1\]\" at top.vhd(219)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404442368 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_logic_addr\[2\] top.vhd(219) " "Inferred latch for \"output_logic_addr\[2\]\" at top.vhd(219)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404442368 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_logic_addr\[3\] top.vhd(219) " "Inferred latch for \"output_logic_addr\[3\]\" at top.vhd(219)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404442368 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_logic_we top.vhd(219) " "Inferred latch for \"output_logic_we\" at top.vhd(219)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404442368 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[0\] top.vhd(219) " "Inferred latch for \"led\[0\]\" at top.vhd(219)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404442368 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[1\] top.vhd(219) " "Inferred latch for \"led\[1\]\" at top.vhd(219)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404442368 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[2\] top.vhd(219) " "Inferred latch for \"led\[2\]\" at top.vhd(219)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404442368 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[3\] top.vhd(219) " "Inferred latch for \"led\[3\]\" at top.vhd(219)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404442368 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[4\] top.vhd(219) " "Inferred latch for \"led\[4\]\" at top.vhd(219)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404442368 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer8 synchronizer8:sync_switches " "Elaborating entity \"synchronizer8\" for hierarchy \"synchronizer8:sync_switches\"" {  } { { "../../src/top.vhd" "sync_switches" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479404442383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer2 synchronizer2:sync_op " "Elaborating entity \"synchronizer2\" for hierarchy \"synchronizer2:sync_op\"" {  } { { "../../src/top.vhd" "sync_op" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479404442383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_comp " "Elaborating entity \"alu\" for hierarchy \"alu:alu_comp\"" {  } { { "../../src/top.vhd" "alu_comp" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479404442399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rising_edge_synchronizer rising_edge_synchronizer:sync_mr " "Elaborating entity \"rising_edge_synchronizer\" for hierarchy \"rising_edge_synchronizer:sync_mr\"" {  } { { "../../src/top.vhd" "sync_mr" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479404442415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:convert_to_ssd_a " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:convert_to_ssd_a\"" {  } { { "../../src/top.vhd" "convert_to_ssd_a" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479404442415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:comp_memory " "Elaborating entity \"memory\" for hierarchy \"memory:comp_memory\"" {  } { { "../../src/top.vhd" "comp_memory" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479404442430 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory:comp_memory\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory:comp_memory\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1479404442898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1479404442898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1479404442898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1479404442898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1479404442898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1479404442898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1479404442898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1479404442898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1479404442898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1479404442898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1479404442898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1479404442898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1479404442898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1479404442898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/calculator.ram0_memory_1967841f.hdl.mif " "Parameter INIT_FILE set to db/calculator.ram0_memory_1967841f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1479404442898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1479404442898 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1479404442898 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1479404442898 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu_comp\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu_comp\|Div0\"" {  } { { "../../src/alu.vhd" "Div0" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/alu.vhd" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1479404442898 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1479404442898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:comp_memory\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"memory:comp_memory\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479404442976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:comp_memory\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"memory:comp_memory\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479404442976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479404442976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479404442976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479404442976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479404442976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479404442976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479404442976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479404442976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479404442976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479404442976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479404442976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479404442976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479404442976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479404442976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/calculator.ram0_memory_1967841f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/calculator.ram0_memory_1967841f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479404442976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479404442976 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479404442976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oor1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oor1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oor1 " "Found entity 1: altsyncram_oor1" {  } { { "db/altsyncram_oor1.tdf" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/hw/project/db/altsyncram_oor1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479404443023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404443023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu_comp\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:alu_comp\|lpm_divide:Div0\"" {  } { { "../../src/alu.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/alu.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479404443132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu_comp\|lpm_divide:Div0 " "Instantiated megafunction \"alu:alu_comp\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479404443132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479404443132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479404443132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479404443132 ""}  } { { "../../src/alu.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/alu.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479404443132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7dm " "Found entity 1: lpm_divide_7dm" {  } { { "db/lpm_divide_7dm.tdf" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/hw/project/db/lpm_divide_7dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479404443179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404443179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/hw/project/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479404443195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404443195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/hw/project/db/alt_u_div_03f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479404443226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404443226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output_logic_we " "Latch output_logic_we has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateReg\[0\] " "Ports D and ENA on the latch are fed by the same signal stateReg\[0\]" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 211 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479404443460 ""}  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479404443460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output_logic_addr\[0\] " "Latch output_logic_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateReg\[0\] " "Ports D and ENA on the latch are fed by the same signal stateReg\[0\]" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 211 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1479404443460 ""}  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1479404443460 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_hun\[1\] GND " "Pin \"seven_seg_hun\[1\]\" is stuck at GND" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479404444255 "|top|seven_seg_hun[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1479404444255 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1479404444333 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "memory:comp_memory\|altsyncram:RAM_rtl_0\|altsyncram_oor1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"memory:comp_memory\|altsyncram:RAM_rtl_0\|altsyncram_oor1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_oor1.tdf" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/hw/project/db/altsyncram_oor1.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab6/src/top.vhd" 199 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479404444630 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1479404444786 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479404444786 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "468 " "Implemented 468 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1479404444895 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1479404444895 ""} { "Info" "ICUT_CUT_TM_LCELLS" "418 " "Implemented 418 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1479404444895 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1479404444895 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1479404444895 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1479404444895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "889 " "Peak virtual memory: 889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479404444926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 12:40:44 2016 " "Processing ended: Thu Nov 17 12:40:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479404444926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479404444926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479404444926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479404444926 ""}
