Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Aug 02 11:21:59 2016
| Host         : DESKTOP-MH958P1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dec_pwm_v1_0_control_sets_placed.rpt
| Design       : dec_pwm_v1_0
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    34 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              38 |           12 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |              64 |           16 |
| Yes          | Yes                   | No                     |             230 |           62 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------------------------+-----------------------------------------------+------------------+----------------+
|       Clock Signal      |                  Enable Signal                 |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-------------------------+------------------------------------------------+-----------------------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG |                                                | dec_pwm_v1_0_S00_AXI_inst/slv_reg4[0]         |                1 |              1 |
|  sig_in_IBUF_BUFG       |                                                | clr_IBUF                                      |                1 |              1 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/axi_arready_i_1_n_0  | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              3 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_2_n_0  | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              3 |
|  s00_axi_aclk_IBUF_BUFG |                                                | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                3 |              5 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0 | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0 | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/LED0/runner          |                                               |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0 | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0 | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0 | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0  | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0 | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0 | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0 | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0  | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0 | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0  | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0 | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0 | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0 | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0  | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0 | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0 | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0 | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0  | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/p_1_in[0]            | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/p_1_in[15]           | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/p_1_in[23]           | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/p_1_in[31]           | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/slv_reg_rden__0      | dec_pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0 |               20 |             32 |
|  s00_axi_aclk_IBUF_BUFG |                                                | dec_pwm_v1_0_S00_AXI_inst/LED0/clear          |                8 |             32 |
|  s00_axi_aclk_IBUF_BUFG | dec_pwm_v1_0_S00_AXI_inst/u1/cal_enr           | clr_IBUF                                      |                8 |             32 |
|  sig_in_IBUF_BUFG       | dec_pwm_v1_0_S00_AXI_inst/u1/cal_enr           | clr_IBUF                                      |                8 |             32 |
+-------------------------+------------------------------------------------+-----------------------------------------------+------------------+----------------+


