# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MIPS_SINGLE_CYCLE_CPU.srcs/sources_1/new/ALU.vhd" \
"../../../../MIPS_SINGLE_CYCLE_CPU.srcs/sources_1/new/Adder.vhd" \
"../../../../MIPS_SINGLE_CYCLE_CPU.srcs/sources_1/new/ALU_CONTROL.vhd" \
"../../../../MIPS_SINGLE_CYCLE_CPU.srcs/sim_1/new/Adder_tb.vhd" \
"../../../../MIPS_SINGLE_CYCLE_CPU.srcs/sim_1/new/ALU_CONTROL_TB.vhd" \

# Do not sort compile order
nosort
