/*
 * LWIDIA_COPYRIGHT_BEGIN
 *
 * Copyright 2018-2020 by LWPU Corporation.  All rights reserved.  All
 * information contained herein is proprietary and confidential to LWPU
 * Corporation.  Any use, reproduction, or disclosure without the written
 * permission of LWPU Corporation is prohibited.
 *
 * LWIDIA_COPYRIGHT_END
 */

#ifndef CLCB97SW_H
#define CLCB97SW_H

/* This file is *not* auto-generated. */

/* LwNotification[] elements */
#define LWCB97_NOTIFIERS_NOTIFY                                     (0)
#define LWCB97_NOTIFIERS_NONSTALL                                   (1)
#define LWCB97_NOTIFIERS_SET_MEMORY_SURFACE_ATTR                    (0)
#define LWCB97_NOTIFIERS_DEBUG_INTR                                 (2)
#define LWCB97_NOTIFIERS_MAXCOUNT                                   (3)

/* LwNotification[] fields and values */
#define LWCB97_NOTIFICATION_STATUS_IN_PROGRESS                      (0x8000)
#define LWCB97_NOTIFICATION_STATUS_ERROR_PROTECTION_FAULT           (0x4000)
#define LWCB97_NOTIFICATION_STATUS_ERROR_BAD_ARGUMENT               (0x2000)
#define LWCB97_NOTIFICATION_STATUS_ERROR_ILWALID_STATE              (0x1000)
#define LWCB97_NOTIFICATION_STATUS_ERROR_STATE_IN_USE               (0x0800)
#define LWCB97_NOTIFICATION_STATUS_DONE_SUCCESS                     (0x0000)

#define LWCB97_NOTIFICATION_SET_MEMORY_SURFACE_ATTR_INFO32_STATUS            0:0
#define LWCB97_NOTIFICATION_SET_MEMORY_SURFACE_ATTR_INFO32_STATUS_FAILED     (0x0000)
#define LWCB97_NOTIFICATION_SET_MEMORY_SURFACE_ATTR_INFO32_STATUS_SUCCESS    (0x0001)
#define LWCB97_NOTIFICATION_SET_MEMORY_SURFACE_ATTR_INFO32_COMPR             2:2
#define LWCB97_NOTIFICATION_SET_MEMORY_SURFACE_ATTR_INFO32_COMPR_DISABLED    (0x0000)
#define LWCB97_NOTIFICATION_SET_MEMORY_SURFACE_ATTR_INFO32_COMPR_ENABLED     (0x0001)
#define LWCB97_NOTIFICATION_SET_MEMORY_SURFACE_ATTR_INFO32_SHARED            4:4
#define LWCB97_NOTIFICATION_SET_MEMORY_SURFACE_ATTR_INFO32_SHARED_DISABLED   (0x0000)
#define LWCB97_NOTIFICATION_SET_MEMORY_SURFACE_ATTR_INFO32_SHARED_ENABLED    (0x0001)
#define LWCB97_NOTIFICATION_SET_MEMORY_SURFACE_ATTR_INFO32_LOWER             5:5
#define LWCB97_NOTIFICATION_SET_MEMORY_SURFACE_ATTR_INFO32_LOWER_DISABLED    (0x0000)
#define LWCB97_NOTIFICATION_SET_MEMORY_SURFACE_ATTR_INFO32_LOWER_ENABLED     (0x0001)
#define LWCB97_NOTIFICATION_SET_MEMORY_SURFACE_ATTR_INFO32_TILE_FORMAT       11:8
#define LWCB97_NOTIFICATION_SET_MEMORY_SURFACE_ATTR_INFO32_TILE_REGION       15:12
#define LWCB97_NOTIFICATION_SET_MEMORY_SURFACE_ATTR_INFO32_COMPR_COVG        31:16

#ifndef LWCB97_SET_CB_BASE
#ifdef LWCB97_SET_RESERVED_SW_METHOD00
/* VPR=0 RM assigns global base, VPR=1 RM assigns VPR global base from _ADDR which is bits 40:12 */
#define LWCB97_SET_CB_BASE                                          LWCB97_SET_RESERVED_SW_METHOD00
#define LWCB97_SET_CB_BASE_ADDR                                     27:0
#define LWCB97_SET_CB_BASE_ADDR_SHIFT                               12
#define LWCB97_SET_CB_BASE_VPR                                      31:31
#define LWCB97_SET_CB_BASE_VPR_FALSE                                (0x00000000)
#define LWCB97_SET_CB_BASE_VPR_TRUE                                 (0x00000001)
#endif
#endif

/* Set LW_PGRAPH_PRI_BES_CROP_DEBUG4_CLAMP_FP_BLEND */
#ifndef LWCB97_SET_BES_CROP_DEBUG4
#ifdef  LWCB97_SET_RESERVED_SW_METHOD03
#define LWCB97_SET_BES_CROP_DEBUG4                                  LWCB97_SET_RESERVED_SW_METHOD03
#define LWCB97_SET_BES_CROP_DEBUG4_CLAMP_FP_BLEND                   0:0
#define LWCB97_SET_BES_CROP_DEBUG4_CLAMP_FP_BLEND_TO_INF            (0x00000000)
#define LWCB97_SET_BES_CROP_DEBUG4_CLAMP_FP_BLEND_TO_MAXVAL         (0x00000001)
#endif
#endif

/* Set LW_PGRAPH_PRI_SKED_DEBUG_1_AUTO_ILWALIDATE_QMD */
#ifndef LWCB97_SET_SKED_DEBUG_1
#ifdef  LWCB97_SET_RESERVED_SW_METHOD04
#define LWCB97_SET_SKED_DEBUG_1                                     LWCB97_SET_RESERVED_SW_METHOD04
#define LWCB97_SET_SKED_DEBUG_1_AUTO_ILWALIDATE_QMD                 0:0
#define LWCB97_SET_SKED_DEBUG_1_AUTO_ILWALIDATE_QMD_DISABLE         (0x00000000)
#define LWCB97_SET_SKED_DEBUG_1_AUTO_ILWALIDATE_QMD_ENABLE          (0x00000001)
#endif
#endif

/* Set LW_PTPC_PRI_TEX_IN_DBG_TSL1_RVCH_ILWALIDATE
 * & LW_PTPC_PRI_SM_L1TAG_CTRL_CACHE_SURFACE_(LD/ST)
 */
#ifndef LWCB97_SET_TEX_IN_DBG
#ifdef  LWCB97_SET_RESERVED_SW_METHOD06
#define LWCB97_SET_TEX_IN_DBG                                           LWCB97_SET_RESERVED_SW_METHOD06
#define LWCB97_SET_TEX_IN_DBG_TSL1_RVCH_ILWALIDATE                      0:0
#define LWCB97_SET_TEX_IN_DBG_TSL1_RVCH_ILWALIDATE_DISABLE              (0x00000000)
#define LWCB97_SET_TEX_IN_DBG_TSL1_RVCH_ILWALIDATE_ENABLE               (0x00000001)
#define LWCB97_SET_TEX_IN_DBG_SM_L1TAG_CTRL_CACHE_SURFACE_LD            1:1
#define LWCB97_SET_TEX_IN_DBG_SM_L1TAG_CTRL_CACHE_SURFACE_LD_DISABLE    (0x00000000)
#define LWCB97_SET_TEX_IN_DBG_SM_L1TAG_CTRL_CACHE_SURFACE_LD_ENABLE     (0x00000001)
#define LWCB97_SET_TEX_IN_DBG_SM_L1TAG_CTRL_CACHE_SURFACE_ST            2:2
#define LWCB97_SET_TEX_IN_DBG_SM_L1TAG_CTRL_CACHE_SURFACE_ST_DISABLE    (0x00000000)
#define LWCB97_SET_TEX_IN_DBG_SM_L1TAG_CTRL_CACHE_SURFACE_ST_ENABLE     (0x00000001)
#endif
#endif

/* Set LW_PGRAPH_PRI_SKED_HWW_ESR_EN_SKEDCHECK18_L1_CONFIG_TOO_SMALL
 * DEFAULT means keep the current config. i.e a noop
 * For bug 1864936
 */
#ifndef LWCB97_SET_SKEDCHECK
#ifdef  LWCB97_SET_RESERVED_SW_METHOD07
#define LWCB97_SET_SKEDCHECK                                        LWCB97_SET_RESERVED_SW_METHOD07
#define LWCB97_SET_SKEDCHECK_18                                     1:0
#define LWCB97_SET_SKEDCHECK_18_DEFAULT                             (0x00000000)
#define LWCB97_SET_SKEDCHECK_18_DISABLE                             (0x00000001)
#define LWCB97_SET_SKEDCHECK_18_ENABLE                              (0x00000002)
#endif
#endif

/* Toggle LW_PGRAPH_PRI_BES_CROP_DEBUG3 fields that control blend optimizations (bug 1942454). */
#ifndef LWCB97_SET_BES_CROP_DEBUG3
#ifdef  LWCB97_SET_RESERVED_SW_METHOD08
#define LWCB97_SET_BES_CROP_DEBUG3                                  LWCB97_SET_RESERVED_SW_METHOD08
#define LWCB97_SET_BES_CROP_DEBUG3_BLENDOPT                         0:0
#define LWCB97_SET_BES_CROP_DEBUG3_BLENDOPT_KEEP_ZBC                (0x00000000)
#define LWCB97_SET_BES_CROP_DEBUG3_BLENDOPT_ENABLE                  (0x00000001)
#endif
#endif

/* Set LW_PGRAPH_PRI_GPCS_ROPS_CROP_DEBUG3_COMP_ZBC_DISABLE field that controls ZBC disablement(bug 2948472). */
#ifndef LWCB97_SET_GPCS_ROPS_CROP_DEBUG3
#ifdef  LWCB97_SET_RESERVED_SW_METHOD09
#define LWCB97_SET_GPCS_ROPS_CROP_DEBUG3                            LWCB97_SET_RESERVED_SW_METHOD09
#define LWCB97_SET_GPCS_ROPS_CROP_DEBUG3_COMP_ZBC                   0:0
#define LWCB97_SET_GPCS_ROPS_CROP_DEBUG3_COMP_ZBC_DISABLE           (0x00000001)
#endif
#endif

/* Toggle LW_PGRAPH_PRI_GPCS_GCC_DBG_3 fields that controls GCC prefetch enablement(bug 3035996). */
#ifndef LWCB97_SET_GPCS_GCC_DBG_3
#ifdef  LWCB97_SET_RESERVED_SW_METHOD10
#define LWCB97_SET_GPCS_GCC_DBG_3                                   LWCB97_SET_RESERVED_SW_METHOD10
#define LWCB97_SET_GPCS_GCC_DBG_3_PREFETCH                          0:0
#define LWCB97_SET_GPCS_GCC_DBG_3_PREFETCH_DISABLE                  (0x00000000)
#define LWCB97_SET_GPCS_GCC_DBG_3_PREFETCH_ENABLE                   (0x00000001)
#endif
#endif

#endif /* CLCB97SW_H */
