#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun 14 08:50:51 2022
# Process ID: 15356
# Current directory: C:/Users/josue/Documents/GitHub/proyecto-especializacion-final/vivado2/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8960 C:\Users\josue\Documents\GitHub\proyecto-especializacion-final\vivado2\project_1\project_1.xpr
# Log file: C:/Users/josue/Documents/GitHub/proyecto-especializacion-final/vivado2/project_1/vivado.log
# Journal file: C:/Users/josue/Documents/GitHub/proyecto-especializacion-final/vivado2/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/josue/Documents/GitHub/proyecto-especializacion-final/vivado2/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 1115.992 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: regfile
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1461.316 ; gain = 244.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/josue/Documents/GitHub/proyecto-especializacion-final/vivado2/project_1/project_1.srcs/sources_1/new/regfile.sv:22]
INFO: [Synth 8-6157] synthesizing module 'memoria' [C:/Users/josue/Documents/GitHub/proyecto-especializacion-final/vivado2/project_1/project_1.srcs/sources_1/new/regfile.sv:64]
WARNING: [Synth 8-6104] Input port 'reset' has an internal driver [C:/Users/josue/Documents/GitHub/proyecto-especializacion-final/vivado2/project_1/project_1.srcs/sources_1/new/regfile.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'memoria' (1#1) [C:/Users/josue/Documents/GitHub/proyecto-especializacion-final/vivado2/project_1/project_1.srcs/sources_1/new/regfile.sv:64]
INFO: [Synth 8-6157] synthesizing module 'deco' [C:/Users/josue/Documents/GitHub/proyecto-especializacion-final/vivado2/project_1/project_1.srcs/sources_1/new/regfile.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'deco' (2#1) [C:/Users/josue/Documents/GitHub/proyecto-especializacion-final/vivado2/project_1/project_1.srcs/sources_1/new/regfile.sv:45]
INFO: [Synth 8-6157] synthesizing module 'red' [C:/Users/josue/Documents/GitHub/proyecto-especializacion-final/vivado2/project_1/project_1.srcs/sources_1/new/regfile.sv:91]
INFO: [Synth 8-6155] done synthesizing module 'red' (3#1) [C:/Users/josue/Documents/GitHub/proyecto-especializacion-final/vivado2/project_1/project_1.srcs/sources_1/new/regfile.sv:91]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (4#1) [C:/Users/josue/Documents/GitHub/proyecto-especializacion-final/vivado2/project_1/project_1.srcs/sources_1/new/regfile.sv:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1538.133 ; gain = 321.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1538.133 ; gain = 321.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1538.133 ; gain = 321.758
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1538.133 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1624.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 1717.031 ; gain = 500.656
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:49 . Memory (MB): peak = 1717.031 ; gain = 601.039
open_bd_design {C:/Users/josue/Documents/GitHub/proyecto-especializacion-final/vivado2/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/josue/Documents/GitHub/proyecto-especializacion-final/vivado2/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Successfully read diagram <design_1> from block design file <C:/Users/josue/Documents/GitHub/proyecto-especializacion-final/vivado2/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1804.289 ; gain = 64.547
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 14 09:11:47 2022...
