module dfflop (
    input clk, rst_n, din, output reg q
);

always @(posedge clk or negedge rst_n) begin
    if(!rst_n)
    q<=0;
    else
    q<=din;
end

endmodule