<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="sim/master_tod_subsys.v"
   type="VERILOG"
   library="master_tod_subsys"
   hasInlineConfiguration="true" />
 <topLevel name="master_tod_subsys.master_tod_subsys" />
 <deviceFamily name="agilex7" />
 <device name="AGFB027R24C2E2VR2" />
</simPackage>
