OUTPUT SDO_signal_out 	 location (0, 3, 0) 	 H2 	 
INPUT  RST_N 	 location (0, 16, 0) 	 E4 	 
INPUT  CLK_fast 	 location (0, 17, 0) 	 D3 	 
INPUT  CLK 	 location (16, 33, 1) 	 C4 	 
