
MBED_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007140  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b4  08007200  08007200  00008200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080074b4  080074b4  00009060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080074b4  080074b4  000084b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080074bc  080074bc  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080074bc  080074bc  000084bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080074c0  080074c0  000084c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080074c4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000374  20000060  08007524  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003d4  08007524  000093d4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013deb  00000000  00000000  00009088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b7c  00000000  00000000  0001ce73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012f0  00000000  00000000  0001f9f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ef9  00000000  00000000  00020ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000138ee  00000000  00000000  00021bd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017822  00000000  00000000  000354c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000770ef  00000000  00000000  0004cce9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c3dd8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a28  00000000  00000000  000c3e1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000c8844  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080071e8 	.word	0x080071e8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	080071e8 	.word	0x080071e8

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	0008      	movs	r0, r1
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	@ (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	@ (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			@ (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f806 	bl	8000274 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			@ (mov r8, r8)

08000274 <__udivmoddi4>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	4657      	mov	r7, sl
 8000278:	464e      	mov	r6, r9
 800027a:	4645      	mov	r5, r8
 800027c:	46de      	mov	lr, fp
 800027e:	b5e0      	push	{r5, r6, r7, lr}
 8000280:	0004      	movs	r4, r0
 8000282:	000d      	movs	r5, r1
 8000284:	4692      	mov	sl, r2
 8000286:	4699      	mov	r9, r3
 8000288:	b083      	sub	sp, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d830      	bhi.n	80002f0 <__udivmoddi4+0x7c>
 800028e:	d02d      	beq.n	80002ec <__udivmoddi4+0x78>
 8000290:	4649      	mov	r1, r9
 8000292:	4650      	mov	r0, sl
 8000294:	f000 f8ba 	bl	800040c <__clzdi2>
 8000298:	0029      	movs	r1, r5
 800029a:	0006      	movs	r6, r0
 800029c:	0020      	movs	r0, r4
 800029e:	f000 f8b5 	bl	800040c <__clzdi2>
 80002a2:	1a33      	subs	r3, r6, r0
 80002a4:	4698      	mov	r8, r3
 80002a6:	3b20      	subs	r3, #32
 80002a8:	d434      	bmi.n	8000314 <__udivmoddi4+0xa0>
 80002aa:	469b      	mov	fp, r3
 80002ac:	4653      	mov	r3, sl
 80002ae:	465a      	mov	r2, fp
 80002b0:	4093      	lsls	r3, r2
 80002b2:	4642      	mov	r2, r8
 80002b4:	001f      	movs	r7, r3
 80002b6:	4653      	mov	r3, sl
 80002b8:	4093      	lsls	r3, r2
 80002ba:	001e      	movs	r6, r3
 80002bc:	42af      	cmp	r7, r5
 80002be:	d83b      	bhi.n	8000338 <__udivmoddi4+0xc4>
 80002c0:	42af      	cmp	r7, r5
 80002c2:	d100      	bne.n	80002c6 <__udivmoddi4+0x52>
 80002c4:	e079      	b.n	80003ba <__udivmoddi4+0x146>
 80002c6:	465b      	mov	r3, fp
 80002c8:	1ba4      	subs	r4, r4, r6
 80002ca:	41bd      	sbcs	r5, r7
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	da00      	bge.n	80002d2 <__udivmoddi4+0x5e>
 80002d0:	e076      	b.n	80003c0 <__udivmoddi4+0x14c>
 80002d2:	2200      	movs	r2, #0
 80002d4:	2300      	movs	r3, #0
 80002d6:	9200      	str	r2, [sp, #0]
 80002d8:	9301      	str	r3, [sp, #4]
 80002da:	2301      	movs	r3, #1
 80002dc:	465a      	mov	r2, fp
 80002de:	4093      	lsls	r3, r2
 80002e0:	9301      	str	r3, [sp, #4]
 80002e2:	2301      	movs	r3, #1
 80002e4:	4642      	mov	r2, r8
 80002e6:	4093      	lsls	r3, r2
 80002e8:	9300      	str	r3, [sp, #0]
 80002ea:	e029      	b.n	8000340 <__udivmoddi4+0xcc>
 80002ec:	4282      	cmp	r2, r0
 80002ee:	d9cf      	bls.n	8000290 <__udivmoddi4+0x1c>
 80002f0:	2200      	movs	r2, #0
 80002f2:	2300      	movs	r3, #0
 80002f4:	9200      	str	r2, [sp, #0]
 80002f6:	9301      	str	r3, [sp, #4]
 80002f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d001      	beq.n	8000302 <__udivmoddi4+0x8e>
 80002fe:	601c      	str	r4, [r3, #0]
 8000300:	605d      	str	r5, [r3, #4]
 8000302:	9800      	ldr	r0, [sp, #0]
 8000304:	9901      	ldr	r1, [sp, #4]
 8000306:	b003      	add	sp, #12
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	46bb      	mov	fp, r7
 800030c:	46b2      	mov	sl, r6
 800030e:	46a9      	mov	r9, r5
 8000310:	46a0      	mov	r8, r4
 8000312:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000314:	4642      	mov	r2, r8
 8000316:	469b      	mov	fp, r3
 8000318:	2320      	movs	r3, #32
 800031a:	1a9b      	subs	r3, r3, r2
 800031c:	4652      	mov	r2, sl
 800031e:	40da      	lsrs	r2, r3
 8000320:	4641      	mov	r1, r8
 8000322:	0013      	movs	r3, r2
 8000324:	464a      	mov	r2, r9
 8000326:	408a      	lsls	r2, r1
 8000328:	0017      	movs	r7, r2
 800032a:	4642      	mov	r2, r8
 800032c:	431f      	orrs	r7, r3
 800032e:	4653      	mov	r3, sl
 8000330:	4093      	lsls	r3, r2
 8000332:	001e      	movs	r6, r3
 8000334:	42af      	cmp	r7, r5
 8000336:	d9c3      	bls.n	80002c0 <__udivmoddi4+0x4c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	4643      	mov	r3, r8
 8000342:	2b00      	cmp	r3, #0
 8000344:	d0d8      	beq.n	80002f8 <__udivmoddi4+0x84>
 8000346:	07fb      	lsls	r3, r7, #31
 8000348:	0872      	lsrs	r2, r6, #1
 800034a:	431a      	orrs	r2, r3
 800034c:	4646      	mov	r6, r8
 800034e:	087b      	lsrs	r3, r7, #1
 8000350:	e00e      	b.n	8000370 <__udivmoddi4+0xfc>
 8000352:	42ab      	cmp	r3, r5
 8000354:	d101      	bne.n	800035a <__udivmoddi4+0xe6>
 8000356:	42a2      	cmp	r2, r4
 8000358:	d80c      	bhi.n	8000374 <__udivmoddi4+0x100>
 800035a:	1aa4      	subs	r4, r4, r2
 800035c:	419d      	sbcs	r5, r3
 800035e:	2001      	movs	r0, #1
 8000360:	1924      	adds	r4, r4, r4
 8000362:	416d      	adcs	r5, r5
 8000364:	2100      	movs	r1, #0
 8000366:	3e01      	subs	r6, #1
 8000368:	1824      	adds	r4, r4, r0
 800036a:	414d      	adcs	r5, r1
 800036c:	2e00      	cmp	r6, #0
 800036e:	d006      	beq.n	800037e <__udivmoddi4+0x10a>
 8000370:	42ab      	cmp	r3, r5
 8000372:	d9ee      	bls.n	8000352 <__udivmoddi4+0xde>
 8000374:	3e01      	subs	r6, #1
 8000376:	1924      	adds	r4, r4, r4
 8000378:	416d      	adcs	r5, r5
 800037a:	2e00      	cmp	r6, #0
 800037c:	d1f8      	bne.n	8000370 <__udivmoddi4+0xfc>
 800037e:	9800      	ldr	r0, [sp, #0]
 8000380:	9901      	ldr	r1, [sp, #4]
 8000382:	465b      	mov	r3, fp
 8000384:	1900      	adds	r0, r0, r4
 8000386:	4169      	adcs	r1, r5
 8000388:	2b00      	cmp	r3, #0
 800038a:	db24      	blt.n	80003d6 <__udivmoddi4+0x162>
 800038c:	002b      	movs	r3, r5
 800038e:	465a      	mov	r2, fp
 8000390:	4644      	mov	r4, r8
 8000392:	40d3      	lsrs	r3, r2
 8000394:	002a      	movs	r2, r5
 8000396:	40e2      	lsrs	r2, r4
 8000398:	001c      	movs	r4, r3
 800039a:	465b      	mov	r3, fp
 800039c:	0015      	movs	r5, r2
 800039e:	2b00      	cmp	r3, #0
 80003a0:	db2a      	blt.n	80003f8 <__udivmoddi4+0x184>
 80003a2:	0026      	movs	r6, r4
 80003a4:	409e      	lsls	r6, r3
 80003a6:	0033      	movs	r3, r6
 80003a8:	0026      	movs	r6, r4
 80003aa:	4647      	mov	r7, r8
 80003ac:	40be      	lsls	r6, r7
 80003ae:	0032      	movs	r2, r6
 80003b0:	1a80      	subs	r0, r0, r2
 80003b2:	4199      	sbcs	r1, r3
 80003b4:	9000      	str	r0, [sp, #0]
 80003b6:	9101      	str	r1, [sp, #4]
 80003b8:	e79e      	b.n	80002f8 <__udivmoddi4+0x84>
 80003ba:	42a3      	cmp	r3, r4
 80003bc:	d8bc      	bhi.n	8000338 <__udivmoddi4+0xc4>
 80003be:	e782      	b.n	80002c6 <__udivmoddi4+0x52>
 80003c0:	4642      	mov	r2, r8
 80003c2:	2320      	movs	r3, #32
 80003c4:	2100      	movs	r1, #0
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	2200      	movs	r2, #0
 80003ca:	9100      	str	r1, [sp, #0]
 80003cc:	9201      	str	r2, [sp, #4]
 80003ce:	2201      	movs	r2, #1
 80003d0:	40da      	lsrs	r2, r3
 80003d2:	9201      	str	r2, [sp, #4]
 80003d4:	e785      	b.n	80002e2 <__udivmoddi4+0x6e>
 80003d6:	4642      	mov	r2, r8
 80003d8:	2320      	movs	r3, #32
 80003da:	1a9b      	subs	r3, r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	4646      	mov	r6, r8
 80003e0:	409a      	lsls	r2, r3
 80003e2:	0023      	movs	r3, r4
 80003e4:	40f3      	lsrs	r3, r6
 80003e6:	4644      	mov	r4, r8
 80003e8:	4313      	orrs	r3, r2
 80003ea:	002a      	movs	r2, r5
 80003ec:	40e2      	lsrs	r2, r4
 80003ee:	001c      	movs	r4, r3
 80003f0:	465b      	mov	r3, fp
 80003f2:	0015      	movs	r5, r2
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	dad4      	bge.n	80003a2 <__udivmoddi4+0x12e>
 80003f8:	4642      	mov	r2, r8
 80003fa:	002f      	movs	r7, r5
 80003fc:	2320      	movs	r3, #32
 80003fe:	0026      	movs	r6, r4
 8000400:	4097      	lsls	r7, r2
 8000402:	1a9b      	subs	r3, r3, r2
 8000404:	40de      	lsrs	r6, r3
 8000406:	003b      	movs	r3, r7
 8000408:	4333      	orrs	r3, r6
 800040a:	e7cd      	b.n	80003a8 <__udivmoddi4+0x134>

0800040c <__clzdi2>:
 800040c:	b510      	push	{r4, lr}
 800040e:	2900      	cmp	r1, #0
 8000410:	d103      	bne.n	800041a <__clzdi2+0xe>
 8000412:	f000 f807 	bl	8000424 <__clzsi2>
 8000416:	3020      	adds	r0, #32
 8000418:	e002      	b.n	8000420 <__clzdi2+0x14>
 800041a:	0008      	movs	r0, r1
 800041c:	f000 f802 	bl	8000424 <__clzsi2>
 8000420:	bd10      	pop	{r4, pc}
 8000422:	46c0      	nop			@ (mov r8, r8)

08000424 <__clzsi2>:
 8000424:	211c      	movs	r1, #28
 8000426:	2301      	movs	r3, #1
 8000428:	041b      	lsls	r3, r3, #16
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0xe>
 800042e:	0c00      	lsrs	r0, r0, #16
 8000430:	3910      	subs	r1, #16
 8000432:	0a1b      	lsrs	r3, r3, #8
 8000434:	4298      	cmp	r0, r3
 8000436:	d301      	bcc.n	800043c <__clzsi2+0x18>
 8000438:	0a00      	lsrs	r0, r0, #8
 800043a:	3908      	subs	r1, #8
 800043c:	091b      	lsrs	r3, r3, #4
 800043e:	4298      	cmp	r0, r3
 8000440:	d301      	bcc.n	8000446 <__clzsi2+0x22>
 8000442:	0900      	lsrs	r0, r0, #4
 8000444:	3904      	subs	r1, #4
 8000446:	a202      	add	r2, pc, #8	@ (adr r2, 8000450 <__clzsi2+0x2c>)
 8000448:	5c10      	ldrb	r0, [r2, r0]
 800044a:	1840      	adds	r0, r0, r1
 800044c:	4770      	bx	lr
 800044e:	46c0      	nop			@ (mov r8, r8)
 8000450:	02020304 	.word	0x02020304
 8000454:	01010101 	.word	0x01010101
	...

08000460 <get_dev_addr>:
 *
 * - P2, P1, P0 become the "Page" or "Block" bits (High part of memory address).
 * - This function calculates which block (0-7) our target address belongs to.
 * - It shifts those bits left by 1 to align with bits 1, 2, and 3 of the I2C byte.
 */
static uint8_t get_dev_addr(uint16_t mem_addr) {
 8000460:	b580      	push	{r7, lr}
 8000462:	b084      	sub	sp, #16
 8000464:	af00      	add	r7, sp, #0
 8000466:	0002      	movs	r2, r0
 8000468:	1dbb      	adds	r3, r7, #6
 800046a:	801a      	strh	r2, [r3, #0]
	// Extract the top 3 bits of the memory address (bits 8, 9, 10)
	uint8_t block_bits = (mem_addr >> 8) & 0x07;
 800046c:	1dbb      	adds	r3, r7, #6
 800046e:	881b      	ldrh	r3, [r3, #0]
 8000470:	0a1b      	lsrs	r3, r3, #8
 8000472:	b29b      	uxth	r3, r3
 8000474:	b2da      	uxtb	r2, r3
 8000476:	200f      	movs	r0, #15
 8000478:	183b      	adds	r3, r7, r0
 800047a:	2107      	movs	r1, #7
 800047c:	400a      	ands	r2, r1
 800047e:	701a      	strb	r2, [r3, #0]

	// Combine base address (0xA0) with the block bits shifted into position
	return EEPROM_BASE_ADDR | (block_bits << 1);
 8000480:	183b      	adds	r3, r7, r0
 8000482:	781b      	ldrb	r3, [r3, #0]
 8000484:	b25b      	sxtb	r3, r3
 8000486:	18db      	adds	r3, r3, r3
 8000488:	b25b      	sxtb	r3, r3
 800048a:	2260      	movs	r2, #96	@ 0x60
 800048c:	4252      	negs	r2, r2
 800048e:	4313      	orrs	r3, r2
 8000490:	b25b      	sxtb	r3, r3
 8000492:	b2db      	uxtb	r3, r3
}
 8000494:	0018      	movs	r0, r3
 8000496:	46bd      	mov	sp, r7
 8000498:	b004      	add	sp, #16
 800049a:	bd80      	pop	{r7, pc}

0800049c <write_uid_at>:
 * 2. Crucial Step: HAL_Delay(5).
 * EEPROMs are slow. After the I2C signal stops, the chip physically burns
 * data into silicon. During this ~5ms, it will ignore all I2C signals (NACK).
 * Without this delay, the next command would fail immediately.
 */
static void write_uid_at(uint16_t index, uint8_t *data) {
 800049c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800049e:	b089      	sub	sp, #36	@ 0x24
 80004a0:	af04      	add	r7, sp, #16
 80004a2:	0002      	movs	r2, r0
 80004a4:	6039      	str	r1, [r7, #0]
 80004a6:	1dbb      	adds	r3, r7, #6
 80004a8:	801a      	strh	r2, [r3, #0]
	// Calculate physical address: Start at byte 4, each entry is 4 bytes
	uint16_t mem_addr = 4 + (index * 4);
 80004aa:	1dbb      	adds	r3, r7, #6
 80004ac:	881b      	ldrh	r3, [r3, #0]
 80004ae:	3301      	adds	r3, #1
 80004b0:	b29a      	uxth	r2, r3
 80004b2:	250e      	movs	r5, #14
 80004b4:	197b      	adds	r3, r7, r5
 80004b6:	0092      	lsls	r2, r2, #2
 80004b8:	801a      	strh	r2, [r3, #0]
	uint8_t dev_addr = get_dev_addr(mem_addr);
 80004ba:	260d      	movs	r6, #13
 80004bc:	19bc      	adds	r4, r7, r6
 80004be:	197b      	adds	r3, r7, r5
 80004c0:	881b      	ldrh	r3, [r3, #0]
 80004c2:	0018      	movs	r0, r3
 80004c4:	f7ff ffcc 	bl	8000460 <get_dev_addr>
 80004c8:	0003      	movs	r3, r0
 80004ca:	7023      	strb	r3, [r4, #0]

	HAL_I2C_Mem_Write(db_i2c, dev_addr, mem_addr & 0xFF, I2C_MEMADD_SIZE_8BIT,
 80004cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000500 <write_uid_at+0x64>)
 80004ce:	6818      	ldr	r0, [r3, #0]
 80004d0:	19bb      	adds	r3, r7, r6
 80004d2:	781b      	ldrb	r3, [r3, #0]
 80004d4:	b299      	uxth	r1, r3
 80004d6:	197b      	adds	r3, r7, r5
 80004d8:	881b      	ldrh	r3, [r3, #0]
 80004da:	22ff      	movs	r2, #255	@ 0xff
 80004dc:	4013      	ands	r3, r2
 80004de:	b29a      	uxth	r2, r3
 80004e0:	2364      	movs	r3, #100	@ 0x64
 80004e2:	9302      	str	r3, [sp, #8]
 80004e4:	2304      	movs	r3, #4
 80004e6:	9301      	str	r3, [sp, #4]
 80004e8:	683b      	ldr	r3, [r7, #0]
 80004ea:	9300      	str	r3, [sp, #0]
 80004ec:	2301      	movs	r3, #1
 80004ee:	f002 fcf7 	bl	8002ee0 <HAL_I2C_Mem_Write>
			data, 4, 100);

	// Wait for internal write cycle to finish
	HAL_Delay(5);
 80004f2:	2005      	movs	r0, #5
 80004f4:	f002 f878 	bl	80025e8 <HAL_Delay>
}
 80004f8:	46c0      	nop			@ (mov r8, r8)
 80004fa:	46bd      	mov	sp, r7
 80004fc:	b005      	add	sp, #20
 80004fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000500:	2000007c 	.word	0x2000007c

08000504 <read_uid_at>:
 * 1. Writes a "Dummy Write" signal first to set the internal address pointer.
 * 2. Sends a Repeated Start condition.
 * 3. Sends Device Address with Read Bit (1).
 * 4. Reads 4 bytes, sending ACK for the first 3 and NACK for the last one.
 */
static void read_uid_at(uint16_t index, uint8_t *buffer) {
 8000504:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000506:	b089      	sub	sp, #36	@ 0x24
 8000508:	af04      	add	r7, sp, #16
 800050a:	0002      	movs	r2, r0
 800050c:	6039      	str	r1, [r7, #0]
 800050e:	1dbb      	adds	r3, r7, #6
 8000510:	801a      	strh	r2, [r3, #0]
	uint16_t mem_addr = 4 + (index * 4);
 8000512:	1dbb      	adds	r3, r7, #6
 8000514:	881b      	ldrh	r3, [r3, #0]
 8000516:	3301      	adds	r3, #1
 8000518:	b29a      	uxth	r2, r3
 800051a:	250e      	movs	r5, #14
 800051c:	197b      	adds	r3, r7, r5
 800051e:	0092      	lsls	r2, r2, #2
 8000520:	801a      	strh	r2, [r3, #0]
	uint8_t dev_addr = get_dev_addr(mem_addr);
 8000522:	260d      	movs	r6, #13
 8000524:	19bc      	adds	r4, r7, r6
 8000526:	197b      	adds	r3, r7, r5
 8000528:	881b      	ldrh	r3, [r3, #0]
 800052a:	0018      	movs	r0, r3
 800052c:	f7ff ff98 	bl	8000460 <get_dev_addr>
 8000530:	0003      	movs	r3, r0
 8000532:	7023      	strb	r3, [r4, #0]

	HAL_I2C_Mem_Read(db_i2c, dev_addr, mem_addr & 0xFF, I2C_MEMADD_SIZE_8BIT,
 8000534:	4b0b      	ldr	r3, [pc, #44]	@ (8000564 <read_uid_at+0x60>)
 8000536:	6818      	ldr	r0, [r3, #0]
 8000538:	19bb      	adds	r3, r7, r6
 800053a:	781b      	ldrb	r3, [r3, #0]
 800053c:	b299      	uxth	r1, r3
 800053e:	197b      	adds	r3, r7, r5
 8000540:	881b      	ldrh	r3, [r3, #0]
 8000542:	22ff      	movs	r2, #255	@ 0xff
 8000544:	4013      	ands	r3, r2
 8000546:	b29a      	uxth	r2, r3
 8000548:	2364      	movs	r3, #100	@ 0x64
 800054a:	9302      	str	r3, [sp, #8]
 800054c:	2304      	movs	r3, #4
 800054e:	9301      	str	r3, [sp, #4]
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	9300      	str	r3, [sp, #0]
 8000554:	2301      	movs	r3, #1
 8000556:	f002 fdf1 	bl	800313c <HAL_I2C_Mem_Read>
			buffer, 4, 100);
}
 800055a:	46c0      	nop			@ (mov r8, r8)
 800055c:	46bd      	mov	sp, r7
 800055e:	b005      	add	sp, #20
 8000560:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000562:	46c0      	nop			@ (mov r8, r8)
 8000564:	2000007c 	.word	0x2000007c

08000568 <EEPROM_Init>:

/*
 * Purpose: Checks if the EEPROM is connected and responding.
 * Returns: true if the device acknowledges (ACK) the address.
 */
bool EEPROM_Init(I2C_HandleTypeDef *hi2c) {
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
	db_i2c = hi2c;
 8000570:	4b09      	ldr	r3, [pc, #36]	@ (8000598 <EEPROM_Init+0x30>)
 8000572:	687a      	ldr	r2, [r7, #4]
 8000574:	601a      	str	r2, [r3, #0]
	// Pings address 0xA0. If chip pulls SDA low (ACK), it is ready.
	if (HAL_I2C_IsDeviceReady(db_i2c, EEPROM_BASE_ADDR, 2, 100) == HAL_OK) {
 8000576:	4b08      	ldr	r3, [pc, #32]	@ (8000598 <EEPROM_Init+0x30>)
 8000578:	6818      	ldr	r0, [r3, #0]
 800057a:	2364      	movs	r3, #100	@ 0x64
 800057c:	2202      	movs	r2, #2
 800057e:	21a0      	movs	r1, #160	@ 0xa0
 8000580:	f002 ff10 	bl	80033a4 <HAL_I2C_IsDeviceReady>
 8000584:	1e03      	subs	r3, r0, #0
 8000586:	d101      	bne.n	800058c <EEPROM_Init+0x24>
		return true;
 8000588:	2301      	movs	r3, #1
 800058a:	e000      	b.n	800058e <EEPROM_Init+0x26>
	}
	return false;
 800058c:	2300      	movs	r3, #0
}
 800058e:	0018      	movs	r0, r3
 8000590:	46bd      	mov	sp, r7
 8000592:	b002      	add	sp, #8
 8000594:	bd80      	pop	{r7, pc}
 8000596:	46c0      	nop			@ (mov r8, r8)
 8000598:	2000007c 	.word	0x2000007c

0800059c <EEPROM_GetCount>:

/*
 * Purpose: Reads the very first byte (Addr 0x00) to see how many users are stored.
 * Returns: Number of users (0-250). If 0xFF (fresh chip), returns 0.
 */
uint8_t EEPROM_GetCount(void) {
 800059c:	b580      	push	{r7, lr}
 800059e:	b086      	sub	sp, #24
 80005a0:	af04      	add	r7, sp, #16
	uint8_t count = 0;
 80005a2:	1dfb      	adds	r3, r7, #7
 80005a4:	2200      	movs	r2, #0
 80005a6:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Read(db_i2c, EEPROM_BASE_ADDR, 0x00, I2C_MEMADD_SIZE_8BIT,
 80005a8:	4b0c      	ldr	r3, [pc, #48]	@ (80005dc <EEPROM_GetCount+0x40>)
 80005aa:	6818      	ldr	r0, [r3, #0]
 80005ac:	2364      	movs	r3, #100	@ 0x64
 80005ae:	9302      	str	r3, [sp, #8]
 80005b0:	2301      	movs	r3, #1
 80005b2:	9301      	str	r3, [sp, #4]
 80005b4:	1dfb      	adds	r3, r7, #7
 80005b6:	9300      	str	r3, [sp, #0]
 80005b8:	2301      	movs	r3, #1
 80005ba:	2200      	movs	r2, #0
 80005bc:	21a0      	movs	r1, #160	@ 0xa0
 80005be:	f002 fdbd 	bl	800313c <HAL_I2C_Mem_Read>
			&count, 1, 100);
	if (count == 0xFF)
 80005c2:	1dfb      	adds	r3, r7, #7
 80005c4:	781b      	ldrb	r3, [r3, #0]
 80005c6:	2bff      	cmp	r3, #255	@ 0xff
 80005c8:	d101      	bne.n	80005ce <EEPROM_GetCount+0x32>
		return 0;
 80005ca:	2300      	movs	r3, #0
 80005cc:	e001      	b.n	80005d2 <EEPROM_GetCount+0x36>
	return count;
 80005ce:	1dfb      	adds	r3, r7, #7
 80005d0:	781b      	ldrb	r3, [r3, #0]
}
 80005d2:	0018      	movs	r0, r3
 80005d4:	46bd      	mov	sp, r7
 80005d6:	b002      	add	sp, #8
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	46c0      	nop			@ (mov r8, r8)
 80005dc:	2000007c 	.word	0x2000007c

080005e0 <EEPROM_CheckUID>:

/*
 * Purpose: Scans the entire database to see if a specific UID exists.
 * Returns: true if found, false if not.
 */
bool EEPROM_CheckUID(uint8_t *uid_bytes) {
 80005e0:	b590      	push	{r4, r7, lr}
 80005e2:	b085      	sub	sp, #20
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
	uint8_t count = EEPROM_GetCount();
 80005e8:	230e      	movs	r3, #14
 80005ea:	18fc      	adds	r4, r7, r3
 80005ec:	f7ff ffd6 	bl	800059c <EEPROM_GetCount>
 80005f0:	0003      	movs	r3, r0
 80005f2:	7023      	strb	r3, [r4, #0]
	uint8_t temp[4];

	// Linear Search: Read every saved UID one by one
	for (uint8_t i = 0; i < count; i++) {
 80005f4:	230f      	movs	r3, #15
 80005f6:	18fb      	adds	r3, r7, r3
 80005f8:	2200      	movs	r2, #0
 80005fa:	701a      	strb	r2, [r3, #0]
 80005fc:	e019      	b.n	8000632 <EEPROM_CheckUID+0x52>
		read_uid_at(i, temp);
 80005fe:	230f      	movs	r3, #15
 8000600:	18fb      	adds	r3, r7, r3
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	b29b      	uxth	r3, r3
 8000606:	2408      	movs	r4, #8
 8000608:	193a      	adds	r2, r7, r4
 800060a:	0011      	movs	r1, r2
 800060c:	0018      	movs	r0, r3
 800060e:	f7ff ff79 	bl	8000504 <read_uid_at>
		if (memcmp(temp, uid_bytes, 4) == 0) {
 8000612:	6879      	ldr	r1, [r7, #4]
 8000614:	193b      	adds	r3, r7, r4
 8000616:	2204      	movs	r2, #4
 8000618:	0018      	movs	r0, r3
 800061a:	f006 f95b 	bl	80068d4 <memcmp>
 800061e:	1e03      	subs	r3, r0, #0
 8000620:	d101      	bne.n	8000626 <EEPROM_CheckUID+0x46>
			return true;
 8000622:	2301      	movs	r3, #1
 8000624:	e00e      	b.n	8000644 <EEPROM_CheckUID+0x64>
	for (uint8_t i = 0; i < count; i++) {
 8000626:	210f      	movs	r1, #15
 8000628:	187b      	adds	r3, r7, r1
 800062a:	781a      	ldrb	r2, [r3, #0]
 800062c:	187b      	adds	r3, r7, r1
 800062e:	3201      	adds	r2, #1
 8000630:	701a      	strb	r2, [r3, #0]
 8000632:	230f      	movs	r3, #15
 8000634:	18fa      	adds	r2, r7, r3
 8000636:	230e      	movs	r3, #14
 8000638:	18fb      	adds	r3, r7, r3
 800063a:	7812      	ldrb	r2, [r2, #0]
 800063c:	781b      	ldrb	r3, [r3, #0]
 800063e:	429a      	cmp	r2, r3
 8000640:	d3dd      	bcc.n	80005fe <EEPROM_CheckUID+0x1e>
		}
	}
	return false;
 8000642:	2300      	movs	r3, #0
}
 8000644:	0018      	movs	r0, r3
 8000646:	46bd      	mov	sp, r7
 8000648:	b005      	add	sp, #20
 800064a:	bd90      	pop	{r4, r7, pc}

0800064c <EEPROM_SaveUID>:
 * 1. Checks for duplicates first (returns 2).
 * 2. Checks if full (returns 1).
 * 3. Writes data to the next available slot.
 * 4. Updates the total count at address 0x00.
 */
uint8_t EEPROM_SaveUID(uint8_t *uid_bytes) {
 800064c:	b590      	push	{r4, r7, lr}
 800064e:	b089      	sub	sp, #36	@ 0x24
 8000650:	af04      	add	r7, sp, #16
 8000652:	6078      	str	r0, [r7, #4]
	if (EEPROM_CheckUID(uid_bytes)) {
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	0018      	movs	r0, r3
 8000658:	f7ff ffc2 	bl	80005e0 <EEPROM_CheckUID>
 800065c:	1e03      	subs	r3, r0, #0
 800065e:	d001      	beq.n	8000664 <EEPROM_SaveUID+0x18>
		return 2; // Already Exists
 8000660:	2302      	movs	r3, #2
 8000662:	e02d      	b.n	80006c0 <EEPROM_SaveUID+0x74>
	}

	uint8_t count = EEPROM_GetCount();
 8000664:	f7ff ff9a 	bl	800059c <EEPROM_GetCount>
 8000668:	0003      	movs	r3, r0
 800066a:	001a      	movs	r2, r3
 800066c:	210f      	movs	r1, #15
 800066e:	187b      	adds	r3, r7, r1
 8000670:	701a      	strb	r2, [r3, #0]
	if (count >= 250)
 8000672:	187b      	adds	r3, r7, r1
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	2bf9      	cmp	r3, #249	@ 0xf9
 8000678:	d901      	bls.n	800067e <EEPROM_SaveUID+0x32>
		return 1; // Database Full
 800067a:	2301      	movs	r3, #1
 800067c:	e020      	b.n	80006c0 <EEPROM_SaveUID+0x74>

	// Write the 4-byte UID
	write_uid_at(count, uid_bytes);
 800067e:	240f      	movs	r4, #15
 8000680:	193b      	adds	r3, r7, r4
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	001a      	movs	r2, r3
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	0019      	movs	r1, r3
 800068a:	0010      	movs	r0, r2
 800068c:	f7ff ff06 	bl	800049c <write_uid_at>

	// Update the counter
	count++;
 8000690:	0021      	movs	r1, r4
 8000692:	187b      	adds	r3, r7, r1
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	3301      	adds	r3, #1
 8000698:	b2da      	uxtb	r2, r3
 800069a:	187b      	adds	r3, r7, r1
 800069c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(db_i2c, EEPROM_BASE_ADDR, 0x00, I2C_MEMADD_SIZE_8BIT,
 800069e:	4b0a      	ldr	r3, [pc, #40]	@ (80006c8 <EEPROM_SaveUID+0x7c>)
 80006a0:	6818      	ldr	r0, [r3, #0]
 80006a2:	2364      	movs	r3, #100	@ 0x64
 80006a4:	9302      	str	r3, [sp, #8]
 80006a6:	2301      	movs	r3, #1
 80006a8:	9301      	str	r3, [sp, #4]
 80006aa:	187b      	adds	r3, r7, r1
 80006ac:	9300      	str	r3, [sp, #0]
 80006ae:	2301      	movs	r3, #1
 80006b0:	2200      	movs	r2, #0
 80006b2:	21a0      	movs	r1, #160	@ 0xa0
 80006b4:	f002 fc14 	bl	8002ee0 <HAL_I2C_Mem_Write>
			&count, 1, 100);
	HAL_Delay(5); // Critical write delay
 80006b8:	2005      	movs	r0, #5
 80006ba:	f001 ff95 	bl	80025e8 <HAL_Delay>

	return 0; // Success
 80006be:	2300      	movs	r3, #0
}
 80006c0:	0018      	movs	r0, r3
 80006c2:	46bd      	mov	sp, r7
 80006c4:	b005      	add	sp, #20
 80006c6:	bd90      	pop	{r4, r7, pc}
 80006c8:	2000007c 	.word	0x2000007c

080006cc <EEPROM_DeleteUID>:
 * 2. Read the UID of the very LAST user in the database.
 * 3. Overwrite the "to-be-deleted" UID with that LAST UID.
 * 4. Decrease the total count.
 * This avoids shifting all data, saving thousands of write cycles.
 */
bool EEPROM_DeleteUID(uint8_t *uid_bytes) {
 80006cc:	b5b0      	push	{r4, r5, r7, lr}
 80006ce:	b088      	sub	sp, #32
 80006d0:	af04      	add	r7, sp, #16
 80006d2:	6078      	str	r0, [r7, #4]
	uint8_t count = EEPROM_GetCount();
 80006d4:	f7ff ff62 	bl	800059c <EEPROM_GetCount>
 80006d8:	0003      	movs	r3, r0
 80006da:	001a      	movs	r2, r3
 80006dc:	230c      	movs	r3, #12
 80006de:	18fb      	adds	r3, r7, r3
 80006e0:	701a      	strb	r2, [r3, #0]
	uint8_t temp[4];
	uint8_t target_index = 0xFF; // Sentinal value for "Not Found"
 80006e2:	230f      	movs	r3, #15
 80006e4:	18fb      	adds	r3, r7, r3
 80006e6:	22ff      	movs	r2, #255	@ 0xff
 80006e8:	701a      	strb	r2, [r3, #0]

	// 1. Find target index
	for (uint8_t i = 0; i < count; i++) {
 80006ea:	230e      	movs	r3, #14
 80006ec:	18fb      	adds	r3, r7, r3
 80006ee:	2200      	movs	r2, #0
 80006f0:	701a      	strb	r2, [r3, #0]
 80006f2:	e01d      	b.n	8000730 <EEPROM_DeleteUID+0x64>
		read_uid_at(i, temp);
 80006f4:	240e      	movs	r4, #14
 80006f6:	193b      	adds	r3, r7, r4
 80006f8:	781b      	ldrb	r3, [r3, #0]
 80006fa:	b29b      	uxth	r3, r3
 80006fc:	2508      	movs	r5, #8
 80006fe:	197a      	adds	r2, r7, r5
 8000700:	0011      	movs	r1, r2
 8000702:	0018      	movs	r0, r3
 8000704:	f7ff fefe 	bl	8000504 <read_uid_at>
		if (memcmp(temp, uid_bytes, 4) == 0) {
 8000708:	6879      	ldr	r1, [r7, #4]
 800070a:	197b      	adds	r3, r7, r5
 800070c:	2204      	movs	r2, #4
 800070e:	0018      	movs	r0, r3
 8000710:	f006 f8e0 	bl	80068d4 <memcmp>
 8000714:	1e03      	subs	r3, r0, #0
 8000716:	d105      	bne.n	8000724 <EEPROM_DeleteUID+0x58>
			target_index = i;
 8000718:	230f      	movs	r3, #15
 800071a:	18fb      	adds	r3, r7, r3
 800071c:	193a      	adds	r2, r7, r4
 800071e:	7812      	ldrb	r2, [r2, #0]
 8000720:	701a      	strb	r2, [r3, #0]
			break;
 8000722:	e00d      	b.n	8000740 <EEPROM_DeleteUID+0x74>
	for (uint8_t i = 0; i < count; i++) {
 8000724:	210e      	movs	r1, #14
 8000726:	187b      	adds	r3, r7, r1
 8000728:	781a      	ldrb	r2, [r3, #0]
 800072a:	187b      	adds	r3, r7, r1
 800072c:	3201      	adds	r2, #1
 800072e:	701a      	strb	r2, [r3, #0]
 8000730:	230c      	movs	r3, #12
 8000732:	18fb      	adds	r3, r7, r3
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	220e      	movs	r2, #14
 8000738:	18ba      	adds	r2, r7, r2
 800073a:	7812      	ldrb	r2, [r2, #0]
 800073c:	429a      	cmp	r2, r3
 800073e:	d3d9      	bcc.n	80006f4 <EEPROM_DeleteUID+0x28>
		}
	}

	if (target_index == 0xFF)
 8000740:	230f      	movs	r3, #15
 8000742:	18fb      	adds	r3, r7, r3
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	2bff      	cmp	r3, #255	@ 0xff
 8000748:	d101      	bne.n	800074e <EEPROM_DeleteUID+0x82>
		return false; // Not found
 800074a:	2300      	movs	r3, #0
 800074c:	e036      	b.n	80007bc <EEPROM_DeleteUID+0xf0>

	// 2. Perform Swap
	uint8_t last_index = count - 1;
 800074e:	230c      	movs	r3, #12
 8000750:	18fb      	adds	r3, r7, r3
 8000752:	781a      	ldrb	r2, [r3, #0]
 8000754:	210d      	movs	r1, #13
 8000756:	187b      	adds	r3, r7, r1
 8000758:	3a01      	subs	r2, #1
 800075a:	701a      	strb	r2, [r3, #0]

	// Only swap if we aren't already deleting the last one
	if (target_index != last_index) {
 800075c:	240f      	movs	r4, #15
 800075e:	193a      	adds	r2, r7, r4
 8000760:	187b      	adds	r3, r7, r1
 8000762:	7812      	ldrb	r2, [r2, #0]
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	429a      	cmp	r2, r3
 8000768:	d010      	beq.n	800078c <EEPROM_DeleteUID+0xc0>
		read_uid_at(last_index, temp);   // Read Last
 800076a:	187b      	adds	r3, r7, r1
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	b29b      	uxth	r3, r3
 8000770:	2508      	movs	r5, #8
 8000772:	197a      	adds	r2, r7, r5
 8000774:	0011      	movs	r1, r2
 8000776:	0018      	movs	r0, r3
 8000778:	f7ff fec4 	bl	8000504 <read_uid_at>
		write_uid_at(target_index, temp); // Overwrite Target
 800077c:	193b      	adds	r3, r7, r4
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	b29b      	uxth	r3, r3
 8000782:	197a      	adds	r2, r7, r5
 8000784:	0011      	movs	r1, r2
 8000786:	0018      	movs	r0, r3
 8000788:	f7ff fe88 	bl	800049c <write_uid_at>
	}

	// 3. Update Count
	count--;
 800078c:	210c      	movs	r1, #12
 800078e:	187b      	adds	r3, r7, r1
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	3b01      	subs	r3, #1
 8000794:	b2da      	uxtb	r2, r3
 8000796:	187b      	adds	r3, r7, r1
 8000798:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(db_i2c, EEPROM_BASE_ADDR, 0x00, I2C_MEMADD_SIZE_8BIT,
 800079a:	4b0a      	ldr	r3, [pc, #40]	@ (80007c4 <EEPROM_DeleteUID+0xf8>)
 800079c:	6818      	ldr	r0, [r3, #0]
 800079e:	2364      	movs	r3, #100	@ 0x64
 80007a0:	9302      	str	r3, [sp, #8]
 80007a2:	2301      	movs	r3, #1
 80007a4:	9301      	str	r3, [sp, #4]
 80007a6:	187b      	adds	r3, r7, r1
 80007a8:	9300      	str	r3, [sp, #0]
 80007aa:	2301      	movs	r3, #1
 80007ac:	2200      	movs	r2, #0
 80007ae:	21a0      	movs	r1, #160	@ 0xa0
 80007b0:	f002 fb96 	bl	8002ee0 <HAL_I2C_Mem_Write>
			&count, 1, 100);
	HAL_Delay(5);
 80007b4:	2005      	movs	r0, #5
 80007b6:	f001 ff17 	bl	80025e8 <HAL_Delay>

	return true;
 80007ba:	2301      	movs	r3, #1
}
 80007bc:	0018      	movs	r0, r3
 80007be:	46bd      	mov	sp, r7
 80007c0:	b004      	add	sp, #16
 80007c2:	bdb0      	pop	{r4, r5, r7, pc}
 80007c4:	2000007c 	.word	0x2000007c

080007c8 <i2c_write_byte>:
 * - We always OR (|) the data with 'lcd->backlight'.
 * If we didn't do this, sending data would accidentally turn off the backlight pin.
 * - The PCF8574 acts as a "Shift Register" here: what we send becomes the voltage
 * state of its output pins immediately.
 */
static void i2c_write_byte(LCD1602_I2C *lcd, uint8_t val) {
 80007c8:	b590      	push	{r4, r7, lr}
 80007ca:	b087      	sub	sp, #28
 80007cc:	af02      	add	r7, sp, #8
 80007ce:	6078      	str	r0, [r7, #4]
 80007d0:	000a      	movs	r2, r1
 80007d2:	1cfb      	adds	r3, r7, #3
 80007d4:	701a      	strb	r2, [r3, #0]
	uint8_t d = val | lcd->backlight;
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	79da      	ldrb	r2, [r3, #7]
 80007da:	1cfb      	adds	r3, r7, #3
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	4313      	orrs	r3, r2
 80007e0:	b2da      	uxtb	r2, r3
 80007e2:	240f      	movs	r4, #15
 80007e4:	193b      	adds	r3, r7, r4
 80007e6:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(lcd->hi2c, lcd->addr << 1, &d, 1, 100);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	6818      	ldr	r0, [r3, #0]
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	791b      	ldrb	r3, [r3, #4]
 80007f0:	18db      	adds	r3, r3, r3
 80007f2:	b299      	uxth	r1, r3
 80007f4:	193a      	adds	r2, r7, r4
 80007f6:	2364      	movs	r3, #100	@ 0x64
 80007f8:	9300      	str	r3, [sp, #0]
 80007fa:	2301      	movs	r3, #1
 80007fc:	f002 fa46 	bl	8002c8c <HAL_I2C_Master_Transmit>
}
 8000800:	46c0      	nop			@ (mov r8, r8)
 8000802:	46bd      	mov	sp, r7
 8000804:	b005      	add	sp, #20
 8000806:	bd90      	pop	{r4, r7, pc}

08000808 <lcd_pulse_enable>:
 * it sees a falling edge (High -> Low) on the En pin.
 * 1. Set En HIGH: Prepare the LCD to listen.
 * 2. Delay: Wait for voltage to stabilize.
 * 3. Set En LOW: This "Click" forces the LCD to read the D4-D7 pins NOW.
 */
static void lcd_pulse_enable(LCD1602_I2C *lcd, uint8_t val) {
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
 8000810:	000a      	movs	r2, r1
 8000812:	1cfb      	adds	r3, r7, #3
 8000814:	701a      	strb	r2, [r3, #0]
	i2c_write_byte(lcd, val | En);   // Pin High
 8000816:	1cfb      	adds	r3, r7, #3
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	2204      	movs	r2, #4
 800081c:	4313      	orrs	r3, r2
 800081e:	b2da      	uxtb	r2, r3
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	0011      	movs	r1, r2
 8000824:	0018      	movs	r0, r3
 8000826:	f7ff ffcf 	bl	80007c8 <i2c_write_byte>
	HAL_Delay(1);
 800082a:	2001      	movs	r0, #1
 800082c:	f001 fedc 	bl	80025e8 <HAL_Delay>
	i2c_write_byte(lcd, val & ~En);  // Pin Low (Latch Data)
 8000830:	1cfb      	adds	r3, r7, #3
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	2204      	movs	r2, #4
 8000836:	4393      	bics	r3, r2
 8000838:	b2da      	uxtb	r2, r3
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	0011      	movs	r1, r2
 800083e:	0018      	movs	r0, r3
 8000840:	f7ff ffc2 	bl	80007c8 <i2c_write_byte>
	HAL_Delay(1);
 8000844:	2001      	movs	r0, #1
 8000846:	f001 fecf 	bl	80025e8 <HAL_Delay>
}
 800084a:	46c0      	nop			@ (mov r8, r8)
 800084c:	46bd      	mov	sp, r7
 800084e:	b002      	add	sp, #8
 8000850:	bd80      	pop	{r7, pc}

08000852 <lcd_write_nibble>:
 * Since the I2C expander only has 8 pins total (and we use 4 for control: RS, RW, EN, Backlight),
 * we only have 4 pins left for data. We cannot send a full 8-bit byte at once.
 * - This function places the data bits in the upper 4 bits of the byte (P4-P7).
 * - It keeps the control bits (RS/RW) in the lower part.
 */
static void lcd_write_nibble(LCD1602_I2C *lcd, uint8_t nibble, uint8_t mode) {
 8000852:	b590      	push	{r4, r7, lr}
 8000854:	b085      	sub	sp, #20
 8000856:	af00      	add	r7, sp, #0
 8000858:	6078      	str	r0, [r7, #4]
 800085a:	0008      	movs	r0, r1
 800085c:	0011      	movs	r1, r2
 800085e:	1cfb      	adds	r3, r7, #3
 8000860:	1c02      	adds	r2, r0, #0
 8000862:	701a      	strb	r2, [r3, #0]
 8000864:	1cbb      	adds	r3, r7, #2
 8000866:	1c0a      	adds	r2, r1, #0
 8000868:	701a      	strb	r2, [r3, #0]
	uint8_t val = (nibble & 0xF0) | mode; // Combine Data + Control (RS/RW)
 800086a:	1cfb      	adds	r3, r7, #3
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	b25b      	sxtb	r3, r3
 8000870:	220f      	movs	r2, #15
 8000872:	4393      	bics	r3, r2
 8000874:	b25a      	sxtb	r2, r3
 8000876:	1cbb      	adds	r3, r7, #2
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	b25b      	sxtb	r3, r3
 800087c:	4313      	orrs	r3, r2
 800087e:	b25a      	sxtb	r2, r3
 8000880:	240f      	movs	r4, #15
 8000882:	193b      	adds	r3, r7, r4
 8000884:	701a      	strb	r2, [r3, #0]
	i2c_write_byte(lcd, val);             // Set Pins
 8000886:	193b      	adds	r3, r7, r4
 8000888:	781a      	ldrb	r2, [r3, #0]
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	0011      	movs	r1, r2
 800088e:	0018      	movs	r0, r3
 8000890:	f7ff ff9a 	bl	80007c8 <i2c_write_byte>
	lcd_pulse_enable(lcd, val);           // Latch it
 8000894:	193b      	adds	r3, r7, r4
 8000896:	781a      	ldrb	r2, [r3, #0]
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	0011      	movs	r1, r2
 800089c:	0018      	movs	r0, r3
 800089e:	f7ff ffb3 	bl	8000808 <lcd_pulse_enable>
}
 80008a2:	46c0      	nop			@ (mov r8, r8)
 80008a4:	46bd      	mov	sp, r7
 80008a6:	b005      	add	sp, #20
 80008a8:	bd90      	pop	{r4, r7, pc}

080008aa <lcd_send>:
 * [SIGNAL EXPLANATION] High Order First
 * The HD44780 LCD controller expects the "High Nibble" (bits 4-7) first,
 * followed immediately by the "Low Nibble" (bits 0-3).
 * If this order is swapped, the LCD will interpret garbage characters.
 */
static void lcd_send(LCD1602_I2C *lcd, uint8_t value, uint8_t mode) {
 80008aa:	b580      	push	{r7, lr}
 80008ac:	b082      	sub	sp, #8
 80008ae:	af00      	add	r7, sp, #0
 80008b0:	6078      	str	r0, [r7, #4]
 80008b2:	0008      	movs	r0, r1
 80008b4:	0011      	movs	r1, r2
 80008b6:	1cfb      	adds	r3, r7, #3
 80008b8:	1c02      	adds	r2, r0, #0
 80008ba:	701a      	strb	r2, [r3, #0]
 80008bc:	1cbb      	adds	r3, r7, #2
 80008be:	1c0a      	adds	r2, r1, #0
 80008c0:	701a      	strb	r2, [r3, #0]
	lcd_write_nibble(lcd, value & 0xF0, mode);       // Send Top Half
 80008c2:	1cfb      	adds	r3, r7, #3
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	220f      	movs	r2, #15
 80008c8:	4393      	bics	r3, r2
 80008ca:	b2d9      	uxtb	r1, r3
 80008cc:	1cbb      	adds	r3, r7, #2
 80008ce:	781a      	ldrb	r2, [r3, #0]
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	0018      	movs	r0, r3
 80008d4:	f7ff ffbd 	bl	8000852 <lcd_write_nibble>
	lcd_write_nibble(lcd, (value << 4) & 0xF0, mode); // Send Bottom Half
 80008d8:	1cfb      	adds	r3, r7, #3
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	011b      	lsls	r3, r3, #4
 80008de:	b2d9      	uxtb	r1, r3
 80008e0:	1cbb      	adds	r3, r7, #2
 80008e2:	781a      	ldrb	r2, [r3, #0]
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	0018      	movs	r0, r3
 80008e8:	f7ff ffb3 	bl	8000852 <lcd_write_nibble>
}
 80008ec:	46c0      	nop			@ (mov r8, r8)
 80008ee:	46bd      	mov	sp, r7
 80008f0:	b002      	add	sp, #8
 80008f2:	bd80      	pop	{r7, pc}

080008f4 <LCD_Init>:
 * the LCD is confused. We send a specific sequence of "0x30" commands blindly.
 * This forces the internal state machine of the LCD to reset and accept 4-bit mode.
 * Without this specific timing (5ms, 1ms delays), the initialization will fail.
 */
void LCD_Init(LCD1602_I2C *lcd, I2C_HandleTypeDef *hi2c, uint8_t addr,
		uint8_t cols, uint8_t rows) {
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b084      	sub	sp, #16
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	60f8      	str	r0, [r7, #12]
 80008fc:	60b9      	str	r1, [r7, #8]
 80008fe:	0019      	movs	r1, r3
 8000900:	1dfb      	adds	r3, r7, #7
 8000902:	701a      	strb	r2, [r3, #0]
 8000904:	1dbb      	adds	r3, r7, #6
 8000906:	1c0a      	adds	r2, r1, #0
 8000908:	701a      	strb	r2, [r3, #0]
	lcd->hi2c = hi2c;
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	68ba      	ldr	r2, [r7, #8]
 800090e:	601a      	str	r2, [r3, #0]
	lcd->addr = addr;
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	1dfa      	adds	r2, r7, #7
 8000914:	7812      	ldrb	r2, [r2, #0]
 8000916:	711a      	strb	r2, [r3, #4]
	lcd->cols = cols;
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	1dba      	adds	r2, r7, #6
 800091c:	7812      	ldrb	r2, [r2, #0]
 800091e:	715a      	strb	r2, [r3, #5]
	lcd->rows = rows;
 8000920:	68fa      	ldr	r2, [r7, #12]
 8000922:	2318      	movs	r3, #24
 8000924:	18fb      	adds	r3, r7, r3
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	7193      	strb	r3, [r2, #6]
	lcd->backlight = LCD_BACKLIGHT;
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	2208      	movs	r2, #8
 800092e:	71da      	strb	r2, [r3, #7]

	// 1. Wait for voltage to rise after power-on
	HAL_Delay(50);
 8000930:	2032      	movs	r0, #50	@ 0x32
 8000932:	f001 fe59 	bl	80025e8 <HAL_Delay>

	// 2. Reset Sequence (Syncing with the internal LCD clock)
	lcd_write_nibble(lcd, 0x30, 0);
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	2200      	movs	r2, #0
 800093a:	2130      	movs	r1, #48	@ 0x30
 800093c:	0018      	movs	r0, r3
 800093e:	f7ff ff88 	bl	8000852 <lcd_write_nibble>
	HAL_Delay(5);
 8000942:	2005      	movs	r0, #5
 8000944:	f001 fe50 	bl	80025e8 <HAL_Delay>
	lcd_write_nibble(lcd, 0x30, 0);
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	2200      	movs	r2, #0
 800094c:	2130      	movs	r1, #48	@ 0x30
 800094e:	0018      	movs	r0, r3
 8000950:	f7ff ff7f 	bl	8000852 <lcd_write_nibble>
	HAL_Delay(1);
 8000954:	2001      	movs	r0, #1
 8000956:	f001 fe47 	bl	80025e8 <HAL_Delay>
	lcd_write_nibble(lcd, 0x30, 0);
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	2200      	movs	r2, #0
 800095e:	2130      	movs	r1, #48	@ 0x30
 8000960:	0018      	movs	r0, r3
 8000962:	f7ff ff76 	bl	8000852 <lcd_write_nibble>
	HAL_Delay(1);
 8000966:	2001      	movs	r0, #1
 8000968:	f001 fe3e 	bl	80025e8 <HAL_Delay>
	lcd_write_nibble(lcd, 0x20, 0); // Command to switch to 4-bit mode
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	2200      	movs	r2, #0
 8000970:	2120      	movs	r1, #32
 8000972:	0018      	movs	r0, r3
 8000974:	f7ff ff6d 	bl	8000852 <lcd_write_nibble>
	HAL_Delay(1);
 8000978:	2001      	movs	r0, #1
 800097a:	f001 fe35 	bl	80025e8 <HAL_Delay>

	// 3. Configure Settings
	LCD_SendCommand(lcd, 0x28); // Function: 4-bit bus, 2 display lines, 5x8 font
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	2128      	movs	r1, #40	@ 0x28
 8000982:	0018      	movs	r0, r3
 8000984:	f000 f817 	bl	80009b6 <LCD_SendCommand>
	LCD_SendCommand(lcd, 0x08); // Display: OFF (during setup)
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	2108      	movs	r1, #8
 800098c:	0018      	movs	r0, r3
 800098e:	f000 f812 	bl	80009b6 <LCD_SendCommand>
	LCD_Clear(lcd);             // Clear RAM
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	0018      	movs	r0, r3
 8000996:	f000 f84e 	bl	8000a36 <LCD_Clear>
	LCD_SendCommand(lcd, 0x06); // Entry Mode: Auto-increment cursor right
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	2106      	movs	r1, #6
 800099e:	0018      	movs	r0, r3
 80009a0:	f000 f809 	bl	80009b6 <LCD_SendCommand>
	LCD_SendCommand(lcd, 0x0C); // Display: ON, Cursor: OFF, Blink: OFF
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	210c      	movs	r1, #12
 80009a8:	0018      	movs	r0, r3
 80009aa:	f000 f804 	bl	80009b6 <LCD_SendCommand>
}
 80009ae:	46c0      	nop			@ (mov r8, r8)
 80009b0:	46bd      	mov	sp, r7
 80009b2:	b004      	add	sp, #16
 80009b4:	bd80      	pop	{r7, pc}

080009b6 <LCD_SendCommand>:

/*
 * Purpose: Sends a configuration command (like Clear Screen, Move Cursor).
 * Mode: RS = 0 (Command Register)
 */
void LCD_SendCommand(LCD1602_I2C *lcd, uint8_t cmd) {
 80009b6:	b580      	push	{r7, lr}
 80009b8:	b082      	sub	sp, #8
 80009ba:	af00      	add	r7, sp, #0
 80009bc:	6078      	str	r0, [r7, #4]
 80009be:	000a      	movs	r2, r1
 80009c0:	1cfb      	adds	r3, r7, #3
 80009c2:	701a      	strb	r2, [r3, #0]
	lcd_send(lcd, cmd, 0);
 80009c4:	1cfb      	adds	r3, r7, #3
 80009c6:	7819      	ldrb	r1, [r3, #0]
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	2200      	movs	r2, #0
 80009cc:	0018      	movs	r0, r3
 80009ce:	f7ff ff6c 	bl	80008aa <lcd_send>
	HAL_Delay(2); // Commands take longer to process than data
 80009d2:	2002      	movs	r0, #2
 80009d4:	f001 fe08 	bl	80025e8 <HAL_Delay>
}
 80009d8:	46c0      	nop			@ (mov r8, r8)
 80009da:	46bd      	mov	sp, r7
 80009dc:	b002      	add	sp, #8
 80009de:	bd80      	pop	{r7, pc}

080009e0 <LCD_SendData>:

/*
 * Purpose: Sends ASCII data to be drawn on the screen.
 * Mode: RS = 1 (Data Register)
 */
void LCD_SendData(LCD1602_I2C *lcd, uint8_t data) {
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
 80009e8:	000a      	movs	r2, r1
 80009ea:	1cfb      	adds	r3, r7, #3
 80009ec:	701a      	strb	r2, [r3, #0]
	lcd_send(lcd, data, Rs);
 80009ee:	1cfb      	adds	r3, r7, #3
 80009f0:	7819      	ldrb	r1, [r3, #0]
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	2201      	movs	r2, #1
 80009f6:	0018      	movs	r0, r3
 80009f8:	f7ff ff57 	bl	80008aa <lcd_send>
}
 80009fc:	46c0      	nop			@ (mov r8, r8)
 80009fe:	46bd      	mov	sp, r7
 8000a00:	b002      	add	sp, #8
 8000a02:	bd80      	pop	{r7, pc}

08000a04 <LCD_Print>:

/*
 * Purpose: Prints a full string of text.
 * Logic: Loops through the C-string pointer until it hits the Null Terminator (\0).
 */
void LCD_Print(LCD1602_I2C *lcd, const char *str) {
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
 8000a0c:	6039      	str	r1, [r7, #0]
	while (*str) {
 8000a0e:	e009      	b.n	8000a24 <LCD_Print+0x20>
		lcd_send(lcd, (uint8_t) (*str), Rs);
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	7819      	ldrb	r1, [r3, #0]
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	2201      	movs	r2, #1
 8000a18:	0018      	movs	r0, r3
 8000a1a:	f7ff ff46 	bl	80008aa <lcd_send>
		str++;
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	3301      	adds	r3, #1
 8000a22:	603b      	str	r3, [r7, #0]
	while (*str) {
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d1f1      	bne.n	8000a10 <LCD_Print+0xc>
	}
}
 8000a2c:	46c0      	nop			@ (mov r8, r8)
 8000a2e:	46c0      	nop			@ (mov r8, r8)
 8000a30:	46bd      	mov	sp, r7
 8000a32:	b002      	add	sp, #8
 8000a34:	bd80      	pop	{r7, pc}

08000a36 <LCD_Clear>:

/*
 * Purpose: Wipes the screen and resets cursor to 0,0.
 * Note: This command is slow (requires ~2ms delay).
 */
void LCD_Clear(LCD1602_I2C *lcd) {
 8000a36:	b580      	push	{r7, lr}
 8000a38:	b082      	sub	sp, #8
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	6078      	str	r0, [r7, #4]
	LCD_SendCommand(lcd, 0x01);
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	2101      	movs	r1, #1
 8000a42:	0018      	movs	r0, r3
 8000a44:	f7ff ffb7 	bl	80009b6 <LCD_SendCommand>
	HAL_Delay(2);
 8000a48:	2002      	movs	r0, #2
 8000a4a:	f001 fdcd 	bl	80025e8 <HAL_Delay>
}
 8000a4e:	46c0      	nop			@ (mov r8, r8)
 8000a50:	46bd      	mov	sp, r7
 8000a52:	b002      	add	sp, #8
 8000a54:	bd80      	pop	{r7, pc}
	...

08000a58 <LCD_SetCursor>:
/*
 * Purpose: Moves the write position to a specific X,Y coordinate.
 * Signal: The LCD memory is linear (0x00-0x27 is Line 1, 0x40-0x67 is Line 2).
 * This function calculates the correct memory address based on Row/Col.
 */
void LCD_SetCursor(LCD1602_I2C *lcd, uint8_t col, uint8_t row) {
 8000a58:	b590      	push	{r4, r7, lr}
 8000a5a:	b087      	sub	sp, #28
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
 8000a60:	0008      	movs	r0, r1
 8000a62:	0011      	movs	r1, r2
 8000a64:	1cfb      	adds	r3, r7, #3
 8000a66:	1c02      	adds	r2, r0, #0
 8000a68:	701a      	strb	r2, [r3, #0]
 8000a6a:	1cbb      	adds	r3, r7, #2
 8000a6c:	1c0a      	adds	r2, r1, #0
 8000a6e:	701a      	strb	r2, [r3, #0]
	int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8000a70:	2308      	movs	r3, #8
 8000a72:	18fb      	adds	r3, r7, r3
 8000a74:	4a14      	ldr	r2, [pc, #80]	@ (8000ac8 <LCD_SetCursor+0x70>)
 8000a76:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000a78:	c313      	stmia	r3!, {r0, r1, r4}
 8000a7a:	6812      	ldr	r2, [r2, #0]
 8000a7c:	601a      	str	r2, [r3, #0]
	if (row >= lcd->rows)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	799b      	ldrb	r3, [r3, #6]
 8000a82:	1cba      	adds	r2, r7, #2
 8000a84:	7812      	ldrb	r2, [r2, #0]
 8000a86:	429a      	cmp	r2, r3
 8000a88:	d304      	bcc.n	8000a94 <LCD_SetCursor+0x3c>
		row = lcd->rows - 1;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	799a      	ldrb	r2, [r3, #6]
 8000a8e:	1cbb      	adds	r3, r7, #2
 8000a90:	3a01      	subs	r2, #1
 8000a92:	701a      	strb	r2, [r3, #0]
	LCD_SendCommand(lcd, 0x80 | (col + row_offsets[row]));
 8000a94:	1cbb      	adds	r3, r7, #2
 8000a96:	781a      	ldrb	r2, [r3, #0]
 8000a98:	2308      	movs	r3, #8
 8000a9a:	18fb      	adds	r3, r7, r3
 8000a9c:	0092      	lsls	r2, r2, #2
 8000a9e:	58d3      	ldr	r3, [r2, r3]
 8000aa0:	b2da      	uxtb	r2, r3
 8000aa2:	1cfb      	adds	r3, r7, #3
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	18d3      	adds	r3, r2, r3
 8000aa8:	b2db      	uxtb	r3, r3
 8000aaa:	b25b      	sxtb	r3, r3
 8000aac:	2280      	movs	r2, #128	@ 0x80
 8000aae:	4252      	negs	r2, r2
 8000ab0:	4313      	orrs	r3, r2
 8000ab2:	b25b      	sxtb	r3, r3
 8000ab4:	b2da      	uxtb	r2, r3
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	0011      	movs	r1, r2
 8000aba:	0018      	movs	r0, r3
 8000abc:	f7ff ff7b 	bl	80009b6 <LCD_SendCommand>
}
 8000ac0:	46c0      	nop			@ (mov r8, r8)
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	b007      	add	sp, #28
 8000ac6:	bd90      	pop	{r4, r7, pc}
 8000ac8:	08007200 	.word	0x08007200

08000acc <LCD_CreateCustomChar>:
 * The LCD has a small RAM area called CGRAM (Character Generator RAM).
 * - Command 0x40 tells the LCD "I am about to write pixel data".
 * - We shift 'location' by 3 (multiply by 8) because each character takes 8 bytes.
 * - We then send 8 bytes of data, which represent the 8 pixel rows of the icon.
 */
void LCD_CreateCustomChar(LCD1602_I2C *lcd, uint8_t location, uint8_t *data) {
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b086      	sub	sp, #24
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	60f8      	str	r0, [r7, #12]
 8000ad4:	607a      	str	r2, [r7, #4]
 8000ad6:	200b      	movs	r0, #11
 8000ad8:	183b      	adds	r3, r7, r0
 8000ada:	1c0a      	adds	r2, r1, #0
 8000adc:	701a      	strb	r2, [r3, #0]
	location &= 0x07; // Limit to 8 locations (0-7)
 8000ade:	183b      	adds	r3, r7, r0
 8000ae0:	183a      	adds	r2, r7, r0
 8000ae2:	7812      	ldrb	r2, [r2, #0]
 8000ae4:	2107      	movs	r1, #7
 8000ae6:	400a      	ands	r2, r1
 8000ae8:	701a      	strb	r2, [r3, #0]

	// 1. Send Command to set CGRAM Address pointer
	LCD_SendCommand(lcd, 0x40 | (location << 3));
 8000aea:	183b      	adds	r3, r7, r0
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	b25b      	sxtb	r3, r3
 8000af0:	00db      	lsls	r3, r3, #3
 8000af2:	b25b      	sxtb	r3, r3
 8000af4:	2240      	movs	r2, #64	@ 0x40
 8000af6:	4313      	orrs	r3, r2
 8000af8:	b25b      	sxtb	r3, r3
 8000afa:	b2da      	uxtb	r2, r3
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	0011      	movs	r1, r2
 8000b00:	0018      	movs	r0, r3
 8000b02:	f7ff ff58 	bl	80009b6 <LCD_SendCommand>

	// 2. Write the 8 bytes of pixel data
	for (int i = 0; i < 8; i++) {
 8000b06:	2300      	movs	r3, #0
 8000b08:	617b      	str	r3, [r7, #20]
 8000b0a:	e00b      	b.n	8000b24 <LCD_CreateCustomChar+0x58>
		LCD_SendData(lcd, data[i]);
 8000b0c:	697b      	ldr	r3, [r7, #20]
 8000b0e:	687a      	ldr	r2, [r7, #4]
 8000b10:	18d3      	adds	r3, r2, r3
 8000b12:	781a      	ldrb	r2, [r3, #0]
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	0011      	movs	r1, r2
 8000b18:	0018      	movs	r0, r3
 8000b1a:	f7ff ff61 	bl	80009e0 <LCD_SendData>
	for (int i = 0; i < 8; i++) {
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	3301      	adds	r3, #1
 8000b22:	617b      	str	r3, [r7, #20]
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	2b07      	cmp	r3, #7
 8000b28:	ddf0      	ble.n	8000b0c <LCD_CreateCustomChar+0x40>
	}
}
 8000b2a:	46c0      	nop			@ (mov r8, r8)
 8000b2c:	46c0      	nop			@ (mov r8, r8)
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	b006      	add	sp, #24
 8000b32:	bd80      	pop	{r7, pc}

08000b34 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b086      	sub	sp, #24
 8000b38:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000b3a:	f001 fce5 	bl	8002508 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000b3e:	f000 f851 	bl	8000be4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000b42:	f000 fa33 	bl	8000fac <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000b46:	f000 fa01 	bl	8000f4c <MX_USART2_UART_Init>
	MX_I2C1_Init();
 8000b4a:	f000 f8bd 	bl	8000cc8 <MX_I2C1_Init>
	MX_RTC_Init();
 8000b4e:	f000 f8fb 	bl	8000d48 <MX_RTC_Init>
	MX_SPI1_Init();
 8000b52:	f000 f96f 	bl	8000e34 <MX_SPI1_Init>
	MX_TIM2_Init();
 8000b56:	f000 f9a5 	bl	8000ea4 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	system_init();
 8000b5a:	f000 fe7f 	bl	800185c <system_init>
	fsm_enter_state(STATE_IDLE_WAIT);
 8000b5e:	2000      	movs	r0, #0
 8000b60:	f000 fd00 	bl	8001564 <fsm_enter_state>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		if (set_time) {
 8000b64:	4b1d      	ldr	r3, [pc, #116]	@ (8000bdc <main+0xa8>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d02d      	beq.n	8000bc8 <main+0x94>
			set_time = 0;
 8000b6c:	4b1b      	ldr	r3, [pc, #108]	@ (8000bdc <main+0xa8>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	601a      	str	r2, [r3, #0]
			RTC_TimeTypeDef sTime = { 0 };
 8000b72:	1d3b      	adds	r3, r7, #4
 8000b74:	0018      	movs	r0, r3
 8000b76:	2314      	movs	r3, #20
 8000b78:	001a      	movs	r2, r3
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	f005 feb8 	bl	80068f0 <memset>
			sTime.Hours = CURRENT_HOURS;
 8000b80:	1d3b      	adds	r3, r7, #4
 8000b82:	220b      	movs	r2, #11
 8000b84:	701a      	strb	r2, [r3, #0]
			sTime.Minutes = CURRENT_MINUTES;
 8000b86:	1d3b      	adds	r3, r7, #4
 8000b88:	221e      	movs	r2, #30
 8000b8a:	705a      	strb	r2, [r3, #1]
			sTime.Seconds = CURRENT_SECONDS;
 8000b8c:	1d3b      	adds	r3, r7, #4
 8000b8e:	2200      	movs	r2, #0
 8000b90:	709a      	strb	r2, [r3, #2]

			HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000b92:	1d39      	adds	r1, r7, #4
 8000b94:	4b12      	ldr	r3, [pc, #72]	@ (8000be0 <main+0xac>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	0018      	movs	r0, r3
 8000b9a:	f003 ffdb 	bl	8004b54 <HAL_RTC_SetTime>

			RTC_DateTypeDef sDate = { 0 };
 8000b9e:	003b      	movs	r3, r7
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
			sDate.WeekDay = CURRENT_WEEKDAY;
 8000ba4:	003b      	movs	r3, r7
 8000ba6:	2204      	movs	r2, #4
 8000ba8:	701a      	strb	r2, [r3, #0]
			sDate.Date = CURRENT_DATE;
 8000baa:	003b      	movs	r3, r7
 8000bac:	220f      	movs	r2, #15
 8000bae:	709a      	strb	r2, [r3, #2]
			sDate.Month = CURRENT_MONTH;
 8000bb0:	003b      	movs	r3, r7
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	705a      	strb	r2, [r3, #1]
			sDate.Year = CURRENT_YEAR;
 8000bb6:	003b      	movs	r3, r7
 8000bb8:	221a      	movs	r2, #26
 8000bba:	70da      	strb	r2, [r3, #3]

			HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000bbc:	0039      	movs	r1, r7
 8000bbe:	4b08      	ldr	r3, [pc, #32]	@ (8000be0 <main+0xac>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	0018      	movs	r0, r3
 8000bc4:	f004 f8ce 	bl	8004d64 <HAL_RTC_SetDate>
		}
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		read_inputs();
 8000bc8:	f000 faa8 	bl	800111c <read_inputs>
		fsm_update();
 8000bcc:	f000 fb5e 	bl	800128c <fsm_update>
		fsm_output();
 8000bd0:	f000 fd1c 	bl	800160c <fsm_output>
		led_heartbeat();
 8000bd4:	f000 ff4c 	bl	8001a70 <led_heartbeat>
		if (set_time) {
 8000bd8:	e7c4      	b.n	8000b64 <main+0x30>
 8000bda:	46c0      	nop			@ (mov r8, r8)
 8000bdc:	20000274 	.word	0x20000274
 8000be0:	200000d4 	.word	0x200000d4

08000be4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000be4:	b590      	push	{r4, r7, lr}
 8000be6:	b099      	sub	sp, #100	@ 0x64
 8000be8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000bea:	242c      	movs	r4, #44	@ 0x2c
 8000bec:	193b      	adds	r3, r7, r4
 8000bee:	0018      	movs	r0, r3
 8000bf0:	2334      	movs	r3, #52	@ 0x34
 8000bf2:	001a      	movs	r2, r3
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	f005 fe7b 	bl	80068f0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000bfa:	2318      	movs	r3, #24
 8000bfc:	18fb      	adds	r3, r7, r3
 8000bfe:	0018      	movs	r0, r3
 8000c00:	2314      	movs	r3, #20
 8000c02:	001a      	movs	r2, r3
 8000c04:	2100      	movs	r1, #0
 8000c06:	f005 fe73 	bl	80068f0 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8000c0a:	003b      	movs	r3, r7
 8000c0c:	0018      	movs	r0, r3
 8000c0e:	2318      	movs	r3, #24
 8000c10:	001a      	movs	r2, r3
 8000c12:	2100      	movs	r1, #0
 8000c14:	f005 fe6c 	bl	80068f0 <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c18:	4b29      	ldr	r3, [pc, #164]	@ (8000cc0 <SystemClock_Config+0xdc>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a29      	ldr	r2, [pc, #164]	@ (8000cc4 <SystemClock_Config+0xe0>)
 8000c1e:	401a      	ands	r2, r3
 8000c20:	4b27      	ldr	r3, [pc, #156]	@ (8000cc0 <SystemClock_Config+0xdc>)
 8000c22:	2180      	movs	r1, #128	@ 0x80
 8000c24:	0109      	lsls	r1, r1, #4
 8000c26:	430a      	orrs	r2, r1
 8000c28:	601a      	str	r2, [r3, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8000c2a:	0021      	movs	r1, r4
 8000c2c:	187b      	adds	r3, r7, r1
 8000c2e:	220a      	movs	r2, #10
 8000c30:	601a      	str	r2, [r3, #0]
			| RCC_OSCILLATORTYPE_LSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c32:	187b      	adds	r3, r7, r1
 8000c34:	2201      	movs	r2, #1
 8000c36:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c38:	187b      	adds	r3, r7, r1
 8000c3a:	2210      	movs	r2, #16
 8000c3c:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000c3e:	187b      	adds	r3, r7, r1
 8000c40:	2201      	movs	r2, #1
 8000c42:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c44:	187b      	adds	r3, r7, r1
 8000c46:	2200      	movs	r2, #0
 8000c48:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000c4a:	187b      	adds	r3, r7, r1
 8000c4c:	0018      	movs	r0, r3
 8000c4e:	f003 f839 	bl	8003cc4 <HAL_RCC_OscConfig>
 8000c52:	1e03      	subs	r3, r0, #0
 8000c54:	d001      	beq.n	8000c5a <SystemClock_Config+0x76>
		Error_Handler();
 8000c56:	f000 ff29 	bl	8001aac <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000c5a:	2118      	movs	r1, #24
 8000c5c:	187b      	adds	r3, r7, r1
 8000c5e:	220f      	movs	r2, #15
 8000c60:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c62:	187b      	adds	r3, r7, r1
 8000c64:	2201      	movs	r2, #1
 8000c66:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000c68:	187b      	adds	r3, r7, r1
 8000c6a:	2280      	movs	r2, #128	@ 0x80
 8000c6c:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c6e:	187b      	adds	r3, r7, r1
 8000c70:	2200      	movs	r2, #0
 8000c72:	60da      	str	r2, [r3, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c74:	187b      	adds	r3, r7, r1
 8000c76:	2200      	movs	r2, #0
 8000c78:	611a      	str	r2, [r3, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000c7a:	187b      	adds	r3, r7, r1
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	0018      	movs	r0, r3
 8000c80:	f003 fb9c 	bl	80043bc <HAL_RCC_ClockConfig>
 8000c84:	1e03      	subs	r3, r0, #0
 8000c86:	d001      	beq.n	8000c8c <SystemClock_Config+0xa8>
		Error_Handler();
 8000c88:	f000 ff10 	bl	8001aac <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2
 8000c8c:	003b      	movs	r3, r7
 8000c8e:	222a      	movs	r2, #42	@ 0x2a
 8000c90:	601a      	str	r2, [r3, #0]
			| RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_RTC;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c92:	003b      	movs	r3, r7
 8000c94:	2200      	movs	r2, #0
 8000c96:	609a      	str	r2, [r3, #8]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000c98:	003b      	movs	r3, r7
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	611a      	str	r2, [r3, #16]
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000c9e:	003b      	movs	r3, r7
 8000ca0:	2280      	movs	r2, #128	@ 0x80
 8000ca2:	0292      	lsls	r2, r2, #10
 8000ca4:	605a      	str	r2, [r3, #4]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000ca6:	003b      	movs	r3, r7
 8000ca8:	0018      	movs	r0, r3
 8000caa:	f003 fd8b 	bl	80047c4 <HAL_RCCEx_PeriphCLKConfig>
 8000cae:	1e03      	subs	r3, r0, #0
 8000cb0:	d001      	beq.n	8000cb6 <SystemClock_Config+0xd2>
		Error_Handler();
 8000cb2:	f000 fefb 	bl	8001aac <Error_Handler>
	}
}
 8000cb6:	46c0      	nop			@ (mov r8, r8)
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	b019      	add	sp, #100	@ 0x64
 8000cbc:	bd90      	pop	{r4, r7, pc}
 8000cbe:	46c0      	nop			@ (mov r8, r8)
 8000cc0:	40007000 	.word	0x40007000
 8000cc4:	ffffe7ff 	.word	0xffffe7ff

08000cc8 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000ccc:	4b1b      	ldr	r3, [pc, #108]	@ (8000d3c <MX_I2C1_Init+0x74>)
 8000cce:	4a1c      	ldr	r2, [pc, #112]	@ (8000d40 <MX_I2C1_Init+0x78>)
 8000cd0:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00201D2B;
 8000cd2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d3c <MX_I2C1_Init+0x74>)
 8000cd4:	4a1b      	ldr	r2, [pc, #108]	@ (8000d44 <MX_I2C1_Init+0x7c>)
 8000cd6:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8000cd8:	4b18      	ldr	r3, [pc, #96]	@ (8000d3c <MX_I2C1_Init+0x74>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cde:	4b17      	ldr	r3, [pc, #92]	@ (8000d3c <MX_I2C1_Init+0x74>)
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ce4:	4b15      	ldr	r3, [pc, #84]	@ (8000d3c <MX_I2C1_Init+0x74>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8000cea:	4b14      	ldr	r3, [pc, #80]	@ (8000d3c <MX_I2C1_Init+0x74>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000cf0:	4b12      	ldr	r3, [pc, #72]	@ (8000d3c <MX_I2C1_Init+0x74>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cf6:	4b11      	ldr	r3, [pc, #68]	@ (8000d3c <MX_I2C1_Init+0x74>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cfc:	4b0f      	ldr	r3, [pc, #60]	@ (8000d3c <MX_I2C1_Init+0x74>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8000d02:	4b0e      	ldr	r3, [pc, #56]	@ (8000d3c <MX_I2C1_Init+0x74>)
 8000d04:	0018      	movs	r0, r3
 8000d06:	f001 ff1b 	bl	8002b40 <HAL_I2C_Init>
 8000d0a:	1e03      	subs	r3, r0, #0
 8000d0c:	d001      	beq.n	8000d12 <MX_I2C1_Init+0x4a>
		Error_Handler();
 8000d0e:	f000 fecd 	bl	8001aac <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8000d12:	4b0a      	ldr	r3, [pc, #40]	@ (8000d3c <MX_I2C1_Init+0x74>)
 8000d14:	2100      	movs	r1, #0
 8000d16:	0018      	movs	r0, r3
 8000d18:	f002 ff3c 	bl	8003b94 <HAL_I2CEx_ConfigAnalogFilter>
 8000d1c:	1e03      	subs	r3, r0, #0
 8000d1e:	d001      	beq.n	8000d24 <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8000d20:	f000 fec4 	bl	8001aac <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8000d24:	4b05      	ldr	r3, [pc, #20]	@ (8000d3c <MX_I2C1_Init+0x74>)
 8000d26:	2100      	movs	r1, #0
 8000d28:	0018      	movs	r0, r3
 8000d2a:	f002 ff7f 	bl	8003c2c <HAL_I2CEx_ConfigDigitalFilter>
 8000d2e:	1e03      	subs	r3, r0, #0
 8000d30:	d001      	beq.n	8000d36 <MX_I2C1_Init+0x6e>
		Error_Handler();
 8000d32:	f000 febb 	bl	8001aac <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000d36:	46c0      	nop			@ (mov r8, r8)
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	20000080 	.word	0x20000080
 8000d40:	40005400 	.word	0x40005400
 8000d44:	00201d2b 	.word	0x00201d2b

08000d48 <MX_RTC_Init>:
/**
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void) {
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b086      	sub	sp, #24
 8000d4c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN RTC_Init 0 */

	/* USER CODE END RTC_Init 0 */

	RTC_TimeTypeDef sTime = { 0 };
 8000d4e:	1d3b      	adds	r3, r7, #4
 8000d50:	0018      	movs	r0, r3
 8000d52:	2314      	movs	r3, #20
 8000d54:	001a      	movs	r2, r3
 8000d56:	2100      	movs	r1, #0
 8000d58:	f005 fdca 	bl	80068f0 <memset>
	RTC_DateTypeDef sDate = { 0 };
 8000d5c:	003b      	movs	r3, r7
 8000d5e:	2200      	movs	r2, #0
 8000d60:	601a      	str	r2, [r3, #0]

	/* USER CODE END RTC_Init 1 */

	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 8000d62:	4b31      	ldr	r3, [pc, #196]	@ (8000e28 <MX_RTC_Init+0xe0>)
 8000d64:	4a31      	ldr	r2, [pc, #196]	@ (8000e2c <MX_RTC_Init+0xe4>)
 8000d66:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000d68:	4b2f      	ldr	r3, [pc, #188]	@ (8000e28 <MX_RTC_Init+0xe0>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 127;
 8000d6e:	4b2e      	ldr	r3, [pc, #184]	@ (8000e28 <MX_RTC_Init+0xe0>)
 8000d70:	227f      	movs	r2, #127	@ 0x7f
 8000d72:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 255;
 8000d74:	4b2c      	ldr	r3, [pc, #176]	@ (8000e28 <MX_RTC_Init+0xe0>)
 8000d76:	22ff      	movs	r2, #255	@ 0xff
 8000d78:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000d7a:	4b2b      	ldr	r3, [pc, #172]	@ (8000e28 <MX_RTC_Init+0xe0>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000d80:	4b29      	ldr	r3, [pc, #164]	@ (8000e28 <MX_RTC_Init+0xe0>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000d86:	4b28      	ldr	r3, [pc, #160]	@ (8000e28 <MX_RTC_Init+0xe0>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	619a      	str	r2, [r3, #24]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000d8c:	4b26      	ldr	r3, [pc, #152]	@ (8000e28 <MX_RTC_Init+0xe0>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	61da      	str	r2, [r3, #28]
	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 8000d92:	4b25      	ldr	r3, [pc, #148]	@ (8000e28 <MX_RTC_Init+0xe0>)
 8000d94:	0018      	movs	r0, r3
 8000d96:	f003 fe41 	bl	8004a1c <HAL_RTC_Init>
 8000d9a:	1e03      	subs	r3, r0, #0
 8000d9c:	d001      	beq.n	8000da2 <MX_RTC_Init+0x5a>
		Error_Handler();
 8000d9e:	f000 fe85 	bl	8001aac <Error_Handler>
	}

	/* USER CODE BEGIN Check_RTC_BKUP */
	if (HAL_RTCEx_BKUPRead(&hrtc, 0) != 0x1234) //checking lost power rtc reset
 8000da2:	4b21      	ldr	r3, [pc, #132]	@ (8000e28 <MX_RTC_Init+0xe0>)
 8000da4:	2100      	movs	r1, #0
 8000da6:	0018      	movs	r0, r3
 8000da8:	f004 f9ae 	bl	8005108 <HAL_RTCEx_BKUPRead>
 8000dac:	0003      	movs	r3, r0
 8000dae:	4a20      	ldr	r2, [pc, #128]	@ (8000e30 <MX_RTC_Init+0xe8>)
 8000db0:	4293      	cmp	r3, r2
 8000db2:	d034      	beq.n	8000e1e <MX_RTC_Init+0xd6>
			{
		/* USER CODE END Check_RTC_BKUP */

		/** Initialize RTC and set the Time and Date
		 */
		sTime.Hours = 0;
 8000db4:	1d3b      	adds	r3, r7, #4
 8000db6:	2200      	movs	r2, #0
 8000db8:	701a      	strb	r2, [r3, #0]
		sTime.Minutes = 0;
 8000dba:	1d3b      	adds	r3, r7, #4
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	705a      	strb	r2, [r3, #1]
		sTime.Seconds = 0;
 8000dc0:	1d3b      	adds	r3, r7, #4
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	709a      	strb	r2, [r3, #2]
		sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000dc6:	1d3b      	adds	r3, r7, #4
 8000dc8:	2200      	movs	r2, #0
 8000dca:	60da      	str	r2, [r3, #12]
		sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000dcc:	1d3b      	adds	r3, r7, #4
 8000dce:	2200      	movs	r2, #0
 8000dd0:	611a      	str	r2, [r3, #16]
		if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK) {
 8000dd2:	1d39      	adds	r1, r7, #4
 8000dd4:	4b14      	ldr	r3, [pc, #80]	@ (8000e28 <MX_RTC_Init+0xe0>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	0018      	movs	r0, r3
 8000dda:	f003 febb 	bl	8004b54 <HAL_RTC_SetTime>
 8000dde:	1e03      	subs	r3, r0, #0
 8000de0:	d001      	beq.n	8000de6 <MX_RTC_Init+0x9e>
			Error_Handler();
 8000de2:	f000 fe63 	bl	8001aac <Error_Handler>
		}
		sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000de6:	003b      	movs	r3, r7
 8000de8:	2201      	movs	r2, #1
 8000dea:	701a      	strb	r2, [r3, #0]
		sDate.Month = RTC_MONTH_JANUARY;
 8000dec:	003b      	movs	r3, r7
 8000dee:	2201      	movs	r2, #1
 8000df0:	705a      	strb	r2, [r3, #1]
		sDate.Date = 1;
 8000df2:	003b      	movs	r3, r7
 8000df4:	2201      	movs	r2, #1
 8000df6:	709a      	strb	r2, [r3, #2]
		sDate.Year = 0;
 8000df8:	003b      	movs	r3, r7
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	70da      	strb	r2, [r3, #3]

		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) {
 8000dfe:	0039      	movs	r1, r7
 8000e00:	4b09      	ldr	r3, [pc, #36]	@ (8000e28 <MX_RTC_Init+0xe0>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	0018      	movs	r0, r3
 8000e06:	f003 ffad 	bl	8004d64 <HAL_RTC_SetDate>
 8000e0a:	1e03      	subs	r3, r0, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_RTC_Init+0xca>
			Error_Handler();
 8000e0e:	f000 fe4d 	bl	8001aac <Error_Handler>
		}
		/* USER CODE BEGIN RTC_Init 2 */
		HAL_RTCEx_BKUPWrite(&hrtc, 0, 0x1234); //write Private "Key" data
 8000e12:	4a07      	ldr	r2, [pc, #28]	@ (8000e30 <MX_RTC_Init+0xe8>)
 8000e14:	4b04      	ldr	r3, [pc, #16]	@ (8000e28 <MX_RTC_Init+0xe0>)
 8000e16:	2100      	movs	r1, #0
 8000e18:	0018      	movs	r0, r3
 8000e1a:	f004 f95d 	bl	80050d8 <HAL_RTCEx_BKUPWrite>
	}
	/* USER CODE END RTC_Init 2 */

}
 8000e1e:	46c0      	nop			@ (mov r8, r8)
 8000e20:	46bd      	mov	sp, r7
 8000e22:	b006      	add	sp, #24
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	46c0      	nop			@ (mov r8, r8)
 8000e28:	200000d4 	.word	0x200000d4
 8000e2c:	40002800 	.word	0x40002800
 8000e30:	00001234 	.word	0x00001234

08000e34 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000e38:	4b18      	ldr	r3, [pc, #96]	@ (8000e9c <MX_SPI1_Init+0x68>)
 8000e3a:	4a19      	ldr	r2, [pc, #100]	@ (8000ea0 <MX_SPI1_Init+0x6c>)
 8000e3c:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e3e:	4b17      	ldr	r3, [pc, #92]	@ (8000e9c <MX_SPI1_Init+0x68>)
 8000e40:	2282      	movs	r2, #130	@ 0x82
 8000e42:	0052      	lsls	r2, r2, #1
 8000e44:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000e46:	4b15      	ldr	r3, [pc, #84]	@ (8000e9c <MX_SPI1_Init+0x68>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e4c:	4b13      	ldr	r3, [pc, #76]	@ (8000e9c <MX_SPI1_Init+0x68>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e52:	4b12      	ldr	r3, [pc, #72]	@ (8000e9c <MX_SPI1_Init+0x68>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e58:	4b10      	ldr	r3, [pc, #64]	@ (8000e9c <MX_SPI1_Init+0x68>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e9c <MX_SPI1_Init+0x68>)
 8000e60:	2280      	movs	r2, #128	@ 0x80
 8000e62:	0092      	lsls	r2, r2, #2
 8000e64:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e66:	4b0d      	ldr	r3, [pc, #52]	@ (8000e9c <MX_SPI1_Init+0x68>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e9c <MX_SPI1_Init+0x68>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e72:	4b0a      	ldr	r3, [pc, #40]	@ (8000e9c <MX_SPI1_Init+0x68>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e78:	4b08      	ldr	r3, [pc, #32]	@ (8000e9c <MX_SPI1_Init+0x68>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 7;
 8000e7e:	4b07      	ldr	r3, [pc, #28]	@ (8000e9c <MX_SPI1_Init+0x68>)
 8000e80:	2207      	movs	r2, #7
 8000e82:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8000e84:	4b05      	ldr	r3, [pc, #20]	@ (8000e9c <MX_SPI1_Init+0x68>)
 8000e86:	0018      	movs	r0, r3
 8000e88:	f004 f954 	bl	8005134 <HAL_SPI_Init>
 8000e8c:	1e03      	subs	r3, r0, #0
 8000e8e:	d001      	beq.n	8000e94 <MX_SPI1_Init+0x60>
		Error_Handler();
 8000e90:	f000 fe0c 	bl	8001aac <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8000e94:	46c0      	nop			@ (mov r8, r8)
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	46c0      	nop			@ (mov r8, r8)
 8000e9c:	200000f8 	.word	0x200000f8
 8000ea0:	40013000 	.word	0x40013000

08000ea4 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000eaa:	2308      	movs	r3, #8
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	0018      	movs	r0, r3
 8000eb0:	2310      	movs	r3, #16
 8000eb2:	001a      	movs	r2, r3
 8000eb4:	2100      	movs	r1, #0
 8000eb6:	f005 fd1b 	bl	80068f0 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000eba:	003b      	movs	r3, r7
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	2308      	movs	r3, #8
 8000ec0:	001a      	movs	r2, r3
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	f005 fd14 	bl	80068f0 <memset>

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000ec8:	4b1e      	ldr	r3, [pc, #120]	@ (8000f44 <MX_TIM2_Init+0xa0>)
 8000eca:	2280      	movs	r2, #128	@ 0x80
 8000ecc:	05d2      	lsls	r2, r2, #23
 8000ece:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8000ed0:	4b1c      	ldr	r3, [pc, #112]	@ (8000f44 <MX_TIM2_Init+0xa0>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ed6:	4b1b      	ldr	r3, [pc, #108]	@ (8000f44 <MX_TIM2_Init+0xa0>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 65535;
 8000edc:	4b19      	ldr	r3, [pc, #100]	@ (8000f44 <MX_TIM2_Init+0xa0>)
 8000ede:	4a1a      	ldr	r2, [pc, #104]	@ (8000f48 <MX_TIM2_Init+0xa4>)
 8000ee0:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ee2:	4b18      	ldr	r3, [pc, #96]	@ (8000f44 <MX_TIM2_Init+0xa0>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ee8:	4b16      	ldr	r3, [pc, #88]	@ (8000f44 <MX_TIM2_Init+0xa0>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8000eee:	4b15      	ldr	r3, [pc, #84]	@ (8000f44 <MX_TIM2_Init+0xa0>)
 8000ef0:	0018      	movs	r0, r3
 8000ef2:	f004 fd9f 	bl	8005a34 <HAL_TIM_Base_Init>
 8000ef6:	1e03      	subs	r3, r0, #0
 8000ef8:	d001      	beq.n	8000efe <MX_TIM2_Init+0x5a>
		Error_Handler();
 8000efa:	f000 fdd7 	bl	8001aac <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000efe:	2108      	movs	r1, #8
 8000f00:	187b      	adds	r3, r7, r1
 8000f02:	2280      	movs	r2, #128	@ 0x80
 8000f04:	0152      	lsls	r2, r2, #5
 8000f06:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8000f08:	187a      	adds	r2, r7, r1
 8000f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f44 <MX_TIM2_Init+0xa0>)
 8000f0c:	0011      	movs	r1, r2
 8000f0e:	0018      	movs	r0, r3
 8000f10:	f004 fdd0 	bl	8005ab4 <HAL_TIM_ConfigClockSource>
 8000f14:	1e03      	subs	r3, r0, #0
 8000f16:	d001      	beq.n	8000f1c <MX_TIM2_Init+0x78>
		Error_Handler();
 8000f18:	f000 fdc8 	bl	8001aac <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f1c:	003b      	movs	r3, r7
 8000f1e:	2200      	movs	r2, #0
 8000f20:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f22:	003b      	movs	r3, r7
 8000f24:	2200      	movs	r2, #0
 8000f26:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8000f28:	003a      	movs	r2, r7
 8000f2a:	4b06      	ldr	r3, [pc, #24]	@ (8000f44 <MX_TIM2_Init+0xa0>)
 8000f2c:	0011      	movs	r1, r2
 8000f2e:	0018      	movs	r0, r3
 8000f30:	f004 ff88 	bl	8005e44 <HAL_TIMEx_MasterConfigSynchronization>
 8000f34:	1e03      	subs	r3, r0, #0
 8000f36:	d001      	beq.n	8000f3c <MX_TIM2_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 8000f38:	f000 fdb8 	bl	8001aac <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8000f3c:	46c0      	nop			@ (mov r8, r8)
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	b006      	add	sp, #24
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	20000150 	.word	0x20000150
 8000f48:	0000ffff 	.word	0x0000ffff

08000f4c <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000f50:	4b14      	ldr	r3, [pc, #80]	@ (8000fa4 <MX_USART2_UART_Init+0x58>)
 8000f52:	4a15      	ldr	r2, [pc, #84]	@ (8000fa8 <MX_USART2_UART_Init+0x5c>)
 8000f54:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000f56:	4b13      	ldr	r3, [pc, #76]	@ (8000fa4 <MX_USART2_UART_Init+0x58>)
 8000f58:	22e1      	movs	r2, #225	@ 0xe1
 8000f5a:	0252      	lsls	r2, r2, #9
 8000f5c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f5e:	4b11      	ldr	r3, [pc, #68]	@ (8000fa4 <MX_USART2_UART_Init+0x58>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000f64:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa4 <MX_USART2_UART_Init+0x58>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa4 <MX_USART2_UART_Init+0x58>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000f70:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa4 <MX_USART2_UART_Init+0x58>)
 8000f72:	220c      	movs	r2, #12
 8000f74:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f76:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa4 <MX_USART2_UART_Init+0x58>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f7c:	4b09      	ldr	r3, [pc, #36]	@ (8000fa4 <MX_USART2_UART_Init+0x58>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f82:	4b08      	ldr	r3, [pc, #32]	@ (8000fa4 <MX_USART2_UART_Init+0x58>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f88:	4b06      	ldr	r3, [pc, #24]	@ (8000fa4 <MX_USART2_UART_Init+0x58>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000f8e:	4b05      	ldr	r3, [pc, #20]	@ (8000fa4 <MX_USART2_UART_Init+0x58>)
 8000f90:	0018      	movs	r0, r3
 8000f92:	f004 ffaf 	bl	8005ef4 <HAL_UART_Init>
 8000f96:	1e03      	subs	r3, r0, #0
 8000f98:	d001      	beq.n	8000f9e <MX_USART2_UART_Init+0x52>
		Error_Handler();
 8000f9a:	f000 fd87 	bl	8001aac <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000f9e:	46c0      	nop			@ (mov r8, r8)
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	20000190 	.word	0x20000190
 8000fa8:	40004400 	.word	0x40004400

08000fac <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000fac:	b590      	push	{r4, r7, lr}
 8000fae:	b08b      	sub	sp, #44	@ 0x2c
 8000fb0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000fb2:	2414      	movs	r4, #20
 8000fb4:	193b      	adds	r3, r7, r4
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	2314      	movs	r3, #20
 8000fba:	001a      	movs	r2, r3
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	f005 fc97 	bl	80068f0 <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000fc2:	4b53      	ldr	r3, [pc, #332]	@ (8001110 <MX_GPIO_Init+0x164>)
 8000fc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000fc6:	4b52      	ldr	r3, [pc, #328]	@ (8001110 <MX_GPIO_Init+0x164>)
 8000fc8:	2104      	movs	r1, #4
 8000fca:	430a      	orrs	r2, r1
 8000fcc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000fce:	4b50      	ldr	r3, [pc, #320]	@ (8001110 <MX_GPIO_Init+0x164>)
 8000fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fd2:	2204      	movs	r2, #4
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	613b      	str	r3, [r7, #16]
 8000fd8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000fda:	4b4d      	ldr	r3, [pc, #308]	@ (8001110 <MX_GPIO_Init+0x164>)
 8000fdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000fde:	4b4c      	ldr	r3, [pc, #304]	@ (8001110 <MX_GPIO_Init+0x164>)
 8000fe0:	2180      	movs	r1, #128	@ 0x80
 8000fe2:	430a      	orrs	r2, r1
 8000fe4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000fe6:	4b4a      	ldr	r3, [pc, #296]	@ (8001110 <MX_GPIO_Init+0x164>)
 8000fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fea:	2280      	movs	r2, #128	@ 0x80
 8000fec:	4013      	ands	r3, r2
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff2:	4b47      	ldr	r3, [pc, #284]	@ (8001110 <MX_GPIO_Init+0x164>)
 8000ff4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ff6:	4b46      	ldr	r3, [pc, #280]	@ (8001110 <MX_GPIO_Init+0x164>)
 8000ff8:	2101      	movs	r1, #1
 8000ffa:	430a      	orrs	r2, r1
 8000ffc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000ffe:	4b44      	ldr	r3, [pc, #272]	@ (8001110 <MX_GPIO_Init+0x164>)
 8001000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001002:	2201      	movs	r2, #1
 8001004:	4013      	ands	r3, r2
 8001006:	60bb      	str	r3, [r7, #8]
 8001008:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800100a:	4b41      	ldr	r3, [pc, #260]	@ (8001110 <MX_GPIO_Init+0x164>)
 800100c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800100e:	4b40      	ldr	r3, [pc, #256]	@ (8001110 <MX_GPIO_Init+0x164>)
 8001010:	2102      	movs	r1, #2
 8001012:	430a      	orrs	r2, r1
 8001014:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001016:	4b3e      	ldr	r3, [pc, #248]	@ (8001110 <MX_GPIO_Init+0x164>)
 8001018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800101a:	2202      	movs	r2, #2
 800101c:	4013      	ands	r3, r2
 800101e:	607b      	str	r3, [r7, #4]
 8001020:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8001022:	23a0      	movs	r3, #160	@ 0xa0
 8001024:	05db      	lsls	r3, r3, #23
 8001026:	2201      	movs	r2, #1
 8001028:	2110      	movs	r1, #16
 800102a:	0018      	movs	r0, r3
 800102c:	f001 fd4f 	bl	8002ace <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001030:	23a0      	movs	r3, #160	@ 0xa0
 8001032:	05db      	lsls	r3, r3, #23
 8001034:	2200      	movs	r2, #0
 8001036:	2120      	movs	r1, #32
 8001038:	0018      	movs	r0, r3
 800103a:	f001 fd48 	bl	8002ace <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, EEPROM_WP_Pin | SPI1_RST_Pin, GPIO_PIN_RESET);
 800103e:	4b35      	ldr	r3, [pc, #212]	@ (8001114 <MX_GPIO_Init+0x168>)
 8001040:	2200      	movs	r2, #0
 8001042:	2190      	movs	r1, #144	@ 0x90
 8001044:	0018      	movs	r0, r3
 8001046:	f001 fd42 	bl	8002ace <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, BUZZER_Pin | LED_STATUS_Pin, GPIO_PIN_RESET);
 800104a:	4b33      	ldr	r3, [pc, #204]	@ (8001118 <MX_GPIO_Init+0x16c>)
 800104c:	2200      	movs	r2, #0
 800104e:	2106      	movs	r1, #6
 8001050:	0018      	movs	r0, r3
 8001052:	f001 fd3c 	bl	8002ace <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8001056:	193b      	adds	r3, r7, r4
 8001058:	2280      	movs	r2, #128	@ 0x80
 800105a:	0192      	lsls	r2, r2, #6
 800105c:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800105e:	193b      	adds	r3, r7, r4
 8001060:	2284      	movs	r2, #132	@ 0x84
 8001062:	0392      	lsls	r2, r2, #14
 8001064:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001066:	193b      	adds	r3, r7, r4
 8001068:	2200      	movs	r2, #0
 800106a:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800106c:	193b      	adds	r3, r7, r4
 800106e:	4a29      	ldr	r2, [pc, #164]	@ (8001114 <MX_GPIO_Init+0x168>)
 8001070:	0019      	movs	r1, r3
 8001072:	0010      	movs	r0, r2
 8001074:	f001 fb90 	bl	8002798 <HAL_GPIO_Init>

	/*Configure GPIO pins : SPI1_CS_Pin LD2_Pin */
	GPIO_InitStruct.Pin = SPI1_CS_Pin | LD2_Pin;
 8001078:	193b      	adds	r3, r7, r4
 800107a:	2230      	movs	r2, #48	@ 0x30
 800107c:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800107e:	193b      	adds	r3, r7, r4
 8001080:	2201      	movs	r2, #1
 8001082:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001084:	193b      	adds	r3, r7, r4
 8001086:	2200      	movs	r2, #0
 8001088:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108a:	193b      	adds	r3, r7, r4
 800108c:	2200      	movs	r2, #0
 800108e:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001090:	193a      	adds	r2, r7, r4
 8001092:	23a0      	movs	r3, #160	@ 0xa0
 8001094:	05db      	lsls	r3, r3, #23
 8001096:	0011      	movs	r1, r2
 8001098:	0018      	movs	r0, r3
 800109a:	f001 fb7d 	bl	8002798 <HAL_GPIO_Init>

	/*Configure GPIO pins : EEPROM_WP_Pin SPI1_RST_Pin */
	GPIO_InitStruct.Pin = EEPROM_WP_Pin | SPI1_RST_Pin;
 800109e:	193b      	adds	r3, r7, r4
 80010a0:	2290      	movs	r2, #144	@ 0x90
 80010a2:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a4:	193b      	adds	r3, r7, r4
 80010a6:	2201      	movs	r2, #1
 80010a8:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010aa:	193b      	adds	r3, r7, r4
 80010ac:	2200      	movs	r2, #0
 80010ae:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b0:	193b      	adds	r3, r7, r4
 80010b2:	2200      	movs	r2, #0
 80010b4:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010b6:	193b      	adds	r3, r7, r4
 80010b8:	4a16      	ldr	r2, [pc, #88]	@ (8001114 <MX_GPIO_Init+0x168>)
 80010ba:	0019      	movs	r1, r3
 80010bc:	0010      	movs	r0, r2
 80010be:	f001 fb6b 	bl	8002798 <HAL_GPIO_Init>

	/*Configure GPIO pins : BUZZER_Pin LED_STATUS_Pin */
	GPIO_InitStruct.Pin = BUZZER_Pin | LED_STATUS_Pin;
 80010c2:	193b      	adds	r3, r7, r4
 80010c4:	2206      	movs	r2, #6
 80010c6:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c8:	193b      	adds	r3, r7, r4
 80010ca:	2201      	movs	r2, #1
 80010cc:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ce:	193b      	adds	r3, r7, r4
 80010d0:	2200      	movs	r2, #0
 80010d2:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d4:	193b      	adds	r3, r7, r4
 80010d6:	2200      	movs	r2, #0
 80010d8:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010da:	193b      	adds	r3, r7, r4
 80010dc:	4a0e      	ldr	r2, [pc, #56]	@ (8001118 <MX_GPIO_Init+0x16c>)
 80010de:	0019      	movs	r1, r3
 80010e0:	0010      	movs	r0, r2
 80010e2:	f001 fb59 	bl	8002798 <HAL_GPIO_Init>

	/*Configure GPIO pins : BUTTON3_Pin BUTTON2_Pin BUTTON1_Pin */
	GPIO_InitStruct.Pin = BUTTON3_Pin | BUTTON2_Pin | BUTTON1_Pin;
 80010e6:	0021      	movs	r1, r4
 80010e8:	187b      	adds	r3, r7, r1
 80010ea:	22e0      	movs	r2, #224	@ 0xe0
 80010ec:	0212      	lsls	r2, r2, #8
 80010ee:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010f0:	187b      	adds	r3, r7, r1
 80010f2:	2200      	movs	r2, #0
 80010f4:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f6:	187b      	adds	r3, r7, r1
 80010f8:	2200      	movs	r2, #0
 80010fa:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010fc:	187b      	adds	r3, r7, r1
 80010fe:	4a06      	ldr	r2, [pc, #24]	@ (8001118 <MX_GPIO_Init+0x16c>)
 8001100:	0019      	movs	r1, r3
 8001102:	0010      	movs	r0, r2
 8001104:	f001 fb48 	bl	8002798 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8001108:	46c0      	nop			@ (mov r8, r8)
 800110a:	46bd      	mov	sp, r7
 800110c:	b00b      	add	sp, #44	@ 0x2c
 800110e:	bd90      	pop	{r4, r7, pc}
 8001110:	40021000 	.word	0x40021000
 8001114:	50000800 	.word	0x50000800
 8001118:	50000400 	.word	0x50000400

0800111c <read_inputs>:
 * Purpose: Reads physical buttons and the RFID sensor.
 * Logic:
 * - Uses "Active Low" logic for buttons (0V = Pressed).
 * - Implements "Debouncing" (20ms wait) to ignore electrical noise.
 */
void read_inputs(void) {
 800111c:	b590      	push	{r4, r7, lr}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
	static bool hold_ok = false;
	static bool hold_back = false;

	// --- BTN NEXT ---
	// 1. Check if signal is LOW (0V)
	if (HAL_GPIO_ReadPin(BTN_PORT, PIN_NEXT) == GPIO_PIN_RESET) {
 8001122:	2380      	movs	r3, #128	@ 0x80
 8001124:	01db      	lsls	r3, r3, #7
 8001126:	4a52      	ldr	r2, [pc, #328]	@ (8001270 <read_inputs+0x154>)
 8001128:	0019      	movs	r1, r3
 800112a:	0010      	movs	r0, r2
 800112c:	f001 fcb2 	bl	8002a94 <HAL_GPIO_ReadPin>
 8001130:	1e03      	subs	r3, r0, #0
 8001132:	d119      	bne.n	8001168 <read_inputs+0x4c>
		// 2. If it wasn't already held down...
		if (!hold_next) {
 8001134:	4b4f      	ldr	r3, [pc, #316]	@ (8001274 <read_inputs+0x158>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	2201      	movs	r2, #1
 800113a:	4053      	eors	r3, r2
 800113c:	b2db      	uxtb	r3, r3
 800113e:	2b00      	cmp	r3, #0
 8001140:	d015      	beq.n	800116e <read_inputs+0x52>
			HAL_Delay(20); // Wait for mechanical contacts to settle (Debounce)
 8001142:	2014      	movs	r0, #20
 8001144:	f001 fa50 	bl	80025e8 <HAL_Delay>
			// 3. Check again. If still LOW, it's a real press.
			if (HAL_GPIO_ReadPin(BTN_PORT, PIN_NEXT) == GPIO_PIN_RESET) {
 8001148:	2380      	movs	r3, #128	@ 0x80
 800114a:	01db      	lsls	r3, r3, #7
 800114c:	4a48      	ldr	r2, [pc, #288]	@ (8001270 <read_inputs+0x154>)
 800114e:	0019      	movs	r1, r3
 8001150:	0010      	movs	r0, r2
 8001152:	f001 fc9f 	bl	8002a94 <HAL_GPIO_ReadPin>
 8001156:	1e03      	subs	r3, r0, #0
 8001158:	d109      	bne.n	800116e <read_inputs+0x52>
				sys.btn_next = true; // Set event flag for the FSM
 800115a:	4b47      	ldr	r3, [pc, #284]	@ (8001278 <read_inputs+0x15c>)
 800115c:	2201      	movs	r2, #1
 800115e:	741a      	strb	r2, [r3, #16]
				hold_next = true;    // Lock input until release
 8001160:	4b44      	ldr	r3, [pc, #272]	@ (8001274 <read_inputs+0x158>)
 8001162:	2201      	movs	r2, #1
 8001164:	701a      	strb	r2, [r3, #0]
 8001166:	e002      	b.n	800116e <read_inputs+0x52>
			}
		}
	} else {
		hold_next = false; // Button released (High/3.3V), unlock the logic
 8001168:	4b42      	ldr	r3, [pc, #264]	@ (8001274 <read_inputs+0x158>)
 800116a:	2200      	movs	r2, #0
 800116c:	701a      	strb	r2, [r3, #0]
	}

	// --- BTN OK ---
	if (HAL_GPIO_ReadPin(BTN_PORT, PIN_OK) == GPIO_PIN_RESET) {
 800116e:	2380      	movs	r3, #128	@ 0x80
 8001170:	019b      	lsls	r3, r3, #6
 8001172:	4a3f      	ldr	r2, [pc, #252]	@ (8001270 <read_inputs+0x154>)
 8001174:	0019      	movs	r1, r3
 8001176:	0010      	movs	r0, r2
 8001178:	f001 fc8c 	bl	8002a94 <HAL_GPIO_ReadPin>
 800117c:	1e03      	subs	r3, r0, #0
 800117e:	d119      	bne.n	80011b4 <read_inputs+0x98>
		if (!hold_ok) {
 8001180:	4b3e      	ldr	r3, [pc, #248]	@ (800127c <read_inputs+0x160>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	2201      	movs	r2, #1
 8001186:	4053      	eors	r3, r2
 8001188:	b2db      	uxtb	r3, r3
 800118a:	2b00      	cmp	r3, #0
 800118c:	d015      	beq.n	80011ba <read_inputs+0x9e>
			HAL_Delay(20);
 800118e:	2014      	movs	r0, #20
 8001190:	f001 fa2a 	bl	80025e8 <HAL_Delay>
			if (HAL_GPIO_ReadPin(BTN_PORT, PIN_OK) == GPIO_PIN_RESET) {
 8001194:	2380      	movs	r3, #128	@ 0x80
 8001196:	019b      	lsls	r3, r3, #6
 8001198:	4a35      	ldr	r2, [pc, #212]	@ (8001270 <read_inputs+0x154>)
 800119a:	0019      	movs	r1, r3
 800119c:	0010      	movs	r0, r2
 800119e:	f001 fc79 	bl	8002a94 <HAL_GPIO_ReadPin>
 80011a2:	1e03      	subs	r3, r0, #0
 80011a4:	d109      	bne.n	80011ba <read_inputs+0x9e>
				sys.btn_ok = true;
 80011a6:	4b34      	ldr	r3, [pc, #208]	@ (8001278 <read_inputs+0x15c>)
 80011a8:	2201      	movs	r2, #1
 80011aa:	745a      	strb	r2, [r3, #17]
				hold_ok = true;
 80011ac:	4b33      	ldr	r3, [pc, #204]	@ (800127c <read_inputs+0x160>)
 80011ae:	2201      	movs	r2, #1
 80011b0:	701a      	strb	r2, [r3, #0]
 80011b2:	e002      	b.n	80011ba <read_inputs+0x9e>
			}
		}
	} else {
		hold_ok = false;
 80011b4:	4b31      	ldr	r3, [pc, #196]	@ (800127c <read_inputs+0x160>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	701a      	strb	r2, [r3, #0]
	}

	// --- BTN BACK ---
	if (HAL_GPIO_ReadPin(BTN_PORT, PIN_BACK) == GPIO_PIN_RESET) {
 80011ba:	2380      	movs	r3, #128	@ 0x80
 80011bc:	021b      	lsls	r3, r3, #8
 80011be:	4a2c      	ldr	r2, [pc, #176]	@ (8001270 <read_inputs+0x154>)
 80011c0:	0019      	movs	r1, r3
 80011c2:	0010      	movs	r0, r2
 80011c4:	f001 fc66 	bl	8002a94 <HAL_GPIO_ReadPin>
 80011c8:	1e03      	subs	r3, r0, #0
 80011ca:	d119      	bne.n	8001200 <read_inputs+0xe4>
		if (!hold_back) {
 80011cc:	4b2c      	ldr	r3, [pc, #176]	@ (8001280 <read_inputs+0x164>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	2201      	movs	r2, #1
 80011d2:	4053      	eors	r3, r2
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d015      	beq.n	8001206 <read_inputs+0xea>
			HAL_Delay(20);
 80011da:	2014      	movs	r0, #20
 80011dc:	f001 fa04 	bl	80025e8 <HAL_Delay>
			if (HAL_GPIO_ReadPin(BTN_PORT, PIN_BACK) == GPIO_PIN_RESET) {
 80011e0:	2380      	movs	r3, #128	@ 0x80
 80011e2:	021b      	lsls	r3, r3, #8
 80011e4:	4a22      	ldr	r2, [pc, #136]	@ (8001270 <read_inputs+0x154>)
 80011e6:	0019      	movs	r1, r3
 80011e8:	0010      	movs	r0, r2
 80011ea:	f001 fc53 	bl	8002a94 <HAL_GPIO_ReadPin>
 80011ee:	1e03      	subs	r3, r0, #0
 80011f0:	d109      	bne.n	8001206 <read_inputs+0xea>
				sys.btn_back = true;
 80011f2:	4b21      	ldr	r3, [pc, #132]	@ (8001278 <read_inputs+0x15c>)
 80011f4:	2201      	movs	r2, #1
 80011f6:	749a      	strb	r2, [r3, #18]
				hold_back = true;
 80011f8:	4b21      	ldr	r3, [pc, #132]	@ (8001280 <read_inputs+0x164>)
 80011fa:	2201      	movs	r2, #1
 80011fc:	701a      	strb	r2, [r3, #0]
 80011fe:	e002      	b.n	8001206 <read_inputs+0xea>
			}
		}
	} else {
		hold_back = false;
 8001200:	4b1f      	ldr	r3, [pc, #124]	@ (8001280 <read_inputs+0x164>)
 8001202:	2200      	movs	r2, #0
 8001204:	701a      	strb	r2, [r3, #0]
	}

	// --- RFID POLLING ---
	// Purpose: Checks for cards periodically (every 50ms) instead of constantly.
	// Safety: We disable polling during WRITE states to prevent SPI bus conflicts.
	if (sys.state != STATE_ADMIN_ADD_WRITE
 8001206:	4b1c      	ldr	r3, [pc, #112]	@ (8001278 <read_inputs+0x15c>)
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	2b06      	cmp	r3, #6
 800120c:	d02b      	beq.n	8001266 <read_inputs+0x14a>
			&& sys.state != STATE_ADMIN_DELETE_WRITE) {
 800120e:	4b1a      	ldr	r3, [pc, #104]	@ (8001278 <read_inputs+0x15c>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	2b09      	cmp	r3, #9
 8001214:	d027      	beq.n	8001266 <read_inputs+0x14a>
		static uint32_t last_rfid = 0;
		if (HAL_GetTick() - last_rfid > 50) {
 8001216:	f001 f9dd 	bl	80025d4 <HAL_GetTick>
 800121a:	0002      	movs	r2, r0
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <read_inputs+0x168>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	2b32      	cmp	r3, #50	@ 0x32
 8001224:	d91f      	bls.n	8001266 <read_inputs+0x14a>
			last_rfid = HAL_GetTick();
 8001226:	f001 f9d5 	bl	80025d4 <HAL_GetTick>
 800122a:	0002      	movs	r2, r0
 800122c:	4b15      	ldr	r3, [pc, #84]	@ (8001284 <read_inputs+0x168>)
 800122e:	601a      	str	r2, [r3, #0]

			// Ask RC522: "Is there a card field disruption?"
			RC522_Status status = RC522_IsNewCardPresent(&rc522);
 8001230:	1dfc      	adds	r4, r7, #7
 8001232:	4b15      	ldr	r3, [pc, #84]	@ (8001288 <read_inputs+0x16c>)
 8001234:	0018      	movs	r0, r3
 8001236:	f000 fe25 	bl	8001e84 <RC522_IsNewCardPresent>
 800123a:	0003      	movs	r3, r0
 800123c:	7023      	strb	r3, [r4, #0]
			if (status == RC522_OK) {
 800123e:	1dfb      	adds	r3, r7, #7
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d103      	bne.n	800124e <read_inputs+0x132>
				sys.card_detected = true;
 8001246:	4b0c      	ldr	r3, [pc, #48]	@ (8001278 <read_inputs+0x15c>)
 8001248:	2201      	movs	r2, #1
 800124a:	73da      	strb	r2, [r3, #15]
			} else if (status == RC522_ERROR || status == RC522_TIMEOUT) {
				RC522_Reset(&rc522); // Reset chip if it gets stuck
			}
		}
	}
}
 800124c:	e00b      	b.n	8001266 <read_inputs+0x14a>
			} else if (status == RC522_ERROR || status == RC522_TIMEOUT) {
 800124e:	1dfb      	adds	r3, r7, #7
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	2b02      	cmp	r3, #2
 8001254:	d003      	beq.n	800125e <read_inputs+0x142>
 8001256:	1dfb      	adds	r3, r7, #7
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	2b03      	cmp	r3, #3
 800125c:	d103      	bne.n	8001266 <read_inputs+0x14a>
				RC522_Reset(&rc522); // Reset chip if it gets stuck
 800125e:	4b0a      	ldr	r3, [pc, #40]	@ (8001288 <read_inputs+0x16c>)
 8001260:	0018      	movs	r0, r3
 8001262:	f000 fd3b 	bl	8001cdc <RC522_Reset>
}
 8001266:	46c0      	nop			@ (mov r8, r8)
 8001268:	46bd      	mov	sp, r7
 800126a:	b003      	add	sp, #12
 800126c:	bd90      	pop	{r4, r7, pc}
 800126e:	46c0      	nop			@ (mov r8, r8)
 8001270:	50000400 	.word	0x50000400
 8001274:	20000278 	.word	0x20000278
 8001278:	20000218 	.word	0x20000218
 800127c:	20000279 	.word	0x20000279
 8001280:	2000027a 	.word	0x2000027a
 8001284:	2000027c 	.word	0x2000027c
 8001288:	2000022c 	.word	0x2000022c

0800128c <fsm_update>:
 * Logic:
 * - Checks flags set by read_inputs (sys.btn_next, sys.card_detected).
 * - Moves system from one state to another (e.g., IDLE -> CHECK_CARD).
 * - Handles timeouts (returning to IDLE after 2 seconds).
 */
void fsm_update(void) {
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
	sys.next_state = sys.state; // Default: Stay in current state
 8001290:	4bae      	ldr	r3, [pc, #696]	@ (800154c <fsm_update+0x2c0>)
 8001292:	781a      	ldrb	r2, [r3, #0]
 8001294:	4bad      	ldr	r3, [pc, #692]	@ (800154c <fsm_update+0x2c0>)
 8001296:	705a      	strb	r2, [r3, #1]

	switch (sys.state) {
 8001298:	4bac      	ldr	r3, [pc, #688]	@ (800154c <fsm_update+0x2c0>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	2b0b      	cmp	r3, #11
 800129e:	d900      	bls.n	80012a2 <fsm_update+0x16>
 80012a0:	e145      	b.n	800152e <fsm_update+0x2a2>
 80012a2:	009a      	lsls	r2, r3, #2
 80012a4:	4baa      	ldr	r3, [pc, #680]	@ (8001550 <fsm_update+0x2c4>)
 80012a6:	18d3      	adds	r3, r2, r3
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	469f      	mov	pc, r3
	case STATE_IDLE_WAIT:
		// Waiting for a card...
		if (sys.card_detected) {
 80012ac:	4ba7      	ldr	r3, [pc, #668]	@ (800154c <fsm_update+0x2c0>)
 80012ae:	7bdb      	ldrb	r3, [r3, #15]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d100      	bne.n	80012b6 <fsm_update+0x2a>
 80012b4:	e128      	b.n	8001508 <fsm_update+0x27c>
			// Try to read the unique ID (UID)
			if (rfid_get_uid(sys.rfid_uid)) {
 80012b6:	4ba7      	ldr	r3, [pc, #668]	@ (8001554 <fsm_update+0x2c8>)
 80012b8:	0018      	movs	r0, r3
 80012ba:	f000 fb65 	bl	8001988 <rfid_get_uid>
 80012be:	1e03      	subs	r3, r0, #0
 80012c0:	d003      	beq.n	80012ca <fsm_update+0x3e>
				sys.next_state = STATE_CHECK_CARD;
 80012c2:	4ba2      	ldr	r3, [pc, #648]	@ (800154c <fsm_update+0x2c0>)
 80012c4:	2201      	movs	r2, #1
 80012c6:	705a      	strb	r2, [r3, #1]
				// False alarm (noise or bad read)
				sys.card_detected = false;
				RC522_Reset(&rc522);
			}
		}
		break;
 80012c8:	e11e      	b.n	8001508 <fsm_update+0x27c>
				sys.card_detected = false;
 80012ca:	4ba0      	ldr	r3, [pc, #640]	@ (800154c <fsm_update+0x2c0>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	73da      	strb	r2, [r3, #15]
				RC522_Reset(&rc522);
 80012d0:	4ba1      	ldr	r3, [pc, #644]	@ (8001558 <fsm_update+0x2cc>)
 80012d2:	0018      	movs	r0, r3
 80012d4:	f000 fd02 	bl	8001cdc <RC522_Reset>
		break;
 80012d8:	e116      	b.n	8001508 <fsm_update+0x27c>

	case STATE_CHECK_CARD:
		// Decision: Is this Admin or User?
		if (check_master_card(sys.rfid_uid)) {
 80012da:	4b9e      	ldr	r3, [pc, #632]	@ (8001554 <fsm_update+0x2c8>)
 80012dc:	0018      	movs	r0, r3
 80012de:	f000 fb89 	bl	80019f4 <check_master_card>
 80012e2:	1e03      	subs	r3, r0, #0
 80012e4:	d003      	beq.n	80012ee <fsm_update+0x62>
			sys.next_state = STATE_ADMIN_MENU;
 80012e6:	4b99      	ldr	r3, [pc, #612]	@ (800154c <fsm_update+0x2c0>)
 80012e8:	2204      	movs	r2, #4
 80012ea:	705a      	strb	r2, [r3, #1]
			sys.eeprom_result = EEPROM_CheckUID(sys.rfid_uid);
			sys.next_state =
					sys.eeprom_result ?
							STATE_ACCESS_GRANTED : STATE_ACCESS_DENIED;
		}
		break;
 80012ec:	e11f      	b.n	800152e <fsm_update+0x2a2>
			sys.eeprom_result = EEPROM_CheckUID(sys.rfid_uid);
 80012ee:	4b99      	ldr	r3, [pc, #612]	@ (8001554 <fsm_update+0x2c8>)
 80012f0:	0018      	movs	r0, r3
 80012f2:	f7ff f975 	bl	80005e0 <EEPROM_CheckUID>
 80012f6:	0003      	movs	r3, r0
 80012f8:	001a      	movs	r2, r3
 80012fa:	4b94      	ldr	r3, [pc, #592]	@ (800154c <fsm_update+0x2c0>)
 80012fc:	735a      	strb	r2, [r3, #13]
					sys.eeprom_result ?
 80012fe:	4b93      	ldr	r3, [pc, #588]	@ (800154c <fsm_update+0x2c0>)
 8001300:	7b5b      	ldrb	r3, [r3, #13]
							STATE_ACCESS_GRANTED : STATE_ACCESS_DENIED;
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <fsm_update+0x7e>
 8001306:	2202      	movs	r2, #2
 8001308:	e000      	b.n	800130c <fsm_update+0x80>
 800130a:	2203      	movs	r2, #3
			sys.next_state =
 800130c:	4b8f      	ldr	r3, [pc, #572]	@ (800154c <fsm_update+0x2c0>)
 800130e:	705a      	strb	r2, [r3, #1]
		break;
 8001310:	e10d      	b.n	800152e <fsm_update+0x2a2>

	case STATE_ACCESS_GRANTED:
	case STATE_ACCESS_DENIED:
		// Show result for 2 seconds, then go home
		if ((HAL_GetTick() - sys.entry_time) > 2000)
 8001312:	f001 f95f 	bl	80025d4 <HAL_GetTick>
 8001316:	0002      	movs	r2, r0
 8001318:	4b8c      	ldr	r3, [pc, #560]	@ (800154c <fsm_update+0x2c0>)
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	1ad2      	subs	r2, r2, r3
 800131e:	23fa      	movs	r3, #250	@ 0xfa
 8001320:	00db      	lsls	r3, r3, #3
 8001322:	429a      	cmp	r2, r3
 8001324:	d800      	bhi.n	8001328 <fsm_update+0x9c>
 8001326:	e0f1      	b.n	800150c <fsm_update+0x280>
			sys.next_state = STATE_IDLE_WAIT;
 8001328:	4b88      	ldr	r3, [pc, #544]	@ (800154c <fsm_update+0x2c0>)
 800132a:	2200      	movs	r2, #0
 800132c:	705a      	strb	r2, [r3, #1]
		break;
 800132e:	e0ed      	b.n	800150c <fsm_update+0x280>

	case STATE_ADMIN_MENU:
		// Navigation Logic
		if (sys.btn_next) {
 8001330:	4b86      	ldr	r3, [pc, #536]	@ (800154c <fsm_update+0x2c0>)
 8001332:	7c1b      	ldrb	r3, [r3, #16]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d00d      	beq.n	8001354 <fsm_update+0xc8>
			sys.menu_index ^= 1;         // Toggle between 0 and 1
 8001338:	4b84      	ldr	r3, [pc, #528]	@ (800154c <fsm_update+0x2c0>)
 800133a:	7b1b      	ldrb	r3, [r3, #12]
 800133c:	2201      	movs	r2, #1
 800133e:	4053      	eors	r3, r2
 8001340:	b2da      	uxtb	r2, r3
 8001342:	4b82      	ldr	r3, [pc, #520]	@ (800154c <fsm_update+0x2c0>)
 8001344:	731a      	strb	r2, [r3, #12]
			sys.lcd_needs_update = true; // Tell Output Layer to redraw LCD
 8001346:	4b81      	ldr	r3, [pc, #516]	@ (800154c <fsm_update+0x2c0>)
 8001348:	2201      	movs	r2, #1
 800134a:	739a      	strb	r2, [r3, #14]
			sys.btn_next = false;        // Consume the event
 800134c:	4b7f      	ldr	r3, [pc, #508]	@ (800154c <fsm_update+0x2c0>)
 800134e:	2200      	movs	r2, #0
 8001350:	741a      	strb	r2, [r3, #16]
			sys.btn_ok = false;
		} else if (sys.btn_back) {
			sys.next_state = STATE_IDLE_WAIT;
			sys.btn_back = false;
		}
		break;
 8001352:	e0dd      	b.n	8001510 <fsm_update+0x284>
		} else if (sys.btn_ok) {
 8001354:	4b7d      	ldr	r3, [pc, #500]	@ (800154c <fsm_update+0x2c0>)
 8001356:	7c5b      	ldrb	r3, [r3, #17]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d00c      	beq.n	8001376 <fsm_update+0xea>
					(sys.menu_index == 0) ?
 800135c:	4b7b      	ldr	r3, [pc, #492]	@ (800154c <fsm_update+0x2c0>)
 800135e:	7b1b      	ldrb	r3, [r3, #12]
							STATE_ADMIN_ADD_WAIT : STATE_ADMIN_DELETE_WAIT;
 8001360:	2b00      	cmp	r3, #0
 8001362:	d101      	bne.n	8001368 <fsm_update+0xdc>
 8001364:	2205      	movs	r2, #5
 8001366:	e000      	b.n	800136a <fsm_update+0xde>
 8001368:	2208      	movs	r2, #8
			sys.next_state =
 800136a:	4b78      	ldr	r3, [pc, #480]	@ (800154c <fsm_update+0x2c0>)
 800136c:	705a      	strb	r2, [r3, #1]
			sys.btn_ok = false;
 800136e:	4b77      	ldr	r3, [pc, #476]	@ (800154c <fsm_update+0x2c0>)
 8001370:	2200      	movs	r2, #0
 8001372:	745a      	strb	r2, [r3, #17]
		break;
 8001374:	e0cc      	b.n	8001510 <fsm_update+0x284>
		} else if (sys.btn_back) {
 8001376:	4b75      	ldr	r3, [pc, #468]	@ (800154c <fsm_update+0x2c0>)
 8001378:	7c9b      	ldrb	r3, [r3, #18]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d100      	bne.n	8001380 <fsm_update+0xf4>
 800137e:	e0c7      	b.n	8001510 <fsm_update+0x284>
			sys.next_state = STATE_IDLE_WAIT;
 8001380:	4b72      	ldr	r3, [pc, #456]	@ (800154c <fsm_update+0x2c0>)
 8001382:	2200      	movs	r2, #0
 8001384:	705a      	strb	r2, [r3, #1]
			sys.btn_back = false;
 8001386:	4b71      	ldr	r3, [pc, #452]	@ (800154c <fsm_update+0x2c0>)
 8001388:	2200      	movs	r2, #0
 800138a:	749a      	strb	r2, [r3, #18]
		break;
 800138c:	e0c0      	b.n	8001510 <fsm_update+0x284>

	case STATE_ADMIN_ADD_WAIT:
		if (sys.card_detected)
 800138e:	4b6f      	ldr	r3, [pc, #444]	@ (800154c <fsm_update+0x2c0>)
 8001390:	7bdb      	ldrb	r3, [r3, #15]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d003      	beq.n	800139e <fsm_update+0x112>
			sys.next_state = STATE_ADMIN_ADD_WRITE;
 8001396:	4b6d      	ldr	r3, [pc, #436]	@ (800154c <fsm_update+0x2c0>)
 8001398:	2206      	movs	r2, #6
 800139a:	705a      	strb	r2, [r3, #1]
		else if (sys.btn_back) {
			sys.next_state = STATE_ADMIN_MENU;
			sys.btn_back = false;
		}
		break;
 800139c:	e0ba      	b.n	8001514 <fsm_update+0x288>
		else if (sys.btn_back) {
 800139e:	4b6b      	ldr	r3, [pc, #428]	@ (800154c <fsm_update+0x2c0>)
 80013a0:	7c9b      	ldrb	r3, [r3, #18]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d100      	bne.n	80013a8 <fsm_update+0x11c>
 80013a6:	e0b5      	b.n	8001514 <fsm_update+0x288>
			sys.next_state = STATE_ADMIN_MENU;
 80013a8:	4b68      	ldr	r3, [pc, #416]	@ (800154c <fsm_update+0x2c0>)
 80013aa:	2204      	movs	r2, #4
 80013ac:	705a      	strb	r2, [r3, #1]
			sys.btn_back = false;
 80013ae:	4b67      	ldr	r3, [pc, #412]	@ (800154c <fsm_update+0x2c0>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	749a      	strb	r2, [r3, #18]
		break;
 80013b4:	e0ae      	b.n	8001514 <fsm_update+0x288>

	case STATE_ADMIN_ADD_WRITE:
		// Logic: Try to read UID. If fail, retry until timeout.
		if (rfid_get_uid(sys.rfid_uid)) {
 80013b6:	4b67      	ldr	r3, [pc, #412]	@ (8001554 <fsm_update+0x2c8>)
 80013b8:	0018      	movs	r0, r3
 80013ba:	f000 fae5 	bl	8001988 <rfid_get_uid>
 80013be:	1e03      	subs	r3, r0, #0
 80013c0:	d01f      	beq.n	8001402 <fsm_update+0x176>
			// Success! Prevent adding Master Card as a user.
			if (check_master_card(sys.rfid_uid)) {
 80013c2:	4b64      	ldr	r3, [pc, #400]	@ (8001554 <fsm_update+0x2c8>)
 80013c4:	0018      	movs	r0, r3
 80013c6:	f000 fb15 	bl	80019f4 <check_master_card>
 80013ca:	1e03      	subs	r3, r0, #0
 80013cc:	d003      	beq.n	80013d6 <fsm_update+0x14a>
				sys.next_state = STATE_ERROR;
 80013ce:	4b5f      	ldr	r3, [pc, #380]	@ (800154c <fsm_update+0x2c0>)
 80013d0:	220b      	movs	r2, #11
 80013d2:	705a      	strb	r2, [r3, #1]
			// Read failed. Keep trying for 2.5 seconds before giving up.
			if ((HAL_GetTick() - sys.entry_time) > 2500) {
				sys.next_state = STATE_ERROR;
			}
		}
		break;
 80013d4:	e0a0      	b.n	8001518 <fsm_update+0x28c>
				sys.eeprom_result = (EEPROM_SaveUID(sys.rfid_uid) == 0);
 80013d6:	4b5f      	ldr	r3, [pc, #380]	@ (8001554 <fsm_update+0x2c8>)
 80013d8:	0018      	movs	r0, r3
 80013da:	f7ff f937 	bl	800064c <EEPROM_SaveUID>
 80013de:	0003      	movs	r3, r0
 80013e0:	425a      	negs	r2, r3
 80013e2:	4153      	adcs	r3, r2
 80013e4:	b2da      	uxtb	r2, r3
 80013e6:	4b59      	ldr	r3, [pc, #356]	@ (800154c <fsm_update+0x2c0>)
 80013e8:	735a      	strb	r2, [r3, #13]
				if (sys.eeprom_result) {
 80013ea:	4b58      	ldr	r3, [pc, #352]	@ (800154c <fsm_update+0x2c0>)
 80013ec:	7b5b      	ldrb	r3, [r3, #13]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d003      	beq.n	80013fa <fsm_update+0x16e>
					sys.next_state = STATE_ADMIN_ADD_SUCCESS;
 80013f2:	4b56      	ldr	r3, [pc, #344]	@ (800154c <fsm_update+0x2c0>)
 80013f4:	2207      	movs	r2, #7
 80013f6:	705a      	strb	r2, [r3, #1]
		break;
 80013f8:	e08e      	b.n	8001518 <fsm_update+0x28c>
					sys.next_state = STATE_ERROR; // EEPROM Full or Error
 80013fa:	4b54      	ldr	r3, [pc, #336]	@ (800154c <fsm_update+0x2c0>)
 80013fc:	220b      	movs	r2, #11
 80013fe:	705a      	strb	r2, [r3, #1]
		break;
 8001400:	e08a      	b.n	8001518 <fsm_update+0x28c>
			if ((HAL_GetTick() - sys.entry_time) > 2500) {
 8001402:	f001 f8e7 	bl	80025d4 <HAL_GetTick>
 8001406:	0002      	movs	r2, r0
 8001408:	4b50      	ldr	r3, [pc, #320]	@ (800154c <fsm_update+0x2c0>)
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	4a53      	ldr	r2, [pc, #332]	@ (800155c <fsm_update+0x2d0>)
 8001410:	4293      	cmp	r3, r2
 8001412:	d800      	bhi.n	8001416 <fsm_update+0x18a>
 8001414:	e080      	b.n	8001518 <fsm_update+0x28c>
				sys.next_state = STATE_ERROR;
 8001416:	4b4d      	ldr	r3, [pc, #308]	@ (800154c <fsm_update+0x2c0>)
 8001418:	220b      	movs	r2, #11
 800141a:	705a      	strb	r2, [r3, #1]
		break;
 800141c:	e07c      	b.n	8001518 <fsm_update+0x28c>

	case STATE_ADMIN_ADD_SUCCESS:
		if ((HAL_GetTick() - sys.entry_time) > 1500)
 800141e:	f001 f8d9 	bl	80025d4 <HAL_GetTick>
 8001422:	0002      	movs	r2, r0
 8001424:	4b49      	ldr	r3, [pc, #292]	@ (800154c <fsm_update+0x2c0>)
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	4a4d      	ldr	r2, [pc, #308]	@ (8001560 <fsm_update+0x2d4>)
 800142c:	4293      	cmp	r3, r2
 800142e:	d800      	bhi.n	8001432 <fsm_update+0x1a6>
 8001430:	e074      	b.n	800151c <fsm_update+0x290>
			sys.next_state = STATE_ADMIN_MENU;
 8001432:	4b46      	ldr	r3, [pc, #280]	@ (800154c <fsm_update+0x2c0>)
 8001434:	2204      	movs	r2, #4
 8001436:	705a      	strb	r2, [r3, #1]
		break;
 8001438:	e070      	b.n	800151c <fsm_update+0x290>

	case STATE_ADMIN_DELETE_WAIT:
		if (sys.card_detected)
 800143a:	4b44      	ldr	r3, [pc, #272]	@ (800154c <fsm_update+0x2c0>)
 800143c:	7bdb      	ldrb	r3, [r3, #15]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d003      	beq.n	800144a <fsm_update+0x1be>
			sys.next_state = STATE_ADMIN_DELETE_WRITE;
 8001442:	4b42      	ldr	r3, [pc, #264]	@ (800154c <fsm_update+0x2c0>)
 8001444:	2209      	movs	r2, #9
 8001446:	705a      	strb	r2, [r3, #1]
		else if (sys.btn_back) {
			sys.next_state = STATE_ADMIN_MENU;
			sys.btn_back = false;
		}
		break;
 8001448:	e06a      	b.n	8001520 <fsm_update+0x294>
		else if (sys.btn_back) {
 800144a:	4b40      	ldr	r3, [pc, #256]	@ (800154c <fsm_update+0x2c0>)
 800144c:	7c9b      	ldrb	r3, [r3, #18]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d100      	bne.n	8001454 <fsm_update+0x1c8>
 8001452:	e065      	b.n	8001520 <fsm_update+0x294>
			sys.next_state = STATE_ADMIN_MENU;
 8001454:	4b3d      	ldr	r3, [pc, #244]	@ (800154c <fsm_update+0x2c0>)
 8001456:	2204      	movs	r2, #4
 8001458:	705a      	strb	r2, [r3, #1]
			sys.btn_back = false;
 800145a:	4b3c      	ldr	r3, [pc, #240]	@ (800154c <fsm_update+0x2c0>)
 800145c:	2200      	movs	r2, #0
 800145e:	749a      	strb	r2, [r3, #18]
		break;
 8001460:	e05e      	b.n	8001520 <fsm_update+0x294>

	case STATE_ADMIN_DELETE_WRITE:
		if (rfid_get_uid(sys.rfid_uid)) {
 8001462:	4b3c      	ldr	r3, [pc, #240]	@ (8001554 <fsm_update+0x2c8>)
 8001464:	0018      	movs	r0, r3
 8001466:	f000 fa8f 	bl	8001988 <rfid_get_uid>
 800146a:	1e03      	subs	r3, r0, #0
 800146c:	d01d      	beq.n	80014aa <fsm_update+0x21e>
			if (check_master_card(sys.rfid_uid)) {
 800146e:	4b39      	ldr	r3, [pc, #228]	@ (8001554 <fsm_update+0x2c8>)
 8001470:	0018      	movs	r0, r3
 8001472:	f000 fabf 	bl	80019f4 <check_master_card>
 8001476:	1e03      	subs	r3, r0, #0
 8001478:	d003      	beq.n	8001482 <fsm_update+0x1f6>
				sys.next_state = STATE_ERROR;
 800147a:	4b34      	ldr	r3, [pc, #208]	@ (800154c <fsm_update+0x2c0>)
 800147c:	220b      	movs	r2, #11
 800147e:	705a      	strb	r2, [r3, #1]
			// Retry timeout logic
			if ((HAL_GetTick() - sys.entry_time) > 2500) {
				sys.next_state = STATE_ERROR;
			}
		}
		break;
 8001480:	e050      	b.n	8001524 <fsm_update+0x298>
				sys.eeprom_result = EEPROM_DeleteUID(sys.rfid_uid);
 8001482:	4b34      	ldr	r3, [pc, #208]	@ (8001554 <fsm_update+0x2c8>)
 8001484:	0018      	movs	r0, r3
 8001486:	f7ff f921 	bl	80006cc <EEPROM_DeleteUID>
 800148a:	0003      	movs	r3, r0
 800148c:	001a      	movs	r2, r3
 800148e:	4b2f      	ldr	r3, [pc, #188]	@ (800154c <fsm_update+0x2c0>)
 8001490:	735a      	strb	r2, [r3, #13]
				if (sys.eeprom_result) {
 8001492:	4b2e      	ldr	r3, [pc, #184]	@ (800154c <fsm_update+0x2c0>)
 8001494:	7b5b      	ldrb	r3, [r3, #13]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d003      	beq.n	80014a2 <fsm_update+0x216>
					sys.next_state = STATE_ADMIN_DELETE_SUCCESS;
 800149a:	4b2c      	ldr	r3, [pc, #176]	@ (800154c <fsm_update+0x2c0>)
 800149c:	220a      	movs	r2, #10
 800149e:	705a      	strb	r2, [r3, #1]
		break;
 80014a0:	e040      	b.n	8001524 <fsm_update+0x298>
					sys.next_state = STATE_ERROR; // User not found
 80014a2:	4b2a      	ldr	r3, [pc, #168]	@ (800154c <fsm_update+0x2c0>)
 80014a4:	220b      	movs	r2, #11
 80014a6:	705a      	strb	r2, [r3, #1]
		break;
 80014a8:	e03c      	b.n	8001524 <fsm_update+0x298>
			if ((HAL_GetTick() - sys.entry_time) > 2500) {
 80014aa:	f001 f893 	bl	80025d4 <HAL_GetTick>
 80014ae:	0002      	movs	r2, r0
 80014b0:	4b26      	ldr	r3, [pc, #152]	@ (800154c <fsm_update+0x2c0>)
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	4a29      	ldr	r2, [pc, #164]	@ (800155c <fsm_update+0x2d0>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d933      	bls.n	8001524 <fsm_update+0x298>
				sys.next_state = STATE_ERROR;
 80014bc:	4b23      	ldr	r3, [pc, #140]	@ (800154c <fsm_update+0x2c0>)
 80014be:	220b      	movs	r2, #11
 80014c0:	705a      	strb	r2, [r3, #1]
		break;
 80014c2:	e02f      	b.n	8001524 <fsm_update+0x298>

	case STATE_ADMIN_DELETE_SUCCESS:
		if ((HAL_GetTick() - sys.entry_time) > 1500)
 80014c4:	f001 f886 	bl	80025d4 <HAL_GetTick>
 80014c8:	0002      	movs	r2, r0
 80014ca:	4b20      	ldr	r3, [pc, #128]	@ (800154c <fsm_update+0x2c0>)
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	4a23      	ldr	r2, [pc, #140]	@ (8001560 <fsm_update+0x2d4>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d928      	bls.n	8001528 <fsm_update+0x29c>
			sys.next_state = STATE_ADMIN_MENU;
 80014d6:	4b1d      	ldr	r3, [pc, #116]	@ (800154c <fsm_update+0x2c0>)
 80014d8:	2204      	movs	r2, #4
 80014da:	705a      	strb	r2, [r3, #1]
		break;
 80014dc:	e024      	b.n	8001528 <fsm_update+0x29c>

	case STATE_ERROR:
		// Universal error state. Wait for Back button OR Timeout.
		if (sys.btn_back || (HAL_GetTick() - sys.entry_time) > 2000) {
 80014de:	4b1b      	ldr	r3, [pc, #108]	@ (800154c <fsm_update+0x2c0>)
 80014e0:	7c9b      	ldrb	r3, [r3, #18]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d109      	bne.n	80014fa <fsm_update+0x26e>
 80014e6:	f001 f875 	bl	80025d4 <HAL_GetTick>
 80014ea:	0002      	movs	r2, r0
 80014ec:	4b17      	ldr	r3, [pc, #92]	@ (800154c <fsm_update+0x2c0>)
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	1ad2      	subs	r2, r2, r3
 80014f2:	23fa      	movs	r3, #250	@ 0xfa
 80014f4:	00db      	lsls	r3, r3, #3
 80014f6:	429a      	cmp	r2, r3
 80014f8:	d918      	bls.n	800152c <fsm_update+0x2a0>
			sys.next_state = STATE_IDLE_WAIT;
 80014fa:	4b14      	ldr	r3, [pc, #80]	@ (800154c <fsm_update+0x2c0>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	705a      	strb	r2, [r3, #1]
			sys.btn_back = false;
 8001500:	4b12      	ldr	r3, [pc, #72]	@ (800154c <fsm_update+0x2c0>)
 8001502:	2200      	movs	r2, #0
 8001504:	749a      	strb	r2, [r3, #18]
		}
		break;
 8001506:	e011      	b.n	800152c <fsm_update+0x2a0>
		break;
 8001508:	46c0      	nop			@ (mov r8, r8)
 800150a:	e010      	b.n	800152e <fsm_update+0x2a2>
		break;
 800150c:	46c0      	nop			@ (mov r8, r8)
 800150e:	e00e      	b.n	800152e <fsm_update+0x2a2>
		break;
 8001510:	46c0      	nop			@ (mov r8, r8)
 8001512:	e00c      	b.n	800152e <fsm_update+0x2a2>
		break;
 8001514:	46c0      	nop			@ (mov r8, r8)
 8001516:	e00a      	b.n	800152e <fsm_update+0x2a2>
		break;
 8001518:	46c0      	nop			@ (mov r8, r8)
 800151a:	e008      	b.n	800152e <fsm_update+0x2a2>
		break;
 800151c:	46c0      	nop			@ (mov r8, r8)
 800151e:	e006      	b.n	800152e <fsm_update+0x2a2>
		break;
 8001520:	46c0      	nop			@ (mov r8, r8)
 8001522:	e004      	b.n	800152e <fsm_update+0x2a2>
		break;
 8001524:	46c0      	nop			@ (mov r8, r8)
 8001526:	e002      	b.n	800152e <fsm_update+0x2a2>
		break;
 8001528:	46c0      	nop			@ (mov r8, r8)
 800152a:	e000      	b.n	800152e <fsm_update+0x2a2>
		break;
 800152c:	46c0      	nop			@ (mov r8, r8)
	}

	// Apply transition
	if (sys.next_state != sys.state)
 800152e:	4b07      	ldr	r3, [pc, #28]	@ (800154c <fsm_update+0x2c0>)
 8001530:	785a      	ldrb	r2, [r3, #1]
 8001532:	4b06      	ldr	r3, [pc, #24]	@ (800154c <fsm_update+0x2c0>)
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	429a      	cmp	r2, r3
 8001538:	d004      	beq.n	8001544 <fsm_update+0x2b8>
		fsm_enter_state(sys.next_state);
 800153a:	4b04      	ldr	r3, [pc, #16]	@ (800154c <fsm_update+0x2c0>)
 800153c:	785b      	ldrb	r3, [r3, #1]
 800153e:	0018      	movs	r0, r3
 8001540:	f000 f810 	bl	8001564 <fsm_enter_state>
}
 8001544:	46c0      	nop			@ (mov r8, r8)
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	46c0      	nop			@ (mov r8, r8)
 800154c:	20000218 	.word	0x20000218
 8001550:	0800736c 	.word	0x0800736c
 8001554:	20000220 	.word	0x20000220
 8001558:	2000022c 	.word	0x2000022c
 800155c:	000009c4 	.word	0x000009c4
 8001560:	000005dc 	.word	0x000005dc

08001564 <fsm_enter_state>:
/* -------------------------------------------------------------------------- */
/*
 * Purpose: Setup tasks that run ONLY ONCE when entering a new state.
 * Examples: Resetting timers, clearing flags, beeping the buzzer.
 */
void fsm_enter_state(state_t new_state) {
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	0002      	movs	r2, r0
 800156c:	1dfb      	adds	r3, r7, #7
 800156e:	701a      	strb	r2, [r3, #0]
	sys.state = new_state;
 8001570:	4b23      	ldr	r3, [pc, #140]	@ (8001600 <fsm_enter_state+0x9c>)
 8001572:	1dfa      	adds	r2, r7, #7
 8001574:	7812      	ldrb	r2, [r2, #0]
 8001576:	701a      	strb	r2, [r3, #0]
	sys.entry_time = HAL_GetTick(); // Start the state timer
 8001578:	f001 f82c 	bl	80025d4 <HAL_GetTick>
 800157c:	0002      	movs	r2, r0
 800157e:	4b20      	ldr	r3, [pc, #128]	@ (8001600 <fsm_enter_state+0x9c>)
 8001580:	605a      	str	r2, [r3, #4]
	sys.lcd_needs_update = true;    // Force LCD redraw
 8001582:	4b1f      	ldr	r3, [pc, #124]	@ (8001600 <fsm_enter_state+0x9c>)
 8001584:	2201      	movs	r2, #1
 8001586:	739a      	strb	r2, [r3, #14]

	// Reset inputs when entering "Wait" states to avoid accidental triggers
	if (new_state == STATE_IDLE_WAIT || new_state == STATE_ADMIN_ADD_WAIT
 8001588:	1dfb      	adds	r3, r7, #7
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d007      	beq.n	80015a0 <fsm_enter_state+0x3c>
 8001590:	1dfb      	adds	r3, r7, #7
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	2b05      	cmp	r3, #5
 8001596:	d003      	beq.n	80015a0 <fsm_enter_state+0x3c>
			|| new_state == STATE_ADMIN_DELETE_WAIT) {
 8001598:	1dfb      	adds	r3, r7, #7
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	2b08      	cmp	r3, #8
 800159e:	d10c      	bne.n	80015ba <fsm_enter_state+0x56>
		sys.card_detected = false;
 80015a0:	4b17      	ldr	r3, [pc, #92]	@ (8001600 <fsm_enter_state+0x9c>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	73da      	strb	r2, [r3, #15]
		sys.btn_next = false;
 80015a6:	4b16      	ldr	r3, [pc, #88]	@ (8001600 <fsm_enter_state+0x9c>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	741a      	strb	r2, [r3, #16]
		sys.btn_ok = false;
 80015ac:	4b14      	ldr	r3, [pc, #80]	@ (8001600 <fsm_enter_state+0x9c>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	745a      	strb	r2, [r3, #17]
		RC522_Reset(&rc522);
 80015b2:	4b14      	ldr	r3, [pc, #80]	@ (8001604 <fsm_enter_state+0xa0>)
 80015b4:	0018      	movs	r0, r3
 80015b6:	f000 fb91 	bl	8001cdc <RC522_Reset>
	}

	// Audio Feedback
	switch (new_state) {
 80015ba:	1dfb      	adds	r3, r7, #7
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	2b0b      	cmp	r3, #11
 80015c0:	d818      	bhi.n	80015f4 <fsm_enter_state+0x90>
 80015c2:	009a      	lsls	r2, r3, #2
 80015c4:	4b10      	ldr	r3, [pc, #64]	@ (8001608 <fsm_enter_state+0xa4>)
 80015c6:	18d3      	adds	r3, r2, r3
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	469f      	mov	pc, r3
	case STATE_ACCESS_GRANTED:
		buzzer_beep(2);
 80015cc:	2002      	movs	r0, #2
 80015ce:	f000 fa25 	bl	8001a1c <buzzer_beep>
		break;
 80015d2:	e010      	b.n	80015f6 <fsm_enter_state+0x92>
	case STATE_ACCESS_DENIED:
		buzzer_beep(3);
 80015d4:	2003      	movs	r0, #3
 80015d6:	f000 fa21 	bl	8001a1c <buzzer_beep>
		break;
 80015da:	e00c      	b.n	80015f6 <fsm_enter_state+0x92>
	case STATE_ADMIN_MENU:
		buzzer_beep(1);
 80015dc:	2001      	movs	r0, #1
 80015de:	f000 fa1d 	bl	8001a1c <buzzer_beep>
		break;
 80015e2:	e008      	b.n	80015f6 <fsm_enter_state+0x92>
	case STATE_ADMIN_ADD_SUCCESS:
	case STATE_ADMIN_DELETE_SUCCESS:
		buzzer_beep(2);
 80015e4:	2002      	movs	r0, #2
 80015e6:	f000 fa19 	bl	8001a1c <buzzer_beep>
		break;
 80015ea:	e004      	b.n	80015f6 <fsm_enter_state+0x92>
	case STATE_ERROR:
		buzzer_beep(3);
 80015ec:	2003      	movs	r0, #3
 80015ee:	f000 fa15 	bl	8001a1c <buzzer_beep>
		break;
 80015f2:	e000      	b.n	80015f6 <fsm_enter_state+0x92>
	default:
		break;
 80015f4:	46c0      	nop			@ (mov r8, r8)
	}
}
 80015f6:	46c0      	nop			@ (mov r8, r8)
 80015f8:	46bd      	mov	sp, r7
 80015fa:	b002      	add	sp, #8
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	46c0      	nop			@ (mov r8, r8)
 8001600:	20000218 	.word	0x20000218
 8001604:	2000022c 	.word	0x2000022c
 8001608:	0800739c 	.word	0x0800739c

0800160c <fsm_output>:
 * Strategy: Split into STATIC and DYNAMIC updates.
 * - Static: Text that never changes (e.g., "Access Denied"). Drawn ONCE.
 * - Dynamic: Text that changes (e.g., Clock). Drawn every second.
 * This prevents the screen from flickering.
 */
void fsm_output(void) {
 800160c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800160e:	b08d      	sub	sp, #52	@ 0x34
 8001610:	af04      	add	r7, sp, #16
	// --- A. STATIC UPDATES (Runs once per state change) ---
	if (sys.lcd_needs_update) {
 8001612:	4b79      	ldr	r3, [pc, #484]	@ (80017f8 <fsm_output+0x1ec>)
 8001614:	7b9b      	ldrb	r3, [r3, #14]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d100      	bne.n	800161c <fsm_output+0x10>
 800161a:	e0ab      	b.n	8001774 <fsm_output+0x168>
		LCD_Clear(&lcd);
 800161c:	4b77      	ldr	r3, [pc, #476]	@ (80017fc <fsm_output+0x1f0>)
 800161e:	0018      	movs	r0, r3
 8001620:	f7ff fa09 	bl	8000a36 <LCD_Clear>
		LCD_SetCursor(&lcd, 0, 0);
 8001624:	4b75      	ldr	r3, [pc, #468]	@ (80017fc <fsm_output+0x1f0>)
 8001626:	2200      	movs	r2, #0
 8001628:	2100      	movs	r1, #0
 800162a:	0018      	movs	r0, r3
 800162c:	f7ff fa14 	bl	8000a58 <LCD_SetCursor>

		switch (sys.state) {
 8001630:	4b71      	ldr	r3, [pc, #452]	@ (80017f8 <fsm_output+0x1ec>)
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	2b0b      	cmp	r3, #11
 8001636:	d900      	bls.n	800163a <fsm_output+0x2e>
 8001638:	e098      	b.n	800176c <fsm_output+0x160>
 800163a:	009a      	lsls	r2, r3, #2
 800163c:	4b70      	ldr	r3, [pc, #448]	@ (8001800 <fsm_output+0x1f4>)
 800163e:	18d3      	adds	r3, r2, r3
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	469f      	mov	pc, r3
		case STATE_IDLE_WAIT:
			LCD_Print(&lcd, "\x03 Scan Card...");
 8001644:	4a6f      	ldr	r2, [pc, #444]	@ (8001804 <fsm_output+0x1f8>)
 8001646:	4b6d      	ldr	r3, [pc, #436]	@ (80017fc <fsm_output+0x1f0>)
 8001648:	0011      	movs	r1, r2
 800164a:	0018      	movs	r0, r3
 800164c:	f7ff f9da 	bl	8000a04 <LCD_Print>
			break;
 8001650:	e08d      	b.n	800176e <fsm_output+0x162>
		case STATE_ACCESS_GRANTED:
			LCD_Print(&lcd, "Access Granted");
 8001652:	4a6d      	ldr	r2, [pc, #436]	@ (8001808 <fsm_output+0x1fc>)
 8001654:	4b69      	ldr	r3, [pc, #420]	@ (80017fc <fsm_output+0x1f0>)
 8001656:	0011      	movs	r1, r2
 8001658:	0018      	movs	r0, r3
 800165a:	f7ff f9d3 	bl	8000a04 <LCD_Print>
			LCD_SetCursor(&lcd, 0, 1);
 800165e:	4b67      	ldr	r3, [pc, #412]	@ (80017fc <fsm_output+0x1f0>)
 8001660:	2201      	movs	r2, #1
 8001662:	2100      	movs	r1, #0
 8001664:	0018      	movs	r0, r3
 8001666:	f7ff f9f7 	bl	8000a58 <LCD_SetCursor>
			LCD_Print(&lcd, "Welcome! \x01");
 800166a:	4a68      	ldr	r2, [pc, #416]	@ (800180c <fsm_output+0x200>)
 800166c:	4b63      	ldr	r3, [pc, #396]	@ (80017fc <fsm_output+0x1f0>)
 800166e:	0011      	movs	r1, r2
 8001670:	0018      	movs	r0, r3
 8001672:	f7ff f9c7 	bl	8000a04 <LCD_Print>
			break;
 8001676:	e07a      	b.n	800176e <fsm_output+0x162>
		case STATE_ACCESS_DENIED:
			LCD_Print(&lcd, "Access Denied");
 8001678:	4a65      	ldr	r2, [pc, #404]	@ (8001810 <fsm_output+0x204>)
 800167a:	4b60      	ldr	r3, [pc, #384]	@ (80017fc <fsm_output+0x1f0>)
 800167c:	0011      	movs	r1, r2
 800167e:	0018      	movs	r0, r3
 8001680:	f7ff f9c0 	bl	8000a04 <LCD_Print>
			LCD_SetCursor(&lcd, 0, 1);
 8001684:	4b5d      	ldr	r3, [pc, #372]	@ (80017fc <fsm_output+0x1f0>)
 8001686:	2201      	movs	r2, #1
 8001688:	2100      	movs	r1, #0
 800168a:	0018      	movs	r0, r3
 800168c:	f7ff f9e4 	bl	8000a58 <LCD_SetCursor>
			LCD_Print(&lcd, "Invalid Card \x02");
 8001690:	4a60      	ldr	r2, [pc, #384]	@ (8001814 <fsm_output+0x208>)
 8001692:	4b5a      	ldr	r3, [pc, #360]	@ (80017fc <fsm_output+0x1f0>)
 8001694:	0011      	movs	r1, r2
 8001696:	0018      	movs	r0, r3
 8001698:	f7ff f9b4 	bl	8000a04 <LCD_Print>
			break;
 800169c:	e067      	b.n	800176e <fsm_output+0x162>
		case STATE_ADMIN_MENU:
			LCD_Print(&lcd, "ADMIN MENU:");
 800169e:	4a5e      	ldr	r2, [pc, #376]	@ (8001818 <fsm_output+0x20c>)
 80016a0:	4b56      	ldr	r3, [pc, #344]	@ (80017fc <fsm_output+0x1f0>)
 80016a2:	0011      	movs	r1, r2
 80016a4:	0018      	movs	r0, r3
 80016a6:	f7ff f9ad 	bl	8000a04 <LCD_Print>
			LCD_SetCursor(&lcd, 0, 1);
 80016aa:	4b54      	ldr	r3, [pc, #336]	@ (80017fc <fsm_output+0x1f0>)
 80016ac:	2201      	movs	r2, #1
 80016ae:	2100      	movs	r1, #0
 80016b0:	0018      	movs	r0, r3
 80016b2:	f7ff f9d1 	bl	8000a58 <LCD_SetCursor>
			if (sys.menu_index == 0)
 80016b6:	4b50      	ldr	r3, [pc, #320]	@ (80017f8 <fsm_output+0x1ec>)
 80016b8:	7b1b      	ldrb	r3, [r3, #12]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d106      	bne.n	80016cc <fsm_output+0xc0>
				LCD_Print(&lcd, "> Add User");
 80016be:	4a57      	ldr	r2, [pc, #348]	@ (800181c <fsm_output+0x210>)
 80016c0:	4b4e      	ldr	r3, [pc, #312]	@ (80017fc <fsm_output+0x1f0>)
 80016c2:	0011      	movs	r1, r2
 80016c4:	0018      	movs	r0, r3
 80016c6:	f7ff f99d 	bl	8000a04 <LCD_Print>
			else
				LCD_Print(&lcd, "> Delete User");
			break;
 80016ca:	e050      	b.n	800176e <fsm_output+0x162>
				LCD_Print(&lcd, "> Delete User");
 80016cc:	4a54      	ldr	r2, [pc, #336]	@ (8001820 <fsm_output+0x214>)
 80016ce:	4b4b      	ldr	r3, [pc, #300]	@ (80017fc <fsm_output+0x1f0>)
 80016d0:	0011      	movs	r1, r2
 80016d2:	0018      	movs	r0, r3
 80016d4:	f7ff f996 	bl	8000a04 <LCD_Print>
			break;
 80016d8:	e049      	b.n	800176e <fsm_output+0x162>
		case STATE_ADMIN_ADD_WAIT:
			LCD_Print(&lcd, "ADD MODE");
 80016da:	4a52      	ldr	r2, [pc, #328]	@ (8001824 <fsm_output+0x218>)
 80016dc:	4b47      	ldr	r3, [pc, #284]	@ (80017fc <fsm_output+0x1f0>)
 80016de:	0011      	movs	r1, r2
 80016e0:	0018      	movs	r0, r3
 80016e2:	f7ff f98f 	bl	8000a04 <LCD_Print>
			LCD_SetCursor(&lcd, 0, 1);
 80016e6:	4b45      	ldr	r3, [pc, #276]	@ (80017fc <fsm_output+0x1f0>)
 80016e8:	2201      	movs	r2, #1
 80016ea:	2100      	movs	r1, #0
 80016ec:	0018      	movs	r0, r3
 80016ee:	f7ff f9b3 	bl	8000a58 <LCD_SetCursor>
			LCD_Print(&lcd, "Scan New Card");
 80016f2:	4a4d      	ldr	r2, [pc, #308]	@ (8001828 <fsm_output+0x21c>)
 80016f4:	4b41      	ldr	r3, [pc, #260]	@ (80017fc <fsm_output+0x1f0>)
 80016f6:	0011      	movs	r1, r2
 80016f8:	0018      	movs	r0, r3
 80016fa:	f7ff f983 	bl	8000a04 <LCD_Print>
			break;
 80016fe:	e036      	b.n	800176e <fsm_output+0x162>
		case STATE_ADMIN_ADD_WRITE:
			LCD_Print(&lcd, "Saving...");
 8001700:	4a4a      	ldr	r2, [pc, #296]	@ (800182c <fsm_output+0x220>)
 8001702:	4b3e      	ldr	r3, [pc, #248]	@ (80017fc <fsm_output+0x1f0>)
 8001704:	0011      	movs	r1, r2
 8001706:	0018      	movs	r0, r3
 8001708:	f7ff f97c 	bl	8000a04 <LCD_Print>
			break;
 800170c:	e02f      	b.n	800176e <fsm_output+0x162>
		case STATE_ADMIN_ADD_SUCCESS:
			LCD_Print(&lcd, "User Added! \x01");
 800170e:	4a48      	ldr	r2, [pc, #288]	@ (8001830 <fsm_output+0x224>)
 8001710:	4b3a      	ldr	r3, [pc, #232]	@ (80017fc <fsm_output+0x1f0>)
 8001712:	0011      	movs	r1, r2
 8001714:	0018      	movs	r0, r3
 8001716:	f7ff f975 	bl	8000a04 <LCD_Print>
			break;
 800171a:	e028      	b.n	800176e <fsm_output+0x162>
		case STATE_ADMIN_DELETE_WAIT:
			LCD_Print(&lcd, "DELETE MODE");
 800171c:	4a45      	ldr	r2, [pc, #276]	@ (8001834 <fsm_output+0x228>)
 800171e:	4b37      	ldr	r3, [pc, #220]	@ (80017fc <fsm_output+0x1f0>)
 8001720:	0011      	movs	r1, r2
 8001722:	0018      	movs	r0, r3
 8001724:	f7ff f96e 	bl	8000a04 <LCD_Print>
			LCD_SetCursor(&lcd, 0, 1);
 8001728:	4b34      	ldr	r3, [pc, #208]	@ (80017fc <fsm_output+0x1f0>)
 800172a:	2201      	movs	r2, #1
 800172c:	2100      	movs	r1, #0
 800172e:	0018      	movs	r0, r3
 8001730:	f7ff f992 	bl	8000a58 <LCD_SetCursor>
			LCD_Print(&lcd, "Scan to Erase");
 8001734:	4a40      	ldr	r2, [pc, #256]	@ (8001838 <fsm_output+0x22c>)
 8001736:	4b31      	ldr	r3, [pc, #196]	@ (80017fc <fsm_output+0x1f0>)
 8001738:	0011      	movs	r1, r2
 800173a:	0018      	movs	r0, r3
 800173c:	f7ff f962 	bl	8000a04 <LCD_Print>
			break;
 8001740:	e015      	b.n	800176e <fsm_output+0x162>
		case STATE_ADMIN_DELETE_WRITE:
			LCD_Print(&lcd, "Erasing...");
 8001742:	4a3e      	ldr	r2, [pc, #248]	@ (800183c <fsm_output+0x230>)
 8001744:	4b2d      	ldr	r3, [pc, #180]	@ (80017fc <fsm_output+0x1f0>)
 8001746:	0011      	movs	r1, r2
 8001748:	0018      	movs	r0, r3
 800174a:	f7ff f95b 	bl	8000a04 <LCD_Print>
			break;
 800174e:	e00e      	b.n	800176e <fsm_output+0x162>
		case STATE_ADMIN_DELETE_SUCCESS:
			LCD_Print(&lcd, "User Deleted! \x01");
 8001750:	4a3b      	ldr	r2, [pc, #236]	@ (8001840 <fsm_output+0x234>)
 8001752:	4b2a      	ldr	r3, [pc, #168]	@ (80017fc <fsm_output+0x1f0>)
 8001754:	0011      	movs	r1, r2
 8001756:	0018      	movs	r0, r3
 8001758:	f7ff f954 	bl	8000a04 <LCD_Print>
			break;
 800175c:	e007      	b.n	800176e <fsm_output+0x162>
		case STATE_ERROR:
			LCD_Print(&lcd, "Operation Failed");
 800175e:	4a39      	ldr	r2, [pc, #228]	@ (8001844 <fsm_output+0x238>)
 8001760:	4b26      	ldr	r3, [pc, #152]	@ (80017fc <fsm_output+0x1f0>)
 8001762:	0011      	movs	r1, r2
 8001764:	0018      	movs	r0, r3
 8001766:	f7ff f94d 	bl	8000a04 <LCD_Print>
			break;
 800176a:	e000      	b.n	800176e <fsm_output+0x162>
		default:
			break;
 800176c:	46c0      	nop			@ (mov r8, r8)
		}
		sys.lcd_needs_update = false; // Mark as done
 800176e:	4b22      	ldr	r3, [pc, #136]	@ (80017f8 <fsm_output+0x1ec>)
 8001770:	2200      	movs	r2, #0
 8001772:	739a      	strb	r2, [r3, #14]
	}

	// --- B. DYNAMIC UPDATES (Clock) ---
	if (sys.state == STATE_IDLE_WAIT) {
 8001774:	4b20      	ldr	r3, [pc, #128]	@ (80017f8 <fsm_output+0x1ec>)
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d138      	bne.n	80017ee <fsm_output+0x1e2>
		static uint8_t last_sec = 255;

		// Get Time from RTC (Real Time Clock) hardware
		HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800177c:	4932      	ldr	r1, [pc, #200]	@ (8001848 <fsm_output+0x23c>)
 800177e:	4b33      	ldr	r3, [pc, #204]	@ (800184c <fsm_output+0x240>)
 8001780:	2200      	movs	r2, #0
 8001782:	0018      	movs	r0, r3
 8001784:	f003 fa90 	bl	8004ca8 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8001788:	4931      	ldr	r1, [pc, #196]	@ (8001850 <fsm_output+0x244>)
 800178a:	4b30      	ldr	r3, [pc, #192]	@ (800184c <fsm_output+0x240>)
 800178c:	2200      	movs	r2, #0
 800178e:	0018      	movs	r0, r3
 8001790:	f003 fb7c 	bl	8004e8c <HAL_RTC_GetDate>

		// Only send I2C command if the second has actually changed
		if (sTime.Seconds != last_sec) {
 8001794:	4b2c      	ldr	r3, [pc, #176]	@ (8001848 <fsm_output+0x23c>)
 8001796:	789a      	ldrb	r2, [r3, #2]
 8001798:	4b2e      	ldr	r3, [pc, #184]	@ (8001854 <fsm_output+0x248>)
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	429a      	cmp	r2, r3
 800179e:	d026      	beq.n	80017ee <fsm_output+0x1e2>
			last_sec = sTime.Seconds;
 80017a0:	4b29      	ldr	r3, [pc, #164]	@ (8001848 <fsm_output+0x23c>)
 80017a2:	789a      	ldrb	r2, [r3, #2]
 80017a4:	4b2b      	ldr	r3, [pc, #172]	@ (8001854 <fsm_output+0x248>)
 80017a6:	701a      	strb	r2, [r3, #0]

			char timeStr[25]; // Buffer large enough for text + icons
			// Format: DD/MM HH:MM:SS
			sprintf(timeStr, "%02d/%02d %02d:%02d:%02d", sDate.Date,
 80017a8:	4b29      	ldr	r3, [pc, #164]	@ (8001850 <fsm_output+0x244>)
 80017aa:	789b      	ldrb	r3, [r3, #2]
 80017ac:	001d      	movs	r5, r3
					sDate.Month, sTime.Hours, sTime.Minutes, sTime.Seconds);
 80017ae:	4b28      	ldr	r3, [pc, #160]	@ (8001850 <fsm_output+0x244>)
 80017b0:	785b      	ldrb	r3, [r3, #1]
			sprintf(timeStr, "%02d/%02d %02d:%02d:%02d", sDate.Date,
 80017b2:	001e      	movs	r6, r3
					sDate.Month, sTime.Hours, sTime.Minutes, sTime.Seconds);
 80017b4:	4b24      	ldr	r3, [pc, #144]	@ (8001848 <fsm_output+0x23c>)
 80017b6:	781b      	ldrb	r3, [r3, #0]
			sprintf(timeStr, "%02d/%02d %02d:%02d:%02d", sDate.Date,
 80017b8:	001a      	movs	r2, r3
					sDate.Month, sTime.Hours, sTime.Minutes, sTime.Seconds);
 80017ba:	4b23      	ldr	r3, [pc, #140]	@ (8001848 <fsm_output+0x23c>)
 80017bc:	785b      	ldrb	r3, [r3, #1]
			sprintf(timeStr, "%02d/%02d %02d:%02d:%02d", sDate.Date,
 80017be:	001c      	movs	r4, r3
					sDate.Month, sTime.Hours, sTime.Minutes, sTime.Seconds);
 80017c0:	4b21      	ldr	r3, [pc, #132]	@ (8001848 <fsm_output+0x23c>)
 80017c2:	789b      	ldrb	r3, [r3, #2]
			sprintf(timeStr, "%02d/%02d %02d:%02d:%02d", sDate.Date,
 80017c4:	4924      	ldr	r1, [pc, #144]	@ (8001858 <fsm_output+0x24c>)
 80017c6:	1d38      	adds	r0, r7, #4
 80017c8:	9302      	str	r3, [sp, #8]
 80017ca:	9401      	str	r4, [sp, #4]
 80017cc:	9200      	str	r2, [sp, #0]
 80017ce:	0033      	movs	r3, r6
 80017d0:	002a      	movs	r2, r5
 80017d2:	f005 f85d 	bl	8006890 <siprintf>

			LCD_SetCursor(&lcd, 0, 1);
 80017d6:	4b09      	ldr	r3, [pc, #36]	@ (80017fc <fsm_output+0x1f0>)
 80017d8:	2201      	movs	r2, #1
 80017da:	2100      	movs	r1, #0
 80017dc:	0018      	movs	r0, r3
 80017de:	f7ff f93b 	bl	8000a58 <LCD_SetCursor>
			LCD_Print(&lcd, timeStr);
 80017e2:	1d3a      	adds	r2, r7, #4
 80017e4:	4b05      	ldr	r3, [pc, #20]	@ (80017fc <fsm_output+0x1f0>)
 80017e6:	0011      	movs	r1, r2
 80017e8:	0018      	movs	r0, r3
 80017ea:	f7ff f90b 	bl	8000a04 <LCD_Print>
		}
	}
}
 80017ee:	46c0      	nop			@ (mov r8, r8)
 80017f0:	46bd      	mov	sp, r7
 80017f2:	b009      	add	sp, #36	@ 0x24
 80017f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017f6:	46c0      	nop			@ (mov r8, r8)
 80017f8:	20000218 	.word	0x20000218
 80017fc:	20000254 	.word	0x20000254
 8001800:	080073cc 	.word	0x080073cc
 8001804:	08007210 	.word	0x08007210
 8001808:	08007220 	.word	0x08007220
 800180c:	08007230 	.word	0x08007230
 8001810:	0800723c 	.word	0x0800723c
 8001814:	0800724c 	.word	0x0800724c
 8001818:	0800725c 	.word	0x0800725c
 800181c:	08007268 	.word	0x08007268
 8001820:	08007274 	.word	0x08007274
 8001824:	08007284 	.word	0x08007284
 8001828:	08007290 	.word	0x08007290
 800182c:	080072a0 	.word	0x080072a0
 8001830:	080072ac 	.word	0x080072ac
 8001834:	080072bc 	.word	0x080072bc
 8001838:	080072c8 	.word	0x080072c8
 800183c:	080072d8 	.word	0x080072d8
 8001840:	080072e4 	.word	0x080072e4
 8001844:	080072f4 	.word	0x080072f4
 8001848:	2000025c 	.word	0x2000025c
 800184c:	200000d4 	.word	0x200000d4
 8001850:	20000270 	.word	0x20000270
 8001854:	20000000 	.word	0x20000000
 8001858:	08007308 	.word	0x08007308

0800185c <system_init>:

/* -------------------------------------------------------------------------- */
/* 5. INITIALIZATION & HELPERS                                                */
/* -------------------------------------------------------------------------- */

void system_init(void) {
 800185c:	b5b0      	push	{r4, r5, r7, lr}
 800185e:	b08a      	sub	sp, #40	@ 0x28
 8001860:	af02      	add	r7, sp, #8
	// Initialize Drivers
	LCD_Init(&lcd, &hi2c1, 0x27, 16, 2);
 8001862:	493e      	ldr	r1, [pc, #248]	@ (800195c <system_init+0x100>)
 8001864:	483e      	ldr	r0, [pc, #248]	@ (8001960 <system_init+0x104>)
 8001866:	2302      	movs	r3, #2
 8001868:	9300      	str	r3, [sp, #0]
 800186a:	2310      	movs	r3, #16
 800186c:	2227      	movs	r2, #39	@ 0x27
 800186e:	f7ff f841 	bl	80008f4 <LCD_Init>
	RC522_InitHandle(&rc522, &hspi1, SPI1_CS_GPIO_Port, SPI1_CS_Pin,
 8001872:	23a0      	movs	r3, #160	@ 0xa0
 8001874:	05da      	lsls	r2, r3, #23
 8001876:	493b      	ldr	r1, [pc, #236]	@ (8001964 <system_init+0x108>)
 8001878:	483b      	ldr	r0, [pc, #236]	@ (8001968 <system_init+0x10c>)
 800187a:	2380      	movs	r3, #128	@ 0x80
 800187c:	9301      	str	r3, [sp, #4]
 800187e:	4b3b      	ldr	r3, [pc, #236]	@ (800196c <system_init+0x110>)
 8001880:	9300      	str	r3, [sp, #0]
 8001882:	2310      	movs	r3, #16
 8001884:	f000 fa01 	bl	8001c8a <RC522_InitHandle>
	SPI1_RST_GPIO_Port, SPI1_RST_Pin);
	EEPROM_Init(&hi2c1);
 8001888:	4b34      	ldr	r3, [pc, #208]	@ (800195c <system_init+0x100>)
 800188a:	0018      	movs	r0, r3
 800188c:	f7fe fe6c 	bl	8000568 <EEPROM_Init>

	// Define Custom Icons (Bitmap)
	uint8_t Check[8] = { 0b00000, 0b00001, 0b00011, 0b10110, 0b11100, 0b01000,
 8001890:	2414      	movs	r4, #20
 8001892:	193b      	adds	r3, r7, r4
 8001894:	4a36      	ldr	r2, [pc, #216]	@ (8001970 <system_init+0x114>)
 8001896:	ca03      	ldmia	r2!, {r0, r1}
 8001898:	c303      	stmia	r3!, {r0, r1}
			0b00000, 0b00000 };
	uint8_t Cross[8] = { 0b00000, 0b11011, 0b01110, 0b00100, 0b01110, 0b11011,
 800189a:	250c      	movs	r5, #12
 800189c:	197b      	adds	r3, r7, r5
 800189e:	4a35      	ldr	r2, [pc, #212]	@ (8001974 <system_init+0x118>)
 80018a0:	ca03      	ldmia	r2!, {r0, r1}
 80018a2:	c303      	stmia	r3!, {r0, r1}
			0b00000, 0b00000 };
	uint8_t Heart[8] = { 0b00000, 0b01010, 0b11111, 0b11111, 0b01110, 0b00100,
 80018a4:	1d3b      	adds	r3, r7, #4
 80018a6:	4a34      	ldr	r2, [pc, #208]	@ (8001978 <system_init+0x11c>)
 80018a8:	ca03      	ldmia	r2!, {r0, r1}
 80018aa:	c303      	stmia	r3!, {r0, r1}
			0b00000, 0b00000 };

	// Upload Icons to LCD Memory (CGRAM)
	LCD_CreateCustomChar(&lcd, 1, Check); // Slot 1
 80018ac:	193a      	adds	r2, r7, r4
 80018ae:	4b2c      	ldr	r3, [pc, #176]	@ (8001960 <system_init+0x104>)
 80018b0:	2101      	movs	r1, #1
 80018b2:	0018      	movs	r0, r3
 80018b4:	f7ff f90a 	bl	8000acc <LCD_CreateCustomChar>
	LCD_CreateCustomChar(&lcd, 2, Cross); // Slot 2
 80018b8:	197a      	adds	r2, r7, r5
 80018ba:	4b29      	ldr	r3, [pc, #164]	@ (8001960 <system_init+0x104>)
 80018bc:	2102      	movs	r1, #2
 80018be:	0018      	movs	r0, r3
 80018c0:	f7ff f904 	bl	8000acc <LCD_CreateCustomChar>
	LCD_CreateCustomChar(&lcd, 3, Heart); // Slot 3
 80018c4:	1d3a      	adds	r2, r7, #4
 80018c6:	4b26      	ldr	r3, [pc, #152]	@ (8001960 <system_init+0x104>)
 80018c8:	2103      	movs	r1, #3
 80018ca:	0018      	movs	r0, r3
 80018cc:	f7ff f8fe 	bl	8000acc <LCD_CreateCustomChar>

	// Show Boot Screen
	LCD_Clear(&lcd);
 80018d0:	4b23      	ldr	r3, [pc, #140]	@ (8001960 <system_init+0x104>)
 80018d2:	0018      	movs	r0, r3
 80018d4:	f7ff f8af 	bl	8000a36 <LCD_Clear>
	LCD_Print(&lcd, "System Boot");
 80018d8:	4a28      	ldr	r2, [pc, #160]	@ (800197c <system_init+0x120>)
 80018da:	4b21      	ldr	r3, [pc, #132]	@ (8001960 <system_init+0x104>)
 80018dc:	0011      	movs	r1, r2
 80018de:	0018      	movs	r0, r3
 80018e0:	f7ff f890 	bl	8000a04 <LCD_Print>
	HAL_Delay(200);
 80018e4:	20c8      	movs	r0, #200	@ 0xc8
 80018e6:	f000 fe7f 	bl	80025e8 <HAL_Delay>

	LCD_SetCursor(&lcd, 0, 1);
 80018ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001960 <system_init+0x104>)
 80018ec:	2201      	movs	r2, #1
 80018ee:	2100      	movs	r1, #0
 80018f0:	0018      	movs	r0, r3
 80018f2:	f7ff f8b1 	bl	8000a58 <LCD_SetCursor>
	LCD_Print(&lcd, "Init RFID...");
 80018f6:	4a22      	ldr	r2, [pc, #136]	@ (8001980 <system_init+0x124>)
 80018f8:	4b19      	ldr	r3, [pc, #100]	@ (8001960 <system_init+0x104>)
 80018fa:	0011      	movs	r1, r2
 80018fc:	0018      	movs	r0, r3
 80018fe:	f7ff f881 	bl	8000a04 <LCD_Print>
	HAL_Delay(800);
 8001902:	23c8      	movs	r3, #200	@ 0xc8
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	0018      	movs	r0, r3
 8001908:	f000 fe6e 	bl	80025e8 <HAL_Delay>

	// Initialize RFID Chip (Wait until success or timeout)
	uint32_t start = HAL_GetTick();
 800190c:	f000 fe62 	bl	80025d4 <HAL_GetTick>
 8001910:	0003      	movs	r3, r0
 8001912:	61fb      	str	r3, [r7, #28]
	while (RC522_Init(&rc522) != RC522_OK) {
 8001914:	e014      	b.n	8001940 <system_init+0xe4>
		if (HAL_GetTick() - start > 1000) {
 8001916:	f000 fe5d 	bl	80025d4 <HAL_GetTick>
 800191a:	0002      	movs	r2, r0
 800191c:	69fb      	ldr	r3, [r7, #28]
 800191e:	1ad2      	subs	r2, r2, r3
 8001920:	23fa      	movs	r3, #250	@ 0xfa
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	429a      	cmp	r2, r3
 8001926:	d90b      	bls.n	8001940 <system_init+0xe4>
			LCD_Print(&lcd, "RFID Timeout");
 8001928:	4a16      	ldr	r2, [pc, #88]	@ (8001984 <system_init+0x128>)
 800192a:	4b0d      	ldr	r3, [pc, #52]	@ (8001960 <system_init+0x104>)
 800192c:	0011      	movs	r1, r2
 800192e:	0018      	movs	r0, r3
 8001930:	f7ff f868 	bl	8000a04 <LCD_Print>
			HAL_Delay(1000);
 8001934:	23fa      	movs	r3, #250	@ 0xfa
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	0018      	movs	r0, r3
 800193a:	f000 fe55 	bl	80025e8 <HAL_Delay>
			break;
 800193e:	e005      	b.n	800194c <system_init+0xf0>
	while (RC522_Init(&rc522) != RC522_OK) {
 8001940:	4b09      	ldr	r3, [pc, #36]	@ (8001968 <system_init+0x10c>)
 8001942:	0018      	movs	r0, r3
 8001944:	f000 f9da 	bl	8001cfc <RC522_Init>
 8001948:	1e03      	subs	r3, r0, #0
 800194a:	d1e4      	bne.n	8001916 <system_init+0xba>
		}
	}
	LCD_Clear(&lcd);
 800194c:	4b04      	ldr	r3, [pc, #16]	@ (8001960 <system_init+0x104>)
 800194e:	0018      	movs	r0, r3
 8001950:	f7ff f871 	bl	8000a36 <LCD_Clear>
}
 8001954:	46c0      	nop			@ (mov r8, r8)
 8001956:	46bd      	mov	sp, r7
 8001958:	b008      	add	sp, #32
 800195a:	bdb0      	pop	{r4, r5, r7, pc}
 800195c:	20000080 	.word	0x20000080
 8001960:	20000254 	.word	0x20000254
 8001964:	200000f8 	.word	0x200000f8
 8001968:	2000022c 	.word	0x2000022c
 800196c:	50000800 	.word	0x50000800
 8001970:	08007350 	.word	0x08007350
 8001974:	08007358 	.word	0x08007358
 8001978:	08007360 	.word	0x08007360
 800197c:	08007324 	.word	0x08007324
 8001980:	08007330 	.word	0x08007330
 8001984:	08007340 	.word	0x08007340

08001988 <rfid_get_uid>:

// Wrapper to get RFID UID safely with timeout protection
bool rfid_get_uid(uint8_t *uid_out) {
 8001988:	b5b0      	push	{r4, r5, r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
	uint32_t t = HAL_GetTick();
 8001990:	f000 fe20 	bl	80025d4 <HAL_GetTick>
 8001994:	0003      	movs	r3, r0
 8001996:	60fb      	str	r3, [r7, #12]
	while (HAL_GetTick() - t < 50) {
 8001998:	e01b      	b.n	80019d2 <rfid_get_uid+0x4a>
		RC522_Status s = RC522_ReadCardUID(&rc522);
 800199a:	250b      	movs	r5, #11
 800199c:	197c      	adds	r4, r7, r5
 800199e:	4b14      	ldr	r3, [pc, #80]	@ (80019f0 <rfid_get_uid+0x68>)
 80019a0:	0018      	movs	r0, r3
 80019a2:	f000 fb0d 	bl	8001fc0 <RC522_ReadCardUID>
 80019a6:	0003      	movs	r3, r0
 80019a8:	7023      	strb	r3, [r4, #0]
		if (s == RC522_OK) {
 80019aa:	197b      	adds	r3, r7, r5
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d10a      	bne.n	80019c8 <rfid_get_uid+0x40>
			memcpy(uid_out, rc522.uid.uidByte, 4);
 80019b2:	6879      	ldr	r1, [r7, #4]
 80019b4:	4b0e      	ldr	r3, [pc, #56]	@ (80019f0 <rfid_get_uid+0x68>)
 80019b6:	2217      	movs	r2, #23
 80019b8:	0008      	movs	r0, r1
 80019ba:	189b      	adds	r3, r3, r2
 80019bc:	2204      	movs	r2, #4
 80019be:	0019      	movs	r1, r3
 80019c0:	f004 ffca 	bl	8006958 <memcpy>
			return true;
 80019c4:	2301      	movs	r3, #1
 80019c6:	e00e      	b.n	80019e6 <rfid_get_uid+0x5e>
		}
		if (s != RC522_PENDING)
 80019c8:	230b      	movs	r3, #11
 80019ca:	18fb      	adds	r3, r7, r3
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d107      	bne.n	80019e2 <rfid_get_uid+0x5a>
	while (HAL_GetTick() - t < 50) {
 80019d2:	f000 fdff 	bl	80025d4 <HAL_GetTick>
 80019d6:	0002      	movs	r2, r0
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	2b31      	cmp	r3, #49	@ 0x31
 80019de:	d9dc      	bls.n	800199a <rfid_get_uid+0x12>
 80019e0:	e000      	b.n	80019e4 <rfid_get_uid+0x5c>
			break;
 80019e2:	46c0      	nop			@ (mov r8, r8)
	}
	return false;
 80019e4:	2300      	movs	r3, #0
}
 80019e6:	0018      	movs	r0, r3
 80019e8:	46bd      	mov	sp, r7
 80019ea:	b004      	add	sp, #16
 80019ec:	bdb0      	pop	{r4, r5, r7, pc}
 80019ee:	46c0      	nop			@ (mov r8, r8)
 80019f0:	2000022c 	.word	0x2000022c

080019f4 <check_master_card>:

// Security Check: Is the scanned card the Admin Card?
bool check_master_card(uint8_t *uid) {
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
	return (memcmp(uid, MASTER_CARD_UID, 4) == 0);
 80019fc:	4906      	ldr	r1, [pc, #24]	@ (8001a18 <check_master_card+0x24>)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2204      	movs	r2, #4
 8001a02:	0018      	movs	r0, r3
 8001a04:	f004 ff66 	bl	80068d4 <memcmp>
 8001a08:	0003      	movs	r3, r0
 8001a0a:	425a      	negs	r2, r3
 8001a0c:	4153      	adcs	r3, r2
 8001a0e:	b2db      	uxtb	r3, r3
}
 8001a10:	0018      	movs	r0, r3
 8001a12:	46bd      	mov	sp, r7
 8001a14:	b002      	add	sp, #8
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	08007368 	.word	0x08007368

08001a1c <buzzer_beep>:

// Simple Beep Function
void buzzer_beep(int times) {
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b084      	sub	sp, #16
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < times; i++) {
 8001a24:	2300      	movs	r3, #0
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	e017      	b.n	8001a5a <buzzer_beep+0x3e>
		HAL_GPIO_WritePin(BUZZ_PORT, BUZZ_PIN, GPIO_PIN_SET);
 8001a2a:	4b10      	ldr	r3, [pc, #64]	@ (8001a6c <buzzer_beep+0x50>)
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	2102      	movs	r1, #2
 8001a30:	0018      	movs	r0, r3
 8001a32:	f001 f84c 	bl	8002ace <HAL_GPIO_WritePin>
		HAL_Delay(50);
 8001a36:	2032      	movs	r0, #50	@ 0x32
 8001a38:	f000 fdd6 	bl	80025e8 <HAL_Delay>
		HAL_GPIO_WritePin(BUZZ_PORT, BUZZ_PIN, GPIO_PIN_RESET);
 8001a3c:	4b0b      	ldr	r3, [pc, #44]	@ (8001a6c <buzzer_beep+0x50>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	2102      	movs	r1, #2
 8001a42:	0018      	movs	r0, r3
 8001a44:	f001 f843 	bl	8002ace <HAL_GPIO_WritePin>
		if (times > 1)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	dd02      	ble.n	8001a54 <buzzer_beep+0x38>
			HAL_Delay(100);
 8001a4e:	2064      	movs	r0, #100	@ 0x64
 8001a50:	f000 fdca 	bl	80025e8 <HAL_Delay>
	for (int i = 0; i < times; i++) {
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	3301      	adds	r3, #1
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	68fa      	ldr	r2, [r7, #12]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	dbe3      	blt.n	8001a2a <buzzer_beep+0xe>
	}
}
 8001a62:	46c0      	nop			@ (mov r8, r8)
 8001a64:	46c0      	nop			@ (mov r8, r8)
 8001a66:	46bd      	mov	sp, r7
 8001a68:	b004      	add	sp, #16
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	50000400 	.word	0x50000400

08001a70 <led_heartbeat>:

// Visual "Heartbeat" to prove the main loop is not frozen
void led_heartbeat(void) {
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
	static uint32_t last_blink = 0;
	if (HAL_GetTick() - last_blink > 500) {
 8001a74:	f000 fdae 	bl	80025d4 <HAL_GetTick>
 8001a78:	0002      	movs	r2, r0
 8001a7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001aa4 <led_heartbeat+0x34>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	1ad2      	subs	r2, r2, r3
 8001a80:	23fa      	movs	r3, #250	@ 0xfa
 8001a82:	005b      	lsls	r3, r3, #1
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d909      	bls.n	8001a9c <led_heartbeat+0x2c>
		last_blink = HAL_GetTick();
 8001a88:	f000 fda4 	bl	80025d4 <HAL_GetTick>
 8001a8c:	0002      	movs	r2, r0
 8001a8e:	4b05      	ldr	r3, [pc, #20]	@ (8001aa4 <led_heartbeat+0x34>)
 8001a90:	601a      	str	r2, [r3, #0]
		HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 8001a92:	4b05      	ldr	r3, [pc, #20]	@ (8001aa8 <led_heartbeat+0x38>)
 8001a94:	2104      	movs	r1, #4
 8001a96:	0018      	movs	r0, r3
 8001a98:	f001 f836 	bl	8002b08 <HAL_GPIO_TogglePin>
	}
}
 8001a9c:	46c0      	nop			@ (mov r8, r8)
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	46c0      	nop			@ (mov r8, r8)
 8001aa4:	20000280 	.word	0x20000280
 8001aa8:	50000400 	.word	0x50000400

08001aac <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ab0:	b672      	cpsid	i
}
 8001ab2:	46c0      	nop			@ (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001ab4:	46c0      	nop			@ (mov r8, r8)
 8001ab6:	e7fd      	b.n	8001ab4 <Error_Handler+0x8>

08001ab8 <CS_LOW>:
/*
 * Purpose: Selects the RC522 chip so it listens to the SPI bus.
 * [SIGNAL] SPI Chip Select (CS) is Active Low.
 * When this pin goes 0V, the RC522 resets its SPI logic and waits for the first bit.
 */
static inline void CS_LOW(RC522_Handle *d) {
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(d->cs_port, d->cs_pin, GPIO_PIN_RESET);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6858      	ldr	r0, [r3, #4]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	8a5b      	ldrh	r3, [r3, #18]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	0019      	movs	r1, r3
 8001acc:	f000 ffff 	bl	8002ace <HAL_GPIO_WritePin>
}
 8001ad0:	46c0      	nop			@ (mov r8, r8)
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	b002      	add	sp, #8
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <CS_HIGH>:

/*
 * Purpose: Deselects the RC522.
 * [SIGNAL] When High (3.3V), the RC522 ignores all signals on MOSI/SCK.
 */
static inline void CS_HIGH(RC522_Handle *d) {
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(d->cs_port, d->cs_pin, GPIO_PIN_SET);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6858      	ldr	r0, [r3, #4]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	8a5b      	ldrh	r3, [r3, #18]
 8001ae8:	2201      	movs	r2, #1
 8001aea:	0019      	movs	r1, r3
 8001aec:	f000 ffef 	bl	8002ace <HAL_GPIO_WritePin>
}
 8001af0:	46c0      	nop			@ (mov r8, r8)
 8001af2:	46bd      	mov	sp, r7
 8001af4:	b002      	add	sp, #8
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <RC522_WriteReg>:
 *
 * Logic: 'reg << 1' shifts the address into bits 6-1.
 * Example: To write to Register 0x01:
 * Binary 0000 0001 -> Shift Left -> 0000 0010 (Sends byte 0x02)
 */
void RC522_WriteReg(RC522_Handle *d, uint8_t reg, uint8_t val) {
 8001af8:	b590      	push	{r4, r7, lr}
 8001afa:	b085      	sub	sp, #20
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
 8001b00:	0008      	movs	r0, r1
 8001b02:	0011      	movs	r1, r2
 8001b04:	1cfb      	adds	r3, r7, #3
 8001b06:	1c02      	adds	r2, r0, #0
 8001b08:	701a      	strb	r2, [r3, #0]
 8001b0a:	1cbb      	adds	r3, r7, #2
 8001b0c:	1c0a      	adds	r2, r1, #0
 8001b0e:	701a      	strb	r2, [r3, #0]
	uint8_t tx[2] = { reg << 1, val }; // [Address Byte, Data Byte]
 8001b10:	1cfb      	adds	r3, r7, #3
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	18db      	adds	r3, r3, r3
 8001b16:	b2da      	uxtb	r2, r3
 8001b18:	240c      	movs	r4, #12
 8001b1a:	193b      	adds	r3, r7, r4
 8001b1c:	701a      	strb	r2, [r3, #0]
 8001b1e:	193b      	adds	r3, r7, r4
 8001b20:	1cba      	adds	r2, r7, #2
 8001b22:	7812      	ldrb	r2, [r2, #0]
 8001b24:	705a      	strb	r2, [r3, #1]
	CS_LOW(d);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	0018      	movs	r0, r3
 8001b2a:	f7ff ffc5 	bl	8001ab8 <CS_LOW>
	HAL_SPI_Transmit(d->hspi, tx, 2, 10);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6818      	ldr	r0, [r3, #0]
 8001b32:	1939      	adds	r1, r7, r4
 8001b34:	230a      	movs	r3, #10
 8001b36:	2202      	movs	r2, #2
 8001b38:	f003 fb85 	bl	8005246 <HAL_SPI_Transmit>
	CS_HIGH(d);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	0018      	movs	r0, r3
 8001b40:	f7ff ffca 	bl	8001ad8 <CS_HIGH>
}
 8001b44:	46c0      	nop			@ (mov r8, r8)
 8001b46:	46bd      	mov	sp, r7
 8001b48:	b005      	add	sp, #20
 8001b4a:	bd90      	pop	{r4, r7, pc}

08001b4c <RC522_ReadReg>:
 *
 * [SIGNAL EXPLANATION] SPI Read
 * We send the Address Byte with Bit 7 set to 1 (0x80).
 * While we send the second byte (Dummy 0x00), the RC522 sends back the data on the MISO line.
 */
uint8_t RC522_ReadReg(RC522_Handle *d, uint8_t reg) {
 8001b4c:	b5b0      	push	{r4, r5, r7, lr}
 8001b4e:	b086      	sub	sp, #24
 8001b50:	af02      	add	r7, sp, #8
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	000a      	movs	r2, r1
 8001b56:	1cfb      	adds	r3, r7, #3
 8001b58:	701a      	strb	r2, [r3, #0]
	uint8_t tx[2] = { (reg << 1) | 0x80, 0 }; // Set Read Bit (0x80)
 8001b5a:	1cfb      	adds	r3, r7, #3
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	b25b      	sxtb	r3, r3
 8001b60:	18db      	adds	r3, r3, r3
 8001b62:	b25b      	sxtb	r3, r3
 8001b64:	2280      	movs	r2, #128	@ 0x80
 8001b66:	4252      	negs	r2, r2
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	b25b      	sxtb	r3, r3
 8001b6c:	b2da      	uxtb	r2, r3
 8001b6e:	240c      	movs	r4, #12
 8001b70:	193b      	adds	r3, r7, r4
 8001b72:	701a      	strb	r2, [r3, #0]
 8001b74:	193b      	adds	r3, r7, r4
 8001b76:	2200      	movs	r2, #0
 8001b78:	705a      	strb	r2, [r3, #1]
	uint8_t rx[2];
	CS_LOW(d);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	0018      	movs	r0, r3
 8001b7e:	f7ff ff9b 	bl	8001ab8 <CS_LOW>
	HAL_SPI_TransmitReceive(d->hspi, tx, rx, 2, 10); // Full Duplex
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6818      	ldr	r0, [r3, #0]
 8001b86:	2508      	movs	r5, #8
 8001b88:	197a      	adds	r2, r7, r5
 8001b8a:	1939      	adds	r1, r7, r4
 8001b8c:	230a      	movs	r3, #10
 8001b8e:	9300      	str	r3, [sp, #0]
 8001b90:	2302      	movs	r3, #2
 8001b92:	f003 fca8 	bl	80054e6 <HAL_SPI_TransmitReceive>
	CS_HIGH(d);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	0018      	movs	r0, r3
 8001b9a:	f7ff ff9d 	bl	8001ad8 <CS_HIGH>
	return rx[1]; // The data comes in during the second byte
 8001b9e:	197b      	adds	r3, r7, r5
 8001ba0:	785b      	ldrb	r3, [r3, #1]
}
 8001ba2:	0018      	movs	r0, r3
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	b004      	add	sp, #16
 8001ba8:	bdb0      	pop	{r4, r5, r7, pc}

08001baa <RC522_SetBitMask>:

/* Helper: Sets specific bits in a register without changing others */
void RC522_SetBitMask(RC522_Handle *d, uint8_t reg, uint8_t mask) {
 8001baa:	b5b0      	push	{r4, r5, r7, lr}
 8001bac:	b084      	sub	sp, #16
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
 8001bb2:	0008      	movs	r0, r1
 8001bb4:	0011      	movs	r1, r2
 8001bb6:	1cfb      	adds	r3, r7, #3
 8001bb8:	1c02      	adds	r2, r0, #0
 8001bba:	701a      	strb	r2, [r3, #0]
 8001bbc:	1cbb      	adds	r3, r7, #2
 8001bbe:	1c0a      	adds	r2, r1, #0
 8001bc0:	701a      	strb	r2, [r3, #0]
	uint8_t tmp = RC522_ReadReg(d, reg);
 8001bc2:	250f      	movs	r5, #15
 8001bc4:	197c      	adds	r4, r7, r5
 8001bc6:	1cfb      	adds	r3, r7, #3
 8001bc8:	781a      	ldrb	r2, [r3, #0]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	0011      	movs	r1, r2
 8001bce:	0018      	movs	r0, r3
 8001bd0:	f7ff ffbc 	bl	8001b4c <RC522_ReadReg>
 8001bd4:	0003      	movs	r3, r0
 8001bd6:	7023      	strb	r3, [r4, #0]
	RC522_WriteReg(d, reg, tmp | mask);
 8001bd8:	197a      	adds	r2, r7, r5
 8001bda:	1cbb      	adds	r3, r7, #2
 8001bdc:	7812      	ldrb	r2, [r2, #0]
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	b2da      	uxtb	r2, r3
 8001be4:	1cfb      	adds	r3, r7, #3
 8001be6:	7819      	ldrb	r1, [r3, #0]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	0018      	movs	r0, r3
 8001bec:	f7ff ff84 	bl	8001af8 <RC522_WriteReg>
}
 8001bf0:	46c0      	nop			@ (mov r8, r8)
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	b004      	add	sp, #16
 8001bf6:	bdb0      	pop	{r4, r5, r7, pc}

08001bf8 <RC522_ClearBitMask>:

/* Helper: Clears specific bits */
void RC522_ClearBitMask(RC522_Handle *d, uint8_t reg, uint8_t mask) {
 8001bf8:	b5b0      	push	{r4, r5, r7, lr}
 8001bfa:	b084      	sub	sp, #16
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
 8001c00:	0008      	movs	r0, r1
 8001c02:	0011      	movs	r1, r2
 8001c04:	1cfb      	adds	r3, r7, #3
 8001c06:	1c02      	adds	r2, r0, #0
 8001c08:	701a      	strb	r2, [r3, #0]
 8001c0a:	1cbb      	adds	r3, r7, #2
 8001c0c:	1c0a      	adds	r2, r1, #0
 8001c0e:	701a      	strb	r2, [r3, #0]
	uint8_t tmp = RC522_ReadReg(d, reg);
 8001c10:	250f      	movs	r5, #15
 8001c12:	197c      	adds	r4, r7, r5
 8001c14:	1cfb      	adds	r3, r7, #3
 8001c16:	781a      	ldrb	r2, [r3, #0]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	0011      	movs	r1, r2
 8001c1c:	0018      	movs	r0, r3
 8001c1e:	f7ff ff95 	bl	8001b4c <RC522_ReadReg>
 8001c22:	0003      	movs	r3, r0
 8001c24:	7023      	strb	r3, [r4, #0]
	RC522_WriteReg(d, reg, tmp & (~mask));
 8001c26:	1cbb      	adds	r3, r7, #2
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	b25b      	sxtb	r3, r3
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	b25b      	sxtb	r3, r3
 8001c30:	197a      	adds	r2, r7, r5
 8001c32:	7812      	ldrb	r2, [r2, #0]
 8001c34:	b252      	sxtb	r2, r2
 8001c36:	4013      	ands	r3, r2
 8001c38:	b25b      	sxtb	r3, r3
 8001c3a:	b2da      	uxtb	r2, r3
 8001c3c:	1cfb      	adds	r3, r7, #3
 8001c3e:	7819      	ldrb	r1, [r3, #0]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	0018      	movs	r0, r3
 8001c44:	f7ff ff58 	bl	8001af8 <RC522_WriteReg>
}
 8001c48:	46c0      	nop			@ (mov r8, r8)
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	b004      	add	sp, #16
 8001c4e:	bdb0      	pop	{r4, r5, r7, pc}

08001c50 <RC522_AntennaOn>:
/*
 * Purpose: Turns on the 13.56 MHz Radio Field.
 * [SIGNAL] Without this, the antenna pins (TX1, TX2) are effectively disconnected.
 * The coil will generate no magnetic field, so no power is sent to the card.
 */
static void RC522_AntennaOn(RC522_Handle *d) {
 8001c50:	b5b0      	push	{r4, r5, r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
	uint8_t temp = RC522_ReadReg(d, TxControlReg);
 8001c58:	250f      	movs	r5, #15
 8001c5a:	197c      	adds	r4, r7, r5
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2114      	movs	r1, #20
 8001c60:	0018      	movs	r0, r3
 8001c62:	f7ff ff73 	bl	8001b4c <RC522_ReadReg>
 8001c66:	0003      	movs	r3, r0
 8001c68:	7023      	strb	r3, [r4, #0]
	if ((temp & 0x03) != 0x03) {
 8001c6a:	197b      	adds	r3, r7, r5
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	2203      	movs	r2, #3
 8001c70:	4013      	ands	r3, r2
 8001c72:	2b03      	cmp	r3, #3
 8001c74:	d005      	beq.n	8001c82 <RC522_AntennaOn+0x32>
		RC522_SetBitMask(d, TxControlReg, 0x03); // Bit 0 & 1 enable TX1/TX2
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2203      	movs	r2, #3
 8001c7a:	2114      	movs	r1, #20
 8001c7c:	0018      	movs	r0, r3
 8001c7e:	f7ff ff94 	bl	8001baa <RC522_SetBitMask>
	}
}
 8001c82:	46c0      	nop			@ (mov r8, r8)
 8001c84:	46bd      	mov	sp, r7
 8001c86:	b004      	add	sp, #16
 8001c88:	bdb0      	pop	{r4, r5, r7, pc}

08001c8a <RC522_InitHandle>:
/* STATE MACHINE FUNCTIONS                                                   */
/* -------------------------------------------------------------------------- */

void RC522_InitHandle(RC522_Handle *d, SPI_HandleTypeDef *hspi,
		GPIO_TypeDef *cs_port, uint16_t cs_pin, GPIO_TypeDef *rst_port,
		uint16_t rst_pin) {
 8001c8a:	b580      	push	{r7, lr}
 8001c8c:	b084      	sub	sp, #16
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	60f8      	str	r0, [r7, #12]
 8001c92:	60b9      	str	r1, [r7, #8]
 8001c94:	607a      	str	r2, [r7, #4]
 8001c96:	001a      	movs	r2, r3
 8001c98:	1cbb      	adds	r3, r7, #2
 8001c9a:	801a      	strh	r2, [r3, #0]
	d->hspi = hspi;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	68ba      	ldr	r2, [r7, #8]
 8001ca0:	601a      	str	r2, [r3, #0]
	d->cs_port = cs_port;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	687a      	ldr	r2, [r7, #4]
 8001ca6:	605a      	str	r2, [r3, #4]
	d->cs_pin = cs_pin;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	1cba      	adds	r2, r7, #2
 8001cac:	8812      	ldrh	r2, [r2, #0]
 8001cae:	825a      	strh	r2, [r3, #18]
	d->rst_port = rst_port;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	69ba      	ldr	r2, [r7, #24]
 8001cb4:	609a      	str	r2, [r3, #8]
	d->rst_pin = rst_pin;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	221c      	movs	r2, #28
 8001cba:	18ba      	adds	r2, r7, r2
 8001cbc:	8812      	ldrh	r2, [r2, #0]
 8001cbe:	829a      	strh	r2, [r3, #20]
	d->state = RC522_STATE_IDLE;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	741a      	strb	r2, [r3, #16]
	d->uid.size = 0;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	2200      	movs	r2, #0
 8001cca:	759a      	strb	r2, [r3, #22]
	d->retries = 0;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	2225      	movs	r2, #37	@ 0x25
 8001cd0:	2100      	movs	r1, #0
 8001cd2:	5499      	strb	r1, [r3, r2]
}
 8001cd4:	46c0      	nop			@ (mov r8, r8)
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	b004      	add	sp, #16
 8001cda:	bd80      	pop	{r7, pc}

08001cdc <RC522_Reset>:

void RC522_Reset(RC522_Handle *d) {
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
	d->state = RC522_STATE_IDLE;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	741a      	strb	r2, [r3, #16]
	d->retries = 0;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2225      	movs	r2, #37	@ 0x25
 8001cee:	2100      	movs	r1, #0
 8001cf0:	5499      	strb	r1, [r3, r2]
}
 8001cf2:	46c0      	nop			@ (mov r8, r8)
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	b002      	add	sp, #8
 8001cf8:	bd80      	pop	{r7, pc}
	...

08001cfc <RC522_Init>:
 * Logic:
 * 1. Physical Reset: Pull RST pin Low, then High.
 * 2. Soft Reset: Send command 0x0F to internal command register.
 * 3. Config: Set timer frequencies and gain for 13.56MHz operation.
 */
RC522_Status RC522_Init(RC522_Handle *d) {
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
	switch (d->state) {
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	7c1b      	ldrb	r3, [r3, #16]
 8001d08:	2b05      	cmp	r3, #5
 8001d0a:	d900      	bls.n	8001d0e <RC522_Init+0x12>
 8001d0c:	e0b3      	b.n	8001e76 <RC522_Init+0x17a>
 8001d0e:	009a      	lsls	r2, r3, #2
 8001d10:	4b5b      	ldr	r3, [pc, #364]	@ (8001e80 <RC522_Init+0x184>)
 8001d12:	18d3      	adds	r3, r2, r3
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	469f      	mov	pc, r3
	case RC522_STATE_IDLE:
		CS_HIGH(d);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	0018      	movs	r0, r3
 8001d1c:	f7ff fedc 	bl	8001ad8 <CS_HIGH>
		if (d->rst_port) {
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d010      	beq.n	8001d4a <RC522_Init+0x4e>
			HAL_GPIO_WritePin(d->rst_port, d->rst_pin, GPIO_PIN_RESET);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6898      	ldr	r0, [r3, #8]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	8a9b      	ldrh	r3, [r3, #20]
 8001d30:	2200      	movs	r2, #0
 8001d32:	0019      	movs	r1, r3
 8001d34:	f000 fecb 	bl	8002ace <HAL_GPIO_WritePin>
			d->timestamp = HAL_GetTick();
 8001d38:	f000 fc4c 	bl	80025d4 <HAL_GetTick>
 8001d3c:	0002      	movs	r2, r0
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	60da      	str	r2, [r3, #12]
			d->state = RC522_STATE_INIT_HW_RESET;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2201      	movs	r2, #1
 8001d46:	741a      	strb	r2, [r3, #16]
 8001d48:	e002      	b.n	8001d50 <RC522_Init+0x54>
		} else {
			d->state = RC522_STATE_INIT_SOFT_RESET;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2203      	movs	r2, #3
 8001d4e:	741a      	strb	r2, [r3, #16]
		}
		return RC522_PENDING;
 8001d50:	2301      	movs	r3, #1
 8001d52:	e091      	b.n	8001e78 <RC522_Init+0x17c>

	case RC522_STATE_INIT_HW_RESET:
		// Hold RST Low for at least 10ms to discharge capacitors
		if ((HAL_GetTick() - d->timestamp) >= TIMEOUT_HW_RESET_LOW) {
 8001d54:	f000 fc3e 	bl	80025d4 <HAL_GetTick>
 8001d58:	0002      	movs	r2, r0
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	68db      	ldr	r3, [r3, #12]
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	2b09      	cmp	r3, #9
 8001d62:	d90f      	bls.n	8001d84 <RC522_Init+0x88>
			HAL_GPIO_WritePin(d->rst_port, d->rst_pin, GPIO_PIN_SET);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6898      	ldr	r0, [r3, #8]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	8a9b      	ldrh	r3, [r3, #20]
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	0019      	movs	r1, r3
 8001d70:	f000 fead 	bl	8002ace <HAL_GPIO_WritePin>
			d->timestamp = HAL_GetTick();
 8001d74:	f000 fc2e 	bl	80025d4 <HAL_GetTick>
 8001d78:	0002      	movs	r2, r0
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	60da      	str	r2, [r3, #12]
			d->state = RC522_STATE_INIT_WAIT_HW;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2202      	movs	r2, #2
 8001d82:	741a      	strb	r2, [r3, #16]
		}
		return RC522_PENDING;
 8001d84:	2301      	movs	r3, #1
 8001d86:	e077      	b.n	8001e78 <RC522_Init+0x17c>

	case RC522_STATE_INIT_WAIT_HW:
		// Wait for chip to boot up after RST goes High
		if ((HAL_GetTick() - d->timestamp) >= TIMEOUT_HW_RESET_HIGH) {
 8001d88:	f000 fc24 	bl	80025d4 <HAL_GetTick>
 8001d8c:	0002      	movs	r2, r0
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	1ad3      	subs	r3, r2, r3
 8001d94:	2b31      	cmp	r3, #49	@ 0x31
 8001d96:	d902      	bls.n	8001d9e <RC522_Init+0xa2>
			d->state = RC522_STATE_INIT_SOFT_RESET;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2203      	movs	r2, #3
 8001d9c:	741a      	strb	r2, [r3, #16]
		}
		return RC522_PENDING;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e06a      	b.n	8001e78 <RC522_Init+0x17c>

	case RC522_STATE_INIT_SOFT_RESET:
		RC522_WriteReg(d, CommandReg, PCD_SOFTRESET); // Internal digital reset
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	220f      	movs	r2, #15
 8001da6:	2101      	movs	r1, #1
 8001da8:	0018      	movs	r0, r3
 8001daa:	f7ff fea5 	bl	8001af8 <RC522_WriteReg>
		d->timestamp = HAL_GetTick();
 8001dae:	f000 fc11 	bl	80025d4 <HAL_GetTick>
 8001db2:	0002      	movs	r2, r0
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	60da      	str	r2, [r3, #12]
		d->state = RC522_STATE_INIT_WAIT_SOFT;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2204      	movs	r2, #4
 8001dbc:	741a      	strb	r2, [r3, #16]
		return RC522_PENDING;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e05a      	b.n	8001e78 <RC522_Init+0x17c>

	case RC522_STATE_INIT_WAIT_SOFT:
		// Check if the 'PowerDown' bit has cleared, indicating reset is done
		if (!(RC522_ReadReg(d, CommandReg) & (1 << 4))) {
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2101      	movs	r1, #1
 8001dc6:	0018      	movs	r0, r3
 8001dc8:	f7ff fec0 	bl	8001b4c <RC522_ReadReg>
 8001dcc:	0003      	movs	r3, r0
 8001dce:	001a      	movs	r2, r3
 8001dd0:	2310      	movs	r3, #16
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	d103      	bne.n	8001dde <RC522_Init+0xe2>
			d->state = RC522_STATE_INIT_CONFIG;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2205      	movs	r2, #5
 8001dda:	741a      	strb	r2, [r3, #16]
 8001ddc:	e00a      	b.n	8001df4 <RC522_Init+0xf8>
		} else if ((HAL_GetTick() - d->timestamp) >= TIMEOUT_SOFT_RESET) {
 8001dde:	f000 fbf9 	bl	80025d4 <HAL_GetTick>
 8001de2:	0002      	movs	r2, r0
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	2b31      	cmp	r3, #49	@ 0x31
 8001dec:	d902      	bls.n	8001df4 <RC522_Init+0xf8>
			d->state = RC522_STATE_INIT_CONFIG; // Timeout safety
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2205      	movs	r2, #5
 8001df2:	741a      	strb	r2, [r3, #16]
		}
		return RC522_PENDING;
 8001df4:	2301      	movs	r3, #1
 8001df6:	e03f      	b.n	8001e78 <RC522_Init+0x17c>

	case RC522_STATE_INIT_CONFIG:
		// Magic numbers to setup the 13.56MHz Timer and Modulation
		RC522_WriteReg(d, TxModeReg, 0x00);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	2112      	movs	r1, #18
 8001dfe:	0018      	movs	r0, r3
 8001e00:	f7ff fe7a 	bl	8001af8 <RC522_WriteReg>
		RC522_WriteReg(d, RxModeReg, 0x00);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2200      	movs	r2, #0
 8001e08:	2113      	movs	r1, #19
 8001e0a:	0018      	movs	r0, r3
 8001e0c:	f7ff fe74 	bl	8001af8 <RC522_WriteReg>
		RC522_WriteReg(d, ModWidthReg, 0x26); // Set Modulation Width
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2226      	movs	r2, #38	@ 0x26
 8001e14:	2124      	movs	r1, #36	@ 0x24
 8001e16:	0018      	movs	r0, r3
 8001e18:	f7ff fe6e 	bl	8001af8 <RC522_WriteReg>
		RC522_WriteReg(d, TModeReg, 0x80);    // Timer: Auto start
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2280      	movs	r2, #128	@ 0x80
 8001e20:	212a      	movs	r1, #42	@ 0x2a
 8001e22:	0018      	movs	r0, r3
 8001e24:	f7ff fe68 	bl	8001af8 <RC522_WriteReg>
		RC522_WriteReg(d, TPrescalerReg, 0xA9); // Timer Freq
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	22a9      	movs	r2, #169	@ 0xa9
 8001e2c:	212b      	movs	r1, #43	@ 0x2b
 8001e2e:	0018      	movs	r0, r3
 8001e30:	f7ff fe62 	bl	8001af8 <RC522_WriteReg>
		RC522_WriteReg(d, TReloadRegH, 0x03);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2203      	movs	r2, #3
 8001e38:	212c      	movs	r1, #44	@ 0x2c
 8001e3a:	0018      	movs	r0, r3
 8001e3c:	f7ff fe5c 	bl	8001af8 <RC522_WriteReg>
		RC522_WriteReg(d, TReloadRegL, 0xE8);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	22e8      	movs	r2, #232	@ 0xe8
 8001e44:	212d      	movs	r1, #45	@ 0x2d
 8001e46:	0018      	movs	r0, r3
 8001e48:	f7ff fe56 	bl	8001af8 <RC522_WriteReg>
		RC522_WriteReg(d, TxASKReg, 0x40);    // Force 100% ASK modulation
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2240      	movs	r2, #64	@ 0x40
 8001e50:	2115      	movs	r1, #21
 8001e52:	0018      	movs	r0, r3
 8001e54:	f7ff fe50 	bl	8001af8 <RC522_WriteReg>
		RC522_WriteReg(d, ModeReg, 0x3D);     // CRC Preset value 0x6363
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	223d      	movs	r2, #61	@ 0x3d
 8001e5c:	2111      	movs	r1, #17
 8001e5e:	0018      	movs	r0, r3
 8001e60:	f7ff fe4a 	bl	8001af8 <RC522_WriteReg>

		RC522_AntennaOn(d); // Turn on the Radio Field
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	0018      	movs	r0, r3
 8001e68:	f7ff fef2 	bl	8001c50 <RC522_AntennaOn>
		d->state = RC522_STATE_READY;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2206      	movs	r2, #6
 8001e70:	741a      	strb	r2, [r3, #16]
		return RC522_OK;
 8001e72:	2300      	movs	r3, #0
 8001e74:	e000      	b.n	8001e78 <RC522_Init+0x17c>

	default:
		return RC522_ERROR;
 8001e76:	2302      	movs	r3, #2
	}
}
 8001e78:	0018      	movs	r0, r3
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	b002      	add	sp, #8
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	080073fc 	.word	0x080073fc

08001e84 <RC522_IsNewCardPresent>:
/*
 * Purpose: Polls for a card in the RF field.
 * Logic: Sends "REQA" (Request A). If a card is nearby, it disrupts the field
 * and sends back an ACK.
 */
RC522_Status RC522_IsNewCardPresent(RC522_Handle *d) {
 8001e84:	b5b0      	push	{r4, r5, r7, lr}
 8001e86:	b084      	sub	sp, #16
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
	uint8_t n, fifoLen;

	switch (d->state) {
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	7c1b      	ldrb	r3, [r3, #16]
 8001e90:	2b09      	cmp	r3, #9
 8001e92:	d100      	bne.n	8001e96 <RC522_IsNewCardPresent+0x12>
 8001e94:	e078      	b.n	8001f88 <RC522_IsNewCardPresent+0x104>
 8001e96:	dd00      	ble.n	8001e9a <RC522_IsNewCardPresent+0x16>
 8001e98:	e08a      	b.n	8001fb0 <RC522_IsNewCardPresent+0x12c>
 8001e9a:	2b08      	cmp	r3, #8
 8001e9c:	d052      	beq.n	8001f44 <RC522_IsNewCardPresent+0xc0>
 8001e9e:	dd00      	ble.n	8001ea2 <RC522_IsNewCardPresent+0x1e>
 8001ea0:	e086      	b.n	8001fb0 <RC522_IsNewCardPresent+0x12c>
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d002      	beq.n	8001eac <RC522_IsNewCardPresent+0x28>
 8001ea6:	2b06      	cmp	r3, #6
 8001ea8:	d000      	beq.n	8001eac <RC522_IsNewCardPresent+0x28>
 8001eaa:	e081      	b.n	8001fb0 <RC522_IsNewCardPresent+0x12c>
	case RC522_STATE_IDLE:
	case RC522_STATE_READY:
		// Clear interrupts and FIFO
		RC522_WriteReg(d, TxModeReg, 0x00);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	2112      	movs	r1, #18
 8001eb2:	0018      	movs	r0, r3
 8001eb4:	f7ff fe20 	bl	8001af8 <RC522_WriteReg>
		RC522_WriteReg(d, RxModeReg, 0x00);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	2113      	movs	r1, #19
 8001ebe:	0018      	movs	r0, r3
 8001ec0:	f7ff fe1a 	bl	8001af8 <RC522_WriteReg>
		RC522_WriteReg(d, ModWidthReg, 0x26);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2226      	movs	r2, #38	@ 0x26
 8001ec8:	2124      	movs	r1, #36	@ 0x24
 8001eca:	0018      	movs	r0, r3
 8001ecc:	f7ff fe14 	bl	8001af8 <RC522_WriteReg>
		RC522_ClearBitMask(d, CollReg, 0x80); // Clear collision bits
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2280      	movs	r2, #128	@ 0x80
 8001ed4:	210e      	movs	r1, #14
 8001ed6:	0018      	movs	r0, r3
 8001ed8:	f7ff fe8e 	bl	8001bf8 <RC522_ClearBitMask>

		// Prepare command: REQA (0x26)
		RC522_WriteReg(d, CommandReg, PCD_IDLE); // Stop current command
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	2101      	movs	r1, #1
 8001ee2:	0018      	movs	r0, r3
 8001ee4:	f7ff fe08 	bl	8001af8 <RC522_WriteReg>
		RC522_WriteReg(d, ComIrqReg, 0x7F);      // Clear all interrupts
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	227f      	movs	r2, #127	@ 0x7f
 8001eec:	2104      	movs	r1, #4
 8001eee:	0018      	movs	r0, r3
 8001ef0:	f7ff fe02 	bl	8001af8 <RC522_WriteReg>
		RC522_WriteReg(d, FIFOLevelReg, 0x80);   // Flush internal FIFO buffer
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2280      	movs	r2, #128	@ 0x80
 8001ef8:	210a      	movs	r1, #10
 8001efa:	0018      	movs	r0, r3
 8001efc:	f7ff fdfc 	bl	8001af8 <RC522_WriteReg>
		RC522_WriteReg(d, FIFODataReg, PICC_REQA); // Load REQA command into FIFO
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2226      	movs	r2, #38	@ 0x26
 8001f04:	2109      	movs	r1, #9
 8001f06:	0018      	movs	r0, r3
 8001f08:	f7ff fdf6 	bl	8001af8 <RC522_WriteReg>
		RC522_WriteReg(d, BitFramingReg, 0x07);  // Prepare for transmission
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2207      	movs	r2, #7
 8001f10:	210d      	movs	r1, #13
 8001f12:	0018      	movs	r0, r3
 8001f14:	f7ff fdf0 	bl	8001af8 <RC522_WriteReg>

		// Execute: Transceive (Transmit + Receive)
		RC522_WriteReg(d, CommandReg, PCD_TRANSCEIVE);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	220c      	movs	r2, #12
 8001f1c:	2101      	movs	r1, #1
 8001f1e:	0018      	movs	r0, r3
 8001f20:	f7ff fdea 	bl	8001af8 <RC522_WriteReg>
		RC522_SetBitMask(d, BitFramingReg, 0x80); // Start sending
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2280      	movs	r2, #128	@ 0x80
 8001f28:	210d      	movs	r1, #13
 8001f2a:	0018      	movs	r0, r3
 8001f2c:	f7ff fe3d 	bl	8001baa <RC522_SetBitMask>

		d->timestamp = HAL_GetTick();
 8001f30:	f000 fb50 	bl	80025d4 <HAL_GetTick>
 8001f34:	0002      	movs	r2, r0
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	60da      	str	r2, [r3, #12]
		d->state = RC522_STATE_DETECT_WAIT;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2208      	movs	r2, #8
 8001f3e:	741a      	strb	r2, [r3, #16]
		return RC522_PENDING;
 8001f40:	2301      	movs	r3, #1
 8001f42:	e039      	b.n	8001fb8 <RC522_IsNewCardPresent+0x134>

	case RC522_STATE_DETECT_WAIT:
		n = RC522_ReadReg(d, ComIrqReg);
 8001f44:	250e      	movs	r5, #14
 8001f46:	197c      	adds	r4, r7, r5
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2104      	movs	r1, #4
 8001f4c:	0018      	movs	r0, r3
 8001f4e:	f7ff fdfd 	bl	8001b4c <RC522_ReadReg>
 8001f52:	0003      	movs	r3, r0
 8001f54:	7023      	strb	r3, [r4, #0]
		// Wait for "Done" (0x20) or "Timer" (0x10) interrupts
		if (n & 0x30) {
 8001f56:	197b      	adds	r3, r7, r5
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	2230      	movs	r2, #48	@ 0x30
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	d004      	beq.n	8001f6a <RC522_IsNewCardPresent+0xe6>
			d->state = RC522_STATE_DETECT_CHECK;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2209      	movs	r2, #9
 8001f64:	741a      	strb	r2, [r3, #16]
			d->state = RC522_STATE_READY;
			return RC522_TIMEOUT;
		} else {
			return RC522_PENDING;
		}
		return RC522_PENDING;
 8001f66:	2301      	movs	r3, #1
 8001f68:	e026      	b.n	8001fb8 <RC522_IsNewCardPresent+0x134>
		} else if ((HAL_GetTick() - d->timestamp) >= TIMEOUT_TRANSCEIVE) {
 8001f6a:	f000 fb33 	bl	80025d4 <HAL_GetTick>
 8001f6e:	0002      	movs	r2, r0
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	2b23      	cmp	r3, #35	@ 0x23
 8001f78:	d904      	bls.n	8001f84 <RC522_IsNewCardPresent+0x100>
			d->state = RC522_STATE_READY;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2206      	movs	r2, #6
 8001f7e:	741a      	strb	r2, [r3, #16]
			return RC522_TIMEOUT;
 8001f80:	2303      	movs	r3, #3
 8001f82:	e019      	b.n	8001fb8 <RC522_IsNewCardPresent+0x134>
			return RC522_PENDING;
 8001f84:	2301      	movs	r3, #1
 8001f86:	e017      	b.n	8001fb8 <RC522_IsNewCardPresent+0x134>

	case RC522_STATE_DETECT_CHECK:
		// Check if we received valid data back from a card
		fifoLen = RC522_ReadReg(d, FIFOLevelReg);
 8001f88:	250f      	movs	r5, #15
 8001f8a:	197c      	adds	r4, r7, r5
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	210a      	movs	r1, #10
 8001f90:	0018      	movs	r0, r3
 8001f92:	f7ff fddb 	bl	8001b4c <RC522_ReadReg>
 8001f96:	0003      	movs	r3, r0
 8001f98:	7023      	strb	r3, [r4, #0]
		d->state = RC522_STATE_READY;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2206      	movs	r2, #6
 8001f9e:	741a      	strb	r2, [r3, #16]
		if (fifoLen == 2) {
 8001fa0:	197b      	adds	r3, r7, r5
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	2b02      	cmp	r3, #2
 8001fa6:	d101      	bne.n	8001fac <RC522_IsNewCardPresent+0x128>
			return RC522_OK;  // ATQA received (2 bytes) = Card Found!
 8001fa8:	2300      	movs	r3, #0
 8001faa:	e005      	b.n	8001fb8 <RC522_IsNewCardPresent+0x134>
		}
		return RC522_NO_CARD;
 8001fac:	2304      	movs	r3, #4
 8001fae:	e003      	b.n	8001fb8 <RC522_IsNewCardPresent+0x134>

	default:
		d->state = RC522_STATE_READY;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2206      	movs	r2, #6
 8001fb4:	741a      	strb	r2, [r3, #16]
		return RC522_ERROR;
 8001fb6:	2302      	movs	r3, #2
	}
}
 8001fb8:	0018      	movs	r0, r3
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	b004      	add	sp, #16
 8001fbe:	bdb0      	pop	{r4, r5, r7, pc}

08001fc0 <RC522_ReadCardUID>:
 * Purpose: Asks the detected card for its unique ID (UID).
 * Logic: Uses the "Anti-Collision" protocol.
 * The RC522 asks "Who are you?" (PICC_SEL_CL1).
 * The Card responds with 4 bytes of ID + 1 byte Checksum (BCC).
 */
RC522_Status RC522_ReadCardUID(RC522_Handle *d) {
 8001fc0:	b5b0      	push	{r4, r5, r7, lr}
 8001fc2:	b084      	sub	sp, #16
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
	uint8_t fifoLen, bcc;

	switch (d->state) {
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	7c1b      	ldrb	r3, [r3, #16]
 8001fcc:	2b0c      	cmp	r3, #12
 8001fce:	d05d      	beq.n	800208c <RC522_ReadCardUID+0xcc>
 8001fd0:	dd00      	ble.n	8001fd4 <RC522_ReadCardUID+0x14>
 8001fd2:	e0c7      	b.n	8002164 <RC522_ReadCardUID+0x1a4>
 8001fd4:	2b06      	cmp	r3, #6
 8001fd6:	d002      	beq.n	8001fde <RC522_ReadCardUID+0x1e>
 8001fd8:	2b0b      	cmp	r3, #11
 8001fda:	d03a      	beq.n	8002052 <RC522_ReadCardUID+0x92>
 8001fdc:	e0c2      	b.n	8002164 <RC522_ReadCardUID+0x1a4>
	case RC522_STATE_READY:
		// Prepare Anti-Collision Command
		RC522_WriteReg(d, CommandReg, PCD_IDLE);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	2101      	movs	r1, #1
 8001fe4:	0018      	movs	r0, r3
 8001fe6:	f7ff fd87 	bl	8001af8 <RC522_WriteReg>
		RC522_WriteReg(d, ComIrqReg, 0x7F);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	227f      	movs	r2, #127	@ 0x7f
 8001fee:	2104      	movs	r1, #4
 8001ff0:	0018      	movs	r0, r3
 8001ff2:	f7ff fd81 	bl	8001af8 <RC522_WriteReg>
		RC522_WriteReg(d, FIFOLevelReg, 0x80);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2280      	movs	r2, #128	@ 0x80
 8001ffa:	210a      	movs	r1, #10
 8001ffc:	0018      	movs	r0, r3
 8001ffe:	f7ff fd7b 	bl	8001af8 <RC522_WriteReg>
		RC522_WriteReg(d, FIFODataReg, PICC_SEL_CL1); // "Select Level 1"
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2293      	movs	r2, #147	@ 0x93
 8002006:	2109      	movs	r1, #9
 8002008:	0018      	movs	r0, r3
 800200a:	f7ff fd75 	bl	8001af8 <RC522_WriteReg>
		RC522_WriteReg(d, FIFODataReg, 0x20); // "20" means "Tell me your whole ID"
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2220      	movs	r2, #32
 8002012:	2109      	movs	r1, #9
 8002014:	0018      	movs	r0, r3
 8002016:	f7ff fd6f 	bl	8001af8 <RC522_WriteReg>
		RC522_WriteReg(d, BitFramingReg, 0x00);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2200      	movs	r2, #0
 800201e:	210d      	movs	r1, #13
 8002020:	0018      	movs	r0, r3
 8002022:	f7ff fd69 	bl	8001af8 <RC522_WriteReg>
		RC522_WriteReg(d, CommandReg, PCD_TRANSCEIVE);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	220c      	movs	r2, #12
 800202a:	2101      	movs	r1, #1
 800202c:	0018      	movs	r0, r3
 800202e:	f7ff fd63 	bl	8001af8 <RC522_WriteReg>
		RC522_SetBitMask(d, BitFramingReg, 0x80);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2280      	movs	r2, #128	@ 0x80
 8002036:	210d      	movs	r1, #13
 8002038:	0018      	movs	r0, r3
 800203a:	f7ff fdb6 	bl	8001baa <RC522_SetBitMask>

		d->timestamp = HAL_GetTick();
 800203e:	f000 fac9 	bl	80025d4 <HAL_GetTick>
 8002042:	0002      	movs	r2, r0
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	60da      	str	r2, [r3, #12]
		d->state = RC522_STATE_READ_WAIT;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	220b      	movs	r2, #11
 800204c:	741a      	strb	r2, [r3, #16]
		return RC522_PENDING;
 800204e:	2301      	movs	r3, #1
 8002050:	e08c      	b.n	800216c <RC522_ReadCardUID+0x1ac>

	case RC522_STATE_READ_WAIT:
		if (RC522_ReadReg(d, ComIrqReg) & 0x30) {
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2104      	movs	r1, #4
 8002056:	0018      	movs	r0, r3
 8002058:	f7ff fd78 	bl	8001b4c <RC522_ReadReg>
 800205c:	0003      	movs	r3, r0
 800205e:	001a      	movs	r2, r3
 8002060:	2330      	movs	r3, #48	@ 0x30
 8002062:	4013      	ands	r3, r2
 8002064:	d003      	beq.n	800206e <RC522_ReadCardUID+0xae>
			d->state = RC522_STATE_READ_CHECK;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	220c      	movs	r2, #12
 800206a:	741a      	strb	r2, [r3, #16]
 800206c:	e00c      	b.n	8002088 <RC522_ReadCardUID+0xc8>
		} else if ((HAL_GetTick() - d->timestamp) >= TIMEOUT_TRANSCEIVE) {
 800206e:	f000 fab1 	bl	80025d4 <HAL_GetTick>
 8002072:	0002      	movs	r2, r0
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	1ad3      	subs	r3, r2, r3
 800207a:	2b23      	cmp	r3, #35	@ 0x23
 800207c:	d904      	bls.n	8002088 <RC522_ReadCardUID+0xc8>
			d->state = RC522_STATE_READY;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2206      	movs	r2, #6
 8002082:	741a      	strb	r2, [r3, #16]
			return RC522_TIMEOUT;
 8002084:	2303      	movs	r3, #3
 8002086:	e071      	b.n	800216c <RC522_ReadCardUID+0x1ac>
		}
		return RC522_PENDING;
 8002088:	2301      	movs	r3, #1
 800208a:	e06f      	b.n	800216c <RC522_ReadCardUID+0x1ac>

	case RC522_STATE_READ_CHECK:
		fifoLen = RC522_ReadReg(d, FIFOLevelReg);
 800208c:	250d      	movs	r5, #13
 800208e:	197c      	adds	r4, r7, r5
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	210a      	movs	r1, #10
 8002094:	0018      	movs	r0, r3
 8002096:	f7ff fd59 	bl	8001b4c <RC522_ReadReg>
 800209a:	0003      	movs	r3, r0
 800209c:	7023      	strb	r3, [r4, #0]
		// We expect 5 bytes: 4 bytes of UID + 1 byte BCC (Checksum)
		if (fifoLen < 5) {
 800209e:	197b      	adds	r3, r7, r5
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	2b04      	cmp	r3, #4
 80020a4:	d804      	bhi.n	80020b0 <RC522_ReadCardUID+0xf0>
			d->state = RC522_STATE_READY;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2206      	movs	r2, #6
 80020aa:	741a      	strb	r2, [r3, #16]
			return RC522_ERROR;
 80020ac:	2302      	movs	r3, #2
 80020ae:	e05d      	b.n	800216c <RC522_ReadCardUID+0x1ac>
		}

		// Read Data from Internal FIFO
		for (uint8_t i = 0; i < 5; i++) {
 80020b0:	230f      	movs	r3, #15
 80020b2:	18fb      	adds	r3, r7, r3
 80020b4:	2200      	movs	r2, #0
 80020b6:	701a      	strb	r2, [r3, #0]
 80020b8:	e011      	b.n	80020de <RC522_ReadCardUID+0x11e>
			d->buffer[i] = RC522_ReadReg(d, FIFODataReg);
 80020ba:	250f      	movs	r5, #15
 80020bc:	197b      	adds	r3, r7, r5
 80020be:	781c      	ldrb	r4, [r3, #0]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2109      	movs	r1, #9
 80020c4:	0018      	movs	r0, r3
 80020c6:	f7ff fd41 	bl	8001b4c <RC522_ReadReg>
 80020ca:	0003      	movs	r3, r0
 80020cc:	001a      	movs	r2, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	191b      	adds	r3, r3, r4
 80020d2:	76da      	strb	r2, [r3, #27]
		for (uint8_t i = 0; i < 5; i++) {
 80020d4:	197b      	adds	r3, r7, r5
 80020d6:	781a      	ldrb	r2, [r3, #0]
 80020d8:	197b      	adds	r3, r7, r5
 80020da:	3201      	adds	r2, #1
 80020dc:	701a      	strb	r2, [r3, #0]
 80020de:	230f      	movs	r3, #15
 80020e0:	18fb      	adds	r3, r7, r3
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	2b04      	cmp	r3, #4
 80020e6:	d9e8      	bls.n	80020ba <RC522_ReadCardUID+0xfa>
		}

		// Verify Checksum (BCC)
		// Logic: UID0 ^ UID1 ^ UID2 ^ UID3 must equal BCC
		bcc = d->buffer[0] ^ d->buffer[1] ^ d->buffer[2] ^ d->buffer[3];
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	7eda      	ldrb	r2, [r3, #27]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	7f1b      	ldrb	r3, [r3, #28]
 80020f0:	4053      	eors	r3, r2
 80020f2:	b2da      	uxtb	r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	7f5b      	ldrb	r3, [r3, #29]
 80020f8:	4053      	eors	r3, r2
 80020fa:	b2d9      	uxtb	r1, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	7f9a      	ldrb	r2, [r3, #30]
 8002100:	200c      	movs	r0, #12
 8002102:	183b      	adds	r3, r7, r0
 8002104:	404a      	eors	r2, r1
 8002106:	701a      	strb	r2, [r3, #0]
		if (bcc != d->buffer[4]) {
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	7fdb      	ldrb	r3, [r3, #31]
 800210c:	183a      	adds	r2, r7, r0
 800210e:	7812      	ldrb	r2, [r2, #0]
 8002110:	429a      	cmp	r2, r3
 8002112:	d004      	beq.n	800211e <RC522_ReadCardUID+0x15e>
			d->state = RC522_STATE_READY;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2206      	movs	r2, #6
 8002118:	741a      	strb	r2, [r3, #16]
			return RC522_CRC_ERROR; // Transmission corrupted
 800211a:	2305      	movs	r3, #5
 800211c:	e026      	b.n	800216c <RC522_ReadCardUID+0x1ac>
		}

		// Save the Clean UID
		for (uint8_t i = 0; i < 4; i++) {
 800211e:	230e      	movs	r3, #14
 8002120:	18fb      	adds	r3, r7, r3
 8002122:	2200      	movs	r2, #0
 8002124:	701a      	strb	r2, [r3, #0]
 8002126:	e010      	b.n	800214a <RC522_ReadCardUID+0x18a>
			d->uid.uidByte[i] = d->buffer[i];
 8002128:	200e      	movs	r0, #14
 800212a:	183b      	adds	r3, r7, r0
 800212c:	781a      	ldrb	r2, [r3, #0]
 800212e:	183b      	adds	r3, r7, r0
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	6879      	ldr	r1, [r7, #4]
 8002134:	188a      	adds	r2, r1, r2
 8002136:	7ed1      	ldrb	r1, [r2, #27]
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	18d3      	adds	r3, r2, r3
 800213c:	1c0a      	adds	r2, r1, #0
 800213e:	75da      	strb	r2, [r3, #23]
		for (uint8_t i = 0; i < 4; i++) {
 8002140:	183b      	adds	r3, r7, r0
 8002142:	781a      	ldrb	r2, [r3, #0]
 8002144:	183b      	adds	r3, r7, r0
 8002146:	3201      	adds	r2, #1
 8002148:	701a      	strb	r2, [r3, #0]
 800214a:	230e      	movs	r3, #14
 800214c:	18fb      	adds	r3, r7, r3
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	2b03      	cmp	r3, #3
 8002152:	d9e9      	bls.n	8002128 <RC522_ReadCardUID+0x168>
		}
		d->uid.size = 4;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2204      	movs	r2, #4
 8002158:	759a      	strb	r2, [r3, #22]
		d->state = RC522_STATE_READY;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2206      	movs	r2, #6
 800215e:	741a      	strb	r2, [r3, #16]
		return RC522_OK;
 8002160:	2300      	movs	r3, #0
 8002162:	e003      	b.n	800216c <RC522_ReadCardUID+0x1ac>

	default:
		d->state = RC522_STATE_READY;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2206      	movs	r2, #6
 8002168:	741a      	strb	r2, [r3, #16]
		return RC522_ERROR;
 800216a:	2302      	movs	r3, #2
	}
}
 800216c:	0018      	movs	r0, r3
 800216e:	46bd      	mov	sp, r7
 8002170:	b004      	add	sp, #16
 8002172:	bdb0      	pop	{r4, r5, r7, pc}

08002174 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002178:	4b07      	ldr	r3, [pc, #28]	@ (8002198 <HAL_MspInit+0x24>)
 800217a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800217c:	4b06      	ldr	r3, [pc, #24]	@ (8002198 <HAL_MspInit+0x24>)
 800217e:	2101      	movs	r1, #1
 8002180:	430a      	orrs	r2, r1
 8002182:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002184:	4b04      	ldr	r3, [pc, #16]	@ (8002198 <HAL_MspInit+0x24>)
 8002186:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002188:	4b03      	ldr	r3, [pc, #12]	@ (8002198 <HAL_MspInit+0x24>)
 800218a:	2180      	movs	r1, #128	@ 0x80
 800218c:	0549      	lsls	r1, r1, #21
 800218e:	430a      	orrs	r2, r1
 8002190:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002192:	46c0      	nop			@ (mov r8, r8)
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	40021000 	.word	0x40021000

0800219c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800219c:	b590      	push	{r4, r7, lr}
 800219e:	b089      	sub	sp, #36	@ 0x24
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a4:	240c      	movs	r4, #12
 80021a6:	193b      	adds	r3, r7, r4
 80021a8:	0018      	movs	r0, r3
 80021aa:	2314      	movs	r3, #20
 80021ac:	001a      	movs	r2, r3
 80021ae:	2100      	movs	r1, #0
 80021b0:	f004 fb9e 	bl	80068f0 <memset>
  if(hi2c->Instance==I2C1)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a18      	ldr	r2, [pc, #96]	@ (800221c <HAL_I2C_MspInit+0x80>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d129      	bne.n	8002212 <HAL_I2C_MspInit+0x76>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021be:	4b18      	ldr	r3, [pc, #96]	@ (8002220 <HAL_I2C_MspInit+0x84>)
 80021c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021c2:	4b17      	ldr	r3, [pc, #92]	@ (8002220 <HAL_I2C_MspInit+0x84>)
 80021c4:	2102      	movs	r1, #2
 80021c6:	430a      	orrs	r2, r1
 80021c8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80021ca:	4b15      	ldr	r3, [pc, #84]	@ (8002220 <HAL_I2C_MspInit+0x84>)
 80021cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ce:	2202      	movs	r2, #2
 80021d0:	4013      	ands	r3, r2
 80021d2:	60bb      	str	r3, [r7, #8]
 80021d4:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80021d6:	193b      	adds	r3, r7, r4
 80021d8:	22c0      	movs	r2, #192	@ 0xc0
 80021da:	0092      	lsls	r2, r2, #2
 80021dc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021de:	0021      	movs	r1, r4
 80021e0:	187b      	adds	r3, r7, r1
 80021e2:	2212      	movs	r2, #18
 80021e4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e6:	187b      	adds	r3, r7, r1
 80021e8:	2200      	movs	r2, #0
 80021ea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ec:	187b      	adds	r3, r7, r1
 80021ee:	2203      	movs	r2, #3
 80021f0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80021f2:	187b      	adds	r3, r7, r1
 80021f4:	2204      	movs	r2, #4
 80021f6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021f8:	187b      	adds	r3, r7, r1
 80021fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002224 <HAL_I2C_MspInit+0x88>)
 80021fc:	0019      	movs	r1, r3
 80021fe:	0010      	movs	r0, r2
 8002200:	f000 faca 	bl	8002798 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002204:	4b06      	ldr	r3, [pc, #24]	@ (8002220 <HAL_I2C_MspInit+0x84>)
 8002206:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002208:	4b05      	ldr	r3, [pc, #20]	@ (8002220 <HAL_I2C_MspInit+0x84>)
 800220a:	2180      	movs	r1, #128	@ 0x80
 800220c:	0389      	lsls	r1, r1, #14
 800220e:	430a      	orrs	r2, r1
 8002210:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002212:	46c0      	nop			@ (mov r8, r8)
 8002214:	46bd      	mov	sp, r7
 8002216:	b009      	add	sp, #36	@ 0x24
 8002218:	bd90      	pop	{r4, r7, pc}
 800221a:	46c0      	nop			@ (mov r8, r8)
 800221c:	40005400 	.word	0x40005400
 8002220:	40021000 	.word	0x40021000
 8002224:	50000400 	.word	0x50000400

08002228 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a06      	ldr	r2, [pc, #24]	@ (8002250 <HAL_RTC_MspInit+0x28>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d106      	bne.n	8002248 <HAL_RTC_MspInit+0x20>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800223a:	4b06      	ldr	r3, [pc, #24]	@ (8002254 <HAL_RTC_MspInit+0x2c>)
 800223c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800223e:	4b05      	ldr	r3, [pc, #20]	@ (8002254 <HAL_RTC_MspInit+0x2c>)
 8002240:	2180      	movs	r1, #128	@ 0x80
 8002242:	02c9      	lsls	r1, r1, #11
 8002244:	430a      	orrs	r2, r1
 8002246:	651a      	str	r2, [r3, #80]	@ 0x50

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8002248:	46c0      	nop			@ (mov r8, r8)
 800224a:	46bd      	mov	sp, r7
 800224c:	b002      	add	sp, #8
 800224e:	bd80      	pop	{r7, pc}
 8002250:	40002800 	.word	0x40002800
 8002254:	40021000 	.word	0x40021000

08002258 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002258:	b590      	push	{r4, r7, lr}
 800225a:	b08b      	sub	sp, #44	@ 0x2c
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002260:	2414      	movs	r4, #20
 8002262:	193b      	adds	r3, r7, r4
 8002264:	0018      	movs	r0, r3
 8002266:	2314      	movs	r3, #20
 8002268:	001a      	movs	r2, r3
 800226a:	2100      	movs	r1, #0
 800226c:	f004 fb40 	bl	80068f0 <memset>
  if(hspi->Instance==SPI1)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a28      	ldr	r2, [pc, #160]	@ (8002318 <HAL_SPI_MspInit+0xc0>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d14a      	bne.n	8002310 <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800227a:	4b28      	ldr	r3, [pc, #160]	@ (800231c <HAL_SPI_MspInit+0xc4>)
 800227c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800227e:	4b27      	ldr	r3, [pc, #156]	@ (800231c <HAL_SPI_MspInit+0xc4>)
 8002280:	2180      	movs	r1, #128	@ 0x80
 8002282:	0149      	lsls	r1, r1, #5
 8002284:	430a      	orrs	r2, r1
 8002286:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002288:	4b24      	ldr	r3, [pc, #144]	@ (800231c <HAL_SPI_MspInit+0xc4>)
 800228a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800228c:	4b23      	ldr	r3, [pc, #140]	@ (800231c <HAL_SPI_MspInit+0xc4>)
 800228e:	2101      	movs	r1, #1
 8002290:	430a      	orrs	r2, r1
 8002292:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002294:	4b21      	ldr	r3, [pc, #132]	@ (800231c <HAL_SPI_MspInit+0xc4>)
 8002296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002298:	2201      	movs	r2, #1
 800229a:	4013      	ands	r3, r2
 800229c:	613b      	str	r3, [r7, #16]
 800229e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022a0:	4b1e      	ldr	r3, [pc, #120]	@ (800231c <HAL_SPI_MspInit+0xc4>)
 80022a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022a4:	4b1d      	ldr	r3, [pc, #116]	@ (800231c <HAL_SPI_MspInit+0xc4>)
 80022a6:	2102      	movs	r1, #2
 80022a8:	430a      	orrs	r2, r1
 80022aa:	62da      	str	r2, [r3, #44]	@ 0x2c
 80022ac:	4b1b      	ldr	r3, [pc, #108]	@ (800231c <HAL_SPI_MspInit+0xc4>)
 80022ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022b0:	2202      	movs	r2, #2
 80022b2:	4013      	ands	r3, r2
 80022b4:	60fb      	str	r3, [r7, #12]
 80022b6:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80022b8:	193b      	adds	r3, r7, r4
 80022ba:	22c0      	movs	r2, #192	@ 0xc0
 80022bc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022be:	193b      	adds	r3, r7, r4
 80022c0:	2202      	movs	r2, #2
 80022c2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c4:	193b      	adds	r3, r7, r4
 80022c6:	2200      	movs	r2, #0
 80022c8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ca:	193b      	adds	r3, r7, r4
 80022cc:	2203      	movs	r2, #3
 80022ce:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80022d0:	193b      	adds	r3, r7, r4
 80022d2:	2200      	movs	r2, #0
 80022d4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022d6:	193a      	adds	r2, r7, r4
 80022d8:	23a0      	movs	r3, #160	@ 0xa0
 80022da:	05db      	lsls	r3, r3, #23
 80022dc:	0011      	movs	r1, r2
 80022de:	0018      	movs	r0, r3
 80022e0:	f000 fa5a 	bl	8002798 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80022e4:	0021      	movs	r1, r4
 80022e6:	187b      	adds	r3, r7, r1
 80022e8:	2208      	movs	r2, #8
 80022ea:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ec:	187b      	adds	r3, r7, r1
 80022ee:	2202      	movs	r2, #2
 80022f0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f2:	187b      	adds	r3, r7, r1
 80022f4:	2200      	movs	r2, #0
 80022f6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022f8:	187b      	adds	r3, r7, r1
 80022fa:	2203      	movs	r2, #3
 80022fc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80022fe:	187b      	adds	r3, r7, r1
 8002300:	2200      	movs	r2, #0
 8002302:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002304:	187b      	adds	r3, r7, r1
 8002306:	4a06      	ldr	r2, [pc, #24]	@ (8002320 <HAL_SPI_MspInit+0xc8>)
 8002308:	0019      	movs	r1, r3
 800230a:	0010      	movs	r0, r2
 800230c:	f000 fa44 	bl	8002798 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002310:	46c0      	nop			@ (mov r8, r8)
 8002312:	46bd      	mov	sp, r7
 8002314:	b00b      	add	sp, #44	@ 0x2c
 8002316:	bd90      	pop	{r4, r7, pc}
 8002318:	40013000 	.word	0x40013000
 800231c:	40021000 	.word	0x40021000
 8002320:	50000400 	.word	0x50000400

08002324 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	2380      	movs	r3, #128	@ 0x80
 8002332:	05db      	lsls	r3, r3, #23
 8002334:	429a      	cmp	r2, r3
 8002336:	d105      	bne.n	8002344 <HAL_TIM_Base_MspInit+0x20>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002338:	4b04      	ldr	r3, [pc, #16]	@ (800234c <HAL_TIM_Base_MspInit+0x28>)
 800233a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800233c:	4b03      	ldr	r3, [pc, #12]	@ (800234c <HAL_TIM_Base_MspInit+0x28>)
 800233e:	2101      	movs	r1, #1
 8002340:	430a      	orrs	r2, r1
 8002342:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002344:	46c0      	nop			@ (mov r8, r8)
 8002346:	46bd      	mov	sp, r7
 8002348:	b002      	add	sp, #8
 800234a:	bd80      	pop	{r7, pc}
 800234c:	40021000 	.word	0x40021000

08002350 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002350:	b590      	push	{r4, r7, lr}
 8002352:	b089      	sub	sp, #36	@ 0x24
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002358:	240c      	movs	r4, #12
 800235a:	193b      	adds	r3, r7, r4
 800235c:	0018      	movs	r0, r3
 800235e:	2314      	movs	r3, #20
 8002360:	001a      	movs	r2, r3
 8002362:	2100      	movs	r1, #0
 8002364:	f004 fac4 	bl	80068f0 <memset>
  if(huart->Instance==USART2)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a18      	ldr	r2, [pc, #96]	@ (80023d0 <HAL_UART_MspInit+0x80>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d129      	bne.n	80023c6 <HAL_UART_MspInit+0x76>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002372:	4b18      	ldr	r3, [pc, #96]	@ (80023d4 <HAL_UART_MspInit+0x84>)
 8002374:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002376:	4b17      	ldr	r3, [pc, #92]	@ (80023d4 <HAL_UART_MspInit+0x84>)
 8002378:	2180      	movs	r1, #128	@ 0x80
 800237a:	0289      	lsls	r1, r1, #10
 800237c:	430a      	orrs	r2, r1
 800237e:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002380:	4b14      	ldr	r3, [pc, #80]	@ (80023d4 <HAL_UART_MspInit+0x84>)
 8002382:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002384:	4b13      	ldr	r3, [pc, #76]	@ (80023d4 <HAL_UART_MspInit+0x84>)
 8002386:	2101      	movs	r1, #1
 8002388:	430a      	orrs	r2, r1
 800238a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800238c:	4b11      	ldr	r3, [pc, #68]	@ (80023d4 <HAL_UART_MspInit+0x84>)
 800238e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002390:	2201      	movs	r2, #1
 8002392:	4013      	ands	r3, r2
 8002394:	60bb      	str	r3, [r7, #8]
 8002396:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002398:	0021      	movs	r1, r4
 800239a:	187b      	adds	r3, r7, r1
 800239c:	220c      	movs	r2, #12
 800239e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a0:	187b      	adds	r3, r7, r1
 80023a2:	2202      	movs	r2, #2
 80023a4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a6:	187b      	adds	r3, r7, r1
 80023a8:	2200      	movs	r2, #0
 80023aa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ac:	187b      	adds	r3, r7, r1
 80023ae:	2203      	movs	r2, #3
 80023b0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80023b2:	187b      	adds	r3, r7, r1
 80023b4:	2204      	movs	r2, #4
 80023b6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023b8:	187a      	adds	r2, r7, r1
 80023ba:	23a0      	movs	r3, #160	@ 0xa0
 80023bc:	05db      	lsls	r3, r3, #23
 80023be:	0011      	movs	r1, r2
 80023c0:	0018      	movs	r0, r3
 80023c2:	f000 f9e9 	bl	8002798 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80023c6:	46c0      	nop			@ (mov r8, r8)
 80023c8:	46bd      	mov	sp, r7
 80023ca:	b009      	add	sp, #36	@ 0x24
 80023cc:	bd90      	pop	{r4, r7, pc}
 80023ce:	46c0      	nop			@ (mov r8, r8)
 80023d0:	40004400 	.word	0x40004400
 80023d4:	40021000 	.word	0x40021000

080023d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023dc:	46c0      	nop			@ (mov r8, r8)
 80023de:	e7fd      	b.n	80023dc <NMI_Handler+0x4>

080023e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023e4:	46c0      	nop			@ (mov r8, r8)
 80023e6:	e7fd      	b.n	80023e4 <HardFault_Handler+0x4>

080023e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80023ec:	46c0      	nop			@ (mov r8, r8)
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}

080023f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023f2:	b580      	push	{r7, lr}
 80023f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023f6:	46c0      	nop			@ (mov r8, r8)
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}

080023fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002400:	f000 f8d6 	bl	80025b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002404:	46c0      	nop			@ (mov r8, r8)
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
	...

0800240c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b086      	sub	sp, #24
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002414:	4a14      	ldr	r2, [pc, #80]	@ (8002468 <_sbrk+0x5c>)
 8002416:	4b15      	ldr	r3, [pc, #84]	@ (800246c <_sbrk+0x60>)
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002420:	4b13      	ldr	r3, [pc, #76]	@ (8002470 <_sbrk+0x64>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d102      	bne.n	800242e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002428:	4b11      	ldr	r3, [pc, #68]	@ (8002470 <_sbrk+0x64>)
 800242a:	4a12      	ldr	r2, [pc, #72]	@ (8002474 <_sbrk+0x68>)
 800242c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800242e:	4b10      	ldr	r3, [pc, #64]	@ (8002470 <_sbrk+0x64>)
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	18d3      	adds	r3, r2, r3
 8002436:	693a      	ldr	r2, [r7, #16]
 8002438:	429a      	cmp	r2, r3
 800243a:	d207      	bcs.n	800244c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800243c:	f004 fa60 	bl	8006900 <__errno>
 8002440:	0003      	movs	r3, r0
 8002442:	220c      	movs	r2, #12
 8002444:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002446:	2301      	movs	r3, #1
 8002448:	425b      	negs	r3, r3
 800244a:	e009      	b.n	8002460 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800244c:	4b08      	ldr	r3, [pc, #32]	@ (8002470 <_sbrk+0x64>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002452:	4b07      	ldr	r3, [pc, #28]	@ (8002470 <_sbrk+0x64>)
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	18d2      	adds	r2, r2, r3
 800245a:	4b05      	ldr	r3, [pc, #20]	@ (8002470 <_sbrk+0x64>)
 800245c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800245e:	68fb      	ldr	r3, [r7, #12]
}
 8002460:	0018      	movs	r0, r3
 8002462:	46bd      	mov	sp, r7
 8002464:	b006      	add	sp, #24
 8002466:	bd80      	pop	{r7, pc}
 8002468:	20005000 	.word	0x20005000
 800246c:	00000400 	.word	0x00000400
 8002470:	20000284 	.word	0x20000284
 8002474:	200003d8 	.word	0x200003d8

08002478 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800247c:	46c0      	nop			@ (mov r8, r8)
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
	...

08002484 <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

   ldr   r0, =_estack
 8002484:	4813      	ldr	r0, [pc, #76]	@ (80024d4 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8002486:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002488:	f7ff fff6 	bl	8002478 <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 800248c:	4812      	ldr	r0, [pc, #72]	@ (80024d8 <LoopForever+0x6>)
    LDR R1, [R0]
 800248e:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8002490:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8002492:	4a12      	ldr	r2, [pc, #72]	@ (80024dc <LoopForever+0xa>)
    CMP R1, R2
 8002494:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8002496:	d105      	bne.n	80024a4 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8002498:	4811      	ldr	r0, [pc, #68]	@ (80024e0 <LoopForever+0xe>)
    LDR R1,=0x00000001
 800249a:	4912      	ldr	r1, [pc, #72]	@ (80024e4 <LoopForever+0x12>)
    STR R1, [R0]
 800249c:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 800249e:	4812      	ldr	r0, [pc, #72]	@ (80024e8 <LoopForever+0x16>)
    LDR R1,=0x00000000
 80024a0:	4912      	ldr	r1, [pc, #72]	@ (80024ec <LoopForever+0x1a>)
    STR R1, [R0]
 80024a2:	6001      	str	r1, [r0, #0]

080024a4 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024a4:	4812      	ldr	r0, [pc, #72]	@ (80024f0 <LoopForever+0x1e>)
  ldr r1, =_edata
 80024a6:	4913      	ldr	r1, [pc, #76]	@ (80024f4 <LoopForever+0x22>)
  ldr r2, =_sidata
 80024a8:	4a13      	ldr	r2, [pc, #76]	@ (80024f8 <LoopForever+0x26>)
  movs r3, #0
 80024aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024ac:	e002      	b.n	80024b4 <LoopCopyDataInit>

080024ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024b2:	3304      	adds	r3, #4

080024b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024b8:	d3f9      	bcc.n	80024ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024ba:	4a10      	ldr	r2, [pc, #64]	@ (80024fc <LoopForever+0x2a>)
  ldr r4, =_ebss
 80024bc:	4c10      	ldr	r4, [pc, #64]	@ (8002500 <LoopForever+0x2e>)
  movs r3, #0
 80024be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024c0:	e001      	b.n	80024c6 <LoopFillZerobss>

080024c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024c4:	3204      	adds	r2, #4

080024c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024c8:	d3fb      	bcc.n	80024c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024ca:	f004 fa1f 	bl	800690c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024ce:	f7fe fb31 	bl	8000b34 <main>

080024d2 <LoopForever>:

LoopForever:
    b LoopForever
 80024d2:	e7fe      	b.n	80024d2 <LoopForever>
   ldr   r0, =_estack
 80024d4:	20005000 	.word	0x20005000
    LDR R0,=0x00000004
 80024d8:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80024dc:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 80024e0:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 80024e4:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80024e8:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80024ec:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80024f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024f4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80024f8:	080074c4 	.word	0x080074c4
  ldr r2, =_sbss
 80024fc:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002500:	200003d4 	.word	0x200003d4

08002504 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002504:	e7fe      	b.n	8002504 <ADC1_IRQHandler>
	...

08002508 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800250e:	1dfb      	adds	r3, r7, #7
 8002510:	2200      	movs	r2, #0
 8002512:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002514:	4b0b      	ldr	r3, [pc, #44]	@ (8002544 <HAL_Init+0x3c>)
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	4b0a      	ldr	r3, [pc, #40]	@ (8002544 <HAL_Init+0x3c>)
 800251a:	2140      	movs	r1, #64	@ 0x40
 800251c:	430a      	orrs	r2, r1
 800251e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002520:	2000      	movs	r0, #0
 8002522:	f000 f811 	bl	8002548 <HAL_InitTick>
 8002526:	1e03      	subs	r3, r0, #0
 8002528:	d003      	beq.n	8002532 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800252a:	1dfb      	adds	r3, r7, #7
 800252c:	2201      	movs	r2, #1
 800252e:	701a      	strb	r2, [r3, #0]
 8002530:	e001      	b.n	8002536 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002532:	f7ff fe1f 	bl	8002174 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002536:	1dfb      	adds	r3, r7, #7
 8002538:	781b      	ldrb	r3, [r3, #0]
}
 800253a:	0018      	movs	r0, r3
 800253c:	46bd      	mov	sp, r7
 800253e:	b002      	add	sp, #8
 8002540:	bd80      	pop	{r7, pc}
 8002542:	46c0      	nop			@ (mov r8, r8)
 8002544:	40022000 	.word	0x40022000

08002548 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002548:	b590      	push	{r4, r7, lr}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002550:	4b14      	ldr	r3, [pc, #80]	@ (80025a4 <HAL_InitTick+0x5c>)
 8002552:	681c      	ldr	r4, [r3, #0]
 8002554:	4b14      	ldr	r3, [pc, #80]	@ (80025a8 <HAL_InitTick+0x60>)
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	0019      	movs	r1, r3
 800255a:	23fa      	movs	r3, #250	@ 0xfa
 800255c:	0098      	lsls	r0, r3, #2
 800255e:	f7fd fddd 	bl	800011c <__udivsi3>
 8002562:	0003      	movs	r3, r0
 8002564:	0019      	movs	r1, r3
 8002566:	0020      	movs	r0, r4
 8002568:	f7fd fdd8 	bl	800011c <__udivsi3>
 800256c:	0003      	movs	r3, r0
 800256e:	0018      	movs	r0, r3
 8002570:	f000 f905 	bl	800277e <HAL_SYSTICK_Config>
 8002574:	1e03      	subs	r3, r0, #0
 8002576:	d001      	beq.n	800257c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e00f      	b.n	800259c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2b03      	cmp	r3, #3
 8002580:	d80b      	bhi.n	800259a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002582:	6879      	ldr	r1, [r7, #4]
 8002584:	2301      	movs	r3, #1
 8002586:	425b      	negs	r3, r3
 8002588:	2200      	movs	r2, #0
 800258a:	0018      	movs	r0, r3
 800258c:	f000 f8e2 	bl	8002754 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002590:	4b06      	ldr	r3, [pc, #24]	@ (80025ac <HAL_InitTick+0x64>)
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002596:	2300      	movs	r3, #0
 8002598:	e000      	b.n	800259c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
}
 800259c:	0018      	movs	r0, r3
 800259e:	46bd      	mov	sp, r7
 80025a0:	b003      	add	sp, #12
 80025a2:	bd90      	pop	{r4, r7, pc}
 80025a4:	20000004 	.word	0x20000004
 80025a8:	2000000c 	.word	0x2000000c
 80025ac:	20000008 	.word	0x20000008

080025b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025b4:	4b05      	ldr	r3, [pc, #20]	@ (80025cc <HAL_IncTick+0x1c>)
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	001a      	movs	r2, r3
 80025ba:	4b05      	ldr	r3, [pc, #20]	@ (80025d0 <HAL_IncTick+0x20>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	18d2      	adds	r2, r2, r3
 80025c0:	4b03      	ldr	r3, [pc, #12]	@ (80025d0 <HAL_IncTick+0x20>)
 80025c2:	601a      	str	r2, [r3, #0]
}
 80025c4:	46c0      	nop			@ (mov r8, r8)
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	46c0      	nop			@ (mov r8, r8)
 80025cc:	2000000c 	.word	0x2000000c
 80025d0:	20000288 	.word	0x20000288

080025d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	af00      	add	r7, sp, #0
  return uwTick;
 80025d8:	4b02      	ldr	r3, [pc, #8]	@ (80025e4 <HAL_GetTick+0x10>)
 80025da:	681b      	ldr	r3, [r3, #0]
}
 80025dc:	0018      	movs	r0, r3
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	46c0      	nop			@ (mov r8, r8)
 80025e4:	20000288 	.word	0x20000288

080025e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025f0:	f7ff fff0 	bl	80025d4 <HAL_GetTick>
 80025f4:	0003      	movs	r3, r0
 80025f6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	3301      	adds	r3, #1
 8002600:	d005      	beq.n	800260e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002602:	4b0a      	ldr	r3, [pc, #40]	@ (800262c <HAL_Delay+0x44>)
 8002604:	781b      	ldrb	r3, [r3, #0]
 8002606:	001a      	movs	r2, r3
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	189b      	adds	r3, r3, r2
 800260c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800260e:	46c0      	nop			@ (mov r8, r8)
 8002610:	f7ff ffe0 	bl	80025d4 <HAL_GetTick>
 8002614:	0002      	movs	r2, r0
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	68fa      	ldr	r2, [r7, #12]
 800261c:	429a      	cmp	r2, r3
 800261e:	d8f7      	bhi.n	8002610 <HAL_Delay+0x28>
  {
  }
}
 8002620:	46c0      	nop			@ (mov r8, r8)
 8002622:	46c0      	nop			@ (mov r8, r8)
 8002624:	46bd      	mov	sp, r7
 8002626:	b004      	add	sp, #16
 8002628:	bd80      	pop	{r7, pc}
 800262a:	46c0      	nop			@ (mov r8, r8)
 800262c:	2000000c 	.word	0x2000000c

08002630 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002630:	b590      	push	{r4, r7, lr}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	0002      	movs	r2, r0
 8002638:	6039      	str	r1, [r7, #0]
 800263a:	1dfb      	adds	r3, r7, #7
 800263c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800263e:	1dfb      	adds	r3, r7, #7
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	2b7f      	cmp	r3, #127	@ 0x7f
 8002644:	d828      	bhi.n	8002698 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002646:	4a2f      	ldr	r2, [pc, #188]	@ (8002704 <__NVIC_SetPriority+0xd4>)
 8002648:	1dfb      	adds	r3, r7, #7
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	b25b      	sxtb	r3, r3
 800264e:	089b      	lsrs	r3, r3, #2
 8002650:	33c0      	adds	r3, #192	@ 0xc0
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	589b      	ldr	r3, [r3, r2]
 8002656:	1dfa      	adds	r2, r7, #7
 8002658:	7812      	ldrb	r2, [r2, #0]
 800265a:	0011      	movs	r1, r2
 800265c:	2203      	movs	r2, #3
 800265e:	400a      	ands	r2, r1
 8002660:	00d2      	lsls	r2, r2, #3
 8002662:	21ff      	movs	r1, #255	@ 0xff
 8002664:	4091      	lsls	r1, r2
 8002666:	000a      	movs	r2, r1
 8002668:	43d2      	mvns	r2, r2
 800266a:	401a      	ands	r2, r3
 800266c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	019b      	lsls	r3, r3, #6
 8002672:	22ff      	movs	r2, #255	@ 0xff
 8002674:	401a      	ands	r2, r3
 8002676:	1dfb      	adds	r3, r7, #7
 8002678:	781b      	ldrb	r3, [r3, #0]
 800267a:	0018      	movs	r0, r3
 800267c:	2303      	movs	r3, #3
 800267e:	4003      	ands	r3, r0
 8002680:	00db      	lsls	r3, r3, #3
 8002682:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002684:	481f      	ldr	r0, [pc, #124]	@ (8002704 <__NVIC_SetPriority+0xd4>)
 8002686:	1dfb      	adds	r3, r7, #7
 8002688:	781b      	ldrb	r3, [r3, #0]
 800268a:	b25b      	sxtb	r3, r3
 800268c:	089b      	lsrs	r3, r3, #2
 800268e:	430a      	orrs	r2, r1
 8002690:	33c0      	adds	r3, #192	@ 0xc0
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002696:	e031      	b.n	80026fc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002698:	4a1b      	ldr	r2, [pc, #108]	@ (8002708 <__NVIC_SetPriority+0xd8>)
 800269a:	1dfb      	adds	r3, r7, #7
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	0019      	movs	r1, r3
 80026a0:	230f      	movs	r3, #15
 80026a2:	400b      	ands	r3, r1
 80026a4:	3b08      	subs	r3, #8
 80026a6:	089b      	lsrs	r3, r3, #2
 80026a8:	3306      	adds	r3, #6
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	18d3      	adds	r3, r2, r3
 80026ae:	3304      	adds	r3, #4
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	1dfa      	adds	r2, r7, #7
 80026b4:	7812      	ldrb	r2, [r2, #0]
 80026b6:	0011      	movs	r1, r2
 80026b8:	2203      	movs	r2, #3
 80026ba:	400a      	ands	r2, r1
 80026bc:	00d2      	lsls	r2, r2, #3
 80026be:	21ff      	movs	r1, #255	@ 0xff
 80026c0:	4091      	lsls	r1, r2
 80026c2:	000a      	movs	r2, r1
 80026c4:	43d2      	mvns	r2, r2
 80026c6:	401a      	ands	r2, r3
 80026c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	019b      	lsls	r3, r3, #6
 80026ce:	22ff      	movs	r2, #255	@ 0xff
 80026d0:	401a      	ands	r2, r3
 80026d2:	1dfb      	adds	r3, r7, #7
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	0018      	movs	r0, r3
 80026d8:	2303      	movs	r3, #3
 80026da:	4003      	ands	r3, r0
 80026dc:	00db      	lsls	r3, r3, #3
 80026de:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80026e0:	4809      	ldr	r0, [pc, #36]	@ (8002708 <__NVIC_SetPriority+0xd8>)
 80026e2:	1dfb      	adds	r3, r7, #7
 80026e4:	781b      	ldrb	r3, [r3, #0]
 80026e6:	001c      	movs	r4, r3
 80026e8:	230f      	movs	r3, #15
 80026ea:	4023      	ands	r3, r4
 80026ec:	3b08      	subs	r3, #8
 80026ee:	089b      	lsrs	r3, r3, #2
 80026f0:	430a      	orrs	r2, r1
 80026f2:	3306      	adds	r3, #6
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	18c3      	adds	r3, r0, r3
 80026f8:	3304      	adds	r3, #4
 80026fa:	601a      	str	r2, [r3, #0]
}
 80026fc:	46c0      	nop			@ (mov r8, r8)
 80026fe:	46bd      	mov	sp, r7
 8002700:	b003      	add	sp, #12
 8002702:	bd90      	pop	{r4, r7, pc}
 8002704:	e000e100 	.word	0xe000e100
 8002708:	e000ed00 	.word	0xe000ed00

0800270c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	1e5a      	subs	r2, r3, #1
 8002718:	2380      	movs	r3, #128	@ 0x80
 800271a:	045b      	lsls	r3, r3, #17
 800271c:	429a      	cmp	r2, r3
 800271e:	d301      	bcc.n	8002724 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002720:	2301      	movs	r3, #1
 8002722:	e010      	b.n	8002746 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002724:	4b0a      	ldr	r3, [pc, #40]	@ (8002750 <SysTick_Config+0x44>)
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	3a01      	subs	r2, #1
 800272a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800272c:	2301      	movs	r3, #1
 800272e:	425b      	negs	r3, r3
 8002730:	2103      	movs	r1, #3
 8002732:	0018      	movs	r0, r3
 8002734:	f7ff ff7c 	bl	8002630 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002738:	4b05      	ldr	r3, [pc, #20]	@ (8002750 <SysTick_Config+0x44>)
 800273a:	2200      	movs	r2, #0
 800273c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800273e:	4b04      	ldr	r3, [pc, #16]	@ (8002750 <SysTick_Config+0x44>)
 8002740:	2207      	movs	r2, #7
 8002742:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002744:	2300      	movs	r3, #0
}
 8002746:	0018      	movs	r0, r3
 8002748:	46bd      	mov	sp, r7
 800274a:	b002      	add	sp, #8
 800274c:	bd80      	pop	{r7, pc}
 800274e:	46c0      	nop			@ (mov r8, r8)
 8002750:	e000e010 	.word	0xe000e010

08002754 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	60b9      	str	r1, [r7, #8]
 800275c:	607a      	str	r2, [r7, #4]
 800275e:	210f      	movs	r1, #15
 8002760:	187b      	adds	r3, r7, r1
 8002762:	1c02      	adds	r2, r0, #0
 8002764:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002766:	68ba      	ldr	r2, [r7, #8]
 8002768:	187b      	adds	r3, r7, r1
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	b25b      	sxtb	r3, r3
 800276e:	0011      	movs	r1, r2
 8002770:	0018      	movs	r0, r3
 8002772:	f7ff ff5d 	bl	8002630 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8002776:	46c0      	nop			@ (mov r8, r8)
 8002778:	46bd      	mov	sp, r7
 800277a:	b004      	add	sp, #16
 800277c:	bd80      	pop	{r7, pc}

0800277e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800277e:	b580      	push	{r7, lr}
 8002780:	b082      	sub	sp, #8
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	0018      	movs	r0, r3
 800278a:	f7ff ffbf 	bl	800270c <SysTick_Config>
 800278e:	0003      	movs	r3, r0
}
 8002790:	0018      	movs	r0, r3
 8002792:	46bd      	mov	sp, r7
 8002794:	b002      	add	sp, #8
 8002796:	bd80      	pop	{r7, pc}

08002798 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b086      	sub	sp, #24
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80027a2:	2300      	movs	r3, #0
 80027a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80027a6:	2300      	movs	r3, #0
 80027a8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80027aa:	2300      	movs	r3, #0
 80027ac:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80027ae:	e155      	b.n	8002a5c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	2101      	movs	r1, #1
 80027b6:	697a      	ldr	r2, [r7, #20]
 80027b8:	4091      	lsls	r1, r2
 80027ba:	000a      	movs	r2, r1
 80027bc:	4013      	ands	r3, r2
 80027be:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d100      	bne.n	80027c8 <HAL_GPIO_Init+0x30>
 80027c6:	e146      	b.n	8002a56 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	2203      	movs	r2, #3
 80027ce:	4013      	ands	r3, r2
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d005      	beq.n	80027e0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	2203      	movs	r2, #3
 80027da:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80027dc:	2b02      	cmp	r3, #2
 80027de:	d130      	bne.n	8002842 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	005b      	lsls	r3, r3, #1
 80027ea:	2203      	movs	r2, #3
 80027ec:	409a      	lsls	r2, r3
 80027ee:	0013      	movs	r3, r2
 80027f0:	43da      	mvns	r2, r3
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	4013      	ands	r3, r2
 80027f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	68da      	ldr	r2, [r3, #12]
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	005b      	lsls	r3, r3, #1
 8002800:	409a      	lsls	r2, r3
 8002802:	0013      	movs	r3, r2
 8002804:	693a      	ldr	r2, [r7, #16]
 8002806:	4313      	orrs	r3, r2
 8002808:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	693a      	ldr	r2, [r7, #16]
 800280e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002816:	2201      	movs	r2, #1
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	409a      	lsls	r2, r3
 800281c:	0013      	movs	r3, r2
 800281e:	43da      	mvns	r2, r3
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	4013      	ands	r3, r2
 8002824:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	091b      	lsrs	r3, r3, #4
 800282c:	2201      	movs	r2, #1
 800282e:	401a      	ands	r2, r3
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	409a      	lsls	r2, r3
 8002834:	0013      	movs	r3, r2
 8002836:	693a      	ldr	r2, [r7, #16]
 8002838:	4313      	orrs	r3, r2
 800283a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	693a      	ldr	r2, [r7, #16]
 8002840:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	2203      	movs	r2, #3
 8002848:	4013      	ands	r3, r2
 800284a:	2b03      	cmp	r3, #3
 800284c:	d017      	beq.n	800287e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	68db      	ldr	r3, [r3, #12]
 8002852:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	005b      	lsls	r3, r3, #1
 8002858:	2203      	movs	r2, #3
 800285a:	409a      	lsls	r2, r3
 800285c:	0013      	movs	r3, r2
 800285e:	43da      	mvns	r2, r3
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	4013      	ands	r3, r2
 8002864:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	689a      	ldr	r2, [r3, #8]
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	005b      	lsls	r3, r3, #1
 800286e:	409a      	lsls	r2, r3
 8002870:	0013      	movs	r3, r2
 8002872:	693a      	ldr	r2, [r7, #16]
 8002874:	4313      	orrs	r3, r2
 8002876:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	693a      	ldr	r2, [r7, #16]
 800287c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	2203      	movs	r2, #3
 8002884:	4013      	ands	r3, r2
 8002886:	2b02      	cmp	r3, #2
 8002888:	d123      	bne.n	80028d2 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	08da      	lsrs	r2, r3, #3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	3208      	adds	r2, #8
 8002892:	0092      	lsls	r2, r2, #2
 8002894:	58d3      	ldr	r3, [r2, r3]
 8002896:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	2207      	movs	r2, #7
 800289c:	4013      	ands	r3, r2
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	220f      	movs	r2, #15
 80028a2:	409a      	lsls	r2, r3
 80028a4:	0013      	movs	r3, r2
 80028a6:	43da      	mvns	r2, r3
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	4013      	ands	r3, r2
 80028ac:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	691a      	ldr	r2, [r3, #16]
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	2107      	movs	r1, #7
 80028b6:	400b      	ands	r3, r1
 80028b8:	009b      	lsls	r3, r3, #2
 80028ba:	409a      	lsls	r2, r3
 80028bc:	0013      	movs	r3, r2
 80028be:	693a      	ldr	r2, [r7, #16]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	08da      	lsrs	r2, r3, #3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	3208      	adds	r2, #8
 80028cc:	0092      	lsls	r2, r2, #2
 80028ce:	6939      	ldr	r1, [r7, #16]
 80028d0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	005b      	lsls	r3, r3, #1
 80028dc:	2203      	movs	r2, #3
 80028de:	409a      	lsls	r2, r3
 80028e0:	0013      	movs	r3, r2
 80028e2:	43da      	mvns	r2, r3
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	4013      	ands	r3, r2
 80028e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	2203      	movs	r2, #3
 80028f0:	401a      	ands	r2, r3
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	005b      	lsls	r3, r3, #1
 80028f6:	409a      	lsls	r2, r3
 80028f8:	0013      	movs	r3, r2
 80028fa:	693a      	ldr	r2, [r7, #16]
 80028fc:	4313      	orrs	r3, r2
 80028fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	693a      	ldr	r2, [r7, #16]
 8002904:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	685a      	ldr	r2, [r3, #4]
 800290a:	23c0      	movs	r3, #192	@ 0xc0
 800290c:	029b      	lsls	r3, r3, #10
 800290e:	4013      	ands	r3, r2
 8002910:	d100      	bne.n	8002914 <HAL_GPIO_Init+0x17c>
 8002912:	e0a0      	b.n	8002a56 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002914:	4b57      	ldr	r3, [pc, #348]	@ (8002a74 <HAL_GPIO_Init+0x2dc>)
 8002916:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002918:	4b56      	ldr	r3, [pc, #344]	@ (8002a74 <HAL_GPIO_Init+0x2dc>)
 800291a:	2101      	movs	r1, #1
 800291c:	430a      	orrs	r2, r1
 800291e:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8002920:	4a55      	ldr	r2, [pc, #340]	@ (8002a78 <HAL_GPIO_Init+0x2e0>)
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	089b      	lsrs	r3, r3, #2
 8002926:	3302      	adds	r3, #2
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	589b      	ldr	r3, [r3, r2]
 800292c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	2203      	movs	r2, #3
 8002932:	4013      	ands	r3, r2
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	220f      	movs	r2, #15
 8002938:	409a      	lsls	r2, r3
 800293a:	0013      	movs	r3, r2
 800293c:	43da      	mvns	r2, r3
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	4013      	ands	r3, r2
 8002942:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	23a0      	movs	r3, #160	@ 0xa0
 8002948:	05db      	lsls	r3, r3, #23
 800294a:	429a      	cmp	r2, r3
 800294c:	d01f      	beq.n	800298e <HAL_GPIO_Init+0x1f6>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a4a      	ldr	r2, [pc, #296]	@ (8002a7c <HAL_GPIO_Init+0x2e4>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d019      	beq.n	800298a <HAL_GPIO_Init+0x1f2>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a49      	ldr	r2, [pc, #292]	@ (8002a80 <HAL_GPIO_Init+0x2e8>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d013      	beq.n	8002986 <HAL_GPIO_Init+0x1ee>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a48      	ldr	r2, [pc, #288]	@ (8002a84 <HAL_GPIO_Init+0x2ec>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d00d      	beq.n	8002982 <HAL_GPIO_Init+0x1ea>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4a47      	ldr	r2, [pc, #284]	@ (8002a88 <HAL_GPIO_Init+0x2f0>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d007      	beq.n	800297e <HAL_GPIO_Init+0x1e6>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	4a46      	ldr	r2, [pc, #280]	@ (8002a8c <HAL_GPIO_Init+0x2f4>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d101      	bne.n	800297a <HAL_GPIO_Init+0x1e2>
 8002976:	2305      	movs	r3, #5
 8002978:	e00a      	b.n	8002990 <HAL_GPIO_Init+0x1f8>
 800297a:	2306      	movs	r3, #6
 800297c:	e008      	b.n	8002990 <HAL_GPIO_Init+0x1f8>
 800297e:	2304      	movs	r3, #4
 8002980:	e006      	b.n	8002990 <HAL_GPIO_Init+0x1f8>
 8002982:	2303      	movs	r3, #3
 8002984:	e004      	b.n	8002990 <HAL_GPIO_Init+0x1f8>
 8002986:	2302      	movs	r3, #2
 8002988:	e002      	b.n	8002990 <HAL_GPIO_Init+0x1f8>
 800298a:	2301      	movs	r3, #1
 800298c:	e000      	b.n	8002990 <HAL_GPIO_Init+0x1f8>
 800298e:	2300      	movs	r3, #0
 8002990:	697a      	ldr	r2, [r7, #20]
 8002992:	2103      	movs	r1, #3
 8002994:	400a      	ands	r2, r1
 8002996:	0092      	lsls	r2, r2, #2
 8002998:	4093      	lsls	r3, r2
 800299a:	693a      	ldr	r2, [r7, #16]
 800299c:	4313      	orrs	r3, r2
 800299e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029a0:	4935      	ldr	r1, [pc, #212]	@ (8002a78 <HAL_GPIO_Init+0x2e0>)
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	089b      	lsrs	r3, r3, #2
 80029a6:	3302      	adds	r3, #2
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	693a      	ldr	r2, [r7, #16]
 80029ac:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029ae:	4b38      	ldr	r3, [pc, #224]	@ (8002a90 <HAL_GPIO_Init+0x2f8>)
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	43da      	mvns	r2, r3
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	4013      	ands	r3, r2
 80029bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	685a      	ldr	r2, [r3, #4]
 80029c2:	2380      	movs	r3, #128	@ 0x80
 80029c4:	035b      	lsls	r3, r3, #13
 80029c6:	4013      	ands	r3, r2
 80029c8:	d003      	beq.n	80029d2 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80029ca:	693a      	ldr	r2, [r7, #16]
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80029d2:	4b2f      	ldr	r3, [pc, #188]	@ (8002a90 <HAL_GPIO_Init+0x2f8>)
 80029d4:	693a      	ldr	r2, [r7, #16]
 80029d6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80029d8:	4b2d      	ldr	r3, [pc, #180]	@ (8002a90 <HAL_GPIO_Init+0x2f8>)
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	43da      	mvns	r2, r3
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	4013      	ands	r3, r2
 80029e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	685a      	ldr	r2, [r3, #4]
 80029ec:	2380      	movs	r3, #128	@ 0x80
 80029ee:	039b      	lsls	r3, r3, #14
 80029f0:	4013      	ands	r3, r2
 80029f2:	d003      	beq.n	80029fc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80029f4:	693a      	ldr	r2, [r7, #16]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80029fc:	4b24      	ldr	r3, [pc, #144]	@ (8002a90 <HAL_GPIO_Init+0x2f8>)
 80029fe:	693a      	ldr	r2, [r7, #16]
 8002a00:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8002a02:	4b23      	ldr	r3, [pc, #140]	@ (8002a90 <HAL_GPIO_Init+0x2f8>)
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	43da      	mvns	r2, r3
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	4013      	ands	r3, r2
 8002a10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	685a      	ldr	r2, [r3, #4]
 8002a16:	2380      	movs	r3, #128	@ 0x80
 8002a18:	029b      	lsls	r3, r3, #10
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	d003      	beq.n	8002a26 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8002a1e:	693a      	ldr	r2, [r7, #16]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002a26:	4b1a      	ldr	r3, [pc, #104]	@ (8002a90 <HAL_GPIO_Init+0x2f8>)
 8002a28:	693a      	ldr	r2, [r7, #16]
 8002a2a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a2c:	4b18      	ldr	r3, [pc, #96]	@ (8002a90 <HAL_GPIO_Init+0x2f8>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	43da      	mvns	r2, r3
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	4013      	ands	r3, r2
 8002a3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	685a      	ldr	r2, [r3, #4]
 8002a40:	2380      	movs	r3, #128	@ 0x80
 8002a42:	025b      	lsls	r3, r3, #9
 8002a44:	4013      	ands	r3, r2
 8002a46:	d003      	beq.n	8002a50 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8002a48:	693a      	ldr	r2, [r7, #16]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002a50:	4b0f      	ldr	r3, [pc, #60]	@ (8002a90 <HAL_GPIO_Init+0x2f8>)
 8002a52:	693a      	ldr	r2, [r7, #16]
 8002a54:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	3301      	adds	r3, #1
 8002a5a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	40da      	lsrs	r2, r3
 8002a64:	1e13      	subs	r3, r2, #0
 8002a66:	d000      	beq.n	8002a6a <HAL_GPIO_Init+0x2d2>
 8002a68:	e6a2      	b.n	80027b0 <HAL_GPIO_Init+0x18>
  }
}
 8002a6a:	46c0      	nop			@ (mov r8, r8)
 8002a6c:	46c0      	nop			@ (mov r8, r8)
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	b006      	add	sp, #24
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	40021000 	.word	0x40021000
 8002a78:	40010000 	.word	0x40010000
 8002a7c:	50000400 	.word	0x50000400
 8002a80:	50000800 	.word	0x50000800
 8002a84:	50000c00 	.word	0x50000c00
 8002a88:	50001000 	.word	0x50001000
 8002a8c:	50001c00 	.word	0x50001c00
 8002a90:	40010400 	.word	0x40010400

08002a94 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	000a      	movs	r2, r1
 8002a9e:	1cbb      	adds	r3, r7, #2
 8002aa0:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	691b      	ldr	r3, [r3, #16]
 8002aa6:	1cba      	adds	r2, r7, #2
 8002aa8:	8812      	ldrh	r2, [r2, #0]
 8002aaa:	4013      	ands	r3, r2
 8002aac:	d004      	beq.n	8002ab8 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002aae:	230f      	movs	r3, #15
 8002ab0:	18fb      	adds	r3, r7, r3
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	701a      	strb	r2, [r3, #0]
 8002ab6:	e003      	b.n	8002ac0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ab8:	230f      	movs	r3, #15
 8002aba:	18fb      	adds	r3, r7, r3
 8002abc:	2200      	movs	r2, #0
 8002abe:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002ac0:	230f      	movs	r3, #15
 8002ac2:	18fb      	adds	r3, r7, r3
 8002ac4:	781b      	ldrb	r3, [r3, #0]
}
 8002ac6:	0018      	movs	r0, r3
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	b004      	add	sp, #16
 8002acc:	bd80      	pop	{r7, pc}

08002ace <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ace:	b580      	push	{r7, lr}
 8002ad0:	b082      	sub	sp, #8
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	6078      	str	r0, [r7, #4]
 8002ad6:	0008      	movs	r0, r1
 8002ad8:	0011      	movs	r1, r2
 8002ada:	1cbb      	adds	r3, r7, #2
 8002adc:	1c02      	adds	r2, r0, #0
 8002ade:	801a      	strh	r2, [r3, #0]
 8002ae0:	1c7b      	adds	r3, r7, #1
 8002ae2:	1c0a      	adds	r2, r1, #0
 8002ae4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ae6:	1c7b      	adds	r3, r7, #1
 8002ae8:	781b      	ldrb	r3, [r3, #0]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d004      	beq.n	8002af8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002aee:	1cbb      	adds	r3, r7, #2
 8002af0:	881a      	ldrh	r2, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002af6:	e003      	b.n	8002b00 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002af8:	1cbb      	adds	r3, r7, #2
 8002afa:	881a      	ldrh	r2, [r3, #0]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002b00:	46c0      	nop			@ (mov r8, r8)
 8002b02:	46bd      	mov	sp, r7
 8002b04:	b002      	add	sp, #8
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	000a      	movs	r2, r1
 8002b12:	1cbb      	adds	r3, r7, #2
 8002b14:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	695b      	ldr	r3, [r3, #20]
 8002b1a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002b1c:	1cbb      	adds	r3, r7, #2
 8002b1e:	881b      	ldrh	r3, [r3, #0]
 8002b20:	68fa      	ldr	r2, [r7, #12]
 8002b22:	4013      	ands	r3, r2
 8002b24:	041a      	lsls	r2, r3, #16
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	43db      	mvns	r3, r3
 8002b2a:	1cb9      	adds	r1, r7, #2
 8002b2c:	8809      	ldrh	r1, [r1, #0]
 8002b2e:	400b      	ands	r3, r1
 8002b30:	431a      	orrs	r2, r3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	619a      	str	r2, [r3, #24]
}
 8002b36:	46c0      	nop			@ (mov r8, r8)
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	b004      	add	sp, #16
 8002b3c:	bd80      	pop	{r7, pc}
	...

08002b40 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d101      	bne.n	8002b52 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e08f      	b.n	8002c72 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2241      	movs	r2, #65	@ 0x41
 8002b56:	5c9b      	ldrb	r3, [r3, r2]
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d107      	bne.n	8002b6e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2240      	movs	r2, #64	@ 0x40
 8002b62:	2100      	movs	r1, #0
 8002b64:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	0018      	movs	r0, r3
 8002b6a:	f7ff fb17 	bl	800219c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2241      	movs	r2, #65	@ 0x41
 8002b72:	2124      	movs	r1, #36	@ 0x24
 8002b74:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2101      	movs	r1, #1
 8002b82:	438a      	bics	r2, r1
 8002b84:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	685a      	ldr	r2, [r3, #4]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	493b      	ldr	r1, [pc, #236]	@ (8002c7c <HAL_I2C_Init+0x13c>)
 8002b90:	400a      	ands	r2, r1
 8002b92:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	689a      	ldr	r2, [r3, #8]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4938      	ldr	r1, [pc, #224]	@ (8002c80 <HAL_I2C_Init+0x140>)
 8002ba0:	400a      	ands	r2, r1
 8002ba2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d108      	bne.n	8002bbe <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689a      	ldr	r2, [r3, #8]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2180      	movs	r1, #128	@ 0x80
 8002bb6:	0209      	lsls	r1, r1, #8
 8002bb8:	430a      	orrs	r2, r1
 8002bba:	609a      	str	r2, [r3, #8]
 8002bbc:	e007      	b.n	8002bce <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	689a      	ldr	r2, [r3, #8]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	2184      	movs	r1, #132	@ 0x84
 8002bc8:	0209      	lsls	r1, r1, #8
 8002bca:	430a      	orrs	r2, r1
 8002bcc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	68db      	ldr	r3, [r3, #12]
 8002bd2:	2b02      	cmp	r3, #2
 8002bd4:	d109      	bne.n	8002bea <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	685a      	ldr	r2, [r3, #4]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2180      	movs	r1, #128	@ 0x80
 8002be2:	0109      	lsls	r1, r1, #4
 8002be4:	430a      	orrs	r2, r1
 8002be6:	605a      	str	r2, [r3, #4]
 8002be8:	e007      	b.n	8002bfa <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	685a      	ldr	r2, [r3, #4]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4923      	ldr	r1, [pc, #140]	@ (8002c84 <HAL_I2C_Init+0x144>)
 8002bf6:	400a      	ands	r2, r1
 8002bf8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	685a      	ldr	r2, [r3, #4]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4920      	ldr	r1, [pc, #128]	@ (8002c88 <HAL_I2C_Init+0x148>)
 8002c06:	430a      	orrs	r2, r1
 8002c08:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	68da      	ldr	r2, [r3, #12]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	491a      	ldr	r1, [pc, #104]	@ (8002c80 <HAL_I2C_Init+0x140>)
 8002c16:	400a      	ands	r2, r1
 8002c18:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	691a      	ldr	r2, [r3, #16]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	695b      	ldr	r3, [r3, #20]
 8002c22:	431a      	orrs	r2, r3
 8002c24:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	430a      	orrs	r2, r1
 8002c32:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	69d9      	ldr	r1, [r3, #28]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6a1a      	ldr	r2, [r3, #32]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	430a      	orrs	r2, r1
 8002c42:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	2101      	movs	r1, #1
 8002c50:	430a      	orrs	r2, r1
 8002c52:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2200      	movs	r2, #0
 8002c58:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2241      	movs	r2, #65	@ 0x41
 8002c5e:	2120      	movs	r1, #32
 8002c60:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2242      	movs	r2, #66	@ 0x42
 8002c6c:	2100      	movs	r1, #0
 8002c6e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c70:	2300      	movs	r3, #0
}
 8002c72:	0018      	movs	r0, r3
 8002c74:	46bd      	mov	sp, r7
 8002c76:	b002      	add	sp, #8
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	46c0      	nop			@ (mov r8, r8)
 8002c7c:	f0ffffff 	.word	0xf0ffffff
 8002c80:	ffff7fff 	.word	0xffff7fff
 8002c84:	fffff7ff 	.word	0xfffff7ff
 8002c88:	02008000 	.word	0x02008000

08002c8c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002c8c:	b590      	push	{r4, r7, lr}
 8002c8e:	b089      	sub	sp, #36	@ 0x24
 8002c90:	af02      	add	r7, sp, #8
 8002c92:	60f8      	str	r0, [r7, #12]
 8002c94:	0008      	movs	r0, r1
 8002c96:	607a      	str	r2, [r7, #4]
 8002c98:	0019      	movs	r1, r3
 8002c9a:	230a      	movs	r3, #10
 8002c9c:	18fb      	adds	r3, r7, r3
 8002c9e:	1c02      	adds	r2, r0, #0
 8002ca0:	801a      	strh	r2, [r3, #0]
 8002ca2:	2308      	movs	r3, #8
 8002ca4:	18fb      	adds	r3, r7, r3
 8002ca6:	1c0a      	adds	r2, r1, #0
 8002ca8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2241      	movs	r2, #65	@ 0x41
 8002cae:	5c9b      	ldrb	r3, [r3, r2]
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	2b20      	cmp	r3, #32
 8002cb4:	d000      	beq.n	8002cb8 <HAL_I2C_Master_Transmit+0x2c>
 8002cb6:	e10a      	b.n	8002ece <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2240      	movs	r2, #64	@ 0x40
 8002cbc:	5c9b      	ldrb	r3, [r3, r2]
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d101      	bne.n	8002cc6 <HAL_I2C_Master_Transmit+0x3a>
 8002cc2:	2302      	movs	r3, #2
 8002cc4:	e104      	b.n	8002ed0 <HAL_I2C_Master_Transmit+0x244>
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2240      	movs	r2, #64	@ 0x40
 8002cca:	2101      	movs	r1, #1
 8002ccc:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002cce:	f7ff fc81 	bl	80025d4 <HAL_GetTick>
 8002cd2:	0003      	movs	r3, r0
 8002cd4:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002cd6:	2380      	movs	r3, #128	@ 0x80
 8002cd8:	0219      	lsls	r1, r3, #8
 8002cda:	68f8      	ldr	r0, [r7, #12]
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	9300      	str	r3, [sp, #0]
 8002ce0:	2319      	movs	r3, #25
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	f000 fd42 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 8002ce8:	1e03      	subs	r3, r0, #0
 8002cea:	d001      	beq.n	8002cf0 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e0ef      	b.n	8002ed0 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2241      	movs	r2, #65	@ 0x41
 8002cf4:	2121      	movs	r1, #33	@ 0x21
 8002cf6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2242      	movs	r2, #66	@ 0x42
 8002cfc:	2110      	movs	r1, #16
 8002cfe:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2200      	movs	r2, #0
 8002d04:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	687a      	ldr	r2, [r7, #4]
 8002d0a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2208      	movs	r2, #8
 8002d10:	18ba      	adds	r2, r7, r2
 8002d12:	8812      	ldrh	r2, [r2, #0]
 8002d14:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d20:	b29b      	uxth	r3, r3
 8002d22:	2bff      	cmp	r3, #255	@ 0xff
 8002d24:	d906      	bls.n	8002d34 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	22ff      	movs	r2, #255	@ 0xff
 8002d2a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002d2c:	2380      	movs	r3, #128	@ 0x80
 8002d2e:	045b      	lsls	r3, r3, #17
 8002d30:	617b      	str	r3, [r7, #20]
 8002d32:	e007      	b.n	8002d44 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d38:	b29a      	uxth	r2, r3
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002d3e:	2380      	movs	r3, #128	@ 0x80
 8002d40:	049b      	lsls	r3, r3, #18
 8002d42:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d027      	beq.n	8002d9c <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d50:	781a      	ldrb	r2, [r3, #0]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d5c:	1c5a      	adds	r2, r3, #1
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	3b01      	subs	r3, #1
 8002d6a:	b29a      	uxth	r2, r3
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d74:	3b01      	subs	r3, #1
 8002d76:	b29a      	uxth	r2, r3
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	3301      	adds	r3, #1
 8002d84:	b2da      	uxtb	r2, r3
 8002d86:	697c      	ldr	r4, [r7, #20]
 8002d88:	230a      	movs	r3, #10
 8002d8a:	18fb      	adds	r3, r7, r3
 8002d8c:	8819      	ldrh	r1, [r3, #0]
 8002d8e:	68f8      	ldr	r0, [r7, #12]
 8002d90:	4b51      	ldr	r3, [pc, #324]	@ (8002ed8 <HAL_I2C_Master_Transmit+0x24c>)
 8002d92:	9300      	str	r3, [sp, #0]
 8002d94:	0023      	movs	r3, r4
 8002d96:	f000 fec3 	bl	8003b20 <I2C_TransferConfig>
 8002d9a:	e06f      	b.n	8002e7c <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002da0:	b2da      	uxtb	r2, r3
 8002da2:	697c      	ldr	r4, [r7, #20]
 8002da4:	230a      	movs	r3, #10
 8002da6:	18fb      	adds	r3, r7, r3
 8002da8:	8819      	ldrh	r1, [r3, #0]
 8002daa:	68f8      	ldr	r0, [r7, #12]
 8002dac:	4b4a      	ldr	r3, [pc, #296]	@ (8002ed8 <HAL_I2C_Master_Transmit+0x24c>)
 8002dae:	9300      	str	r3, [sp, #0]
 8002db0:	0023      	movs	r3, r4
 8002db2:	f000 feb5 	bl	8003b20 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002db6:	e061      	b.n	8002e7c <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002db8:	693a      	ldr	r2, [r7, #16]
 8002dba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	0018      	movs	r0, r3
 8002dc0:	f000 fd2c 	bl	800381c <I2C_WaitOnTXISFlagUntilTimeout>
 8002dc4:	1e03      	subs	r3, r0, #0
 8002dc6:	d001      	beq.n	8002dcc <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e081      	b.n	8002ed0 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd0:	781a      	ldrb	r2, [r3, #0]
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ddc:	1c5a      	adds	r2, r3, #1
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002de6:	b29b      	uxth	r3, r3
 8002de8:	3b01      	subs	r3, #1
 8002dea:	b29a      	uxth	r2, r3
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002df4:	3b01      	subs	r3, #1
 8002df6:	b29a      	uxth	r2, r3
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d03a      	beq.n	8002e7c <HAL_I2C_Master_Transmit+0x1f0>
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d136      	bne.n	8002e7c <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002e0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e10:	68f8      	ldr	r0, [r7, #12]
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	9300      	str	r3, [sp, #0]
 8002e16:	0013      	movs	r3, r2
 8002e18:	2200      	movs	r2, #0
 8002e1a:	2180      	movs	r1, #128	@ 0x80
 8002e1c:	f000 fca6 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 8002e20:	1e03      	subs	r3, r0, #0
 8002e22:	d001      	beq.n	8002e28 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e053      	b.n	8002ed0 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	2bff      	cmp	r3, #255	@ 0xff
 8002e30:	d911      	bls.n	8002e56 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	22ff      	movs	r2, #255	@ 0xff
 8002e36:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e3c:	b2da      	uxtb	r2, r3
 8002e3e:	2380      	movs	r3, #128	@ 0x80
 8002e40:	045c      	lsls	r4, r3, #17
 8002e42:	230a      	movs	r3, #10
 8002e44:	18fb      	adds	r3, r7, r3
 8002e46:	8819      	ldrh	r1, [r3, #0]
 8002e48:	68f8      	ldr	r0, [r7, #12]
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	9300      	str	r3, [sp, #0]
 8002e4e:	0023      	movs	r3, r4
 8002e50:	f000 fe66 	bl	8003b20 <I2C_TransferConfig>
 8002e54:	e012      	b.n	8002e7c <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e5a:	b29a      	uxth	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e64:	b2da      	uxtb	r2, r3
 8002e66:	2380      	movs	r3, #128	@ 0x80
 8002e68:	049c      	lsls	r4, r3, #18
 8002e6a:	230a      	movs	r3, #10
 8002e6c:	18fb      	adds	r3, r7, r3
 8002e6e:	8819      	ldrh	r1, [r3, #0]
 8002e70:	68f8      	ldr	r0, [r7, #12]
 8002e72:	2300      	movs	r3, #0
 8002e74:	9300      	str	r3, [sp, #0]
 8002e76:	0023      	movs	r3, r4
 8002e78:	f000 fe52 	bl	8003b20 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e80:	b29b      	uxth	r3, r3
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d198      	bne.n	8002db8 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e86:	693a      	ldr	r2, [r7, #16]
 8002e88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	0018      	movs	r0, r3
 8002e8e:	f000 fd0b 	bl	80038a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002e92:	1e03      	subs	r3, r0, #0
 8002e94:	d001      	beq.n	8002e9a <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e01a      	b.n	8002ed0 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	2220      	movs	r2, #32
 8002ea0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	685a      	ldr	r2, [r3, #4]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	490b      	ldr	r1, [pc, #44]	@ (8002edc <HAL_I2C_Master_Transmit+0x250>)
 8002eae:	400a      	ands	r2, r1
 8002eb0:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2241      	movs	r2, #65	@ 0x41
 8002eb6:	2120      	movs	r1, #32
 8002eb8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2242      	movs	r2, #66	@ 0x42
 8002ebe:	2100      	movs	r1, #0
 8002ec0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2240      	movs	r2, #64	@ 0x40
 8002ec6:	2100      	movs	r1, #0
 8002ec8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	e000      	b.n	8002ed0 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8002ece:	2302      	movs	r3, #2
  }
}
 8002ed0:	0018      	movs	r0, r3
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	b007      	add	sp, #28
 8002ed6:	bd90      	pop	{r4, r7, pc}
 8002ed8:	80002000 	.word	0x80002000
 8002edc:	fe00e800 	.word	0xfe00e800

08002ee0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ee0:	b590      	push	{r4, r7, lr}
 8002ee2:	b089      	sub	sp, #36	@ 0x24
 8002ee4:	af02      	add	r7, sp, #8
 8002ee6:	60f8      	str	r0, [r7, #12]
 8002ee8:	000c      	movs	r4, r1
 8002eea:	0010      	movs	r0, r2
 8002eec:	0019      	movs	r1, r3
 8002eee:	230a      	movs	r3, #10
 8002ef0:	18fb      	adds	r3, r7, r3
 8002ef2:	1c22      	adds	r2, r4, #0
 8002ef4:	801a      	strh	r2, [r3, #0]
 8002ef6:	2308      	movs	r3, #8
 8002ef8:	18fb      	adds	r3, r7, r3
 8002efa:	1c02      	adds	r2, r0, #0
 8002efc:	801a      	strh	r2, [r3, #0]
 8002efe:	1dbb      	adds	r3, r7, #6
 8002f00:	1c0a      	adds	r2, r1, #0
 8002f02:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2241      	movs	r2, #65	@ 0x41
 8002f08:	5c9b      	ldrb	r3, [r3, r2]
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	2b20      	cmp	r3, #32
 8002f0e:	d000      	beq.n	8002f12 <HAL_I2C_Mem_Write+0x32>
 8002f10:	e10c      	b.n	800312c <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d004      	beq.n	8002f22 <HAL_I2C_Mem_Write+0x42>
 8002f18:	232c      	movs	r3, #44	@ 0x2c
 8002f1a:	18fb      	adds	r3, r7, r3
 8002f1c:	881b      	ldrh	r3, [r3, #0]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d105      	bne.n	8002f2e <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2280      	movs	r2, #128	@ 0x80
 8002f26:	0092      	lsls	r2, r2, #2
 8002f28:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e0ff      	b.n	800312e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2240      	movs	r2, #64	@ 0x40
 8002f32:	5c9b      	ldrb	r3, [r3, r2]
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d101      	bne.n	8002f3c <HAL_I2C_Mem_Write+0x5c>
 8002f38:	2302      	movs	r3, #2
 8002f3a:	e0f8      	b.n	800312e <HAL_I2C_Mem_Write+0x24e>
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	2240      	movs	r2, #64	@ 0x40
 8002f40:	2101      	movs	r1, #1
 8002f42:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002f44:	f7ff fb46 	bl	80025d4 <HAL_GetTick>
 8002f48:	0003      	movs	r3, r0
 8002f4a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f4c:	2380      	movs	r3, #128	@ 0x80
 8002f4e:	0219      	lsls	r1, r3, #8
 8002f50:	68f8      	ldr	r0, [r7, #12]
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	9300      	str	r3, [sp, #0]
 8002f56:	2319      	movs	r3, #25
 8002f58:	2201      	movs	r2, #1
 8002f5a:	f000 fc07 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 8002f5e:	1e03      	subs	r3, r0, #0
 8002f60:	d001      	beq.n	8002f66 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e0e3      	b.n	800312e <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2241      	movs	r2, #65	@ 0x41
 8002f6a:	2121      	movs	r1, #33	@ 0x21
 8002f6c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2242      	movs	r2, #66	@ 0x42
 8002f72:	2140      	movs	r1, #64	@ 0x40
 8002f74:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f80:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	222c      	movs	r2, #44	@ 0x2c
 8002f86:	18ba      	adds	r2, r7, r2
 8002f88:	8812      	ldrh	r2, [r2, #0]
 8002f8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f92:	1dbb      	adds	r3, r7, #6
 8002f94:	881c      	ldrh	r4, [r3, #0]
 8002f96:	2308      	movs	r3, #8
 8002f98:	18fb      	adds	r3, r7, r3
 8002f9a:	881a      	ldrh	r2, [r3, #0]
 8002f9c:	230a      	movs	r3, #10
 8002f9e:	18fb      	adds	r3, r7, r3
 8002fa0:	8819      	ldrh	r1, [r3, #0]
 8002fa2:	68f8      	ldr	r0, [r7, #12]
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	9301      	str	r3, [sp, #4]
 8002fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002faa:	9300      	str	r3, [sp, #0]
 8002fac:	0023      	movs	r3, r4
 8002fae:	f000 faf5 	bl	800359c <I2C_RequestMemoryWrite>
 8002fb2:	1e03      	subs	r3, r0, #0
 8002fb4:	d005      	beq.n	8002fc2 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2240      	movs	r2, #64	@ 0x40
 8002fba:	2100      	movs	r1, #0
 8002fbc:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e0b5      	b.n	800312e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fc6:	b29b      	uxth	r3, r3
 8002fc8:	2bff      	cmp	r3, #255	@ 0xff
 8002fca:	d911      	bls.n	8002ff0 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	22ff      	movs	r2, #255	@ 0xff
 8002fd0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fd6:	b2da      	uxtb	r2, r3
 8002fd8:	2380      	movs	r3, #128	@ 0x80
 8002fda:	045c      	lsls	r4, r3, #17
 8002fdc:	230a      	movs	r3, #10
 8002fde:	18fb      	adds	r3, r7, r3
 8002fe0:	8819      	ldrh	r1, [r3, #0]
 8002fe2:	68f8      	ldr	r0, [r7, #12]
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	9300      	str	r3, [sp, #0]
 8002fe8:	0023      	movs	r3, r4
 8002fea:	f000 fd99 	bl	8003b20 <I2C_TransferConfig>
 8002fee:	e012      	b.n	8003016 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ff4:	b29a      	uxth	r2, r3
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ffe:	b2da      	uxtb	r2, r3
 8003000:	2380      	movs	r3, #128	@ 0x80
 8003002:	049c      	lsls	r4, r3, #18
 8003004:	230a      	movs	r3, #10
 8003006:	18fb      	adds	r3, r7, r3
 8003008:	8819      	ldrh	r1, [r3, #0]
 800300a:	68f8      	ldr	r0, [r7, #12]
 800300c:	2300      	movs	r3, #0
 800300e:	9300      	str	r3, [sp, #0]
 8003010:	0023      	movs	r3, r4
 8003012:	f000 fd85 	bl	8003b20 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003016:	697a      	ldr	r2, [r7, #20]
 8003018:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	0018      	movs	r0, r3
 800301e:	f000 fbfd 	bl	800381c <I2C_WaitOnTXISFlagUntilTimeout>
 8003022:	1e03      	subs	r3, r0, #0
 8003024:	d001      	beq.n	800302a <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e081      	b.n	800312e <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800302e:	781a      	ldrb	r2, [r3, #0]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800303a:	1c5a      	adds	r2, r3, #1
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003044:	b29b      	uxth	r3, r3
 8003046:	3b01      	subs	r3, #1
 8003048:	b29a      	uxth	r2, r3
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003052:	3b01      	subs	r3, #1
 8003054:	b29a      	uxth	r2, r3
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800305e:	b29b      	uxth	r3, r3
 8003060:	2b00      	cmp	r3, #0
 8003062:	d03a      	beq.n	80030da <HAL_I2C_Mem_Write+0x1fa>
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003068:	2b00      	cmp	r3, #0
 800306a:	d136      	bne.n	80030da <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800306c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800306e:	68f8      	ldr	r0, [r7, #12]
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	9300      	str	r3, [sp, #0]
 8003074:	0013      	movs	r3, r2
 8003076:	2200      	movs	r2, #0
 8003078:	2180      	movs	r1, #128	@ 0x80
 800307a:	f000 fb77 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 800307e:	1e03      	subs	r3, r0, #0
 8003080:	d001      	beq.n	8003086 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e053      	b.n	800312e <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800308a:	b29b      	uxth	r3, r3
 800308c:	2bff      	cmp	r3, #255	@ 0xff
 800308e:	d911      	bls.n	80030b4 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	22ff      	movs	r2, #255	@ 0xff
 8003094:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800309a:	b2da      	uxtb	r2, r3
 800309c:	2380      	movs	r3, #128	@ 0x80
 800309e:	045c      	lsls	r4, r3, #17
 80030a0:	230a      	movs	r3, #10
 80030a2:	18fb      	adds	r3, r7, r3
 80030a4:	8819      	ldrh	r1, [r3, #0]
 80030a6:	68f8      	ldr	r0, [r7, #12]
 80030a8:	2300      	movs	r3, #0
 80030aa:	9300      	str	r3, [sp, #0]
 80030ac:	0023      	movs	r3, r4
 80030ae:	f000 fd37 	bl	8003b20 <I2C_TransferConfig>
 80030b2:	e012      	b.n	80030da <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030b8:	b29a      	uxth	r2, r3
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030c2:	b2da      	uxtb	r2, r3
 80030c4:	2380      	movs	r3, #128	@ 0x80
 80030c6:	049c      	lsls	r4, r3, #18
 80030c8:	230a      	movs	r3, #10
 80030ca:	18fb      	adds	r3, r7, r3
 80030cc:	8819      	ldrh	r1, [r3, #0]
 80030ce:	68f8      	ldr	r0, [r7, #12]
 80030d0:	2300      	movs	r3, #0
 80030d2:	9300      	str	r3, [sp, #0]
 80030d4:	0023      	movs	r3, r4
 80030d6:	f000 fd23 	bl	8003b20 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030de:	b29b      	uxth	r3, r3
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d198      	bne.n	8003016 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030e4:	697a      	ldr	r2, [r7, #20]
 80030e6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	0018      	movs	r0, r3
 80030ec:	f000 fbdc 	bl	80038a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80030f0:	1e03      	subs	r3, r0, #0
 80030f2:	d001      	beq.n	80030f8 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e01a      	b.n	800312e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2220      	movs	r2, #32
 80030fe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	685a      	ldr	r2, [r3, #4]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	490b      	ldr	r1, [pc, #44]	@ (8003138 <HAL_I2C_Mem_Write+0x258>)
 800310c:	400a      	ands	r2, r1
 800310e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2241      	movs	r2, #65	@ 0x41
 8003114:	2120      	movs	r1, #32
 8003116:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2242      	movs	r2, #66	@ 0x42
 800311c:	2100      	movs	r1, #0
 800311e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2240      	movs	r2, #64	@ 0x40
 8003124:	2100      	movs	r1, #0
 8003126:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003128:	2300      	movs	r3, #0
 800312a:	e000      	b.n	800312e <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 800312c:	2302      	movs	r3, #2
  }
}
 800312e:	0018      	movs	r0, r3
 8003130:	46bd      	mov	sp, r7
 8003132:	b007      	add	sp, #28
 8003134:	bd90      	pop	{r4, r7, pc}
 8003136:	46c0      	nop			@ (mov r8, r8)
 8003138:	fe00e800 	.word	0xfe00e800

0800313c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800313c:	b590      	push	{r4, r7, lr}
 800313e:	b089      	sub	sp, #36	@ 0x24
 8003140:	af02      	add	r7, sp, #8
 8003142:	60f8      	str	r0, [r7, #12]
 8003144:	000c      	movs	r4, r1
 8003146:	0010      	movs	r0, r2
 8003148:	0019      	movs	r1, r3
 800314a:	230a      	movs	r3, #10
 800314c:	18fb      	adds	r3, r7, r3
 800314e:	1c22      	adds	r2, r4, #0
 8003150:	801a      	strh	r2, [r3, #0]
 8003152:	2308      	movs	r3, #8
 8003154:	18fb      	adds	r3, r7, r3
 8003156:	1c02      	adds	r2, r0, #0
 8003158:	801a      	strh	r2, [r3, #0]
 800315a:	1dbb      	adds	r3, r7, #6
 800315c:	1c0a      	adds	r2, r1, #0
 800315e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2241      	movs	r2, #65	@ 0x41
 8003164:	5c9b      	ldrb	r3, [r3, r2]
 8003166:	b2db      	uxtb	r3, r3
 8003168:	2b20      	cmp	r3, #32
 800316a:	d000      	beq.n	800316e <HAL_I2C_Mem_Read+0x32>
 800316c:	e110      	b.n	8003390 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 800316e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003170:	2b00      	cmp	r3, #0
 8003172:	d004      	beq.n	800317e <HAL_I2C_Mem_Read+0x42>
 8003174:	232c      	movs	r3, #44	@ 0x2c
 8003176:	18fb      	adds	r3, r7, r3
 8003178:	881b      	ldrh	r3, [r3, #0]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d105      	bne.n	800318a <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2280      	movs	r2, #128	@ 0x80
 8003182:	0092      	lsls	r2, r2, #2
 8003184:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e103      	b.n	8003392 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2240      	movs	r2, #64	@ 0x40
 800318e:	5c9b      	ldrb	r3, [r3, r2]
 8003190:	2b01      	cmp	r3, #1
 8003192:	d101      	bne.n	8003198 <HAL_I2C_Mem_Read+0x5c>
 8003194:	2302      	movs	r3, #2
 8003196:	e0fc      	b.n	8003392 <HAL_I2C_Mem_Read+0x256>
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2240      	movs	r2, #64	@ 0x40
 800319c:	2101      	movs	r1, #1
 800319e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80031a0:	f7ff fa18 	bl	80025d4 <HAL_GetTick>
 80031a4:	0003      	movs	r3, r0
 80031a6:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80031a8:	2380      	movs	r3, #128	@ 0x80
 80031aa:	0219      	lsls	r1, r3, #8
 80031ac:	68f8      	ldr	r0, [r7, #12]
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	9300      	str	r3, [sp, #0]
 80031b2:	2319      	movs	r3, #25
 80031b4:	2201      	movs	r2, #1
 80031b6:	f000 fad9 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 80031ba:	1e03      	subs	r3, r0, #0
 80031bc:	d001      	beq.n	80031c2 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e0e7      	b.n	8003392 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2241      	movs	r2, #65	@ 0x41
 80031c6:	2122      	movs	r1, #34	@ 0x22
 80031c8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2242      	movs	r2, #66	@ 0x42
 80031ce:	2140      	movs	r1, #64	@ 0x40
 80031d0:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2200      	movs	r2, #0
 80031d6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80031dc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	222c      	movs	r2, #44	@ 0x2c
 80031e2:	18ba      	adds	r2, r7, r2
 80031e4:	8812      	ldrh	r2, [r2, #0]
 80031e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2200      	movs	r2, #0
 80031ec:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80031ee:	1dbb      	adds	r3, r7, #6
 80031f0:	881c      	ldrh	r4, [r3, #0]
 80031f2:	2308      	movs	r3, #8
 80031f4:	18fb      	adds	r3, r7, r3
 80031f6:	881a      	ldrh	r2, [r3, #0]
 80031f8:	230a      	movs	r3, #10
 80031fa:	18fb      	adds	r3, r7, r3
 80031fc:	8819      	ldrh	r1, [r3, #0]
 80031fe:	68f8      	ldr	r0, [r7, #12]
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	9301      	str	r3, [sp, #4]
 8003204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003206:	9300      	str	r3, [sp, #0]
 8003208:	0023      	movs	r3, r4
 800320a:	f000 fa2b 	bl	8003664 <I2C_RequestMemoryRead>
 800320e:	1e03      	subs	r3, r0, #0
 8003210:	d005      	beq.n	800321e <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2240      	movs	r2, #64	@ 0x40
 8003216:	2100      	movs	r1, #0
 8003218:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e0b9      	b.n	8003392 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003222:	b29b      	uxth	r3, r3
 8003224:	2bff      	cmp	r3, #255	@ 0xff
 8003226:	d911      	bls.n	800324c <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = 1U;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2201      	movs	r2, #1
 800322c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003232:	b2da      	uxtb	r2, r3
 8003234:	2380      	movs	r3, #128	@ 0x80
 8003236:	045c      	lsls	r4, r3, #17
 8003238:	230a      	movs	r3, #10
 800323a:	18fb      	adds	r3, r7, r3
 800323c:	8819      	ldrh	r1, [r3, #0]
 800323e:	68f8      	ldr	r0, [r7, #12]
 8003240:	4b56      	ldr	r3, [pc, #344]	@ (800339c <HAL_I2C_Mem_Read+0x260>)
 8003242:	9300      	str	r3, [sp, #0]
 8003244:	0023      	movs	r3, r4
 8003246:	f000 fc6b 	bl	8003b20 <I2C_TransferConfig>
 800324a:	e012      	b.n	8003272 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003250:	b29a      	uxth	r2, r3
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800325a:	b2da      	uxtb	r2, r3
 800325c:	2380      	movs	r3, #128	@ 0x80
 800325e:	049c      	lsls	r4, r3, #18
 8003260:	230a      	movs	r3, #10
 8003262:	18fb      	adds	r3, r7, r3
 8003264:	8819      	ldrh	r1, [r3, #0]
 8003266:	68f8      	ldr	r0, [r7, #12]
 8003268:	4b4c      	ldr	r3, [pc, #304]	@ (800339c <HAL_I2C_Mem_Read+0x260>)
 800326a:	9300      	str	r3, [sp, #0]
 800326c:	0023      	movs	r3, r4
 800326e:	f000 fc57 	bl	8003b20 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003272:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003274:	68f8      	ldr	r0, [r7, #12]
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	9300      	str	r3, [sp, #0]
 800327a:	0013      	movs	r3, r2
 800327c:	2200      	movs	r2, #0
 800327e:	2104      	movs	r1, #4
 8003280:	f000 fa74 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 8003284:	1e03      	subs	r3, r0, #0
 8003286:	d001      	beq.n	800328c <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8003288:	2301      	movs	r3, #1
 800328a:	e082      	b.n	8003392 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003296:	b2d2      	uxtb	r2, r2
 8003298:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800329e:	1c5a      	adds	r2, r3, #1
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032a8:	3b01      	subs	r3, #1
 80032aa:	b29a      	uxth	r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	3b01      	subs	r3, #1
 80032b8:	b29a      	uxth	r2, r3
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d03a      	beq.n	800333e <HAL_I2C_Mem_Read+0x202>
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d136      	bne.n	800333e <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80032d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80032d2:	68f8      	ldr	r0, [r7, #12]
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	9300      	str	r3, [sp, #0]
 80032d8:	0013      	movs	r3, r2
 80032da:	2200      	movs	r2, #0
 80032dc:	2180      	movs	r1, #128	@ 0x80
 80032de:	f000 fa45 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 80032e2:	1e03      	subs	r3, r0, #0
 80032e4:	d001      	beq.n	80032ea <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e053      	b.n	8003392 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ee:	b29b      	uxth	r3, r3
 80032f0:	2bff      	cmp	r3, #255	@ 0xff
 80032f2:	d911      	bls.n	8003318 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = 1U;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2201      	movs	r2, #1
 80032f8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032fe:	b2da      	uxtb	r2, r3
 8003300:	2380      	movs	r3, #128	@ 0x80
 8003302:	045c      	lsls	r4, r3, #17
 8003304:	230a      	movs	r3, #10
 8003306:	18fb      	adds	r3, r7, r3
 8003308:	8819      	ldrh	r1, [r3, #0]
 800330a:	68f8      	ldr	r0, [r7, #12]
 800330c:	2300      	movs	r3, #0
 800330e:	9300      	str	r3, [sp, #0]
 8003310:	0023      	movs	r3, r4
 8003312:	f000 fc05 	bl	8003b20 <I2C_TransferConfig>
 8003316:	e012      	b.n	800333e <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800331c:	b29a      	uxth	r2, r3
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003326:	b2da      	uxtb	r2, r3
 8003328:	2380      	movs	r3, #128	@ 0x80
 800332a:	049c      	lsls	r4, r3, #18
 800332c:	230a      	movs	r3, #10
 800332e:	18fb      	adds	r3, r7, r3
 8003330:	8819      	ldrh	r1, [r3, #0]
 8003332:	68f8      	ldr	r0, [r7, #12]
 8003334:	2300      	movs	r3, #0
 8003336:	9300      	str	r3, [sp, #0]
 8003338:	0023      	movs	r3, r4
 800333a:	f000 fbf1 	bl	8003b20 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003342:	b29b      	uxth	r3, r3
 8003344:	2b00      	cmp	r3, #0
 8003346:	d194      	bne.n	8003272 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003348:	697a      	ldr	r2, [r7, #20]
 800334a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	0018      	movs	r0, r3
 8003350:	f000 faaa 	bl	80038a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003354:	1e03      	subs	r3, r0, #0
 8003356:	d001      	beq.n	800335c <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e01a      	b.n	8003392 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2220      	movs	r2, #32
 8003362:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	685a      	ldr	r2, [r3, #4]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	490c      	ldr	r1, [pc, #48]	@ (80033a0 <HAL_I2C_Mem_Read+0x264>)
 8003370:	400a      	ands	r2, r1
 8003372:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2241      	movs	r2, #65	@ 0x41
 8003378:	2120      	movs	r1, #32
 800337a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2242      	movs	r2, #66	@ 0x42
 8003380:	2100      	movs	r1, #0
 8003382:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2240      	movs	r2, #64	@ 0x40
 8003388:	2100      	movs	r1, #0
 800338a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800338c:	2300      	movs	r3, #0
 800338e:	e000      	b.n	8003392 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8003390:	2302      	movs	r3, #2
  }
}
 8003392:	0018      	movs	r0, r3
 8003394:	46bd      	mov	sp, r7
 8003396:	b007      	add	sp, #28
 8003398:	bd90      	pop	{r4, r7, pc}
 800339a:	46c0      	nop			@ (mov r8, r8)
 800339c:	80002400 	.word	0x80002400
 80033a0:	fe00e800 	.word	0xfe00e800

080033a4 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b08a      	sub	sp, #40	@ 0x28
 80033a8:	af02      	add	r7, sp, #8
 80033aa:	60f8      	str	r0, [r7, #12]
 80033ac:	607a      	str	r2, [r7, #4]
 80033ae:	603b      	str	r3, [r7, #0]
 80033b0:	230a      	movs	r3, #10
 80033b2:	18fb      	adds	r3, r7, r3
 80033b4:	1c0a      	adds	r2, r1, #0
 80033b6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80033b8:	2300      	movs	r3, #0
 80033ba:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2241      	movs	r2, #65	@ 0x41
 80033c0:	5c9b      	ldrb	r3, [r3, r2]
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	2b20      	cmp	r3, #32
 80033c6:	d000      	beq.n	80033ca <HAL_I2C_IsDeviceReady+0x26>
 80033c8:	e0df      	b.n	800358a <HAL_I2C_IsDeviceReady+0x1e6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	699a      	ldr	r2, [r3, #24]
 80033d0:	2380      	movs	r3, #128	@ 0x80
 80033d2:	021b      	lsls	r3, r3, #8
 80033d4:	401a      	ands	r2, r3
 80033d6:	2380      	movs	r3, #128	@ 0x80
 80033d8:	021b      	lsls	r3, r3, #8
 80033da:	429a      	cmp	r2, r3
 80033dc:	d101      	bne.n	80033e2 <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 80033de:	2302      	movs	r3, #2
 80033e0:	e0d4      	b.n	800358c <HAL_I2C_IsDeviceReady+0x1e8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2240      	movs	r2, #64	@ 0x40
 80033e6:	5c9b      	ldrb	r3, [r3, r2]
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d101      	bne.n	80033f0 <HAL_I2C_IsDeviceReady+0x4c>
 80033ec:	2302      	movs	r3, #2
 80033ee:	e0cd      	b.n	800358c <HAL_I2C_IsDeviceReady+0x1e8>
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2240      	movs	r2, #64	@ 0x40
 80033f4:	2101      	movs	r1, #1
 80033f6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2241      	movs	r2, #65	@ 0x41
 80033fc:	2124      	movs	r1, #36	@ 0x24
 80033fe:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	2b01      	cmp	r3, #1
 800340c:	d107      	bne.n	800341e <HAL_I2C_IsDeviceReady+0x7a>
 800340e:	230a      	movs	r3, #10
 8003410:	18fb      	adds	r3, r7, r3
 8003412:	881b      	ldrh	r3, [r3, #0]
 8003414:	059b      	lsls	r3, r3, #22
 8003416:	0d9b      	lsrs	r3, r3, #22
 8003418:	4a5e      	ldr	r2, [pc, #376]	@ (8003594 <HAL_I2C_IsDeviceReady+0x1f0>)
 800341a:	431a      	orrs	r2, r3
 800341c:	e006      	b.n	800342c <HAL_I2C_IsDeviceReady+0x88>
 800341e:	230a      	movs	r3, #10
 8003420:	18fb      	adds	r3, r7, r3
 8003422:	881b      	ldrh	r3, [r3, #0]
 8003424:	059b      	lsls	r3, r3, #22
 8003426:	0d9b      	lsrs	r3, r3, #22
 8003428:	4a5b      	ldr	r2, [pc, #364]	@ (8003598 <HAL_I2C_IsDeviceReady+0x1f4>)
 800342a:	431a      	orrs	r2, r3
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8003432:	f7ff f8cf 	bl	80025d4 <HAL_GetTick>
 8003436:	0003      	movs	r3, r0
 8003438:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	699b      	ldr	r3, [r3, #24]
 8003440:	2220      	movs	r2, #32
 8003442:	4013      	ands	r3, r2
 8003444:	3b20      	subs	r3, #32
 8003446:	425a      	negs	r2, r3
 8003448:	4153      	adcs	r3, r2
 800344a:	b2da      	uxtb	r2, r3
 800344c:	231f      	movs	r3, #31
 800344e:	18fb      	adds	r3, r7, r3
 8003450:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	699b      	ldr	r3, [r3, #24]
 8003458:	2210      	movs	r2, #16
 800345a:	4013      	ands	r3, r2
 800345c:	3b10      	subs	r3, #16
 800345e:	425a      	negs	r2, r3
 8003460:	4153      	adcs	r3, r2
 8003462:	b2da      	uxtb	r2, r3
 8003464:	231e      	movs	r3, #30
 8003466:	18fb      	adds	r3, r7, r3
 8003468:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800346a:	e035      	b.n	80034d8 <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	3301      	adds	r3, #1
 8003470:	d01a      	beq.n	80034a8 <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003472:	f7ff f8af 	bl	80025d4 <HAL_GetTick>
 8003476:	0002      	movs	r2, r0
 8003478:	69bb      	ldr	r3, [r7, #24]
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	683a      	ldr	r2, [r7, #0]
 800347e:	429a      	cmp	r2, r3
 8003480:	d302      	bcc.n	8003488 <HAL_I2C_IsDeviceReady+0xe4>
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d10f      	bne.n	80034a8 <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2241      	movs	r2, #65	@ 0x41
 800348c:	2120      	movs	r1, #32
 800348e:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003494:	2220      	movs	r2, #32
 8003496:	431a      	orrs	r2, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2240      	movs	r2, #64	@ 0x40
 80034a0:	2100      	movs	r1, #0
 80034a2:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e071      	b.n	800358c <HAL_I2C_IsDeviceReady+0x1e8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	699b      	ldr	r3, [r3, #24]
 80034ae:	2220      	movs	r2, #32
 80034b0:	4013      	ands	r3, r2
 80034b2:	3b20      	subs	r3, #32
 80034b4:	425a      	negs	r2, r3
 80034b6:	4153      	adcs	r3, r2
 80034b8:	b2da      	uxtb	r2, r3
 80034ba:	231f      	movs	r3, #31
 80034bc:	18fb      	adds	r3, r7, r3
 80034be:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	699b      	ldr	r3, [r3, #24]
 80034c6:	2210      	movs	r2, #16
 80034c8:	4013      	ands	r3, r2
 80034ca:	3b10      	subs	r3, #16
 80034cc:	425a      	negs	r2, r3
 80034ce:	4153      	adcs	r3, r2
 80034d0:	b2da      	uxtb	r2, r3
 80034d2:	231e      	movs	r3, #30
 80034d4:	18fb      	adds	r3, r7, r3
 80034d6:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80034d8:	231f      	movs	r3, #31
 80034da:	18fb      	adds	r3, r7, r3
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d104      	bne.n	80034ec <HAL_I2C_IsDeviceReady+0x148>
 80034e2:	231e      	movs	r3, #30
 80034e4:	18fb      	adds	r3, r7, r3
 80034e6:	781b      	ldrb	r3, [r3, #0]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d0bf      	beq.n	800346c <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	699b      	ldr	r3, [r3, #24]
 80034f2:	2210      	movs	r2, #16
 80034f4:	4013      	ands	r3, r2
 80034f6:	2b10      	cmp	r3, #16
 80034f8:	d01a      	beq.n	8003530 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80034fa:	683a      	ldr	r2, [r7, #0]
 80034fc:	68f8      	ldr	r0, [r7, #12]
 80034fe:	69bb      	ldr	r3, [r7, #24]
 8003500:	9300      	str	r3, [sp, #0]
 8003502:	0013      	movs	r3, r2
 8003504:	2200      	movs	r2, #0
 8003506:	2120      	movs	r1, #32
 8003508:	f000 f930 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 800350c:	1e03      	subs	r3, r0, #0
 800350e:	d001      	beq.n	8003514 <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e03b      	b.n	800358c <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	2220      	movs	r2, #32
 800351a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2241      	movs	r2, #65	@ 0x41
 8003520:	2120      	movs	r1, #32
 8003522:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2240      	movs	r2, #64	@ 0x40
 8003528:	2100      	movs	r1, #0
 800352a:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 800352c:	2300      	movs	r3, #0
 800352e:	e02d      	b.n	800358c <HAL_I2C_IsDeviceReady+0x1e8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003530:	683a      	ldr	r2, [r7, #0]
 8003532:	68f8      	ldr	r0, [r7, #12]
 8003534:	69bb      	ldr	r3, [r7, #24]
 8003536:	9300      	str	r3, [sp, #0]
 8003538:	0013      	movs	r3, r2
 800353a:	2200      	movs	r2, #0
 800353c:	2120      	movs	r1, #32
 800353e:	f000 f915 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 8003542:	1e03      	subs	r3, r0, #0
 8003544:	d001      	beq.n	800354a <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e020      	b.n	800358c <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2210      	movs	r2, #16
 8003550:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2220      	movs	r2, #32
 8003558:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	3301      	adds	r3, #1
 800355e:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	687a      	ldr	r2, [r7, #4]
 8003564:	429a      	cmp	r2, r3
 8003566:	d900      	bls.n	800356a <HAL_I2C_IsDeviceReady+0x1c6>
 8003568:	e74d      	b.n	8003406 <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2241      	movs	r2, #65	@ 0x41
 800356e:	2120      	movs	r1, #32
 8003570:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003576:	2220      	movs	r2, #32
 8003578:	431a      	orrs	r2, r3
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2240      	movs	r2, #64	@ 0x40
 8003582:	2100      	movs	r1, #0
 8003584:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e000      	b.n	800358c <HAL_I2C_IsDeviceReady+0x1e8>
  }
  else
  {
    return HAL_BUSY;
 800358a:	2302      	movs	r3, #2
  }
}
 800358c:	0018      	movs	r0, r3
 800358e:	46bd      	mov	sp, r7
 8003590:	b008      	add	sp, #32
 8003592:	bd80      	pop	{r7, pc}
 8003594:	02002000 	.word	0x02002000
 8003598:	02002800 	.word	0x02002800

0800359c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800359c:	b5b0      	push	{r4, r5, r7, lr}
 800359e:	b086      	sub	sp, #24
 80035a0:	af02      	add	r7, sp, #8
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	000c      	movs	r4, r1
 80035a6:	0010      	movs	r0, r2
 80035a8:	0019      	movs	r1, r3
 80035aa:	250a      	movs	r5, #10
 80035ac:	197b      	adds	r3, r7, r5
 80035ae:	1c22      	adds	r2, r4, #0
 80035b0:	801a      	strh	r2, [r3, #0]
 80035b2:	2308      	movs	r3, #8
 80035b4:	18fb      	adds	r3, r7, r3
 80035b6:	1c02      	adds	r2, r0, #0
 80035b8:	801a      	strh	r2, [r3, #0]
 80035ba:	1dbb      	adds	r3, r7, #6
 80035bc:	1c0a      	adds	r2, r1, #0
 80035be:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80035c0:	1dbb      	adds	r3, r7, #6
 80035c2:	881b      	ldrh	r3, [r3, #0]
 80035c4:	b2da      	uxtb	r2, r3
 80035c6:	2380      	movs	r3, #128	@ 0x80
 80035c8:	045c      	lsls	r4, r3, #17
 80035ca:	197b      	adds	r3, r7, r5
 80035cc:	8819      	ldrh	r1, [r3, #0]
 80035ce:	68f8      	ldr	r0, [r7, #12]
 80035d0:	4b23      	ldr	r3, [pc, #140]	@ (8003660 <I2C_RequestMemoryWrite+0xc4>)
 80035d2:	9300      	str	r3, [sp, #0]
 80035d4:	0023      	movs	r3, r4
 80035d6:	f000 faa3 	bl	8003b20 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035dc:	6a39      	ldr	r1, [r7, #32]
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	0018      	movs	r0, r3
 80035e2:	f000 f91b 	bl	800381c <I2C_WaitOnTXISFlagUntilTimeout>
 80035e6:	1e03      	subs	r3, r0, #0
 80035e8:	d001      	beq.n	80035ee <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e033      	b.n	8003656 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035ee:	1dbb      	adds	r3, r7, #6
 80035f0:	881b      	ldrh	r3, [r3, #0]
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d107      	bne.n	8003606 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80035f6:	2308      	movs	r3, #8
 80035f8:	18fb      	adds	r3, r7, r3
 80035fa:	881b      	ldrh	r3, [r3, #0]
 80035fc:	b2da      	uxtb	r2, r3
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	629a      	str	r2, [r3, #40]	@ 0x28
 8003604:	e019      	b.n	800363a <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003606:	2308      	movs	r3, #8
 8003608:	18fb      	adds	r3, r7, r3
 800360a:	881b      	ldrh	r3, [r3, #0]
 800360c:	0a1b      	lsrs	r3, r3, #8
 800360e:	b29b      	uxth	r3, r3
 8003610:	b2da      	uxtb	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003618:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800361a:	6a39      	ldr	r1, [r7, #32]
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	0018      	movs	r0, r3
 8003620:	f000 f8fc 	bl	800381c <I2C_WaitOnTXISFlagUntilTimeout>
 8003624:	1e03      	subs	r3, r0, #0
 8003626:	d001      	beq.n	800362c <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e014      	b.n	8003656 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800362c:	2308      	movs	r3, #8
 800362e:	18fb      	adds	r3, r7, r3
 8003630:	881b      	ldrh	r3, [r3, #0]
 8003632:	b2da      	uxtb	r2, r3
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800363a:	6a3a      	ldr	r2, [r7, #32]
 800363c:	68f8      	ldr	r0, [r7, #12]
 800363e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003640:	9300      	str	r3, [sp, #0]
 8003642:	0013      	movs	r3, r2
 8003644:	2200      	movs	r2, #0
 8003646:	2180      	movs	r1, #128	@ 0x80
 8003648:	f000 f890 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 800364c:	1e03      	subs	r3, r0, #0
 800364e:	d001      	beq.n	8003654 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	e000      	b.n	8003656 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8003654:	2300      	movs	r3, #0
}
 8003656:	0018      	movs	r0, r3
 8003658:	46bd      	mov	sp, r7
 800365a:	b004      	add	sp, #16
 800365c:	bdb0      	pop	{r4, r5, r7, pc}
 800365e:	46c0      	nop			@ (mov r8, r8)
 8003660:	80002000 	.word	0x80002000

08003664 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003664:	b5b0      	push	{r4, r5, r7, lr}
 8003666:	b086      	sub	sp, #24
 8003668:	af02      	add	r7, sp, #8
 800366a:	60f8      	str	r0, [r7, #12]
 800366c:	000c      	movs	r4, r1
 800366e:	0010      	movs	r0, r2
 8003670:	0019      	movs	r1, r3
 8003672:	250a      	movs	r5, #10
 8003674:	197b      	adds	r3, r7, r5
 8003676:	1c22      	adds	r2, r4, #0
 8003678:	801a      	strh	r2, [r3, #0]
 800367a:	2308      	movs	r3, #8
 800367c:	18fb      	adds	r3, r7, r3
 800367e:	1c02      	adds	r2, r0, #0
 8003680:	801a      	strh	r2, [r3, #0]
 8003682:	1dbb      	adds	r3, r7, #6
 8003684:	1c0a      	adds	r2, r1, #0
 8003686:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003688:	1dbb      	adds	r3, r7, #6
 800368a:	881b      	ldrh	r3, [r3, #0]
 800368c:	b2da      	uxtb	r2, r3
 800368e:	197b      	adds	r3, r7, r5
 8003690:	8819      	ldrh	r1, [r3, #0]
 8003692:	68f8      	ldr	r0, [r7, #12]
 8003694:	4b23      	ldr	r3, [pc, #140]	@ (8003724 <I2C_RequestMemoryRead+0xc0>)
 8003696:	9300      	str	r3, [sp, #0]
 8003698:	2300      	movs	r3, #0
 800369a:	f000 fa41 	bl	8003b20 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800369e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036a0:	6a39      	ldr	r1, [r7, #32]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	0018      	movs	r0, r3
 80036a6:	f000 f8b9 	bl	800381c <I2C_WaitOnTXISFlagUntilTimeout>
 80036aa:	1e03      	subs	r3, r0, #0
 80036ac:	d001      	beq.n	80036b2 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	e033      	b.n	800371a <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80036b2:	1dbb      	adds	r3, r7, #6
 80036b4:	881b      	ldrh	r3, [r3, #0]
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d107      	bne.n	80036ca <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80036ba:	2308      	movs	r3, #8
 80036bc:	18fb      	adds	r3, r7, r3
 80036be:	881b      	ldrh	r3, [r3, #0]
 80036c0:	b2da      	uxtb	r2, r3
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	629a      	str	r2, [r3, #40]	@ 0x28
 80036c8:	e019      	b.n	80036fe <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80036ca:	2308      	movs	r3, #8
 80036cc:	18fb      	adds	r3, r7, r3
 80036ce:	881b      	ldrh	r3, [r3, #0]
 80036d0:	0a1b      	lsrs	r3, r3, #8
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	b2da      	uxtb	r2, r3
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80036dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036de:	6a39      	ldr	r1, [r7, #32]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	0018      	movs	r0, r3
 80036e4:	f000 f89a 	bl	800381c <I2C_WaitOnTXISFlagUntilTimeout>
 80036e8:	1e03      	subs	r3, r0, #0
 80036ea:	d001      	beq.n	80036f0 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e014      	b.n	800371a <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80036f0:	2308      	movs	r3, #8
 80036f2:	18fb      	adds	r3, r7, r3
 80036f4:	881b      	ldrh	r3, [r3, #0]
 80036f6:	b2da      	uxtb	r2, r3
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80036fe:	6a3a      	ldr	r2, [r7, #32]
 8003700:	68f8      	ldr	r0, [r7, #12]
 8003702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003704:	9300      	str	r3, [sp, #0]
 8003706:	0013      	movs	r3, r2
 8003708:	2200      	movs	r2, #0
 800370a:	2140      	movs	r1, #64	@ 0x40
 800370c:	f000 f82e 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 8003710:	1e03      	subs	r3, r0, #0
 8003712:	d001      	beq.n	8003718 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	e000      	b.n	800371a <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8003718:	2300      	movs	r3, #0
}
 800371a:	0018      	movs	r0, r3
 800371c:	46bd      	mov	sp, r7
 800371e:	b004      	add	sp, #16
 8003720:	bdb0      	pop	{r4, r5, r7, pc}
 8003722:	46c0      	nop			@ (mov r8, r8)
 8003724:	80002000 	.word	0x80002000

08003728 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	699b      	ldr	r3, [r3, #24]
 8003736:	2202      	movs	r2, #2
 8003738:	4013      	ands	r3, r2
 800373a:	2b02      	cmp	r3, #2
 800373c:	d103      	bne.n	8003746 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2200      	movs	r2, #0
 8003744:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	699b      	ldr	r3, [r3, #24]
 800374c:	2201      	movs	r2, #1
 800374e:	4013      	ands	r3, r2
 8003750:	2b01      	cmp	r3, #1
 8003752:	d007      	beq.n	8003764 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	699a      	ldr	r2, [r3, #24]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	2101      	movs	r1, #1
 8003760:	430a      	orrs	r2, r1
 8003762:	619a      	str	r2, [r3, #24]
  }
}
 8003764:	46c0      	nop			@ (mov r8, r8)
 8003766:	46bd      	mov	sp, r7
 8003768:	b002      	add	sp, #8
 800376a:	bd80      	pop	{r7, pc}

0800376c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af00      	add	r7, sp, #0
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	60b9      	str	r1, [r7, #8]
 8003776:	603b      	str	r3, [r7, #0]
 8003778:	1dfb      	adds	r3, r7, #7
 800377a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800377c:	e03a      	b.n	80037f4 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800377e:	69ba      	ldr	r2, [r7, #24]
 8003780:	6839      	ldr	r1, [r7, #0]
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	0018      	movs	r0, r3
 8003786:	f000 f8d3 	bl	8003930 <I2C_IsErrorOccurred>
 800378a:	1e03      	subs	r3, r0, #0
 800378c:	d001      	beq.n	8003792 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e040      	b.n	8003814 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	3301      	adds	r3, #1
 8003796:	d02d      	beq.n	80037f4 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003798:	f7fe ff1c 	bl	80025d4 <HAL_GetTick>
 800379c:	0002      	movs	r2, r0
 800379e:	69bb      	ldr	r3, [r7, #24]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	683a      	ldr	r2, [r7, #0]
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d302      	bcc.n	80037ae <I2C_WaitOnFlagUntilTimeout+0x42>
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d122      	bne.n	80037f4 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	699b      	ldr	r3, [r3, #24]
 80037b4:	68ba      	ldr	r2, [r7, #8]
 80037b6:	4013      	ands	r3, r2
 80037b8:	68ba      	ldr	r2, [r7, #8]
 80037ba:	1ad3      	subs	r3, r2, r3
 80037bc:	425a      	negs	r2, r3
 80037be:	4153      	adcs	r3, r2
 80037c0:	b2db      	uxtb	r3, r3
 80037c2:	001a      	movs	r2, r3
 80037c4:	1dfb      	adds	r3, r7, #7
 80037c6:	781b      	ldrb	r3, [r3, #0]
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d113      	bne.n	80037f4 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037d0:	2220      	movs	r2, #32
 80037d2:	431a      	orrs	r2, r3
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2241      	movs	r2, #65	@ 0x41
 80037dc:	2120      	movs	r1, #32
 80037de:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2242      	movs	r2, #66	@ 0x42
 80037e4:	2100      	movs	r1, #0
 80037e6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2240      	movs	r2, #64	@ 0x40
 80037ec:	2100      	movs	r1, #0
 80037ee:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	e00f      	b.n	8003814 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	699b      	ldr	r3, [r3, #24]
 80037fa:	68ba      	ldr	r2, [r7, #8]
 80037fc:	4013      	ands	r3, r2
 80037fe:	68ba      	ldr	r2, [r7, #8]
 8003800:	1ad3      	subs	r3, r2, r3
 8003802:	425a      	negs	r2, r3
 8003804:	4153      	adcs	r3, r2
 8003806:	b2db      	uxtb	r3, r3
 8003808:	001a      	movs	r2, r3
 800380a:	1dfb      	adds	r3, r7, #7
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	429a      	cmp	r2, r3
 8003810:	d0b5      	beq.n	800377e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003812:	2300      	movs	r3, #0
}
 8003814:	0018      	movs	r0, r3
 8003816:	46bd      	mov	sp, r7
 8003818:	b004      	add	sp, #16
 800381a:	bd80      	pop	{r7, pc}

0800381c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af00      	add	r7, sp, #0
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003828:	e032      	b.n	8003890 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	68b9      	ldr	r1, [r7, #8]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	0018      	movs	r0, r3
 8003832:	f000 f87d 	bl	8003930 <I2C_IsErrorOccurred>
 8003836:	1e03      	subs	r3, r0, #0
 8003838:	d001      	beq.n	800383e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e030      	b.n	80038a0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	3301      	adds	r3, #1
 8003842:	d025      	beq.n	8003890 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003844:	f7fe fec6 	bl	80025d4 <HAL_GetTick>
 8003848:	0002      	movs	r2, r0
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	68ba      	ldr	r2, [r7, #8]
 8003850:	429a      	cmp	r2, r3
 8003852:	d302      	bcc.n	800385a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d11a      	bne.n	8003890 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	699b      	ldr	r3, [r3, #24]
 8003860:	2202      	movs	r2, #2
 8003862:	4013      	ands	r3, r2
 8003864:	2b02      	cmp	r3, #2
 8003866:	d013      	beq.n	8003890 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800386c:	2220      	movs	r2, #32
 800386e:	431a      	orrs	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2241      	movs	r2, #65	@ 0x41
 8003878:	2120      	movs	r1, #32
 800387a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2242      	movs	r2, #66	@ 0x42
 8003880:	2100      	movs	r1, #0
 8003882:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2240      	movs	r2, #64	@ 0x40
 8003888:	2100      	movs	r1, #0
 800388a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e007      	b.n	80038a0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	699b      	ldr	r3, [r3, #24]
 8003896:	2202      	movs	r2, #2
 8003898:	4013      	ands	r3, r2
 800389a:	2b02      	cmp	r3, #2
 800389c:	d1c5      	bne.n	800382a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800389e:	2300      	movs	r3, #0
}
 80038a0:	0018      	movs	r0, r3
 80038a2:	46bd      	mov	sp, r7
 80038a4:	b004      	add	sp, #16
 80038a6:	bd80      	pop	{r7, pc}

080038a8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	60f8      	str	r0, [r7, #12]
 80038b0:	60b9      	str	r1, [r7, #8]
 80038b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038b4:	e02f      	b.n	8003916 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	68b9      	ldr	r1, [r7, #8]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	0018      	movs	r0, r3
 80038be:	f000 f837 	bl	8003930 <I2C_IsErrorOccurred>
 80038c2:	1e03      	subs	r3, r0, #0
 80038c4:	d001      	beq.n	80038ca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e02d      	b.n	8003926 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038ca:	f7fe fe83 	bl	80025d4 <HAL_GetTick>
 80038ce:	0002      	movs	r2, r0
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	68ba      	ldr	r2, [r7, #8]
 80038d6:	429a      	cmp	r2, r3
 80038d8:	d302      	bcc.n	80038e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d11a      	bne.n	8003916 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	699b      	ldr	r3, [r3, #24]
 80038e6:	2220      	movs	r2, #32
 80038e8:	4013      	ands	r3, r2
 80038ea:	2b20      	cmp	r3, #32
 80038ec:	d013      	beq.n	8003916 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038f2:	2220      	movs	r2, #32
 80038f4:	431a      	orrs	r2, r3
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2241      	movs	r2, #65	@ 0x41
 80038fe:	2120      	movs	r1, #32
 8003900:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2242      	movs	r2, #66	@ 0x42
 8003906:	2100      	movs	r1, #0
 8003908:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2240      	movs	r2, #64	@ 0x40
 800390e:	2100      	movs	r1, #0
 8003910:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e007      	b.n	8003926 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	699b      	ldr	r3, [r3, #24]
 800391c:	2220      	movs	r2, #32
 800391e:	4013      	ands	r3, r2
 8003920:	2b20      	cmp	r3, #32
 8003922:	d1c8      	bne.n	80038b6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003924:	2300      	movs	r3, #0
}
 8003926:	0018      	movs	r0, r3
 8003928:	46bd      	mov	sp, r7
 800392a:	b004      	add	sp, #16
 800392c:	bd80      	pop	{r7, pc}
	...

08003930 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b08a      	sub	sp, #40	@ 0x28
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800393c:	2327      	movs	r3, #39	@ 0x27
 800393e:	18fb      	adds	r3, r7, r3
 8003940:	2200      	movs	r2, #0
 8003942:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	699b      	ldr	r3, [r3, #24]
 800394a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800394c:	2300      	movs	r3, #0
 800394e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003954:	69bb      	ldr	r3, [r7, #24]
 8003956:	2210      	movs	r2, #16
 8003958:	4013      	ands	r3, r2
 800395a:	d100      	bne.n	800395e <I2C_IsErrorOccurred+0x2e>
 800395c:	e079      	b.n	8003a52 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2210      	movs	r2, #16
 8003964:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003966:	e057      	b.n	8003a18 <I2C_IsErrorOccurred+0xe8>
 8003968:	2227      	movs	r2, #39	@ 0x27
 800396a:	18bb      	adds	r3, r7, r2
 800396c:	18ba      	adds	r2, r7, r2
 800396e:	7812      	ldrb	r2, [r2, #0]
 8003970:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	3301      	adds	r3, #1
 8003976:	d04f      	beq.n	8003a18 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003978:	f7fe fe2c 	bl	80025d4 <HAL_GetTick>
 800397c:	0002      	movs	r2, r0
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	68ba      	ldr	r2, [r7, #8]
 8003984:	429a      	cmp	r2, r3
 8003986:	d302      	bcc.n	800398e <I2C_IsErrorOccurred+0x5e>
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d144      	bne.n	8003a18 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	685a      	ldr	r2, [r3, #4]
 8003994:	2380      	movs	r3, #128	@ 0x80
 8003996:	01db      	lsls	r3, r3, #7
 8003998:	4013      	ands	r3, r2
 800399a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800399c:	2013      	movs	r0, #19
 800399e:	183b      	adds	r3, r7, r0
 80039a0:	68fa      	ldr	r2, [r7, #12]
 80039a2:	2142      	movs	r1, #66	@ 0x42
 80039a4:	5c52      	ldrb	r2, [r2, r1]
 80039a6:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	699a      	ldr	r2, [r3, #24]
 80039ae:	2380      	movs	r3, #128	@ 0x80
 80039b0:	021b      	lsls	r3, r3, #8
 80039b2:	401a      	ands	r2, r3
 80039b4:	2380      	movs	r3, #128	@ 0x80
 80039b6:	021b      	lsls	r3, r3, #8
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d126      	bne.n	8003a0a <I2C_IsErrorOccurred+0xda>
 80039bc:	697a      	ldr	r2, [r7, #20]
 80039be:	2380      	movs	r3, #128	@ 0x80
 80039c0:	01db      	lsls	r3, r3, #7
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d021      	beq.n	8003a0a <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80039c6:	183b      	adds	r3, r7, r0
 80039c8:	781b      	ldrb	r3, [r3, #0]
 80039ca:	2b20      	cmp	r3, #32
 80039cc:	d01d      	beq.n	8003a0a <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	685a      	ldr	r2, [r3, #4]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	2180      	movs	r1, #128	@ 0x80
 80039da:	01c9      	lsls	r1, r1, #7
 80039dc:	430a      	orrs	r2, r1
 80039de:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80039e0:	f7fe fdf8 	bl	80025d4 <HAL_GetTick>
 80039e4:	0003      	movs	r3, r0
 80039e6:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039e8:	e00f      	b.n	8003a0a <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80039ea:	f7fe fdf3 	bl	80025d4 <HAL_GetTick>
 80039ee:	0002      	movs	r2, r0
 80039f0:	69fb      	ldr	r3, [r7, #28]
 80039f2:	1ad3      	subs	r3, r2, r3
 80039f4:	2b19      	cmp	r3, #25
 80039f6:	d908      	bls.n	8003a0a <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80039f8:	6a3b      	ldr	r3, [r7, #32]
 80039fa:	2220      	movs	r2, #32
 80039fc:	4313      	orrs	r3, r2
 80039fe:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003a00:	2327      	movs	r3, #39	@ 0x27
 8003a02:	18fb      	adds	r3, r7, r3
 8003a04:	2201      	movs	r2, #1
 8003a06:	701a      	strb	r2, [r3, #0]

              break;
 8003a08:	e006      	b.n	8003a18 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	699b      	ldr	r3, [r3, #24]
 8003a10:	2220      	movs	r2, #32
 8003a12:	4013      	ands	r3, r2
 8003a14:	2b20      	cmp	r3, #32
 8003a16:	d1e8      	bne.n	80039ea <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	699b      	ldr	r3, [r3, #24]
 8003a1e:	2220      	movs	r2, #32
 8003a20:	4013      	ands	r3, r2
 8003a22:	2b20      	cmp	r3, #32
 8003a24:	d004      	beq.n	8003a30 <I2C_IsErrorOccurred+0x100>
 8003a26:	2327      	movs	r3, #39	@ 0x27
 8003a28:	18fb      	adds	r3, r7, r3
 8003a2a:	781b      	ldrb	r3, [r3, #0]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d09b      	beq.n	8003968 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003a30:	2327      	movs	r3, #39	@ 0x27
 8003a32:	18fb      	adds	r3, r7, r3
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d103      	bne.n	8003a42 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	2220      	movs	r2, #32
 8003a40:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003a42:	6a3b      	ldr	r3, [r7, #32]
 8003a44:	2204      	movs	r2, #4
 8003a46:	4313      	orrs	r3, r2
 8003a48:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003a4a:	2327      	movs	r3, #39	@ 0x27
 8003a4c:	18fb      	adds	r3, r7, r3
 8003a4e:	2201      	movs	r2, #1
 8003a50:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	699b      	ldr	r3, [r3, #24]
 8003a58:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003a5a:	69ba      	ldr	r2, [r7, #24]
 8003a5c:	2380      	movs	r3, #128	@ 0x80
 8003a5e:	005b      	lsls	r3, r3, #1
 8003a60:	4013      	ands	r3, r2
 8003a62:	d00c      	beq.n	8003a7e <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003a64:	6a3b      	ldr	r3, [r7, #32]
 8003a66:	2201      	movs	r2, #1
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	2280      	movs	r2, #128	@ 0x80
 8003a72:	0052      	lsls	r2, r2, #1
 8003a74:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a76:	2327      	movs	r3, #39	@ 0x27
 8003a78:	18fb      	adds	r3, r7, r3
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003a7e:	69ba      	ldr	r2, [r7, #24]
 8003a80:	2380      	movs	r3, #128	@ 0x80
 8003a82:	00db      	lsls	r3, r3, #3
 8003a84:	4013      	ands	r3, r2
 8003a86:	d00c      	beq.n	8003aa2 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003a88:	6a3b      	ldr	r3, [r7, #32]
 8003a8a:	2208      	movs	r2, #8
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	2280      	movs	r2, #128	@ 0x80
 8003a96:	00d2      	lsls	r2, r2, #3
 8003a98:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a9a:	2327      	movs	r3, #39	@ 0x27
 8003a9c:	18fb      	adds	r3, r7, r3
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003aa2:	69ba      	ldr	r2, [r7, #24]
 8003aa4:	2380      	movs	r3, #128	@ 0x80
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	d00c      	beq.n	8003ac6 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003aac:	6a3b      	ldr	r3, [r7, #32]
 8003aae:	2202      	movs	r2, #2
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	2280      	movs	r2, #128	@ 0x80
 8003aba:	0092      	lsls	r2, r2, #2
 8003abc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003abe:	2327      	movs	r3, #39	@ 0x27
 8003ac0:	18fb      	adds	r3, r7, r3
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8003ac6:	2327      	movs	r3, #39	@ 0x27
 8003ac8:	18fb      	adds	r3, r7, r3
 8003aca:	781b      	ldrb	r3, [r3, #0]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d01d      	beq.n	8003b0c <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	0018      	movs	r0, r3
 8003ad4:	f7ff fe28 	bl	8003728 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	685a      	ldr	r2, [r3, #4]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	490e      	ldr	r1, [pc, #56]	@ (8003b1c <I2C_IsErrorOccurred+0x1ec>)
 8003ae4:	400a      	ands	r2, r1
 8003ae6:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003aec:	6a3b      	ldr	r3, [r7, #32]
 8003aee:	431a      	orrs	r2, r3
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2241      	movs	r2, #65	@ 0x41
 8003af8:	2120      	movs	r1, #32
 8003afa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2242      	movs	r2, #66	@ 0x42
 8003b00:	2100      	movs	r1, #0
 8003b02:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2240      	movs	r2, #64	@ 0x40
 8003b08:	2100      	movs	r1, #0
 8003b0a:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8003b0c:	2327      	movs	r3, #39	@ 0x27
 8003b0e:	18fb      	adds	r3, r7, r3
 8003b10:	781b      	ldrb	r3, [r3, #0]
}
 8003b12:	0018      	movs	r0, r3
 8003b14:	46bd      	mov	sp, r7
 8003b16:	b00a      	add	sp, #40	@ 0x28
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	46c0      	nop			@ (mov r8, r8)
 8003b1c:	fe00e800 	.word	0xfe00e800

08003b20 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003b20:	b590      	push	{r4, r7, lr}
 8003b22:	b087      	sub	sp, #28
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	0008      	movs	r0, r1
 8003b2a:	0011      	movs	r1, r2
 8003b2c:	607b      	str	r3, [r7, #4]
 8003b2e:	240a      	movs	r4, #10
 8003b30:	193b      	adds	r3, r7, r4
 8003b32:	1c02      	adds	r2, r0, #0
 8003b34:	801a      	strh	r2, [r3, #0]
 8003b36:	2009      	movs	r0, #9
 8003b38:	183b      	adds	r3, r7, r0
 8003b3a:	1c0a      	adds	r2, r1, #0
 8003b3c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b3e:	193b      	adds	r3, r7, r4
 8003b40:	881b      	ldrh	r3, [r3, #0]
 8003b42:	059b      	lsls	r3, r3, #22
 8003b44:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003b46:	183b      	adds	r3, r7, r0
 8003b48:	781b      	ldrb	r3, [r3, #0]
 8003b4a:	0419      	lsls	r1, r3, #16
 8003b4c:	23ff      	movs	r3, #255	@ 0xff
 8003b4e:	041b      	lsls	r3, r3, #16
 8003b50:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b52:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	005b      	lsls	r3, r3, #1
 8003b5e:	085b      	lsrs	r3, r3, #1
 8003b60:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003b6a:	0d51      	lsrs	r1, r2, #21
 8003b6c:	2280      	movs	r2, #128	@ 0x80
 8003b6e:	00d2      	lsls	r2, r2, #3
 8003b70:	400a      	ands	r2, r1
 8003b72:	4907      	ldr	r1, [pc, #28]	@ (8003b90 <I2C_TransferConfig+0x70>)
 8003b74:	430a      	orrs	r2, r1
 8003b76:	43d2      	mvns	r2, r2
 8003b78:	401a      	ands	r2, r3
 8003b7a:	0011      	movs	r1, r2
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	697a      	ldr	r2, [r7, #20]
 8003b82:	430a      	orrs	r2, r1
 8003b84:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003b86:	46c0      	nop			@ (mov r8, r8)
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	b007      	add	sp, #28
 8003b8c:	bd90      	pop	{r4, r7, pc}
 8003b8e:	46c0      	nop			@ (mov r8, r8)
 8003b90:	03ff63ff 	.word	0x03ff63ff

08003b94 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b082      	sub	sp, #8
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
 8003b9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2241      	movs	r2, #65	@ 0x41
 8003ba2:	5c9b      	ldrb	r3, [r3, r2]
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	2b20      	cmp	r3, #32
 8003ba8:	d138      	bne.n	8003c1c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2240      	movs	r2, #64	@ 0x40
 8003bae:	5c9b      	ldrb	r3, [r3, r2]
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d101      	bne.n	8003bb8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003bb4:	2302      	movs	r3, #2
 8003bb6:	e032      	b.n	8003c1e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2240      	movs	r2, #64	@ 0x40
 8003bbc:	2101      	movs	r1, #1
 8003bbe:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2241      	movs	r2, #65	@ 0x41
 8003bc4:	2124      	movs	r1, #36	@ 0x24
 8003bc6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	2101      	movs	r1, #1
 8003bd4:	438a      	bics	r2, r1
 8003bd6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4911      	ldr	r1, [pc, #68]	@ (8003c28 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003be4:	400a      	ands	r2, r1
 8003be6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	6819      	ldr	r1, [r3, #0]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	683a      	ldr	r2, [r7, #0]
 8003bf4:	430a      	orrs	r2, r1
 8003bf6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	2101      	movs	r1, #1
 8003c04:	430a      	orrs	r2, r1
 8003c06:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2241      	movs	r2, #65	@ 0x41
 8003c0c:	2120      	movs	r1, #32
 8003c0e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2240      	movs	r2, #64	@ 0x40
 8003c14:	2100      	movs	r1, #0
 8003c16:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	e000      	b.n	8003c1e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003c1c:	2302      	movs	r3, #2
  }
}
 8003c1e:	0018      	movs	r0, r3
 8003c20:	46bd      	mov	sp, r7
 8003c22:	b002      	add	sp, #8
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	46c0      	nop			@ (mov r8, r8)
 8003c28:	ffffefff 	.word	0xffffefff

08003c2c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2241      	movs	r2, #65	@ 0x41
 8003c3a:	5c9b      	ldrb	r3, [r3, r2]
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	2b20      	cmp	r3, #32
 8003c40:	d139      	bne.n	8003cb6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2240      	movs	r2, #64	@ 0x40
 8003c46:	5c9b      	ldrb	r3, [r3, r2]
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d101      	bne.n	8003c50 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003c4c:	2302      	movs	r3, #2
 8003c4e:	e033      	b.n	8003cb8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2240      	movs	r2, #64	@ 0x40
 8003c54:	2101      	movs	r1, #1
 8003c56:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2241      	movs	r2, #65	@ 0x41
 8003c5c:	2124      	movs	r1, #36	@ 0x24
 8003c5e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	2101      	movs	r1, #1
 8003c6c:	438a      	bics	r2, r1
 8003c6e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	4a11      	ldr	r2, [pc, #68]	@ (8003cc0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	021b      	lsls	r3, r3, #8
 8003c84:	68fa      	ldr	r2, [r7, #12]
 8003c86:	4313      	orrs	r3, r2
 8003c88:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	68fa      	ldr	r2, [r7, #12]
 8003c90:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	2101      	movs	r1, #1
 8003c9e:	430a      	orrs	r2, r1
 8003ca0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2241      	movs	r2, #65	@ 0x41
 8003ca6:	2120      	movs	r1, #32
 8003ca8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2240      	movs	r2, #64	@ 0x40
 8003cae:	2100      	movs	r1, #0
 8003cb0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	e000      	b.n	8003cb8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003cb6:	2302      	movs	r3, #2
  }
}
 8003cb8:	0018      	movs	r0, r3
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	b004      	add	sp, #16
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	fffff0ff 	.word	0xfffff0ff

08003cc4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cc4:	b5b0      	push	{r4, r5, r7, lr}
 8003cc6:	b08a      	sub	sp, #40	@ 0x28
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d102      	bne.n	8003cd8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	f000 fb6c 	bl	80043b0 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cd8:	4bc8      	ldr	r3, [pc, #800]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	220c      	movs	r2, #12
 8003cde:	4013      	ands	r3, r2
 8003ce0:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ce2:	4bc6      	ldr	r3, [pc, #792]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003ce4:	68da      	ldr	r2, [r3, #12]
 8003ce6:	2380      	movs	r3, #128	@ 0x80
 8003ce8:	025b      	lsls	r3, r3, #9
 8003cea:	4013      	ands	r3, r2
 8003cec:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	d100      	bne.n	8003cfa <HAL_RCC_OscConfig+0x36>
 8003cf8:	e07d      	b.n	8003df6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	2b08      	cmp	r3, #8
 8003cfe:	d007      	beq.n	8003d10 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	2b0c      	cmp	r3, #12
 8003d04:	d112      	bne.n	8003d2c <HAL_RCC_OscConfig+0x68>
 8003d06:	69ba      	ldr	r2, [r7, #24]
 8003d08:	2380      	movs	r3, #128	@ 0x80
 8003d0a:	025b      	lsls	r3, r3, #9
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d10d      	bne.n	8003d2c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d10:	4bba      	ldr	r3, [pc, #744]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	2380      	movs	r3, #128	@ 0x80
 8003d16:	029b      	lsls	r3, r3, #10
 8003d18:	4013      	ands	r3, r2
 8003d1a:	d100      	bne.n	8003d1e <HAL_RCC_OscConfig+0x5a>
 8003d1c:	e06a      	b.n	8003df4 <HAL_RCC_OscConfig+0x130>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d166      	bne.n	8003df4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	f000 fb42 	bl	80043b0 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	685a      	ldr	r2, [r3, #4]
 8003d30:	2380      	movs	r3, #128	@ 0x80
 8003d32:	025b      	lsls	r3, r3, #9
 8003d34:	429a      	cmp	r2, r3
 8003d36:	d107      	bne.n	8003d48 <HAL_RCC_OscConfig+0x84>
 8003d38:	4bb0      	ldr	r3, [pc, #704]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	4baf      	ldr	r3, [pc, #700]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003d3e:	2180      	movs	r1, #128	@ 0x80
 8003d40:	0249      	lsls	r1, r1, #9
 8003d42:	430a      	orrs	r2, r1
 8003d44:	601a      	str	r2, [r3, #0]
 8003d46:	e027      	b.n	8003d98 <HAL_RCC_OscConfig+0xd4>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	685a      	ldr	r2, [r3, #4]
 8003d4c:	23a0      	movs	r3, #160	@ 0xa0
 8003d4e:	02db      	lsls	r3, r3, #11
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d10e      	bne.n	8003d72 <HAL_RCC_OscConfig+0xae>
 8003d54:	4ba9      	ldr	r3, [pc, #676]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	4ba8      	ldr	r3, [pc, #672]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003d5a:	2180      	movs	r1, #128	@ 0x80
 8003d5c:	02c9      	lsls	r1, r1, #11
 8003d5e:	430a      	orrs	r2, r1
 8003d60:	601a      	str	r2, [r3, #0]
 8003d62:	4ba6      	ldr	r3, [pc, #664]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	4ba5      	ldr	r3, [pc, #660]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003d68:	2180      	movs	r1, #128	@ 0x80
 8003d6a:	0249      	lsls	r1, r1, #9
 8003d6c:	430a      	orrs	r2, r1
 8003d6e:	601a      	str	r2, [r3, #0]
 8003d70:	e012      	b.n	8003d98 <HAL_RCC_OscConfig+0xd4>
 8003d72:	4ba2      	ldr	r3, [pc, #648]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	4ba1      	ldr	r3, [pc, #644]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003d78:	49a1      	ldr	r1, [pc, #644]	@ (8004000 <HAL_RCC_OscConfig+0x33c>)
 8003d7a:	400a      	ands	r2, r1
 8003d7c:	601a      	str	r2, [r3, #0]
 8003d7e:	4b9f      	ldr	r3, [pc, #636]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	2380      	movs	r3, #128	@ 0x80
 8003d84:	025b      	lsls	r3, r3, #9
 8003d86:	4013      	ands	r3, r2
 8003d88:	60fb      	str	r3, [r7, #12]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	4b9b      	ldr	r3, [pc, #620]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	4b9a      	ldr	r3, [pc, #616]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003d92:	499c      	ldr	r1, [pc, #624]	@ (8004004 <HAL_RCC_OscConfig+0x340>)
 8003d94:	400a      	ands	r2, r1
 8003d96:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d014      	beq.n	8003dca <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003da0:	f7fe fc18 	bl	80025d4 <HAL_GetTick>
 8003da4:	0003      	movs	r3, r0
 8003da6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003da8:	e008      	b.n	8003dbc <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003daa:	f7fe fc13 	bl	80025d4 <HAL_GetTick>
 8003dae:	0002      	movs	r2, r0
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	2b64      	cmp	r3, #100	@ 0x64
 8003db6:	d901      	bls.n	8003dbc <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8003db8:	2303      	movs	r3, #3
 8003dba:	e2f9      	b.n	80043b0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003dbc:	4b8f      	ldr	r3, [pc, #572]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	2380      	movs	r3, #128	@ 0x80
 8003dc2:	029b      	lsls	r3, r3, #10
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	d0f0      	beq.n	8003daa <HAL_RCC_OscConfig+0xe6>
 8003dc8:	e015      	b.n	8003df6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dca:	f7fe fc03 	bl	80025d4 <HAL_GetTick>
 8003dce:	0003      	movs	r3, r0
 8003dd0:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003dd2:	e008      	b.n	8003de6 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003dd4:	f7fe fbfe 	bl	80025d4 <HAL_GetTick>
 8003dd8:	0002      	movs	r2, r0
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b64      	cmp	r3, #100	@ 0x64
 8003de0:	d901      	bls.n	8003de6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e2e4      	b.n	80043b0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003de6:	4b85      	ldr	r3, [pc, #532]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	2380      	movs	r3, #128	@ 0x80
 8003dec:	029b      	lsls	r3, r3, #10
 8003dee:	4013      	ands	r3, r2
 8003df0:	d1f0      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x110>
 8003df2:	e000      	b.n	8003df6 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003df4:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	2202      	movs	r2, #2
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	d100      	bne.n	8003e02 <HAL_RCC_OscConfig+0x13e>
 8003e00:	e099      	b.n	8003f36 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8003e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e0a:	2220      	movs	r2, #32
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	d009      	beq.n	8003e24 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8003e10:	4b7a      	ldr	r3, [pc, #488]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	4b79      	ldr	r3, [pc, #484]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003e16:	2120      	movs	r1, #32
 8003e18:	430a      	orrs	r2, r1
 8003e1a:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8003e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e1e:	2220      	movs	r2, #32
 8003e20:	4393      	bics	r3, r2
 8003e22:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	2b04      	cmp	r3, #4
 8003e28:	d005      	beq.n	8003e36 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	2b0c      	cmp	r3, #12
 8003e2e:	d13e      	bne.n	8003eae <HAL_RCC_OscConfig+0x1ea>
 8003e30:	69bb      	ldr	r3, [r7, #24]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d13b      	bne.n	8003eae <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003e36:	4b71      	ldr	r3, [pc, #452]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	2204      	movs	r2, #4
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	d004      	beq.n	8003e4a <HAL_RCC_OscConfig+0x186>
 8003e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d101      	bne.n	8003e4a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e2b2      	b.n	80043b0 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e4a:	4b6c      	ldr	r3, [pc, #432]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	4a6e      	ldr	r2, [pc, #440]	@ (8004008 <HAL_RCC_OscConfig+0x344>)
 8003e50:	4013      	ands	r3, r2
 8003e52:	0019      	movs	r1, r3
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	691b      	ldr	r3, [r3, #16]
 8003e58:	021a      	lsls	r2, r3, #8
 8003e5a:	4b68      	ldr	r3, [pc, #416]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003e5c:	430a      	orrs	r2, r1
 8003e5e:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003e60:	4b66      	ldr	r3, [pc, #408]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2209      	movs	r2, #9
 8003e66:	4393      	bics	r3, r2
 8003e68:	0019      	movs	r1, r3
 8003e6a:	4b64      	ldr	r3, [pc, #400]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003e6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e6e:	430a      	orrs	r2, r1
 8003e70:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e72:	f000 fbeb 	bl	800464c <HAL_RCC_GetSysClockFreq>
 8003e76:	0001      	movs	r1, r0
 8003e78:	4b60      	ldr	r3, [pc, #384]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	091b      	lsrs	r3, r3, #4
 8003e7e:	220f      	movs	r2, #15
 8003e80:	4013      	ands	r3, r2
 8003e82:	4a62      	ldr	r2, [pc, #392]	@ (800400c <HAL_RCC_OscConfig+0x348>)
 8003e84:	5cd3      	ldrb	r3, [r2, r3]
 8003e86:	000a      	movs	r2, r1
 8003e88:	40da      	lsrs	r2, r3
 8003e8a:	4b61      	ldr	r3, [pc, #388]	@ (8004010 <HAL_RCC_OscConfig+0x34c>)
 8003e8c:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8003e8e:	4b61      	ldr	r3, [pc, #388]	@ (8004014 <HAL_RCC_OscConfig+0x350>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	2513      	movs	r5, #19
 8003e94:	197c      	adds	r4, r7, r5
 8003e96:	0018      	movs	r0, r3
 8003e98:	f7fe fb56 	bl	8002548 <HAL_InitTick>
 8003e9c:	0003      	movs	r3, r0
 8003e9e:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8003ea0:	197b      	adds	r3, r7, r5
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d046      	beq.n	8003f36 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8003ea8:	197b      	adds	r3, r7, r5
 8003eaa:	781b      	ldrb	r3, [r3, #0]
 8003eac:	e280      	b.n	80043b0 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8003eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d027      	beq.n	8003f04 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003eb4:	4b51      	ldr	r3, [pc, #324]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2209      	movs	r2, #9
 8003eba:	4393      	bics	r3, r2
 8003ebc:	0019      	movs	r1, r3
 8003ebe:	4b4f      	ldr	r3, [pc, #316]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003ec0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ec2:	430a      	orrs	r2, r1
 8003ec4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ec6:	f7fe fb85 	bl	80025d4 <HAL_GetTick>
 8003eca:	0003      	movs	r3, r0
 8003ecc:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ece:	e008      	b.n	8003ee2 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ed0:	f7fe fb80 	bl	80025d4 <HAL_GetTick>
 8003ed4:	0002      	movs	r2, r0
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d901      	bls.n	8003ee2 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e266      	b.n	80043b0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ee2:	4b46      	ldr	r3, [pc, #280]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	2204      	movs	r2, #4
 8003ee8:	4013      	ands	r3, r2
 8003eea:	d0f1      	beq.n	8003ed0 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eec:	4b43      	ldr	r3, [pc, #268]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	4a45      	ldr	r2, [pc, #276]	@ (8004008 <HAL_RCC_OscConfig+0x344>)
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	0019      	movs	r1, r3
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	691b      	ldr	r3, [r3, #16]
 8003efa:	021a      	lsls	r2, r3, #8
 8003efc:	4b3f      	ldr	r3, [pc, #252]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003efe:	430a      	orrs	r2, r1
 8003f00:	605a      	str	r2, [r3, #4]
 8003f02:	e018      	b.n	8003f36 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f04:	4b3d      	ldr	r3, [pc, #244]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	4b3c      	ldr	r3, [pc, #240]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003f0a:	2101      	movs	r1, #1
 8003f0c:	438a      	bics	r2, r1
 8003f0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f10:	f7fe fb60 	bl	80025d4 <HAL_GetTick>
 8003f14:	0003      	movs	r3, r0
 8003f16:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003f18:	e008      	b.n	8003f2c <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f1a:	f7fe fb5b 	bl	80025d4 <HAL_GetTick>
 8003f1e:	0002      	movs	r2, r0
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	2b02      	cmp	r3, #2
 8003f26:	d901      	bls.n	8003f2c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	e241      	b.n	80043b0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003f2c:	4b33      	ldr	r3, [pc, #204]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	2204      	movs	r2, #4
 8003f32:	4013      	ands	r3, r2
 8003f34:	d1f1      	bne.n	8003f1a <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	2210      	movs	r2, #16
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	d100      	bne.n	8003f42 <HAL_RCC_OscConfig+0x27e>
 8003f40:	e0a1      	b.n	8004086 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d140      	bne.n	8003fca <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003f48:	4b2c      	ldr	r3, [pc, #176]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	2380      	movs	r3, #128	@ 0x80
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	4013      	ands	r3, r2
 8003f52:	d005      	beq.n	8003f60 <HAL_RCC_OscConfig+0x29c>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	699b      	ldr	r3, [r3, #24]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d101      	bne.n	8003f60 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e227      	b.n	80043b0 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f60:	4b26      	ldr	r3, [pc, #152]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	4a2c      	ldr	r2, [pc, #176]	@ (8004018 <HAL_RCC_OscConfig+0x354>)
 8003f66:	4013      	ands	r3, r2
 8003f68:	0019      	movs	r1, r3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a1a      	ldr	r2, [r3, #32]
 8003f6e:	4b23      	ldr	r3, [pc, #140]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003f70:	430a      	orrs	r2, r1
 8003f72:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f74:	4b21      	ldr	r3, [pc, #132]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	021b      	lsls	r3, r3, #8
 8003f7a:	0a19      	lsrs	r1, r3, #8
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	69db      	ldr	r3, [r3, #28]
 8003f80:	061a      	lsls	r2, r3, #24
 8003f82:	4b1e      	ldr	r3, [pc, #120]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003f84:	430a      	orrs	r2, r1
 8003f86:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a1b      	ldr	r3, [r3, #32]
 8003f8c:	0b5b      	lsrs	r3, r3, #13
 8003f8e:	3301      	adds	r3, #1
 8003f90:	2280      	movs	r2, #128	@ 0x80
 8003f92:	0212      	lsls	r2, r2, #8
 8003f94:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003f96:	4b19      	ldr	r3, [pc, #100]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	091b      	lsrs	r3, r3, #4
 8003f9c:	210f      	movs	r1, #15
 8003f9e:	400b      	ands	r3, r1
 8003fa0:	491a      	ldr	r1, [pc, #104]	@ (800400c <HAL_RCC_OscConfig+0x348>)
 8003fa2:	5ccb      	ldrb	r3, [r1, r3]
 8003fa4:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003fa6:	4b1a      	ldr	r3, [pc, #104]	@ (8004010 <HAL_RCC_OscConfig+0x34c>)
 8003fa8:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8003faa:	4b1a      	ldr	r3, [pc, #104]	@ (8004014 <HAL_RCC_OscConfig+0x350>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	2513      	movs	r5, #19
 8003fb0:	197c      	adds	r4, r7, r5
 8003fb2:	0018      	movs	r0, r3
 8003fb4:	f7fe fac8 	bl	8002548 <HAL_InitTick>
 8003fb8:	0003      	movs	r3, r0
 8003fba:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8003fbc:	197b      	adds	r3, r7, r5
 8003fbe:	781b      	ldrb	r3, [r3, #0]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d060      	beq.n	8004086 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8003fc4:	197b      	adds	r3, r7, r5
 8003fc6:	781b      	ldrb	r3, [r3, #0]
 8003fc8:	e1f2      	b.n	80043b0 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	699b      	ldr	r3, [r3, #24]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d03f      	beq.n	8004052 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	4b09      	ldr	r3, [pc, #36]	@ (8003ffc <HAL_RCC_OscConfig+0x338>)
 8003fd8:	2180      	movs	r1, #128	@ 0x80
 8003fda:	0049      	lsls	r1, r1, #1
 8003fdc:	430a      	orrs	r2, r1
 8003fde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fe0:	f7fe faf8 	bl	80025d4 <HAL_GetTick>
 8003fe4:	0003      	movs	r3, r0
 8003fe6:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003fe8:	e018      	b.n	800401c <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003fea:	f7fe faf3 	bl	80025d4 <HAL_GetTick>
 8003fee:	0002      	movs	r2, r0
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	1ad3      	subs	r3, r2, r3
 8003ff4:	2b02      	cmp	r3, #2
 8003ff6:	d911      	bls.n	800401c <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8003ff8:	2303      	movs	r3, #3
 8003ffa:	e1d9      	b.n	80043b0 <HAL_RCC_OscConfig+0x6ec>
 8003ffc:	40021000 	.word	0x40021000
 8004000:	fffeffff 	.word	0xfffeffff
 8004004:	fffbffff 	.word	0xfffbffff
 8004008:	ffffe0ff 	.word	0xffffe0ff
 800400c:	08007414 	.word	0x08007414
 8004010:	20000004 	.word	0x20000004
 8004014:	20000008 	.word	0x20000008
 8004018:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800401c:	4bc9      	ldr	r3, [pc, #804]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	2380      	movs	r3, #128	@ 0x80
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	4013      	ands	r3, r2
 8004026:	d0e0      	beq.n	8003fea <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004028:	4bc6      	ldr	r3, [pc, #792]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	4ac6      	ldr	r2, [pc, #792]	@ (8004348 <HAL_RCC_OscConfig+0x684>)
 800402e:	4013      	ands	r3, r2
 8004030:	0019      	movs	r1, r3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6a1a      	ldr	r2, [r3, #32]
 8004036:	4bc3      	ldr	r3, [pc, #780]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 8004038:	430a      	orrs	r2, r1
 800403a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800403c:	4bc1      	ldr	r3, [pc, #772]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	021b      	lsls	r3, r3, #8
 8004042:	0a19      	lsrs	r1, r3, #8
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	69db      	ldr	r3, [r3, #28]
 8004048:	061a      	lsls	r2, r3, #24
 800404a:	4bbe      	ldr	r3, [pc, #760]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 800404c:	430a      	orrs	r2, r1
 800404e:	605a      	str	r2, [r3, #4]
 8004050:	e019      	b.n	8004086 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004052:	4bbc      	ldr	r3, [pc, #752]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	4bbb      	ldr	r3, [pc, #748]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 8004058:	49bc      	ldr	r1, [pc, #752]	@ (800434c <HAL_RCC_OscConfig+0x688>)
 800405a:	400a      	ands	r2, r1
 800405c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800405e:	f7fe fab9 	bl	80025d4 <HAL_GetTick>
 8004062:	0003      	movs	r3, r0
 8004064:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004066:	e008      	b.n	800407a <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004068:	f7fe fab4 	bl	80025d4 <HAL_GetTick>
 800406c:	0002      	movs	r2, r0
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	1ad3      	subs	r3, r2, r3
 8004072:	2b02      	cmp	r3, #2
 8004074:	d901      	bls.n	800407a <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8004076:	2303      	movs	r3, #3
 8004078:	e19a      	b.n	80043b0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800407a:	4bb2      	ldr	r3, [pc, #712]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	2380      	movs	r3, #128	@ 0x80
 8004080:	009b      	lsls	r3, r3, #2
 8004082:	4013      	ands	r3, r2
 8004084:	d1f0      	bne.n	8004068 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	2208      	movs	r2, #8
 800408c:	4013      	ands	r3, r2
 800408e:	d036      	beq.n	80040fe <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	695b      	ldr	r3, [r3, #20]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d019      	beq.n	80040cc <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004098:	4baa      	ldr	r3, [pc, #680]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 800409a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800409c:	4ba9      	ldr	r3, [pc, #676]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 800409e:	2101      	movs	r1, #1
 80040a0:	430a      	orrs	r2, r1
 80040a2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040a4:	f7fe fa96 	bl	80025d4 <HAL_GetTick>
 80040a8:	0003      	movs	r3, r0
 80040aa:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80040ac:	e008      	b.n	80040c0 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040ae:	f7fe fa91 	bl	80025d4 <HAL_GetTick>
 80040b2:	0002      	movs	r2, r0
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	d901      	bls.n	80040c0 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 80040bc:	2303      	movs	r3, #3
 80040be:	e177      	b.n	80043b0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80040c0:	4ba0      	ldr	r3, [pc, #640]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 80040c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040c4:	2202      	movs	r2, #2
 80040c6:	4013      	ands	r3, r2
 80040c8:	d0f1      	beq.n	80040ae <HAL_RCC_OscConfig+0x3ea>
 80040ca:	e018      	b.n	80040fe <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040cc:	4b9d      	ldr	r3, [pc, #628]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 80040ce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80040d0:	4b9c      	ldr	r3, [pc, #624]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 80040d2:	2101      	movs	r1, #1
 80040d4:	438a      	bics	r2, r1
 80040d6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040d8:	f7fe fa7c 	bl	80025d4 <HAL_GetTick>
 80040dc:	0003      	movs	r3, r0
 80040de:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80040e0:	e008      	b.n	80040f4 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040e2:	f7fe fa77 	bl	80025d4 <HAL_GetTick>
 80040e6:	0002      	movs	r2, r0
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	1ad3      	subs	r3, r2, r3
 80040ec:	2b02      	cmp	r3, #2
 80040ee:	d901      	bls.n	80040f4 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 80040f0:	2303      	movs	r3, #3
 80040f2:	e15d      	b.n	80043b0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80040f4:	4b93      	ldr	r3, [pc, #588]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 80040f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040f8:	2202      	movs	r2, #2
 80040fa:	4013      	ands	r3, r2
 80040fc:	d1f1      	bne.n	80040e2 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	2204      	movs	r2, #4
 8004104:	4013      	ands	r3, r2
 8004106:	d100      	bne.n	800410a <HAL_RCC_OscConfig+0x446>
 8004108:	e0ae      	b.n	8004268 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800410a:	2023      	movs	r0, #35	@ 0x23
 800410c:	183b      	adds	r3, r7, r0
 800410e:	2200      	movs	r2, #0
 8004110:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004112:	4b8c      	ldr	r3, [pc, #560]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 8004114:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004116:	2380      	movs	r3, #128	@ 0x80
 8004118:	055b      	lsls	r3, r3, #21
 800411a:	4013      	ands	r3, r2
 800411c:	d109      	bne.n	8004132 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800411e:	4b89      	ldr	r3, [pc, #548]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 8004120:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004122:	4b88      	ldr	r3, [pc, #544]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 8004124:	2180      	movs	r1, #128	@ 0x80
 8004126:	0549      	lsls	r1, r1, #21
 8004128:	430a      	orrs	r2, r1
 800412a:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800412c:	183b      	adds	r3, r7, r0
 800412e:	2201      	movs	r2, #1
 8004130:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004132:	4b87      	ldr	r3, [pc, #540]	@ (8004350 <HAL_RCC_OscConfig+0x68c>)
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	2380      	movs	r3, #128	@ 0x80
 8004138:	005b      	lsls	r3, r3, #1
 800413a:	4013      	ands	r3, r2
 800413c:	d11a      	bne.n	8004174 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800413e:	4b84      	ldr	r3, [pc, #528]	@ (8004350 <HAL_RCC_OscConfig+0x68c>)
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	4b83      	ldr	r3, [pc, #524]	@ (8004350 <HAL_RCC_OscConfig+0x68c>)
 8004144:	2180      	movs	r1, #128	@ 0x80
 8004146:	0049      	lsls	r1, r1, #1
 8004148:	430a      	orrs	r2, r1
 800414a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800414c:	f7fe fa42 	bl	80025d4 <HAL_GetTick>
 8004150:	0003      	movs	r3, r0
 8004152:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004154:	e008      	b.n	8004168 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004156:	f7fe fa3d 	bl	80025d4 <HAL_GetTick>
 800415a:	0002      	movs	r2, r0
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	1ad3      	subs	r3, r2, r3
 8004160:	2b64      	cmp	r3, #100	@ 0x64
 8004162:	d901      	bls.n	8004168 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8004164:	2303      	movs	r3, #3
 8004166:	e123      	b.n	80043b0 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004168:	4b79      	ldr	r3, [pc, #484]	@ (8004350 <HAL_RCC_OscConfig+0x68c>)
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	2380      	movs	r3, #128	@ 0x80
 800416e:	005b      	lsls	r3, r3, #1
 8004170:	4013      	ands	r3, r2
 8004172:	d0f0      	beq.n	8004156 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	689a      	ldr	r2, [r3, #8]
 8004178:	2380      	movs	r3, #128	@ 0x80
 800417a:	005b      	lsls	r3, r3, #1
 800417c:	429a      	cmp	r2, r3
 800417e:	d107      	bne.n	8004190 <HAL_RCC_OscConfig+0x4cc>
 8004180:	4b70      	ldr	r3, [pc, #448]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 8004182:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004184:	4b6f      	ldr	r3, [pc, #444]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 8004186:	2180      	movs	r1, #128	@ 0x80
 8004188:	0049      	lsls	r1, r1, #1
 800418a:	430a      	orrs	r2, r1
 800418c:	651a      	str	r2, [r3, #80]	@ 0x50
 800418e:	e031      	b.n	80041f4 <HAL_RCC_OscConfig+0x530>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d10c      	bne.n	80041b2 <HAL_RCC_OscConfig+0x4ee>
 8004198:	4b6a      	ldr	r3, [pc, #424]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 800419a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800419c:	4b69      	ldr	r3, [pc, #420]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 800419e:	496b      	ldr	r1, [pc, #428]	@ (800434c <HAL_RCC_OscConfig+0x688>)
 80041a0:	400a      	ands	r2, r1
 80041a2:	651a      	str	r2, [r3, #80]	@ 0x50
 80041a4:	4b67      	ldr	r3, [pc, #412]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 80041a6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80041a8:	4b66      	ldr	r3, [pc, #408]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 80041aa:	496a      	ldr	r1, [pc, #424]	@ (8004354 <HAL_RCC_OscConfig+0x690>)
 80041ac:	400a      	ands	r2, r1
 80041ae:	651a      	str	r2, [r3, #80]	@ 0x50
 80041b0:	e020      	b.n	80041f4 <HAL_RCC_OscConfig+0x530>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	689a      	ldr	r2, [r3, #8]
 80041b6:	23a0      	movs	r3, #160	@ 0xa0
 80041b8:	00db      	lsls	r3, r3, #3
 80041ba:	429a      	cmp	r2, r3
 80041bc:	d10e      	bne.n	80041dc <HAL_RCC_OscConfig+0x518>
 80041be:	4b61      	ldr	r3, [pc, #388]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 80041c0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80041c2:	4b60      	ldr	r3, [pc, #384]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 80041c4:	2180      	movs	r1, #128	@ 0x80
 80041c6:	00c9      	lsls	r1, r1, #3
 80041c8:	430a      	orrs	r2, r1
 80041ca:	651a      	str	r2, [r3, #80]	@ 0x50
 80041cc:	4b5d      	ldr	r3, [pc, #372]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 80041ce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80041d0:	4b5c      	ldr	r3, [pc, #368]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 80041d2:	2180      	movs	r1, #128	@ 0x80
 80041d4:	0049      	lsls	r1, r1, #1
 80041d6:	430a      	orrs	r2, r1
 80041d8:	651a      	str	r2, [r3, #80]	@ 0x50
 80041da:	e00b      	b.n	80041f4 <HAL_RCC_OscConfig+0x530>
 80041dc:	4b59      	ldr	r3, [pc, #356]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 80041de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80041e0:	4b58      	ldr	r3, [pc, #352]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 80041e2:	495a      	ldr	r1, [pc, #360]	@ (800434c <HAL_RCC_OscConfig+0x688>)
 80041e4:	400a      	ands	r2, r1
 80041e6:	651a      	str	r2, [r3, #80]	@ 0x50
 80041e8:	4b56      	ldr	r3, [pc, #344]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 80041ea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80041ec:	4b55      	ldr	r3, [pc, #340]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 80041ee:	4959      	ldr	r1, [pc, #356]	@ (8004354 <HAL_RCC_OscConfig+0x690>)
 80041f0:	400a      	ands	r2, r1
 80041f2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	689b      	ldr	r3, [r3, #8]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d015      	beq.n	8004228 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041fc:	f7fe f9ea 	bl	80025d4 <HAL_GetTick>
 8004200:	0003      	movs	r3, r0
 8004202:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004204:	e009      	b.n	800421a <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004206:	f7fe f9e5 	bl	80025d4 <HAL_GetTick>
 800420a:	0002      	movs	r2, r0
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	1ad3      	subs	r3, r2, r3
 8004210:	4a51      	ldr	r2, [pc, #324]	@ (8004358 <HAL_RCC_OscConfig+0x694>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d901      	bls.n	800421a <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e0ca      	b.n	80043b0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800421a:	4b4a      	ldr	r3, [pc, #296]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 800421c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800421e:	2380      	movs	r3, #128	@ 0x80
 8004220:	009b      	lsls	r3, r3, #2
 8004222:	4013      	ands	r3, r2
 8004224:	d0ef      	beq.n	8004206 <HAL_RCC_OscConfig+0x542>
 8004226:	e014      	b.n	8004252 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004228:	f7fe f9d4 	bl	80025d4 <HAL_GetTick>
 800422c:	0003      	movs	r3, r0
 800422e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004230:	e009      	b.n	8004246 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004232:	f7fe f9cf 	bl	80025d4 <HAL_GetTick>
 8004236:	0002      	movs	r2, r0
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	1ad3      	subs	r3, r2, r3
 800423c:	4a46      	ldr	r2, [pc, #280]	@ (8004358 <HAL_RCC_OscConfig+0x694>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d901      	bls.n	8004246 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e0b4      	b.n	80043b0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004246:	4b3f      	ldr	r3, [pc, #252]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 8004248:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800424a:	2380      	movs	r3, #128	@ 0x80
 800424c:	009b      	lsls	r3, r3, #2
 800424e:	4013      	ands	r3, r2
 8004250:	d1ef      	bne.n	8004232 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004252:	2323      	movs	r3, #35	@ 0x23
 8004254:	18fb      	adds	r3, r7, r3
 8004256:	781b      	ldrb	r3, [r3, #0]
 8004258:	2b01      	cmp	r3, #1
 800425a:	d105      	bne.n	8004268 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800425c:	4b39      	ldr	r3, [pc, #228]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 800425e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004260:	4b38      	ldr	r3, [pc, #224]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 8004262:	493e      	ldr	r1, [pc, #248]	@ (800435c <HAL_RCC_OscConfig+0x698>)
 8004264:	400a      	ands	r2, r1
 8004266:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800426c:	2b00      	cmp	r3, #0
 800426e:	d100      	bne.n	8004272 <HAL_RCC_OscConfig+0x5ae>
 8004270:	e09d      	b.n	80043ae <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	2b0c      	cmp	r3, #12
 8004276:	d100      	bne.n	800427a <HAL_RCC_OscConfig+0x5b6>
 8004278:	e076      	b.n	8004368 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800427e:	2b02      	cmp	r3, #2
 8004280:	d145      	bne.n	800430e <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004282:	4b30      	ldr	r3, [pc, #192]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	4b2f      	ldr	r3, [pc, #188]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 8004288:	4935      	ldr	r1, [pc, #212]	@ (8004360 <HAL_RCC_OscConfig+0x69c>)
 800428a:	400a      	ands	r2, r1
 800428c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800428e:	f7fe f9a1 	bl	80025d4 <HAL_GetTick>
 8004292:	0003      	movs	r3, r0
 8004294:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004296:	e008      	b.n	80042aa <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004298:	f7fe f99c 	bl	80025d4 <HAL_GetTick>
 800429c:	0002      	movs	r2, r0
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	2b02      	cmp	r3, #2
 80042a4:	d901      	bls.n	80042aa <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 80042a6:	2303      	movs	r3, #3
 80042a8:	e082      	b.n	80043b0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80042aa:	4b26      	ldr	r3, [pc, #152]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	2380      	movs	r3, #128	@ 0x80
 80042b0:	049b      	lsls	r3, r3, #18
 80042b2:	4013      	ands	r3, r2
 80042b4:	d1f0      	bne.n	8004298 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042b6:	4b23      	ldr	r3, [pc, #140]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 80042b8:	68db      	ldr	r3, [r3, #12]
 80042ba:	4a2a      	ldr	r2, [pc, #168]	@ (8004364 <HAL_RCC_OscConfig+0x6a0>)
 80042bc:	4013      	ands	r3, r2
 80042be:	0019      	movs	r1, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042c8:	431a      	orrs	r2, r3
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ce:	431a      	orrs	r2, r3
 80042d0:	4b1c      	ldr	r3, [pc, #112]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 80042d2:	430a      	orrs	r2, r1
 80042d4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042d6:	4b1b      	ldr	r3, [pc, #108]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	4b1a      	ldr	r3, [pc, #104]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 80042dc:	2180      	movs	r1, #128	@ 0x80
 80042de:	0449      	lsls	r1, r1, #17
 80042e0:	430a      	orrs	r2, r1
 80042e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042e4:	f7fe f976 	bl	80025d4 <HAL_GetTick>
 80042e8:	0003      	movs	r3, r0
 80042ea:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80042ec:	e008      	b.n	8004300 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042ee:	f7fe f971 	bl	80025d4 <HAL_GetTick>
 80042f2:	0002      	movs	r2, r0
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	1ad3      	subs	r3, r2, r3
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	d901      	bls.n	8004300 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80042fc:	2303      	movs	r3, #3
 80042fe:	e057      	b.n	80043b0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004300:	4b10      	ldr	r3, [pc, #64]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	2380      	movs	r3, #128	@ 0x80
 8004306:	049b      	lsls	r3, r3, #18
 8004308:	4013      	ands	r3, r2
 800430a:	d0f0      	beq.n	80042ee <HAL_RCC_OscConfig+0x62a>
 800430c:	e04f      	b.n	80043ae <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800430e:	4b0d      	ldr	r3, [pc, #52]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	4b0c      	ldr	r3, [pc, #48]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 8004314:	4912      	ldr	r1, [pc, #72]	@ (8004360 <HAL_RCC_OscConfig+0x69c>)
 8004316:	400a      	ands	r2, r1
 8004318:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800431a:	f7fe f95b 	bl	80025d4 <HAL_GetTick>
 800431e:	0003      	movs	r3, r0
 8004320:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004322:	e008      	b.n	8004336 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004324:	f7fe f956 	bl	80025d4 <HAL_GetTick>
 8004328:	0002      	movs	r2, r0
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	1ad3      	subs	r3, r2, r3
 800432e:	2b02      	cmp	r3, #2
 8004330:	d901      	bls.n	8004336 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8004332:	2303      	movs	r3, #3
 8004334:	e03c      	b.n	80043b0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004336:	4b03      	ldr	r3, [pc, #12]	@ (8004344 <HAL_RCC_OscConfig+0x680>)
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	2380      	movs	r3, #128	@ 0x80
 800433c:	049b      	lsls	r3, r3, #18
 800433e:	4013      	ands	r3, r2
 8004340:	d1f0      	bne.n	8004324 <HAL_RCC_OscConfig+0x660>
 8004342:	e034      	b.n	80043ae <HAL_RCC_OscConfig+0x6ea>
 8004344:	40021000 	.word	0x40021000
 8004348:	ffff1fff 	.word	0xffff1fff
 800434c:	fffffeff 	.word	0xfffffeff
 8004350:	40007000 	.word	0x40007000
 8004354:	fffffbff 	.word	0xfffffbff
 8004358:	00001388 	.word	0x00001388
 800435c:	efffffff 	.word	0xefffffff
 8004360:	feffffff 	.word	0xfeffffff
 8004364:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800436c:	2b01      	cmp	r3, #1
 800436e:	d101      	bne.n	8004374 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e01d      	b.n	80043b0 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004374:	4b10      	ldr	r3, [pc, #64]	@ (80043b8 <HAL_RCC_OscConfig+0x6f4>)
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800437a:	69ba      	ldr	r2, [r7, #24]
 800437c:	2380      	movs	r3, #128	@ 0x80
 800437e:	025b      	lsls	r3, r3, #9
 8004380:	401a      	ands	r2, r3
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004386:	429a      	cmp	r2, r3
 8004388:	d10f      	bne.n	80043aa <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800438a:	69ba      	ldr	r2, [r7, #24]
 800438c:	23f0      	movs	r3, #240	@ 0xf0
 800438e:	039b      	lsls	r3, r3, #14
 8004390:	401a      	ands	r2, r3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004396:	429a      	cmp	r2, r3
 8004398:	d107      	bne.n	80043aa <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800439a:	69ba      	ldr	r2, [r7, #24]
 800439c:	23c0      	movs	r3, #192	@ 0xc0
 800439e:	041b      	lsls	r3, r3, #16
 80043a0:	401a      	ands	r2, r3
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d001      	beq.n	80043ae <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e000      	b.n	80043b0 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 80043ae:	2300      	movs	r3, #0
}
 80043b0:	0018      	movs	r0, r3
 80043b2:	46bd      	mov	sp, r7
 80043b4:	b00a      	add	sp, #40	@ 0x28
 80043b6:	bdb0      	pop	{r4, r5, r7, pc}
 80043b8:	40021000 	.word	0x40021000

080043bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043bc:	b5b0      	push	{r4, r5, r7, lr}
 80043be:	b084      	sub	sp, #16
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d101      	bne.n	80043d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e128      	b.n	8004622 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80043d0:	4b96      	ldr	r3, [pc, #600]	@ (800462c <HAL_RCC_ClockConfig+0x270>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2201      	movs	r2, #1
 80043d6:	4013      	ands	r3, r2
 80043d8:	683a      	ldr	r2, [r7, #0]
 80043da:	429a      	cmp	r2, r3
 80043dc:	d91e      	bls.n	800441c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043de:	4b93      	ldr	r3, [pc, #588]	@ (800462c <HAL_RCC_ClockConfig+0x270>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	2201      	movs	r2, #1
 80043e4:	4393      	bics	r3, r2
 80043e6:	0019      	movs	r1, r3
 80043e8:	4b90      	ldr	r3, [pc, #576]	@ (800462c <HAL_RCC_ClockConfig+0x270>)
 80043ea:	683a      	ldr	r2, [r7, #0]
 80043ec:	430a      	orrs	r2, r1
 80043ee:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80043f0:	f7fe f8f0 	bl	80025d4 <HAL_GetTick>
 80043f4:	0003      	movs	r3, r0
 80043f6:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043f8:	e009      	b.n	800440e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043fa:	f7fe f8eb 	bl	80025d4 <HAL_GetTick>
 80043fe:	0002      	movs	r2, r0
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	1ad3      	subs	r3, r2, r3
 8004404:	4a8a      	ldr	r2, [pc, #552]	@ (8004630 <HAL_RCC_ClockConfig+0x274>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d901      	bls.n	800440e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800440a:	2303      	movs	r3, #3
 800440c:	e109      	b.n	8004622 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800440e:	4b87      	ldr	r3, [pc, #540]	@ (800462c <HAL_RCC_ClockConfig+0x270>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	2201      	movs	r2, #1
 8004414:	4013      	ands	r3, r2
 8004416:	683a      	ldr	r2, [r7, #0]
 8004418:	429a      	cmp	r2, r3
 800441a:	d1ee      	bne.n	80043fa <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	2202      	movs	r2, #2
 8004422:	4013      	ands	r3, r2
 8004424:	d009      	beq.n	800443a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004426:	4b83      	ldr	r3, [pc, #524]	@ (8004634 <HAL_RCC_ClockConfig+0x278>)
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	22f0      	movs	r2, #240	@ 0xf0
 800442c:	4393      	bics	r3, r2
 800442e:	0019      	movs	r1, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	689a      	ldr	r2, [r3, #8]
 8004434:	4b7f      	ldr	r3, [pc, #508]	@ (8004634 <HAL_RCC_ClockConfig+0x278>)
 8004436:	430a      	orrs	r2, r1
 8004438:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	2201      	movs	r2, #1
 8004440:	4013      	ands	r3, r2
 8004442:	d100      	bne.n	8004446 <HAL_RCC_ClockConfig+0x8a>
 8004444:	e089      	b.n	800455a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	2b02      	cmp	r3, #2
 800444c:	d107      	bne.n	800445e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800444e:	4b79      	ldr	r3, [pc, #484]	@ (8004634 <HAL_RCC_ClockConfig+0x278>)
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	2380      	movs	r3, #128	@ 0x80
 8004454:	029b      	lsls	r3, r3, #10
 8004456:	4013      	ands	r3, r2
 8004458:	d120      	bne.n	800449c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e0e1      	b.n	8004622 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	2b03      	cmp	r3, #3
 8004464:	d107      	bne.n	8004476 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004466:	4b73      	ldr	r3, [pc, #460]	@ (8004634 <HAL_RCC_ClockConfig+0x278>)
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	2380      	movs	r3, #128	@ 0x80
 800446c:	049b      	lsls	r3, r3, #18
 800446e:	4013      	ands	r3, r2
 8004470:	d114      	bne.n	800449c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e0d5      	b.n	8004622 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	2b01      	cmp	r3, #1
 800447c:	d106      	bne.n	800448c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800447e:	4b6d      	ldr	r3, [pc, #436]	@ (8004634 <HAL_RCC_ClockConfig+0x278>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	2204      	movs	r2, #4
 8004484:	4013      	ands	r3, r2
 8004486:	d109      	bne.n	800449c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e0ca      	b.n	8004622 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800448c:	4b69      	ldr	r3, [pc, #420]	@ (8004634 <HAL_RCC_ClockConfig+0x278>)
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	2380      	movs	r3, #128	@ 0x80
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	4013      	ands	r3, r2
 8004496:	d101      	bne.n	800449c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004498:	2301      	movs	r3, #1
 800449a:	e0c2      	b.n	8004622 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800449c:	4b65      	ldr	r3, [pc, #404]	@ (8004634 <HAL_RCC_ClockConfig+0x278>)
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	2203      	movs	r2, #3
 80044a2:	4393      	bics	r3, r2
 80044a4:	0019      	movs	r1, r3
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	685a      	ldr	r2, [r3, #4]
 80044aa:	4b62      	ldr	r3, [pc, #392]	@ (8004634 <HAL_RCC_ClockConfig+0x278>)
 80044ac:	430a      	orrs	r2, r1
 80044ae:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044b0:	f7fe f890 	bl	80025d4 <HAL_GetTick>
 80044b4:	0003      	movs	r3, r0
 80044b6:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	2b02      	cmp	r3, #2
 80044be:	d111      	bne.n	80044e4 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80044c0:	e009      	b.n	80044d6 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044c2:	f7fe f887 	bl	80025d4 <HAL_GetTick>
 80044c6:	0002      	movs	r2, r0
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	4a58      	ldr	r2, [pc, #352]	@ (8004630 <HAL_RCC_ClockConfig+0x274>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d901      	bls.n	80044d6 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80044d2:	2303      	movs	r3, #3
 80044d4:	e0a5      	b.n	8004622 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80044d6:	4b57      	ldr	r3, [pc, #348]	@ (8004634 <HAL_RCC_ClockConfig+0x278>)
 80044d8:	68db      	ldr	r3, [r3, #12]
 80044da:	220c      	movs	r2, #12
 80044dc:	4013      	ands	r3, r2
 80044de:	2b08      	cmp	r3, #8
 80044e0:	d1ef      	bne.n	80044c2 <HAL_RCC_ClockConfig+0x106>
 80044e2:	e03a      	b.n	800455a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	2b03      	cmp	r3, #3
 80044ea:	d111      	bne.n	8004510 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044ec:	e009      	b.n	8004502 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044ee:	f7fe f871 	bl	80025d4 <HAL_GetTick>
 80044f2:	0002      	movs	r2, r0
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	1ad3      	subs	r3, r2, r3
 80044f8:	4a4d      	ldr	r2, [pc, #308]	@ (8004630 <HAL_RCC_ClockConfig+0x274>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d901      	bls.n	8004502 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80044fe:	2303      	movs	r3, #3
 8004500:	e08f      	b.n	8004622 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004502:	4b4c      	ldr	r3, [pc, #304]	@ (8004634 <HAL_RCC_ClockConfig+0x278>)
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	220c      	movs	r2, #12
 8004508:	4013      	ands	r3, r2
 800450a:	2b0c      	cmp	r3, #12
 800450c:	d1ef      	bne.n	80044ee <HAL_RCC_ClockConfig+0x132>
 800450e:	e024      	b.n	800455a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	2b01      	cmp	r3, #1
 8004516:	d11b      	bne.n	8004550 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004518:	e009      	b.n	800452e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800451a:	f7fe f85b 	bl	80025d4 <HAL_GetTick>
 800451e:	0002      	movs	r2, r0
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	1ad3      	subs	r3, r2, r3
 8004524:	4a42      	ldr	r2, [pc, #264]	@ (8004630 <HAL_RCC_ClockConfig+0x274>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d901      	bls.n	800452e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	e079      	b.n	8004622 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800452e:	4b41      	ldr	r3, [pc, #260]	@ (8004634 <HAL_RCC_ClockConfig+0x278>)
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	220c      	movs	r2, #12
 8004534:	4013      	ands	r3, r2
 8004536:	2b04      	cmp	r3, #4
 8004538:	d1ef      	bne.n	800451a <HAL_RCC_ClockConfig+0x15e>
 800453a:	e00e      	b.n	800455a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800453c:	f7fe f84a 	bl	80025d4 <HAL_GetTick>
 8004540:	0002      	movs	r2, r0
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	4a3a      	ldr	r2, [pc, #232]	@ (8004630 <HAL_RCC_ClockConfig+0x274>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d901      	bls.n	8004550 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 800454c:	2303      	movs	r3, #3
 800454e:	e068      	b.n	8004622 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004550:	4b38      	ldr	r3, [pc, #224]	@ (8004634 <HAL_RCC_ClockConfig+0x278>)
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	220c      	movs	r2, #12
 8004556:	4013      	ands	r3, r2
 8004558:	d1f0      	bne.n	800453c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800455a:	4b34      	ldr	r3, [pc, #208]	@ (800462c <HAL_RCC_ClockConfig+0x270>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	2201      	movs	r2, #1
 8004560:	4013      	ands	r3, r2
 8004562:	683a      	ldr	r2, [r7, #0]
 8004564:	429a      	cmp	r2, r3
 8004566:	d21e      	bcs.n	80045a6 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004568:	4b30      	ldr	r3, [pc, #192]	@ (800462c <HAL_RCC_ClockConfig+0x270>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2201      	movs	r2, #1
 800456e:	4393      	bics	r3, r2
 8004570:	0019      	movs	r1, r3
 8004572:	4b2e      	ldr	r3, [pc, #184]	@ (800462c <HAL_RCC_ClockConfig+0x270>)
 8004574:	683a      	ldr	r2, [r7, #0]
 8004576:	430a      	orrs	r2, r1
 8004578:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800457a:	f7fe f82b 	bl	80025d4 <HAL_GetTick>
 800457e:	0003      	movs	r3, r0
 8004580:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004582:	e009      	b.n	8004598 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004584:	f7fe f826 	bl	80025d4 <HAL_GetTick>
 8004588:	0002      	movs	r2, r0
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	4a28      	ldr	r2, [pc, #160]	@ (8004630 <HAL_RCC_ClockConfig+0x274>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d901      	bls.n	8004598 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8004594:	2303      	movs	r3, #3
 8004596:	e044      	b.n	8004622 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004598:	4b24      	ldr	r3, [pc, #144]	@ (800462c <HAL_RCC_ClockConfig+0x270>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	2201      	movs	r2, #1
 800459e:	4013      	ands	r3, r2
 80045a0:	683a      	ldr	r2, [r7, #0]
 80045a2:	429a      	cmp	r2, r3
 80045a4:	d1ee      	bne.n	8004584 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	2204      	movs	r2, #4
 80045ac:	4013      	ands	r3, r2
 80045ae:	d009      	beq.n	80045c4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045b0:	4b20      	ldr	r3, [pc, #128]	@ (8004634 <HAL_RCC_ClockConfig+0x278>)
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	4a20      	ldr	r2, [pc, #128]	@ (8004638 <HAL_RCC_ClockConfig+0x27c>)
 80045b6:	4013      	ands	r3, r2
 80045b8:	0019      	movs	r1, r3
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	68da      	ldr	r2, [r3, #12]
 80045be:	4b1d      	ldr	r3, [pc, #116]	@ (8004634 <HAL_RCC_ClockConfig+0x278>)
 80045c0:	430a      	orrs	r2, r1
 80045c2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	2208      	movs	r2, #8
 80045ca:	4013      	ands	r3, r2
 80045cc:	d00a      	beq.n	80045e4 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80045ce:	4b19      	ldr	r3, [pc, #100]	@ (8004634 <HAL_RCC_ClockConfig+0x278>)
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	4a1a      	ldr	r2, [pc, #104]	@ (800463c <HAL_RCC_ClockConfig+0x280>)
 80045d4:	4013      	ands	r3, r2
 80045d6:	0019      	movs	r1, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	691b      	ldr	r3, [r3, #16]
 80045dc:	00da      	lsls	r2, r3, #3
 80045de:	4b15      	ldr	r3, [pc, #84]	@ (8004634 <HAL_RCC_ClockConfig+0x278>)
 80045e0:	430a      	orrs	r2, r1
 80045e2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80045e4:	f000 f832 	bl	800464c <HAL_RCC_GetSysClockFreq>
 80045e8:	0001      	movs	r1, r0
 80045ea:	4b12      	ldr	r3, [pc, #72]	@ (8004634 <HAL_RCC_ClockConfig+0x278>)
 80045ec:	68db      	ldr	r3, [r3, #12]
 80045ee:	091b      	lsrs	r3, r3, #4
 80045f0:	220f      	movs	r2, #15
 80045f2:	4013      	ands	r3, r2
 80045f4:	4a12      	ldr	r2, [pc, #72]	@ (8004640 <HAL_RCC_ClockConfig+0x284>)
 80045f6:	5cd3      	ldrb	r3, [r2, r3]
 80045f8:	000a      	movs	r2, r1
 80045fa:	40da      	lsrs	r2, r3
 80045fc:	4b11      	ldr	r3, [pc, #68]	@ (8004644 <HAL_RCC_ClockConfig+0x288>)
 80045fe:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004600:	4b11      	ldr	r3, [pc, #68]	@ (8004648 <HAL_RCC_ClockConfig+0x28c>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	250b      	movs	r5, #11
 8004606:	197c      	adds	r4, r7, r5
 8004608:	0018      	movs	r0, r3
 800460a:	f7fd ff9d 	bl	8002548 <HAL_InitTick>
 800460e:	0003      	movs	r3, r0
 8004610:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8004612:	197b      	adds	r3, r7, r5
 8004614:	781b      	ldrb	r3, [r3, #0]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d002      	beq.n	8004620 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800461a:	197b      	adds	r3, r7, r5
 800461c:	781b      	ldrb	r3, [r3, #0]
 800461e:	e000      	b.n	8004622 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8004620:	2300      	movs	r3, #0
}
 8004622:	0018      	movs	r0, r3
 8004624:	46bd      	mov	sp, r7
 8004626:	b004      	add	sp, #16
 8004628:	bdb0      	pop	{r4, r5, r7, pc}
 800462a:	46c0      	nop			@ (mov r8, r8)
 800462c:	40022000 	.word	0x40022000
 8004630:	00001388 	.word	0x00001388
 8004634:	40021000 	.word	0x40021000
 8004638:	fffff8ff 	.word	0xfffff8ff
 800463c:	ffffc7ff 	.word	0xffffc7ff
 8004640:	08007414 	.word	0x08007414
 8004644:	20000004 	.word	0x20000004
 8004648:	20000008 	.word	0x20000008

0800464c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b086      	sub	sp, #24
 8004650:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8004652:	4b3c      	ldr	r3, [pc, #240]	@ (8004744 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	220c      	movs	r2, #12
 800465c:	4013      	ands	r3, r2
 800465e:	2b0c      	cmp	r3, #12
 8004660:	d013      	beq.n	800468a <HAL_RCC_GetSysClockFreq+0x3e>
 8004662:	d85c      	bhi.n	800471e <HAL_RCC_GetSysClockFreq+0xd2>
 8004664:	2b04      	cmp	r3, #4
 8004666:	d002      	beq.n	800466e <HAL_RCC_GetSysClockFreq+0x22>
 8004668:	2b08      	cmp	r3, #8
 800466a:	d00b      	beq.n	8004684 <HAL_RCC_GetSysClockFreq+0x38>
 800466c:	e057      	b.n	800471e <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800466e:	4b35      	ldr	r3, [pc, #212]	@ (8004744 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	2210      	movs	r2, #16
 8004674:	4013      	ands	r3, r2
 8004676:	d002      	beq.n	800467e <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8004678:	4b33      	ldr	r3, [pc, #204]	@ (8004748 <HAL_RCC_GetSysClockFreq+0xfc>)
 800467a:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800467c:	e05d      	b.n	800473a <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 800467e:	4b33      	ldr	r3, [pc, #204]	@ (800474c <HAL_RCC_GetSysClockFreq+0x100>)
 8004680:	613b      	str	r3, [r7, #16]
      break;
 8004682:	e05a      	b.n	800473a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004684:	4b32      	ldr	r3, [pc, #200]	@ (8004750 <HAL_RCC_GetSysClockFreq+0x104>)
 8004686:	613b      	str	r3, [r7, #16]
      break;
 8004688:	e057      	b.n	800473a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	0c9b      	lsrs	r3, r3, #18
 800468e:	220f      	movs	r2, #15
 8004690:	4013      	ands	r3, r2
 8004692:	4a30      	ldr	r2, [pc, #192]	@ (8004754 <HAL_RCC_GetSysClockFreq+0x108>)
 8004694:	5cd3      	ldrb	r3, [r2, r3]
 8004696:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	0d9b      	lsrs	r3, r3, #22
 800469c:	2203      	movs	r2, #3
 800469e:	4013      	ands	r3, r2
 80046a0:	3301      	adds	r3, #1
 80046a2:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80046a4:	4b27      	ldr	r3, [pc, #156]	@ (8004744 <HAL_RCC_GetSysClockFreq+0xf8>)
 80046a6:	68da      	ldr	r2, [r3, #12]
 80046a8:	2380      	movs	r3, #128	@ 0x80
 80046aa:	025b      	lsls	r3, r3, #9
 80046ac:	4013      	ands	r3, r2
 80046ae:	d00f      	beq.n	80046d0 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 80046b0:	68b9      	ldr	r1, [r7, #8]
 80046b2:	000a      	movs	r2, r1
 80046b4:	0152      	lsls	r2, r2, #5
 80046b6:	1a52      	subs	r2, r2, r1
 80046b8:	0193      	lsls	r3, r2, #6
 80046ba:	1a9b      	subs	r3, r3, r2
 80046bc:	00db      	lsls	r3, r3, #3
 80046be:	185b      	adds	r3, r3, r1
 80046c0:	025b      	lsls	r3, r3, #9
 80046c2:	6879      	ldr	r1, [r7, #4]
 80046c4:	0018      	movs	r0, r3
 80046c6:	f7fb fd29 	bl	800011c <__udivsi3>
 80046ca:	0003      	movs	r3, r0
 80046cc:	617b      	str	r3, [r7, #20]
 80046ce:	e023      	b.n	8004718 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80046d0:	4b1c      	ldr	r3, [pc, #112]	@ (8004744 <HAL_RCC_GetSysClockFreq+0xf8>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2210      	movs	r2, #16
 80046d6:	4013      	ands	r3, r2
 80046d8:	d00f      	beq.n	80046fa <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 80046da:	68b9      	ldr	r1, [r7, #8]
 80046dc:	000a      	movs	r2, r1
 80046de:	0152      	lsls	r2, r2, #5
 80046e0:	1a52      	subs	r2, r2, r1
 80046e2:	0193      	lsls	r3, r2, #6
 80046e4:	1a9b      	subs	r3, r3, r2
 80046e6:	00db      	lsls	r3, r3, #3
 80046e8:	185b      	adds	r3, r3, r1
 80046ea:	021b      	lsls	r3, r3, #8
 80046ec:	6879      	ldr	r1, [r7, #4]
 80046ee:	0018      	movs	r0, r3
 80046f0:	f7fb fd14 	bl	800011c <__udivsi3>
 80046f4:	0003      	movs	r3, r0
 80046f6:	617b      	str	r3, [r7, #20]
 80046f8:	e00e      	b.n	8004718 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 80046fa:	68b9      	ldr	r1, [r7, #8]
 80046fc:	000a      	movs	r2, r1
 80046fe:	0152      	lsls	r2, r2, #5
 8004700:	1a52      	subs	r2, r2, r1
 8004702:	0193      	lsls	r3, r2, #6
 8004704:	1a9b      	subs	r3, r3, r2
 8004706:	00db      	lsls	r3, r3, #3
 8004708:	185b      	adds	r3, r3, r1
 800470a:	029b      	lsls	r3, r3, #10
 800470c:	6879      	ldr	r1, [r7, #4]
 800470e:	0018      	movs	r0, r3
 8004710:	f7fb fd04 	bl	800011c <__udivsi3>
 8004714:	0003      	movs	r3, r0
 8004716:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	613b      	str	r3, [r7, #16]
      break;
 800471c:	e00d      	b.n	800473a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800471e:	4b09      	ldr	r3, [pc, #36]	@ (8004744 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	0b5b      	lsrs	r3, r3, #13
 8004724:	2207      	movs	r2, #7
 8004726:	4013      	ands	r3, r2
 8004728:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	3301      	adds	r3, #1
 800472e:	2280      	movs	r2, #128	@ 0x80
 8004730:	0212      	lsls	r2, r2, #8
 8004732:	409a      	lsls	r2, r3
 8004734:	0013      	movs	r3, r2
 8004736:	613b      	str	r3, [r7, #16]
      break;
 8004738:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800473a:	693b      	ldr	r3, [r7, #16]
}
 800473c:	0018      	movs	r0, r3
 800473e:	46bd      	mov	sp, r7
 8004740:	b006      	add	sp, #24
 8004742:	bd80      	pop	{r7, pc}
 8004744:	40021000 	.word	0x40021000
 8004748:	003d0900 	.word	0x003d0900
 800474c:	00f42400 	.word	0x00f42400
 8004750:	007a1200 	.word	0x007a1200
 8004754:	0800742c 	.word	0x0800742c

08004758 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800475c:	4b02      	ldr	r3, [pc, #8]	@ (8004768 <HAL_RCC_GetHCLKFreq+0x10>)
 800475e:	681b      	ldr	r3, [r3, #0]
}
 8004760:	0018      	movs	r0, r3
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
 8004766:	46c0      	nop			@ (mov r8, r8)
 8004768:	20000004 	.word	0x20000004

0800476c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004770:	f7ff fff2 	bl	8004758 <HAL_RCC_GetHCLKFreq>
 8004774:	0001      	movs	r1, r0
 8004776:	4b06      	ldr	r3, [pc, #24]	@ (8004790 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004778:	68db      	ldr	r3, [r3, #12]
 800477a:	0a1b      	lsrs	r3, r3, #8
 800477c:	2207      	movs	r2, #7
 800477e:	4013      	ands	r3, r2
 8004780:	4a04      	ldr	r2, [pc, #16]	@ (8004794 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004782:	5cd3      	ldrb	r3, [r2, r3]
 8004784:	40d9      	lsrs	r1, r3
 8004786:	000b      	movs	r3, r1
}
 8004788:	0018      	movs	r0, r3
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	46c0      	nop			@ (mov r8, r8)
 8004790:	40021000 	.word	0x40021000
 8004794:	08007424 	.word	0x08007424

08004798 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800479c:	f7ff ffdc 	bl	8004758 <HAL_RCC_GetHCLKFreq>
 80047a0:	0001      	movs	r1, r0
 80047a2:	4b06      	ldr	r3, [pc, #24]	@ (80047bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80047a4:	68db      	ldr	r3, [r3, #12]
 80047a6:	0adb      	lsrs	r3, r3, #11
 80047a8:	2207      	movs	r2, #7
 80047aa:	4013      	ands	r3, r2
 80047ac:	4a04      	ldr	r2, [pc, #16]	@ (80047c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80047ae:	5cd3      	ldrb	r3, [r2, r3]
 80047b0:	40d9      	lsrs	r1, r3
 80047b2:	000b      	movs	r3, r1
}
 80047b4:	0018      	movs	r0, r3
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	46c0      	nop			@ (mov r8, r8)
 80047bc:	40021000 	.word	0x40021000
 80047c0:	08007424 	.word	0x08007424

080047c4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b086      	sub	sp, #24
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80047cc:	2017      	movs	r0, #23
 80047ce:	183b      	adds	r3, r7, r0
 80047d0:	2200      	movs	r2, #0
 80047d2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	2220      	movs	r2, #32
 80047da:	4013      	ands	r3, r2
 80047dc:	d100      	bne.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80047de:	e0c7      	b.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047e0:	4b84      	ldr	r3, [pc, #528]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80047e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047e4:	2380      	movs	r3, #128	@ 0x80
 80047e6:	055b      	lsls	r3, r3, #21
 80047e8:	4013      	ands	r3, r2
 80047ea:	d109      	bne.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047ec:	4b81      	ldr	r3, [pc, #516]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80047ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047f0:	4b80      	ldr	r3, [pc, #512]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80047f2:	2180      	movs	r1, #128	@ 0x80
 80047f4:	0549      	lsls	r1, r1, #21
 80047f6:	430a      	orrs	r2, r1
 80047f8:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80047fa:	183b      	adds	r3, r7, r0
 80047fc:	2201      	movs	r2, #1
 80047fe:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004800:	4b7d      	ldr	r3, [pc, #500]	@ (80049f8 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	2380      	movs	r3, #128	@ 0x80
 8004806:	005b      	lsls	r3, r3, #1
 8004808:	4013      	ands	r3, r2
 800480a:	d11a      	bne.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800480c:	4b7a      	ldr	r3, [pc, #488]	@ (80049f8 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	4b79      	ldr	r3, [pc, #484]	@ (80049f8 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004812:	2180      	movs	r1, #128	@ 0x80
 8004814:	0049      	lsls	r1, r1, #1
 8004816:	430a      	orrs	r2, r1
 8004818:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800481a:	f7fd fedb 	bl	80025d4 <HAL_GetTick>
 800481e:	0003      	movs	r3, r0
 8004820:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004822:	e008      	b.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004824:	f7fd fed6 	bl	80025d4 <HAL_GetTick>
 8004828:	0002      	movs	r2, r0
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	2b64      	cmp	r3, #100	@ 0x64
 8004830:	d901      	bls.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	e0d9      	b.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004836:	4b70      	ldr	r3, [pc, #448]	@ (80049f8 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	2380      	movs	r3, #128	@ 0x80
 800483c:	005b      	lsls	r3, r3, #1
 800483e:	4013      	ands	r3, r2
 8004840:	d0f0      	beq.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004842:	4b6c      	ldr	r3, [pc, #432]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	23c0      	movs	r3, #192	@ 0xc0
 8004848:	039b      	lsls	r3, r3, #14
 800484a:	4013      	ands	r3, r2
 800484c:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	685a      	ldr	r2, [r3, #4]
 8004852:	23c0      	movs	r3, #192	@ 0xc0
 8004854:	039b      	lsls	r3, r3, #14
 8004856:	4013      	ands	r3, r2
 8004858:	68fa      	ldr	r2, [r7, #12]
 800485a:	429a      	cmp	r2, r3
 800485c:	d013      	beq.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	685a      	ldr	r2, [r3, #4]
 8004862:	23c0      	movs	r3, #192	@ 0xc0
 8004864:	029b      	lsls	r3, r3, #10
 8004866:	401a      	ands	r2, r3
 8004868:	23c0      	movs	r3, #192	@ 0xc0
 800486a:	029b      	lsls	r3, r3, #10
 800486c:	429a      	cmp	r2, r3
 800486e:	d10a      	bne.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004870:	4b60      	ldr	r3, [pc, #384]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	2380      	movs	r3, #128	@ 0x80
 8004876:	029b      	lsls	r3, r3, #10
 8004878:	401a      	ands	r2, r3
 800487a:	2380      	movs	r3, #128	@ 0x80
 800487c:	029b      	lsls	r3, r3, #10
 800487e:	429a      	cmp	r2, r3
 8004880:	d101      	bne.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e0b1      	b.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004886:	4b5b      	ldr	r3, [pc, #364]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004888:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800488a:	23c0      	movs	r3, #192	@ 0xc0
 800488c:	029b      	lsls	r3, r3, #10
 800488e:	4013      	ands	r3, r2
 8004890:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d03b      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	685a      	ldr	r2, [r3, #4]
 800489c:	23c0      	movs	r3, #192	@ 0xc0
 800489e:	029b      	lsls	r3, r3, #10
 80048a0:	4013      	ands	r3, r2
 80048a2:	68fa      	ldr	r2, [r7, #12]
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d033      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2220      	movs	r2, #32
 80048ae:	4013      	ands	r3, r2
 80048b0:	d02e      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80048b2:	4b50      	ldr	r3, [pc, #320]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80048b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048b6:	4a51      	ldr	r2, [pc, #324]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x238>)
 80048b8:	4013      	ands	r3, r2
 80048ba:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80048bc:	4b4d      	ldr	r3, [pc, #308]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80048be:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048c0:	4b4c      	ldr	r3, [pc, #304]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80048c2:	2180      	movs	r1, #128	@ 0x80
 80048c4:	0309      	lsls	r1, r1, #12
 80048c6:	430a      	orrs	r2, r1
 80048c8:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80048ca:	4b4a      	ldr	r3, [pc, #296]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80048cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048ce:	4b49      	ldr	r3, [pc, #292]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80048d0:	494b      	ldr	r1, [pc, #300]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80048d2:	400a      	ands	r2, r1
 80048d4:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80048d6:	4b47      	ldr	r3, [pc, #284]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80048d8:	68fa      	ldr	r2, [r7, #12]
 80048da:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80048dc:	68fa      	ldr	r2, [r7, #12]
 80048de:	2380      	movs	r3, #128	@ 0x80
 80048e0:	005b      	lsls	r3, r3, #1
 80048e2:	4013      	ands	r3, r2
 80048e4:	d014      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e6:	f7fd fe75 	bl	80025d4 <HAL_GetTick>
 80048ea:	0003      	movs	r3, r0
 80048ec:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80048ee:	e009      	b.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048f0:	f7fd fe70 	bl	80025d4 <HAL_GetTick>
 80048f4:	0002      	movs	r2, r0
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	4a42      	ldr	r2, [pc, #264]	@ (8004a04 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d901      	bls.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8004900:	2303      	movs	r3, #3
 8004902:	e072      	b.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004904:	4b3b      	ldr	r3, [pc, #236]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004906:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004908:	2380      	movs	r3, #128	@ 0x80
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	4013      	ands	r3, r2
 800490e:	d0ef      	beq.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2220      	movs	r2, #32
 8004916:	4013      	ands	r3, r2
 8004918:	d01f      	beq.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	685a      	ldr	r2, [r3, #4]
 800491e:	23c0      	movs	r3, #192	@ 0xc0
 8004920:	029b      	lsls	r3, r3, #10
 8004922:	401a      	ands	r2, r3
 8004924:	23c0      	movs	r3, #192	@ 0xc0
 8004926:	029b      	lsls	r3, r3, #10
 8004928:	429a      	cmp	r2, r3
 800492a:	d10c      	bne.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x182>
 800492c:	4b31      	ldr	r3, [pc, #196]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a35      	ldr	r2, [pc, #212]	@ (8004a08 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004932:	4013      	ands	r3, r2
 8004934:	0019      	movs	r1, r3
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	685a      	ldr	r2, [r3, #4]
 800493a:	23c0      	movs	r3, #192	@ 0xc0
 800493c:	039b      	lsls	r3, r3, #14
 800493e:	401a      	ands	r2, r3
 8004940:	4b2c      	ldr	r3, [pc, #176]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004942:	430a      	orrs	r2, r1
 8004944:	601a      	str	r2, [r3, #0]
 8004946:	4b2b      	ldr	r3, [pc, #172]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004948:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685a      	ldr	r2, [r3, #4]
 800494e:	23c0      	movs	r3, #192	@ 0xc0
 8004950:	029b      	lsls	r3, r3, #10
 8004952:	401a      	ands	r2, r3
 8004954:	4b27      	ldr	r3, [pc, #156]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004956:	430a      	orrs	r2, r1
 8004958:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800495a:	2317      	movs	r3, #23
 800495c:	18fb      	adds	r3, r7, r3
 800495e:	781b      	ldrb	r3, [r3, #0]
 8004960:	2b01      	cmp	r3, #1
 8004962:	d105      	bne.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004964:	4b23      	ldr	r3, [pc, #140]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004966:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004968:	4b22      	ldr	r3, [pc, #136]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800496a:	4928      	ldr	r1, [pc, #160]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800496c:	400a      	ands	r2, r1
 800496e:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	2202      	movs	r2, #2
 8004976:	4013      	ands	r3, r2
 8004978:	d009      	beq.n	800498e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800497a:	4b1e      	ldr	r3, [pc, #120]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800497c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800497e:	220c      	movs	r2, #12
 8004980:	4393      	bics	r3, r2
 8004982:	0019      	movs	r1, r3
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	689a      	ldr	r2, [r3, #8]
 8004988:	4b1a      	ldr	r3, [pc, #104]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800498a:	430a      	orrs	r2, r1
 800498c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	2204      	movs	r2, #4
 8004994:	4013      	ands	r3, r2
 8004996:	d009      	beq.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004998:	4b16      	ldr	r3, [pc, #88]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800499a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800499c:	4a1c      	ldr	r2, [pc, #112]	@ (8004a10 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800499e:	4013      	ands	r3, r2
 80049a0:	0019      	movs	r1, r3
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	68da      	ldr	r2, [r3, #12]
 80049a6:	4b13      	ldr	r3, [pc, #76]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80049a8:	430a      	orrs	r2, r1
 80049aa:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2208      	movs	r2, #8
 80049b2:	4013      	ands	r3, r2
 80049b4:	d009      	beq.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80049b6:	4b0f      	ldr	r3, [pc, #60]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80049b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049ba:	4a16      	ldr	r2, [pc, #88]	@ (8004a14 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80049bc:	4013      	ands	r3, r2
 80049be:	0019      	movs	r1, r3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	691a      	ldr	r2, [r3, #16]
 80049c4:	4b0b      	ldr	r3, [pc, #44]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80049c6:	430a      	orrs	r2, r1
 80049c8:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	2280      	movs	r2, #128	@ 0x80
 80049d0:	4013      	ands	r3, r2
 80049d2:	d009      	beq.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80049d4:	4b07      	ldr	r3, [pc, #28]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80049d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049d8:	4a0f      	ldr	r2, [pc, #60]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80049da:	4013      	ands	r3, r2
 80049dc:	0019      	movs	r1, r3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	695a      	ldr	r2, [r3, #20]
 80049e2:	4b04      	ldr	r3, [pc, #16]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80049e4:	430a      	orrs	r2, r1
 80049e6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80049e8:	2300      	movs	r3, #0
}
 80049ea:	0018      	movs	r0, r3
 80049ec:	46bd      	mov	sp, r7
 80049ee:	b006      	add	sp, #24
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	46c0      	nop			@ (mov r8, r8)
 80049f4:	40021000 	.word	0x40021000
 80049f8:	40007000 	.word	0x40007000
 80049fc:	fffcffff 	.word	0xfffcffff
 8004a00:	fff7ffff 	.word	0xfff7ffff
 8004a04:	00001388 	.word	0x00001388
 8004a08:	ffcfffff 	.word	0xffcfffff
 8004a0c:	efffffff 	.word	0xefffffff
 8004a10:	fffff3ff 	.word	0xfffff3ff
 8004a14:	ffffcfff 	.word	0xffffcfff
 8004a18:	fff3ffff 	.word	0xfff3ffff

08004a1c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004a1c:	b5b0      	push	{r4, r5, r7, lr}
 8004a1e:	b084      	sub	sp, #16
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004a24:	230f      	movs	r3, #15
 8004a26:	18fb      	adds	r3, r7, r3
 8004a28:	2201      	movs	r2, #1
 8004a2a:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d101      	bne.n	8004a36 <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e088      	b.n	8004b48 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2221      	movs	r2, #33	@ 0x21
 8004a3a:	5c9b      	ldrb	r3, [r3, r2]
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d107      	bne.n	8004a52 <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2220      	movs	r2, #32
 8004a46:	2100      	movs	r1, #0
 8004a48:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	0018      	movs	r0, r3
 8004a4e:	f7fd fbeb 	bl	8002228 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2221      	movs	r2, #33	@ 0x21
 8004a56:	2102      	movs	r1, #2
 8004a58:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	68db      	ldr	r3, [r3, #12]
 8004a60:	2210      	movs	r2, #16
 8004a62:	4013      	ands	r3, r2
 8004a64:	2b10      	cmp	r3, #16
 8004a66:	d05f      	beq.n	8004b28 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	22ca      	movs	r2, #202	@ 0xca
 8004a6e:	625a      	str	r2, [r3, #36]	@ 0x24
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	2253      	movs	r2, #83	@ 0x53
 8004a76:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004a78:	250f      	movs	r5, #15
 8004a7a:	197c      	adds	r4, r7, r5
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	0018      	movs	r0, r3
 8004a80:	f000 fa7c 	bl	8004f7c <RTC_EnterInitMode>
 8004a84:	0003      	movs	r3, r0
 8004a86:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8004a88:	0028      	movs	r0, r5
 8004a8a:	183b      	adds	r3, r7, r0
 8004a8c:	781b      	ldrb	r3, [r3, #0]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d12c      	bne.n	8004aec <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	689a      	ldr	r2, [r3, #8]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	492c      	ldr	r1, [pc, #176]	@ (8004b50 <HAL_RTC_Init+0x134>)
 8004a9e:	400a      	ands	r2, r1
 8004aa0:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	6899      	ldr	r1, [r3, #8]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	685a      	ldr	r2, [r3, #4]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	691b      	ldr	r3, [r3, #16]
 8004ab0:	431a      	orrs	r2, r3
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	699b      	ldr	r3, [r3, #24]
 8004ab6:	431a      	orrs	r2, r3
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	430a      	orrs	r2, r1
 8004abe:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	687a      	ldr	r2, [r7, #4]
 8004ac6:	68d2      	ldr	r2, [r2, #12]
 8004ac8:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	6919      	ldr	r1, [r3, #16]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	041a      	lsls	r2, r3, #16
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	430a      	orrs	r2, r1
 8004adc:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004ade:	183c      	adds	r4, r7, r0
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	0018      	movs	r0, r3
 8004ae4:	f000 fa8e 	bl	8005004 <RTC_ExitInitMode>
 8004ae8:	0003      	movs	r3, r0
 8004aea:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8004aec:	230f      	movs	r3, #15
 8004aee:	18fb      	adds	r3, r7, r3
 8004af0:	781b      	ldrb	r3, [r3, #0]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d113      	bne.n	8004b1e <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	2103      	movs	r1, #3
 8004b02:	438a      	bics	r2, r1
 8004b04:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	69da      	ldr	r2, [r3, #28]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	695b      	ldr	r3, [r3, #20]
 8004b14:	431a      	orrs	r2, r3
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	430a      	orrs	r2, r1
 8004b1c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	22ff      	movs	r2, #255	@ 0xff
 8004b24:	625a      	str	r2, [r3, #36]	@ 0x24
 8004b26:	e003      	b.n	8004b30 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8004b28:	230f      	movs	r3, #15
 8004b2a:	18fb      	adds	r3, r7, r3
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8004b30:	230f      	movs	r3, #15
 8004b32:	18fb      	adds	r3, r7, r3
 8004b34:	781b      	ldrb	r3, [r3, #0]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d103      	bne.n	8004b42 <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2221      	movs	r2, #33	@ 0x21
 8004b3e:	2101      	movs	r1, #1
 8004b40:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8004b42:	230f      	movs	r3, #15
 8004b44:	18fb      	adds	r3, r7, r3
 8004b46:	781b      	ldrb	r3, [r3, #0]
}
 8004b48:	0018      	movs	r0, r3
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	b004      	add	sp, #16
 8004b4e:	bdb0      	pop	{r4, r5, r7, pc}
 8004b50:	ff8fffbf 	.word	0xff8fffbf

08004b54 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004b54:	b5b0      	push	{r4, r5, r7, lr}
 8004b56:	b086      	sub	sp, #24
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	60f8      	str	r0, [r7, #12]
 8004b5c:	60b9      	str	r1, [r7, #8]
 8004b5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004b60:	2300      	movs	r3, #0
 8004b62:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2220      	movs	r2, #32
 8004b68:	5c9b      	ldrb	r3, [r3, r2]
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d101      	bne.n	8004b72 <HAL_RTC_SetTime+0x1e>
 8004b6e:	2302      	movs	r3, #2
 8004b70:	e092      	b.n	8004c98 <HAL_RTC_SetTime+0x144>
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2220      	movs	r2, #32
 8004b76:	2101      	movs	r1, #1
 8004b78:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2221      	movs	r2, #33	@ 0x21
 8004b7e:	2102      	movs	r1, #2
 8004b80:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d125      	bne.n	8004bd4 <HAL_RTC_SetTime+0x80>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	2240      	movs	r2, #64	@ 0x40
 8004b90:	4013      	ands	r3, r2
 8004b92:	d102      	bne.n	8004b9a <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	2200      	movs	r2, #0
 8004b98:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	781b      	ldrb	r3, [r3, #0]
 8004b9e:	0018      	movs	r0, r3
 8004ba0:	f000 fa5a 	bl	8005058 <RTC_ByteToBcd2>
 8004ba4:	0003      	movs	r3, r0
 8004ba6:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	785b      	ldrb	r3, [r3, #1]
 8004bac:	0018      	movs	r0, r3
 8004bae:	f000 fa53 	bl	8005058 <RTC_ByteToBcd2>
 8004bb2:	0003      	movs	r3, r0
 8004bb4:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004bb6:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	789b      	ldrb	r3, [r3, #2]
 8004bbc:	0018      	movs	r0, r3
 8004bbe:	f000 fa4b 	bl	8005058 <RTC_ByteToBcd2>
 8004bc2:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004bc4:	0022      	movs	r2, r4
 8004bc6:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	78db      	ldrb	r3, [r3, #3]
 8004bcc:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	617b      	str	r3, [r7, #20]
 8004bd2:	e017      	b.n	8004c04 <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	2240      	movs	r2, #64	@ 0x40
 8004bdc:	4013      	ands	r3, r2
 8004bde:	d102      	bne.n	8004be6 <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	2200      	movs	r2, #0
 8004be4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	781b      	ldrb	r3, [r3, #0]
 8004bea:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	785b      	ldrb	r3, [r3, #1]
 8004bf0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004bf2:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8004bf4:	68ba      	ldr	r2, [r7, #8]
 8004bf6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004bf8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	78db      	ldrb	r3, [r3, #3]
 8004bfe:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004c00:	4313      	orrs	r3, r2
 8004c02:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	22ca      	movs	r2, #202	@ 0xca
 8004c0a:	625a      	str	r2, [r3, #36]	@ 0x24
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	2253      	movs	r2, #83	@ 0x53
 8004c12:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004c14:	2513      	movs	r5, #19
 8004c16:	197c      	adds	r4, r7, r5
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	0018      	movs	r0, r3
 8004c1c:	f000 f9ae 	bl	8004f7c <RTC_EnterInitMode>
 8004c20:	0003      	movs	r3, r0
 8004c22:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8004c24:	0028      	movs	r0, r5
 8004c26:	183b      	adds	r3, r7, r0
 8004c28:	781b      	ldrb	r3, [r3, #0]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d120      	bne.n	8004c70 <HAL_RTC_SetTime+0x11c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	697a      	ldr	r2, [r7, #20]
 8004c34:	491a      	ldr	r1, [pc, #104]	@ (8004ca0 <HAL_RTC_SetTime+0x14c>)
 8004c36:	400a      	ands	r2, r1
 8004c38:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	689a      	ldr	r2, [r3, #8]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4917      	ldr	r1, [pc, #92]	@ (8004ca4 <HAL_RTC_SetTime+0x150>)
 8004c46:	400a      	ands	r2, r1
 8004c48:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	6899      	ldr	r1, [r3, #8]
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	68da      	ldr	r2, [r3, #12]
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	691b      	ldr	r3, [r3, #16]
 8004c58:	431a      	orrs	r2, r3
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	430a      	orrs	r2, r1
 8004c60:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004c62:	183c      	adds	r4, r7, r0
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	0018      	movs	r0, r3
 8004c68:	f000 f9cc 	bl	8005004 <RTC_ExitInitMode>
 8004c6c:	0003      	movs	r3, r0
 8004c6e:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8004c70:	2313      	movs	r3, #19
 8004c72:	18fb      	adds	r3, r7, r3
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d103      	bne.n	8004c82 <HAL_RTC_SetTime+0x12e>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2221      	movs	r2, #33	@ 0x21
 8004c7e:	2101      	movs	r1, #1
 8004c80:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	22ff      	movs	r2, #255	@ 0xff
 8004c88:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2220      	movs	r2, #32
 8004c8e:	2100      	movs	r1, #0
 8004c90:	5499      	strb	r1, [r3, r2]

  return status;
 8004c92:	2313      	movs	r3, #19
 8004c94:	18fb      	adds	r3, r7, r3
 8004c96:	781b      	ldrb	r3, [r3, #0]
}
 8004c98:	0018      	movs	r0, r3
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	b006      	add	sp, #24
 8004c9e:	bdb0      	pop	{r4, r5, r7, pc}
 8004ca0:	007f7f7f 	.word	0x007f7f7f
 8004ca4:	fffbffff 	.word	0xfffbffff

08004ca8 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b086      	sub	sp, #24
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	60f8      	str	r0, [r7, #12]
 8004cb0:	60b9      	str	r1, [r7, #8]
 8004cb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	691b      	ldr	r3, [r3, #16]
 8004cc8:	045b      	lsls	r3, r3, #17
 8004cca:	0c5a      	lsrs	r2, r3, #17
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a22      	ldr	r2, [pc, #136]	@ (8004d60 <HAL_RTC_GetTime+0xb8>)
 8004cd8:	4013      	ands	r3, r2
 8004cda:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	0c1b      	lsrs	r3, r3, #16
 8004ce0:	b2db      	uxtb	r3, r3
 8004ce2:	223f      	movs	r2, #63	@ 0x3f
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	b2da      	uxtb	r2, r3
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	0a1b      	lsrs	r3, r3, #8
 8004cf0:	b2db      	uxtb	r3, r3
 8004cf2:	227f      	movs	r2, #127	@ 0x7f
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	b2da      	uxtb	r2, r3
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	227f      	movs	r2, #127	@ 0x7f
 8004d02:	4013      	ands	r3, r2
 8004d04:	b2da      	uxtb	r2, r3
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	0d9b      	lsrs	r3, r3, #22
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	2201      	movs	r2, #1
 8004d12:	4013      	ands	r3, r2
 8004d14:	b2da      	uxtb	r2, r3
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d11a      	bne.n	8004d56 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	781b      	ldrb	r3, [r3, #0]
 8004d24:	0018      	movs	r0, r3
 8004d26:	f000 f9b8 	bl	800509a <RTC_Bcd2ToByte>
 8004d2a:	0003      	movs	r3, r0
 8004d2c:	001a      	movs	r2, r3
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	785b      	ldrb	r3, [r3, #1]
 8004d36:	0018      	movs	r0, r3
 8004d38:	f000 f9af 	bl	800509a <RTC_Bcd2ToByte>
 8004d3c:	0003      	movs	r3, r0
 8004d3e:	001a      	movs	r2, r3
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	789b      	ldrb	r3, [r3, #2]
 8004d48:	0018      	movs	r0, r3
 8004d4a:	f000 f9a6 	bl	800509a <RTC_Bcd2ToByte>
 8004d4e:	0003      	movs	r3, r0
 8004d50:	001a      	movs	r2, r3
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004d56:	2300      	movs	r3, #0
}
 8004d58:	0018      	movs	r0, r3
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	b006      	add	sp, #24
 8004d5e:	bd80      	pop	{r7, pc}
 8004d60:	007f7f7f 	.word	0x007f7f7f

08004d64 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004d64:	b5b0      	push	{r4, r5, r7, lr}
 8004d66:	b086      	sub	sp, #24
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	60b9      	str	r1, [r7, #8]
 8004d6e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004d70:	2300      	movs	r3, #0
 8004d72:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2220      	movs	r2, #32
 8004d78:	5c9b      	ldrb	r3, [r3, r2]
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	d101      	bne.n	8004d82 <HAL_RTC_SetDate+0x1e>
 8004d7e:	2302      	movs	r3, #2
 8004d80:	e07e      	b.n	8004e80 <HAL_RTC_SetDate+0x11c>
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2220      	movs	r2, #32
 8004d86:	2101      	movs	r1, #1
 8004d88:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2221      	movs	r2, #33	@ 0x21
 8004d8e:	2102      	movs	r1, #2
 8004d90:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d10e      	bne.n	8004db6 <HAL_RTC_SetDate+0x52>
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	785b      	ldrb	r3, [r3, #1]
 8004d9c:	001a      	movs	r2, r3
 8004d9e:	2310      	movs	r3, #16
 8004da0:	4013      	ands	r3, r2
 8004da2:	d008      	beq.n	8004db6 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	785b      	ldrb	r3, [r3, #1]
 8004da8:	2210      	movs	r2, #16
 8004daa:	4393      	bics	r3, r2
 8004dac:	b2db      	uxtb	r3, r3
 8004dae:	330a      	adds	r3, #10
 8004db0:	b2da      	uxtb	r2, r3
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d11c      	bne.n	8004df6 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	78db      	ldrb	r3, [r3, #3]
 8004dc0:	0018      	movs	r0, r3
 8004dc2:	f000 f949 	bl	8005058 <RTC_ByteToBcd2>
 8004dc6:	0003      	movs	r3, r0
 8004dc8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	785b      	ldrb	r3, [r3, #1]
 8004dce:	0018      	movs	r0, r3
 8004dd0:	f000 f942 	bl	8005058 <RTC_ByteToBcd2>
 8004dd4:	0003      	movs	r3, r0
 8004dd6:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004dd8:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	789b      	ldrb	r3, [r3, #2]
 8004dde:	0018      	movs	r0, r3
 8004de0:	f000 f93a 	bl	8005058 <RTC_ByteToBcd2>
 8004de4:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004de6:	0022      	movs	r2, r4
 8004de8:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	781b      	ldrb	r3, [r3, #0]
 8004dee:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004df0:	4313      	orrs	r3, r2
 8004df2:	617b      	str	r3, [r7, #20]
 8004df4:	e00e      	b.n	8004e14 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	78db      	ldrb	r3, [r3, #3]
 8004dfa:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	785b      	ldrb	r3, [r3, #1]
 8004e00:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004e02:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8004e04:	68ba      	ldr	r2, [r7, #8]
 8004e06:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004e08:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	781b      	ldrb	r3, [r3, #0]
 8004e0e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004e10:	4313      	orrs	r3, r2
 8004e12:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	22ca      	movs	r2, #202	@ 0xca
 8004e1a:	625a      	str	r2, [r3, #36]	@ 0x24
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	2253      	movs	r2, #83	@ 0x53
 8004e22:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004e24:	2513      	movs	r5, #19
 8004e26:	197c      	adds	r4, r7, r5
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	0018      	movs	r0, r3
 8004e2c:	f000 f8a6 	bl	8004f7c <RTC_EnterInitMode>
 8004e30:	0003      	movs	r3, r0
 8004e32:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8004e34:	0028      	movs	r0, r5
 8004e36:	183b      	adds	r3, r7, r0
 8004e38:	781b      	ldrb	r3, [r3, #0]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d10c      	bne.n	8004e58 <HAL_RTC_SetDate+0xf4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	697a      	ldr	r2, [r7, #20]
 8004e44:	4910      	ldr	r1, [pc, #64]	@ (8004e88 <HAL_RTC_SetDate+0x124>)
 8004e46:	400a      	ands	r2, r1
 8004e48:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004e4a:	183c      	adds	r4, r7, r0
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	0018      	movs	r0, r3
 8004e50:	f000 f8d8 	bl	8005004 <RTC_ExitInitMode>
 8004e54:	0003      	movs	r3, r0
 8004e56:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8004e58:	2313      	movs	r3, #19
 8004e5a:	18fb      	adds	r3, r7, r3
 8004e5c:	781b      	ldrb	r3, [r3, #0]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d103      	bne.n	8004e6a <HAL_RTC_SetDate+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2221      	movs	r2, #33	@ 0x21
 8004e66:	2101      	movs	r1, #1
 8004e68:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	22ff      	movs	r2, #255	@ 0xff
 8004e70:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2220      	movs	r2, #32
 8004e76:	2100      	movs	r1, #0
 8004e78:	5499      	strb	r1, [r3, r2]

  return status;
 8004e7a:	2313      	movs	r3, #19
 8004e7c:	18fb      	adds	r3, r7, r3
 8004e7e:	781b      	ldrb	r3, [r3, #0]
}
 8004e80:	0018      	movs	r0, r3
 8004e82:	46bd      	mov	sp, r7
 8004e84:	b006      	add	sp, #24
 8004e86:	bdb0      	pop	{r4, r5, r7, pc}
 8004e88:	00ffff3f 	.word	0x00ffff3f

08004e8c <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b086      	sub	sp, #24
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	60f8      	str	r0, [r7, #12]
 8004e94:	60b9      	str	r1, [r7, #8]
 8004e96:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	4a21      	ldr	r2, [pc, #132]	@ (8004f28 <HAL_RTC_GetDate+0x9c>)
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	0c1b      	lsrs	r3, r3, #16
 8004eac:	b2da      	uxtb	r2, r3
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	0a1b      	lsrs	r3, r3, #8
 8004eb6:	b2db      	uxtb	r3, r3
 8004eb8:	221f      	movs	r2, #31
 8004eba:	4013      	ands	r3, r2
 8004ebc:	b2da      	uxtb	r2, r3
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	223f      	movs	r2, #63	@ 0x3f
 8004ec8:	4013      	ands	r3, r2
 8004eca:	b2da      	uxtb	r2, r3
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	0b5b      	lsrs	r3, r3, #13
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	2207      	movs	r2, #7
 8004ed8:	4013      	ands	r3, r2
 8004eda:	b2da      	uxtb	r2, r3
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d11a      	bne.n	8004f1c <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	78db      	ldrb	r3, [r3, #3]
 8004eea:	0018      	movs	r0, r3
 8004eec:	f000 f8d5 	bl	800509a <RTC_Bcd2ToByte>
 8004ef0:	0003      	movs	r3, r0
 8004ef2:	001a      	movs	r2, r3
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	785b      	ldrb	r3, [r3, #1]
 8004efc:	0018      	movs	r0, r3
 8004efe:	f000 f8cc 	bl	800509a <RTC_Bcd2ToByte>
 8004f02:	0003      	movs	r3, r0
 8004f04:	001a      	movs	r2, r3
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	789b      	ldrb	r3, [r3, #2]
 8004f0e:	0018      	movs	r0, r3
 8004f10:	f000 f8c3 	bl	800509a <RTC_Bcd2ToByte>
 8004f14:	0003      	movs	r3, r0
 8004f16:	001a      	movs	r2, r3
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004f1c:	2300      	movs	r3, #0
}
 8004f1e:	0018      	movs	r0, r3
 8004f20:	46bd      	mov	sp, r7
 8004f22:	b006      	add	sp, #24
 8004f24:	bd80      	pop	{r7, pc}
 8004f26:	46c0      	nop			@ (mov r8, r8)
 8004f28:	00ffff3f 	.word	0x00ffff3f

08004f2c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b084      	sub	sp, #16
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f34:	2300      	movs	r3, #0
 8004f36:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a0e      	ldr	r2, [pc, #56]	@ (8004f78 <HAL_RTC_WaitForSynchro+0x4c>)
 8004f3e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004f40:	f7fd fb48 	bl	80025d4 <HAL_GetTick>
 8004f44:	0003      	movs	r3, r0
 8004f46:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004f48:	e00a      	b.n	8004f60 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004f4a:	f7fd fb43 	bl	80025d4 <HAL_GetTick>
 8004f4e:	0002      	movs	r2, r0
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	1ad2      	subs	r2, r2, r3
 8004f54:	23fa      	movs	r3, #250	@ 0xfa
 8004f56:	009b      	lsls	r3, r3, #2
 8004f58:	429a      	cmp	r2, r3
 8004f5a:	d901      	bls.n	8004f60 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8004f5c:	2303      	movs	r3, #3
 8004f5e:	e006      	b.n	8004f6e <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	68db      	ldr	r3, [r3, #12]
 8004f66:	2220      	movs	r2, #32
 8004f68:	4013      	ands	r3, r2
 8004f6a:	d0ee      	beq.n	8004f4a <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8004f6c:	2300      	movs	r3, #0
}
 8004f6e:	0018      	movs	r0, r3
 8004f70:	46bd      	mov	sp, r7
 8004f72:	b004      	add	sp, #16
 8004f74:	bd80      	pop	{r7, pc}
 8004f76:	46c0      	nop			@ (mov r8, r8)
 8004f78:	0001ff5f 	.word	0x0001ff5f

08004f7c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b084      	sub	sp, #16
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f84:	2300      	movs	r3, #0
 8004f86:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004f88:	230f      	movs	r3, #15
 8004f8a:	18fb      	adds	r3, r7, r3
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	68db      	ldr	r3, [r3, #12]
 8004f96:	2240      	movs	r2, #64	@ 0x40
 8004f98:	4013      	ands	r3, r2
 8004f9a:	d12c      	bne.n	8004ff6 <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	68da      	ldr	r2, [r3, #12]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	2180      	movs	r1, #128	@ 0x80
 8004fa8:	430a      	orrs	r2, r1
 8004faa:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004fac:	f7fd fb12 	bl	80025d4 <HAL_GetTick>
 8004fb0:	0003      	movs	r3, r0
 8004fb2:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004fb4:	e014      	b.n	8004fe0 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004fb6:	f7fd fb0d 	bl	80025d4 <HAL_GetTick>
 8004fba:	0002      	movs	r2, r0
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	1ad2      	subs	r2, r2, r3
 8004fc0:	200f      	movs	r0, #15
 8004fc2:	183b      	adds	r3, r7, r0
 8004fc4:	1839      	adds	r1, r7, r0
 8004fc6:	7809      	ldrb	r1, [r1, #0]
 8004fc8:	7019      	strb	r1, [r3, #0]
 8004fca:	23fa      	movs	r3, #250	@ 0xfa
 8004fcc:	009b      	lsls	r3, r3, #2
 8004fce:	429a      	cmp	r2, r3
 8004fd0:	d906      	bls.n	8004fe0 <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2221      	movs	r2, #33	@ 0x21
 8004fd6:	2104      	movs	r1, #4
 8004fd8:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 8004fda:	183b      	adds	r3, r7, r0
 8004fdc:	2201      	movs	r2, #1
 8004fde:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	2240      	movs	r2, #64	@ 0x40
 8004fe8:	4013      	ands	r3, r2
 8004fea:	d104      	bne.n	8004ff6 <RTC_EnterInitMode+0x7a>
 8004fec:	230f      	movs	r3, #15
 8004fee:	18fb      	adds	r3, r7, r3
 8004ff0:	781b      	ldrb	r3, [r3, #0]
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d1df      	bne.n	8004fb6 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8004ff6:	230f      	movs	r3, #15
 8004ff8:	18fb      	adds	r3, r7, r3
 8004ffa:	781b      	ldrb	r3, [r3, #0]
}
 8004ffc:	0018      	movs	r0, r3
 8004ffe:	46bd      	mov	sp, r7
 8005000:	b004      	add	sp, #16
 8005002:	bd80      	pop	{r7, pc}

08005004 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005004:	b590      	push	{r4, r7, lr}
 8005006:	b085      	sub	sp, #20
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800500c:	240f      	movs	r4, #15
 800500e:	193b      	adds	r3, r7, r4
 8005010:	2200      	movs	r2, #0
 8005012:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	68da      	ldr	r2, [r3, #12]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	2180      	movs	r1, #128	@ 0x80
 8005020:	438a      	bics	r2, r1
 8005022:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	2220      	movs	r2, #32
 800502c:	4013      	ands	r3, r2
 800502e:	d10c      	bne.n	800504a <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	0018      	movs	r0, r3
 8005034:	f7ff ff7a 	bl	8004f2c <HAL_RTC_WaitForSynchro>
 8005038:	1e03      	subs	r3, r0, #0
 800503a:	d006      	beq.n	800504a <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2221      	movs	r2, #33	@ 0x21
 8005040:	2104      	movs	r1, #4
 8005042:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 8005044:	193b      	adds	r3, r7, r4
 8005046:	2201      	movs	r2, #1
 8005048:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 800504a:	230f      	movs	r3, #15
 800504c:	18fb      	adds	r3, r7, r3
 800504e:	781b      	ldrb	r3, [r3, #0]
}
 8005050:	0018      	movs	r0, r3
 8005052:	46bd      	mov	sp, r7
 8005054:	b005      	add	sp, #20
 8005056:	bd90      	pop	{r4, r7, pc}

08005058 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b084      	sub	sp, #16
 800505c:	af00      	add	r7, sp, #0
 800505e:	0002      	movs	r2, r0
 8005060:	1dfb      	adds	r3, r7, #7
 8005062:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8005064:	2300      	movs	r3, #0
 8005066:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8005068:	e007      	b.n	800507a <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	3301      	adds	r3, #1
 800506e:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8005070:	1dfb      	adds	r3, r7, #7
 8005072:	1dfa      	adds	r2, r7, #7
 8005074:	7812      	ldrb	r2, [r2, #0]
 8005076:	3a0a      	subs	r2, #10
 8005078:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 800507a:	1dfb      	adds	r3, r7, #7
 800507c:	781b      	ldrb	r3, [r3, #0]
 800507e:	2b09      	cmp	r3, #9
 8005080:	d8f3      	bhi.n	800506a <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	b2db      	uxtb	r3, r3
 8005086:	011b      	lsls	r3, r3, #4
 8005088:	b2da      	uxtb	r2, r3
 800508a:	1dfb      	adds	r3, r7, #7
 800508c:	781b      	ldrb	r3, [r3, #0]
 800508e:	4313      	orrs	r3, r2
 8005090:	b2db      	uxtb	r3, r3
}
 8005092:	0018      	movs	r0, r3
 8005094:	46bd      	mov	sp, r7
 8005096:	b004      	add	sp, #16
 8005098:	bd80      	pop	{r7, pc}

0800509a <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800509a:	b580      	push	{r7, lr}
 800509c:	b084      	sub	sp, #16
 800509e:	af00      	add	r7, sp, #0
 80050a0:	0002      	movs	r2, r0
 80050a2:	1dfb      	adds	r3, r7, #7
 80050a4:	701a      	strb	r2, [r3, #0]
  uint32_t tens = 0U;
 80050a6:	2300      	movs	r3, #0
 80050a8:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80050aa:	1dfb      	adds	r3, r7, #7
 80050ac:	781b      	ldrb	r3, [r3, #0]
 80050ae:	091b      	lsrs	r3, r3, #4
 80050b0:	b2db      	uxtb	r3, r3
 80050b2:	001a      	movs	r2, r3
 80050b4:	0013      	movs	r3, r2
 80050b6:	009b      	lsls	r3, r3, #2
 80050b8:	189b      	adds	r3, r3, r2
 80050ba:	005b      	lsls	r3, r3, #1
 80050bc:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	b2da      	uxtb	r2, r3
 80050c2:	1dfb      	adds	r3, r7, #7
 80050c4:	781b      	ldrb	r3, [r3, #0]
 80050c6:	210f      	movs	r1, #15
 80050c8:	400b      	ands	r3, r1
 80050ca:	b2db      	uxtb	r3, r3
 80050cc:	18d3      	adds	r3, r2, r3
 80050ce:	b2db      	uxtb	r3, r3
}
 80050d0:	0018      	movs	r0, r3
 80050d2:	46bd      	mov	sp, r7
 80050d4:	b004      	add	sp, #16
 80050d6:	bd80      	pop	{r7, pc}

080050d8 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b086      	sub	sp, #24
 80050dc:	af00      	add	r7, sp, #0
 80050de:	60f8      	str	r0, [r7, #12]
 80050e0:	60b9      	str	r1, [r7, #8]
 80050e2:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80050e4:	2300      	movs	r3, #0
 80050e6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	3350      	adds	r3, #80	@ 0x50
 80050ee:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	697a      	ldr	r2, [r7, #20]
 80050f6:	18d3      	adds	r3, r2, r3
 80050f8:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	687a      	ldr	r2, [r7, #4]
 80050fe:	601a      	str	r2, [r3, #0]
}
 8005100:	46c0      	nop			@ (mov r8, r8)
 8005102:	46bd      	mov	sp, r7
 8005104:	b006      	add	sp, #24
 8005106:	bd80      	pop	{r7, pc}

08005108 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 4)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b084      	sub	sp, #16
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8005112:	2300      	movs	r3, #0
 8005114:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	3350      	adds	r3, #80	@ 0x50
 800511c:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	009b      	lsls	r3, r3, #2
 8005122:	68fa      	ldr	r2, [r7, #12]
 8005124:	18d3      	adds	r3, r2, r3
 8005126:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
}
 800512c:	0018      	movs	r0, r3
 800512e:	46bd      	mov	sp, r7
 8005130:	b004      	add	sp, #16
 8005132:	bd80      	pop	{r7, pc}

08005134 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b082      	sub	sp, #8
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d101      	bne.n	8005146 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e07b      	b.n	800523e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800514a:	2b00      	cmp	r3, #0
 800514c:	d109      	bne.n	8005162 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	685a      	ldr	r2, [r3, #4]
 8005152:	2382      	movs	r3, #130	@ 0x82
 8005154:	005b      	lsls	r3, r3, #1
 8005156:	429a      	cmp	r2, r3
 8005158:	d009      	beq.n	800516e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2200      	movs	r2, #0
 800515e:	61da      	str	r2, [r3, #28]
 8005160:	e005      	b.n	800516e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2200      	movs	r2, #0
 800516c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2200      	movs	r2, #0
 8005172:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2251      	movs	r2, #81	@ 0x51
 8005178:	5c9b      	ldrb	r3, [r3, r2]
 800517a:	b2db      	uxtb	r3, r3
 800517c:	2b00      	cmp	r3, #0
 800517e:	d107      	bne.n	8005190 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2250      	movs	r2, #80	@ 0x50
 8005184:	2100      	movs	r1, #0
 8005186:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	0018      	movs	r0, r3
 800518c:	f7fd f864 	bl	8002258 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2251      	movs	r2, #81	@ 0x51
 8005194:	2102      	movs	r1, #2
 8005196:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	2140      	movs	r1, #64	@ 0x40
 80051a4:	438a      	bics	r2, r1
 80051a6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	685a      	ldr	r2, [r3, #4]
 80051ac:	2382      	movs	r3, #130	@ 0x82
 80051ae:	005b      	lsls	r3, r3, #1
 80051b0:	401a      	ands	r2, r3
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6899      	ldr	r1, [r3, #8]
 80051b6:	2384      	movs	r3, #132	@ 0x84
 80051b8:	021b      	lsls	r3, r3, #8
 80051ba:	400b      	ands	r3, r1
 80051bc:	431a      	orrs	r2, r3
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	68d9      	ldr	r1, [r3, #12]
 80051c2:	2380      	movs	r3, #128	@ 0x80
 80051c4:	011b      	lsls	r3, r3, #4
 80051c6:	400b      	ands	r3, r1
 80051c8:	431a      	orrs	r2, r3
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	691b      	ldr	r3, [r3, #16]
 80051ce:	2102      	movs	r1, #2
 80051d0:	400b      	ands	r3, r1
 80051d2:	431a      	orrs	r2, r3
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	695b      	ldr	r3, [r3, #20]
 80051d8:	2101      	movs	r1, #1
 80051da:	400b      	ands	r3, r1
 80051dc:	431a      	orrs	r2, r3
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6999      	ldr	r1, [r3, #24]
 80051e2:	2380      	movs	r3, #128	@ 0x80
 80051e4:	009b      	lsls	r3, r3, #2
 80051e6:	400b      	ands	r3, r1
 80051e8:	431a      	orrs	r2, r3
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	69db      	ldr	r3, [r3, #28]
 80051ee:	2138      	movs	r1, #56	@ 0x38
 80051f0:	400b      	ands	r3, r1
 80051f2:	431a      	orrs	r2, r3
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6a1b      	ldr	r3, [r3, #32]
 80051f8:	2180      	movs	r1, #128	@ 0x80
 80051fa:	400b      	ands	r3, r1
 80051fc:	431a      	orrs	r2, r3
 80051fe:	0011      	movs	r1, r2
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005204:	2380      	movs	r3, #128	@ 0x80
 8005206:	019b      	lsls	r3, r3, #6
 8005208:	401a      	ands	r2, r3
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	430a      	orrs	r2, r1
 8005210:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	699b      	ldr	r3, [r3, #24]
 8005216:	0c1b      	lsrs	r3, r3, #16
 8005218:	2204      	movs	r2, #4
 800521a:	4013      	ands	r3, r2
 800521c:	0019      	movs	r1, r3
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005222:	2210      	movs	r2, #16
 8005224:	401a      	ands	r2, r3
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	430a      	orrs	r2, r1
 800522c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2251      	movs	r2, #81	@ 0x51
 8005238:	2101      	movs	r1, #1
 800523a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800523c:	2300      	movs	r3, #0
}
 800523e:	0018      	movs	r0, r3
 8005240:	46bd      	mov	sp, r7
 8005242:	b002      	add	sp, #8
 8005244:	bd80      	pop	{r7, pc}

08005246 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005246:	b580      	push	{r7, lr}
 8005248:	b088      	sub	sp, #32
 800524a:	af00      	add	r7, sp, #0
 800524c:	60f8      	str	r0, [r7, #12]
 800524e:	60b9      	str	r1, [r7, #8]
 8005250:	603b      	str	r3, [r7, #0]
 8005252:	1dbb      	adds	r3, r7, #6
 8005254:	801a      	strh	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005256:	f7fd f9bd 	bl	80025d4 <HAL_GetTick>
 800525a:	0003      	movs	r3, r0
 800525c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800525e:	231a      	movs	r3, #26
 8005260:	18fb      	adds	r3, r7, r3
 8005262:	1dba      	adds	r2, r7, #6
 8005264:	8812      	ldrh	r2, [r2, #0]
 8005266:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2251      	movs	r2, #81	@ 0x51
 800526c:	5c9b      	ldrb	r3, [r3, r2]
 800526e:	b2db      	uxtb	r3, r3
 8005270:	2b01      	cmp	r3, #1
 8005272:	d001      	beq.n	8005278 <HAL_SPI_Transmit+0x32>
  {
    return HAL_BUSY;
 8005274:	2302      	movs	r3, #2
 8005276:	e132      	b.n	80054de <HAL_SPI_Transmit+0x298>
  }

  if ((pData == NULL) || (Size == 0U))
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d003      	beq.n	8005286 <HAL_SPI_Transmit+0x40>
 800527e:	1dbb      	adds	r3, r7, #6
 8005280:	881b      	ldrh	r3, [r3, #0]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d101      	bne.n	800528a <HAL_SPI_Transmit+0x44>
  {
    return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e129      	b.n	80054de <HAL_SPI_Transmit+0x298>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2250      	movs	r2, #80	@ 0x50
 800528e:	5c9b      	ldrb	r3, [r3, r2]
 8005290:	2b01      	cmp	r3, #1
 8005292:	d101      	bne.n	8005298 <HAL_SPI_Transmit+0x52>
 8005294:	2302      	movs	r3, #2
 8005296:	e122      	b.n	80054de <HAL_SPI_Transmit+0x298>
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2250      	movs	r2, #80	@ 0x50
 800529c:	2101      	movs	r1, #1
 800529e:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2251      	movs	r2, #81	@ 0x51
 80052a4:	2103      	movs	r1, #3
 80052a6:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2200      	movs	r2, #0
 80052ac:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	68ba      	ldr	r2, [r7, #8]
 80052b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	1dba      	adds	r2, r7, #6
 80052b8:	8812      	ldrh	r2, [r2, #0]
 80052ba:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	1dba      	adds	r2, r7, #6
 80052c0:	8812      	ldrh	r2, [r2, #0]
 80052c2:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2200      	movs	r2, #0
 80052c8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2200      	movs	r2, #0
 80052ce:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2200      	movs	r2, #0
 80052d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2200      	movs	r2, #0
 80052da:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2200      	movs	r2, #0
 80052e0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	689a      	ldr	r2, [r3, #8]
 80052e6:	2380      	movs	r3, #128	@ 0x80
 80052e8:	021b      	lsls	r3, r3, #8
 80052ea:	429a      	cmp	r2, r3
 80052ec:	d110      	bne.n	8005310 <HAL_SPI_Transmit+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2140      	movs	r1, #64	@ 0x40
 80052fa:	438a      	bics	r2, r1
 80052fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	2180      	movs	r1, #128	@ 0x80
 800530a:	01c9      	lsls	r1, r1, #7
 800530c:	430a      	orrs	r2, r1
 800530e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	2240      	movs	r2, #64	@ 0x40
 8005318:	4013      	ands	r3, r2
 800531a:	2b40      	cmp	r3, #64	@ 0x40
 800531c:	d007      	beq.n	800532e <HAL_SPI_Transmit+0xe8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	2140      	movs	r1, #64	@ 0x40
 800532a:	430a      	orrs	r2, r1
 800532c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	68da      	ldr	r2, [r3, #12]
 8005332:	2380      	movs	r3, #128	@ 0x80
 8005334:	011b      	lsls	r3, r3, #4
 8005336:	429a      	cmp	r2, r3
 8005338:	d153      	bne.n	80053e2 <HAL_SPI_Transmit+0x19c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d004      	beq.n	800534c <HAL_SPI_Transmit+0x106>
 8005342:	231a      	movs	r3, #26
 8005344:	18fb      	adds	r3, r7, r3
 8005346:	881b      	ldrh	r3, [r3, #0]
 8005348:	2b01      	cmp	r3, #1
 800534a:	d144      	bne.n	80053d6 <HAL_SPI_Transmit+0x190>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005350:	881a      	ldrh	r2, [r3, #0]
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800535c:	1c9a      	adds	r2, r3, #2
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005366:	b29b      	uxth	r3, r3
 8005368:	3b01      	subs	r3, #1
 800536a:	b29a      	uxth	r2, r3
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005370:	e031      	b.n	80053d6 <HAL_SPI_Transmit+0x190>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	2202      	movs	r2, #2
 800537a:	4013      	ands	r3, r2
 800537c:	2b02      	cmp	r3, #2
 800537e:	d112      	bne.n	80053a6 <HAL_SPI_Transmit+0x160>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005384:	881a      	ldrh	r2, [r3, #0]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005390:	1c9a      	adds	r2, r3, #2
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800539a:	b29b      	uxth	r3, r3
 800539c:	3b01      	subs	r3, #1
 800539e:	b29a      	uxth	r2, r3
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80053a4:	e017      	b.n	80053d6 <HAL_SPI_Transmit+0x190>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053a6:	f7fd f915 	bl	80025d4 <HAL_GetTick>
 80053aa:	0002      	movs	r2, r0
 80053ac:	69fb      	ldr	r3, [r7, #28]
 80053ae:	1ad3      	subs	r3, r2, r3
 80053b0:	683a      	ldr	r2, [r7, #0]
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d802      	bhi.n	80053bc <HAL_SPI_Transmit+0x176>
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	3301      	adds	r3, #1
 80053ba:	d102      	bne.n	80053c2 <HAL_SPI_Transmit+0x17c>
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d109      	bne.n	80053d6 <HAL_SPI_Transmit+0x190>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2251      	movs	r2, #81	@ 0x51
 80053c6:	2101      	movs	r1, #1
 80053c8:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2250      	movs	r2, #80	@ 0x50
 80053ce:	2100      	movs	r1, #0
 80053d0:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 80053d2:	2303      	movs	r3, #3
 80053d4:	e083      	b.n	80054de <HAL_SPI_Transmit+0x298>
    while (hspi->TxXferCount > 0U)
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053da:	b29b      	uxth	r3, r3
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d1c8      	bne.n	8005372 <HAL_SPI_Transmit+0x12c>
 80053e0:	e054      	b.n	800548c <HAL_SPI_Transmit+0x246>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d004      	beq.n	80053f4 <HAL_SPI_Transmit+0x1ae>
 80053ea:	231a      	movs	r3, #26
 80053ec:	18fb      	adds	r3, r7, r3
 80053ee:	881b      	ldrh	r3, [r3, #0]
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d146      	bne.n	8005482 <HAL_SPI_Transmit+0x23c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	330c      	adds	r3, #12
 80053fe:	7812      	ldrb	r2, [r2, #0]
 8005400:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005406:	1c5a      	adds	r2, r3, #1
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005410:	b29b      	uxth	r3, r3
 8005412:	3b01      	subs	r3, #1
 8005414:	b29a      	uxth	r2, r3
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800541a:	e032      	b.n	8005482 <HAL_SPI_Transmit+0x23c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	2202      	movs	r2, #2
 8005424:	4013      	ands	r3, r2
 8005426:	2b02      	cmp	r3, #2
 8005428:	d113      	bne.n	8005452 <HAL_SPI_Transmit+0x20c>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	330c      	adds	r3, #12
 8005434:	7812      	ldrb	r2, [r2, #0]
 8005436:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800543c:	1c5a      	adds	r2, r3, #1
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005446:	b29b      	uxth	r3, r3
 8005448:	3b01      	subs	r3, #1
 800544a:	b29a      	uxth	r2, r3
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005450:	e017      	b.n	8005482 <HAL_SPI_Transmit+0x23c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005452:	f7fd f8bf 	bl	80025d4 <HAL_GetTick>
 8005456:	0002      	movs	r2, r0
 8005458:	69fb      	ldr	r3, [r7, #28]
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	683a      	ldr	r2, [r7, #0]
 800545e:	429a      	cmp	r2, r3
 8005460:	d802      	bhi.n	8005468 <HAL_SPI_Transmit+0x222>
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	3301      	adds	r3, #1
 8005466:	d102      	bne.n	800546e <HAL_SPI_Transmit+0x228>
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d109      	bne.n	8005482 <HAL_SPI_Transmit+0x23c>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2251      	movs	r2, #81	@ 0x51
 8005472:	2101      	movs	r1, #1
 8005474:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2250      	movs	r2, #80	@ 0x50
 800547a:	2100      	movs	r1, #0
 800547c:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	e02d      	b.n	80054de <HAL_SPI_Transmit+0x298>
    while (hspi->TxXferCount > 0U)
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005486:	b29b      	uxth	r3, r3
 8005488:	2b00      	cmp	r3, #0
 800548a:	d1c7      	bne.n	800541c <HAL_SPI_Transmit+0x1d6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800548c:	69fa      	ldr	r2, [r7, #28]
 800548e:	6839      	ldr	r1, [r7, #0]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	0018      	movs	r0, r3
 8005494:	f000 fa74 	bl	8005980 <SPI_EndRxTxTransaction>
 8005498:	1e03      	subs	r3, r0, #0
 800549a:	d002      	beq.n	80054a2 <HAL_SPI_Transmit+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2220      	movs	r2, #32
 80054a0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d10a      	bne.n	80054c0 <HAL_SPI_Transmit+0x27a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80054aa:	2300      	movs	r3, #0
 80054ac:	617b      	str	r3, [r7, #20]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	617b      	str	r3, [r7, #20]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	617b      	str	r3, [r7, #20]
 80054be:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2251      	movs	r2, #81	@ 0x51
 80054c4:	2101      	movs	r1, #1
 80054c6:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2250      	movs	r2, #80	@ 0x50
 80054cc:	2100      	movs	r1, #0
 80054ce:	5499      	strb	r1, [r3, r2]

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d001      	beq.n	80054dc <HAL_SPI_Transmit+0x296>
  {
    return HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	e000      	b.n	80054de <HAL_SPI_Transmit+0x298>
  }
  else
  {
    return HAL_OK;
 80054dc:	2300      	movs	r3, #0
  }
}
 80054de:	0018      	movs	r0, r3
 80054e0:	46bd      	mov	sp, r7
 80054e2:	b008      	add	sp, #32
 80054e4:	bd80      	pop	{r7, pc}

080054e6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80054e6:	b580      	push	{r7, lr}
 80054e8:	b08a      	sub	sp, #40	@ 0x28
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	60f8      	str	r0, [r7, #12]
 80054ee:	60b9      	str	r1, [r7, #8]
 80054f0:	607a      	str	r2, [r7, #4]
 80054f2:	001a      	movs	r2, r3
 80054f4:	1cbb      	adds	r3, r7, #2
 80054f6:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80054f8:	2301      	movs	r3, #1
 80054fa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054fc:	f7fd f86a 	bl	80025d4 <HAL_GetTick>
 8005500:	0003      	movs	r3, r0
 8005502:	623b      	str	r3, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005504:	201f      	movs	r0, #31
 8005506:	183b      	adds	r3, r7, r0
 8005508:	68fa      	ldr	r2, [r7, #12]
 800550a:	2151      	movs	r1, #81	@ 0x51
 800550c:	5c52      	ldrb	r2, [r2, r1]
 800550e:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005516:	2316      	movs	r3, #22
 8005518:	18fb      	adds	r3, r7, r3
 800551a:	1cba      	adds	r2, r7, #2
 800551c:	8812      	ldrh	r2, [r2, #0]
 800551e:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005520:	183b      	adds	r3, r7, r0
 8005522:	781b      	ldrb	r3, [r3, #0]
 8005524:	2b01      	cmp	r3, #1
 8005526:	d00e      	beq.n	8005546 <HAL_SPI_TransmitReceive+0x60>
 8005528:	69ba      	ldr	r2, [r7, #24]
 800552a:	2382      	movs	r3, #130	@ 0x82
 800552c:	005b      	lsls	r3, r3, #1
 800552e:	429a      	cmp	r2, r3
 8005530:	d107      	bne.n	8005542 <HAL_SPI_TransmitReceive+0x5c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d103      	bne.n	8005542 <HAL_SPI_TransmitReceive+0x5c>
 800553a:	183b      	adds	r3, r7, r0
 800553c:	781b      	ldrb	r3, [r3, #0]
 800553e:	2b04      	cmp	r3, #4
 8005540:	d001      	beq.n	8005546 <HAL_SPI_TransmitReceive+0x60>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005542:	2302      	movs	r3, #2
 8005544:	e18a      	b.n	800585c <HAL_SPI_TransmitReceive+0x376>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d006      	beq.n	800555a <HAL_SPI_TransmitReceive+0x74>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d003      	beq.n	800555a <HAL_SPI_TransmitReceive+0x74>
 8005552:	1cbb      	adds	r3, r7, #2
 8005554:	881b      	ldrh	r3, [r3, #0]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d101      	bne.n	800555e <HAL_SPI_TransmitReceive+0x78>
  {
    return HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	e17e      	b.n	800585c <HAL_SPI_TransmitReceive+0x376>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2250      	movs	r2, #80	@ 0x50
 8005562:	5c9b      	ldrb	r3, [r3, r2]
 8005564:	2b01      	cmp	r3, #1
 8005566:	d101      	bne.n	800556c <HAL_SPI_TransmitReceive+0x86>
 8005568:	2302      	movs	r3, #2
 800556a:	e177      	b.n	800585c <HAL_SPI_TransmitReceive+0x376>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2250      	movs	r2, #80	@ 0x50
 8005570:	2101      	movs	r1, #1
 8005572:	5499      	strb	r1, [r3, r2]

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2251      	movs	r2, #81	@ 0x51
 8005578:	5c9b      	ldrb	r3, [r3, r2]
 800557a:	b2db      	uxtb	r3, r3
 800557c:	2b04      	cmp	r3, #4
 800557e:	d003      	beq.n	8005588 <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2251      	movs	r2, #81	@ 0x51
 8005584:	2105      	movs	r1, #5
 8005586:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2200      	movs	r2, #0
 800558c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	1cba      	adds	r2, r7, #2
 8005598:	8812      	ldrh	r2, [r2, #0]
 800559a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	1cba      	adds	r2, r7, #2
 80055a0:	8812      	ldrh	r2, [r2, #0]
 80055a2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	68ba      	ldr	r2, [r7, #8]
 80055a8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	1cba      	adds	r2, r7, #2
 80055ae:	8812      	ldrh	r2, [r2, #0]
 80055b0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	1cba      	adds	r2, r7, #2
 80055b6:	8812      	ldrh	r2, [r2, #0]
 80055b8:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2200      	movs	r2, #0
 80055be:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2200      	movs	r2, #0
 80055c4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	2240      	movs	r2, #64	@ 0x40
 80055ce:	4013      	ands	r3, r2
 80055d0:	2b40      	cmp	r3, #64	@ 0x40
 80055d2:	d007      	beq.n	80055e4 <HAL_SPI_TransmitReceive+0xfe>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	2140      	movs	r1, #64	@ 0x40
 80055e0:	430a      	orrs	r2, r1
 80055e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	68da      	ldr	r2, [r3, #12]
 80055e8:	2380      	movs	r3, #128	@ 0x80
 80055ea:	011b      	lsls	r3, r3, #4
 80055ec:	429a      	cmp	r2, r3
 80055ee:	d000      	beq.n	80055f2 <HAL_SPI_TransmitReceive+0x10c>
 80055f0:	e080      	b.n	80056f4 <HAL_SPI_TransmitReceive+0x20e>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d005      	beq.n	8005606 <HAL_SPI_TransmitReceive+0x120>
 80055fa:	2316      	movs	r3, #22
 80055fc:	18fb      	adds	r3, r7, r3
 80055fe:	881b      	ldrh	r3, [r3, #0]
 8005600:	2b01      	cmp	r3, #1
 8005602:	d000      	beq.n	8005606 <HAL_SPI_TransmitReceive+0x120>
 8005604:	e06b      	b.n	80056de <HAL_SPI_TransmitReceive+0x1f8>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800560a:	881a      	ldrh	r2, [r3, #0]
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005616:	1c9a      	adds	r2, r3, #2
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005620:	b29b      	uxth	r3, r3
 8005622:	3b01      	subs	r3, #1
 8005624:	b29a      	uxth	r2, r3
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800562a:	e058      	b.n	80056de <HAL_SPI_TransmitReceive+0x1f8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	2202      	movs	r2, #2
 8005634:	4013      	ands	r3, r2
 8005636:	2b02      	cmp	r3, #2
 8005638:	d11b      	bne.n	8005672 <HAL_SPI_TransmitReceive+0x18c>
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800563e:	b29b      	uxth	r3, r3
 8005640:	2b00      	cmp	r3, #0
 8005642:	d016      	beq.n	8005672 <HAL_SPI_TransmitReceive+0x18c>
 8005644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005646:	2b01      	cmp	r3, #1
 8005648:	d113      	bne.n	8005672 <HAL_SPI_TransmitReceive+0x18c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800564e:	881a      	ldrh	r2, [r3, #0]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800565a:	1c9a      	adds	r2, r3, #2
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005664:	b29b      	uxth	r3, r3
 8005666:	3b01      	subs	r3, #1
 8005668:	b29a      	uxth	r2, r3
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800566e:	2300      	movs	r3, #0
 8005670:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	2201      	movs	r2, #1
 800567a:	4013      	ands	r3, r2
 800567c:	2b01      	cmp	r3, #1
 800567e:	d119      	bne.n	80056b4 <HAL_SPI_TransmitReceive+0x1ce>
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005684:	b29b      	uxth	r3, r3
 8005686:	2b00      	cmp	r3, #0
 8005688:	d014      	beq.n	80056b4 <HAL_SPI_TransmitReceive+0x1ce>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	68da      	ldr	r2, [r3, #12]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005694:	b292      	uxth	r2, r2
 8005696:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800569c:	1c9a      	adds	r2, r3, #2
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056a6:	b29b      	uxth	r3, r3
 80056a8:	3b01      	subs	r3, #1
 80056aa:	b29a      	uxth	r2, r3
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80056b0:	2301      	movs	r3, #1
 80056b2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80056b4:	f7fc ff8e 	bl	80025d4 <HAL_GetTick>
 80056b8:	0002      	movs	r2, r0
 80056ba:	6a3b      	ldr	r3, [r7, #32]
 80056bc:	1ad3      	subs	r3, r2, r3
 80056be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056c0:	429a      	cmp	r2, r3
 80056c2:	d80c      	bhi.n	80056de <HAL_SPI_TransmitReceive+0x1f8>
 80056c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c6:	3301      	adds	r3, #1
 80056c8:	d009      	beq.n	80056de <HAL_SPI_TransmitReceive+0x1f8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2251      	movs	r2, #81	@ 0x51
 80056ce:	2101      	movs	r1, #1
 80056d0:	5499      	strb	r1, [r3, r2]
        __HAL_UNLOCK(hspi);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2250      	movs	r2, #80	@ 0x50
 80056d6:	2100      	movs	r1, #0
 80056d8:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 80056da:	2303      	movs	r3, #3
 80056dc:	e0be      	b.n	800585c <HAL_SPI_TransmitReceive+0x376>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056e2:	b29b      	uxth	r3, r3
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d1a1      	bne.n	800562c <HAL_SPI_TransmitReceive+0x146>
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056ec:	b29b      	uxth	r3, r3
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d19c      	bne.n	800562c <HAL_SPI_TransmitReceive+0x146>
 80056f2:	e084      	b.n	80057fe <HAL_SPI_TransmitReceive+0x318>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d005      	beq.n	8005708 <HAL_SPI_TransmitReceive+0x222>
 80056fc:	2316      	movs	r3, #22
 80056fe:	18fb      	adds	r3, r7, r3
 8005700:	881b      	ldrh	r3, [r3, #0]
 8005702:	2b01      	cmp	r3, #1
 8005704:	d000      	beq.n	8005708 <HAL_SPI_TransmitReceive+0x222>
 8005706:	e070      	b.n	80057ea <HAL_SPI_TransmitReceive+0x304>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	330c      	adds	r3, #12
 8005712:	7812      	ldrb	r2, [r2, #0]
 8005714:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800571a:	1c5a      	adds	r2, r3, #1
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005724:	b29b      	uxth	r3, r3
 8005726:	3b01      	subs	r3, #1
 8005728:	b29a      	uxth	r2, r3
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800572e:	e05c      	b.n	80057ea <HAL_SPI_TransmitReceive+0x304>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	2202      	movs	r2, #2
 8005738:	4013      	ands	r3, r2
 800573a:	2b02      	cmp	r3, #2
 800573c:	d11c      	bne.n	8005778 <HAL_SPI_TransmitReceive+0x292>
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005742:	b29b      	uxth	r3, r3
 8005744:	2b00      	cmp	r3, #0
 8005746:	d017      	beq.n	8005778 <HAL_SPI_TransmitReceive+0x292>
 8005748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800574a:	2b01      	cmp	r3, #1
 800574c:	d114      	bne.n	8005778 <HAL_SPI_TransmitReceive+0x292>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	330c      	adds	r3, #12
 8005758:	7812      	ldrb	r2, [r2, #0]
 800575a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005760:	1c5a      	adds	r2, r3, #1
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800576a:	b29b      	uxth	r3, r3
 800576c:	3b01      	subs	r3, #1
 800576e:	b29a      	uxth	r2, r3
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005774:	2300      	movs	r3, #0
 8005776:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	2201      	movs	r2, #1
 8005780:	4013      	ands	r3, r2
 8005782:	2b01      	cmp	r3, #1
 8005784:	d119      	bne.n	80057ba <HAL_SPI_TransmitReceive+0x2d4>
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800578a:	b29b      	uxth	r3, r3
 800578c:	2b00      	cmp	r3, #0
 800578e:	d014      	beq.n	80057ba <HAL_SPI_TransmitReceive+0x2d4>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	68da      	ldr	r2, [r3, #12]
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800579a:	b2d2      	uxtb	r2, r2
 800579c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057a2:	1c5a      	adds	r2, r3, #1
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057ac:	b29b      	uxth	r3, r3
 80057ae:	3b01      	subs	r3, #1
 80057b0:	b29a      	uxth	r2, r3
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80057b6:	2301      	movs	r3, #1
 80057b8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80057ba:	f7fc ff0b 	bl	80025d4 <HAL_GetTick>
 80057be:	0002      	movs	r2, r0
 80057c0:	6a3b      	ldr	r3, [r7, #32]
 80057c2:	1ad3      	subs	r3, r2, r3
 80057c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d802      	bhi.n	80057d0 <HAL_SPI_TransmitReceive+0x2ea>
 80057ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057cc:	3301      	adds	r3, #1
 80057ce:	d102      	bne.n	80057d6 <HAL_SPI_TransmitReceive+0x2f0>
 80057d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d109      	bne.n	80057ea <HAL_SPI_TransmitReceive+0x304>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2251      	movs	r2, #81	@ 0x51
 80057da:	2101      	movs	r1, #1
 80057dc:	5499      	strb	r1, [r3, r2]
        __HAL_UNLOCK(hspi);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2250      	movs	r2, #80	@ 0x50
 80057e2:	2100      	movs	r1, #0
 80057e4:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 80057e6:	2303      	movs	r3, #3
 80057e8:	e038      	b.n	800585c <HAL_SPI_TransmitReceive+0x376>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d19d      	bne.n	8005730 <HAL_SPI_TransmitReceive+0x24a>
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d198      	bne.n	8005730 <HAL_SPI_TransmitReceive+0x24a>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80057fe:	6a3a      	ldr	r2, [r7, #32]
 8005800:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	0018      	movs	r0, r3
 8005806:	f000 f8bb 	bl	8005980 <SPI_EndRxTxTransaction>
 800580a:	1e03      	subs	r3, r0, #0
 800580c:	d008      	beq.n	8005820 <HAL_SPI_TransmitReceive+0x33a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2220      	movs	r2, #32
 8005812:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2250      	movs	r2, #80	@ 0x50
 8005818:	2100      	movs	r1, #0
 800581a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800581c:	2301      	movs	r3, #1
 800581e:	e01d      	b.n	800585c <HAL_SPI_TransmitReceive+0x376>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d10a      	bne.n	800583e <HAL_SPI_TransmitReceive+0x358>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005828:	2300      	movs	r3, #0
 800582a:	613b      	str	r3, [r7, #16]
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	68db      	ldr	r3, [r3, #12]
 8005832:	613b      	str	r3, [r7, #16]
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	613b      	str	r3, [r7, #16]
 800583c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2251      	movs	r2, #81	@ 0x51
 8005842:	2101      	movs	r1, #1
 8005844:	5499      	strb	r1, [r3, r2]
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2250      	movs	r2, #80	@ 0x50
 800584a:	2100      	movs	r1, #0
 800584c:	5499      	strb	r1, [r3, r2]

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005852:	2b00      	cmp	r3, #0
 8005854:	d001      	beq.n	800585a <HAL_SPI_TransmitReceive+0x374>
  {
    return HAL_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	e000      	b.n	800585c <HAL_SPI_TransmitReceive+0x376>
  }
  else
  {
    return HAL_OK;
 800585a:	2300      	movs	r3, #0
  }
}
 800585c:	0018      	movs	r0, r3
 800585e:	46bd      	mov	sp, r7
 8005860:	b00a      	add	sp, #40	@ 0x28
 8005862:	bd80      	pop	{r7, pc}

08005864 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b088      	sub	sp, #32
 8005868:	af00      	add	r7, sp, #0
 800586a:	60f8      	str	r0, [r7, #12]
 800586c:	60b9      	str	r1, [r7, #8]
 800586e:	603b      	str	r3, [r7, #0]
 8005870:	1dfb      	adds	r3, r7, #7
 8005872:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005874:	f7fc feae 	bl	80025d4 <HAL_GetTick>
 8005878:	0002      	movs	r2, r0
 800587a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800587c:	1a9b      	subs	r3, r3, r2
 800587e:	683a      	ldr	r2, [r7, #0]
 8005880:	18d3      	adds	r3, r2, r3
 8005882:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005884:	f7fc fea6 	bl	80025d4 <HAL_GetTick>
 8005888:	0003      	movs	r3, r0
 800588a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800588c:	4b3a      	ldr	r3, [pc, #232]	@ (8005978 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	015b      	lsls	r3, r3, #5
 8005892:	0d1b      	lsrs	r3, r3, #20
 8005894:	69fa      	ldr	r2, [r7, #28]
 8005896:	4353      	muls	r3, r2
 8005898:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800589a:	e059      	b.n	8005950 <SPI_WaitFlagStateUntilTimeout+0xec>
  {
    if (Timeout != HAL_MAX_DELAY)
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	3301      	adds	r3, #1
 80058a0:	d056      	beq.n	8005950 <SPI_WaitFlagStateUntilTimeout+0xec>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80058a2:	f7fc fe97 	bl	80025d4 <HAL_GetTick>
 80058a6:	0002      	movs	r2, r0
 80058a8:	69bb      	ldr	r3, [r7, #24]
 80058aa:	1ad3      	subs	r3, r2, r3
 80058ac:	69fa      	ldr	r2, [r7, #28]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d902      	bls.n	80058b8 <SPI_WaitFlagStateUntilTimeout+0x54>
 80058b2:	69fb      	ldr	r3, [r7, #28]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d142      	bne.n	800593e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	685a      	ldr	r2, [r3, #4]
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	21e0      	movs	r1, #224	@ 0xe0
 80058c4:	438a      	bics	r2, r1
 80058c6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	685a      	ldr	r2, [r3, #4]
 80058cc:	2382      	movs	r3, #130	@ 0x82
 80058ce:	005b      	lsls	r3, r3, #1
 80058d0:	429a      	cmp	r2, r3
 80058d2:	d113      	bne.n	80058fc <SPI_WaitFlagStateUntilTimeout+0x98>
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	689a      	ldr	r2, [r3, #8]
 80058d8:	2380      	movs	r3, #128	@ 0x80
 80058da:	021b      	lsls	r3, r3, #8
 80058dc:	429a      	cmp	r2, r3
 80058de:	d005      	beq.n	80058ec <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	689a      	ldr	r2, [r3, #8]
 80058e4:	2380      	movs	r3, #128	@ 0x80
 80058e6:	00db      	lsls	r3, r3, #3
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d107      	bne.n	80058fc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	681a      	ldr	r2, [r3, #0]
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	2140      	movs	r1, #64	@ 0x40
 80058f8:	438a      	bics	r2, r1
 80058fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005900:	2380      	movs	r3, #128	@ 0x80
 8005902:	019b      	lsls	r3, r3, #6
 8005904:	429a      	cmp	r2, r3
 8005906:	d110      	bne.n	800592a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	681a      	ldr	r2, [r3, #0]
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	491a      	ldr	r1, [pc, #104]	@ (800597c <SPI_WaitFlagStateUntilTimeout+0x118>)
 8005914:	400a      	ands	r2, r1
 8005916:	601a      	str	r2, [r3, #0]
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	2180      	movs	r1, #128	@ 0x80
 8005924:	0189      	lsls	r1, r1, #6
 8005926:	430a      	orrs	r2, r1
 8005928:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2251      	movs	r2, #81	@ 0x51
 800592e:	2101      	movs	r1, #1
 8005930:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2250      	movs	r2, #80	@ 0x50
 8005936:	2100      	movs	r1, #0
 8005938:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800593a:	2303      	movs	r3, #3
 800593c:	e018      	b.n	8005970 <SPI_WaitFlagStateUntilTimeout+0x10c>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d102      	bne.n	800594a <SPI_WaitFlagStateUntilTimeout+0xe6>
      {
        tmp_timeout = 0U;
 8005944:	2300      	movs	r3, #0
 8005946:	61fb      	str	r3, [r7, #28]
 8005948:	e002      	b.n	8005950 <SPI_WaitFlagStateUntilTimeout+0xec>
      }
      else
      {
        count--;
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	3b01      	subs	r3, #1
 800594e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	68ba      	ldr	r2, [r7, #8]
 8005958:	4013      	ands	r3, r2
 800595a:	68ba      	ldr	r2, [r7, #8]
 800595c:	1ad3      	subs	r3, r2, r3
 800595e:	425a      	negs	r2, r3
 8005960:	4153      	adcs	r3, r2
 8005962:	b2db      	uxtb	r3, r3
 8005964:	001a      	movs	r2, r3
 8005966:	1dfb      	adds	r3, r7, #7
 8005968:	781b      	ldrb	r3, [r3, #0]
 800596a:	429a      	cmp	r2, r3
 800596c:	d196      	bne.n	800589c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800596e:	2300      	movs	r3, #0
}
 8005970:	0018      	movs	r0, r3
 8005972:	46bd      	mov	sp, r7
 8005974:	b008      	add	sp, #32
 8005976:	bd80      	pop	{r7, pc}
 8005978:	20000004 	.word	0x20000004
 800597c:	ffffdfff 	.word	0xffffdfff

08005980 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b088      	sub	sp, #32
 8005984:	af02      	add	r7, sp, #8
 8005986:	60f8      	str	r0, [r7, #12]
 8005988:	60b9      	str	r1, [r7, #8]
 800598a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800598c:	68ba      	ldr	r2, [r7, #8]
 800598e:	68f8      	ldr	r0, [r7, #12]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	9300      	str	r3, [sp, #0]
 8005994:	0013      	movs	r3, r2
 8005996:	2201      	movs	r2, #1
 8005998:	2102      	movs	r1, #2
 800599a:	f7ff ff63 	bl	8005864 <SPI_WaitFlagStateUntilTimeout>
 800599e:	1e03      	subs	r3, r0, #0
 80059a0:	d007      	beq.n	80059b2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059a6:	2220      	movs	r2, #32
 80059a8:	431a      	orrs	r2, r3
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80059ae:	2303      	movs	r3, #3
 80059b0:	e037      	b.n	8005a22 <SPI_EndRxTxTransaction+0xa2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80059b2:	4b1e      	ldr	r3, [pc, #120]	@ (8005a2c <SPI_EndRxTxTransaction+0xac>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	491e      	ldr	r1, [pc, #120]	@ (8005a30 <SPI_EndRxTxTransaction+0xb0>)
 80059b8:	0018      	movs	r0, r3
 80059ba:	f7fa fbaf 	bl	800011c <__udivsi3>
 80059be:	0003      	movs	r3, r0
 80059c0:	001a      	movs	r2, r3
 80059c2:	0013      	movs	r3, r2
 80059c4:	015b      	lsls	r3, r3, #5
 80059c6:	1a9b      	subs	r3, r3, r2
 80059c8:	009b      	lsls	r3, r3, #2
 80059ca:	189b      	adds	r3, r3, r2
 80059cc:	00db      	lsls	r3, r3, #3
 80059ce:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	685a      	ldr	r2, [r3, #4]
 80059d4:	2382      	movs	r3, #130	@ 0x82
 80059d6:	005b      	lsls	r3, r3, #1
 80059d8:	429a      	cmp	r2, r3
 80059da:	d112      	bne.n	8005a02 <SPI_EndRxTxTransaction+0x82>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80059dc:	68ba      	ldr	r2, [r7, #8]
 80059de:	68f8      	ldr	r0, [r7, #12]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	9300      	str	r3, [sp, #0]
 80059e4:	0013      	movs	r3, r2
 80059e6:	2200      	movs	r2, #0
 80059e8:	2180      	movs	r1, #128	@ 0x80
 80059ea:	f7ff ff3b 	bl	8005864 <SPI_WaitFlagStateUntilTimeout>
 80059ee:	1e03      	subs	r3, r0, #0
 80059f0:	d016      	beq.n	8005a20 <SPI_EndRxTxTransaction+0xa0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059f6:	2220      	movs	r2, #32
 80059f8:	431a      	orrs	r2, r3
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80059fe:	2303      	movs	r3, #3
 8005a00:	e00f      	b.n	8005a22 <SPI_EndRxTxTransaction+0xa2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d00a      	beq.n	8005a1e <SPI_EndRxTxTransaction+0x9e>
      {
        break;
      }
      count--;
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	3b01      	subs	r3, #1
 8005a0c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	2280      	movs	r2, #128	@ 0x80
 8005a16:	4013      	ands	r3, r2
 8005a18:	2b80      	cmp	r3, #128	@ 0x80
 8005a1a:	d0f2      	beq.n	8005a02 <SPI_EndRxTxTransaction+0x82>
 8005a1c:	e000      	b.n	8005a20 <SPI_EndRxTxTransaction+0xa0>
        break;
 8005a1e:	46c0      	nop			@ (mov r8, r8)
  }

  return HAL_OK;
 8005a20:	2300      	movs	r3, #0
}
 8005a22:	0018      	movs	r0, r3
 8005a24:	46bd      	mov	sp, r7
 8005a26:	b006      	add	sp, #24
 8005a28:	bd80      	pop	{r7, pc}
 8005a2a:	46c0      	nop			@ (mov r8, r8)
 8005a2c:	20000004 	.word	0x20000004
 8005a30:	016e3600 	.word	0x016e3600

08005a34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b082      	sub	sp, #8
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d101      	bne.n	8005a46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	e032      	b.n	8005aac <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2239      	movs	r2, #57	@ 0x39
 8005a4a:	5c9b      	ldrb	r3, [r3, r2]
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d107      	bne.n	8005a62 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2238      	movs	r2, #56	@ 0x38
 8005a56:	2100      	movs	r1, #0
 8005a58:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	0018      	movs	r0, r3
 8005a5e:	f7fc fc61 	bl	8002324 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2239      	movs	r2, #57	@ 0x39
 8005a66:	2102      	movs	r1, #2
 8005a68:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	3304      	adds	r3, #4
 8005a72:	0019      	movs	r1, r3
 8005a74:	0010      	movs	r0, r2
 8005a76:	f000 f8f1 	bl	8005c5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	223e      	movs	r2, #62	@ 0x3e
 8005a7e:	2101      	movs	r1, #1
 8005a80:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	223a      	movs	r2, #58	@ 0x3a
 8005a86:	2101      	movs	r1, #1
 8005a88:	5499      	strb	r1, [r3, r2]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	223b      	movs	r2, #59	@ 0x3b
 8005a8e:	2101      	movs	r1, #1
 8005a90:	5499      	strb	r1, [r3, r2]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	223c      	movs	r2, #60	@ 0x3c
 8005a96:	2101      	movs	r1, #1
 8005a98:	5499      	strb	r1, [r3, r2]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	223d      	movs	r2, #61	@ 0x3d
 8005a9e:	2101      	movs	r1, #1
 8005aa0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2239      	movs	r2, #57	@ 0x39
 8005aa6:	2101      	movs	r1, #1
 8005aa8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005aaa:	2300      	movs	r3, #0
}
 8005aac:	0018      	movs	r0, r3
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	b002      	add	sp, #8
 8005ab2:	bd80      	pop	{r7, pc}

08005ab4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b084      	sub	sp, #16
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
 8005abc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005abe:	230f      	movs	r3, #15
 8005ac0:	18fb      	adds	r3, r7, r3
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2238      	movs	r2, #56	@ 0x38
 8005aca:	5c9b      	ldrb	r3, [r3, r2]
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d101      	bne.n	8005ad4 <HAL_TIM_ConfigClockSource+0x20>
 8005ad0:	2302      	movs	r3, #2
 8005ad2:	e0bc      	b.n	8005c4e <HAL_TIM_ConfigClockSource+0x19a>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2238      	movs	r2, #56	@ 0x38
 8005ad8:	2101      	movs	r1, #1
 8005ada:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2239      	movs	r2, #57	@ 0x39
 8005ae0:	2102      	movs	r1, #2
 8005ae2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	2277      	movs	r2, #119	@ 0x77
 8005af0:	4393      	bics	r3, r2
 8005af2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	4a58      	ldr	r2, [pc, #352]	@ (8005c58 <HAL_TIM_ConfigClockSource+0x1a4>)
 8005af8:	4013      	ands	r3, r2
 8005afa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	68ba      	ldr	r2, [r7, #8]
 8005b02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	2280      	movs	r2, #128	@ 0x80
 8005b0a:	0192      	lsls	r2, r2, #6
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d040      	beq.n	8005b92 <HAL_TIM_ConfigClockSource+0xde>
 8005b10:	2280      	movs	r2, #128	@ 0x80
 8005b12:	0192      	lsls	r2, r2, #6
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d900      	bls.n	8005b1a <HAL_TIM_ConfigClockSource+0x66>
 8005b18:	e088      	b.n	8005c2c <HAL_TIM_ConfigClockSource+0x178>
 8005b1a:	2280      	movs	r2, #128	@ 0x80
 8005b1c:	0152      	lsls	r2, r2, #5
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d100      	bne.n	8005b24 <HAL_TIM_ConfigClockSource+0x70>
 8005b22:	e088      	b.n	8005c36 <HAL_TIM_ConfigClockSource+0x182>
 8005b24:	2280      	movs	r2, #128	@ 0x80
 8005b26:	0152      	lsls	r2, r2, #5
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d900      	bls.n	8005b2e <HAL_TIM_ConfigClockSource+0x7a>
 8005b2c:	e07e      	b.n	8005c2c <HAL_TIM_ConfigClockSource+0x178>
 8005b2e:	2b70      	cmp	r3, #112	@ 0x70
 8005b30:	d018      	beq.n	8005b64 <HAL_TIM_ConfigClockSource+0xb0>
 8005b32:	d900      	bls.n	8005b36 <HAL_TIM_ConfigClockSource+0x82>
 8005b34:	e07a      	b.n	8005c2c <HAL_TIM_ConfigClockSource+0x178>
 8005b36:	2b60      	cmp	r3, #96	@ 0x60
 8005b38:	d04f      	beq.n	8005bda <HAL_TIM_ConfigClockSource+0x126>
 8005b3a:	d900      	bls.n	8005b3e <HAL_TIM_ConfigClockSource+0x8a>
 8005b3c:	e076      	b.n	8005c2c <HAL_TIM_ConfigClockSource+0x178>
 8005b3e:	2b50      	cmp	r3, #80	@ 0x50
 8005b40:	d03b      	beq.n	8005bba <HAL_TIM_ConfigClockSource+0x106>
 8005b42:	d900      	bls.n	8005b46 <HAL_TIM_ConfigClockSource+0x92>
 8005b44:	e072      	b.n	8005c2c <HAL_TIM_ConfigClockSource+0x178>
 8005b46:	2b40      	cmp	r3, #64	@ 0x40
 8005b48:	d057      	beq.n	8005bfa <HAL_TIM_ConfigClockSource+0x146>
 8005b4a:	d900      	bls.n	8005b4e <HAL_TIM_ConfigClockSource+0x9a>
 8005b4c:	e06e      	b.n	8005c2c <HAL_TIM_ConfigClockSource+0x178>
 8005b4e:	2b30      	cmp	r3, #48	@ 0x30
 8005b50:	d063      	beq.n	8005c1a <HAL_TIM_ConfigClockSource+0x166>
 8005b52:	d86b      	bhi.n	8005c2c <HAL_TIM_ConfigClockSource+0x178>
 8005b54:	2b20      	cmp	r3, #32
 8005b56:	d060      	beq.n	8005c1a <HAL_TIM_ConfigClockSource+0x166>
 8005b58:	d868      	bhi.n	8005c2c <HAL_TIM_ConfigClockSource+0x178>
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d05d      	beq.n	8005c1a <HAL_TIM_ConfigClockSource+0x166>
 8005b5e:	2b10      	cmp	r3, #16
 8005b60:	d05b      	beq.n	8005c1a <HAL_TIM_ConfigClockSource+0x166>
 8005b62:	e063      	b.n	8005c2c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b74:	f000 f946 	bl	8005e04 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	2277      	movs	r2, #119	@ 0x77
 8005b84:	4313      	orrs	r3, r2
 8005b86:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	68ba      	ldr	r2, [r7, #8]
 8005b8e:	609a      	str	r2, [r3, #8]
      break;
 8005b90:	e052      	b.n	8005c38 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005ba2:	f000 f92f 	bl	8005e04 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	689a      	ldr	r2, [r3, #8]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	2180      	movs	r1, #128	@ 0x80
 8005bb2:	01c9      	lsls	r1, r1, #7
 8005bb4:	430a      	orrs	r2, r1
 8005bb6:	609a      	str	r2, [r3, #8]
      break;
 8005bb8:	e03e      	b.n	8005c38 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bc6:	001a      	movs	r2, r3
 8005bc8:	f000 f8a2 	bl	8005d10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	2150      	movs	r1, #80	@ 0x50
 8005bd2:	0018      	movs	r0, r3
 8005bd4:	f000 f8fc 	bl	8005dd0 <TIM_ITRx_SetConfig>
      break;
 8005bd8:	e02e      	b.n	8005c38 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005be6:	001a      	movs	r2, r3
 8005be8:	f000 f8c0 	bl	8005d6c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	2160      	movs	r1, #96	@ 0x60
 8005bf2:	0018      	movs	r0, r3
 8005bf4:	f000 f8ec 	bl	8005dd0 <TIM_ITRx_SetConfig>
      break;
 8005bf8:	e01e      	b.n	8005c38 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c06:	001a      	movs	r2, r3
 8005c08:	f000 f882 	bl	8005d10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	2140      	movs	r1, #64	@ 0x40
 8005c12:	0018      	movs	r0, r3
 8005c14:	f000 f8dc 	bl	8005dd0 <TIM_ITRx_SetConfig>
      break;
 8005c18:	e00e      	b.n	8005c38 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681a      	ldr	r2, [r3, #0]
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	0019      	movs	r1, r3
 8005c24:	0010      	movs	r0, r2
 8005c26:	f000 f8d3 	bl	8005dd0 <TIM_ITRx_SetConfig>
      break;
 8005c2a:	e005      	b.n	8005c38 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8005c2c:	230f      	movs	r3, #15
 8005c2e:	18fb      	adds	r3, r7, r3
 8005c30:	2201      	movs	r2, #1
 8005c32:	701a      	strb	r2, [r3, #0]
      break;
 8005c34:	e000      	b.n	8005c38 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8005c36:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2239      	movs	r2, #57	@ 0x39
 8005c3c:	2101      	movs	r1, #1
 8005c3e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2238      	movs	r2, #56	@ 0x38
 8005c44:	2100      	movs	r1, #0
 8005c46:	5499      	strb	r1, [r3, r2]

  return status;
 8005c48:	230f      	movs	r3, #15
 8005c4a:	18fb      	adds	r3, r7, r3
 8005c4c:	781b      	ldrb	r3, [r3, #0]
}
 8005c4e:	0018      	movs	r0, r3
 8005c50:	46bd      	mov	sp, r7
 8005c52:	b004      	add	sp, #16
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	46c0      	nop			@ (mov r8, r8)
 8005c58:	ffff00ff 	.word	0xffff00ff

08005c5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b084      	sub	sp, #16
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
 8005c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c6c:	687a      	ldr	r2, [r7, #4]
 8005c6e:	2380      	movs	r3, #128	@ 0x80
 8005c70:	05db      	lsls	r3, r3, #23
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d007      	beq.n	8005c86 <TIM_Base_SetConfig+0x2a>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	4a22      	ldr	r2, [pc, #136]	@ (8005d04 <TIM_Base_SetConfig+0xa8>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d003      	beq.n	8005c86 <TIM_Base_SetConfig+0x2a>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	4a21      	ldr	r2, [pc, #132]	@ (8005d08 <TIM_Base_SetConfig+0xac>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d108      	bne.n	8005c98 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2270      	movs	r2, #112	@ 0x70
 8005c8a:	4393      	bics	r3, r2
 8005c8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	68fa      	ldr	r2, [r7, #12]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c98:	687a      	ldr	r2, [r7, #4]
 8005c9a:	2380      	movs	r3, #128	@ 0x80
 8005c9c:	05db      	lsls	r3, r3, #23
 8005c9e:	429a      	cmp	r2, r3
 8005ca0:	d007      	beq.n	8005cb2 <TIM_Base_SetConfig+0x56>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a17      	ldr	r2, [pc, #92]	@ (8005d04 <TIM_Base_SetConfig+0xa8>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d003      	beq.n	8005cb2 <TIM_Base_SetConfig+0x56>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	4a16      	ldr	r2, [pc, #88]	@ (8005d08 <TIM_Base_SetConfig+0xac>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d108      	bne.n	8005cc4 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	4a15      	ldr	r2, [pc, #84]	@ (8005d0c <TIM_Base_SetConfig+0xb0>)
 8005cb6:	4013      	ands	r3, r2
 8005cb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	68fa      	ldr	r2, [r7, #12]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2280      	movs	r2, #128	@ 0x80
 8005cc8:	4393      	bics	r3, r2
 8005cca:	001a      	movs	r2, r3
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	691b      	ldr	r3, [r3, #16]
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	689a      	ldr	r2, [r3, #8]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	2204      	movs	r2, #4
 8005cea:	431a      	orrs	r2, r3
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	601a      	str	r2, [r3, #0]
}
 8005cfc:	46c0      	nop			@ (mov r8, r8)
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	b004      	add	sp, #16
 8005d02:	bd80      	pop	{r7, pc}
 8005d04:	40010800 	.word	0x40010800
 8005d08:	40011400 	.word	0x40011400
 8005d0c:	fffffcff 	.word	0xfffffcff

08005d10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b086      	sub	sp, #24
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6a1b      	ldr	r3, [r3, #32]
 8005d20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	6a1b      	ldr	r3, [r3, #32]
 8005d26:	2201      	movs	r2, #1
 8005d28:	4393      	bics	r3, r2
 8005d2a:	001a      	movs	r2, r3
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	699b      	ldr	r3, [r3, #24]
 8005d34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	22f0      	movs	r2, #240	@ 0xf0
 8005d3a:	4393      	bics	r3, r2
 8005d3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	011b      	lsls	r3, r3, #4
 8005d42:	693a      	ldr	r2, [r7, #16]
 8005d44:	4313      	orrs	r3, r2
 8005d46:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	220a      	movs	r2, #10
 8005d4c:	4393      	bics	r3, r2
 8005d4e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d50:	697a      	ldr	r2, [r7, #20]
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	4313      	orrs	r3, r2
 8005d56:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	693a      	ldr	r2, [r7, #16]
 8005d5c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	697a      	ldr	r2, [r7, #20]
 8005d62:	621a      	str	r2, [r3, #32]
}
 8005d64:	46c0      	nop			@ (mov r8, r8)
 8005d66:	46bd      	mov	sp, r7
 8005d68:	b006      	add	sp, #24
 8005d6a:	bd80      	pop	{r7, pc}

08005d6c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b086      	sub	sp, #24
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	60f8      	str	r0, [r7, #12]
 8005d74:	60b9      	str	r1, [r7, #8]
 8005d76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	6a1b      	ldr	r3, [r3, #32]
 8005d7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	6a1b      	ldr	r3, [r3, #32]
 8005d82:	2210      	movs	r2, #16
 8005d84:	4393      	bics	r3, r2
 8005d86:	001a      	movs	r2, r3
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	699b      	ldr	r3, [r3, #24]
 8005d90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	4a0d      	ldr	r2, [pc, #52]	@ (8005dcc <TIM_TI2_ConfigInputStage+0x60>)
 8005d96:	4013      	ands	r3, r2
 8005d98:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	031b      	lsls	r3, r3, #12
 8005d9e:	693a      	ldr	r2, [r7, #16]
 8005da0:	4313      	orrs	r3, r2
 8005da2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	22a0      	movs	r2, #160	@ 0xa0
 8005da8:	4393      	bics	r3, r2
 8005daa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	011b      	lsls	r3, r3, #4
 8005db0:	697a      	ldr	r2, [r7, #20]
 8005db2:	4313      	orrs	r3, r2
 8005db4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	693a      	ldr	r2, [r7, #16]
 8005dba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	697a      	ldr	r2, [r7, #20]
 8005dc0:	621a      	str	r2, [r3, #32]
}
 8005dc2:	46c0      	nop			@ (mov r8, r8)
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	b006      	add	sp, #24
 8005dc8:	bd80      	pop	{r7, pc}
 8005dca:	46c0      	nop			@ (mov r8, r8)
 8005dcc:	ffff0fff 	.word	0xffff0fff

08005dd0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b084      	sub	sp, #16
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
 8005dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2270      	movs	r2, #112	@ 0x70
 8005de4:	4393      	bics	r3, r2
 8005de6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005de8:	683a      	ldr	r2, [r7, #0]
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	2207      	movs	r2, #7
 8005df0:	4313      	orrs	r3, r2
 8005df2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	68fa      	ldr	r2, [r7, #12]
 8005df8:	609a      	str	r2, [r3, #8]
}
 8005dfa:	46c0      	nop			@ (mov r8, r8)
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	b004      	add	sp, #16
 8005e00:	bd80      	pop	{r7, pc}
	...

08005e04 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b086      	sub	sp, #24
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	60f8      	str	r0, [r7, #12]
 8005e0c:	60b9      	str	r1, [r7, #8]
 8005e0e:	607a      	str	r2, [r7, #4]
 8005e10:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	4a09      	ldr	r2, [pc, #36]	@ (8005e40 <TIM_ETR_SetConfig+0x3c>)
 8005e1c:	4013      	ands	r3, r2
 8005e1e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	021a      	lsls	r2, r3, #8
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	431a      	orrs	r2, r3
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	697a      	ldr	r2, [r7, #20]
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	697a      	ldr	r2, [r7, #20]
 8005e36:	609a      	str	r2, [r3, #8]
}
 8005e38:	46c0      	nop			@ (mov r8, r8)
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	b006      	add	sp, #24
 8005e3e:	bd80      	pop	{r7, pc}
 8005e40:	ffff00ff 	.word	0xffff00ff

08005e44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b084      	sub	sp, #16
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2238      	movs	r2, #56	@ 0x38
 8005e52:	5c9b      	ldrb	r3, [r3, r2]
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	d101      	bne.n	8005e5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e58:	2302      	movs	r3, #2
 8005e5a:	e042      	b.n	8005ee2 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2238      	movs	r2, #56	@ 0x38
 8005e60:	2101      	movs	r1, #1
 8005e62:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2239      	movs	r2, #57	@ 0x39
 8005e68:	2102      	movs	r1, #2
 8005e6a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2270      	movs	r2, #112	@ 0x70
 8005e80:	4393      	bics	r3, r2
 8005e82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	68fa      	ldr	r2, [r7, #12]
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	68fa      	ldr	r2, [r7, #12]
 8005e94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	2380      	movs	r3, #128	@ 0x80
 8005e9c:	05db      	lsls	r3, r3, #23
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d009      	beq.n	8005eb6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a11      	ldr	r2, [pc, #68]	@ (8005eec <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d004      	beq.n	8005eb6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a0f      	ldr	r2, [pc, #60]	@ (8005ef0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d10c      	bne.n	8005ed0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	2280      	movs	r2, #128	@ 0x80
 8005eba:	4393      	bics	r3, r2
 8005ebc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	68ba      	ldr	r2, [r7, #8]
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	68ba      	ldr	r2, [r7, #8]
 8005ece:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2239      	movs	r2, #57	@ 0x39
 8005ed4:	2101      	movs	r1, #1
 8005ed6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2238      	movs	r2, #56	@ 0x38
 8005edc:	2100      	movs	r1, #0
 8005ede:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005ee0:	2300      	movs	r3, #0
}
 8005ee2:	0018      	movs	r0, r3
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	b004      	add	sp, #16
 8005ee8:	bd80      	pop	{r7, pc}
 8005eea:	46c0      	nop			@ (mov r8, r8)
 8005eec:	40010800 	.word	0x40010800
 8005ef0:	40011400 	.word	0x40011400

08005ef4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b082      	sub	sp, #8
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d101      	bne.n	8005f06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	e044      	b.n	8005f90 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d107      	bne.n	8005f1e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2278      	movs	r2, #120	@ 0x78
 8005f12:	2100      	movs	r1, #0
 8005f14:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	0018      	movs	r0, r3
 8005f1a:	f7fc fa19 	bl	8002350 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2224      	movs	r2, #36	@ 0x24
 8005f22:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	2101      	movs	r1, #1
 8005f30:	438a      	bics	r2, r1
 8005f32:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d003      	beq.n	8005f44 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	0018      	movs	r0, r3
 8005f40:	f000 fa76 	bl	8006430 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	0018      	movs	r0, r3
 8005f48:	f000 f828 	bl	8005f9c <UART_SetConfig>
 8005f4c:	0003      	movs	r3, r0
 8005f4e:	2b01      	cmp	r3, #1
 8005f50:	d101      	bne.n	8005f56 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	e01c      	b.n	8005f90 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	685a      	ldr	r2, [r3, #4]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	490d      	ldr	r1, [pc, #52]	@ (8005f98 <HAL_UART_Init+0xa4>)
 8005f62:	400a      	ands	r2, r1
 8005f64:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	689a      	ldr	r2, [r3, #8]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	212a      	movs	r1, #42	@ 0x2a
 8005f72:	438a      	bics	r2, r1
 8005f74:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	681a      	ldr	r2, [r3, #0]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	2101      	movs	r1, #1
 8005f82:	430a      	orrs	r2, r1
 8005f84:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	0018      	movs	r0, r3
 8005f8a:	f000 fb05 	bl	8006598 <UART_CheckIdleState>
 8005f8e:	0003      	movs	r3, r0
}
 8005f90:	0018      	movs	r0, r3
 8005f92:	46bd      	mov	sp, r7
 8005f94:	b002      	add	sp, #8
 8005f96:	bd80      	pop	{r7, pc}
 8005f98:	ffffb7ff 	.word	0xffffb7ff

08005f9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f9c:	b5b0      	push	{r4, r5, r7, lr}
 8005f9e:	b08e      	sub	sp, #56	@ 0x38
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005fa4:	231a      	movs	r3, #26
 8005fa6:	2218      	movs	r2, #24
 8005fa8:	189b      	adds	r3, r3, r2
 8005faa:	19db      	adds	r3, r3, r7
 8005fac:	2200      	movs	r2, #0
 8005fae:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005fb0:	69fb      	ldr	r3, [r7, #28]
 8005fb2:	689a      	ldr	r2, [r3, #8]
 8005fb4:	69fb      	ldr	r3, [r7, #28]
 8005fb6:	691b      	ldr	r3, [r3, #16]
 8005fb8:	431a      	orrs	r2, r3
 8005fba:	69fb      	ldr	r3, [r7, #28]
 8005fbc:	695b      	ldr	r3, [r3, #20]
 8005fbe:	431a      	orrs	r2, r3
 8005fc0:	69fb      	ldr	r3, [r7, #28]
 8005fc2:	69db      	ldr	r3, [r3, #28]
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005fc8:	69fb      	ldr	r3, [r7, #28]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4ab4      	ldr	r2, [pc, #720]	@ (80062a0 <UART_SetConfig+0x304>)
 8005fd0:	4013      	ands	r3, r2
 8005fd2:	0019      	movs	r1, r3
 8005fd4:	69fb      	ldr	r3, [r7, #28]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005fda:	430a      	orrs	r2, r1
 8005fdc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fde:	69fb      	ldr	r3, [r7, #28]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	4aaf      	ldr	r2, [pc, #700]	@ (80062a4 <UART_SetConfig+0x308>)
 8005fe6:	4013      	ands	r3, r2
 8005fe8:	0019      	movs	r1, r3
 8005fea:	69fb      	ldr	r3, [r7, #28]
 8005fec:	68da      	ldr	r2, [r3, #12]
 8005fee:	69fb      	ldr	r3, [r7, #28]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	430a      	orrs	r2, r1
 8005ff4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005ff6:	69fb      	ldr	r3, [r7, #28]
 8005ff8:	699b      	ldr	r3, [r3, #24]
 8005ffa:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005ffc:	69fb      	ldr	r3, [r7, #28]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4aa9      	ldr	r2, [pc, #676]	@ (80062a8 <UART_SetConfig+0x30c>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d004      	beq.n	8006010 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006006:	69fb      	ldr	r3, [r7, #28]
 8006008:	6a1b      	ldr	r3, [r3, #32]
 800600a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800600c:	4313      	orrs	r3, r2
 800600e:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006010:	69fb      	ldr	r3, [r7, #28]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	4aa5      	ldr	r2, [pc, #660]	@ (80062ac <UART_SetConfig+0x310>)
 8006018:	4013      	ands	r3, r2
 800601a:	0019      	movs	r1, r3
 800601c:	69fb      	ldr	r3, [r7, #28]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006022:	430a      	orrs	r2, r1
 8006024:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006026:	69fb      	ldr	r3, [r7, #28]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4aa1      	ldr	r2, [pc, #644]	@ (80062b0 <UART_SetConfig+0x314>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d131      	bne.n	8006094 <UART_SetConfig+0xf8>
 8006030:	4ba0      	ldr	r3, [pc, #640]	@ (80062b4 <UART_SetConfig+0x318>)
 8006032:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006034:	220c      	movs	r2, #12
 8006036:	4013      	ands	r3, r2
 8006038:	2b0c      	cmp	r3, #12
 800603a:	d01d      	beq.n	8006078 <UART_SetConfig+0xdc>
 800603c:	d823      	bhi.n	8006086 <UART_SetConfig+0xea>
 800603e:	2b08      	cmp	r3, #8
 8006040:	d00c      	beq.n	800605c <UART_SetConfig+0xc0>
 8006042:	d820      	bhi.n	8006086 <UART_SetConfig+0xea>
 8006044:	2b00      	cmp	r3, #0
 8006046:	d002      	beq.n	800604e <UART_SetConfig+0xb2>
 8006048:	2b04      	cmp	r3, #4
 800604a:	d00e      	beq.n	800606a <UART_SetConfig+0xce>
 800604c:	e01b      	b.n	8006086 <UART_SetConfig+0xea>
 800604e:	231b      	movs	r3, #27
 8006050:	2218      	movs	r2, #24
 8006052:	189b      	adds	r3, r3, r2
 8006054:	19db      	adds	r3, r3, r7
 8006056:	2200      	movs	r2, #0
 8006058:	701a      	strb	r2, [r3, #0]
 800605a:	e065      	b.n	8006128 <UART_SetConfig+0x18c>
 800605c:	231b      	movs	r3, #27
 800605e:	2218      	movs	r2, #24
 8006060:	189b      	adds	r3, r3, r2
 8006062:	19db      	adds	r3, r3, r7
 8006064:	2202      	movs	r2, #2
 8006066:	701a      	strb	r2, [r3, #0]
 8006068:	e05e      	b.n	8006128 <UART_SetConfig+0x18c>
 800606a:	231b      	movs	r3, #27
 800606c:	2218      	movs	r2, #24
 800606e:	189b      	adds	r3, r3, r2
 8006070:	19db      	adds	r3, r3, r7
 8006072:	2204      	movs	r2, #4
 8006074:	701a      	strb	r2, [r3, #0]
 8006076:	e057      	b.n	8006128 <UART_SetConfig+0x18c>
 8006078:	231b      	movs	r3, #27
 800607a:	2218      	movs	r2, #24
 800607c:	189b      	adds	r3, r3, r2
 800607e:	19db      	adds	r3, r3, r7
 8006080:	2208      	movs	r2, #8
 8006082:	701a      	strb	r2, [r3, #0]
 8006084:	e050      	b.n	8006128 <UART_SetConfig+0x18c>
 8006086:	231b      	movs	r3, #27
 8006088:	2218      	movs	r2, #24
 800608a:	189b      	adds	r3, r3, r2
 800608c:	19db      	adds	r3, r3, r7
 800608e:	2210      	movs	r2, #16
 8006090:	701a      	strb	r2, [r3, #0]
 8006092:	e049      	b.n	8006128 <UART_SetConfig+0x18c>
 8006094:	69fb      	ldr	r3, [r7, #28]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a83      	ldr	r2, [pc, #524]	@ (80062a8 <UART_SetConfig+0x30c>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d13e      	bne.n	800611c <UART_SetConfig+0x180>
 800609e:	4b85      	ldr	r3, [pc, #532]	@ (80062b4 <UART_SetConfig+0x318>)
 80060a0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80060a2:	23c0      	movs	r3, #192	@ 0xc0
 80060a4:	011b      	lsls	r3, r3, #4
 80060a6:	4013      	ands	r3, r2
 80060a8:	22c0      	movs	r2, #192	@ 0xc0
 80060aa:	0112      	lsls	r2, r2, #4
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d027      	beq.n	8006100 <UART_SetConfig+0x164>
 80060b0:	22c0      	movs	r2, #192	@ 0xc0
 80060b2:	0112      	lsls	r2, r2, #4
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d82a      	bhi.n	800610e <UART_SetConfig+0x172>
 80060b8:	2280      	movs	r2, #128	@ 0x80
 80060ba:	0112      	lsls	r2, r2, #4
 80060bc:	4293      	cmp	r3, r2
 80060be:	d011      	beq.n	80060e4 <UART_SetConfig+0x148>
 80060c0:	2280      	movs	r2, #128	@ 0x80
 80060c2:	0112      	lsls	r2, r2, #4
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d822      	bhi.n	800610e <UART_SetConfig+0x172>
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d004      	beq.n	80060d6 <UART_SetConfig+0x13a>
 80060cc:	2280      	movs	r2, #128	@ 0x80
 80060ce:	00d2      	lsls	r2, r2, #3
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d00e      	beq.n	80060f2 <UART_SetConfig+0x156>
 80060d4:	e01b      	b.n	800610e <UART_SetConfig+0x172>
 80060d6:	231b      	movs	r3, #27
 80060d8:	2218      	movs	r2, #24
 80060da:	189b      	adds	r3, r3, r2
 80060dc:	19db      	adds	r3, r3, r7
 80060de:	2200      	movs	r2, #0
 80060e0:	701a      	strb	r2, [r3, #0]
 80060e2:	e021      	b.n	8006128 <UART_SetConfig+0x18c>
 80060e4:	231b      	movs	r3, #27
 80060e6:	2218      	movs	r2, #24
 80060e8:	189b      	adds	r3, r3, r2
 80060ea:	19db      	adds	r3, r3, r7
 80060ec:	2202      	movs	r2, #2
 80060ee:	701a      	strb	r2, [r3, #0]
 80060f0:	e01a      	b.n	8006128 <UART_SetConfig+0x18c>
 80060f2:	231b      	movs	r3, #27
 80060f4:	2218      	movs	r2, #24
 80060f6:	189b      	adds	r3, r3, r2
 80060f8:	19db      	adds	r3, r3, r7
 80060fa:	2204      	movs	r2, #4
 80060fc:	701a      	strb	r2, [r3, #0]
 80060fe:	e013      	b.n	8006128 <UART_SetConfig+0x18c>
 8006100:	231b      	movs	r3, #27
 8006102:	2218      	movs	r2, #24
 8006104:	189b      	adds	r3, r3, r2
 8006106:	19db      	adds	r3, r3, r7
 8006108:	2208      	movs	r2, #8
 800610a:	701a      	strb	r2, [r3, #0]
 800610c:	e00c      	b.n	8006128 <UART_SetConfig+0x18c>
 800610e:	231b      	movs	r3, #27
 8006110:	2218      	movs	r2, #24
 8006112:	189b      	adds	r3, r3, r2
 8006114:	19db      	adds	r3, r3, r7
 8006116:	2210      	movs	r2, #16
 8006118:	701a      	strb	r2, [r3, #0]
 800611a:	e005      	b.n	8006128 <UART_SetConfig+0x18c>
 800611c:	231b      	movs	r3, #27
 800611e:	2218      	movs	r2, #24
 8006120:	189b      	adds	r3, r3, r2
 8006122:	19db      	adds	r3, r3, r7
 8006124:	2210      	movs	r2, #16
 8006126:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006128:	69fb      	ldr	r3, [r7, #28]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4a5e      	ldr	r2, [pc, #376]	@ (80062a8 <UART_SetConfig+0x30c>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d000      	beq.n	8006134 <UART_SetConfig+0x198>
 8006132:	e084      	b.n	800623e <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006134:	231b      	movs	r3, #27
 8006136:	2218      	movs	r2, #24
 8006138:	189b      	adds	r3, r3, r2
 800613a:	19db      	adds	r3, r3, r7
 800613c:	781b      	ldrb	r3, [r3, #0]
 800613e:	2b08      	cmp	r3, #8
 8006140:	d01d      	beq.n	800617e <UART_SetConfig+0x1e2>
 8006142:	dc20      	bgt.n	8006186 <UART_SetConfig+0x1ea>
 8006144:	2b04      	cmp	r3, #4
 8006146:	d015      	beq.n	8006174 <UART_SetConfig+0x1d8>
 8006148:	dc1d      	bgt.n	8006186 <UART_SetConfig+0x1ea>
 800614a:	2b00      	cmp	r3, #0
 800614c:	d002      	beq.n	8006154 <UART_SetConfig+0x1b8>
 800614e:	2b02      	cmp	r3, #2
 8006150:	d005      	beq.n	800615e <UART_SetConfig+0x1c2>
 8006152:	e018      	b.n	8006186 <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006154:	f7fe fb0a 	bl	800476c <HAL_RCC_GetPCLK1Freq>
 8006158:	0003      	movs	r3, r0
 800615a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800615c:	e01c      	b.n	8006198 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800615e:	4b55      	ldr	r3, [pc, #340]	@ (80062b4 <UART_SetConfig+0x318>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	2210      	movs	r2, #16
 8006164:	4013      	ands	r3, r2
 8006166:	d002      	beq.n	800616e <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006168:	4b53      	ldr	r3, [pc, #332]	@ (80062b8 <UART_SetConfig+0x31c>)
 800616a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800616c:	e014      	b.n	8006198 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 800616e:	4b53      	ldr	r3, [pc, #332]	@ (80062bc <UART_SetConfig+0x320>)
 8006170:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006172:	e011      	b.n	8006198 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006174:	f7fe fa6a 	bl	800464c <HAL_RCC_GetSysClockFreq>
 8006178:	0003      	movs	r3, r0
 800617a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800617c:	e00c      	b.n	8006198 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800617e:	2380      	movs	r3, #128	@ 0x80
 8006180:	021b      	lsls	r3, r3, #8
 8006182:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006184:	e008      	b.n	8006198 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 8006186:	2300      	movs	r3, #0
 8006188:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800618a:	231a      	movs	r3, #26
 800618c:	2218      	movs	r2, #24
 800618e:	189b      	adds	r3, r3, r2
 8006190:	19db      	adds	r3, r3, r7
 8006192:	2201      	movs	r2, #1
 8006194:	701a      	strb	r2, [r3, #0]
        break;
 8006196:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800619a:	2b00      	cmp	r3, #0
 800619c:	d100      	bne.n	80061a0 <UART_SetConfig+0x204>
 800619e:	e12f      	b.n	8006400 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80061a0:	69fb      	ldr	r3, [r7, #28]
 80061a2:	685a      	ldr	r2, [r3, #4]
 80061a4:	0013      	movs	r3, r2
 80061a6:	005b      	lsls	r3, r3, #1
 80061a8:	189b      	adds	r3, r3, r2
 80061aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d305      	bcc.n	80061bc <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 80061b0:	69fb      	ldr	r3, [r7, #28]
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80061b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d906      	bls.n	80061ca <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 80061bc:	231a      	movs	r3, #26
 80061be:	2218      	movs	r2, #24
 80061c0:	189b      	adds	r3, r3, r2
 80061c2:	19db      	adds	r3, r3, r7
 80061c4:	2201      	movs	r2, #1
 80061c6:	701a      	strb	r2, [r3, #0]
 80061c8:	e11a      	b.n	8006400 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80061ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061cc:	613b      	str	r3, [r7, #16]
 80061ce:	2300      	movs	r3, #0
 80061d0:	617b      	str	r3, [r7, #20]
 80061d2:	6939      	ldr	r1, [r7, #16]
 80061d4:	697a      	ldr	r2, [r7, #20]
 80061d6:	000b      	movs	r3, r1
 80061d8:	0e1b      	lsrs	r3, r3, #24
 80061da:	0010      	movs	r0, r2
 80061dc:	0205      	lsls	r5, r0, #8
 80061de:	431d      	orrs	r5, r3
 80061e0:	000b      	movs	r3, r1
 80061e2:	021c      	lsls	r4, r3, #8
 80061e4:	69fb      	ldr	r3, [r7, #28]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	085b      	lsrs	r3, r3, #1
 80061ea:	60bb      	str	r3, [r7, #8]
 80061ec:	2300      	movs	r3, #0
 80061ee:	60fb      	str	r3, [r7, #12]
 80061f0:	68b8      	ldr	r0, [r7, #8]
 80061f2:	68f9      	ldr	r1, [r7, #12]
 80061f4:	1900      	adds	r0, r0, r4
 80061f6:	4169      	adcs	r1, r5
 80061f8:	69fb      	ldr	r3, [r7, #28]
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	603b      	str	r3, [r7, #0]
 80061fe:	2300      	movs	r3, #0
 8006200:	607b      	str	r3, [r7, #4]
 8006202:	683a      	ldr	r2, [r7, #0]
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	f7fa f815 	bl	8000234 <__aeabi_uldivmod>
 800620a:	0002      	movs	r2, r0
 800620c:	000b      	movs	r3, r1
 800620e:	0013      	movs	r3, r2
 8006210:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006212:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006214:	23c0      	movs	r3, #192	@ 0xc0
 8006216:	009b      	lsls	r3, r3, #2
 8006218:	429a      	cmp	r2, r3
 800621a:	d309      	bcc.n	8006230 <UART_SetConfig+0x294>
 800621c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800621e:	2380      	movs	r3, #128	@ 0x80
 8006220:	035b      	lsls	r3, r3, #13
 8006222:	429a      	cmp	r2, r3
 8006224:	d204      	bcs.n	8006230 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 8006226:	69fb      	ldr	r3, [r7, #28]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800622c:	60da      	str	r2, [r3, #12]
 800622e:	e0e7      	b.n	8006400 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8006230:	231a      	movs	r3, #26
 8006232:	2218      	movs	r2, #24
 8006234:	189b      	adds	r3, r3, r2
 8006236:	19db      	adds	r3, r3, r7
 8006238:	2201      	movs	r2, #1
 800623a:	701a      	strb	r2, [r3, #0]
 800623c:	e0e0      	b.n	8006400 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800623e:	69fb      	ldr	r3, [r7, #28]
 8006240:	69da      	ldr	r2, [r3, #28]
 8006242:	2380      	movs	r3, #128	@ 0x80
 8006244:	021b      	lsls	r3, r3, #8
 8006246:	429a      	cmp	r2, r3
 8006248:	d000      	beq.n	800624c <UART_SetConfig+0x2b0>
 800624a:	e082      	b.n	8006352 <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 800624c:	231b      	movs	r3, #27
 800624e:	2218      	movs	r2, #24
 8006250:	189b      	adds	r3, r3, r2
 8006252:	19db      	adds	r3, r3, r7
 8006254:	781b      	ldrb	r3, [r3, #0]
 8006256:	2b08      	cmp	r3, #8
 8006258:	d834      	bhi.n	80062c4 <UART_SetConfig+0x328>
 800625a:	009a      	lsls	r2, r3, #2
 800625c:	4b18      	ldr	r3, [pc, #96]	@ (80062c0 <UART_SetConfig+0x324>)
 800625e:	18d3      	adds	r3, r2, r3
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006264:	f7fe fa82 	bl	800476c <HAL_RCC_GetPCLK1Freq>
 8006268:	0003      	movs	r3, r0
 800626a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800626c:	e033      	b.n	80062d6 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800626e:	f7fe fa93 	bl	8004798 <HAL_RCC_GetPCLK2Freq>
 8006272:	0003      	movs	r3, r0
 8006274:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006276:	e02e      	b.n	80062d6 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006278:	4b0e      	ldr	r3, [pc, #56]	@ (80062b4 <UART_SetConfig+0x318>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	2210      	movs	r2, #16
 800627e:	4013      	ands	r3, r2
 8006280:	d002      	beq.n	8006288 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006282:	4b0d      	ldr	r3, [pc, #52]	@ (80062b8 <UART_SetConfig+0x31c>)
 8006284:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006286:	e026      	b.n	80062d6 <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 8006288:	4b0c      	ldr	r3, [pc, #48]	@ (80062bc <UART_SetConfig+0x320>)
 800628a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800628c:	e023      	b.n	80062d6 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800628e:	f7fe f9dd 	bl	800464c <HAL_RCC_GetSysClockFreq>
 8006292:	0003      	movs	r3, r0
 8006294:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006296:	e01e      	b.n	80062d6 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006298:	2380      	movs	r3, #128	@ 0x80
 800629a:	021b      	lsls	r3, r3, #8
 800629c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800629e:	e01a      	b.n	80062d6 <UART_SetConfig+0x33a>
 80062a0:	efff69f3 	.word	0xefff69f3
 80062a4:	ffffcfff 	.word	0xffffcfff
 80062a8:	40004800 	.word	0x40004800
 80062ac:	fffff4ff 	.word	0xfffff4ff
 80062b0:	40004400 	.word	0x40004400
 80062b4:	40021000 	.word	0x40021000
 80062b8:	003d0900 	.word	0x003d0900
 80062bc:	00f42400 	.word	0x00f42400
 80062c0:	08007438 	.word	0x08007438
      default:
        pclk = 0U;
 80062c4:	2300      	movs	r3, #0
 80062c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80062c8:	231a      	movs	r3, #26
 80062ca:	2218      	movs	r2, #24
 80062cc:	189b      	adds	r3, r3, r2
 80062ce:	19db      	adds	r3, r3, r7
 80062d0:	2201      	movs	r2, #1
 80062d2:	701a      	strb	r2, [r3, #0]
        break;
 80062d4:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80062d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d100      	bne.n	80062de <UART_SetConfig+0x342>
 80062dc:	e090      	b.n	8006400 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80062de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062e0:	005a      	lsls	r2, r3, #1
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	685b      	ldr	r3, [r3, #4]
 80062e6:	085b      	lsrs	r3, r3, #1
 80062e8:	18d2      	adds	r2, r2, r3
 80062ea:	69fb      	ldr	r3, [r7, #28]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	0019      	movs	r1, r3
 80062f0:	0010      	movs	r0, r2
 80062f2:	f7f9 ff13 	bl	800011c <__udivsi3>
 80062f6:	0003      	movs	r3, r0
 80062f8:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80062fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062fc:	2b0f      	cmp	r3, #15
 80062fe:	d921      	bls.n	8006344 <UART_SetConfig+0x3a8>
 8006300:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006302:	2380      	movs	r3, #128	@ 0x80
 8006304:	025b      	lsls	r3, r3, #9
 8006306:	429a      	cmp	r2, r3
 8006308:	d21c      	bcs.n	8006344 <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800630a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800630c:	b29a      	uxth	r2, r3
 800630e:	200e      	movs	r0, #14
 8006310:	2418      	movs	r4, #24
 8006312:	1903      	adds	r3, r0, r4
 8006314:	19db      	adds	r3, r3, r7
 8006316:	210f      	movs	r1, #15
 8006318:	438a      	bics	r2, r1
 800631a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800631c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800631e:	085b      	lsrs	r3, r3, #1
 8006320:	b29b      	uxth	r3, r3
 8006322:	2207      	movs	r2, #7
 8006324:	4013      	ands	r3, r2
 8006326:	b299      	uxth	r1, r3
 8006328:	1903      	adds	r3, r0, r4
 800632a:	19db      	adds	r3, r3, r7
 800632c:	1902      	adds	r2, r0, r4
 800632e:	19d2      	adds	r2, r2, r7
 8006330:	8812      	ldrh	r2, [r2, #0]
 8006332:	430a      	orrs	r2, r1
 8006334:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006336:	69fb      	ldr	r3, [r7, #28]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	1902      	adds	r2, r0, r4
 800633c:	19d2      	adds	r2, r2, r7
 800633e:	8812      	ldrh	r2, [r2, #0]
 8006340:	60da      	str	r2, [r3, #12]
 8006342:	e05d      	b.n	8006400 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8006344:	231a      	movs	r3, #26
 8006346:	2218      	movs	r2, #24
 8006348:	189b      	adds	r3, r3, r2
 800634a:	19db      	adds	r3, r3, r7
 800634c:	2201      	movs	r2, #1
 800634e:	701a      	strb	r2, [r3, #0]
 8006350:	e056      	b.n	8006400 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006352:	231b      	movs	r3, #27
 8006354:	2218      	movs	r2, #24
 8006356:	189b      	adds	r3, r3, r2
 8006358:	19db      	adds	r3, r3, r7
 800635a:	781b      	ldrb	r3, [r3, #0]
 800635c:	2b08      	cmp	r3, #8
 800635e:	d822      	bhi.n	80063a6 <UART_SetConfig+0x40a>
 8006360:	009a      	lsls	r2, r3, #2
 8006362:	4b2f      	ldr	r3, [pc, #188]	@ (8006420 <UART_SetConfig+0x484>)
 8006364:	18d3      	adds	r3, r2, r3
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800636a:	f7fe f9ff 	bl	800476c <HAL_RCC_GetPCLK1Freq>
 800636e:	0003      	movs	r3, r0
 8006370:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006372:	e021      	b.n	80063b8 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006374:	f7fe fa10 	bl	8004798 <HAL_RCC_GetPCLK2Freq>
 8006378:	0003      	movs	r3, r0
 800637a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800637c:	e01c      	b.n	80063b8 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800637e:	4b29      	ldr	r3, [pc, #164]	@ (8006424 <UART_SetConfig+0x488>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	2210      	movs	r2, #16
 8006384:	4013      	ands	r3, r2
 8006386:	d002      	beq.n	800638e <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006388:	4b27      	ldr	r3, [pc, #156]	@ (8006428 <UART_SetConfig+0x48c>)
 800638a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800638c:	e014      	b.n	80063b8 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 800638e:	4b27      	ldr	r3, [pc, #156]	@ (800642c <UART_SetConfig+0x490>)
 8006390:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006392:	e011      	b.n	80063b8 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006394:	f7fe f95a 	bl	800464c <HAL_RCC_GetSysClockFreq>
 8006398:	0003      	movs	r3, r0
 800639a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800639c:	e00c      	b.n	80063b8 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800639e:	2380      	movs	r3, #128	@ 0x80
 80063a0:	021b      	lsls	r3, r3, #8
 80063a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80063a4:	e008      	b.n	80063b8 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 80063a6:	2300      	movs	r3, #0
 80063a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80063aa:	231a      	movs	r3, #26
 80063ac:	2218      	movs	r2, #24
 80063ae:	189b      	adds	r3, r3, r2
 80063b0:	19db      	adds	r3, r3, r7
 80063b2:	2201      	movs	r2, #1
 80063b4:	701a      	strb	r2, [r3, #0]
        break;
 80063b6:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80063b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d020      	beq.n	8006400 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80063be:	69fb      	ldr	r3, [r7, #28]
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	085a      	lsrs	r2, r3, #1
 80063c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063c6:	18d2      	adds	r2, r2, r3
 80063c8:	69fb      	ldr	r3, [r7, #28]
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	0019      	movs	r1, r3
 80063ce:	0010      	movs	r0, r2
 80063d0:	f7f9 fea4 	bl	800011c <__udivsi3>
 80063d4:	0003      	movs	r3, r0
 80063d6:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063da:	2b0f      	cmp	r3, #15
 80063dc:	d90a      	bls.n	80063f4 <UART_SetConfig+0x458>
 80063de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80063e0:	2380      	movs	r3, #128	@ 0x80
 80063e2:	025b      	lsls	r3, r3, #9
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d205      	bcs.n	80063f4 <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80063e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ea:	b29a      	uxth	r2, r3
 80063ec:	69fb      	ldr	r3, [r7, #28]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	60da      	str	r2, [r3, #12]
 80063f2:	e005      	b.n	8006400 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 80063f4:	231a      	movs	r3, #26
 80063f6:	2218      	movs	r2, #24
 80063f8:	189b      	adds	r3, r3, r2
 80063fa:	19db      	adds	r3, r3, r7
 80063fc:	2201      	movs	r2, #1
 80063fe:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006400:	69fb      	ldr	r3, [r7, #28]
 8006402:	2200      	movs	r2, #0
 8006404:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006406:	69fb      	ldr	r3, [r7, #28]
 8006408:	2200      	movs	r2, #0
 800640a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800640c:	231a      	movs	r3, #26
 800640e:	2218      	movs	r2, #24
 8006410:	189b      	adds	r3, r3, r2
 8006412:	19db      	adds	r3, r3, r7
 8006414:	781b      	ldrb	r3, [r3, #0]
}
 8006416:	0018      	movs	r0, r3
 8006418:	46bd      	mov	sp, r7
 800641a:	b00e      	add	sp, #56	@ 0x38
 800641c:	bdb0      	pop	{r4, r5, r7, pc}
 800641e:	46c0      	nop			@ (mov r8, r8)
 8006420:	0800745c 	.word	0x0800745c
 8006424:	40021000 	.word	0x40021000
 8006428:	003d0900 	.word	0x003d0900
 800642c:	00f42400 	.word	0x00f42400

08006430 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b082      	sub	sp, #8
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800643c:	2208      	movs	r2, #8
 800643e:	4013      	ands	r3, r2
 8006440:	d00b      	beq.n	800645a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	4a4a      	ldr	r2, [pc, #296]	@ (8006574 <UART_AdvFeatureConfig+0x144>)
 800644a:	4013      	ands	r3, r2
 800644c:	0019      	movs	r1, r3
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	430a      	orrs	r2, r1
 8006458:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800645e:	2201      	movs	r2, #1
 8006460:	4013      	ands	r3, r2
 8006462:	d00b      	beq.n	800647c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	4a43      	ldr	r2, [pc, #268]	@ (8006578 <UART_AdvFeatureConfig+0x148>)
 800646c:	4013      	ands	r3, r2
 800646e:	0019      	movs	r1, r3
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	430a      	orrs	r2, r1
 800647a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006480:	2202      	movs	r2, #2
 8006482:	4013      	ands	r3, r2
 8006484:	d00b      	beq.n	800649e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	4a3b      	ldr	r2, [pc, #236]	@ (800657c <UART_AdvFeatureConfig+0x14c>)
 800648e:	4013      	ands	r3, r2
 8006490:	0019      	movs	r1, r3
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	430a      	orrs	r2, r1
 800649c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064a2:	2204      	movs	r2, #4
 80064a4:	4013      	ands	r3, r2
 80064a6:	d00b      	beq.n	80064c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	4a34      	ldr	r2, [pc, #208]	@ (8006580 <UART_AdvFeatureConfig+0x150>)
 80064b0:	4013      	ands	r3, r2
 80064b2:	0019      	movs	r1, r3
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	430a      	orrs	r2, r1
 80064be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064c4:	2210      	movs	r2, #16
 80064c6:	4013      	ands	r3, r2
 80064c8:	d00b      	beq.n	80064e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	4a2c      	ldr	r2, [pc, #176]	@ (8006584 <UART_AdvFeatureConfig+0x154>)
 80064d2:	4013      	ands	r3, r2
 80064d4:	0019      	movs	r1, r3
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	430a      	orrs	r2, r1
 80064e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064e6:	2220      	movs	r2, #32
 80064e8:	4013      	ands	r3, r2
 80064ea:	d00b      	beq.n	8006504 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	4a25      	ldr	r2, [pc, #148]	@ (8006588 <UART_AdvFeatureConfig+0x158>)
 80064f4:	4013      	ands	r3, r2
 80064f6:	0019      	movs	r1, r3
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	430a      	orrs	r2, r1
 8006502:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006508:	2240      	movs	r2, #64	@ 0x40
 800650a:	4013      	ands	r3, r2
 800650c:	d01d      	beq.n	800654a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	685b      	ldr	r3, [r3, #4]
 8006514:	4a1d      	ldr	r2, [pc, #116]	@ (800658c <UART_AdvFeatureConfig+0x15c>)
 8006516:	4013      	ands	r3, r2
 8006518:	0019      	movs	r1, r3
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	430a      	orrs	r2, r1
 8006524:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800652a:	2380      	movs	r3, #128	@ 0x80
 800652c:	035b      	lsls	r3, r3, #13
 800652e:	429a      	cmp	r2, r3
 8006530:	d10b      	bne.n	800654a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	4a15      	ldr	r2, [pc, #84]	@ (8006590 <UART_AdvFeatureConfig+0x160>)
 800653a:	4013      	ands	r3, r2
 800653c:	0019      	movs	r1, r3
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	430a      	orrs	r2, r1
 8006548:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800654e:	2280      	movs	r2, #128	@ 0x80
 8006550:	4013      	ands	r3, r2
 8006552:	d00b      	beq.n	800656c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	4a0e      	ldr	r2, [pc, #56]	@ (8006594 <UART_AdvFeatureConfig+0x164>)
 800655c:	4013      	ands	r3, r2
 800655e:	0019      	movs	r1, r3
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	430a      	orrs	r2, r1
 800656a:	605a      	str	r2, [r3, #4]
  }
}
 800656c:	46c0      	nop			@ (mov r8, r8)
 800656e:	46bd      	mov	sp, r7
 8006570:	b002      	add	sp, #8
 8006572:	bd80      	pop	{r7, pc}
 8006574:	ffff7fff 	.word	0xffff7fff
 8006578:	fffdffff 	.word	0xfffdffff
 800657c:	fffeffff 	.word	0xfffeffff
 8006580:	fffbffff 	.word	0xfffbffff
 8006584:	ffffefff 	.word	0xffffefff
 8006588:	ffffdfff 	.word	0xffffdfff
 800658c:	ffefffff 	.word	0xffefffff
 8006590:	ff9fffff 	.word	0xff9fffff
 8006594:	fff7ffff 	.word	0xfff7ffff

08006598 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b092      	sub	sp, #72	@ 0x48
 800659c:	af02      	add	r7, sp, #8
 800659e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2284      	movs	r2, #132	@ 0x84
 80065a4:	2100      	movs	r1, #0
 80065a6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80065a8:	f7fc f814 	bl	80025d4 <HAL_GetTick>
 80065ac:	0003      	movs	r3, r0
 80065ae:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	2208      	movs	r2, #8
 80065b8:	4013      	ands	r3, r2
 80065ba:	2b08      	cmp	r3, #8
 80065bc:	d12c      	bne.n	8006618 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80065be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065c0:	2280      	movs	r2, #128	@ 0x80
 80065c2:	0391      	lsls	r1, r2, #14
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	4a46      	ldr	r2, [pc, #280]	@ (80066e0 <UART_CheckIdleState+0x148>)
 80065c8:	9200      	str	r2, [sp, #0]
 80065ca:	2200      	movs	r2, #0
 80065cc:	f000 f88c 	bl	80066e8 <UART_WaitOnFlagUntilTimeout>
 80065d0:	1e03      	subs	r3, r0, #0
 80065d2:	d021      	beq.n	8006618 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065d4:	f3ef 8310 	mrs	r3, PRIMASK
 80065d8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80065da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80065dc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80065de:	2301      	movs	r3, #1
 80065e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065e4:	f383 8810 	msr	PRIMASK, r3
}
 80065e8:	46c0      	nop			@ (mov r8, r8)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	681a      	ldr	r2, [r3, #0]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	2180      	movs	r1, #128	@ 0x80
 80065f6:	438a      	bics	r2, r1
 80065f8:	601a      	str	r2, [r3, #0]
 80065fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006600:	f383 8810 	msr	PRIMASK, r3
}
 8006604:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2220      	movs	r2, #32
 800660a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2278      	movs	r2, #120	@ 0x78
 8006610:	2100      	movs	r1, #0
 8006612:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006614:	2303      	movs	r3, #3
 8006616:	e05f      	b.n	80066d8 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	2204      	movs	r2, #4
 8006620:	4013      	ands	r3, r2
 8006622:	2b04      	cmp	r3, #4
 8006624:	d146      	bne.n	80066b4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006626:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006628:	2280      	movs	r2, #128	@ 0x80
 800662a:	03d1      	lsls	r1, r2, #15
 800662c:	6878      	ldr	r0, [r7, #4]
 800662e:	4a2c      	ldr	r2, [pc, #176]	@ (80066e0 <UART_CheckIdleState+0x148>)
 8006630:	9200      	str	r2, [sp, #0]
 8006632:	2200      	movs	r2, #0
 8006634:	f000 f858 	bl	80066e8 <UART_WaitOnFlagUntilTimeout>
 8006638:	1e03      	subs	r3, r0, #0
 800663a:	d03b      	beq.n	80066b4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800663c:	f3ef 8310 	mrs	r3, PRIMASK
 8006640:	60fb      	str	r3, [r7, #12]
  return(result);
 8006642:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006644:	637b      	str	r3, [r7, #52]	@ 0x34
 8006646:	2301      	movs	r3, #1
 8006648:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	f383 8810 	msr	PRIMASK, r3
}
 8006650:	46c0      	nop			@ (mov r8, r8)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	681a      	ldr	r2, [r3, #0]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4921      	ldr	r1, [pc, #132]	@ (80066e4 <UART_CheckIdleState+0x14c>)
 800665e:	400a      	ands	r2, r1
 8006660:	601a      	str	r2, [r3, #0]
 8006662:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006664:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006666:	697b      	ldr	r3, [r7, #20]
 8006668:	f383 8810 	msr	PRIMASK, r3
}
 800666c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800666e:	f3ef 8310 	mrs	r3, PRIMASK
 8006672:	61bb      	str	r3, [r7, #24]
  return(result);
 8006674:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006676:	633b      	str	r3, [r7, #48]	@ 0x30
 8006678:	2301      	movs	r3, #1
 800667a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800667c:	69fb      	ldr	r3, [r7, #28]
 800667e:	f383 8810 	msr	PRIMASK, r3
}
 8006682:	46c0      	nop			@ (mov r8, r8)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	689a      	ldr	r2, [r3, #8]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	2101      	movs	r1, #1
 8006690:	438a      	bics	r2, r1
 8006692:	609a      	str	r2, [r3, #8]
 8006694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006696:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006698:	6a3b      	ldr	r3, [r7, #32]
 800669a:	f383 8810 	msr	PRIMASK, r3
}
 800669e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2280      	movs	r2, #128	@ 0x80
 80066a4:	2120      	movs	r1, #32
 80066a6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2278      	movs	r2, #120	@ 0x78
 80066ac:	2100      	movs	r1, #0
 80066ae:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066b0:	2303      	movs	r3, #3
 80066b2:	e011      	b.n	80066d8 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2220      	movs	r2, #32
 80066b8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2280      	movs	r2, #128	@ 0x80
 80066be:	2120      	movs	r1, #32
 80066c0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2200      	movs	r2, #0
 80066c6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2200      	movs	r2, #0
 80066cc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2278      	movs	r2, #120	@ 0x78
 80066d2:	2100      	movs	r1, #0
 80066d4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80066d6:	2300      	movs	r3, #0
}
 80066d8:	0018      	movs	r0, r3
 80066da:	46bd      	mov	sp, r7
 80066dc:	b010      	add	sp, #64	@ 0x40
 80066de:	bd80      	pop	{r7, pc}
 80066e0:	01ffffff 	.word	0x01ffffff
 80066e4:	fffffedf 	.word	0xfffffedf

080066e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b084      	sub	sp, #16
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	60f8      	str	r0, [r7, #12]
 80066f0:	60b9      	str	r1, [r7, #8]
 80066f2:	603b      	str	r3, [r7, #0]
 80066f4:	1dfb      	adds	r3, r7, #7
 80066f6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066f8:	e051      	b.n	800679e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066fa:	69bb      	ldr	r3, [r7, #24]
 80066fc:	3301      	adds	r3, #1
 80066fe:	d04e      	beq.n	800679e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006700:	f7fb ff68 	bl	80025d4 <HAL_GetTick>
 8006704:	0002      	movs	r2, r0
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	1ad3      	subs	r3, r2, r3
 800670a:	69ba      	ldr	r2, [r7, #24]
 800670c:	429a      	cmp	r2, r3
 800670e:	d302      	bcc.n	8006716 <UART_WaitOnFlagUntilTimeout+0x2e>
 8006710:	69bb      	ldr	r3, [r7, #24]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d101      	bne.n	800671a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8006716:	2303      	movs	r3, #3
 8006718:	e051      	b.n	80067be <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	2204      	movs	r2, #4
 8006722:	4013      	ands	r3, r2
 8006724:	d03b      	beq.n	800679e <UART_WaitOnFlagUntilTimeout+0xb6>
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	2b80      	cmp	r3, #128	@ 0x80
 800672a:	d038      	beq.n	800679e <UART_WaitOnFlagUntilTimeout+0xb6>
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	2b40      	cmp	r3, #64	@ 0x40
 8006730:	d035      	beq.n	800679e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	69db      	ldr	r3, [r3, #28]
 8006738:	2208      	movs	r2, #8
 800673a:	4013      	ands	r3, r2
 800673c:	2b08      	cmp	r3, #8
 800673e:	d111      	bne.n	8006764 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	2208      	movs	r2, #8
 8006746:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	0018      	movs	r0, r3
 800674c:	f000 f83c 	bl	80067c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2284      	movs	r2, #132	@ 0x84
 8006754:	2108      	movs	r1, #8
 8006756:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2278      	movs	r2, #120	@ 0x78
 800675c:	2100      	movs	r1, #0
 800675e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006760:	2301      	movs	r3, #1
 8006762:	e02c      	b.n	80067be <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	69da      	ldr	r2, [r3, #28]
 800676a:	2380      	movs	r3, #128	@ 0x80
 800676c:	011b      	lsls	r3, r3, #4
 800676e:	401a      	ands	r2, r3
 8006770:	2380      	movs	r3, #128	@ 0x80
 8006772:	011b      	lsls	r3, r3, #4
 8006774:	429a      	cmp	r2, r3
 8006776:	d112      	bne.n	800679e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	2280      	movs	r2, #128	@ 0x80
 800677e:	0112      	lsls	r2, r2, #4
 8006780:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	0018      	movs	r0, r3
 8006786:	f000 f81f 	bl	80067c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2284      	movs	r2, #132	@ 0x84
 800678e:	2120      	movs	r1, #32
 8006790:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2278      	movs	r2, #120	@ 0x78
 8006796:	2100      	movs	r1, #0
 8006798:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800679a:	2303      	movs	r3, #3
 800679c:	e00f      	b.n	80067be <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	69db      	ldr	r3, [r3, #28]
 80067a4:	68ba      	ldr	r2, [r7, #8]
 80067a6:	4013      	ands	r3, r2
 80067a8:	68ba      	ldr	r2, [r7, #8]
 80067aa:	1ad3      	subs	r3, r2, r3
 80067ac:	425a      	negs	r2, r3
 80067ae:	4153      	adcs	r3, r2
 80067b0:	b2db      	uxtb	r3, r3
 80067b2:	001a      	movs	r2, r3
 80067b4:	1dfb      	adds	r3, r7, #7
 80067b6:	781b      	ldrb	r3, [r3, #0]
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d09e      	beq.n	80066fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80067bc:	2300      	movs	r3, #0
}
 80067be:	0018      	movs	r0, r3
 80067c0:	46bd      	mov	sp, r7
 80067c2:	b004      	add	sp, #16
 80067c4:	bd80      	pop	{r7, pc}
	...

080067c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b08e      	sub	sp, #56	@ 0x38
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067d0:	f3ef 8310 	mrs	r3, PRIMASK
 80067d4:	617b      	str	r3, [r7, #20]
  return(result);
 80067d6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80067da:	2301      	movs	r3, #1
 80067dc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067de:	69bb      	ldr	r3, [r7, #24]
 80067e0:	f383 8810 	msr	PRIMASK, r3
}
 80067e4:	46c0      	nop			@ (mov r8, r8)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	681a      	ldr	r2, [r3, #0]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4926      	ldr	r1, [pc, #152]	@ (800688c <UART_EndRxTransfer+0xc4>)
 80067f2:	400a      	ands	r2, r1
 80067f4:	601a      	str	r2, [r3, #0]
 80067f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067f8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067fa:	69fb      	ldr	r3, [r7, #28]
 80067fc:	f383 8810 	msr	PRIMASK, r3
}
 8006800:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006802:	f3ef 8310 	mrs	r3, PRIMASK
 8006806:	623b      	str	r3, [r7, #32]
  return(result);
 8006808:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800680a:	633b      	str	r3, [r7, #48]	@ 0x30
 800680c:	2301      	movs	r3, #1
 800680e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006812:	f383 8810 	msr	PRIMASK, r3
}
 8006816:	46c0      	nop			@ (mov r8, r8)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	689a      	ldr	r2, [r3, #8]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	2101      	movs	r1, #1
 8006824:	438a      	bics	r2, r1
 8006826:	609a      	str	r2, [r3, #8]
 8006828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800682a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800682c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800682e:	f383 8810 	msr	PRIMASK, r3
}
 8006832:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006838:	2b01      	cmp	r3, #1
 800683a:	d118      	bne.n	800686e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800683c:	f3ef 8310 	mrs	r3, PRIMASK
 8006840:	60bb      	str	r3, [r7, #8]
  return(result);
 8006842:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006844:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006846:	2301      	movs	r3, #1
 8006848:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	f383 8810 	msr	PRIMASK, r3
}
 8006850:	46c0      	nop			@ (mov r8, r8)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	2110      	movs	r1, #16
 800685e:	438a      	bics	r2, r1
 8006860:	601a      	str	r2, [r3, #0]
 8006862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006864:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	f383 8810 	msr	PRIMASK, r3
}
 800686c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2280      	movs	r2, #128	@ 0x80
 8006872:	2120      	movs	r1, #32
 8006874:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2200      	movs	r2, #0
 800687a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2200      	movs	r2, #0
 8006880:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006882:	46c0      	nop			@ (mov r8, r8)
 8006884:	46bd      	mov	sp, r7
 8006886:	b00e      	add	sp, #56	@ 0x38
 8006888:	bd80      	pop	{r7, pc}
 800688a:	46c0      	nop			@ (mov r8, r8)
 800688c:	fffffedf 	.word	0xfffffedf

08006890 <siprintf>:
 8006890:	b40e      	push	{r1, r2, r3}
 8006892:	b510      	push	{r4, lr}
 8006894:	2400      	movs	r4, #0
 8006896:	490c      	ldr	r1, [pc, #48]	@ (80068c8 <siprintf+0x38>)
 8006898:	b09d      	sub	sp, #116	@ 0x74
 800689a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800689c:	9002      	str	r0, [sp, #8]
 800689e:	9006      	str	r0, [sp, #24]
 80068a0:	9107      	str	r1, [sp, #28]
 80068a2:	9104      	str	r1, [sp, #16]
 80068a4:	4809      	ldr	r0, [pc, #36]	@ (80068cc <siprintf+0x3c>)
 80068a6:	490a      	ldr	r1, [pc, #40]	@ (80068d0 <siprintf+0x40>)
 80068a8:	cb04      	ldmia	r3!, {r2}
 80068aa:	9105      	str	r1, [sp, #20]
 80068ac:	6800      	ldr	r0, [r0, #0]
 80068ae:	a902      	add	r1, sp, #8
 80068b0:	9301      	str	r3, [sp, #4]
 80068b2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80068b4:	f000 f9b6 	bl	8006c24 <_svfiprintf_r>
 80068b8:	9b02      	ldr	r3, [sp, #8]
 80068ba:	701c      	strb	r4, [r3, #0]
 80068bc:	b01d      	add	sp, #116	@ 0x74
 80068be:	bc10      	pop	{r4}
 80068c0:	bc08      	pop	{r3}
 80068c2:	b003      	add	sp, #12
 80068c4:	4718      	bx	r3
 80068c6:	46c0      	nop			@ (mov r8, r8)
 80068c8:	7fffffff 	.word	0x7fffffff
 80068cc:	20000010 	.word	0x20000010
 80068d0:	ffff0208 	.word	0xffff0208

080068d4 <memcmp>:
 80068d4:	b530      	push	{r4, r5, lr}
 80068d6:	2400      	movs	r4, #0
 80068d8:	3901      	subs	r1, #1
 80068da:	42a2      	cmp	r2, r4
 80068dc:	d101      	bne.n	80068e2 <memcmp+0xe>
 80068de:	2000      	movs	r0, #0
 80068e0:	e005      	b.n	80068ee <memcmp+0x1a>
 80068e2:	5d03      	ldrb	r3, [r0, r4]
 80068e4:	3401      	adds	r4, #1
 80068e6:	5d0d      	ldrb	r5, [r1, r4]
 80068e8:	42ab      	cmp	r3, r5
 80068ea:	d0f6      	beq.n	80068da <memcmp+0x6>
 80068ec:	1b58      	subs	r0, r3, r5
 80068ee:	bd30      	pop	{r4, r5, pc}

080068f0 <memset>:
 80068f0:	0003      	movs	r3, r0
 80068f2:	1882      	adds	r2, r0, r2
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d100      	bne.n	80068fa <memset+0xa>
 80068f8:	4770      	bx	lr
 80068fa:	7019      	strb	r1, [r3, #0]
 80068fc:	3301      	adds	r3, #1
 80068fe:	e7f9      	b.n	80068f4 <memset+0x4>

08006900 <__errno>:
 8006900:	4b01      	ldr	r3, [pc, #4]	@ (8006908 <__errno+0x8>)
 8006902:	6818      	ldr	r0, [r3, #0]
 8006904:	4770      	bx	lr
 8006906:	46c0      	nop			@ (mov r8, r8)
 8006908:	20000010 	.word	0x20000010

0800690c <__libc_init_array>:
 800690c:	b570      	push	{r4, r5, r6, lr}
 800690e:	2600      	movs	r6, #0
 8006910:	4c0c      	ldr	r4, [pc, #48]	@ (8006944 <__libc_init_array+0x38>)
 8006912:	4d0d      	ldr	r5, [pc, #52]	@ (8006948 <__libc_init_array+0x3c>)
 8006914:	1b64      	subs	r4, r4, r5
 8006916:	10a4      	asrs	r4, r4, #2
 8006918:	42a6      	cmp	r6, r4
 800691a:	d109      	bne.n	8006930 <__libc_init_array+0x24>
 800691c:	2600      	movs	r6, #0
 800691e:	f000 fc63 	bl	80071e8 <_init>
 8006922:	4c0a      	ldr	r4, [pc, #40]	@ (800694c <__libc_init_array+0x40>)
 8006924:	4d0a      	ldr	r5, [pc, #40]	@ (8006950 <__libc_init_array+0x44>)
 8006926:	1b64      	subs	r4, r4, r5
 8006928:	10a4      	asrs	r4, r4, #2
 800692a:	42a6      	cmp	r6, r4
 800692c:	d105      	bne.n	800693a <__libc_init_array+0x2e>
 800692e:	bd70      	pop	{r4, r5, r6, pc}
 8006930:	00b3      	lsls	r3, r6, #2
 8006932:	58eb      	ldr	r3, [r5, r3]
 8006934:	4798      	blx	r3
 8006936:	3601      	adds	r6, #1
 8006938:	e7ee      	b.n	8006918 <__libc_init_array+0xc>
 800693a:	00b3      	lsls	r3, r6, #2
 800693c:	58eb      	ldr	r3, [r5, r3]
 800693e:	4798      	blx	r3
 8006940:	3601      	adds	r6, #1
 8006942:	e7f2      	b.n	800692a <__libc_init_array+0x1e>
 8006944:	080074bc 	.word	0x080074bc
 8006948:	080074bc 	.word	0x080074bc
 800694c:	080074c0 	.word	0x080074c0
 8006950:	080074bc 	.word	0x080074bc

08006954 <__retarget_lock_acquire_recursive>:
 8006954:	4770      	bx	lr

08006956 <__retarget_lock_release_recursive>:
 8006956:	4770      	bx	lr

08006958 <memcpy>:
 8006958:	2300      	movs	r3, #0
 800695a:	b510      	push	{r4, lr}
 800695c:	429a      	cmp	r2, r3
 800695e:	d100      	bne.n	8006962 <memcpy+0xa>
 8006960:	bd10      	pop	{r4, pc}
 8006962:	5ccc      	ldrb	r4, [r1, r3]
 8006964:	54c4      	strb	r4, [r0, r3]
 8006966:	3301      	adds	r3, #1
 8006968:	e7f8      	b.n	800695c <memcpy+0x4>
	...

0800696c <_free_r>:
 800696c:	b570      	push	{r4, r5, r6, lr}
 800696e:	0005      	movs	r5, r0
 8006970:	1e0c      	subs	r4, r1, #0
 8006972:	d010      	beq.n	8006996 <_free_r+0x2a>
 8006974:	3c04      	subs	r4, #4
 8006976:	6823      	ldr	r3, [r4, #0]
 8006978:	2b00      	cmp	r3, #0
 800697a:	da00      	bge.n	800697e <_free_r+0x12>
 800697c:	18e4      	adds	r4, r4, r3
 800697e:	0028      	movs	r0, r5
 8006980:	f000 f8e0 	bl	8006b44 <__malloc_lock>
 8006984:	4a1d      	ldr	r2, [pc, #116]	@ (80069fc <_free_r+0x90>)
 8006986:	6813      	ldr	r3, [r2, #0]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d105      	bne.n	8006998 <_free_r+0x2c>
 800698c:	6063      	str	r3, [r4, #4]
 800698e:	6014      	str	r4, [r2, #0]
 8006990:	0028      	movs	r0, r5
 8006992:	f000 f8df 	bl	8006b54 <__malloc_unlock>
 8006996:	bd70      	pop	{r4, r5, r6, pc}
 8006998:	42a3      	cmp	r3, r4
 800699a:	d908      	bls.n	80069ae <_free_r+0x42>
 800699c:	6820      	ldr	r0, [r4, #0]
 800699e:	1821      	adds	r1, r4, r0
 80069a0:	428b      	cmp	r3, r1
 80069a2:	d1f3      	bne.n	800698c <_free_r+0x20>
 80069a4:	6819      	ldr	r1, [r3, #0]
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	1809      	adds	r1, r1, r0
 80069aa:	6021      	str	r1, [r4, #0]
 80069ac:	e7ee      	b.n	800698c <_free_r+0x20>
 80069ae:	001a      	movs	r2, r3
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d001      	beq.n	80069ba <_free_r+0x4e>
 80069b6:	42a3      	cmp	r3, r4
 80069b8:	d9f9      	bls.n	80069ae <_free_r+0x42>
 80069ba:	6811      	ldr	r1, [r2, #0]
 80069bc:	1850      	adds	r0, r2, r1
 80069be:	42a0      	cmp	r0, r4
 80069c0:	d10b      	bne.n	80069da <_free_r+0x6e>
 80069c2:	6820      	ldr	r0, [r4, #0]
 80069c4:	1809      	adds	r1, r1, r0
 80069c6:	1850      	adds	r0, r2, r1
 80069c8:	6011      	str	r1, [r2, #0]
 80069ca:	4283      	cmp	r3, r0
 80069cc:	d1e0      	bne.n	8006990 <_free_r+0x24>
 80069ce:	6818      	ldr	r0, [r3, #0]
 80069d0:	685b      	ldr	r3, [r3, #4]
 80069d2:	1841      	adds	r1, r0, r1
 80069d4:	6011      	str	r1, [r2, #0]
 80069d6:	6053      	str	r3, [r2, #4]
 80069d8:	e7da      	b.n	8006990 <_free_r+0x24>
 80069da:	42a0      	cmp	r0, r4
 80069dc:	d902      	bls.n	80069e4 <_free_r+0x78>
 80069de:	230c      	movs	r3, #12
 80069e0:	602b      	str	r3, [r5, #0]
 80069e2:	e7d5      	b.n	8006990 <_free_r+0x24>
 80069e4:	6820      	ldr	r0, [r4, #0]
 80069e6:	1821      	adds	r1, r4, r0
 80069e8:	428b      	cmp	r3, r1
 80069ea:	d103      	bne.n	80069f4 <_free_r+0x88>
 80069ec:	6819      	ldr	r1, [r3, #0]
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	1809      	adds	r1, r1, r0
 80069f2:	6021      	str	r1, [r4, #0]
 80069f4:	6063      	str	r3, [r4, #4]
 80069f6:	6054      	str	r4, [r2, #4]
 80069f8:	e7ca      	b.n	8006990 <_free_r+0x24>
 80069fa:	46c0      	nop			@ (mov r8, r8)
 80069fc:	200003d0 	.word	0x200003d0

08006a00 <sbrk_aligned>:
 8006a00:	b570      	push	{r4, r5, r6, lr}
 8006a02:	4e0f      	ldr	r6, [pc, #60]	@ (8006a40 <sbrk_aligned+0x40>)
 8006a04:	000d      	movs	r5, r1
 8006a06:	6831      	ldr	r1, [r6, #0]
 8006a08:	0004      	movs	r4, r0
 8006a0a:	2900      	cmp	r1, #0
 8006a0c:	d102      	bne.n	8006a14 <sbrk_aligned+0x14>
 8006a0e:	f000 fb95 	bl	800713c <_sbrk_r>
 8006a12:	6030      	str	r0, [r6, #0]
 8006a14:	0029      	movs	r1, r5
 8006a16:	0020      	movs	r0, r4
 8006a18:	f000 fb90 	bl	800713c <_sbrk_r>
 8006a1c:	1c43      	adds	r3, r0, #1
 8006a1e:	d103      	bne.n	8006a28 <sbrk_aligned+0x28>
 8006a20:	2501      	movs	r5, #1
 8006a22:	426d      	negs	r5, r5
 8006a24:	0028      	movs	r0, r5
 8006a26:	bd70      	pop	{r4, r5, r6, pc}
 8006a28:	2303      	movs	r3, #3
 8006a2a:	1cc5      	adds	r5, r0, #3
 8006a2c:	439d      	bics	r5, r3
 8006a2e:	42a8      	cmp	r0, r5
 8006a30:	d0f8      	beq.n	8006a24 <sbrk_aligned+0x24>
 8006a32:	1a29      	subs	r1, r5, r0
 8006a34:	0020      	movs	r0, r4
 8006a36:	f000 fb81 	bl	800713c <_sbrk_r>
 8006a3a:	3001      	adds	r0, #1
 8006a3c:	d1f2      	bne.n	8006a24 <sbrk_aligned+0x24>
 8006a3e:	e7ef      	b.n	8006a20 <sbrk_aligned+0x20>
 8006a40:	200003cc 	.word	0x200003cc

08006a44 <_malloc_r>:
 8006a44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a46:	2203      	movs	r2, #3
 8006a48:	1ccb      	adds	r3, r1, #3
 8006a4a:	4393      	bics	r3, r2
 8006a4c:	3308      	adds	r3, #8
 8006a4e:	0005      	movs	r5, r0
 8006a50:	001f      	movs	r7, r3
 8006a52:	2b0c      	cmp	r3, #12
 8006a54:	d234      	bcs.n	8006ac0 <_malloc_r+0x7c>
 8006a56:	270c      	movs	r7, #12
 8006a58:	42b9      	cmp	r1, r7
 8006a5a:	d833      	bhi.n	8006ac4 <_malloc_r+0x80>
 8006a5c:	0028      	movs	r0, r5
 8006a5e:	f000 f871 	bl	8006b44 <__malloc_lock>
 8006a62:	4e37      	ldr	r6, [pc, #220]	@ (8006b40 <_malloc_r+0xfc>)
 8006a64:	6833      	ldr	r3, [r6, #0]
 8006a66:	001c      	movs	r4, r3
 8006a68:	2c00      	cmp	r4, #0
 8006a6a:	d12f      	bne.n	8006acc <_malloc_r+0x88>
 8006a6c:	0039      	movs	r1, r7
 8006a6e:	0028      	movs	r0, r5
 8006a70:	f7ff ffc6 	bl	8006a00 <sbrk_aligned>
 8006a74:	0004      	movs	r4, r0
 8006a76:	1c43      	adds	r3, r0, #1
 8006a78:	d15f      	bne.n	8006b3a <_malloc_r+0xf6>
 8006a7a:	6834      	ldr	r4, [r6, #0]
 8006a7c:	9400      	str	r4, [sp, #0]
 8006a7e:	9b00      	ldr	r3, [sp, #0]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d14a      	bne.n	8006b1a <_malloc_r+0xd6>
 8006a84:	2c00      	cmp	r4, #0
 8006a86:	d052      	beq.n	8006b2e <_malloc_r+0xea>
 8006a88:	6823      	ldr	r3, [r4, #0]
 8006a8a:	0028      	movs	r0, r5
 8006a8c:	18e3      	adds	r3, r4, r3
 8006a8e:	9900      	ldr	r1, [sp, #0]
 8006a90:	9301      	str	r3, [sp, #4]
 8006a92:	f000 fb53 	bl	800713c <_sbrk_r>
 8006a96:	9b01      	ldr	r3, [sp, #4]
 8006a98:	4283      	cmp	r3, r0
 8006a9a:	d148      	bne.n	8006b2e <_malloc_r+0xea>
 8006a9c:	6823      	ldr	r3, [r4, #0]
 8006a9e:	0028      	movs	r0, r5
 8006aa0:	1aff      	subs	r7, r7, r3
 8006aa2:	0039      	movs	r1, r7
 8006aa4:	f7ff ffac 	bl	8006a00 <sbrk_aligned>
 8006aa8:	3001      	adds	r0, #1
 8006aaa:	d040      	beq.n	8006b2e <_malloc_r+0xea>
 8006aac:	6823      	ldr	r3, [r4, #0]
 8006aae:	19db      	adds	r3, r3, r7
 8006ab0:	6023      	str	r3, [r4, #0]
 8006ab2:	6833      	ldr	r3, [r6, #0]
 8006ab4:	685a      	ldr	r2, [r3, #4]
 8006ab6:	2a00      	cmp	r2, #0
 8006ab8:	d133      	bne.n	8006b22 <_malloc_r+0xde>
 8006aba:	9b00      	ldr	r3, [sp, #0]
 8006abc:	6033      	str	r3, [r6, #0]
 8006abe:	e019      	b.n	8006af4 <_malloc_r+0xb0>
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	dac9      	bge.n	8006a58 <_malloc_r+0x14>
 8006ac4:	230c      	movs	r3, #12
 8006ac6:	602b      	str	r3, [r5, #0]
 8006ac8:	2000      	movs	r0, #0
 8006aca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006acc:	6821      	ldr	r1, [r4, #0]
 8006ace:	1bc9      	subs	r1, r1, r7
 8006ad0:	d420      	bmi.n	8006b14 <_malloc_r+0xd0>
 8006ad2:	290b      	cmp	r1, #11
 8006ad4:	d90a      	bls.n	8006aec <_malloc_r+0xa8>
 8006ad6:	19e2      	adds	r2, r4, r7
 8006ad8:	6027      	str	r7, [r4, #0]
 8006ada:	42a3      	cmp	r3, r4
 8006adc:	d104      	bne.n	8006ae8 <_malloc_r+0xa4>
 8006ade:	6032      	str	r2, [r6, #0]
 8006ae0:	6863      	ldr	r3, [r4, #4]
 8006ae2:	6011      	str	r1, [r2, #0]
 8006ae4:	6053      	str	r3, [r2, #4]
 8006ae6:	e005      	b.n	8006af4 <_malloc_r+0xb0>
 8006ae8:	605a      	str	r2, [r3, #4]
 8006aea:	e7f9      	b.n	8006ae0 <_malloc_r+0x9c>
 8006aec:	6862      	ldr	r2, [r4, #4]
 8006aee:	42a3      	cmp	r3, r4
 8006af0:	d10e      	bne.n	8006b10 <_malloc_r+0xcc>
 8006af2:	6032      	str	r2, [r6, #0]
 8006af4:	0028      	movs	r0, r5
 8006af6:	f000 f82d 	bl	8006b54 <__malloc_unlock>
 8006afa:	0020      	movs	r0, r4
 8006afc:	2207      	movs	r2, #7
 8006afe:	300b      	adds	r0, #11
 8006b00:	1d23      	adds	r3, r4, #4
 8006b02:	4390      	bics	r0, r2
 8006b04:	1ac2      	subs	r2, r0, r3
 8006b06:	4298      	cmp	r0, r3
 8006b08:	d0df      	beq.n	8006aca <_malloc_r+0x86>
 8006b0a:	1a1b      	subs	r3, r3, r0
 8006b0c:	50a3      	str	r3, [r4, r2]
 8006b0e:	e7dc      	b.n	8006aca <_malloc_r+0x86>
 8006b10:	605a      	str	r2, [r3, #4]
 8006b12:	e7ef      	b.n	8006af4 <_malloc_r+0xb0>
 8006b14:	0023      	movs	r3, r4
 8006b16:	6864      	ldr	r4, [r4, #4]
 8006b18:	e7a6      	b.n	8006a68 <_malloc_r+0x24>
 8006b1a:	9c00      	ldr	r4, [sp, #0]
 8006b1c:	6863      	ldr	r3, [r4, #4]
 8006b1e:	9300      	str	r3, [sp, #0]
 8006b20:	e7ad      	b.n	8006a7e <_malloc_r+0x3a>
 8006b22:	001a      	movs	r2, r3
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	42a3      	cmp	r3, r4
 8006b28:	d1fb      	bne.n	8006b22 <_malloc_r+0xde>
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	e7da      	b.n	8006ae4 <_malloc_r+0xa0>
 8006b2e:	230c      	movs	r3, #12
 8006b30:	0028      	movs	r0, r5
 8006b32:	602b      	str	r3, [r5, #0]
 8006b34:	f000 f80e 	bl	8006b54 <__malloc_unlock>
 8006b38:	e7c6      	b.n	8006ac8 <_malloc_r+0x84>
 8006b3a:	6007      	str	r7, [r0, #0]
 8006b3c:	e7da      	b.n	8006af4 <_malloc_r+0xb0>
 8006b3e:	46c0      	nop			@ (mov r8, r8)
 8006b40:	200003d0 	.word	0x200003d0

08006b44 <__malloc_lock>:
 8006b44:	b510      	push	{r4, lr}
 8006b46:	4802      	ldr	r0, [pc, #8]	@ (8006b50 <__malloc_lock+0xc>)
 8006b48:	f7ff ff04 	bl	8006954 <__retarget_lock_acquire_recursive>
 8006b4c:	bd10      	pop	{r4, pc}
 8006b4e:	46c0      	nop			@ (mov r8, r8)
 8006b50:	200003c8 	.word	0x200003c8

08006b54 <__malloc_unlock>:
 8006b54:	b510      	push	{r4, lr}
 8006b56:	4802      	ldr	r0, [pc, #8]	@ (8006b60 <__malloc_unlock+0xc>)
 8006b58:	f7ff fefd 	bl	8006956 <__retarget_lock_release_recursive>
 8006b5c:	bd10      	pop	{r4, pc}
 8006b5e:	46c0      	nop			@ (mov r8, r8)
 8006b60:	200003c8 	.word	0x200003c8

08006b64 <__ssputs_r>:
 8006b64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b66:	688e      	ldr	r6, [r1, #8]
 8006b68:	b085      	sub	sp, #20
 8006b6a:	001f      	movs	r7, r3
 8006b6c:	000c      	movs	r4, r1
 8006b6e:	680b      	ldr	r3, [r1, #0]
 8006b70:	9002      	str	r0, [sp, #8]
 8006b72:	9203      	str	r2, [sp, #12]
 8006b74:	42be      	cmp	r6, r7
 8006b76:	d830      	bhi.n	8006bda <__ssputs_r+0x76>
 8006b78:	210c      	movs	r1, #12
 8006b7a:	5e62      	ldrsh	r2, [r4, r1]
 8006b7c:	2190      	movs	r1, #144	@ 0x90
 8006b7e:	00c9      	lsls	r1, r1, #3
 8006b80:	420a      	tst	r2, r1
 8006b82:	d028      	beq.n	8006bd6 <__ssputs_r+0x72>
 8006b84:	2003      	movs	r0, #3
 8006b86:	6921      	ldr	r1, [r4, #16]
 8006b88:	1a5b      	subs	r3, r3, r1
 8006b8a:	9301      	str	r3, [sp, #4]
 8006b8c:	6963      	ldr	r3, [r4, #20]
 8006b8e:	4343      	muls	r3, r0
 8006b90:	9801      	ldr	r0, [sp, #4]
 8006b92:	0fdd      	lsrs	r5, r3, #31
 8006b94:	18ed      	adds	r5, r5, r3
 8006b96:	1c7b      	adds	r3, r7, #1
 8006b98:	181b      	adds	r3, r3, r0
 8006b9a:	106d      	asrs	r5, r5, #1
 8006b9c:	42ab      	cmp	r3, r5
 8006b9e:	d900      	bls.n	8006ba2 <__ssputs_r+0x3e>
 8006ba0:	001d      	movs	r5, r3
 8006ba2:	0552      	lsls	r2, r2, #21
 8006ba4:	d528      	bpl.n	8006bf8 <__ssputs_r+0x94>
 8006ba6:	0029      	movs	r1, r5
 8006ba8:	9802      	ldr	r0, [sp, #8]
 8006baa:	f7ff ff4b 	bl	8006a44 <_malloc_r>
 8006bae:	1e06      	subs	r6, r0, #0
 8006bb0:	d02c      	beq.n	8006c0c <__ssputs_r+0xa8>
 8006bb2:	9a01      	ldr	r2, [sp, #4]
 8006bb4:	6921      	ldr	r1, [r4, #16]
 8006bb6:	f7ff fecf 	bl	8006958 <memcpy>
 8006bba:	89a2      	ldrh	r2, [r4, #12]
 8006bbc:	4b18      	ldr	r3, [pc, #96]	@ (8006c20 <__ssputs_r+0xbc>)
 8006bbe:	401a      	ands	r2, r3
 8006bc0:	2380      	movs	r3, #128	@ 0x80
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	81a3      	strh	r3, [r4, #12]
 8006bc6:	9b01      	ldr	r3, [sp, #4]
 8006bc8:	6126      	str	r6, [r4, #16]
 8006bca:	18f6      	adds	r6, r6, r3
 8006bcc:	6026      	str	r6, [r4, #0]
 8006bce:	003e      	movs	r6, r7
 8006bd0:	6165      	str	r5, [r4, #20]
 8006bd2:	1aed      	subs	r5, r5, r3
 8006bd4:	60a5      	str	r5, [r4, #8]
 8006bd6:	42be      	cmp	r6, r7
 8006bd8:	d900      	bls.n	8006bdc <__ssputs_r+0x78>
 8006bda:	003e      	movs	r6, r7
 8006bdc:	0032      	movs	r2, r6
 8006bde:	9903      	ldr	r1, [sp, #12]
 8006be0:	6820      	ldr	r0, [r4, #0]
 8006be2:	f000 fa99 	bl	8007118 <memmove>
 8006be6:	2000      	movs	r0, #0
 8006be8:	68a3      	ldr	r3, [r4, #8]
 8006bea:	1b9b      	subs	r3, r3, r6
 8006bec:	60a3      	str	r3, [r4, #8]
 8006bee:	6823      	ldr	r3, [r4, #0]
 8006bf0:	199b      	adds	r3, r3, r6
 8006bf2:	6023      	str	r3, [r4, #0]
 8006bf4:	b005      	add	sp, #20
 8006bf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bf8:	002a      	movs	r2, r5
 8006bfa:	9802      	ldr	r0, [sp, #8]
 8006bfc:	f000 fabb 	bl	8007176 <_realloc_r>
 8006c00:	1e06      	subs	r6, r0, #0
 8006c02:	d1e0      	bne.n	8006bc6 <__ssputs_r+0x62>
 8006c04:	6921      	ldr	r1, [r4, #16]
 8006c06:	9802      	ldr	r0, [sp, #8]
 8006c08:	f7ff feb0 	bl	800696c <_free_r>
 8006c0c:	230c      	movs	r3, #12
 8006c0e:	2001      	movs	r0, #1
 8006c10:	9a02      	ldr	r2, [sp, #8]
 8006c12:	4240      	negs	r0, r0
 8006c14:	6013      	str	r3, [r2, #0]
 8006c16:	89a2      	ldrh	r2, [r4, #12]
 8006c18:	3334      	adds	r3, #52	@ 0x34
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	81a3      	strh	r3, [r4, #12]
 8006c1e:	e7e9      	b.n	8006bf4 <__ssputs_r+0x90>
 8006c20:	fffffb7f 	.word	0xfffffb7f

08006c24 <_svfiprintf_r>:
 8006c24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c26:	b0a1      	sub	sp, #132	@ 0x84
 8006c28:	9003      	str	r0, [sp, #12]
 8006c2a:	001d      	movs	r5, r3
 8006c2c:	898b      	ldrh	r3, [r1, #12]
 8006c2e:	000f      	movs	r7, r1
 8006c30:	0016      	movs	r6, r2
 8006c32:	061b      	lsls	r3, r3, #24
 8006c34:	d511      	bpl.n	8006c5a <_svfiprintf_r+0x36>
 8006c36:	690b      	ldr	r3, [r1, #16]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d10e      	bne.n	8006c5a <_svfiprintf_r+0x36>
 8006c3c:	2140      	movs	r1, #64	@ 0x40
 8006c3e:	f7ff ff01 	bl	8006a44 <_malloc_r>
 8006c42:	6038      	str	r0, [r7, #0]
 8006c44:	6138      	str	r0, [r7, #16]
 8006c46:	2800      	cmp	r0, #0
 8006c48:	d105      	bne.n	8006c56 <_svfiprintf_r+0x32>
 8006c4a:	230c      	movs	r3, #12
 8006c4c:	9a03      	ldr	r2, [sp, #12]
 8006c4e:	6013      	str	r3, [r2, #0]
 8006c50:	2001      	movs	r0, #1
 8006c52:	4240      	negs	r0, r0
 8006c54:	e0cf      	b.n	8006df6 <_svfiprintf_r+0x1d2>
 8006c56:	2340      	movs	r3, #64	@ 0x40
 8006c58:	617b      	str	r3, [r7, #20]
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	ac08      	add	r4, sp, #32
 8006c5e:	6163      	str	r3, [r4, #20]
 8006c60:	3320      	adds	r3, #32
 8006c62:	7663      	strb	r3, [r4, #25]
 8006c64:	3310      	adds	r3, #16
 8006c66:	76a3      	strb	r3, [r4, #26]
 8006c68:	9507      	str	r5, [sp, #28]
 8006c6a:	0035      	movs	r5, r6
 8006c6c:	782b      	ldrb	r3, [r5, #0]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d001      	beq.n	8006c76 <_svfiprintf_r+0x52>
 8006c72:	2b25      	cmp	r3, #37	@ 0x25
 8006c74:	d148      	bne.n	8006d08 <_svfiprintf_r+0xe4>
 8006c76:	1bab      	subs	r3, r5, r6
 8006c78:	9305      	str	r3, [sp, #20]
 8006c7a:	42b5      	cmp	r5, r6
 8006c7c:	d00b      	beq.n	8006c96 <_svfiprintf_r+0x72>
 8006c7e:	0032      	movs	r2, r6
 8006c80:	0039      	movs	r1, r7
 8006c82:	9803      	ldr	r0, [sp, #12]
 8006c84:	f7ff ff6e 	bl	8006b64 <__ssputs_r>
 8006c88:	3001      	adds	r0, #1
 8006c8a:	d100      	bne.n	8006c8e <_svfiprintf_r+0x6a>
 8006c8c:	e0ae      	b.n	8006dec <_svfiprintf_r+0x1c8>
 8006c8e:	6963      	ldr	r3, [r4, #20]
 8006c90:	9a05      	ldr	r2, [sp, #20]
 8006c92:	189b      	adds	r3, r3, r2
 8006c94:	6163      	str	r3, [r4, #20]
 8006c96:	782b      	ldrb	r3, [r5, #0]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d100      	bne.n	8006c9e <_svfiprintf_r+0x7a>
 8006c9c:	e0a6      	b.n	8006dec <_svfiprintf_r+0x1c8>
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	4252      	negs	r2, r2
 8006ca4:	6062      	str	r2, [r4, #4]
 8006ca6:	a904      	add	r1, sp, #16
 8006ca8:	3254      	adds	r2, #84	@ 0x54
 8006caa:	1852      	adds	r2, r2, r1
 8006cac:	1c6e      	adds	r6, r5, #1
 8006cae:	6023      	str	r3, [r4, #0]
 8006cb0:	60e3      	str	r3, [r4, #12]
 8006cb2:	60a3      	str	r3, [r4, #8]
 8006cb4:	7013      	strb	r3, [r2, #0]
 8006cb6:	65a3      	str	r3, [r4, #88]	@ 0x58
 8006cb8:	4b54      	ldr	r3, [pc, #336]	@ (8006e0c <_svfiprintf_r+0x1e8>)
 8006cba:	2205      	movs	r2, #5
 8006cbc:	0018      	movs	r0, r3
 8006cbe:	7831      	ldrb	r1, [r6, #0]
 8006cc0:	9305      	str	r3, [sp, #20]
 8006cc2:	f000 fa4d 	bl	8007160 <memchr>
 8006cc6:	1c75      	adds	r5, r6, #1
 8006cc8:	2800      	cmp	r0, #0
 8006cca:	d11f      	bne.n	8006d0c <_svfiprintf_r+0xe8>
 8006ccc:	6822      	ldr	r2, [r4, #0]
 8006cce:	06d3      	lsls	r3, r2, #27
 8006cd0:	d504      	bpl.n	8006cdc <_svfiprintf_r+0xb8>
 8006cd2:	2353      	movs	r3, #83	@ 0x53
 8006cd4:	a904      	add	r1, sp, #16
 8006cd6:	185b      	adds	r3, r3, r1
 8006cd8:	2120      	movs	r1, #32
 8006cda:	7019      	strb	r1, [r3, #0]
 8006cdc:	0713      	lsls	r3, r2, #28
 8006cde:	d504      	bpl.n	8006cea <_svfiprintf_r+0xc6>
 8006ce0:	2353      	movs	r3, #83	@ 0x53
 8006ce2:	a904      	add	r1, sp, #16
 8006ce4:	185b      	adds	r3, r3, r1
 8006ce6:	212b      	movs	r1, #43	@ 0x2b
 8006ce8:	7019      	strb	r1, [r3, #0]
 8006cea:	7833      	ldrb	r3, [r6, #0]
 8006cec:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cee:	d016      	beq.n	8006d1e <_svfiprintf_r+0xfa>
 8006cf0:	0035      	movs	r5, r6
 8006cf2:	2100      	movs	r1, #0
 8006cf4:	200a      	movs	r0, #10
 8006cf6:	68e3      	ldr	r3, [r4, #12]
 8006cf8:	782a      	ldrb	r2, [r5, #0]
 8006cfa:	1c6e      	adds	r6, r5, #1
 8006cfc:	3a30      	subs	r2, #48	@ 0x30
 8006cfe:	2a09      	cmp	r2, #9
 8006d00:	d950      	bls.n	8006da4 <_svfiprintf_r+0x180>
 8006d02:	2900      	cmp	r1, #0
 8006d04:	d111      	bne.n	8006d2a <_svfiprintf_r+0x106>
 8006d06:	e017      	b.n	8006d38 <_svfiprintf_r+0x114>
 8006d08:	3501      	adds	r5, #1
 8006d0a:	e7af      	b.n	8006c6c <_svfiprintf_r+0x48>
 8006d0c:	9b05      	ldr	r3, [sp, #20]
 8006d0e:	6822      	ldr	r2, [r4, #0]
 8006d10:	1ac0      	subs	r0, r0, r3
 8006d12:	2301      	movs	r3, #1
 8006d14:	4083      	lsls	r3, r0
 8006d16:	4313      	orrs	r3, r2
 8006d18:	002e      	movs	r6, r5
 8006d1a:	6023      	str	r3, [r4, #0]
 8006d1c:	e7cc      	b.n	8006cb8 <_svfiprintf_r+0x94>
 8006d1e:	9b07      	ldr	r3, [sp, #28]
 8006d20:	1d19      	adds	r1, r3, #4
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	9107      	str	r1, [sp, #28]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	db01      	blt.n	8006d2e <_svfiprintf_r+0x10a>
 8006d2a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d2c:	e004      	b.n	8006d38 <_svfiprintf_r+0x114>
 8006d2e:	425b      	negs	r3, r3
 8006d30:	60e3      	str	r3, [r4, #12]
 8006d32:	2302      	movs	r3, #2
 8006d34:	4313      	orrs	r3, r2
 8006d36:	6023      	str	r3, [r4, #0]
 8006d38:	782b      	ldrb	r3, [r5, #0]
 8006d3a:	2b2e      	cmp	r3, #46	@ 0x2e
 8006d3c:	d10c      	bne.n	8006d58 <_svfiprintf_r+0x134>
 8006d3e:	786b      	ldrb	r3, [r5, #1]
 8006d40:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d42:	d134      	bne.n	8006dae <_svfiprintf_r+0x18a>
 8006d44:	9b07      	ldr	r3, [sp, #28]
 8006d46:	3502      	adds	r5, #2
 8006d48:	1d1a      	adds	r2, r3, #4
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	9207      	str	r2, [sp, #28]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	da01      	bge.n	8006d56 <_svfiprintf_r+0x132>
 8006d52:	2301      	movs	r3, #1
 8006d54:	425b      	negs	r3, r3
 8006d56:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d58:	4e2d      	ldr	r6, [pc, #180]	@ (8006e10 <_svfiprintf_r+0x1ec>)
 8006d5a:	2203      	movs	r2, #3
 8006d5c:	0030      	movs	r0, r6
 8006d5e:	7829      	ldrb	r1, [r5, #0]
 8006d60:	f000 f9fe 	bl	8007160 <memchr>
 8006d64:	2800      	cmp	r0, #0
 8006d66:	d006      	beq.n	8006d76 <_svfiprintf_r+0x152>
 8006d68:	2340      	movs	r3, #64	@ 0x40
 8006d6a:	1b80      	subs	r0, r0, r6
 8006d6c:	4083      	lsls	r3, r0
 8006d6e:	6822      	ldr	r2, [r4, #0]
 8006d70:	3501      	adds	r5, #1
 8006d72:	4313      	orrs	r3, r2
 8006d74:	6023      	str	r3, [r4, #0]
 8006d76:	7829      	ldrb	r1, [r5, #0]
 8006d78:	2206      	movs	r2, #6
 8006d7a:	4826      	ldr	r0, [pc, #152]	@ (8006e14 <_svfiprintf_r+0x1f0>)
 8006d7c:	1c6e      	adds	r6, r5, #1
 8006d7e:	7621      	strb	r1, [r4, #24]
 8006d80:	f000 f9ee 	bl	8007160 <memchr>
 8006d84:	2800      	cmp	r0, #0
 8006d86:	d038      	beq.n	8006dfa <_svfiprintf_r+0x1d6>
 8006d88:	4b23      	ldr	r3, [pc, #140]	@ (8006e18 <_svfiprintf_r+0x1f4>)
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d122      	bne.n	8006dd4 <_svfiprintf_r+0x1b0>
 8006d8e:	2207      	movs	r2, #7
 8006d90:	9b07      	ldr	r3, [sp, #28]
 8006d92:	3307      	adds	r3, #7
 8006d94:	4393      	bics	r3, r2
 8006d96:	3308      	adds	r3, #8
 8006d98:	9307      	str	r3, [sp, #28]
 8006d9a:	6963      	ldr	r3, [r4, #20]
 8006d9c:	9a04      	ldr	r2, [sp, #16]
 8006d9e:	189b      	adds	r3, r3, r2
 8006da0:	6163      	str	r3, [r4, #20]
 8006da2:	e762      	b.n	8006c6a <_svfiprintf_r+0x46>
 8006da4:	4343      	muls	r3, r0
 8006da6:	0035      	movs	r5, r6
 8006da8:	2101      	movs	r1, #1
 8006daa:	189b      	adds	r3, r3, r2
 8006dac:	e7a4      	b.n	8006cf8 <_svfiprintf_r+0xd4>
 8006dae:	2300      	movs	r3, #0
 8006db0:	200a      	movs	r0, #10
 8006db2:	0019      	movs	r1, r3
 8006db4:	3501      	adds	r5, #1
 8006db6:	6063      	str	r3, [r4, #4]
 8006db8:	782a      	ldrb	r2, [r5, #0]
 8006dba:	1c6e      	adds	r6, r5, #1
 8006dbc:	3a30      	subs	r2, #48	@ 0x30
 8006dbe:	2a09      	cmp	r2, #9
 8006dc0:	d903      	bls.n	8006dca <_svfiprintf_r+0x1a6>
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d0c8      	beq.n	8006d58 <_svfiprintf_r+0x134>
 8006dc6:	9109      	str	r1, [sp, #36]	@ 0x24
 8006dc8:	e7c6      	b.n	8006d58 <_svfiprintf_r+0x134>
 8006dca:	4341      	muls	r1, r0
 8006dcc:	0035      	movs	r5, r6
 8006dce:	2301      	movs	r3, #1
 8006dd0:	1889      	adds	r1, r1, r2
 8006dd2:	e7f1      	b.n	8006db8 <_svfiprintf_r+0x194>
 8006dd4:	aa07      	add	r2, sp, #28
 8006dd6:	9200      	str	r2, [sp, #0]
 8006dd8:	0021      	movs	r1, r4
 8006dda:	003a      	movs	r2, r7
 8006ddc:	4b0f      	ldr	r3, [pc, #60]	@ (8006e1c <_svfiprintf_r+0x1f8>)
 8006dde:	9803      	ldr	r0, [sp, #12]
 8006de0:	e000      	b.n	8006de4 <_svfiprintf_r+0x1c0>
 8006de2:	bf00      	nop
 8006de4:	9004      	str	r0, [sp, #16]
 8006de6:	9b04      	ldr	r3, [sp, #16]
 8006de8:	3301      	adds	r3, #1
 8006dea:	d1d6      	bne.n	8006d9a <_svfiprintf_r+0x176>
 8006dec:	89bb      	ldrh	r3, [r7, #12]
 8006dee:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8006df0:	065b      	lsls	r3, r3, #25
 8006df2:	d500      	bpl.n	8006df6 <_svfiprintf_r+0x1d2>
 8006df4:	e72c      	b.n	8006c50 <_svfiprintf_r+0x2c>
 8006df6:	b021      	add	sp, #132	@ 0x84
 8006df8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dfa:	aa07      	add	r2, sp, #28
 8006dfc:	9200      	str	r2, [sp, #0]
 8006dfe:	0021      	movs	r1, r4
 8006e00:	003a      	movs	r2, r7
 8006e02:	4b06      	ldr	r3, [pc, #24]	@ (8006e1c <_svfiprintf_r+0x1f8>)
 8006e04:	9803      	ldr	r0, [sp, #12]
 8006e06:	f000 f87b 	bl	8006f00 <_printf_i>
 8006e0a:	e7eb      	b.n	8006de4 <_svfiprintf_r+0x1c0>
 8006e0c:	08007480 	.word	0x08007480
 8006e10:	08007486 	.word	0x08007486
 8006e14:	0800748a 	.word	0x0800748a
 8006e18:	00000000 	.word	0x00000000
 8006e1c:	08006b65 	.word	0x08006b65

08006e20 <_printf_common>:
 8006e20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e22:	0016      	movs	r6, r2
 8006e24:	9301      	str	r3, [sp, #4]
 8006e26:	688a      	ldr	r2, [r1, #8]
 8006e28:	690b      	ldr	r3, [r1, #16]
 8006e2a:	000c      	movs	r4, r1
 8006e2c:	9000      	str	r0, [sp, #0]
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	da00      	bge.n	8006e34 <_printf_common+0x14>
 8006e32:	0013      	movs	r3, r2
 8006e34:	0022      	movs	r2, r4
 8006e36:	6033      	str	r3, [r6, #0]
 8006e38:	3243      	adds	r2, #67	@ 0x43
 8006e3a:	7812      	ldrb	r2, [r2, #0]
 8006e3c:	2a00      	cmp	r2, #0
 8006e3e:	d001      	beq.n	8006e44 <_printf_common+0x24>
 8006e40:	3301      	adds	r3, #1
 8006e42:	6033      	str	r3, [r6, #0]
 8006e44:	6823      	ldr	r3, [r4, #0]
 8006e46:	069b      	lsls	r3, r3, #26
 8006e48:	d502      	bpl.n	8006e50 <_printf_common+0x30>
 8006e4a:	6833      	ldr	r3, [r6, #0]
 8006e4c:	3302      	adds	r3, #2
 8006e4e:	6033      	str	r3, [r6, #0]
 8006e50:	6822      	ldr	r2, [r4, #0]
 8006e52:	2306      	movs	r3, #6
 8006e54:	0015      	movs	r5, r2
 8006e56:	401d      	ands	r5, r3
 8006e58:	421a      	tst	r2, r3
 8006e5a:	d027      	beq.n	8006eac <_printf_common+0x8c>
 8006e5c:	0023      	movs	r3, r4
 8006e5e:	3343      	adds	r3, #67	@ 0x43
 8006e60:	781b      	ldrb	r3, [r3, #0]
 8006e62:	1e5a      	subs	r2, r3, #1
 8006e64:	4193      	sbcs	r3, r2
 8006e66:	6822      	ldr	r2, [r4, #0]
 8006e68:	0692      	lsls	r2, r2, #26
 8006e6a:	d430      	bmi.n	8006ece <_printf_common+0xae>
 8006e6c:	0022      	movs	r2, r4
 8006e6e:	9901      	ldr	r1, [sp, #4]
 8006e70:	9800      	ldr	r0, [sp, #0]
 8006e72:	9d08      	ldr	r5, [sp, #32]
 8006e74:	3243      	adds	r2, #67	@ 0x43
 8006e76:	47a8      	blx	r5
 8006e78:	3001      	adds	r0, #1
 8006e7a:	d025      	beq.n	8006ec8 <_printf_common+0xa8>
 8006e7c:	2206      	movs	r2, #6
 8006e7e:	6823      	ldr	r3, [r4, #0]
 8006e80:	2500      	movs	r5, #0
 8006e82:	4013      	ands	r3, r2
 8006e84:	2b04      	cmp	r3, #4
 8006e86:	d105      	bne.n	8006e94 <_printf_common+0x74>
 8006e88:	6833      	ldr	r3, [r6, #0]
 8006e8a:	68e5      	ldr	r5, [r4, #12]
 8006e8c:	1aed      	subs	r5, r5, r3
 8006e8e:	43eb      	mvns	r3, r5
 8006e90:	17db      	asrs	r3, r3, #31
 8006e92:	401d      	ands	r5, r3
 8006e94:	68a3      	ldr	r3, [r4, #8]
 8006e96:	6922      	ldr	r2, [r4, #16]
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	dd01      	ble.n	8006ea0 <_printf_common+0x80>
 8006e9c:	1a9b      	subs	r3, r3, r2
 8006e9e:	18ed      	adds	r5, r5, r3
 8006ea0:	2600      	movs	r6, #0
 8006ea2:	42b5      	cmp	r5, r6
 8006ea4:	d120      	bne.n	8006ee8 <_printf_common+0xc8>
 8006ea6:	2000      	movs	r0, #0
 8006ea8:	e010      	b.n	8006ecc <_printf_common+0xac>
 8006eaa:	3501      	adds	r5, #1
 8006eac:	68e3      	ldr	r3, [r4, #12]
 8006eae:	6832      	ldr	r2, [r6, #0]
 8006eb0:	1a9b      	subs	r3, r3, r2
 8006eb2:	42ab      	cmp	r3, r5
 8006eb4:	ddd2      	ble.n	8006e5c <_printf_common+0x3c>
 8006eb6:	0022      	movs	r2, r4
 8006eb8:	2301      	movs	r3, #1
 8006eba:	9901      	ldr	r1, [sp, #4]
 8006ebc:	9800      	ldr	r0, [sp, #0]
 8006ebe:	9f08      	ldr	r7, [sp, #32]
 8006ec0:	3219      	adds	r2, #25
 8006ec2:	47b8      	blx	r7
 8006ec4:	3001      	adds	r0, #1
 8006ec6:	d1f0      	bne.n	8006eaa <_printf_common+0x8a>
 8006ec8:	2001      	movs	r0, #1
 8006eca:	4240      	negs	r0, r0
 8006ecc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006ece:	2030      	movs	r0, #48	@ 0x30
 8006ed0:	18e1      	adds	r1, r4, r3
 8006ed2:	3143      	adds	r1, #67	@ 0x43
 8006ed4:	7008      	strb	r0, [r1, #0]
 8006ed6:	0021      	movs	r1, r4
 8006ed8:	1c5a      	adds	r2, r3, #1
 8006eda:	3145      	adds	r1, #69	@ 0x45
 8006edc:	7809      	ldrb	r1, [r1, #0]
 8006ede:	18a2      	adds	r2, r4, r2
 8006ee0:	3243      	adds	r2, #67	@ 0x43
 8006ee2:	3302      	adds	r3, #2
 8006ee4:	7011      	strb	r1, [r2, #0]
 8006ee6:	e7c1      	b.n	8006e6c <_printf_common+0x4c>
 8006ee8:	0022      	movs	r2, r4
 8006eea:	2301      	movs	r3, #1
 8006eec:	9901      	ldr	r1, [sp, #4]
 8006eee:	9800      	ldr	r0, [sp, #0]
 8006ef0:	9f08      	ldr	r7, [sp, #32]
 8006ef2:	321a      	adds	r2, #26
 8006ef4:	47b8      	blx	r7
 8006ef6:	3001      	adds	r0, #1
 8006ef8:	d0e6      	beq.n	8006ec8 <_printf_common+0xa8>
 8006efa:	3601      	adds	r6, #1
 8006efc:	e7d1      	b.n	8006ea2 <_printf_common+0x82>
	...

08006f00 <_printf_i>:
 8006f00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f02:	b08b      	sub	sp, #44	@ 0x2c
 8006f04:	9206      	str	r2, [sp, #24]
 8006f06:	000a      	movs	r2, r1
 8006f08:	3243      	adds	r2, #67	@ 0x43
 8006f0a:	9307      	str	r3, [sp, #28]
 8006f0c:	9005      	str	r0, [sp, #20]
 8006f0e:	9203      	str	r2, [sp, #12]
 8006f10:	7e0a      	ldrb	r2, [r1, #24]
 8006f12:	000c      	movs	r4, r1
 8006f14:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006f16:	2a78      	cmp	r2, #120	@ 0x78
 8006f18:	d809      	bhi.n	8006f2e <_printf_i+0x2e>
 8006f1a:	2a62      	cmp	r2, #98	@ 0x62
 8006f1c:	d80b      	bhi.n	8006f36 <_printf_i+0x36>
 8006f1e:	2a00      	cmp	r2, #0
 8006f20:	d100      	bne.n	8006f24 <_printf_i+0x24>
 8006f22:	e0ba      	b.n	800709a <_printf_i+0x19a>
 8006f24:	497a      	ldr	r1, [pc, #488]	@ (8007110 <_printf_i+0x210>)
 8006f26:	9104      	str	r1, [sp, #16]
 8006f28:	2a58      	cmp	r2, #88	@ 0x58
 8006f2a:	d100      	bne.n	8006f2e <_printf_i+0x2e>
 8006f2c:	e08e      	b.n	800704c <_printf_i+0x14c>
 8006f2e:	0025      	movs	r5, r4
 8006f30:	3542      	adds	r5, #66	@ 0x42
 8006f32:	702a      	strb	r2, [r5, #0]
 8006f34:	e022      	b.n	8006f7c <_printf_i+0x7c>
 8006f36:	0010      	movs	r0, r2
 8006f38:	3863      	subs	r0, #99	@ 0x63
 8006f3a:	2815      	cmp	r0, #21
 8006f3c:	d8f7      	bhi.n	8006f2e <_printf_i+0x2e>
 8006f3e:	f7f9 f8e3 	bl	8000108 <__gnu_thumb1_case_shi>
 8006f42:	0016      	.short	0x0016
 8006f44:	fff6001f 	.word	0xfff6001f
 8006f48:	fff6fff6 	.word	0xfff6fff6
 8006f4c:	001ffff6 	.word	0x001ffff6
 8006f50:	fff6fff6 	.word	0xfff6fff6
 8006f54:	fff6fff6 	.word	0xfff6fff6
 8006f58:	0036009f 	.word	0x0036009f
 8006f5c:	fff6007e 	.word	0xfff6007e
 8006f60:	00b0fff6 	.word	0x00b0fff6
 8006f64:	0036fff6 	.word	0x0036fff6
 8006f68:	fff6fff6 	.word	0xfff6fff6
 8006f6c:	0082      	.short	0x0082
 8006f6e:	0025      	movs	r5, r4
 8006f70:	681a      	ldr	r2, [r3, #0]
 8006f72:	3542      	adds	r5, #66	@ 0x42
 8006f74:	1d11      	adds	r1, r2, #4
 8006f76:	6019      	str	r1, [r3, #0]
 8006f78:	6813      	ldr	r3, [r2, #0]
 8006f7a:	702b      	strb	r3, [r5, #0]
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	e09e      	b.n	80070be <_printf_i+0x1be>
 8006f80:	6818      	ldr	r0, [r3, #0]
 8006f82:	6809      	ldr	r1, [r1, #0]
 8006f84:	1d02      	adds	r2, r0, #4
 8006f86:	060d      	lsls	r5, r1, #24
 8006f88:	d50b      	bpl.n	8006fa2 <_printf_i+0xa2>
 8006f8a:	6806      	ldr	r6, [r0, #0]
 8006f8c:	601a      	str	r2, [r3, #0]
 8006f8e:	2e00      	cmp	r6, #0
 8006f90:	da03      	bge.n	8006f9a <_printf_i+0x9a>
 8006f92:	232d      	movs	r3, #45	@ 0x2d
 8006f94:	9a03      	ldr	r2, [sp, #12]
 8006f96:	4276      	negs	r6, r6
 8006f98:	7013      	strb	r3, [r2, #0]
 8006f9a:	4b5d      	ldr	r3, [pc, #372]	@ (8007110 <_printf_i+0x210>)
 8006f9c:	270a      	movs	r7, #10
 8006f9e:	9304      	str	r3, [sp, #16]
 8006fa0:	e018      	b.n	8006fd4 <_printf_i+0xd4>
 8006fa2:	6806      	ldr	r6, [r0, #0]
 8006fa4:	601a      	str	r2, [r3, #0]
 8006fa6:	0649      	lsls	r1, r1, #25
 8006fa8:	d5f1      	bpl.n	8006f8e <_printf_i+0x8e>
 8006faa:	b236      	sxth	r6, r6
 8006fac:	e7ef      	b.n	8006f8e <_printf_i+0x8e>
 8006fae:	6808      	ldr	r0, [r1, #0]
 8006fb0:	6819      	ldr	r1, [r3, #0]
 8006fb2:	c940      	ldmia	r1!, {r6}
 8006fb4:	0605      	lsls	r5, r0, #24
 8006fb6:	d402      	bmi.n	8006fbe <_printf_i+0xbe>
 8006fb8:	0640      	lsls	r0, r0, #25
 8006fba:	d500      	bpl.n	8006fbe <_printf_i+0xbe>
 8006fbc:	b2b6      	uxth	r6, r6
 8006fbe:	6019      	str	r1, [r3, #0]
 8006fc0:	4b53      	ldr	r3, [pc, #332]	@ (8007110 <_printf_i+0x210>)
 8006fc2:	270a      	movs	r7, #10
 8006fc4:	9304      	str	r3, [sp, #16]
 8006fc6:	2a6f      	cmp	r2, #111	@ 0x6f
 8006fc8:	d100      	bne.n	8006fcc <_printf_i+0xcc>
 8006fca:	3f02      	subs	r7, #2
 8006fcc:	0023      	movs	r3, r4
 8006fce:	2200      	movs	r2, #0
 8006fd0:	3343      	adds	r3, #67	@ 0x43
 8006fd2:	701a      	strb	r2, [r3, #0]
 8006fd4:	6863      	ldr	r3, [r4, #4]
 8006fd6:	60a3      	str	r3, [r4, #8]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	db06      	blt.n	8006fea <_printf_i+0xea>
 8006fdc:	2104      	movs	r1, #4
 8006fde:	6822      	ldr	r2, [r4, #0]
 8006fe0:	9d03      	ldr	r5, [sp, #12]
 8006fe2:	438a      	bics	r2, r1
 8006fe4:	6022      	str	r2, [r4, #0]
 8006fe6:	4333      	orrs	r3, r6
 8006fe8:	d00c      	beq.n	8007004 <_printf_i+0x104>
 8006fea:	9d03      	ldr	r5, [sp, #12]
 8006fec:	0030      	movs	r0, r6
 8006fee:	0039      	movs	r1, r7
 8006ff0:	f7f9 f91a 	bl	8000228 <__aeabi_uidivmod>
 8006ff4:	9b04      	ldr	r3, [sp, #16]
 8006ff6:	3d01      	subs	r5, #1
 8006ff8:	5c5b      	ldrb	r3, [r3, r1]
 8006ffa:	702b      	strb	r3, [r5, #0]
 8006ffc:	0033      	movs	r3, r6
 8006ffe:	0006      	movs	r6, r0
 8007000:	429f      	cmp	r7, r3
 8007002:	d9f3      	bls.n	8006fec <_printf_i+0xec>
 8007004:	2f08      	cmp	r7, #8
 8007006:	d109      	bne.n	800701c <_printf_i+0x11c>
 8007008:	6823      	ldr	r3, [r4, #0]
 800700a:	07db      	lsls	r3, r3, #31
 800700c:	d506      	bpl.n	800701c <_printf_i+0x11c>
 800700e:	6862      	ldr	r2, [r4, #4]
 8007010:	6923      	ldr	r3, [r4, #16]
 8007012:	429a      	cmp	r2, r3
 8007014:	dc02      	bgt.n	800701c <_printf_i+0x11c>
 8007016:	2330      	movs	r3, #48	@ 0x30
 8007018:	3d01      	subs	r5, #1
 800701a:	702b      	strb	r3, [r5, #0]
 800701c:	9b03      	ldr	r3, [sp, #12]
 800701e:	1b5b      	subs	r3, r3, r5
 8007020:	6123      	str	r3, [r4, #16]
 8007022:	9b07      	ldr	r3, [sp, #28]
 8007024:	0021      	movs	r1, r4
 8007026:	9300      	str	r3, [sp, #0]
 8007028:	9805      	ldr	r0, [sp, #20]
 800702a:	9b06      	ldr	r3, [sp, #24]
 800702c:	aa09      	add	r2, sp, #36	@ 0x24
 800702e:	f7ff fef7 	bl	8006e20 <_printf_common>
 8007032:	3001      	adds	r0, #1
 8007034:	d148      	bne.n	80070c8 <_printf_i+0x1c8>
 8007036:	2001      	movs	r0, #1
 8007038:	4240      	negs	r0, r0
 800703a:	b00b      	add	sp, #44	@ 0x2c
 800703c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800703e:	2220      	movs	r2, #32
 8007040:	6809      	ldr	r1, [r1, #0]
 8007042:	430a      	orrs	r2, r1
 8007044:	6022      	str	r2, [r4, #0]
 8007046:	2278      	movs	r2, #120	@ 0x78
 8007048:	4932      	ldr	r1, [pc, #200]	@ (8007114 <_printf_i+0x214>)
 800704a:	9104      	str	r1, [sp, #16]
 800704c:	0021      	movs	r1, r4
 800704e:	3145      	adds	r1, #69	@ 0x45
 8007050:	700a      	strb	r2, [r1, #0]
 8007052:	6819      	ldr	r1, [r3, #0]
 8007054:	6822      	ldr	r2, [r4, #0]
 8007056:	c940      	ldmia	r1!, {r6}
 8007058:	0610      	lsls	r0, r2, #24
 800705a:	d402      	bmi.n	8007062 <_printf_i+0x162>
 800705c:	0650      	lsls	r0, r2, #25
 800705e:	d500      	bpl.n	8007062 <_printf_i+0x162>
 8007060:	b2b6      	uxth	r6, r6
 8007062:	6019      	str	r1, [r3, #0]
 8007064:	07d3      	lsls	r3, r2, #31
 8007066:	d502      	bpl.n	800706e <_printf_i+0x16e>
 8007068:	2320      	movs	r3, #32
 800706a:	4313      	orrs	r3, r2
 800706c:	6023      	str	r3, [r4, #0]
 800706e:	2e00      	cmp	r6, #0
 8007070:	d001      	beq.n	8007076 <_printf_i+0x176>
 8007072:	2710      	movs	r7, #16
 8007074:	e7aa      	b.n	8006fcc <_printf_i+0xcc>
 8007076:	2220      	movs	r2, #32
 8007078:	6823      	ldr	r3, [r4, #0]
 800707a:	4393      	bics	r3, r2
 800707c:	6023      	str	r3, [r4, #0]
 800707e:	e7f8      	b.n	8007072 <_printf_i+0x172>
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	680d      	ldr	r5, [r1, #0]
 8007084:	1d10      	adds	r0, r2, #4
 8007086:	6949      	ldr	r1, [r1, #20]
 8007088:	6018      	str	r0, [r3, #0]
 800708a:	6813      	ldr	r3, [r2, #0]
 800708c:	062e      	lsls	r6, r5, #24
 800708e:	d501      	bpl.n	8007094 <_printf_i+0x194>
 8007090:	6019      	str	r1, [r3, #0]
 8007092:	e002      	b.n	800709a <_printf_i+0x19a>
 8007094:	066d      	lsls	r5, r5, #25
 8007096:	d5fb      	bpl.n	8007090 <_printf_i+0x190>
 8007098:	8019      	strh	r1, [r3, #0]
 800709a:	2300      	movs	r3, #0
 800709c:	9d03      	ldr	r5, [sp, #12]
 800709e:	6123      	str	r3, [r4, #16]
 80070a0:	e7bf      	b.n	8007022 <_printf_i+0x122>
 80070a2:	681a      	ldr	r2, [r3, #0]
 80070a4:	1d11      	adds	r1, r2, #4
 80070a6:	6019      	str	r1, [r3, #0]
 80070a8:	6815      	ldr	r5, [r2, #0]
 80070aa:	2100      	movs	r1, #0
 80070ac:	0028      	movs	r0, r5
 80070ae:	6862      	ldr	r2, [r4, #4]
 80070b0:	f000 f856 	bl	8007160 <memchr>
 80070b4:	2800      	cmp	r0, #0
 80070b6:	d001      	beq.n	80070bc <_printf_i+0x1bc>
 80070b8:	1b40      	subs	r0, r0, r5
 80070ba:	6060      	str	r0, [r4, #4]
 80070bc:	6863      	ldr	r3, [r4, #4]
 80070be:	6123      	str	r3, [r4, #16]
 80070c0:	2300      	movs	r3, #0
 80070c2:	9a03      	ldr	r2, [sp, #12]
 80070c4:	7013      	strb	r3, [r2, #0]
 80070c6:	e7ac      	b.n	8007022 <_printf_i+0x122>
 80070c8:	002a      	movs	r2, r5
 80070ca:	6923      	ldr	r3, [r4, #16]
 80070cc:	9906      	ldr	r1, [sp, #24]
 80070ce:	9805      	ldr	r0, [sp, #20]
 80070d0:	9d07      	ldr	r5, [sp, #28]
 80070d2:	47a8      	blx	r5
 80070d4:	3001      	adds	r0, #1
 80070d6:	d0ae      	beq.n	8007036 <_printf_i+0x136>
 80070d8:	6823      	ldr	r3, [r4, #0]
 80070da:	079b      	lsls	r3, r3, #30
 80070dc:	d415      	bmi.n	800710a <_printf_i+0x20a>
 80070de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070e0:	68e0      	ldr	r0, [r4, #12]
 80070e2:	4298      	cmp	r0, r3
 80070e4:	daa9      	bge.n	800703a <_printf_i+0x13a>
 80070e6:	0018      	movs	r0, r3
 80070e8:	e7a7      	b.n	800703a <_printf_i+0x13a>
 80070ea:	0022      	movs	r2, r4
 80070ec:	2301      	movs	r3, #1
 80070ee:	9906      	ldr	r1, [sp, #24]
 80070f0:	9805      	ldr	r0, [sp, #20]
 80070f2:	9e07      	ldr	r6, [sp, #28]
 80070f4:	3219      	adds	r2, #25
 80070f6:	47b0      	blx	r6
 80070f8:	3001      	adds	r0, #1
 80070fa:	d09c      	beq.n	8007036 <_printf_i+0x136>
 80070fc:	3501      	adds	r5, #1
 80070fe:	68e3      	ldr	r3, [r4, #12]
 8007100:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007102:	1a9b      	subs	r3, r3, r2
 8007104:	42ab      	cmp	r3, r5
 8007106:	dcf0      	bgt.n	80070ea <_printf_i+0x1ea>
 8007108:	e7e9      	b.n	80070de <_printf_i+0x1de>
 800710a:	2500      	movs	r5, #0
 800710c:	e7f7      	b.n	80070fe <_printf_i+0x1fe>
 800710e:	46c0      	nop			@ (mov r8, r8)
 8007110:	08007491 	.word	0x08007491
 8007114:	080074a2 	.word	0x080074a2

08007118 <memmove>:
 8007118:	b510      	push	{r4, lr}
 800711a:	4288      	cmp	r0, r1
 800711c:	d902      	bls.n	8007124 <memmove+0xc>
 800711e:	188b      	adds	r3, r1, r2
 8007120:	4298      	cmp	r0, r3
 8007122:	d308      	bcc.n	8007136 <memmove+0x1e>
 8007124:	2300      	movs	r3, #0
 8007126:	429a      	cmp	r2, r3
 8007128:	d007      	beq.n	800713a <memmove+0x22>
 800712a:	5ccc      	ldrb	r4, [r1, r3]
 800712c:	54c4      	strb	r4, [r0, r3]
 800712e:	3301      	adds	r3, #1
 8007130:	e7f9      	b.n	8007126 <memmove+0xe>
 8007132:	5c8b      	ldrb	r3, [r1, r2]
 8007134:	5483      	strb	r3, [r0, r2]
 8007136:	3a01      	subs	r2, #1
 8007138:	d2fb      	bcs.n	8007132 <memmove+0x1a>
 800713a:	bd10      	pop	{r4, pc}

0800713c <_sbrk_r>:
 800713c:	2300      	movs	r3, #0
 800713e:	b570      	push	{r4, r5, r6, lr}
 8007140:	4d06      	ldr	r5, [pc, #24]	@ (800715c <_sbrk_r+0x20>)
 8007142:	0004      	movs	r4, r0
 8007144:	0008      	movs	r0, r1
 8007146:	602b      	str	r3, [r5, #0]
 8007148:	f7fb f960 	bl	800240c <_sbrk>
 800714c:	1c43      	adds	r3, r0, #1
 800714e:	d103      	bne.n	8007158 <_sbrk_r+0x1c>
 8007150:	682b      	ldr	r3, [r5, #0]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d000      	beq.n	8007158 <_sbrk_r+0x1c>
 8007156:	6023      	str	r3, [r4, #0]
 8007158:	bd70      	pop	{r4, r5, r6, pc}
 800715a:	46c0      	nop			@ (mov r8, r8)
 800715c:	200003c4 	.word	0x200003c4

08007160 <memchr>:
 8007160:	b2c9      	uxtb	r1, r1
 8007162:	1882      	adds	r2, r0, r2
 8007164:	4290      	cmp	r0, r2
 8007166:	d101      	bne.n	800716c <memchr+0xc>
 8007168:	2000      	movs	r0, #0
 800716a:	4770      	bx	lr
 800716c:	7803      	ldrb	r3, [r0, #0]
 800716e:	428b      	cmp	r3, r1
 8007170:	d0fb      	beq.n	800716a <memchr+0xa>
 8007172:	3001      	adds	r0, #1
 8007174:	e7f6      	b.n	8007164 <memchr+0x4>

08007176 <_realloc_r>:
 8007176:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007178:	0006      	movs	r6, r0
 800717a:	000c      	movs	r4, r1
 800717c:	0015      	movs	r5, r2
 800717e:	2900      	cmp	r1, #0
 8007180:	d105      	bne.n	800718e <_realloc_r+0x18>
 8007182:	0011      	movs	r1, r2
 8007184:	f7ff fc5e 	bl	8006a44 <_malloc_r>
 8007188:	0004      	movs	r4, r0
 800718a:	0020      	movs	r0, r4
 800718c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800718e:	2a00      	cmp	r2, #0
 8007190:	d103      	bne.n	800719a <_realloc_r+0x24>
 8007192:	f7ff fbeb 	bl	800696c <_free_r>
 8007196:	002c      	movs	r4, r5
 8007198:	e7f7      	b.n	800718a <_realloc_r+0x14>
 800719a:	f000 f81c 	bl	80071d6 <_malloc_usable_size_r>
 800719e:	0007      	movs	r7, r0
 80071a0:	4285      	cmp	r5, r0
 80071a2:	d802      	bhi.n	80071aa <_realloc_r+0x34>
 80071a4:	0843      	lsrs	r3, r0, #1
 80071a6:	42ab      	cmp	r3, r5
 80071a8:	d3ef      	bcc.n	800718a <_realloc_r+0x14>
 80071aa:	0029      	movs	r1, r5
 80071ac:	0030      	movs	r0, r6
 80071ae:	f7ff fc49 	bl	8006a44 <_malloc_r>
 80071b2:	9001      	str	r0, [sp, #4]
 80071b4:	2800      	cmp	r0, #0
 80071b6:	d101      	bne.n	80071bc <_realloc_r+0x46>
 80071b8:	9c01      	ldr	r4, [sp, #4]
 80071ba:	e7e6      	b.n	800718a <_realloc_r+0x14>
 80071bc:	002a      	movs	r2, r5
 80071be:	42bd      	cmp	r5, r7
 80071c0:	d900      	bls.n	80071c4 <_realloc_r+0x4e>
 80071c2:	003a      	movs	r2, r7
 80071c4:	0021      	movs	r1, r4
 80071c6:	9801      	ldr	r0, [sp, #4]
 80071c8:	f7ff fbc6 	bl	8006958 <memcpy>
 80071cc:	0021      	movs	r1, r4
 80071ce:	0030      	movs	r0, r6
 80071d0:	f7ff fbcc 	bl	800696c <_free_r>
 80071d4:	e7f0      	b.n	80071b8 <_realloc_r+0x42>

080071d6 <_malloc_usable_size_r>:
 80071d6:	1f0b      	subs	r3, r1, #4
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	1f18      	subs	r0, r3, #4
 80071dc:	2b00      	cmp	r3, #0
 80071de:	da01      	bge.n	80071e4 <_malloc_usable_size_r+0xe>
 80071e0:	580b      	ldr	r3, [r1, r0]
 80071e2:	18c0      	adds	r0, r0, r3
 80071e4:	4770      	bx	lr
	...

080071e8 <_init>:
 80071e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071ea:	46c0      	nop			@ (mov r8, r8)
 80071ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071ee:	bc08      	pop	{r3}
 80071f0:	469e      	mov	lr, r3
 80071f2:	4770      	bx	lr

080071f4 <_fini>:
 80071f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071f6:	46c0      	nop			@ (mov r8, r8)
 80071f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071fa:	bc08      	pop	{r3}
 80071fc:	469e      	mov	lr, r3
 80071fe:	4770      	bx	lr
