// Seed: 3295859955
module module_0 (
    input wand id_0,
    input wire id_1,
    output wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input uwire id_6,
    output wand id_7,
    input tri id_8,
    input wand id_9,
    input wand id_10,
    input tri0 id_11,
    output wire id_12,
    input wor id_13,
    input wand id_14
);
  tri id_16;
  assign id_16 = id_16;
  assign id_2 = -1;
  assign id_16 = -1 !== id_11;
  assign module_1.id_2 = 0;
  logic id_17;
  assign id_7 = 1;
endmodule
module module_1 (
    inout  wor  id_0,
    output tri0 id_1,
    input  tri0 id_2
    , id_4
);
  if (1'd0 & 1) begin : LABEL_0
    if (1 - -1) begin : LABEL_1
      logic id_5;
      ;
    end else logic id_6;
    ;
  end else assign id_4 = 1 ==? -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0
  );
endmodule
