verilog work "../outputlogic/outputlogic.v"
