# do scripts/vsim_rtlsim.tcl
# -work work -timescale 1ns/1ps +cover=bcxefs
# -work work +acc -debugdb +cover=bcxefs -suppress 10587
# -work work +nowarnTSCALE -t 1ps -msgmode both -debugdb -fsmdebug -assertdebug -coverage
# QuestaSim-64 vmap 2022.4_1 Lib Mapping Utility 2022.11 Nov 11 2022
# vmap work work 
# Copying /sw/rhel7/siemens/questa_sim-2022.4_1/questasim/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# input/questa_seq.tcl
# -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs
# -work work +acc -debugdb +cover=bcxefs -suppress 10587
# -suppress 13314 -work work +nowarnTSCALE -t 1ps -msgmode both -debugdb -fsmdebug -assertdebug -coverage
# QuestaSim-64 vlog 2022.4_1 Compiler 2022.11 Nov 11 2022
# Start time: 16:37:47 on Nov 06,2023
# vlog -suppress 13314 "+define+RTL_SIM" "+define+design_top_is_mycpu" -work work -timescale 1ns/1ps "+cover=bcxefs" input/mycpu_pkg.sv 
# -- Compiling package mycpu_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:37:47 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2022.4_1 Compiler 2022.11 Nov 11 2022
# Start time: 16:37:47 on Nov 06,2023
# vlog -suppress 13314 "+define+RTL_SIM" "+define+design_top_is_mycpu" -work work -timescale 1ns/1ps "+cover=bcxefs" input/fu_svamod.sv input/mux_2x16_svamod.sv input/mux_3x16_svamod.sv input/ir_svamod.sv input/pc_svamod.sv input/rb_svamod.sv input/cu_svamod.sv input/mycpu_svamod.sv 
# -- Compiling package fu_svamod_sv_unit
# -- Importing package mycpu_pkg
# -- Compiling module fu_svamod
# -- Compiling package mux_2x16_svamod_sv_unit
# -- Compiling module mux_2x16_svamod
# -- Compiling package mux_3x16_svamod_sv_unit
# -- Compiling module mux_3x16_svamod
# -- Compiling package ir_svamod_sv_unit
# -- Compiling module ir_svamod
# -- Compiling package pc_svamod_sv_unit
# -- Compiling module pc_svamod
# -- Compiling package rb_svamod_sv_unit
# -- Compiling module rb_svamod
# -- Compiling package cu_svamod_sv_unit
# -- Compiling module cu_svamod
# -- Compiling module mycpu_svamod
# 
# Top level modules:
# 	fu_svamod
# 	mux_2x16_svamod
# 	mux_3x16_svamod
# 	ir_svamod
# 	pc_svamod
# 	rb_svamod
# 	cu_svamod
# 	mycpu_svamod
# End time: 16:37:47 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
# QuestaSim-64 vlog 2022.4_1 Compiler 2022.11 Nov 11 2022
# Start time: 16:37:47 on Nov 06,2023
# vlog -suppress 13314 "+define+RTL_SIM" "+define+design_top_is_mycpu" -work work -timescale 1ns/1ps "+cover=bcxefs" input/fu.sv input/mux_2x16.sv input/mux_3x16.sv input/ir.sv input/pc.sv input/rb.sv input/cu.sv input/mycpu.sv 
# -- Compiling package fu_sv_unit
# -- Importing package mycpu_pkg
# -- Compiling module fu
# -- Compiling package mux_2x16_sv_unit
# -- Compiling module mux_2x16
# -- Compiling package mux_3x16_sv_unit
# -- Compiling module mux_3x16
# -- Compiling package ir_sv_unit
# -- Compiling module ir
# -- Compiling package pc_sv_unit
# -- Compiling module pc
# -- Compiling package rb_sv_unit
# -- Compiling module rb
# -- Compiling package cu_sv_unit
# -- Compiling module cu
# -- Compiling package mycpu_sv_unit
# -- Compiling module mycpu
# 
# Top level modules:
# 	mycpu
# End time: 16:37:47 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2022.4_1 Compiler 2022.11 Nov 11 2022
# Start time: 16:37:47 on Nov 06,2023
# vlog -suppress 13314 "+define+RTL_SIM" "+define+design_top_is_mycpu" -work work -timescale 1ns/1ps "+cover=bcxefs" input/mycpu_tb.sv input/mycpu_test.sv 
# -- Compiling package mycpu_tb_sv_unit
# -- Importing package mycpu_pkg
# -- Compiling module mycpu_tb
# -- Compiling package mycpu_test_sv_unit
# -- Compiling program mycpu_test
# 
# Top level modules:
# 	mycpu_tb
# End time: 16:37:48 on Nov 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Library vendor : Model Technology
# Maximum unnamed designs : 3
# MODULE cu
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Depends on: X work cu_sv_unit F5n_M[N_d;6zmhTe9`m^C3
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: 2T5d45nYVzThaoehB<UHi2
#     Verilog version: aLVkeeT84VomCm79CYhR12
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Mon Nov  6 16:24:27 2023
#     HDL source file: input/cu.sv
#     Source file: input/cu.sv
#     Start location: input/cu.sv:5:357
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# Verilog PACKAGE cu_sv_unit
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: F5n_M[N_d;6zmhTe9`m^C3
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: Oc;<D:aF6LIOddJD22BKH1
#     Verilog version: F5n_M[N_d;6zmhTe9`m^C3
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Mon Nov  6 16:24:27 2023
#     HDL source file: input/cu.sv
#     Source file: input/cu.sv
#     Source file: input/mycpu.svh
#     Start location: input/cu.sv:3:0
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# MODULE cu_svamod
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Depends on: X work cu_svamod_sv_unit 37oD[534HmT6nTeSoFHV11
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: J=n8:5]zl3C`LX2IhifRg3
#     Verilog version: UhbCz3I9bYY9@f:NZf0n;0
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Sep 17 12:03:15 2023
#     HDL source file: input/cu_svamod.sv
#     Source file: input/cu_svamod.sv
#     Start location: input/cu_svamod.sv:7:106
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# Verilog PACKAGE cu_svamod_sv_unit
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: 37oD[534HmT6nTeSoFHV11
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: MK`?^TT5<6OiE4GHF8me20
#     Verilog version: 37oD[534HmT6nTeSoFHV11
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Nov  5 13:12:44 2023
#     HDL source file: input/cu_svamod.sv
#     Source file: input/cu_svamod.sv
#     Source file: input/mycpu.svh
#     Start location: input/cu_svamod.sv:5:0
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# MODULE fu
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Depends on: X work fu_sv_unit Gd9=h5?HhV06<1lFDd8U61
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: cX<i^QbnoC[5c8GgSGL@j1
#     Verilog version: K;`fYJm=<HT>=OhG5f<e;1
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Nov  5 20:24:59 2023
#     HDL source file: input/fu.sv
#     Source file: input/fu.sv
#     Start location: input/fu.sv:5:85
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# Verilog PACKAGE fu_sv_unit
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: Gd9=h5?HhV06<1lFDd8U61
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: <4FXK^Nz1WzUl7^<EARV60
#     Verilog version: Gd9=h5?HhV06<1lFDd8U61
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Nov  5 20:24:59 2023
#     HDL source file: input/fu.sv
#     Source file: input/fu.sv
#     Source file: input/mycpu.svh
#     Start location: input/fu.sv:3:0
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# MODULE fu_svamod
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Depends on: X work fu_svamod_sv_unit ZBFBmK28IeK`h6>dS>Kb30
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: ENzbJDA11CRbMQCeYO5^g1
#     Verilog version: mW7dW0beh:XdZN><;M7Dh0
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Sep 17 12:03:15 2023
#     HDL source file: input/fu_svamod.sv
#     Source file: input/fu_svamod.sv
#     Start location: input/fu_svamod.sv:7:158
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# Verilog PACKAGE fu_svamod_sv_unit
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: ZBFBmK28IeK`h6>dS>Kb30
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: =2Kf7jZZ2O[KB@]E^^TRX3
#     Verilog version: ZBFBmK28IeK`h6>dS>Kb30
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Nov  5 13:12:44 2023
#     HDL source file: input/fu_svamod.sv
#     Source file: input/fu_svamod.sv
#     Source file: input/mycpu.svh
#     Start location: input/fu_svamod.sv:5:0
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# MODULE ir
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Depends on: X work ir_sv_unit XX4AKL=@?:ToakYK6Qd460
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: n7aKjDQZQdiGNP;CLYMiX1
#     Verilog version: 7di8cj7Dj<0fiKNHfhfCm2
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Mon Nov  6 15:30:30 2023
#     HDL source file: input/ir.sv
#     Source file: input/ir.sv
#     Start location: input/ir.sv:5:41
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# Verilog PACKAGE ir_sv_unit
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: XX4AKL=@?:ToakYK6Qd460
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: LI[gcY:Ak3R@=>:XUNAcR2
#     Verilog version: XX4AKL=@?:ToakYK6Qd460
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Mon Nov  6 15:30:30 2023
#     HDL source file: input/ir.sv
#     Source file: input/ir.sv
#     Source file: input/mycpu.svh
#     Start location: input/ir.sv:3:0
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# MODULE ir_svamod
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Depends on: X work ir_svamod_sv_unit Rj`Nd<@cSYKloLojc0_EW2
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: 6aEjcS:WKVP701cgLeOTW1
#     Verilog version: XMWSe>f9NVJaoCbA;nac22
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Sep 17 12:03:15 2023
#     HDL source file: input/ir_svamod.sv
#     Source file: input/ir_svamod.sv
#     Start location: input/ir_svamod.sv:7:69
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# Verilog PACKAGE ir_svamod_sv_unit
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: Rj`Nd<@cSYKloLojc0_EW2
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: KkNQZXA8Q0IIeFh@BG<_n3
#     Verilog version: Rj`Nd<@cSYKloLojc0_EW2
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Nov  5 13:12:44 2023
#     HDL source file: input/ir_svamod.sv
#     Source file: input/ir_svamod.sv
#     Source file: input/mycpu.svh
#     Start location: input/ir_svamod.sv:5:0
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# MODULE mux_2x16
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Depends on: X work mux_2x16_sv_unit 701lNUg^>7Ra[dfTk41lN3
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: Mb3d5OTU2;=7?LoVnH7I?1
#     Verilog version: k58?eIXcO`5ghOc@M]3[20
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Nov  5 11:39:12 2023
#     HDL source file: input/mux_2x16.sv
#     Source file: input/mux_2x16.sv
#     Start location: input/mux_2x16.sv:5:24
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# Verilog PACKAGE mux_2x16_sv_unit
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: 701lNUg^>7Ra[dfTk41lN3
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: TbOdY=UH:BaocF=ac@M=Q2
#     Verilog version: 701lNUg^>7Ra[dfTk41lN3
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Nov  5 13:12:44 2023
#     HDL source file: input/mux_2x16.sv
#     Source file: input/mux_2x16.sv
#     Source file: input/mycpu.svh
#     Start location: input/mux_2x16.sv:3:0
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# MODULE mux_2x16_svamod
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Depends on: X work mux_2x16_svamod_sv_unit ZZI<]eHYi9?:GV@2LCP970
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: anSPO6=PO8>oR`Rlk_oO:3
#     Verilog version: ?8ceN7XLCBjQ]BQbZkV8a1
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Sep 17 12:03:15 2023
#     HDL source file: input/mux_2x16_svamod.sv
#     Source file: input/mux_2x16_svamod.sv
#     Start location: input/mux_2x16_svamod.sv:7:17
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# Verilog PACKAGE mux_2x16_svamod_sv_unit
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: ZZI<]eHYi9?:GV@2LCP970
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: YJk0FI3@kNH`>m>ob;7=d2
#     Verilog version: ZZI<]eHYi9?:GV@2LCP970
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Nov  5 13:12:44 2023
#     HDL source file: input/mux_2x16_svamod.sv
#     Source file: input/mux_2x16_svamod.sv
#     Source file: input/mycpu.svh
#     Start location: input/mux_2x16_svamod.sv:5:0
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# MODULE mux_3x16
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Depends on: X work mux_3x16_sv_unit =6S1^QPk`>Ii5701z@O7>1
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: inGCC`RPRh@8XM;DD8_:V0
#     Verilog version: 6mU[mB`]zVle4;<IcZfJV3
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sat Nov  4 12:29:02 2023
#     HDL source file: input/mux_3x16.sv
#     Source file: input/mux_3x16.sv
#     Start location: input/mux_3x16.sv:5:30
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# Verilog PACKAGE mux_3x16_sv_unit
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: =6S1^QPk`>Ii5701z@O7>1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: aU^X9G<ALn[JfRNbG4fFl0
#     Verilog version: =6S1^QPk`>Ii5701z@O7>1
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Nov  5 13:12:44 2023
#     HDL source file: input/mux_3x16.sv
#     Source file: input/mux_3x16.sv
#     Source file: input/mycpu.svh
#     Start location: input/mux_3x16.sv:3:0
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# MODULE mux_3x16_svamod
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Depends on: X work mux_3x16_svamod_sv_unit i`<3iS5j[RkdKfbRiBGo20
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: `0ODc=BI=JX>KoC[Ac?=73
#     Verilog version: i?Mn>N]T;1YOh;fKFm89Q3
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Sep 17 12:03:15 2023
#     HDL source file: input/mux_3x16_svamod.sv
#     Source file: input/mux_3x16_svamod.sv
#     Start location: input/mux_3x16_svamod.sv:7:18
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# Verilog PACKAGE mux_3x16_svamod_sv_unit
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: i`<3iS5j[RkdKfbRiBGo20
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: EL:gKj:]Xn_iB253lM1Ak3
#     Verilog version: i`<3iS5j[RkdKfbRiBGo20
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Nov  5 13:12:44 2023
#     HDL source file: input/mux_3x16_svamod.sv
#     Source file: input/mux_3x16_svamod.sv
#     Source file: input/mycpu.svh
#     Start location: input/mux_3x16_svamod.sv:5:0
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# MODULE mycpu
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Depends on: X work mycpu_sv_unit 8YWTiT6@b6[gmLkQREZh`0
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: lJeVPJd19oE^9X>N=JBiz3
#     Verilog version: d[<P72LMMFZCfn6k7^<Bn2
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Nov  5 12:35:51 2023
#     HDL source file: input/mycpu.sv
#     Source file: input/mycpu.sv
#     Start location: input/mycpu.sv:5:49
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# Verilog PACKAGE mycpu_pkg
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Mon Nov  6 16:37:47 2023
#     Debug Symbol file exists
#     DU Coverage Signature: h4J<^HdG_HE:mM4B]1nDk1
#     Verilog version: 4[==mfSS43cQG>[ik5YTe3
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Thu Sep 21 17:00:34 2023
#     HDL source file: input/mycpu_pkg.sv
#     Source file: input/mycpu_pkg.sv
#     Start location: input/mycpu_pkg.sv:1:0
#     Version string: 4[==mfSS43cQG>[ik5YTe3
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# Verilog PACKAGE mycpu_sv_unit
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: 8YWTiT6@b6[gmLkQREZh`0
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: 0Tze6MC>Y<hPcVLCOKB=?2
#     Verilog version: 8YWTiT6@b6[gmLkQREZh`0
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Nov  5 13:12:44 2023
#     HDL source file: input/mycpu.sv
#     Source file: input/mycpu.sv
#     Source file: input/mycpu.svh
#     Start location: input/mycpu.sv:3:0
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# MODULE mycpu_svamod
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Mon Nov  6 16:37:47 2023
#     Debug Symbol file exists
#     DU Coverage Signature: d4AEoojRad3Ui::K2<88;3
#     Verilog version: Hz;FF[NYlh^L7kR`?7?aN2
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Sep 17 12:03:15 2023
#     HDL source file: input/mycpu_svamod.sv
#     Source file: input/mycpu_svamod.sv
#     Start location: input/mycpu_svamod.sv:5:59
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# MODULE mycpu_tb
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Depends on: X work mycpu_tb_sv_unit bGTVChHK8]^PDN3nz^S=e0
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: _B3bE85ZH`NC0H7?;X1D73
#     Verilog version: PB:=8DGE7;ZUfe6Ak5b_X3
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Sep 17 12:03:15 2023
#     HDL source file: input/mycpu_tb.sv
#     Source file: input/mycpu_tb.sv
#     Source file: input/mycpu_svabind.svh
#     Start location: input/mycpu_tb.sv:7:228
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# Verilog PACKAGE mycpu_tb_sv_unit
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: bGTVChHK8]^PDN3nz^S=e0
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: Q6J33Fz0K`M0<<SKamnQM1
#     Verilog version: bGTVChHK8]^PDN3nz^S=e0
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Nov  5 13:12:44 2023
#     HDL source file: input/mycpu_tb.sv
#     Source file: input/mycpu_tb.sv
#     Source file: input/mycpu.svh
#     Start location: input/mycpu_tb.sv:5:0
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# PROGRAM mycpu_test
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Depends on: X work mycpu_test_sv_unit O6RCM^=1;JEe[a3TG0U:W0
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: UbV=eB3HP]EX7NLbHR0W;2
#     Verilog version: P4da9bBmnXE8Lea>6Bj7V2
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Mon Nov  6 16:17:25 2023
#     HDL source file: input/mycpu_test.sv
#     Source file: input/mycpu_test.sv
#     Source file: input/machinecode.inc
#     Start location: input/mycpu_test.sv:9:0
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# Verilog PACKAGE mycpu_test_sv_unit
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: O6RCM^=1;JEe[a3TG0U:W0
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: Og@aC1gcRfK2XBPU=]Mcm2
#     Verilog version: O6RCM^=1;JEe[a3TG0U:W0
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Nov  5 13:12:44 2023
#     HDL source file: input/mycpu_test.sv
#     Source file: input/mycpu_test.sv
#     Source file: input/mycpu.svh
#     Start location: input/mycpu_test.sv:7:0
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# MODULE pc
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Depends on: X work pc_sv_unit mT24:_ESLoSgSNg5Z0iM22
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: aCo`<OF8IzK2Ad];1f6IB2
#     Verilog version: =fe@1<jDA0IClVTV>IGK?2
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Mon Nov  6 15:31:39 2023
#     HDL source file: input/pc.sv
#     Source file: input/pc.sv
#     Start location: input/pc.sv:5:33
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# Verilog PACKAGE pc_sv_unit
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: mT24:_ESLoSgSNg5Z0iM22
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: b?b46c?1cfJR2PX7E54<F3
#     Verilog version: mT24:_ESLoSgSNg5Z0iM22
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Mon Nov  6 15:31:39 2023
#     HDL source file: input/pc.sv
#     Source file: input/pc.sv
#     Source file: input/mycpu.svh
#     Start location: input/pc.sv:3:0
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# MODULE pc_svamod
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Depends on: X work pc_svamod_sv_unit cAOOeUW@BzmN^I^>PM5Z:1
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: :OV;?=Mh?Oj=`PkifE@lb2
#     Verilog version: 0jV011M1@^EWW[cEeEXVY3
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Sep 17 12:03:15 2023
#     HDL source file: input/pc_svamod.sv
#     Source file: input/pc_svamod.sv
#     Start location: input/pc_svamod.sv:7:51
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# Verilog PACKAGE pc_svamod_sv_unit
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: cAOOeUW@BzmN^I^>PM5Z:1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: lYDdOzibi]ceHSA3[RhWI1
#     Verilog version: cAOOeUW@BzmN^I^>PM5Z:1
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Nov  5 13:12:44 2023
#     HDL source file: input/pc_svamod.sv
#     Source file: input/pc_svamod.sv
#     Source file: input/mycpu.svh
#     Start location: input/pc_svamod.sv:5:0
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# MODULE rb
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Depends on: X work rb_sv_unit olGcE>U@>ASXV^H2lR4DF3
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: :KVL9d;Il2@?kBoBjn1?A2
#     Verilog version: <Tb]2j>kfT8AN=zN16K_B0
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Mon Nov  6 15:32:18 2023
#     HDL source file: input/rb.sv
#     Source file: input/rb.sv
#     Start location: input/rb.sv:5:35
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# Verilog PACKAGE rb_sv_unit
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: olGcE>U@>ASXV^H2lR4DF3
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: fGZkP=dMCa?I9]`oEAF6^0
#     Verilog version: olGcE>U@>ASXV^H2lR4DF3
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Mon Nov  6 15:32:18 2023
#     HDL source file: input/rb.sv
#     Source file: input/rb.sv
#     Source file: input/mycpu.svh
#     Start location: input/rb.sv:3:0
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# MODULE rb_svamod
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Depends on: X work rb_svamod_sv_unit gKV]SRcoG5KD@Rda=X8OV1
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: L>?hH`fMMj[AKi>hOC1@:1
#     Verilog version: G]F1RiN[SQF_:^Fe5LQ1h2
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Sep 17 12:03:15 2023
#     HDL source file: input/rb_svamod.sv
#     Source file: input/rb_svamod.sv
#     Start location: input/rb_svamod.sv:7:22
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# Verilog PACKAGE rb_svamod_sv_unit
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Depends on: X work mycpu_pkg 4[==mfSS43cQG>[ik5YTe3
#     Compile time: Mon Nov  6 16:37:47 2023
#     Version string: gKV]SRcoG5KD@Rda=X8OV1
#     Optimized Verilog design root: 1
#     Debug Symbol file exists
#     DU Coverage Signature: inGMV0?j;6W1]O0g?M2UY0
#     Verilog version: gKV]SRcoG5KD@Rda=X8OV1
#     Source directory: /homedir03/krathnay23/DT2_2023/project/workdir
#     Source modified time: Sun Nov  5 13:12:44 2023
#     HDL source file: input/rb_svamod.sv
#     Source file: input/rb_svamod.sv
#     Source file: input/mycpu.svh
#     Start location: input/rb_svamod.sv:5:0
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -suppress 13314 -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Full compile options: -suppress 13314 +define+RTL_SIM +define+design_top_is_mycpu -work work -timescale 1ns/1ps +cover=bcxefs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# QuestaSim-64 vopt 2022.4_1 Compiler 2022.11 Nov 11 2022
# Start time: 16:37:48 on Nov 06,2023
# vopt -work work "+acc" -debugdb "+cover=bcxefs" -suppress 10587 mycpu_tb -o mycpu_opt 
# 
# Top level modules:
# 	mycpu_tb
# 
# Analyzing design...
# -- Loading module mycpu_tb
# -- Loading module mycpu
# -- Loading module cu
# -- Loading module ir
# -- Loading module pc
# -- Loading module fu
# -- Loading module rb
# -- Loading module mux_2x16
# -- Loading module mux_3x16
# -- Loading program mycpu_test
# Optimizing 21 design-units (inlining 0/11 module instances):
# -- Optimizing package rb_sv_unit(fast)
# -- Optimizing package mux_2x16_sv_unit(fast)
# -- Optimizing package mux_3x16_sv_unit(fast)
# -- Optimizing package mycpu_test_sv_unit(fast)
# -- Optimizing package mycpu_pkg(fast)
# -- Optimizing package mycpu_tb_sv_unit(fast)
# -- Optimizing package mycpu_sv_unit(fast)
# -- Optimizing package cu_sv_unit(fast)
# -- Optimizing package ir_sv_unit(fast)
# -- Optimizing package pc_sv_unit(fast)
# -- Optimizing package fu_sv_unit(fast)
# -- Optimizing module cu(fast)
# -- Processing module cu(fast) for debug
# ** Note: (vopt-143) Recognized 1 FSM in module "cu(fast)".
# -- Optimizing module mycpu_tb(fast)
# -- Processing module mycpu_tb(fast) for debug
# -- Optimizing program mycpu_test(fast)
# -- Optimizing module fu(fast)
# -- Processing module fu(fast) for debug
# -- Optimizing module mycpu(fast)
# -- Processing module mycpu(fast) for debug
# -- Optimizing module ir(fast)
# -- Processing module ir(fast) for debug
# -- Optimizing module rb(fast)
# -- Processing module rb(fast) for debug
# -- Optimizing module pc(fast)
# -- Processing module pc(fast) for debug
# -- Optimizing module mux_3x16(fast)
# -- Processing module mux_3x16(fast) for debug
# -- Optimizing module mux_2x16(fast)
# -- Processing module mux_2x16(fast) for debug
# Optimized design name is mycpu_opt
# End time: 16:37:48 on Nov 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# vsim -suppress 13314 -work work "+nowarnTSCALE" -t 1ps -msgmode both -debugdb -fsmdebug -assertdebug -coverage mycpu_opt 
# Start time: 16:37:48 on Nov 06,2023
# //  Questa Sim-64
# //  Version 2022.4_1 linux_x86_64 Nov 11 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.mycpu_pkg(fast)
# Loading work.mycpu_tb_sv_unit(fast)
# Loading work.mycpu_tb(fast)
# Loading work.mycpu_sv_unit(fast)
# Loading work.mycpu(fast)
# Loading work.cu_sv_unit(fast)
# Loading work.cu(fast)
# Loading work.ir_sv_unit(fast)
# Loading work.ir(fast)
# Loading work.pc_sv_unit(fast)
# Loading work.pc(fast)
# Loading work.fu_sv_unit(fast)
# Loading work.fu(fast)
# Loading work.rb_sv_unit(fast)
# Loading work.rb(fast)
# Loading work.mux_2x16_sv_unit(fast)
# Loading work.mux_2x16(fast)
# Loading work.mux_3x16_sv_unit(fast)
# Loading work.mux_3x16(fast)
# Loading work.mycpu_test_sv_unit(fast)
# Loading work.mycpu_test(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# wave activecursor not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# wave zoomfull not supported in batch mode
# ** Info: T1: RESET
#    Time: 0 ps  Scope: mycpu_tb.TEST.test_program File: input/mycpu_test.sv Line: 61
# Info: Code size =          65 instructions
# ** Info: T2: PROGRAM EXECUTION
#    Time: 40 ns  Scope: mycpu_tb.TEST.test_program File: input/mycpu_test.sv Line: 88
# I/O read:  0000000000000101 (     5)
# I/O write: 0000000000001010 (    10)
# I/O read:  0000000000000100 (     4)
# I/O write: 1111111111111001 (    -7)
# I/O read:  0000000000000001 (     1)
# I/O write: 0000000000001111 (    15)
# I/O read:  0000000000000000 (     0)
# I/O write: 1111111111110011 (   -13)
# I/O read:  0000000000000101 (     5)
# I/O write: 0000000000011010 (    26)
# I/O read:  0000000000000100 (     4)
# I/O write: 0000000000001111 (    15)
# I/O read:  0000000000000001 (     1)
# I/O write: 0000000000010110 (    22)
# I/O read:  0000000000000000 (     0)
# I/O write: 1111111111110011 (   -13)
# I/O read:  0000000000000101 (     5)
# I/O write: 0000000000011010 (    26)
# I/O read:  0000000000000100 (     4)
# I/O write: 0000000000001111 (    15)
# I/O read:  0000000000000001 (     1)
# I/O write: 0000000000010110 (    22)
# I/O read:  0000000000000000 (     0)
# I/O write: 1111111111110011 (   -13)
# I/O read:  0000000000000101 (     5)
# I/O write: 0000000000011010 (    26)
# I/O read:  0000000000000100 (     4)
# I/O write: 0000000000001111 (    15)
# I/O read:  0000000000000001 (     1)
# I/O write: 0000000000010110 (    22)
# I/O read:  0000000000000000 (     0)
# I/O write: 1111111111110011 (   -13)
# I/O read:  0000000000000101 (     5)
# I/O write: 0000000000011010 (    26)
# I/O read:  0000000000000100 (     4)
# I/O write: 0000000000001111 (    15)
# I/O read:  0000000000000001 (     1)
# I/O write: 0000000000010110 (    22)
# I/O read:  0000000000000000 (     0)
# ** Note: $finish    : input/mycpu_tb.sv(75)
#    Time: 80 us  Iteration: 0  Instance: /mycpu_tb
# Break in Module mycpu_tb at input/mycpu_tb.sv line 75
# Stopped at input/mycpu_tb.sv line 75
# wave zoomfull not supported in batch mode
# End time: 16:37:49 on Nov 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
