{
  "DESIGN_NAME": "tea_ctr",
  "VERILOG_FILES": "dir::src/*.v",
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 25,
  "FP_CORE_UTIL": 40,
  "GRT_ANTENNA_ITERS": 10,
  "GRT_ANTENNA_MARGIN": 10,
  "RUN_HEURISTIC_DIODE_INSERTION": true,
  "DESIGN_REPAIR_MAX_WIRE_LENGTH": 800,
  "PL_WIRE_LENGTH_COEF": 0.05,
  "MAX_TRANSITION_CONSTRAINT": 1.5,
  "DESIGN_REPAIR_MAX_SLEW_PCT": 30,
  "DESIGN_REPAIR_MAX_CAP_PCT": 30,
  "RUN_POST_GRT_DESIGN_REPAIR": true,
  "HEURISTIC_ANTENNA_THRESHOLD": 50,
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 400 400",
  "FP_CORE_AREA": "0 0 400 400"
}

