Fitter report for ratatouille
<<<<<<< HEAD
Fri Nov 22 18:03:03 2024
=======
Fri Nov 22 01:23:09 2024
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
<<<<<<< HEAD
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
=======
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041
 25. Other Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
<<<<<<< HEAD
 36. Fitter Messages
 37. Fitter Suppressed Messages
=======
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
<<<<<<< HEAD
; Fitter Status                      ; Successful - Fri Nov 22 18:03:03 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ratatouille                                     ;
; Top-level Entity Name              ; seleccionadores_mux                             ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE22F17C6                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 750 / 22,320 ( 3 % )                            ;
;     Total combinational functions  ; 453 / 22,320 ( 2 % )                            ;
;     Dedicated logic registers      ; 597 / 22,320 ( 3 % )                            ;
; Total registers                    ; 597                                             ;
; Total pins                         ; 20 / 154 ( 13 % )                               ;
=======
; Fitter Status                      ; Successful - Fri Nov 22 01:23:09 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ratatouille                                     ;
; Top-level Entity Name              ; Matriz_ubicacion                                ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE22F17C6                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 879 / 22,320 ( 4 % )                            ;
;     Total combinational functions  ; 839 / 22,320 ( 4 % )                            ;
;     Dedicated logic registers      ; 245 / 22,320 ( 1 % )                            ;
; Total registers                    ; 245                                             ;
; Total pins                         ; 24 / 154 ( 16 % )                               ;
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 69,632 / 608,256 ( 11 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                                 ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                  ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


<<<<<<< HEAD
+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; Y1[0]    ; Missing drive strength and slew rate ;
; Y1[1]    ; Missing drive strength and slew rate ;
; Y1[2]    ; Missing drive strength and slew rate ;
; Y1[3]    ; Missing drive strength and slew rate ;
; Y2[0]    ; Missing drive strength and slew rate ;
; Y2[1]    ; Missing drive strength and slew rate ;
; Y2[2]    ; Missing drive strength and slew rate ;
; Y2[3]    ; Missing drive strength and slew rate ;
; Y3[0]    ; Missing drive strength and slew rate ;
; Y3[1]    ; Missing drive strength and slew rate ;
; Y3[2]    ; Missing drive strength and slew rate ;
; Y3[3]    ; Missing drive strength and slew rate ;
; Y4[0]    ; Missing drive strength and slew rate ;
; Y4[1]    ; Missing drive strength and slew rate ;
; Y4[2]    ; Missing drive strength and slew rate ;
; Y4[3]    ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                      ;
+----------+----------------+--------------+--------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To   ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+--------------+---------------+----------------+
; Location ;                ;              ; ADC_CS_N     ; PIN_A10       ; QSF Assignment ;
; Location ;                ;              ; ADC_DIN      ; PIN_B10       ; QSF Assignment ;
; Location ;                ;              ; ADC_DOUT     ; PIN_A9        ; QSF Assignment ;
; Location ;                ;              ; ADC_SCLK     ; PIN_B14       ; QSF Assignment ;
; Location ;                ;              ; CLK          ; PIN_R8        ; QSF Assignment ;
; Location ;                ;              ; MD0          ; PIN_T15       ; QSF Assignment ;
; Location ;                ;              ; MD1          ; PIN_F13       ; QSF Assignment ;
; Location ;                ;              ; MI0          ; PIN_T13       ; QSF Assignment ;
; Location ;                ;              ; MI1          ; PIN_T14       ; QSF Assignment ;
; Location ;                ;              ; PARED        ; PIN_A15       ; QSF Assignment ;
; Location ;                ;              ; Reset1       ; PIN_J15       ; QSF Assignment ;
; Location ;                ;              ; SENSOR_LINEA ; PIN_B8        ; QSF Assignment ;
; Location ;                ;              ; SENSOR_MURO  ; PIN_A8        ; QSF Assignment ;
; Location ;                ;              ; VELD         ; PIN_R13       ; QSF Assignment ;
; Location ;                ;              ; VELI         ; PIN_T12       ; QSF Assignment ;
; Location ;                ;              ; prueba       ; PIN_E1        ; QSF Assignment ;
+----------+----------------+--------------+--------------+---------------+----------------+
=======
Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------+
; I/O Assignment Warnings                            ;
+-------------+--------------------------------------+
; Pin Name    ; Reason                               ;
+-------------+--------------------------------------+
; ADC_SCLK    ; Missing drive strength and slew rate ;
; ADC_CS_N    ; Missing drive strength and slew rate ;
; ADC_DIN     ; Missing drive strength and slew rate ;
; MD0         ; Missing drive strength and slew rate ;
; MD1         ; Missing drive strength and slew rate ;
; MI0         ; Missing drive strength and slew rate ;
; MI1         ; Missing drive strength and slew rate ;
; VELD        ; Missing drive strength and slew rate ;
; VELI        ; Missing drive strength and slew rate ;
; GIROO       ; Missing drive strength and slew rate ;
; SENTIDOO    ; Missing drive strength and slew rate ;
; MUROO       ; Missing drive strength and slew rate ;
; CUENTAA     ; Missing drive strength and slew rate ;
; pos_act[3]  ; Missing drive strength and slew rate ;
; pos_act[2]  ; Missing drive strength and slew rate ;
; pos_act[1]  ; Missing drive strength and slew rate ;
; pos_act[0]  ; Missing drive strength and slew rate ;
; sent_act[1] ; Missing drive strength and slew rate ;
; sent_act[0] ; Missing drive strength and slew rate ;
+-------------+--------------------------------------+
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
<<<<<<< HEAD
;     -- Requested    ; 0 / 1127 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1127 ( 0.00 % )    ;
=======
;     -- Requested    ; 0 / 1148 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1148 ( 0.00 % )    ;
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
<<<<<<< HEAD
; Top                            ; 58      ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 205     ; 0                 ; N/A                     ; Post-Synthesis    ;
; sld_signaltap:auto_signaltap_0 ; 854     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
=======
; Top                            ; 1134    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 14      ; 0                 ; N/A                     ; Source File       ;
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
<<<<<<< HEAD
The pin-out file can be found in C:/Users/LSC/Desktop/proyecto_laberinto-master/Ratatouille/output_files/ratatouille.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 750 / 22,320 ( 3 % )      ;
;     -- Combinational with no register       ; 153                       ;
;     -- Register only                        ; 297                       ;
;     -- Combinational with a register        ; 300                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 170                       ;
;     -- 3 input functions                    ; 150                       ;
;     -- <=2 input functions                  ; 133                       ;
;     -- Register only                        ; 297                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 389                       ;
;     -- arithmetic mode                      ; 64                        ;
;                                             ;                           ;
; Total registers*                            ; 597 / 23,018 ( 3 % )      ;
;     -- Dedicated logic registers            ; 597 / 22,320 ( 3 % )      ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 57 / 1,395 ( 4 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 20 / 154 ( 13 % )         ;
;     -- Clock pins                           ; 0 / 7 ( 0 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; Global signals                              ; 2                         ;
; M9Ks                                        ; 9 / 66 ( 14 % )           ;
; Total block memory bits                     ; 69,632 / 608,256 ( 11 % ) ;
; Total block memory implementation bits      ; 82,944 / 608,256 ( 14 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )           ;
; PLLs                                        ; 0 / 4 ( 0 % )             ;
; Global clocks                               ; 2 / 20 ( 10 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%              ;
; Peak interconnect usage (total/H/V)         ; 3% / 3% / 4%              ;
; Maximum fan-out                             ; 335                       ;
; Highest non-global fan-out                  ; 335                       ;
; Total fan-out                               ; 3709                      ;
; Average fan-out                             ; 2.80                      ;
+---------------------------------------------+---------------------------+
=======
The pin-out file can be found in C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/output_files/ratatouille.pin.


+--------------------------------------------------------------------+
; Fitter Resource Usage Summary                                      ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Total logic elements                        ; 879 / 22,320 ( 4 % ) ;
;     -- Combinational with no register       ; 634                  ;
;     -- Register only                        ; 40                   ;
;     -- Combinational with a register        ; 205                  ;
;                                             ;                      ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 503                  ;
;     -- 3 input functions                    ; 107                  ;
;     -- <=2 input functions                  ; 229                  ;
;     -- Register only                        ; 40                   ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 804                  ;
;     -- arithmetic mode                      ; 35                   ;
;                                             ;                      ;
; Total registers*                            ; 245 / 23,018 ( 1 % ) ;
;     -- Dedicated logic registers            ; 245 / 22,320 ( 1 % ) ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )      ;
;                                             ;                      ;
; Total LABs:  partially or completely used   ; 70 / 1,395 ( 5 % )   ;
; Virtual pins                                ; 0                    ;
; I/O pins                                    ; 24 / 154 ( 16 % )    ;
;     -- Clock pins                           ; 3 / 7 ( 43 % )       ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )        ;
;                                             ;                      ;
; Global signals                              ; 6                    ;
; M9Ks                                        ; 0 / 66 ( 0 % )       ;
; Total block memory bits                     ; 0 / 608,256 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 608,256 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )      ;
; PLLs                                        ; 1 / 4 ( 25 % )       ;
; Global clocks                               ; 6 / 20 ( 30 % )      ;
; JTAGs                                       ; 0 / 1 ( 0 % )        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )        ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )        ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )        ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%         ;
; Peak interconnect usage (total/H/V)         ; 10% / 9% / 11%       ;
; Maximum fan-out                             ; 189                  ;
; Highest non-global fan-out                  ; 189                  ;
; Total fan-out                               ; 3645                 ;
; Average fan-out                             ; 3.09                 ;
+---------------------------------------------+----------------------+
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041
*  Register count does not include registers inside RAM blocks or DSP blocks.



<<<<<<< HEAD
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                 ;
+---------------------------------------------+---------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                 ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                   ; Low                            ; Low                            ;
;                                             ;                     ;                       ;                                ;                                ;
; Total logic elements                        ; 7 / 22320 ( < 1 % ) ; 141 / 22320 ( < 1 % ) ; 602 / 22320 ( 3 % )            ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 7                   ; 55                    ; 91                             ; 0                              ;
;     -- Register only                        ; 0                   ; 22                    ; 275                            ; 0                              ;
;     -- Combinational with a register        ; 0                   ; 64                    ; 236                            ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                       ;                                ;                                ;
;     -- 4 input functions                    ; 2                   ; 51                    ; 117                            ; 0                              ;
;     -- 3 input functions                    ; 2                   ; 30                    ; 118                            ; 0                              ;
;     -- <=2 input functions                  ; 3                   ; 38                    ; 92                             ; 0                              ;
;     -- Register only                        ; 0                   ; 22                    ; 275                            ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Logic elements by mode                      ;                     ;                       ;                                ;                                ;
;     -- normal mode                          ; 7                   ; 111                   ; 271                            ; 0                              ;
;     -- arithmetic mode                      ; 0                   ; 8                     ; 56                             ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Total registers                             ; 0                   ; 86                    ; 511                            ; 0                              ;
;     -- Dedicated logic registers            ; 0 / 22320 ( 0 % )   ; 86 / 22320 ( < 1 % )  ; 511 / 22320 ( 2 % )            ; 0 / 22320 ( 0 % )              ;
;                                             ;                     ;                       ;                                ;                                ;
; Total LABs:  partially or completely used   ; 2 / 1395 ( < 1 % )  ; 13 / 1395 ( < 1 % )   ; 43 / 1395 ( 3 % )              ; 0 / 1395 ( 0 % )               ;
;                                             ;                     ;                       ;                                ;                                ;
; Virtual pins                                ; 0                   ; 0                     ; 0                              ; 0                              ;
; I/O pins                                    ; 20                  ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )     ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 0                   ; 0                     ; 69632                          ; 0                              ;
; Total RAM block bits                        ; 0                   ; 0                     ; 82944                          ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )     ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 0 / 66 ( 0 % )      ; 0 / 66 ( 0 % )        ; 9 / 66 ( 13 % )                ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 1 / 24 ( 4 % )      ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ; 0 / 24 ( 0 % )                 ;
;                                             ;                     ;                       ;                                ;                                ;
; Connections                                 ;                     ;                       ;                                ;                                ;
;     -- Input Connections                    ; 1                   ; 127                   ; 678                            ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 96                    ; 556                            ; 0                              ;
;     -- Output Connections                   ; 685                 ; 120                   ; 1                              ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 119                   ; 0                              ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Internal Connections                        ;                     ;                       ;                                ;                                ;
;     -- Total Connections                    ; 749                 ; 778                   ; 3002                           ; 5                              ;
;     -- Registered Connections               ; 0                   ; 545                   ; 1613                           ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; External Connections                        ;                     ;                       ;                                ;                                ;
;     -- Top                                  ; 0                   ; 119                   ; 567                            ; 0                              ;
;     -- sld_hub:auto_hub                     ; 119                 ; 16                    ; 112                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 567                 ; 112                   ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                     ; 0                              ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Partition Interface                         ;                     ;                       ;                                ;                                ;
;     -- Input Ports                          ; 7                   ; 19                    ; 91                             ; 0                              ;
;     -- Output Ports                         ; 17                  ; 37                    ; 44                             ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                     ; 0                              ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Registered Ports                            ;                     ;                       ;                                ;                                ;
;     -- Registered Input Ports               ; 0                   ; 4                     ; 22                             ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 26                    ; 35                             ; 0                              ;
;                                             ;                     ;                       ;                                ;                                ;
; Port Connectivity                           ;                     ;                       ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 1                     ; 35                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 1                     ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                     ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 1                     ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 2                     ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 15                    ; 35                             ; 0                              ;
+---------------------------------------------+---------------------+-----------------------+--------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; X[0] ; A2    ; 8        ; 7            ; 34           ; 7            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[1] ; F3    ; 1        ; 0            ; 26           ; 14           ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[2] ; K2    ; 2        ; 0            ; 12           ; 0            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; X[3] ; G2    ; 1        ; 0            ; 23           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Y1[0] ; D5    ; 8        ; 5            ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y1[1] ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y1[2] ; G5    ; 1        ; 0            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y1[3] ; G1    ; 1        ; 0            ; 23           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y2[0] ; D3    ; 8        ; 1            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y2[1] ; B4    ; 8        ; 7            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y2[2] ; F2    ; 1        ; 0            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y2[3] ; F1    ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y3[0] ; C3    ; 8        ; 1            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y3[1] ; C2    ; 1        ; 0            ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y3[2] ; L1    ; 2        ; 0            ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y3[3] ; J2    ; 2        ; 0            ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y4[0] ; B3    ; 8        ; 3            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y4[1] ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y4[2] ; K1    ; 2        ; 0            ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y4[3] ; J1    ; 2        ; 0            ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11          ; Use as regular IO        ; Y2[1]                   ; Dual Purpose Pin          ;
; B3       ; DATA12, DQS1T/CQ1T#,CDPCLK7 ; Use as regular IO        ; Y4[0]                   ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 13 / 14 ( 93 % ) ; 2.5V          ; --           ;
; 2        ; 5 / 16 ( 31 % )  ; 2.5V          ; --           ;
; 3        ; 0 / 25 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 20 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 18 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 1 / 13 ( 8 % )   ; 2.5V          ; --           ;
; 7        ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 6 / 24 ( 25 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+
=======
+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 879 / 22320 ( 4 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 634                 ; 0                              ;
;     -- Register only                        ; 40                  ; 0                              ;
;     -- Combinational with a register        ; 205                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 503                 ; 0                              ;
;     -- 3 input functions                    ; 107                 ; 0                              ;
;     -- <=2 input functions                  ; 229                 ; 0                              ;
;     -- Register only                        ; 40                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 804                 ; 0                              ;
;     -- arithmetic mode                      ; 35                  ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 245                 ; 0                              ;
;     -- Dedicated logic registers            ; 245 / 22320 ( 1 % ) ; 0 / 22320 ( 0 % )              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 70 / 1395 ( 5 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 24                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )     ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 0                   ; 0                              ;
; Total RAM block bits                        ; 0                   ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )       ; 1 / 4 ( 25 % )                 ;
; Clock control block                         ; 3 / 24 ( 12 % )     ; 3 / 24 ( 12 % )                ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 138                 ; 2                              ;
;     -- Registered Input Connections         ; 136                 ; 0                              ;
;     -- Output Connections                   ; 2                   ; 138                            ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 3636                ; 149                            ;
;     -- Registered Connections               ; 1460                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 140                            ;
;     -- hard_block:auto_generated_inst       ; 140                 ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 5                   ; 2                              ;
;     -- Output Ports                         ; 19                  ; 3                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; ADC_DOUT     ; A9    ; 7        ; 25           ; 34           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; CLK          ; R8    ; 3        ; 27           ; 0            ; 21           ; 104                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Reset1       ; J15   ; 5        ; 53           ; 14           ; 0            ; 189                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SENSOR_LINEA ; B8    ; 8        ; 25           ; 34           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SENSOR_MURO  ; A8    ; 8        ; 25           ; 34           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CS_N    ; A10   ; 7        ; 34           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_DIN     ; B10   ; 7        ; 34           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_SCLK    ; B14   ; 7        ; 45           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CUENTAA     ; D8    ; 8        ; 23           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; GIROO       ; R11   ; 4        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MD0         ; T15   ; 4        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MD1         ; F13   ; 6        ; 53           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MI0         ; T13   ; 4        ; 40           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MI1         ; T14   ; 4        ; 45           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MUROO       ; C9    ; 7        ; 31           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SENTIDOO    ; J13   ; 5        ; 53           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; VELD        ; R13   ; 4        ; 40           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VELI        ; T12   ; 4        ; 36           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pos_act[0]  ; G15   ; 6        ; 53           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pos_act[1]  ; F9    ; 7        ; 34           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pos_act[2]  ; E9    ; 7        ; 29           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; pos_act[3]  ; G16   ; 6        ; 53           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sent_act[0] ; D9    ; 7        ; 31           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sent_act[1] ; C8    ; 8        ; 23           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn                     ; Use as regular IO        ; Reset1                  ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R5n, INIT_DONE                    ; Use as regular IO        ; pos_act[3]              ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R5p, CRC_ERROR                    ; Use as regular IO        ; pos_act[0]              ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R4n, nCEO                         ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO        ; pos_act[1]              ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T16n, PADD5                       ; Use as regular IO        ; ADC_CS_N                ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T16p, PADD6                       ; Use as regular IO        ; ADC_DIN                 ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7                       ; Use as regular IO        ; MUROO                   ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                       ; Use as regular IO        ; sent_act[0]             ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; pos_act[2]              ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; sent_act[1]             ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 4 / 14 ( 29 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 16 ( 0 % )  ; 2.5V          ; --           ;
; 3        ; 1 / 25 ( 4 % )  ; 2.5V          ; --           ;
; 4        ; 6 / 20 ( 30 % ) ; 2.5V          ; --           ;
; 5        ; 2 / 18 ( 11 % ) ; 2.5V          ; --           ;
; 6        ; 4 / 13 ( 31 % ) ; 2.5V          ; --           ;
; 7        ; 8 / 24 ( 33 % ) ; 2.5V          ; --           ;
; 8        ; 4 / 24 ( 17 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; X[0]                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; SENSOR_MURO                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 209        ; 7        ; ADC_DOUT                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 198        ; 7        ; ADC_CS_N                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 188        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; Y1[1]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; Y4[0]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 237        ; 8        ; Y2[1]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; SENSOR_LINEA                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; ADC_DIN                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; ADC_SCLK                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; Y3[1]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C3       ; 245        ; 8        ; Y3[0]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; sent_act[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 200        ; 7        ; MUROO                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; Y4[1]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; Y2[0]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; Y1[0]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; CUENTAA                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 201        ; 7        ; sent_act[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; pos_act[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; Y2[3]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F2       ; 13         ; 1        ; Y2[2]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F3       ; 8          ; 1        ; X[1]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; pos_act[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; MD1                                                       ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; Y1[3]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 15         ; 1        ; X[3]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; Y1[2]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; pos_act[0]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 159        ; 6        ; pos_act[3]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; Y4[3]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 29         ; 2        ; Y3[3]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
<<<<<<< HEAD
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; Y4[2]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 36         ; 2        ; X[2]                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
=======
; J13      ; 146        ; 5        ; SENTIDOO                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; Reset1                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
<<<<<<< HEAD
; L1       ; 39         ; 2        ; Y3[2]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
=======
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; CLK                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; GIROO                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
<<<<<<< HEAD
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
=======
; R13      ; 107        ; 4        ; VELD                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; VELI                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 108        ; 4        ; MI0                                                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 115        ; 4        ; MI1                                                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 116        ; 4        ; MD0                                                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


<<<<<<< HEAD
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |seleccionadores_mux                                                                                    ; 750 (7)     ; 597 (0)                   ; 0 (0)         ; 69632       ; 9    ; 0            ; 0       ; 0         ; 20   ; 0            ; 153 (7)      ; 297 (0)           ; 300 (0)          ; |seleccionadores_mux                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 141 (1)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (1)       ; 22 (0)            ; 64 (0)           ; |seleccionadores_mux|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 140 (99)    ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (41)      ; 22 (22)           ; 64 (39)          ; |seleccionadores_mux|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |seleccionadores_mux|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |seleccionadores_mux|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 602 (35)    ; 511 (34)                  ; 0 (0)         ; 69632       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (1)       ; 275 (18)          ; 236 (0)          ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 583 (0)     ; 477 (0)                   ; 0 (0)         ; 69632       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 257 (0)           ; 236 (0)          ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 583 (117)   ; 477 (104)                 ; 0 (0)         ; 69632       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (13)      ; 257 (95)          ; 236 (8)          ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 78 (76)     ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 51 (51)           ; 26 (0)           ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_tsc:auto_generated|                                                              ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 69632       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_8124:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 69632       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 1 (1)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 115 (115)   ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (44)      ; 20 (20)           ; 51 (51)          ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 122 (1)     ; 101 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 80 (0)            ; 37 (1)           ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 101 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 67 (0)            ; 34 (0)           ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 51 (51)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 50 (50)           ; 1 (1)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 51 (0)      ; 34 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 34 (0)           ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 16 (6)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 9 (0)             ; 2 (1)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 106 (10)    ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (10)      ; 0 (0)             ; 90 (0)           ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_hgi:auto_generated|                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (0)           ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_m9j:auto_generated|                                                             ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_ggi:auto_generated|                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |seleccionadores_mux|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                   ;
+-------+----------+---------------+---------------+-----------------------+-----+------+
; Name  ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------+----------+---------------+---------------+-----------------------+-----+------+
; Y1[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y1[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y1[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y1[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y2[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y2[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y2[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y2[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y3[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y3[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y3[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y3[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y4[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y4[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y4[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y4[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; X[0]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; X[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; X[2]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; X[3]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; X[0]                ;                   ;         ;
;      - Add0~0       ; 1                 ; 6       ;
;      - Add0~1       ; 1                 ; 6       ;
;      - Add0~2       ; 1                 ; 6       ;
;      - Add1~0       ; 1                 ; 6       ;
;      - Add1~1       ; 1                 ; 6       ;
;      - Y3[0]~output ; 1                 ; 6       ;
;      - Y4[0]~output ; 1                 ; 6       ;
;      - Y2[0]~output ; 1                 ; 6       ;
;      - Y1[0]~output ; 1                 ; 6       ;
; X[1]                ;                   ;         ;
;      - Add0~0       ; 0                 ; 6       ;
;      - Add0~1       ; 0                 ; 6       ;
;      - Add0~2       ; 0                 ; 6       ;
;      - Add1~0       ; 0                 ; 6       ;
;      - Add1~1       ; 0                 ; 6       ;
;      - Y3[1]~output ; 0                 ; 6       ;
;      - Y4[1]~output ; 0                 ; 6       ;
; X[2]                ;                   ;         ;
;      - Add0~1       ; 0                 ; 6       ;
;      - Add0~2       ; 0                 ; 6       ;
;      - Add1~0       ; 0                 ; 6       ;
;      - Add1~1       ; 0                 ; 6       ;
;      - Add2~0       ; 0                 ; 6       ;
;      - Y4[2]~output ; 0                 ; 6       ;
;      - Y3[2]~output ; 0                 ; 6       ;
; X[3]                ;                   ;         ;
;      - Add0~2       ; 0                 ; 6       ;
;      - Add1~1       ; 0                 ; 6       ;
;      - Add2~0       ; 0                 ; 6       ;
+---------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; QIC_SIGNALTAP_GND                                                                                                                                                                                                                                                                                   ; LCCOMB_X29_Y13_N16 ; 301     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y17_N0     ; 315     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y17_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                               ; FF_X29_Y20_N23     ; 22      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                    ; LCCOMB_X28_Y18_N2  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                      ; LCCOMB_X28_Y18_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                    ; LCCOMB_X29_Y20_N10 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                       ; LCCOMB_X28_Y19_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                      ; LCCOMB_X28_Y19_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                       ; LCCOMB_X28_Y20_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                         ; FF_X28_Y23_N9      ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                         ; FF_X28_Y23_N31     ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                         ; LCCOMB_X29_Y23_N18 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18                                                                                                                                                                                                                  ; LCCOMB_X28_Y19_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                                  ; LCCOMB_X27_Y18_N30 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                 ; LCCOMB_X28_Y19_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                            ; LCCOMB_X27_Y19_N20 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                            ; LCCOMB_X28_Y19_N12 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                    ; FF_X29_Y19_N15     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                   ; FF_X30_Y19_N1      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                    ; FF_X29_Y19_N27     ; 41      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ; FF_X29_Y20_N13     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                             ; LCCOMB_X29_Y19_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ; FF_X27_Y20_N25     ; 22      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; LCCOMB_X24_Y25_N2  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; LCCOMB_X24_Y25_N28 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; FF_X24_Y25_N5      ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; LCCOMB_X32_Y25_N26 ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                               ; FF_X29_Y17_N13     ; 216     ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                          ; LCCOMB_X32_Y25_N22 ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; LCCOMB_X32_Y25_N2  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                               ; LCCOMB_X28_Y26_N8  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; LCCOMB_X29_Y17_N22 ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4]~0 ; LCCOMB_X29_Y17_N28 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4]~0                ; LCCOMB_X28_Y26_N28 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                   ; LCCOMB_X29_Y26_N2  ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; LCCOMB_X29_Y17_N18 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~11                                                                                                                                                     ; LCCOMB_X27_Y23_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~11                                                                                                                                                ; LCCOMB_X27_Y23_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; LCCOMB_X30_Y23_N20 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; LCCOMB_X30_Y23_N18 ; 77      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y17_N0 ; 315     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X29_Y17_N13 ; 216     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                               ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; QIC_SIGNALTAP_GND                                                                                                                                                                                                                                                                                                                                  ; 335     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                      ; 77      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                   ; 41      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                        ; 31      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                   ; 31      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                           ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr~0                                                                                                                                                                                                                                  ; 27      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                         ; 26      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                                                                               ; 26      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                              ; 25      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                              ; 25      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                               ; 25      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                ; 23      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                       ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                  ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                              ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                            ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0                                                                                                                                      ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                           ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                  ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~8                                                                                                                                                                                    ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                                                                       ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                   ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                   ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                        ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                                                                          ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                                                                                                                 ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                          ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                    ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                          ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]~1                                                                                                                                                                               ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                  ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                                       ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                       ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                       ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                        ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                        ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                        ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                        ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                        ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                        ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                        ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                        ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                        ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                        ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]                                                                          ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]                                                                          ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]                                                                           ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]                                                                           ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]                                                                           ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]                                                                           ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]                                                                           ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]                                                                           ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]                                                                           ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]                                                                           ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]                                                                           ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]                                                                           ; 10      ;
; X[0]~input                                                                                                                                                                                                                                                                                                                                         ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                    ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                    ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                    ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                                                                      ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                          ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                        ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                    ; 8       ;
; X[2]~input                                                                                                                                                                                                                                                                                                                                         ; 7       ;
; X[1]~input                                                                                                                                                                                                                                                                                                                                         ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                                    ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                                                                        ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                  ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                          ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                          ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                    ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                                                                 ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                        ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                     ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                              ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4]~0                                                ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4]~0                                                               ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                                 ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3                                                                                                                                                                                    ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                                                                     ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18                                                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                              ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~11                                                                                                                                                                                               ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~11                                                                                                                                                                                                    ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~8                                                                                                                                                                                                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~7                                                                                                                                                                                    ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                                                                    ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8                                                                                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                              ; 4       ;
; X[3]~input                                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~11                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~10                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~4                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~0                                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[1]                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[2]                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[3]                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[4]                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[0]                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[2]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[1]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[3]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4]                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[0]                                                                 ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address~0                                                                                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~1                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~0                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~1                                                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~0                                                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~1                                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~22                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~20                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~18                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~16                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~14                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~12                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~10                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~8                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~6                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~4                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~2                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~0                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~4                                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5                                                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4                                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                   ; 2       ;
; Add2~0                                                                                                                                                                                                                                                                                                                                             ; 2       ;
; Add0~0                                                                                                                                                                                                                                                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]~feeder                                                                                                                                                                                                          ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~feeder                                                                                                                                                                    ; 1       ;
; altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                          ; 1       ;
; altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                          ; 1       ;
; altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                          ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~0                                                                                                                                                                                                          ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~18                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~13                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~12                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~10                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~16                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~15                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~14                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~13                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~12                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~11                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~10                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~9                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~8                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~7                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~6                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~5                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~4                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~3                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0                                                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~2                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~0                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0                                                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[24]~24                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~24                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[23]~23                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~24                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~23                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[22]~22                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~23                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~22                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[21]~21                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~22                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~21                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[20]~20                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~21                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~20                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[19]~19                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~20                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~19                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[18]~18                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~19                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~18                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[17]~17                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~18                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~17                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[16]~16                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~17                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~16                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[15]~15                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~16                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~17                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~15                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[14]~14                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~15                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~16                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~14                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[13]~13                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~14                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~15                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~13                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[12]~12                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~13                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~14                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~12                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[11]~11                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~12                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~13                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~11                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[10]~10                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~11                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~12                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~10                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[9]~9                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~10                                                                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~11                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~9                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[8]~8                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~9                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~10                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~8                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[7]~7                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~8                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~9                                                                                                                                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~7                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[6]~6                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~7                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~8                                                                                                                                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~6                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[5]~5                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~6                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~7                                                                                                                                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~5                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[4]~4                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~5                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~6                                                                                                                                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~4                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[3]~3                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~4                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~5                                                                                                                                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~10                                                                                                                                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~9                                                                                                                                                                                                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~3                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[2]~2                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~3                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~4                                                                                                                                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run~0                                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~8                                                                                                                                                                                                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~7                                                                                                                                                                                                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~9                                                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~2                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[1]~1                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~2                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~37                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~34                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~31                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~28                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~25                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~22                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~19                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~16                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~13                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~10                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~7                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~4                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~0                                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~4                                                                                                                                                                         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~2                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~3                                                                                                                                                                         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~2                                                                                                                                                                         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~1                                                                                                                                                                         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~0                                                                                                                                                                         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~1                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff~0                                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5                                                                                                                         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4                                                                                                                         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3                                                                                                                         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2                                                                                                                         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1                                                                                                                         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0                                                                                                                         ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~6                                                                                                                                                                                                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~5                                                                                                                                                                                                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|Add0~1                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|Add0~0                                                                                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1                                                                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~4                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0                                                                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~1                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated|result_node[0]~0                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~1                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0                                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~3                                                                                                                                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|collecting_post_data_var~0                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~6                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~5                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~3                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~2                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~1                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~0                                                                                                                                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff~0                                                                                                                                                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~3                                                                                                                                                                                                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~2                                                                                                                                                                                                        ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~0                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~0                                                                                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0                                                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out~0                                                                                                                                                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~2                                                                                                                                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                         ; 1       ;
; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo~4                                                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo~3                                                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo~2                                                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo~1                                                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo~0                                                                                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a16                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a15                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a14                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a13                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a12                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a11                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a10                                                                                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a9                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a8                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a7                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a6                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a5                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a4                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita11                                                                          ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita10~COUT                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita10                                                                          ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita9~COUT                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita9                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita8~COUT                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita8                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita7~COUT                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita7                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita6~COUT                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita6                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita5~COUT                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita5                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita4~COUT                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita4                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita3~COUT                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita3                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita2~COUT                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita2                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita1~COUT                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita1                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita0~COUT                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_comb_bita0                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a3                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a2                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_comb_bita4~0                                                ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_comb_bita4~COUT                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_comb_bita4                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_comb_bita3~COUT                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_comb_bita3                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_comb_bita2~COUT                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_comb_bita2                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_comb_bita1~COUT                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_comb_bita1                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_comb_bita0~COUT                                             ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_comb_bita0                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a1                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ram_block1a0                                                                                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_comb_bita0~0                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_comb_bita0~COUT                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_comb_bita0                                                                    ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]~34                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~35                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]~33                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]~32                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~33                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~32                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]~31                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]~30                                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~30                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~29                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]~29                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]~28                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~27                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~26                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]~27                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]~26                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~24                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~23                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]~25                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]~24                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~21                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~20                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]~23                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]~22                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~18                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~17                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]~21                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]~20                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~15                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~14                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]~19                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]~18                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~12                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~11                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]~17                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]~16                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~9                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~8                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]~15                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]~14                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~6                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~5                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]~13                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]~12                                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~3                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~2                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~1                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~0                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~21                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~19                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~17                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~15                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~13                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~11                                                                                                                                                                                     ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~9                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~7                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~5                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~3                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~1                                                                                                                                                                                      ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_comb_bita4~0                                                               ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_comb_bita4~COUT                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_comb_bita4                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_comb_bita3~COUT                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_comb_bita3                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_comb_bita2~COUT                                                            ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 4096         ; 17           ; 4096         ; 17           ; yes                    ; no                      ; yes                    ; no                      ; 69632 ; 4096                        ; 17                          ; 4096                        ; 17                          ; 69632               ; 9    ; None ; M9K_X33_Y13_N0, M9K_X33_Y15_N0, M9K_X33_Y18_N0, M9K_X33_Y19_N0, M9K_X33_Y14_N0, M9K_X33_Y17_N0, M9K_X33_Y16_N0, M9K_X22_Y16_N0, M9K_X22_Y15_N0 ; Don't care           ; Old data        ; Old data        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


=======
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                        ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Name                          ; algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated|pll1 ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; inst33|inst3|inst4|altpll_component|auto_generated|pll1                                                            ;
; PLL mode                      ; Normal                                                                                                             ;
; Compensate clock              ; clock0                                                                                                             ;
; Compensated input/output pins ; --                                                                                                                 ;
; Switchover type               ; --                                                                                                                 ;
; Input frequency 0             ; 50.0 MHz                                                                                                           ;
; Input frequency 1             ; --                                                                                                                 ;
; Nominal PFD frequency         ; 25.0 MHz                                                                                                           ;
; Nominal VCO frequency         ; 325.0 MHz                                                                                                          ;
; VCO post scale K counter      ; 2                                                                                                                  ;
; VCO frequency control         ; Auto                                                                                                               ;
; VCO phase shift step          ; 384 ps                                                                                                             ;
; VCO multiply                  ; --                                                                                                                 ;
; VCO divide                    ; --                                                                                                                 ;
; Freq min lock                 ; 46.16 MHz                                                                                                          ;
; Freq max lock                 ; 100.03 MHz                                                                                                         ;
; M VCO Tap                     ; 0                                                                                                                  ;
; M Initial                     ; 1                                                                                                                  ;
; M value                       ; 13                                                                                                                 ;
; N value                       ; 2                                                                                                                  ;
; Charge pump current           ; setting 1                                                                                                          ;
; Loop filter resistance        ; setting 27                                                                                                         ;
; Loop filter capacitance       ; setting 0                                                                                                          ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                                 ;
; Bandwidth type                ; Medium                                                                                                             ;
; Real time reconfigurable      ; Off                                                                                                                ;
; Scan chain MIF file           ; --                                                                                                                 ;
; Preserve PLL counter order    ; Off                                                                                                                ;
; PLL location                  ; PLL_4                                                                                                              ;
; Inclk0 signal                 ; CLK                                                                                                                ;
; Inclk1 signal                 ; --                                                                                                                 ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                      ;
; Inclk1 signal type            ; --                                                                                                                 ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------------------+
; Name                                                                                                                                      ; Output Clock ; Mult ; Div  ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------------------+
; algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0]            ; clock0       ; 1    ; 50   ; 1.0 MHz          ; 0 (0 ps)    ; 0.14 (384 ps)    ; 50/50      ; C0      ; 325           ; 163/162 Odd  ; --            ; 1       ; 0       ; inst33|inst3|inst4|altpll_component|auto_generated|pll1|clk[0] ;
; algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1]            ; clock1       ; 1    ; 1250 ; 0.04 MHz         ; 0 (0 ps)    ; 0.14 (384 ps)    ; 75/25      ; C2      ; 325           ; 244/81 Even  ; C1            ; 1       ; 0       ; inst33|inst3|inst4|altpll_component|auto_generated|pll1|clk[1] ;
; algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[2]            ; clock2       ; 1    ; 5000 ; 0.01 MHz         ; 0 (0 ps)    ; 0.09 (384 ps)    ; 50/50      ; C4      ; 500           ; 250/250 Even ; C3            ; 1       ; 0       ; inst33|inst3|inst4|altpll_component|auto_generated|pll1|clk[2] ;
; algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[2]~cascade_in ; --           ; --   ; --   ; --               ; --          ; --               ; --         ; C3      ; 65            ; 32/33 Odd    ; --            ; 1       ; 0       ;                                                                ;
; algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1]~cascade_in ; --           ; --   ; --   ; --               ; --          ; --               ; --         ; C1      ; 25            ; 12/13 Odd    ; --            ; 1       ; 0       ;                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                     ; Library Name ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Matriz_ubicacion                                  ; 879 (1)     ; 245 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 24   ; 0            ; 634 (1)      ; 40 (0)            ; 205 (0)          ; |Matriz_ubicacion                                                                                                                       ; work         ;
;    |AntiRebote:inst28|                             ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 3 (3)             ; 10 (10)          ; |Matriz_ubicacion|AntiRebote:inst28                                                                                                     ; work         ;
;    |Celda:inst10|                                  ; 52 (0)      ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (0)       ; 0 (0)             ; 7 (0)            ; |Matriz_ubicacion|Celda:inst10                                                                                                          ; work         ;
;       |DFF_fijo:inst11|                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst10|DFF_fijo:inst11                                                                                          ; work         ;
;       |DFF_fijo:inst3|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst10|DFF_fijo:inst3                                                                                           ; work         ;
;       |DFF_fijo:inst5|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst10|DFF_fijo:inst5                                                                                           ; work         ;
;       |DFF_fijo:inst8|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst10|DFF_fijo:inst8                                                                                           ; work         ;
;       |Min_Vector:inst|                            ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst10|Min_Vector:inst                                                                                          ; work         ;
;       |busmux:inst17|                              ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst10|busmux:inst17                                                                                            ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst10|busmux:inst17|lpm_mux:$00000                                                                             ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst10|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated                                                      ; work         ;
;       |busmux:inst6|                               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst10|busmux:inst6                                                                                             ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst10|busmux:inst6|lpm_mux:$00000                                                                              ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst10|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated                                                       ; work         ;
;       |busmux:inst7|                               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst10|busmux:inst7                                                                                             ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst10|busmux:inst7|lpm_mux:$00000                                                                              ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst10|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated                                                       ; work         ;
;       |busmux:inst9|                               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst10|busmux:inst9                                                                                             ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst10|busmux:inst9|lpm_mux:$00000                                                                              ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst10|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated                                                       ; work         ;
;       |latcheo_salida:inst2|                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Matriz_ubicacion|Celda:inst10|latcheo_salida:inst2                                                                                     ; work         ;
;       |sumador_3_bits:inst16|                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst10|sumador_3_bits:inst16                                                                                    ; work         ;
;    |Celda:inst11|                                  ; 30 (0)      ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 8 (0)            ; |Matriz_ubicacion|Celda:inst11                                                                                                          ; work         ;
;       |DFF_fijo:inst11|                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst11|DFF_fijo:inst11                                                                                          ; work         ;
;       |DFF_fijo:inst3|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst11|DFF_fijo:inst3                                                                                           ; work         ;
;       |DFF_fijo:inst5|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst11|DFF_fijo:inst5                                                                                           ; work         ;
;       |DFF_fijo:inst8|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst11|DFF_fijo:inst8                                                                                           ; work         ;
;       |Min_Vector:inst|                            ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst11|Min_Vector:inst                                                                                          ; work         ;
;       |busmux:inst17|                              ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |Matriz_ubicacion|Celda:inst11|busmux:inst17                                                                                            ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |Matriz_ubicacion|Celda:inst11|busmux:inst17|lpm_mux:$00000                                                                             ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst11|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated                                                      ; work         ;
;       |busmux:inst6|                               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst11|busmux:inst6                                                                                             ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst11|busmux:inst6|lpm_mux:$00000                                                                              ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst11|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated                                                       ; work         ;
;       |busmux:inst9|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst11|busmux:inst9                                                                                             ; work         ;
;          |lpm_mux:$00000|                          ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst11|busmux:inst9|lpm_mux:$00000                                                                              ; work         ;
;             |mux_9rc:auto_generated|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst11|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated                                                       ; work         ;
;       |latcheo_salida:inst2|                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Matriz_ubicacion|Celda:inst11|latcheo_salida:inst2                                                                                     ; work         ;
;       |sumador_3_bits:inst16|                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst11|sumador_3_bits:inst16                                                                                    ; work         ;
;    |Celda:inst12|                                  ; 20 (0)      ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 7 (0)            ; |Matriz_ubicacion|Celda:inst12                                                                                                          ; work         ;
;       |DFF_fijo:inst11|                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst12|DFF_fijo:inst11                                                                                          ; work         ;
;       |DFF_fijo:inst3|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst12|DFF_fijo:inst3                                                                                           ; work         ;
;       |DFF_fijo:inst5|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst12|DFF_fijo:inst5                                                                                           ; work         ;
;       |DFF_fijo:inst8|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst12|DFF_fijo:inst8                                                                                           ; work         ;
;       |Min_Vector:inst|                            ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst12|Min_Vector:inst                                                                                          ; work         ;
;       |busmux:inst17|                              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst12|busmux:inst17                                                                                            ; work         ;
;          |lpm_mux:$00000|                          ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst12|busmux:inst17|lpm_mux:$00000                                                                             ; work         ;
;             |mux_9rc:auto_generated|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst12|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated                                                      ; work         ;
;       |busmux:inst7|                               ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst12|busmux:inst7                                                                                             ; work         ;
;          |lpm_mux:$00000|                          ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst12|busmux:inst7|lpm_mux:$00000                                                                              ; work         ;
;             |mux_9rc:auto_generated|               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst12|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated                                                       ; work         ;
;       |latcheo_salida:inst2|                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Matriz_ubicacion|Celda:inst12|latcheo_salida:inst2                                                                                     ; work         ;
;       |sumador_3_bits:inst16|                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Matriz_ubicacion|Celda:inst12|sumador_3_bits:inst16                                                                                    ; work         ;
;    |Celda:inst13|                                  ; 35 (0)      ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 0 (0)             ; 7 (0)            ; |Matriz_ubicacion|Celda:inst13                                                                                                          ; work         ;
;       |DFF_fijo:inst11|                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst13|DFF_fijo:inst11                                                                                          ; work         ;
;       |DFF_fijo:inst3|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst13|DFF_fijo:inst3                                                                                           ; work         ;
;       |DFF_fijo:inst5|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst13|DFF_fijo:inst5                                                                                           ; work         ;
;       |DFF_fijo:inst8|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst13|DFF_fijo:inst8                                                                                           ; work         ;
;       |Min_Vector:inst|                            ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst13|Min_Vector:inst                                                                                          ; work         ;
;       |busmux:inst17|                              ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst13|busmux:inst17                                                                                            ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst13|busmux:inst17|lpm_mux:$00000                                                                             ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst13|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated                                                      ; work         ;
;       |busmux:inst7|                               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst13|busmux:inst7                                                                                             ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst13|busmux:inst7|lpm_mux:$00000                                                                              ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst13|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated                                                       ; work         ;
;       |busmux:inst9|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst13|busmux:inst9                                                                                             ; work         ;
;          |lpm_mux:$00000|                          ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst13|busmux:inst9|lpm_mux:$00000                                                                              ; work         ;
;             |mux_9rc:auto_generated|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst13|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated                                                       ; work         ;
;       |latcheo_salida:inst2|                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Matriz_ubicacion|Celda:inst13|latcheo_salida:inst2                                                                                     ; work         ;
;       |sumador_3_bits:inst16|                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst13|sumador_3_bits:inst16                                                                                    ; work         ;
;    |Celda:inst14|                                  ; 34 (0)      ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 7 (0)            ; |Matriz_ubicacion|Celda:inst14                                                                                                          ; work         ;
;       |DFF_fijo:inst11|                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst14|DFF_fijo:inst11                                                                                          ; work         ;
;       |DFF_fijo:inst3|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst14|DFF_fijo:inst3                                                                                           ; work         ;
;       |DFF_fijo:inst5|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst14|DFF_fijo:inst5                                                                                           ; work         ;
;       |DFF_fijo:inst8|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst14|DFF_fijo:inst8                                                                                           ; work         ;
;       |Min_Vector:inst|                            ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst14|Min_Vector:inst                                                                                          ; work         ;
;       |busmux:inst17|                              ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst14|busmux:inst17                                                                                            ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst14|busmux:inst17|lpm_mux:$00000                                                                             ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst14|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated                                                      ; work         ;
;       |busmux:inst7|                               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst14|busmux:inst7                                                                                             ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst14|busmux:inst7|lpm_mux:$00000                                                                              ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst14|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated                                                       ; work         ;
;       |busmux:inst9|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst14|busmux:inst9                                                                                             ; work         ;
;          |lpm_mux:$00000|                          ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst14|busmux:inst9|lpm_mux:$00000                                                                              ; work         ;
;             |mux_9rc:auto_generated|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst14|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated                                                       ; work         ;
;       |latcheo_salida:inst2|                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Matriz_ubicacion|Celda:inst14|latcheo_salida:inst2                                                                                     ; work         ;
;       |sumador_3_bits:inst16|                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Matriz_ubicacion|Celda:inst14|sumador_3_bits:inst16                                                                                    ; work         ;
;    |Celda:inst15|                                  ; 16 (0)      ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 8 (0)            ; |Matriz_ubicacion|Celda:inst15                                                                                                          ; work         ;
;       |DFF_fijo:inst11|                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst15|DFF_fijo:inst11                                                                                          ; work         ;
;       |DFF_fijo:inst3|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst15|DFF_fijo:inst3                                                                                           ; work         ;
;       |DFF_fijo:inst5|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst15|DFF_fijo:inst5                                                                                           ; work         ;
;       |DFF_fijo:inst8|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst15|DFF_fijo:inst8                                                                                           ; work         ;
;       |Min_Vector:inst|                            ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst15|Min_Vector:inst                                                                                          ; work         ;
;       |busmux:inst17|                              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |Matriz_ubicacion|Celda:inst15|busmux:inst17                                                                                            ; work         ;
;          |lpm_mux:$00000|                          ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |Matriz_ubicacion|Celda:inst15|busmux:inst17|lpm_mux:$00000                                                                             ; work         ;
;             |mux_9rc:auto_generated|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst15|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated                                                      ; work         ;
;       |latcheo_salida:inst2|                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Matriz_ubicacion|Celda:inst15|latcheo_salida:inst2                                                                                     ; work         ;
;       |sumador_3_bits:inst16|                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Matriz_ubicacion|Celda:inst15|sumador_3_bits:inst16                                                                                    ; work         ;
;    |Celda:inst1|                                   ; 37 (0)      ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 1 (0)             ; 6 (0)            ; |Matriz_ubicacion|Celda:inst1                                                                                                           ; work         ;
;       |DFF_fijo:inst11|                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst1|DFF_fijo:inst11                                                                                           ; work         ;
;       |DFF_fijo:inst3|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst1|DFF_fijo:inst3                                                                                            ; work         ;
;       |DFF_fijo:inst5|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst1|DFF_fijo:inst5                                                                                            ; work         ;
;       |DFF_fijo:inst8|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst1|DFF_fijo:inst8                                                                                            ; work         ;
;       |Min_Vector:inst|                            ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst1|Min_Vector:inst                                                                                           ; work         ;
;       |busmux:inst6|                               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst1|busmux:inst6                                                                                              ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst1|busmux:inst6|lpm_mux:$00000                                                                               ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst1|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated                                                        ; work         ;
;       |busmux:inst7|                               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst1|busmux:inst7                                                                                              ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst1|busmux:inst7|lpm_mux:$00000                                                                               ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst1|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated                                                        ; work         ;
;       |busmux:inst9|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst1|busmux:inst9                                                                                              ; work         ;
;          |lpm_mux:$00000|                          ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst1|busmux:inst9|lpm_mux:$00000                                                                               ; work         ;
;             |mux_9rc:auto_generated|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst1|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated                                                        ; work         ;
;       |latcheo_salida:inst2|                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |Matriz_ubicacion|Celda:inst1|latcheo_salida:inst2                                                                                      ; work         ;
;       |sumador_3_bits:inst16|                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst1|sumador_3_bits:inst16                                                                                     ; work         ;
;    |Celda:inst2|                                   ; 20 (0)      ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 7 (0)            ; |Matriz_ubicacion|Celda:inst2                                                                                                           ; work         ;
;       |DFF_fijo:inst11|                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst2|DFF_fijo:inst11                                                                                           ; work         ;
;       |DFF_fijo:inst3|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst2|DFF_fijo:inst3                                                                                            ; work         ;
;       |DFF_fijo:inst5|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst2|DFF_fijo:inst5                                                                                            ; work         ;
;       |DFF_fijo:inst8|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst2|DFF_fijo:inst8                                                                                            ; work         ;
;       |Min_Vector:inst|                            ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst2|Min_Vector:inst                                                                                           ; work         ;
;       |busmux:inst6|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst2|busmux:inst6                                                                                              ; work         ;
;          |lpm_mux:$00000|                          ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst2|busmux:inst6|lpm_mux:$00000                                                                               ; work         ;
;             |mux_9rc:auto_generated|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst2|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated                                                        ; work         ;
;       |latcheo_salida:inst2|                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Matriz_ubicacion|Celda:inst2|latcheo_salida:inst2                                                                                      ; work         ;
;       |sumador_3_bits:inst16|                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Matriz_ubicacion|Celda:inst2|sumador_3_bits:inst16                                                                                     ; work         ;
;    |Celda:inst4|                                   ; 6 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; |Matriz_ubicacion|Celda:inst4                                                                                                           ; work         ;
;       |DFF_fijo:inst11|                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst4|DFF_fijo:inst11                                                                                           ; work         ;
;       |DFF_fijo:inst3|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst4|DFF_fijo:inst3                                                                                            ; work         ;
;       |DFF_fijo:inst5|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst4|DFF_fijo:inst5                                                                                            ; work         ;
;       |DFF_fijo:inst8|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst4|DFF_fijo:inst8                                                                                            ; work         ;
;       |latcheo_salida:inst2|                       ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Matriz_ubicacion|Celda:inst4|latcheo_salida:inst2                                                                                      ; work         ;
;    |Celda:inst5|                                   ; 47 (0)      ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (0)       ; 0 (0)             ; 7 (0)            ; |Matriz_ubicacion|Celda:inst5                                                                                                           ; work         ;
;       |DFF_fijo:inst11|                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst5|DFF_fijo:inst11                                                                                           ; work         ;
;       |DFF_fijo:inst3|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst5|DFF_fijo:inst3                                                                                            ; work         ;
;       |DFF_fijo:inst5|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst5|DFF_fijo:inst5                                                                                            ; work         ;
;       |DFF_fijo:inst8|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst5|DFF_fijo:inst8                                                                                            ; work         ;
;       |Min_Vector:inst|                            ; 31 (31)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst5|Min_Vector:inst                                                                                           ; work         ;
;       |busmux:inst17|                              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst5|busmux:inst17                                                                                             ; work         ;
;          |lpm_mux:$00000|                          ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst5|busmux:inst17|lpm_mux:$00000                                                                              ; work         ;
;             |mux_9rc:auto_generated|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst5|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated                                                       ; work         ;
;       |busmux:inst6|                               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst5|busmux:inst6                                                                                              ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst5|busmux:inst6|lpm_mux:$00000                                                                               ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst5|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated                                                        ; work         ;
;       |busmux:inst7|                               ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst5|busmux:inst7                                                                                              ; work         ;
;          |lpm_mux:$00000|                          ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst5|busmux:inst7|lpm_mux:$00000                                                                               ; work         ;
;             |mux_9rc:auto_generated|               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst5|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated                                                        ; work         ;
;       |busmux:inst9|                               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst5|busmux:inst9                                                                                              ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst5|busmux:inst9|lpm_mux:$00000                                                                               ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst5|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated                                                        ; work         ;
;       |latcheo_salida:inst2|                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Matriz_ubicacion|Celda:inst5|latcheo_salida:inst2                                                                                      ; work         ;
;       |sumador_3_bits:inst16|                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst5|sumador_3_bits:inst16                                                                                     ; work         ;
;    |Celda:inst6|                                   ; 51 (0)      ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (0)       ; 0 (0)             ; 7 (0)            ; |Matriz_ubicacion|Celda:inst6                                                                                                           ; work         ;
;       |DFF_fijo:inst11|                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst6|DFF_fijo:inst11                                                                                           ; work         ;
;       |DFF_fijo:inst3|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst6|DFF_fijo:inst3                                                                                            ; work         ;
;       |DFF_fijo:inst5|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst6|DFF_fijo:inst5                                                                                            ; work         ;
;       |DFF_fijo:inst8|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst6|DFF_fijo:inst8                                                                                            ; work         ;
;       |Min_Vector:inst|                            ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst6|Min_Vector:inst                                                                                           ; work         ;
;       |busmux:inst17|                              ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst6|busmux:inst17                                                                                             ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst6|busmux:inst17|lpm_mux:$00000                                                                              ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst6|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated                                                       ; work         ;
;       |busmux:inst6|                               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst6|busmux:inst6                                                                                              ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst6|busmux:inst6|lpm_mux:$00000                                                                               ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst6|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated                                                        ; work         ;
;       |busmux:inst7|                               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst6|busmux:inst7                                                                                              ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst6|busmux:inst7|lpm_mux:$00000                                                                               ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst6|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated                                                        ; work         ;
;       |busmux:inst9|                               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst6|busmux:inst9                                                                                              ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst6|busmux:inst9|lpm_mux:$00000                                                                               ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst6|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated                                                        ; work         ;
;       |latcheo_salida:inst2|                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Matriz_ubicacion|Celda:inst6|latcheo_salida:inst2                                                                                      ; work         ;
;       |sumador_3_bits:inst16|                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Matriz_ubicacion|Celda:inst6|sumador_3_bits:inst16                                                                                     ; work         ;
;    |Celda:inst7|                                   ; 30 (0)      ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 7 (0)            ; |Matriz_ubicacion|Celda:inst7                                                                                                           ; work         ;
;       |DFF_fijo:inst11|                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst7|DFF_fijo:inst11                                                                                           ; work         ;
;       |DFF_fijo:inst3|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst7|DFF_fijo:inst3                                                                                            ; work         ;
;       |DFF_fijo:inst5|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst7|DFF_fijo:inst5                                                                                            ; work         ;
;       |DFF_fijo:inst8|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst7|DFF_fijo:inst8                                                                                            ; work         ;
;       |Min_Vector:inst|                            ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst7|Min_Vector:inst                                                                                           ; work         ;
;       |busmux:inst17|                              ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst7|busmux:inst17                                                                                             ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst7|busmux:inst17|lpm_mux:$00000                                                                              ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst7|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated                                                       ; work         ;
;       |busmux:inst6|                               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst7|busmux:inst6                                                                                              ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst7|busmux:inst6|lpm_mux:$00000                                                                               ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst7|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated                                                        ; work         ;
;       |busmux:inst9|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst7|busmux:inst9                                                                                              ; work         ;
;          |lpm_mux:$00000|                          ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst7|busmux:inst9|lpm_mux:$00000                                                                               ; work         ;
;             |mux_9rc:auto_generated|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst7|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated                                                        ; work         ;
;       |latcheo_salida:inst2|                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Matriz_ubicacion|Celda:inst7|latcheo_salida:inst2                                                                                      ; work         ;
;       |sumador_3_bits:inst16|                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst7|sumador_3_bits:inst16                                                                                     ; work         ;
;    |Celda:inst8|                                   ; 31 (0)      ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 7 (0)            ; |Matriz_ubicacion|Celda:inst8                                                                                                           ; work         ;
;       |DFF_fijo:inst11|                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst8|DFF_fijo:inst11                                                                                           ; work         ;
;       |DFF_fijo:inst3|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst8|DFF_fijo:inst3                                                                                            ; work         ;
;       |DFF_fijo:inst5|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst8|DFF_fijo:inst5                                                                                            ; work         ;
;       |DFF_fijo:inst8|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst8|DFF_fijo:inst8                                                                                            ; work         ;
;       |Min_Vector:inst|                            ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst8|Min_Vector:inst                                                                                           ; work         ;
;       |busmux:inst6|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst8|busmux:inst6                                                                                              ; work         ;
;          |lpm_mux:$00000|                          ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst8|busmux:inst6|lpm_mux:$00000                                                                               ; work         ;
;             |mux_9rc:auto_generated|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst8|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated                                                        ; work         ;
;       |busmux:inst7|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |Matriz_ubicacion|Celda:inst8|busmux:inst7                                                                                              ; work         ;
;          |lpm_mux:$00000|                          ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |Matriz_ubicacion|Celda:inst8|busmux:inst7|lpm_mux:$00000                                                                               ; work         ;
;             |mux_9rc:auto_generated|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst8|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated                                                        ; work         ;
;       |latcheo_salida:inst2|                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Matriz_ubicacion|Celda:inst8|latcheo_salida:inst2                                                                                      ; work         ;
;       |sumador_3_bits:inst16|                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst8|sumador_3_bits:inst16                                                                                     ; work         ;
;    |Celda:inst9|                                   ; 52 (0)      ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (0)       ; 0 (0)             ; 7 (0)            ; |Matriz_ubicacion|Celda:inst9                                                                                                           ; work         ;
;       |DFF_fijo:inst11|                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst9|DFF_fijo:inst11                                                                                           ; work         ;
;       |DFF_fijo:inst3|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst9|DFF_fijo:inst3                                                                                            ; work         ;
;       |DFF_fijo:inst5|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst9|DFF_fijo:inst5                                                                                            ; work         ;
;       |DFF_fijo:inst8|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst9|DFF_fijo:inst8                                                                                            ; work         ;
;       |Min_Vector:inst|                            ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst9|Min_Vector:inst                                                                                           ; work         ;
;       |busmux:inst17|                              ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst9|busmux:inst17                                                                                             ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst9|busmux:inst17|lpm_mux:$00000                                                                              ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst9|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated                                                       ; work         ;
;       |busmux:inst6|                               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst9|busmux:inst6                                                                                              ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst9|busmux:inst6|lpm_mux:$00000                                                                               ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst9|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated                                                        ; work         ;
;       |busmux:inst7|                               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst9|busmux:inst7                                                                                              ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst9|busmux:inst7|lpm_mux:$00000                                                                               ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst9|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated                                                        ; work         ;
;       |busmux:inst9|                               ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst9|busmux:inst9                                                                                              ; work         ;
;          |lpm_mux:$00000|                          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst9|busmux:inst9|lpm_mux:$00000                                                                               ; work         ;
;             |mux_9rc:auto_generated|               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst9|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated                                                        ; work         ;
;       |latcheo_salida:inst2|                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Matriz_ubicacion|Celda:inst9|latcheo_salida:inst2                                                                                      ; work         ;
;       |sumador_3_bits:inst16|                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst9|sumador_3_bits:inst16                                                                                     ; work         ;
;    |Celda:inst|                                    ; 28 (0)      ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 7 (0)            ; |Matriz_ubicacion|Celda:inst                                                                                                            ; work         ;
;       |DFF_fijo:inst11|                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst|DFF_fijo:inst11                                                                                            ; work         ;
;       |DFF_fijo:inst3|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst|DFF_fijo:inst3                                                                                             ; work         ;
;       |DFF_fijo:inst5|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst|DFF_fijo:inst5                                                                                             ; work         ;
;       |DFF_fijo:inst8|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst|DFF_fijo:inst8                                                                                             ; work         ;
;       |Min_Vector:inst|                            ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst|Min_Vector:inst                                                                                            ; work         ;
;       |busmux:inst6|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst|busmux:inst6                                                                                               ; work         ;
;          |lpm_mux:$00000|                          ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst|busmux:inst6|lpm_mux:$00000                                                                                ; work         ;
;             |mux_9rc:auto_generated|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated                                                         ; work         ;
;       |busmux:inst7|                               ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst|busmux:inst7                                                                                               ; work         ;
;          |lpm_mux:$00000|                          ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst|busmux:inst7|lpm_mux:$00000                                                                                ; work         ;
;             |mux_9rc:auto_generated|               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|Celda:inst|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated                                                         ; work         ;
;       |latcheo_salida:inst2|                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Matriz_ubicacion|Celda:inst|latcheo_salida:inst2                                                                                       ; work         ;
;       |sumador_3_bits:inst16|                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|Celda:inst|sumador_3_bits:inst16                                                                                      ; work         ;
;    |algoritmo_decision:inst33|                     ; 372 (0)     ; 123 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 229 (0)      ; 36 (0)            ; 107 (0)          ; |Matriz_ubicacion|algoritmo_decision:inst33                                                                                             ; work         ;
;       |Control_Motores:inst3|                      ; 194 (0)     ; 117 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (0)       ; 36 (0)            ; 82 (0)           ; |Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst3                                                                       ; work         ;
;          |Motores:inst|                            ; 21 (21)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 8 (8)            ; |Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst                                                          ; work         ;
;          |adc:inst8|                               ; 114 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 35 (0)            ; 55 (0)           ; |Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8                                                             ; work         ;
;             |adc_adc_mega_0:adc_mega_0|            ; 114 (26)    ; 90 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (1)       ; 35 (1)            ; 55 (25)          ; |Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0                                   ; work         ;
;                |altera_up_avalon_adv_adc:ADC_CTRL| ; 88 (88)     ; 65 (65)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 34 (34)           ; 31 (31)          ; |Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL ; work         ;
;          |comparador_derecha:inst9|                ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst3|comparador_derecha:inst9                                              ; work         ;
;          |comparador_izquierda:inst10|             ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst3|comparador_izquierda:inst10                                           ; work         ;
;          |pll1:inst4|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4                                                            ; work         ;
;             |altpll:altpll_component|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component                                    ; work         ;
;                |pll1_altpll:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated         ; work         ;
;          |temporizador_doble:inst2|                ; 51 (51)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 1 (1)             ; 19 (19)          ; |Matriz_ubicacion|algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2                                              ; work         ;
;       |Muro_o_peso:inst1|                          ; 143 (0)     ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 119 (0)      ; 0 (0)             ; 24 (0)           ; |Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1                                                                           ; work         ;
;          |Donde_ir:inst|                           ; 67 (0)      ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (0)       ; 0 (0)             ; 23 (0)           ; |Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst                                                             ; work         ;
;             |Posicion:inst|                        ; 7 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 4 (0)            ; |Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|Posicion:inst                                               ; work         ;
;                |Mux_presuma:inst|                  ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|Posicion:inst|Mux_presuma:inst                              ; work         ;
;                |flipflop_d:inst2|                  ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|Posicion:inst|flipflop_d:inst2                              ; work         ;
;             |mux_16to1:inst5|                      ; 30 (30)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 11 (11)          ; |Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5                                             ; work         ;
;             |mux_16to1:inst6|                      ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 6 (6)            ; |Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6                                             ; work         ;
;             |seleccionadores_mux:inst2|            ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 2 (2)            ; |Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|seleccionadores_mux:inst2                                   ; work         ;
;          |mux_peso_o_muro:inst3|                   ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst3                                                     ; work         ;
;          |mux_peso_o_muro:inst4|                   ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst4                                                     ; work         ;
;          |mux_peso_o_muro:inst5|                   ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst5                                                     ; work         ;
;          |mux_peso_o_muro:inst6|                   ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst6                                                     ; work         ;
;          |mux_selector16a1:inst13|                 ; 39 (39)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13                                                   ; work         ;
;       |SENT_ACTUAL:inst6|                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Matriz_ubicacion|algoritmo_decision:inst33|SENT_ACTUAL:inst6                                                                           ; work         ;
;       |decido_accion:inst5|                        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|algoritmo_decision:inst33|decido_accion:inst5                                                                         ; work         ;
;       |elijo_sentido:inst4|                        ; 28 (28)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|algoritmo_decision:inst33|elijo_sentido:inst4                                                                         ; work         ;
;    |control:inst30|                                ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Matriz_ubicacion|control:inst30                                                                                                        ; work         ;
;    |escribe_muros:inst35|                          ; 17 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 1 (0)            ; |Matriz_ubicacion|escribe_muros:inst35                                                                                                  ; work         ;
;       |demux_4bits:inst3|                          ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |Matriz_ubicacion|escribe_muros:inst35|demux_4bits:inst3                                                                                ; work         ;
;       |demux_sentido:inst|                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Matriz_ubicacion|escribe_muros:inst35|demux_sentido:inst                                                                               ; work         ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; ADC_SCLK     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_CS_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADC_DIN      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MD0          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MD1          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MI0          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MI1          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VELD         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VELI         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GIROO        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SENTIDOO     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MUROO        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CUENTAA      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pos_act[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pos_act[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pos_act[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pos_act[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sent_act[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sent_act[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Reset1       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CLK          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; SENSOR_MURO  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; SENSOR_LINEA ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; ADC_DOUT     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                     ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Reset1                                                                                                                                  ;                   ;         ;
;      - algoritmo_decision:inst33|SENT_ACTUAL:inst6|q_reg[0]                                                                             ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|SENT_ACTUAL:inst6|q_reg[1]                                                                             ; 0                 ; 6       ;
;      - control:inst30|fstate.nueva_celda                                                                                                ; 0                 ; 6       ;
;      - control:inst30|fstate.se_choca                                                                                                   ; 0                 ; 6       ;
;      - control:inst30|fstate.decide                                                                                                     ; 0                 ; 6       ;
;      - control:inst30|fstate.girando                                                                                                    ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|fstate.Avanza                                                       ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|fstate.Corrige_izq                                                  ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|fstate.Corrige_der                                                  ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|fstate.Gira_90_izq                                                  ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|fstate.Gira_90_der                                                  ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|fstate.Gira_180                                                     ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|fstate.Ganamos                                                      ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|Posicion:inst|flipflop_d:inst2|Q[3]                                    ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|Posicion:inst|flipflop_d:inst2|Q[2]                                    ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|Posicion:inst|flipflop_d:inst2|Q[1]                                    ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|Posicion:inst|flipflop_d:inst2|Q[0]                                    ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; 0                 ; 6       ;
;      - AntiRebote:inst28|cnt[3]                                                                                                         ; 0                 ; 6       ;
;      - AntiRebote:inst28|cnt[4]                                                                                                         ; 0                 ; 6       ;
;      - AntiRebote:inst28|cnt[5]                                                                                                         ; 0                 ; 6       ;
;      - AntiRebote:inst28|cnt[6]                                                                                                         ; 0                 ; 6       ;
;      - AntiRebote:inst28|cnt[7]                                                                                                         ; 0                 ; 6       ;
;      - AntiRebote:inst28|cnt[8]                                                                                                         ; 0                 ; 6       ;
;      - AntiRebote:inst28|cnt[9]                                                                                                         ; 0                 ; 6       ;
;      - AntiRebote:inst28|cnt[2]                                                                                                         ; 0                 ; 6       ;
;      - AntiRebote:inst28|cnt[1]                                                                                                         ; 0                 ; 6       ;
;      - AntiRebote:inst28|cnt[0]                                                                                                         ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk       ; 0                 ; 6       ;
;      - Celda:inst1|latcheo_salida:inst2|reg_val[2]                                                                                      ; 0                 ; 6       ;
;      - Celda:inst2|latcheo_salida:inst2|reg_val[2]                                                                                      ; 0                 ; 6       ;
;      - Celda:inst14|latcheo_salida:inst2|reg_val[2]                                                                                     ; 0                 ; 6       ;
;      - Celda:inst15|latcheo_salida:inst2|reg_val[2]                                                                                     ; 0                 ; 6       ;
;      - Celda:inst5|latcheo_salida:inst2|reg_val[2]                                                                                      ; 0                 ; 6       ;
;      - Celda:inst|latcheo_salida:inst2|reg_val[2]                                                                                       ; 0                 ; 6       ;
;      - Celda:inst11|latcheo_salida:inst2|reg_val[2]                                                                                     ; 0                 ; 6       ;
;      - Celda:inst12|latcheo_salida:inst2|reg_val[2]                                                                                     ; 0                 ; 6       ;
;      - Celda:inst13|latcheo_salida:inst2|reg_val[2]                                                                                     ; 0                 ; 6       ;
;      - Celda:inst10|latcheo_salida:inst2|reg_val[2]                                                                                     ; 0                 ; 6       ;
;      - Celda:inst7|latcheo_salida:inst2|reg_val[2]                                                                                      ; 0                 ; 6       ;
;      - Celda:inst8|latcheo_salida:inst2|reg_val[2]                                                                                      ; 0                 ; 6       ;
;      - Celda:inst9|latcheo_salida:inst2|reg_val[2]                                                                                      ; 0                 ; 6       ;
;      - Celda:inst6|latcheo_salida:inst2|reg_val[2]                                                                                      ; 0                 ; 6       ;
;      - Celda:inst9|DFF_fijo:inst3|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst10|DFF_fijo:inst3|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst11|DFF_fijo:inst3|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst8|DFF_fijo:inst3|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst13|DFF_fijo:inst3|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst14|DFF_fijo:inst3|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst15|DFF_fijo:inst3|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst12|DFF_fijo:inst3|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst1|DFF_fijo:inst3|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst2|DFF_fijo:inst3|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst|DFF_fijo:inst3|estado                                                                                                 ; 0                 ; 6       ;
;      - Celda:inst5|DFF_fijo:inst3|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst6|DFF_fijo:inst3|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst7|DFF_fijo:inst3|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst4|DFF_fijo:inst3|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst1|DFF_fijo:inst11|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst2|DFF_fijo:inst11|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst|DFF_fijo:inst11|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst5|DFF_fijo:inst11|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst6|DFF_fijo:inst11|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst7|DFF_fijo:inst11|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst4|DFF_fijo:inst11|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst9|DFF_fijo:inst11|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst10|DFF_fijo:inst11|estado                                                                                              ; 0                 ; 6       ;
;      - Celda:inst11|DFF_fijo:inst11|estado                                                                                              ; 0                 ; 6       ;
;      - Celda:inst8|DFF_fijo:inst11|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst13|DFF_fijo:inst11|estado                                                                                              ; 0                 ; 6       ;
;      - Celda:inst14|DFF_fijo:inst11|estado                                                                                              ; 0                 ; 6       ;
;      - Celda:inst15|DFF_fijo:inst11|estado                                                                                              ; 0                 ; 6       ;
;      - Celda:inst12|DFF_fijo:inst11|estado                                                                                              ; 0                 ; 6       ;
;      - Celda:inst5|latcheo_salida:inst2|reg_val[0]                                                                                      ; 0                 ; 6       ;
;      - Celda:inst4|latcheo_salida:inst2|reg_val[0]                                                                                      ; 0                 ; 6       ;
;      - Celda:inst2|latcheo_salida:inst2|reg_val[0]                                                                                      ; 0                 ; 6       ;
;      - Celda:inst1|latcheo_salida:inst2|reg_val[0]                                                                                      ; 0                 ; 6       ;
;      - Celda:inst|latcheo_salida:inst2|reg_val[0]                                                                                       ; 0                 ; 6       ;
;      - Celda:inst15|latcheo_salida:inst2|reg_val[0]                                                                                     ; 0                 ; 6       ;
;      - Celda:inst14|latcheo_salida:inst2|reg_val[0]                                                                                     ; 0                 ; 6       ;
;      - Celda:inst11|latcheo_salida:inst2|reg_val[0]                                                                                     ; 0                 ; 6       ;
;      - Celda:inst10|latcheo_salida:inst2|reg_val[0]                                                                                     ; 0                 ; 6       ;
;      - Celda:inst9|latcheo_salida:inst2|reg_val[0]                                                                                      ; 0                 ; 6       ;
;      - Celda:inst8|latcheo_salida:inst2|reg_val[0]                                                                                      ; 0                 ; 6       ;
;      - Celda:inst7|latcheo_salida:inst2|reg_val[0]                                                                                      ; 0                 ; 6       ;
;      - Celda:inst6|latcheo_salida:inst2|reg_val[0]                                                                                      ; 0                 ; 6       ;
;      - Celda:inst13|latcheo_salida:inst2|reg_val[0]                                                                                     ; 0                 ; 6       ;
;      - Celda:inst12|latcheo_salida:inst2|reg_val[0]                                                                                     ; 0                 ; 6       ;
;      - Celda:inst1|latcheo_salida:inst2|reg_val[1]                                                                                      ; 0                 ; 6       ;
;      - Celda:inst2|latcheo_salida:inst2|reg_val[1]                                                                                      ; 0                 ; 6       ;
;      - Celda:inst14|latcheo_salida:inst2|reg_val[1]                                                                                     ; 0                 ; 6       ;
;      - Celda:inst15|latcheo_salida:inst2|reg_val[1]                                                                                     ; 0                 ; 6       ;
;      - Celda:inst5|latcheo_salida:inst2|reg_val[1]                                                                                      ; 0                 ; 6       ;
;      - Celda:inst|latcheo_salida:inst2|reg_val[1]                                                                                       ; 0                 ; 6       ;
;      - Celda:inst11|latcheo_salida:inst2|reg_val[1]                                                                                     ; 0                 ; 6       ;
;      - Celda:inst12|latcheo_salida:inst2|reg_val[1]                                                                                     ; 0                 ; 6       ;
;      - Celda:inst13|latcheo_salida:inst2|reg_val[1]                                                                                     ; 0                 ; 6       ;
;      - Celda:inst10|latcheo_salida:inst2|reg_val[1]                                                                                     ; 0                 ; 6       ;
;      - Celda:inst7|latcheo_salida:inst2|reg_val[1]                                                                                      ; 0                 ; 6       ;
;      - Celda:inst8|latcheo_salida:inst2|reg_val[1]                                                                                      ; 0                 ; 6       ;
;      - Celda:inst9|latcheo_salida:inst2|reg_val[1]                                                                                      ; 0                 ; 6       ;
;      - Celda:inst6|latcheo_salida:inst2|reg_val[1]                                                                                      ; 0                 ; 6       ;
;      - Celda:inst9|DFF_fijo:inst5|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst10|DFF_fijo:inst5|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst11|DFF_fijo:inst5|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst8|DFF_fijo:inst5|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst13|DFF_fijo:inst5|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst14|DFF_fijo:inst5|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst15|DFF_fijo:inst5|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst12|DFF_fijo:inst5|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst1|DFF_fijo:inst5|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst2|DFF_fijo:inst5|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst|DFF_fijo:inst5|estado                                                                                                 ; 0                 ; 6       ;
;      - Celda:inst5|DFF_fijo:inst5|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst6|DFF_fijo:inst5|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst7|DFF_fijo:inst5|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst4|DFF_fijo:inst5|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst9|DFF_fijo:inst8|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst10|DFF_fijo:inst8|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst11|DFF_fijo:inst8|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst8|DFF_fijo:inst8|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst13|DFF_fijo:inst8|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst14|DFF_fijo:inst8|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst15|DFF_fijo:inst8|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst12|DFF_fijo:inst8|estado                                                                                               ; 0                 ; 6       ;
;      - Celda:inst1|DFF_fijo:inst8|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst2|DFF_fijo:inst8|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst|DFF_fijo:inst8|estado                                                                                                 ; 0                 ; 6       ;
;      - Celda:inst5|DFF_fijo:inst8|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst6|DFF_fijo:inst8|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst7|DFF_fijo:inst8|estado                                                                                                ; 0                 ; 6       ;
;      - Celda:inst4|DFF_fijo:inst8|estado                                                                                                ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|fin_reg                                                 ; 0                 ; 6       ;
;      - AntiRebote:inst28|btn_out                                                                                                        ; 0                 ; 6       ;
;      - control:inst30|fstate.MUEVE                                                                                                      ; 0                 ; 6       ;
;      - control:inst30|fstate.cruzando                                                                                                   ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|go~0                                         ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~0                                        ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~1                                        ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~2                                        ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~3                                        ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~4                                        ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~5                                        ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~6                                        ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~7                                        ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~8                                        ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~9                                        ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~10                                       ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~11                                       ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~0                                        ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~1                                        ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~2                                        ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~3                                        ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~4                                        ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~5                                        ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~6                                        ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~7                                        ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~8                                        ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~9                                        ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~10                                       ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~11                                       ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[15]                                            ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[14]                                            ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[13]                                            ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[12]                                            ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[11]                                            ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[5]                                             ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[7]                                             ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[6]                                             ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[1]                                             ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[3]                                             ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[2]                                             ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[4]                                             ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[8]                                             ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[9]                                             ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[10]                                            ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[16]                                            ; 0                 ; 6       ;
;      - AntiRebote:inst28|btn_stable                                                                                                     ; 0                 ; 6       ;
;      - AntiRebote:inst28|btn_reg                                                                                                        ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[0]                                             ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|tiempo_limite[10]~0                                     ; 0                 ; 6       ;
;      - algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated|pll1               ; 0                 ; 6       ;
; CLK                                                                                                                                     ;                   ;         ;
; SENSOR_MURO                                                                                                                             ;                   ;         ;
; SENSOR_LINEA                                                                                                                            ;                   ;         ;
; ADC_DOUT                                                                                                                                ;                   ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                      ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; AntiRebote:inst28|btn_out~2                                                                                                               ; LCCOMB_X34_Y18_N30 ; 12      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; AntiRebote:inst28|process_0~0                                                                                                             ; LCCOMB_X34_Y18_N28 ; 10      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                                                       ; PIN_R8             ; 2       ; Clock        ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                                                       ; PIN_R8             ; 103     ; Clock        ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; Reset1                                                                                                                                    ; PIN_J15            ; 189     ; Async. clear ; no     ; --                   ; --               ; --                        ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|Decoder0~0          ; LCCOMB_X39_Y21_N12 ; 12      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|Decoder0~1          ; LCCOMB_X39_Y21_N30 ; 12      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]~1 ; LCCOMB_X40_Y21_N2  ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]~1        ; LCCOMB_X39_Y21_N4  ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|always7~0           ; LCCOMB_X39_Y22_N4  ; 11      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]~26       ; LCCOMB_X39_Y22_N6  ; 8       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]~3   ; LCCOMB_X39_Y22_N14 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|go~0                                                  ; LCCOMB_X40_Y21_N30 ; 25      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0]            ; PLL_4              ; 90      ; Clock        ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1]            ; PLL_4              ; 15      ; Clock        ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[2]            ; PLL_4              ; 33      ; Clock        ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[14]~3                                                   ; LCCOMB_X35_Y23_N20 ; 15      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|tiempo_limite[10]~0                                              ; LCCOMB_X35_Y19_N14 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; control:inst30|fstate.girando                                                                                                             ; FF_X34_Y19_N5      ; 2       ; Clock        ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; control:inst30|fstate.nueva_celda                                                                                                         ; FF_X34_Y19_N27     ; 4       ; Clock        ; yes    ; Global Clock         ; GCLK10           ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                           ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK                                                                                                                            ; PIN_R8         ; 103     ; 34                                   ; Global Clock         ; GCLK15           ; --                        ;
; algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] ; PLL_4          ; 90      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1] ; PLL_4          ; 15      ; 1                                    ; Global Clock         ; GCLK17           ; --                        ;
; algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[2] ; PLL_4          ; 33      ; 2                                    ; Global Clock         ; GCLK19           ; --                        ;
; control:inst30|fstate.girando                                                                                                  ; FF_X34_Y19_N5  ; 2       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; control:inst30|fstate.nueva_celda                                                                                              ; FF_X34_Y19_N27 ; 4       ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                              ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Reset1~input                                                                                                                                      ; 189     ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|Posicion:inst|flipflop_d:inst2|Q[0]                                                     ; 74      ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|Posicion:inst|flipflop_d:inst2|Q[1]                                                     ; 70      ;
; control:inst30|fstate.se_choca                                                                                                                    ; 48      ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|Posicion:inst|flipflop_d:inst2|Q[2]                                                     ; 45      ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|Posicion:inst|flipflop_d:inst2|Q[3]                                                     ; 35      ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|go~0                                                          ; 25      ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|Posicion:inst|Mux_presuma:inst|Mux2~0                                                   ; 17      ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|Posicion:inst|Mux_presuma:inst|Mux2~1                                                   ; 16      ;
; algoritmo_decision:inst33|decido_accion:inst5|seleccion[1]~7                                                                                      ; 16      ;
; Celda:inst5|DFF_fijo:inst8|estado                                                                                                                 ; 16      ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[14]~3                                                           ; 15      ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[14]~1                                                           ; 15      ;
; escribe_muros:inst35|demux_sentido:inst|Mux0~0                                                                                                    ; 15      ;
; Celda:inst6|latcheo_salida:inst2|reg_val[2]                                                                                                       ; 14      ;
; Celda:inst9|latcheo_salida:inst2|reg_val[2]                                                                                                       ; 13      ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|Decoder0~1                  ; 12      ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|Decoder0~0                  ; 12      ;
; AntiRebote:inst28|btn_out~2                                                                                                                       ; 12      ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|seleccionadores_mux:inst2|Add0~0                                                        ; 12      ;
; Celda:inst4|latcheo_salida:inst2|reg_val[0]                                                                                                       ; 12      ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|seleccionadores_mux:inst2|Add1~2                                                        ; 12      ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|seleccionadores_mux:inst2|Add1~1                                                        ; 12      ;
; Celda:inst10|latcheo_salida:inst2|reg_val[2]                                                                                                      ; 12      ;
; Celda:inst5|latcheo_salida:inst2|reg_val[2]                                                                                                       ; 12      ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState        ; 12      ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|always7~0                   ; 11      ;
; Celda:inst|DFF_fijo:inst5|estado                                                                                                                  ; 11      ;
; Celda:inst9|latcheo_salida:inst2|reg_val[1]                                                                                                       ; 11      ;
; Celda:inst1|latcheo_salida:inst2|reg_val[1]                                                                                                       ; 11      ;
; Celda:inst9|latcheo_salida:inst2|reg_val[0]                                                                                                       ; 11      ;
; Celda:inst13|latcheo_salida:inst2|reg_val[2]                                                                                                      ; 11      ;
; Celda:inst14|latcheo_salida:inst2|reg_val[2]                                                                                                      ; 11      ;
; AntiRebote:inst28|process_0~0                                                                                                                     ; 10      ;
; Celda:inst1|latcheo_salida:inst2|reg_val[0]                                                                                                       ; 10      ;
; Celda:inst|DFF_fijo:inst11|estado                                                                                                                 ; 10      ;
; Celda:inst2|DFF_fijo:inst11|estado                                                                                                                ; 10      ;
; Celda:inst1|latcheo_salida:inst2|reg_val[2]                                                                                                       ; 10      ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState         ; 10      ;
; Celda:inst|DFF_fijo:inst8|estado                                                                                                                  ; 9       ;
; Celda:inst12|DFF_fijo:inst8|estado                                                                                                                ; 9       ;
; Celda:inst1|DFF_fijo:inst5|estado                                                                                                                 ; 9       ;
; Celda:inst5|latcheo_salida:inst2|reg_val[1]                                                                                                       ; 9       ;
; Celda:inst6|latcheo_salida:inst2|reg_val[0]                                                                                                       ; 9       ;
; Celda:inst5|latcheo_salida:inst2|reg_val[0]                                                                                                       ; 9       ;
; Celda:inst14|DFF_fijo:inst3|estado                                                                                                                ; 9       ;
; Celda:inst13|DFF_fijo:inst3|estado                                                                                                                ; 9       ;
; Celda:inst8|DFF_fijo:inst3|estado                                                                                                                 ; 9       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]                  ; 9       ;
; algoritmo_decision:inst33|SENT_ACTUAL:inst6|q_reg[1]                                                                                              ; 9       ;
; ~GND                                                                                                                                              ; 8       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]~26               ; 8       ;
; Celda:inst6|DFF_fijo:inst5|estado                                                                                                                 ; 8       ;
; Celda:inst2|DFF_fijo:inst5|estado                                                                                                                 ; 8       ;
; Celda:inst10|DFF_fijo:inst5|estado                                                                                                                ; 8       ;
; Celda:inst9|DFF_fijo:inst5|estado                                                                                                                 ; 8       ;
; Celda:inst6|latcheo_salida:inst2|reg_val[1]                                                                                                       ; 8       ;
; Celda:inst10|latcheo_salida:inst2|reg_val[1]                                                                                                      ; 8       ;
; Celda:inst13|latcheo_salida:inst2|reg_val[1]                                                                                                      ; 8       ;
; Celda:inst13|latcheo_salida:inst2|reg_val[0]                                                                                                      ; 8       ;
; Celda:inst7|latcheo_salida:inst2|reg_val[0]                                                                                                       ; 8       ;
; Celda:inst10|latcheo_salida:inst2|reg_val[0]                                                                                                      ; 8       ;
; Celda:inst15|DFF_fijo:inst11|estado                                                                                                               ; 8       ;
; Celda:inst5|DFF_fijo:inst11|estado                                                                                                                ; 8       ;
; Celda:inst6|DFF_fijo:inst3|estado                                                                                                                 ; 8       ;
; Celda:inst5|DFF_fijo:inst3|estado                                                                                                                 ; 8       ;
; Celda:inst12|DFF_fijo:inst3|estado                                                                                                                ; 8       ;
; Celda:inst10|DFF_fijo:inst3|estado                                                                                                                ; 8       ;
; Celda:inst9|DFF_fijo:inst3|estado                                                                                                                 ; 8       ;
; Celda:inst7|latcheo_salida:inst2|reg_val[2]                                                                                                       ; 8       ;
; Celda:inst|latcheo_salida:inst2|reg_val[2]                                                                                                        ; 8       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]                  ; 8       ;
; algoritmo_decision:inst33|SENT_ACTUAL:inst6|q_reg[0]                                                                                              ; 8       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|fstate.Gira_90_izq                                                                   ; 8       ;
; Celda:inst6|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                     ; 7       ;
; Celda:inst6|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                     ; 7       ;
; Celda:inst6|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                    ; 7       ;
; Celda:inst6|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                     ; 7       ;
; Celda:inst9|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                     ; 7       ;
; Celda:inst9|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                     ; 7       ;
; Celda:inst9|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                    ; 7       ;
; Celda:inst9|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                     ; 7       ;
; Celda:inst10|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                    ; 7       ;
; Celda:inst10|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                    ; 7       ;
; Celda:inst10|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                   ; 7       ;
; Celda:inst10|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                    ; 7       ;
; Celda:inst5|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                     ; 7       ;
; Celda:inst1|Min_Vector:inst|process_0~8                                                                                                           ; 7       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState         ; 7       ;
; Celda:inst8|DFF_fijo:inst8|estado                                                                                                                 ; 7       ;
; Celda:inst5|DFF_fijo:inst5|estado                                                                                                                 ; 7       ;
; Celda:inst8|DFF_fijo:inst5|estado                                                                                                                 ; 7       ;
; Celda:inst12|latcheo_salida:inst2|reg_val[1]                                                                                                      ; 7       ;
; Celda:inst14|latcheo_salida:inst2|reg_val[1]                                                                                                      ; 7       ;
; Celda:inst12|latcheo_salida:inst2|reg_val[0]                                                                                                      ; 7       ;
; Celda:inst14|latcheo_salida:inst2|reg_val[0]                                                                                                      ; 7       ;
; Celda:inst15|DFF_fijo:inst3|estado                                                                                                                ; 7       ;
; Celda:inst8|latcheo_salida:inst2|reg_val[2]                                                                                                       ; 7       ;
; Celda:inst11|latcheo_salida:inst2|reg_val[2]                                                                                                      ; 7       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux0~2                                                                  ; 7       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]                  ; 7       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                            ; 7       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[15]                                                             ; 6       ;
; Celda:inst6|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                     ; 6       ;
; Celda:inst6|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                    ; 6       ;
; Celda:inst6|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                     ; 6       ;
; Celda:inst9|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                     ; 6       ;
; Celda:inst9|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                    ; 6       ;
; Celda:inst9|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                     ; 6       ;
; Celda:inst7|Min_Vector:inst|process_0~4                                                                                                           ; 6       ;
; Celda:inst10|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                    ; 6       ;
; Celda:inst10|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                   ; 6       ;
; Celda:inst10|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                    ; 6       ;
; Celda:inst11|Min_Vector:inst|process_0~4                                                                                                          ; 6       ;
; Celda:inst5|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                     ; 6       ;
; Celda:inst5|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                    ; 6       ;
; Celda:inst6|DFF_fijo:inst8|estado                                                                                                                 ; 6       ;
; Celda:inst1|DFF_fijo:inst8|estado                                                                                                                 ; 6       ;
; Celda:inst14|DFF_fijo:inst8|estado                                                                                                                ; 6       ;
; Celda:inst13|DFF_fijo:inst8|estado                                                                                                                ; 6       ;
; Celda:inst10|DFF_fijo:inst8|estado                                                                                                                ; 6       ;
; Celda:inst9|DFF_fijo:inst8|estado                                                                                                                 ; 6       ;
; Celda:inst11|DFF_fijo:inst5|estado                                                                                                                ; 6       ;
; Celda:inst8|latcheo_salida:inst2|reg_val[1]                                                                                                       ; 6       ;
; Celda:inst7|latcheo_salida:inst2|reg_val[1]                                                                                                       ; 6       ;
; Celda:inst|latcheo_salida:inst2|reg_val[1]                                                                                                        ; 6       ;
; Celda:inst8|latcheo_salida:inst2|reg_val[0]                                                                                                       ; 6       ;
; Celda:inst11|latcheo_salida:inst2|reg_val[0]                                                                                                      ; 6       ;
; Celda:inst15|latcheo_salida:inst2|reg_val[0]                                                                                                      ; 6       ;
; Celda:inst|latcheo_salida:inst2|reg_val[0]                                                                                                        ; 6       ;
; Celda:inst2|latcheo_salida:inst2|reg_val[0]                                                                                                       ; 6       ;
; Celda:inst14|DFF_fijo:inst11|estado                                                                                                               ; 6       ;
; Celda:inst13|DFF_fijo:inst11|estado                                                                                                               ; 6       ;
; Celda:inst10|DFF_fijo:inst11|estado                                                                                                               ; 6       ;
; Celda:inst9|DFF_fijo:inst11|estado                                                                                                                ; 6       ;
; Celda:inst7|DFF_fijo:inst11|estado                                                                                                                ; 6       ;
; Celda:inst6|DFF_fijo:inst11|estado                                                                                                                ; 6       ;
; Celda:inst1|DFF_fijo:inst11|estado                                                                                                                ; 6       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|seleccionadores_mux:inst2|Add1~0                                                        ; 6       ;
; Celda:inst7|DFF_fijo:inst3|estado                                                                                                                 ; 6       ;
; Celda:inst11|DFF_fijo:inst3|estado                                                                                                                ; 6       ;
; Celda:inst12|latcheo_salida:inst2|reg_val[2]                                                                                                      ; 6       ;
; Celda:inst15|latcheo_salida:inst2|reg_val[2]                                                                                                      ; 6       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|fstate.Gira_180                                                                      ; 6       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|fstate.Gira_90_der                                                                   ; 6       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|fstate.Avanza                                                                        ; 6       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|fstate.Corrige_izq                                                                   ; 6       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                        ; 6       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[16]                                                             ; 5       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|Equal0~0                                                                 ; 5       ;
; Celda:inst6|Min_Vector:inst|Min_Out[0]~4                                                                                                          ; 5       ;
; Celda:inst6|Min_Vector:inst|Min_Out[0]~0                                                                                                          ; 5       ;
; Celda:inst6|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                     ; 5       ;
; Celda:inst6|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                    ; 5       ;
; Celda:inst9|Min_Vector:inst|Min_Out[0]~4                                                                                                          ; 5       ;
; Celda:inst9|Min_Vector:inst|Min_Out[0]~0                                                                                                          ; 5       ;
; Celda:inst9|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                     ; 5       ;
; Celda:inst9|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                    ; 5       ;
; Celda:inst8|Min_Vector:inst|process_0~7                                                                                                           ; 5       ;
; Celda:inst8|Min_Vector:inst|process_0~6                                                                                                           ; 5       ;
; Celda:inst7|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                     ; 5       ;
; Celda:inst7|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                    ; 5       ;
; Celda:inst7|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                    ; 5       ;
; Celda:inst10|Min_Vector:inst|Min_Out[2]~4                                                                                                         ; 5       ;
; Celda:inst10|Min_Vector:inst|Min_Out[2]~0                                                                                                         ; 5       ;
; Celda:inst10|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                    ; 5       ;
; Celda:inst10|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                   ; 5       ;
; Celda:inst13|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                    ; 5       ;
; Celda:inst11|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                    ; 5       ;
; Celda:inst11|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                   ; 5       ;
; Celda:inst11|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                   ; 5       ;
; Celda:inst5|Min_Vector:inst|Min_Out[0]~6                                                                                                          ; 5       ;
; Celda:inst5|Min_Vector:inst|Min_Out[0]~4                                                                                                          ; 5       ;
; Celda:inst5|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                     ; 5       ;
; Celda:inst5|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                    ; 5       ;
; Celda:inst14|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                    ; 5       ;
; Celda:inst1|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                     ; 5       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState        ; 5       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|fin_reg                                                                  ; 5       ;
; Celda:inst7|DFF_fijo:inst5|estado                                                                                                                 ; 5       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|LessThan0~8                                                                                         ; 5       ;
; Celda:inst11|latcheo_salida:inst2|reg_val[1]                                                                                                      ; 5       ;
; Celda:inst15|latcheo_salida:inst2|reg_val[1]                                                                                                      ; 5       ;
; Celda:inst2|latcheo_salida:inst2|reg_val[1]                                                                                                       ; 5       ;
; Celda:inst11|DFF_fijo:inst11|estado                                                                                                               ; 5       ;
; Celda:inst2|latcheo_salida:inst2|reg_val[2]                                                                                                       ; 5       ;
; escribe_muros:inst35|demux_4bits:inst3|Mux0~0                                                                                                     ; 5       ;
; algoritmo_decision:inst33|Control_Motores:inst3|comparador_derecha:inst9|LessThan0~3                                                              ; 5       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]~1         ; 5       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|Equal1~1                    ; 5       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|Equal1~0                    ; 5       ;
; SENSOR_LINEA~input                                                                                                                                ; 4       ;
; SENSOR_MURO~input                                                                                                                                 ; 4       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst6|Y[1]~11                                                                         ; 4       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|LessThan0~4                                                              ; 4       ;
; escribe_muros:inst35|demux_4bits:inst3|Mux0~15                                                                                                    ; 4       ;
; escribe_muros:inst35|demux_4bits:inst3|Mux0~14                                                                                                    ; 4       ;
; escribe_muros:inst35|demux_4bits:inst3|Mux0~13                                                                                                    ; 4       ;
; escribe_muros:inst35|demux_4bits:inst3|Mux0~12                                                                                                    ; 4       ;
; escribe_muros:inst35|demux_4bits:inst3|Mux0~11                                                                                                    ; 4       ;
; escribe_muros:inst35|demux_4bits:inst3|Mux0~10                                                                                                    ; 4       ;
; escribe_muros:inst35|demux_4bits:inst3|Mux0~9                                                                                                     ; 4       ;
; escribe_muros:inst35|demux_4bits:inst3|Mux0~8                                                                                                     ; 4       ;
; escribe_muros:inst35|demux_4bits:inst3|Mux0~7                                                                                                     ; 4       ;
; escribe_muros:inst35|demux_4bits:inst3|Mux0~6                                                                                                     ; 4       ;
; escribe_muros:inst35|demux_4bits:inst3|Mux0~5                                                                                                     ; 4       ;
; escribe_muros:inst35|demux_4bits:inst3|Mux0~4                                                                                                     ; 4       ;
; escribe_muros:inst35|demux_4bits:inst3|Mux0~3                                                                                                     ; 4       ;
; escribe_muros:inst35|demux_4bits:inst3|Mux0~2                                                                                                     ; 4       ;
; escribe_muros:inst35|demux_4bits:inst3|Mux0~1                                                                                                     ; 4       ;
; Celda:inst6|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                     ; 4       ;
; Celda:inst6|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                     ; 4       ;
; Celda:inst6|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                     ; 4       ;
; Celda:inst9|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                     ; 4       ;
; Celda:inst9|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                     ; 4       ;
; Celda:inst9|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                     ; 4       ;
; Celda:inst7|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                     ; 4       ;
; Celda:inst7|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                     ; 4       ;
; Celda:inst10|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                    ; 4       ;
; Celda:inst10|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                    ; 4       ;
; Celda:inst10|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                    ; 4       ;
; Celda:inst13|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                   ; 4       ;
; Celda:inst13|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                    ; 4       ;
; Celda:inst13|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                    ; 4       ;
; Celda:inst11|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                    ; 4       ;
; Celda:inst|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]~0                                                                    ; 4       ;
; Celda:inst5|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                     ; 4       ;
; Celda:inst5|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                     ; 4       ;
; Celda:inst5|Min_Vector:inst|LessThan1~0                                                                                                           ; 4       ;
; Celda:inst14|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                   ; 4       ;
; Celda:inst14|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                    ; 4       ;
; Celda:inst14|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                    ; 4       ;
; Celda:inst1|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                     ; 4       ;
; Celda:inst1|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                     ; 4       ;
; Celda:inst1|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                     ; 4       ;
; Celda:inst1|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                     ; 4       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]~3           ; 4       ;
; AntiRebote:inst28|btn_out                                                                                                                         ; 4       ;
; algoritmo_decision:inst33|decido_accion:inst5|seleccion[1]~8                                                                                      ; 4       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux0~9                                                                        ; 4       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux0~10                                                                 ; 4       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux0~9                                                                  ; 4       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|seleccionadores_mux:inst2|Add3~0                                                        ; 4       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|Selector1~0                 ; 4       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|always5~0                   ; 4       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]             ; 4       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]             ; 4       ;
; control:inst30|fstate.decide                                                                                                                      ; 4       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|fstate.Corrige_der                                                                   ; 4       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState        ; 4       ;
; ADC_DOUT~input                                                                                                                                    ; 3       ;
; Celda:inst7|Min_Vector:inst|Min_Out[0]~5                                                                                                          ; 3       ;
; Celda:inst13|Min_Vector:inst|Min_Out[0]~11                                                                                                        ; 3       ;
; Celda:inst11|Min_Vector:inst|Min_Out[0]~5                                                                                                         ; 3       ;
; Celda:inst14|Min_Vector:inst|Min_Out[0]~11                                                                                                        ; 3       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux1~10                                                                 ; 3       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst6|Y[0]~10                                                                         ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg~5            ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]                ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]                ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]                ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]                ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]                ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]                ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]                ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]                ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]                ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]                ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|tiempo_limite[1]                                                         ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|tiempo_limite[10]                                                        ; 3       ;
; Celda:inst6|Min_Vector:inst|Min_Out[0]~8                                                                                                          ; 3       ;
; Celda:inst6|Min_Vector:inst|LessThan7~0                                                                                                           ; 3       ;
; Celda:inst6|Min_Vector:inst|LessThan0~0                                                                                                           ; 3       ;
; Celda:inst9|Min_Vector:inst|Min_Out[0]~8                                                                                                          ; 3       ;
; Celda:inst9|Min_Vector:inst|LessThan7~0                                                                                                           ; 3       ;
; Celda:inst9|Min_Vector:inst|LessThan0~0                                                                                                           ; 3       ;
; Celda:inst8|Min_Vector:inst|process_0~14                                                                                                          ; 3       ;
; Celda:inst8|Min_Vector:inst|process_0~10                                                                                                          ; 3       ;
; Celda:inst8|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                     ; 3       ;
; Celda:inst8|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                     ; 3       ;
; Celda:inst8|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                     ; 3       ;
; Celda:inst8|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                     ; 3       ;
; Celda:inst8|Min_Vector:inst|process_0~4                                                                                                           ; 3       ;
; Celda:inst7|Min_Vector:inst|process_0~8                                                                                                           ; 3       ;
; Celda:inst7|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                     ; 3       ;
; Celda:inst7|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                     ; 3       ;
; Celda:inst7|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                    ; 3       ;
; Celda:inst10|Min_Vector:inst|Min_Out[0]~10                                                                                                        ; 3       ;
; Celda:inst10|Min_Vector:inst|LessThan7~0                                                                                                          ; 3       ;
; Celda:inst10|Min_Vector:inst|LessThan0~0                                                                                                          ; 3       ;
; Celda:inst13|Min_Vector:inst|process_0~8                                                                                                          ; 3       ;
; Celda:inst13|Min_Vector:inst|process_0~4                                                                                                          ; 3       ;
; Celda:inst13|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                   ; 3       ;
; Celda:inst13|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                   ; 3       ;
; Celda:inst13|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                    ; 3       ;
; Celda:inst13|Min_Vector:inst|process_0~0                                                                                                          ; 3       ;
; Celda:inst13|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                    ; 3       ;
; Celda:inst13|Min_Vector:inst|Min_Out[2]~6                                                                                                         ; 3       ;
; Celda:inst12|Min_Vector:inst|Min_Out[0]~6                                                                                                         ; 3       ;
; Celda:inst12|Min_Vector:inst|LessThan1~2                                                                                                          ; 3       ;
; Celda:inst11|Min_Vector:inst|process_0~8                                                                                                          ; 3       ;
; Celda:inst11|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                    ; 3       ;
; Celda:inst11|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                    ; 3       ;
; Celda:inst11|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                    ; 3       ;
; Celda:inst11|Min_Vector:inst|process_0~0                                                                                                          ; 3       ;
; Celda:inst11|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                   ; 3       ;
; Celda:inst|Min_Vector:inst|Min_Out[0]~7                                                                                                           ; 3       ;
; Celda:inst|Min_Vector:inst|process_0~1                                                                                                            ; 3       ;
; Celda:inst5|Min_Vector:inst|Min_Out[0]~10                                                                                                         ; 3       ;
; Celda:inst5|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                     ; 3       ;
; Celda:inst5|Min_Vector:inst|LessThan0~0                                                                                                           ; 3       ;
; Celda:inst15|Min_Vector:inst|Min_Out[0]~2                                                                                                         ; 3       ;
; Celda:inst14|Min_Vector:inst|process_0~8                                                                                                          ; 3       ;
; Celda:inst14|Min_Vector:inst|process_0~4                                                                                                          ; 3       ;
; Celda:inst14|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                   ; 3       ;
; Celda:inst14|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                   ; 3       ;
; Celda:inst14|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                    ; 3       ;
; Celda:inst14|Min_Vector:inst|process_0~0                                                                                                          ; 3       ;
; Celda:inst14|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                    ; 3       ;
; Celda:inst14|Min_Vector:inst|Min_Out[2]~6                                                                                                         ; 3       ;
; Celda:inst2|Min_Vector:inst|process_0~1                                                                                                           ; 3       ;
; Celda:inst2|Min_Vector:inst|Min_Out[0]~1                                                                                                          ; 3       ;
; Celda:inst1|Min_Vector:inst|process_0~12                                                                                                          ; 3       ;
; Celda:inst1|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                     ; 3       ;
; Celda:inst1|busmux:inst9|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                     ; 3       ;
; Celda:inst1|Min_Vector:inst|process_0~4                                                                                                           ; 3       ;
; Celda:inst1|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                     ; 3       ;
; Celda:inst1|Min_Vector:inst|process_0~3                                                                                                           ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]~1                ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|LessThan0~0                 ; 3       ;
; control:inst30|fstate.MUEVE                                                                                                                       ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|comparador_izquierda:inst10|LessThan0~3                                                           ; 3       ;
; algoritmo_decision:inst33|decido_accion:inst5|seleccion[0]~5                                                                                      ; 3       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|menor_cod[0]~1                                                                                      ; 3       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|menor_cod[1]~0                                                                                      ; 3       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|LessThan2~10                                                                                        ; 3       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|LessThan1~3                                                                                         ; 3       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|min_value~3                                                                                         ; 3       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst3|Y[2]~4                                                                          ; 3       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|seleccionadores_mux:inst2|Add0~1                                                        ; 3       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux1~9                                                                        ; 3       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|min_value~2                                                                                         ; 3       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst5|Y[1]~3                                                                          ; 3       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst5|Y[0]~2                                                                          ; 3       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux2~4                                                                  ; 3       ;
; Celda:inst4|DFF_fijo:inst3|estado                                                                                                                 ; 3       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst6|Y[2]~8                                                                          ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|comparador_izquierda:inst10|LessThan0~2                                                           ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|comparador_izquierda:inst10|LessThan0~1                                                           ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|comparador_izquierda:inst10|LessThan0~0                                                           ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|always5~2                   ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|always5~1                   ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]             ; 3       ;
; control:inst30|fstate.nueva_celda                                                                                                                 ; 3       ;
; control:inst30|fstate.girando                                                                                                                     ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|WideOr7~0                                                                            ; 3       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|WideOr6                                                                              ; 3       ;
; Celda:inst13|Min_Vector:inst|Min_Out[1]~12                                                                                                        ; 2       ;
; Celda:inst14|Min_Vector:inst|Min_Out[1]~12                                                                                                        ; 2       ;
; Celda:inst1|Min_Vector:inst|Min_Out[0]~10                                                                                                         ; 2       ;
; Celda:inst1|Min_Vector:inst|Min_Out[1]~9                                                                                                          ; 2       ;
; algoritmo_decision:inst33|decido_accion:inst5|seleccion[0]~9                                                                                      ; 2       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|LessThan2~11                                                                                        ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst5|Y[2]~5                                                                          ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst6|Y[2]~9                                                                          ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg~7            ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|tiempo_limite[10]~0                                                      ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|Equal1~0                                                                 ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]               ; 2       ;
; AntiRebote:inst28|btn_reg                                                                                                                         ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|LessThan0~5                                                              ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[10]                                                             ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[9]                                                              ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[8]                                                              ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[4]                                                              ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[2]                                                              ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[3]                                                              ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[1]                                                              ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[6]                                                              ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[7]                                                              ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[5]                                                              ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[11]                                                             ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[12]                                                             ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[13]                                                             ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[14]                                                             ; 2       ;
; Celda:inst8|Min_Vector:inst|Min_Out[0]~3                                                                                                          ; 2       ;
; Celda:inst6|Min_Vector:inst|Min_Out[1]~10                                                                                                         ; 2       ;
; Celda:inst6|Min_Vector:inst|LessThan5~0                                                                                                           ; 2       ;
; Celda:inst6|Min_Vector:inst|process_0~2                                                                                                           ; 2       ;
; Celda:inst9|Min_Vector:inst|Min_Out[1]~10                                                                                                         ; 2       ;
; Celda:inst9|Min_Vector:inst|LessThan5~0                                                                                                           ; 2       ;
; Celda:inst9|Min_Vector:inst|process_0~2                                                                                                           ; 2       ;
; Celda:inst8|Min_Vector:inst|Min_Out[1]~2                                                                                                          ; 2       ;
; Celda:inst8|Min_Vector:inst|Min_Out[0]~1                                                                                                          ; 2       ;
; Celda:inst7|Min_Vector:inst|Min_Out[1]~4                                                                                                          ; 2       ;
; Celda:inst7|Min_Vector:inst|process_0~0                                                                                                           ; 2       ;
; Celda:inst10|Min_Vector:inst|Min_Out[1]~8                                                                                                         ; 2       ;
; Celda:inst10|Min_Vector:inst|LessThan5~0                                                                                                          ; 2       ;
; Celda:inst10|Min_Vector:inst|process_0~2                                                                                                          ; 2       ;
; Celda:inst13|Min_Vector:inst|LessThan5~0                                                                                                          ; 2       ;
; Celda:inst12|Min_Vector:inst|Min_Out[1]~4                                                                                                         ; 2       ;
; Celda:inst12|Min_Vector:inst|Min_Out[2]~3                                                                                                         ; 2       ;
; Celda:inst12|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                   ; 2       ;
; Celda:inst11|Min_Vector:inst|Min_Out[1]~4                                                                                                         ; 2       ;
; Celda:inst|Min_Vector:inst|Min_Out[1]~5                                                                                                           ; 2       ;
; Celda:inst|Min_Vector:inst|process_0~10                                                                                                           ; 2       ;
; Celda:inst|Min_Vector:inst|process_0~5                                                                                                            ; 2       ;
; Celda:inst|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                      ; 2       ;
; Celda:inst5|Min_Vector:inst|Min_Out[1]~12                                                                                                         ; 2       ;
; Celda:inst5|Min_Vector:inst|LessThan5~0                                                                                                           ; 2       ;
; Celda:inst5|Min_Vector:inst|process_0~4                                                                                                           ; 2       ;
; Celda:inst15|Min_Vector:inst|Min_Out[1]~1                                                                                                         ; 2       ;
; Celda:inst15|Min_Vector:inst|LessThan2~2                                                                                                          ; 2       ;
; Celda:inst15|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                   ; 2       ;
; Celda:inst14|Min_Vector:inst|LessThan5~0                                                                                                          ; 2       ;
; Celda:inst2|Min_Vector:inst|process_0~2                                                                                                           ; 2       ;
; Celda:inst2|Min_Vector:inst|process_0~0                                                                                                           ; 2       ;
; Celda:inst2|Min_Vector:inst|Min_Out[1]~0                                                                                                          ; 2       ;
; Celda:inst2|Min_Vector:inst|LessThan5~2                                                                                                           ; 2       ;
; Celda:inst2|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                     ; 2       ;
; Celda:inst1|Min_Vector:inst|Min_Out[0]~5                                                                                                          ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]                ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]                ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]                ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter~2              ; 2       ;
; control:inst30|fstate.cruzando                                                                                                                    ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|Equal1~1                                                                             ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|Equal1~0                                                                             ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst5|Y[2]~4                                                                          ; 2       ;
; Celda:inst4|DFF_fijo:inst8|estado                                                                                                                 ; 2       ;
; Celda:inst7|DFF_fijo:inst8|estado                                                                                                                 ; 2       ;
; Celda:inst2|DFF_fijo:inst8|estado                                                                                                                 ; 2       ;
; Celda:inst15|DFF_fijo:inst8|estado                                                                                                                ; 2       ;
; Celda:inst11|DFF_fijo:inst8|estado                                                                                                                ; 2       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|LessThan1~2                                                                                         ; 2       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|LessThan1~1                                                                                         ; 2       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|LessThan1~0                                                                                         ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst3|Y[1]~9                                                                          ; 2       ;
; Celda:inst4|DFF_fijo:inst5|estado                                                                                                                 ; 2       ;
; Celda:inst12|DFF_fijo:inst5|estado                                                                                                                ; 2       ;
; Celda:inst15|DFF_fijo:inst5|estado                                                                                                                ; 2       ;
; Celda:inst14|DFF_fijo:inst5|estado                                                                                                                ; 2       ;
; Celda:inst13|DFF_fijo:inst5|estado                                                                                                                ; 2       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|min_value~1                                                                                         ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst4|Y[1]~11                                                                         ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux1~7                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux1~6                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux1~5                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux1~4                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst4|Y[1]~9                                                                          ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux1~3                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux1~2                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux1~1                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux1~0                                                                  ; 2       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|LessThan0~1                                                                                         ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst4|Y[0]~7                                                                          ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux2~7                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux2~6                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux2~5                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux2~4                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst4|Y[0]~5                                                                          ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux2~3                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux2~2                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux2~1                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux2~0                                                                  ; 2       ;
; Celda:inst12|DFF_fijo:inst11|estado                                                                                                               ; 2       ;
; Celda:inst8|DFF_fijo:inst11|estado                                                                                                                ; 2       ;
; Celda:inst4|DFF_fijo:inst11|estado                                                                                                                ; 2       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|min_value~0                                                                                         ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst4|Y[2]~3                                                                          ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux0~7                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux0~6                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux0~5                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux0~4                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst4|Y[2]~1                                                                          ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux0~3                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux0~2                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux0~1                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst6|Mux0~0                                                                  ; 2       ;
; Celda:inst|DFF_fijo:inst3|estado                                                                                                                  ; 2       ;
; Celda:inst2|DFF_fijo:inst3|estado                                                                                                                 ; 2       ;
; Celda:inst1|DFF_fijo:inst3|estado                                                                                                                 ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux0~8                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux0~6                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst6|Y[2]~7                                                                          ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux0~4                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux0~1                                                                  ; 2       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux0~0                                                                  ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|Equal1~2                    ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]             ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|fstate.Ganamos                                                                       ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|cs_n~2                      ; 2       ;
; AntiRebote:inst28|cnt[9]                                                                                                                          ; 2       ;
; AntiRebote:inst28|cnt[8]                                                                                                                          ; 2       ;
; AntiRebote:inst28|cnt[7]                                                                                                                          ; 2       ;
; AntiRebote:inst28|cnt[6]                                                                                                                          ; 2       ;
; AntiRebote:inst28|cnt[5]                                                                                                                          ; 2       ;
; AntiRebote:inst28|cnt[4]                                                                                                                          ; 2       ;
; AntiRebote:inst28|cnt[3]                                                                                                                          ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]                  ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]                  ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]                  ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]                  ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]                  ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]                  ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]                  ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]                  ; 2       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState~feeder ; 1       ;
; CLK~input                                                                                                                                         ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|tiempo_limite[10]~1                                                      ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]~0              ; 1       ;
; Celda:inst4|latcheo_salida:inst2|reg_val[0]~0                                                                                                     ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|go~1                                                          ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|LessThan0~7                                                              ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|LessThan0~6                                                              ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux2~1                                                                  ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux2~0                                                                  ; 1       ;
; Celda:inst6|Min_Vector:inst|LessThan6~5                                                                                                           ; 1       ;
; Celda:inst6|Min_Vector:inst|LessThan1~5                                                                                                           ; 1       ;
; Celda:inst9|Min_Vector:inst|LessThan6~5                                                                                                           ; 1       ;
; Celda:inst9|Min_Vector:inst|LessThan1~5                                                                                                           ; 1       ;
; Celda:inst10|Min_Vector:inst|LessThan6~5                                                                                                          ; 1       ;
; Celda:inst10|Min_Vector:inst|LessThan1~5                                                                                                          ; 1       ;
; Celda:inst13|Min_Vector:inst|Min_Out[2]~10                                                                                                        ; 1       ;
; Celda:inst|Min_Vector:inst|Min_Out[2]~9                                                                                                           ; 1       ;
; Celda:inst5|Min_Vector:inst|Min_Out[0]~14                                                                                                         ; 1       ;
; Celda:inst5|Min_Vector:inst|LessThan8~2                                                                                                           ; 1       ;
; Celda:inst5|Min_Vector:inst|LessThan7~2                                                                                                           ; 1       ;
; Celda:inst5|Min_Vector:inst|Min_Out[0]~13                                                                                                         ; 1       ;
; Celda:inst5|Min_Vector:inst|LessThan6~2                                                                                                           ; 1       ;
; Celda:inst5|Min_Vector:inst|process_0~11                                                                                                          ; 1       ;
; Celda:inst14|Min_Vector:inst|Min_Out[2]~10                                                                                                        ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter~7              ; 1       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|LessThan2~12                                                                                        ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg~10           ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg~9            ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg~8            ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]           ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador~19                                                              ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg~6            ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg~4            ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]           ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[16]~18                                                          ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[16]~17                                                          ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador~16                                                              ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador~15                                                              ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador~14                                                              ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador~13                                                              ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador~12                                                              ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador~11                                                              ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador~10                                                              ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador~9                                                               ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador~8                                                               ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador~7                                                               ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador~6                                                               ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador~5                                                               ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador~4                                                               ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador~2                                                               ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[15]~0                                                           ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|contador[0]                                                              ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg~3            ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]           ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|Add2~1                      ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|Add2~0                      ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|Selector2~1                 ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|Selector2~0                 ; 1       ;
; control:inst30|Selector1~0                                                                                                                        ; 1       ;
; control:inst30|Selector0~1                                                                                                                        ; 1       ;
; control:inst30|Selector0~0                                                                                                                        ; 1       ;
; AntiRebote:inst28|btn_out~1                                                                                                                       ; 1       ;
; AntiRebote:inst28|btn_out~0                                                                                                                       ; 1       ;
; AntiRebote:inst28|btn_stable                                                                                                                      ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|fin_reg~0                                                                ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|LessThan0~3                                                              ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|LessThan0~2                                                              ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|LessThan0~1                                                              ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|temporizador_doble:inst2|LessThan0~0                                                              ; 1       ;
; Celda:inst4|DFF_fijo:inst8|estado~0                                                                                                               ; 1       ;
; Celda:inst7|DFF_fijo:inst8|estado~0                                                                                                               ; 1       ;
; Celda:inst6|DFF_fijo:inst8|estado~0                                                                                                               ; 1       ;
; Celda:inst5|DFF_fijo:inst8|estado~0                                                                                                               ; 1       ;
; Celda:inst|DFF_fijo:inst8|estado~0                                                                                                                ; 1       ;
; Celda:inst2|DFF_fijo:inst8|estado~0                                                                                                               ; 1       ;
; Celda:inst1|DFF_fijo:inst8|estado~0                                                                                                               ; 1       ;
; Celda:inst12|DFF_fijo:inst8|estado~0                                                                                                              ; 1       ;
; Celda:inst15|DFF_fijo:inst8|estado~0                                                                                                              ; 1       ;
; Celda:inst14|DFF_fijo:inst8|estado~0                                                                                                              ; 1       ;
; Celda:inst13|DFF_fijo:inst8|estado~0                                                                                                              ; 1       ;
; Celda:inst8|DFF_fijo:inst8|estado~0                                                                                                               ; 1       ;
; Celda:inst11|DFF_fijo:inst8|estado~0                                                                                                              ; 1       ;
; Celda:inst10|DFF_fijo:inst8|estado~0                                                                                                              ; 1       ;
; Celda:inst9|DFF_fijo:inst8|estado~0                                                                                                               ; 1       ;
; Celda:inst4|DFF_fijo:inst5|estado~0                                                                                                               ; 1       ;
; Celda:inst7|DFF_fijo:inst5|estado~0                                                                                                               ; 1       ;
; Celda:inst6|DFF_fijo:inst5|estado~0                                                                                                               ; 1       ;
; Celda:inst5|DFF_fijo:inst5|estado~0                                                                                                               ; 1       ;
; Celda:inst|DFF_fijo:inst5|estado~0                                                                                                                ; 1       ;
; Celda:inst2|DFF_fijo:inst5|estado~0                                                                                                               ; 1       ;
; Celda:inst1|DFF_fijo:inst5|estado~0                                                                                                               ; 1       ;
; Celda:inst12|DFF_fijo:inst5|estado~0                                                                                                              ; 1       ;
; Celda:inst15|DFF_fijo:inst5|estado~0                                                                                                              ; 1       ;
; Celda:inst14|DFF_fijo:inst5|estado~0                                                                                                              ; 1       ;
; Celda:inst13|DFF_fijo:inst5|estado~0                                                                                                              ; 1       ;
; Celda:inst8|DFF_fijo:inst5|estado~0                                                                                                               ; 1       ;
; Celda:inst11|DFF_fijo:inst5|estado~0                                                                                                              ; 1       ;
; Celda:inst10|DFF_fijo:inst5|estado~0                                                                                                              ; 1       ;
; Celda:inst9|DFF_fijo:inst5|estado~0                                                                                                               ; 1       ;
; Celda:inst6|sumador_3_bits:inst16|Add0~1                                                                                                          ; 1       ;
; Celda:inst9|sumador_3_bits:inst16|Add0~1                                                                                                          ; 1       ;
; Celda:inst8|sumador_3_bits:inst16|Add0~1                                                                                                          ; 1       ;
; Celda:inst7|sumador_3_bits:inst16|Add0~2                                                                                                          ; 1       ;
; Celda:inst10|sumador_3_bits:inst16|Add0~1                                                                                                         ; 1       ;
; Celda:inst13|sumador_3_bits:inst16|Add0~1                                                                                                         ; 1       ;
; Celda:inst12|sumador_3_bits:inst16|Add0~1                                                                                                         ; 1       ;
; Celda:inst11|sumador_3_bits:inst16|Add0~2                                                                                                         ; 1       ;
; Celda:inst|sumador_3_bits:inst16|Add0~1                                                                                                           ; 1       ;
; Celda:inst5|sumador_3_bits:inst16|Add0~1                                                                                                          ; 1       ;
; Celda:inst15|sumador_3_bits:inst16|Add0~1                                                                                                         ; 1       ;
; Celda:inst14|sumador_3_bits:inst16|Add0~1                                                                                                         ; 1       ;
; Celda:inst2|sumador_3_bits:inst16|Add0~1                                                                                                          ; 1       ;
; Celda:inst1|sumador_3_bits:inst16|Add0~1                                                                                                          ; 1       ;
; Celda:inst|Min_Vector:inst|Min_Out[0]~8                                                                                                           ; 1       ;
; Celda:inst1|Min_Vector:inst|Min_Out[0]~8                                                                                                          ; 1       ;
; Celda:inst2|Min_Vector:inst|Min_Out[0]~3                                                                                                          ; 1       ;
; Celda:inst12|DFF_fijo:inst11|estado~0                                                                                                             ; 1       ;
; Celda:inst15|DFF_fijo:inst11|estado~0                                                                                                             ; 1       ;
; Celda:inst14|DFF_fijo:inst11|estado~0                                                                                                             ; 1       ;
; Celda:inst13|DFF_fijo:inst11|estado~0                                                                                                             ; 1       ;
; Celda:inst8|DFF_fijo:inst11|estado~0                                                                                                              ; 1       ;
; Celda:inst11|DFF_fijo:inst11|estado~0                                                                                                             ; 1       ;
; Celda:inst10|DFF_fijo:inst11|estado~0                                                                                                             ; 1       ;
; Celda:inst9|DFF_fijo:inst11|estado~0                                                                                                              ; 1       ;
; Celda:inst4|DFF_fijo:inst11|estado~0                                                                                                              ; 1       ;
; Celda:inst7|DFF_fijo:inst11|estado~0                                                                                                              ; 1       ;
; Celda:inst6|DFF_fijo:inst11|estado~0                                                                                                              ; 1       ;
; Celda:inst5|DFF_fijo:inst11|estado~0                                                                                                              ; 1       ;
; Celda:inst|DFF_fijo:inst11|estado~0                                                                                                               ; 1       ;
; Celda:inst2|DFF_fijo:inst11|estado~0                                                                                                              ; 1       ;
; Celda:inst1|DFF_fijo:inst11|estado~0                                                                                                              ; 1       ;
; Celda:inst4|DFF_fijo:inst3|estado~0                                                                                                               ; 1       ;
; Celda:inst7|DFF_fijo:inst3|estado~0                                                                                                               ; 1       ;
; Celda:inst6|DFF_fijo:inst3|estado~0                                                                                                               ; 1       ;
; Celda:inst5|DFF_fijo:inst3|estado~0                                                                                                               ; 1       ;
; Celda:inst|DFF_fijo:inst3|estado~0                                                                                                                ; 1       ;
; Celda:inst2|DFF_fijo:inst3|estado~0                                                                                                               ; 1       ;
; Celda:inst1|DFF_fijo:inst3|estado~0                                                                                                               ; 1       ;
; Celda:inst12|DFF_fijo:inst3|estado~0                                                                                                              ; 1       ;
; Celda:inst15|DFF_fijo:inst3|estado~0                                                                                                              ; 1       ;
; Celda:inst14|DFF_fijo:inst3|estado~0                                                                                                              ; 1       ;
; Celda:inst13|DFF_fijo:inst3|estado~0                                                                                                              ; 1       ;
; Celda:inst8|DFF_fijo:inst3|estado~0                                                                                                               ; 1       ;
; Celda:inst11|DFF_fijo:inst3|estado~0                                                                                                              ; 1       ;
; Celda:inst10|DFF_fijo:inst3|estado~0                                                                                                              ; 1       ;
; Celda:inst9|DFF_fijo:inst3|estado~0                                                                                                               ; 1       ;
; Celda:inst6|sumador_3_bits:inst16|Add0~0                                                                                                          ; 1       ;
; Celda:inst6|Min_Vector:inst|Min_Out[1]~9                                                                                                          ; 1       ;
; Celda:inst6|Min_Vector:inst|Min_Out[0]~7                                                                                                          ; 1       ;
; Celda:inst6|Min_Vector:inst|Min_Out[2]~6                                                                                                          ; 1       ;
; Celda:inst6|Min_Vector:inst|Min_Out[2]~5                                                                                                          ; 1       ;
; Celda:inst6|Min_Vector:inst|Min_Out[0]~3                                                                                                          ; 1       ;
; Celda:inst6|Min_Vector:inst|LessThan6~4                                                                                                           ; 1       ;
; Celda:inst6|Min_Vector:inst|LessThan7~1                                                                                                           ; 1       ;
; Celda:inst6|Min_Vector:inst|Min_Out[0]~2                                                                                                          ; 1       ;
; Celda:inst6|Min_Vector:inst|LessThan8~0                                                                                                           ; 1       ;
; Celda:inst6|Min_Vector:inst|Min_Out[0]~1                                                                                                          ; 1       ;
; Celda:inst6|Min_Vector:inst|process_0~9                                                                                                           ; 1       ;
; Celda:inst6|Min_Vector:inst|process_0~8                                                                                                           ; 1       ;
; Celda:inst6|Min_Vector:inst|process_0~7                                                                                                           ; 1       ;
; Celda:inst6|Min_Vector:inst|process_0~6                                                                                                           ; 1       ;
; Celda:inst6|Min_Vector:inst|process_0~5                                                                                                           ; 1       ;
; Celda:inst6|Min_Vector:inst|process_0~4                                                                                                           ; 1       ;
; Celda:inst6|Min_Vector:inst|process_0~3                                                                                                           ; 1       ;
; Celda:inst6|Min_Vector:inst|LessThan1~4                                                                                                           ; 1       ;
; Celda:inst6|Min_Vector:inst|LessThan0~1                                                                                                           ; 1       ;
; Celda:inst6|Min_Vector:inst|process_0~1                                                                                                           ; 1       ;
; Celda:inst6|Min_Vector:inst|LessThan2~0                                                                                                           ; 1       ;
; Celda:inst6|Min_Vector:inst|process_0~0                                                                                                           ; 1       ;
; Celda:inst9|sumador_3_bits:inst16|Add0~0                                                                                                          ; 1       ;
; Celda:inst9|Min_Vector:inst|Min_Out[1]~9                                                                                                          ; 1       ;
; Celda:inst9|Min_Vector:inst|Min_Out[0]~7                                                                                                          ; 1       ;
; Celda:inst9|Min_Vector:inst|Min_Out[2]~6                                                                                                          ; 1       ;
; Celda:inst9|Min_Vector:inst|Min_Out[2]~5                                                                                                          ; 1       ;
; Celda:inst9|Min_Vector:inst|Min_Out[0]~3                                                                                                          ; 1       ;
; Celda:inst9|Min_Vector:inst|LessThan6~4                                                                                                           ; 1       ;
; Celda:inst9|Min_Vector:inst|LessThan7~1                                                                                                           ; 1       ;
; Celda:inst9|Min_Vector:inst|Min_Out[0]~2                                                                                                          ; 1       ;
; Celda:inst9|Min_Vector:inst|LessThan8~0                                                                                                           ; 1       ;
; Celda:inst9|Min_Vector:inst|Min_Out[0]~1                                                                                                          ; 1       ;
; Celda:inst9|Min_Vector:inst|process_0~9                                                                                                           ; 1       ;
; Celda:inst9|Min_Vector:inst|process_0~8                                                                                                           ; 1       ;
; Celda:inst9|Min_Vector:inst|process_0~7                                                                                                           ; 1       ;
; Celda:inst9|Min_Vector:inst|process_0~6                                                                                                           ; 1       ;
; Celda:inst9|Min_Vector:inst|process_0~5                                                                                                           ; 1       ;
; Celda:inst9|Min_Vector:inst|process_0~4                                                                                                           ; 1       ;
; Celda:inst9|Min_Vector:inst|process_0~3                                                                                                           ; 1       ;
; Celda:inst9|Min_Vector:inst|LessThan1~4                                                                                                           ; 1       ;
; Celda:inst9|Min_Vector:inst|LessThan0~1                                                                                                           ; 1       ;
; Celda:inst9|Min_Vector:inst|process_0~1                                                                                                           ; 1       ;
; Celda:inst9|Min_Vector:inst|LessThan2~0                                                                                                           ; 1       ;
; Celda:inst9|Min_Vector:inst|process_0~0                                                                                                           ; 1       ;
; Celda:inst8|sumador_3_bits:inst16|Add0~0                                                                                                          ; 1       ;
; Celda:inst8|Min_Vector:inst|Min_Out[2]~0                                                                                                          ; 1       ;
; Celda:inst8|Min_Vector:inst|process_0~13                                                                                                          ; 1       ;
; Celda:inst8|Min_Vector:inst|process_0~12                                                                                                          ; 1       ;
; Celda:inst8|Min_Vector:inst|process_0~11                                                                                                          ; 1       ;
; Celda:inst8|Min_Vector:inst|process_0~9                                                                                                           ; 1       ;
; Celda:inst8|Min_Vector:inst|process_0~8                                                                                                           ; 1       ;
; Celda:inst8|Min_Vector:inst|process_0~5                                                                                                           ; 1       ;
; Celda:inst8|Min_Vector:inst|process_0~3                                                                                                           ; 1       ;
; Celda:inst8|Min_Vector:inst|process_0~2                                                                                                           ; 1       ;
; Celda:inst8|Min_Vector:inst|process_0~1                                                                                                           ; 1       ;
; Celda:inst8|Min_Vector:inst|process_0~0                                                                                                           ; 1       ;
; Celda:inst7|sumador_3_bits:inst16|Add0~1                                                                                                          ; 1       ;
; Celda:inst7|sumador_3_bits:inst16|Add0~0                                                                                                          ; 1       ;
; Celda:inst7|Min_Vector:inst|Min_Out[0]~3                                                                                                          ; 1       ;
; Celda:inst7|Min_Vector:inst|Min_Out[2]~2                                                                                                          ; 1       ;
; Celda:inst7|Min_Vector:inst|process_0~7                                                                                                           ; 1       ;
; Celda:inst7|Min_Vector:inst|process_0~6                                                                                                           ; 1       ;
; Celda:inst7|Min_Vector:inst|process_0~5                                                                                                           ; 1       ;
; Celda:inst7|Min_Vector:inst|process_0~3                                                                                                           ; 1       ;
; Celda:inst7|Min_Vector:inst|process_0~2                                                                                                           ; 1       ;
; Celda:inst7|Min_Vector:inst|process_0~1                                                                                                           ; 1       ;
; Celda:inst10|sumador_3_bits:inst16|Add0~0                                                                                                         ; 1       ;
; Celda:inst10|Min_Vector:inst|Min_Out[0]~9                                                                                                         ; 1       ;
; Celda:inst10|Min_Vector:inst|Min_Out[1]~7                                                                                                         ; 1       ;
; Celda:inst10|Min_Vector:inst|Min_Out[2]~6                                                                                                         ; 1       ;
; Celda:inst10|Min_Vector:inst|Min_Out[2]~5                                                                                                         ; 1       ;
; Celda:inst10|Min_Vector:inst|Min_Out[2]~3                                                                                                         ; 1       ;
; Celda:inst10|Min_Vector:inst|LessThan6~4                                                                                                          ; 1       ;
; Celda:inst10|Min_Vector:inst|LessThan7~1                                                                                                          ; 1       ;
; Celda:inst10|Min_Vector:inst|Min_Out[2]~2                                                                                                         ; 1       ;
; Celda:inst10|Min_Vector:inst|LessThan8~0                                                                                                          ; 1       ;
; Celda:inst10|Min_Vector:inst|Min_Out[2]~1                                                                                                         ; 1       ;
; Celda:inst10|Min_Vector:inst|process_0~9                                                                                                          ; 1       ;
; Celda:inst10|Min_Vector:inst|process_0~8                                                                                                          ; 1       ;
; Celda:inst10|Min_Vector:inst|process_0~7                                                                                                          ; 1       ;
; Celda:inst10|Min_Vector:inst|process_0~6                                                                                                          ; 1       ;
; Celda:inst10|Min_Vector:inst|process_0~5                                                                                                          ; 1       ;
; Celda:inst10|Min_Vector:inst|process_0~4                                                                                                          ; 1       ;
; Celda:inst10|Min_Vector:inst|process_0~3                                                                                                          ; 1       ;
; Celda:inst10|Min_Vector:inst|LessThan1~4                                                                                                          ; 1       ;
; Celda:inst10|Min_Vector:inst|LessThan0~1                                                                                                          ; 1       ;
; Celda:inst10|Min_Vector:inst|process_0~1                                                                                                          ; 1       ;
; Celda:inst10|Min_Vector:inst|LessThan2~0                                                                                                          ; 1       ;
; Celda:inst10|Min_Vector:inst|process_0~0                                                                                                          ; 1       ;
; Celda:inst13|sumador_3_bits:inst16|Add0~0                                                                                                         ; 1       ;
; Celda:inst13|Min_Vector:inst|Min_Out[1]~9                                                                                                         ; 1       ;
; Celda:inst13|Min_Vector:inst|Min_Out[0]~8                                                                                                         ; 1       ;
; Celda:inst13|Min_Vector:inst|process_0~7                                                                                                          ; 1       ;
; Celda:inst13|Min_Vector:inst|process_0~6                                                                                                          ; 1       ;
; Celda:inst13|Min_Vector:inst|process_0~5                                                                                                          ; 1       ;
; Celda:inst13|Min_Vector:inst|Min_Out[2]~7                                                                                                         ; 1       ;
; Celda:inst13|Min_Vector:inst|process_0~3                                                                                                          ; 1       ;
; Celda:inst13|Min_Vector:inst|process_0~2                                                                                                          ; 1       ;
; Celda:inst13|Min_Vector:inst|process_0~1                                                                                                          ; 1       ;
; Celda:inst13|Min_Vector:inst|LessThan4~0                                                                                                          ; 1       ;
; Celda:inst13|Min_Vector:inst|LessThan3~0                                                                                                          ; 1       ;
; Celda:inst12|sumador_3_bits:inst16|Add0~0                                                                                                         ; 1       ;
; Celda:inst12|Min_Vector:inst|Min_Out[0]~5                                                                                                         ; 1       ;
; Celda:inst12|Min_Vector:inst|Min_Out[2]~2                                                                                                         ; 1       ;
; Celda:inst12|Min_Vector:inst|Min_Out[2]~1                                                                                                         ; 1       ;
; Celda:inst12|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                    ; 1       ;
; Celda:inst12|Min_Vector:inst|LessThan1~1                                                                                                          ; 1       ;
; Celda:inst12|Min_Vector:inst|LessThan1~0                                                                                                          ; 1       ;
; Celda:inst12|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                   ; 1       ;
; Celda:inst12|Min_Vector:inst|Min_Out[2]~0                                                                                                         ; 1       ;
; Celda:inst11|sumador_3_bits:inst16|Add0~1                                                                                                         ; 1       ;
; Celda:inst11|sumador_3_bits:inst16|Add0~0                                                                                                         ; 1       ;
; Celda:inst11|Min_Vector:inst|Min_Out[0]~3                                                                                                         ; 1       ;
; Celda:inst11|Min_Vector:inst|Min_Out[2]~2                                                                                                         ; 1       ;
; Celda:inst11|Min_Vector:inst|process_0~7                                                                                                          ; 1       ;
; Celda:inst11|Min_Vector:inst|process_0~6                                                                                                          ; 1       ;
; Celda:inst11|Min_Vector:inst|process_0~5                                                                                                          ; 1       ;
; Celda:inst11|Min_Vector:inst|process_0~3                                                                                                          ; 1       ;
; Celda:inst11|Min_Vector:inst|process_0~2                                                                                                          ; 1       ;
; Celda:inst11|Min_Vector:inst|process_0~1                                                                                                          ; 1       ;
; Celda:inst|sumador_3_bits:inst16|Add0~0                                                                                                           ; 1       ;
; Celda:inst|Min_Vector:inst|Min_Out[0]~6                                                                                                           ; 1       ;
; Celda:inst|Min_Vector:inst|process_0~9                                                                                                            ; 1       ;
; Celda:inst|Min_Vector:inst|process_0~8                                                                                                            ; 1       ;
; Celda:inst|Min_Vector:inst|process_0~7                                                                                                            ; 1       ;
; Celda:inst|Min_Vector:inst|process_0~6                                                                                                            ; 1       ;
; Celda:inst|Min_Vector:inst|Min_Out[1]~4                                                                                                           ; 1       ;
; Celda:inst|Min_Vector:inst|process_0~4                                                                                                            ; 1       ;
; Celda:inst|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[1]                                                                      ; 1       ;
; Celda:inst|Min_Vector:inst|process_0~3                                                                                                            ; 1       ;
; Celda:inst|Min_Vector:inst|process_0~2                                                                                                            ; 1       ;
; Celda:inst|Min_Vector:inst|process_0~0                                                                                                            ; 1       ;
; Celda:inst5|sumador_3_bits:inst16|Add0~0                                                                                                          ; 1       ;
; Celda:inst5|Min_Vector:inst|Min_Out[1]~11                                                                                                         ; 1       ;
; Celda:inst5|Min_Vector:inst|Min_Out[0]~9                                                                                                          ; 1       ;
; Celda:inst5|Min_Vector:inst|Min_Out[2]~8                                                                                                          ; 1       ;
; Celda:inst5|Min_Vector:inst|Min_Out[2]~7                                                                                                          ; 1       ;
; Celda:inst5|Min_Vector:inst|Min_Out[0]~5                                                                                                          ; 1       ;
; Celda:inst5|Min_Vector:inst|process_0~10                                                                                                          ; 1       ;
; Celda:inst5|Min_Vector:inst|process_0~9                                                                                                           ; 1       ;
; Celda:inst5|Min_Vector:inst|process_0~8                                                                                                           ; 1       ;
; Celda:inst5|Min_Vector:inst|process_0~7                                                                                                           ; 1       ;
; Celda:inst5|Min_Vector:inst|process_0~6                                                                                                           ; 1       ;
; Celda:inst5|busmux:inst7|lpm_mux:$00000|mux_9rc:auto_generated|result_node[0]                                                                     ; 1       ;
; Celda:inst5|Min_Vector:inst|process_0~5                                                                                                           ; 1       ;
; Celda:inst5|Min_Vector:inst|process_0~3                                                                                                           ; 1       ;
; Celda:inst5|Min_Vector:inst|LessThan1~1                                                                                                           ; 1       ;
; Celda:inst5|Min_Vector:inst|process_0~2                                                                                                           ; 1       ;
; Celda:inst5|Min_Vector:inst|LessThan0~1                                                                                                           ; 1       ;
; Celda:inst5|Min_Vector:inst|LessThan2~1                                                                                                           ; 1       ;
; Celda:inst5|Min_Vector:inst|LessThan2~0                                                                                                           ; 1       ;
; Celda:inst15|sumador_3_bits:inst16|Add0~0                                                                                                         ; 1       ;
; Celda:inst15|Min_Vector:inst|LessThan2~3                                                                                                          ; 1       ;
; Celda:inst15|Min_Vector:inst|LessThan2~1                                                                                                          ; 1       ;
; Celda:inst15|Min_Vector:inst|LessThan2~0                                                                                                          ; 1       ;
; Celda:inst15|busmux:inst17|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                   ; 1       ;
; Celda:inst15|Min_Vector:inst|Min_Out[2]~0                                                                                                         ; 1       ;
; Celda:inst14|sumador_3_bits:inst16|Add0~0                                                                                                         ; 1       ;
; Celda:inst14|Min_Vector:inst|Min_Out[1]~9                                                                                                         ; 1       ;
; Celda:inst14|Min_Vector:inst|Min_Out[0]~8                                                                                                         ; 1       ;
; Celda:inst14|Min_Vector:inst|process_0~7                                                                                                          ; 1       ;
; Celda:inst14|Min_Vector:inst|process_0~6                                                                                                          ; 1       ;
; Celda:inst14|Min_Vector:inst|process_0~5                                                                                                          ; 1       ;
; Celda:inst14|Min_Vector:inst|Min_Out[2]~7                                                                                                         ; 1       ;
; Celda:inst14|Min_Vector:inst|process_0~3                                                                                                          ; 1       ;
; Celda:inst14|Min_Vector:inst|process_0~2                                                                                                          ; 1       ;
; Celda:inst14|Min_Vector:inst|process_0~1                                                                                                          ; 1       ;
; Celda:inst14|Min_Vector:inst|LessThan4~0                                                                                                          ; 1       ;
; Celda:inst14|Min_Vector:inst|LessThan3~0                                                                                                          ; 1       ;
; Celda:inst2|sumador_3_bits:inst16|Add0~0                                                                                                          ; 1       ;
; Celda:inst2|Min_Vector:inst|Min_Out[2]~2                                                                                                          ; 1       ;
; Celda:inst2|Min_Vector:inst|LessThan5~3                                                                                                           ; 1       ;
; Celda:inst2|Min_Vector:inst|LessThan5~1                                                                                                           ; 1       ;
; Celda:inst2|Min_Vector:inst|LessThan5~0                                                                                                           ; 1       ;
; Celda:inst2|busmux:inst6|lpm_mux:$00000|mux_9rc:auto_generated|result_node[2]                                                                     ; 1       ;
; Celda:inst1|sumador_3_bits:inst16|Add0~0                                                                                                          ; 1       ;
; Celda:inst1|Min_Vector:inst|Min_Out[2]~7                                                                                                          ; 1       ;
; Celda:inst1|Min_Vector:inst|Min_Out[2]~6                                                                                                          ; 1       ;
; Celda:inst1|Min_Vector:inst|Min_Out[1]~4                                                                                                          ; 1       ;
; Celda:inst1|Min_Vector:inst|process_0~11                                                                                                          ; 1       ;
; Celda:inst1|Min_Vector:inst|process_0~10                                                                                                          ; 1       ;
; Celda:inst1|Min_Vector:inst|process_0~9                                                                                                           ; 1       ;
; Celda:inst1|Min_Vector:inst|process_0~7                                                                                                           ; 1       ;
; Celda:inst1|Min_Vector:inst|process_0~6                                                                                                           ; 1       ;
; Celda:inst1|Min_Vector:inst|process_0~5                                                                                                           ; 1       ;
; Celda:inst1|Min_Vector:inst|process_0~2                                                                                                           ; 1       ;
; Celda:inst1|Min_Vector:inst|process_0~1                                                                                                           ; 1       ;
; Celda:inst1|Min_Vector:inst|process_0~0                                                                                                           ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~11                                                        ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]                 ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~10                                                        ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]                 ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~9                                                         ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]                 ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~8                                                         ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]                 ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~7                                                         ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]                 ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~6                                                         ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]                 ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~5                                                         ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]                 ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~4                                                         ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]                 ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~3                                                         ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]                 ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~2                                                         ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]                ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~1                                                         ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]                ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH0~0                                                         ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]                 ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~11                                                        ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]                 ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~10                                                        ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]                 ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~9                                                         ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]                 ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~8                                                         ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]                 ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~7                                                         ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]                 ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~6                                                         ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]                 ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~5                                                         ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]                 ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~4                                                         ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]                 ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~3                                                         ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]                ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~2                                                         ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]                ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~1                                                         ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]                 ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|CH1~0                                                         ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]                 ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg~2            ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]           ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address~3                   ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address~2                   ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address~0                   ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|Selector0~0                 ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter~6              ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter~5              ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter~4              ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|Posicion:inst|Mux_presuma:inst|Mux1~0                                                   ; 1       ;
; control:inst30|Selector2~0                                                                                                                        ; 1       ;
; control:inst30|Selector3~0                                                                                                                        ; 1       ;
; control:inst30|Selector5~0                                                                                                                        ; 1       ;
; control:inst30|Selector4~0                                                                                                                        ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|Selector6~1                                                                          ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|Selector6~0                                                                          ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|Selector5~0                                                                          ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|Selector4~1                                                                          ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|Selector4~0                                                                          ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|Selector2~1                                                                          ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|Selector2~0                                                                          ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|Selector0~4                                                                          ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|Selector0~3                                                                          ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|Selector0~2                                                                          ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|Selector0~1                                                                          ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|Selector0~0                                                                          ; 1       ;
; algoritmo_decision:inst33|Control_Motores:inst3|Motores:inst|Selector3~0                                                                          ; 1       ;
; algoritmo_decision:inst33|decido_accion:inst5|seleccion[1]~6                                                                                      ; 1       ;
; algoritmo_decision:inst33|decido_accion:inst5|seleccion[0]~4                                                                                      ; 1       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|LessThan2~9                                                                                         ; 1       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|LessThan2~8                                                                                         ; 1       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|LessThan2~7                                                                                         ; 1       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|LessThan2~6                                                                                         ; 1       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|LessThan2~5                                                                                         ; 1       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|LessThan2~4                                                                                         ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux0~11                                                                 ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux2~9                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux2~8                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux2~7                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux2~6                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux2~5                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux2~4                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux2~3                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux2~2                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux2~1                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux2~0                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst4|Y[0]~12                                                                         ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst3|Y[0]~13                                                                         ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst3|Y[0]~12                                                                         ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst3|Y[0]~11                                                                         ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst3|Y[0]~10                                                                         ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst3|Y[1]~8                                                                          ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst3|Y[1]~7                                                                          ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst3|Y[1]~6                                                                          ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst3|Y[1]~5                                                                          ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst3|Y[2]~3                                                                          ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst3|Y[2]~2                                                                          ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst3|Y[2]~1                                                                          ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst3|Y[2]~0                                                                          ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux1~8                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux1~7                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux1~6                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux1~5                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux1~4                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux1~3                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux1~2                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux1~1                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux1~0                                                                        ; 1       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|LessThan0~7                                                                                         ; 1       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|LessThan0~6                                                                                         ; 1       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|LessThan0~5                                                                                         ; 1       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|LessThan0~4                                                                                         ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst4|Y[1]~10                                                                         ; 1       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|LessThan0~3                                                                                         ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst4|Y[1]~8                                                                          ; 1       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|LessThan0~2                                                                                         ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux1~9                                                                  ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux1~8                                                                  ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux1~7                                                                  ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux1~6                                                                  ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux1~5                                                                  ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux1~4                                                                  ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux1~3                                                                  ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux1~2                                                                  ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux2~8                                                                  ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux2~7                                                                  ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux2~6                                                                  ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux2~5                                                                  ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux2~3                                                                  ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|Donde_ir:inst|mux_16to1:inst5|Mux2~2                                                                  ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst4|Y[0]~6                                                                          ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst4|Y[0]~4                                                                          ; 1       ;
; algoritmo_decision:inst33|elijo_sentido:inst4|LessThan0~0                                                                                         ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux3~8                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux3~7                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux3~6                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux3~5                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux3~4                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux3~3                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux3~2                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux3~1                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux3~0                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst4|Y[2]~2                                                                          ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_peso_o_muro:inst4|Y[2]~0                                                                          ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux0~8                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux0~7                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux0~6                                                                        ; 1       ;
; algoritmo_decision:inst33|Muro_o_peso:inst1|mux_selector16a1:inst13|Mux0~5                                                                        ; 1       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+


>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041
+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
<<<<<<< HEAD
; Block interconnects         ; 879 / 71,559 ( 1 % )   ;
; C16 interconnects           ; 8 / 2,597 ( < 1 % )    ;
; C4 interconnects            ; 355 / 46,848 ( < 1 % ) ;
; Direct links                ; 218 / 71,559 ( < 1 % ) ;
; Global clocks               ; 2 / 20 ( 10 % )        ;
; Local interconnects         ; 473 / 24,624 ( 2 % )   ;
; R24 interconnects           ; 12 / 2,496 ( < 1 % )   ;
; R4 interconnects            ; 445 / 62,424 ( < 1 % ) ;
=======
; Block interconnects         ; 1,199 / 71,559 ( 2 % ) ;
; C16 interconnects           ; 20 / 2,597 ( < 1 % )   ;
; C4 interconnects            ; 648 / 46,848 ( 1 % )   ;
; Direct links                ; 193 / 71,559 ( < 1 % ) ;
; Global clocks               ; 6 / 20 ( 30 % )        ;
; Local interconnects         ; 560 / 24,624 ( 2 % )   ;
; R24 interconnects           ; 15 / 2,496 ( < 1 % )   ;
; R4 interconnects            ; 728 / 62,424 ( 1 % )   ;
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
<<<<<<< HEAD
; Number of Logic Elements  (Average = 13.16) ; Number of LABs  (Total = 57) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 4                            ;
; 2                                           ; 0                            ;
; 3                                           ; 1                            ;
; 4                                           ; 1                            ;
; 5                                           ; 0                            ;
; 6                                           ; 1                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 2                            ;
; 10                                          ; 0                            ;
; 11                                          ; 1                            ;
; 12                                          ; 2                            ;
; 13                                          ; 5                            ;
; 14                                          ; 4                            ;
; 15                                          ; 9                            ;
; 16                                          ; 26                           ;
=======
; Number of Logic Elements  (Average = 12.56) ; Number of LABs  (Total = 70) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 5                            ;
; 2                                           ; 4                            ;
; 3                                           ; 1                            ;
; 4                                           ; 0                            ;
; 5                                           ; 1                            ;
; 6                                           ; 1                            ;
; 7                                           ; 2                            ;
; 8                                           ; 2                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 2                            ;
; 12                                          ; 2                            ;
; 13                                          ; 2                            ;
; 14                                          ; 6                            ;
; 15                                          ; 6                            ;
; 16                                          ; 36                           ;
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
<<<<<<< HEAD
; LAB-wide Signals  (Average = 2.14) ; Number of LABs  (Total = 57) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 31                           ;
; 1 Clock                            ; 41                           ;
; 1 Clock enable                     ; 23                           ;
; 1 Sync. clear                      ; 1                            ;
; 1 Sync. load                       ; 1                            ;
; 2 Async. clears                    ; 1                            ;
; 2 Clock enables                    ; 11                           ;
; 2 Clocks                           ; 13                           ;
=======
; LAB-wide Signals  (Average = 1.20) ; Number of LABs  (Total = 70) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 33                           ;
; 1 Clock                            ; 36                           ;
; 1 Clock enable                     ; 4                            ;
; 1 Sync. load                       ; 1                            ;
; 2 Clock enables                    ; 5                            ;
; 2 Clocks                           ; 5                            ;
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
<<<<<<< HEAD
; Number of Signals Sourced  (Average = 21.95) ; Number of LABs  (Total = 57) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 2                            ;
; 2                                            ; 1                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 3                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 1                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 1                            ;
; 17                                           ; 1                            ;
; 18                                           ; 2                            ;
; 19                                           ; 1                            ;
; 20                                           ; 3                            ;
; 21                                           ; 6                            ;
; 22                                           ; 4                            ;
; 23                                           ; 2                            ;
; 24                                           ; 0                            ;
; 25                                           ; 2                            ;
; 26                                           ; 4                            ;
; 27                                           ; 6                            ;
; 28                                           ; 3                            ;
; 29                                           ; 7                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
; 32                                           ; 5                            ;
=======
; Number of Signals Sourced  (Average = 15.91) ; Number of LABs  (Total = 70) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 4                            ;
; 2                                            ; 5                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 1                            ;
; 6                                            ; 0                            ;
; 7                                            ; 2                            ;
; 8                                            ; 2                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 2                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 2                            ;
; 15                                           ; 4                            ;
; 16                                           ; 14                           ;
; 17                                           ; 2                            ;
; 18                                           ; 2                            ;
; 19                                           ; 3                            ;
; 20                                           ; 6                            ;
; 21                                           ; 3                            ;
; 22                                           ; 4                            ;
; 23                                           ; 3                            ;
; 24                                           ; 3                            ;
; 25                                           ; 1                            ;
; 26                                           ; 3                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 2                            ;
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
<<<<<<< HEAD
; Number of Signals Sourced Out  (Average = 6.47) ; Number of LABs  (Total = 57) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 9                            ;
; 2                                               ; 4                            ;
; 3                                               ; 10                           ;
; 4                                               ; 4                            ;
; 5                                               ; 1                            ;
; 6                                               ; 6                            ;
; 7                                               ; 2                            ;
; 8                                               ; 5                            ;
; 9                                               ; 2                            ;
; 10                                              ; 2                            ;
; 11                                              ; 0                            ;
; 12                                              ; 1                            ;
; 13                                              ; 3                            ;
; 14                                              ; 2                            ;
; 15                                              ; 0                            ;
; 16                                              ; 3                            ;
; 17                                              ; 0                            ;
; 18                                              ; 0                            ;
; 19                                              ; 1                            ;
; 20                                              ; 0                            ;
; 21                                              ; 0                            ;
; 22                                              ; 0                            ;
; 23                                              ; 0                            ;
; 24                                              ; 0                            ;
; 25                                              ; 0                            ;
; 26                                              ; 0                            ;
; 27                                              ; 1                            ;
=======
; Number of Signals Sourced Out  (Average = 7.21) ; Number of LABs  (Total = 70) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 7                            ;
; 2                                               ; 8                            ;
; 3                                               ; 4                            ;
; 4                                               ; 1                            ;
; 5                                               ; 7                            ;
; 6                                               ; 7                            ;
; 7                                               ; 3                            ;
; 8                                               ; 4                            ;
; 9                                               ; 7                            ;
; 10                                              ; 4                            ;
; 11                                              ; 3                            ;
; 12                                              ; 5                            ;
; 13                                              ; 5                            ;
; 14                                              ; 3                            ;
; 15                                              ; 0                            ;
; 16                                              ; 1                            ;
; 17                                              ; 1                            ;
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
<<<<<<< HEAD
; Number of Distinct Inputs  (Average = 10.19) ; Number of LABs  (Total = 57) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 4                            ;
; 2                                            ; 2                            ;
; 3                                            ; 3                            ;
; 4                                            ; 4                            ;
; 5                                            ; 4                            ;
; 6                                            ; 1                            ;
; 7                                            ; 2                            ;
; 8                                            ; 5                            ;
; 9                                            ; 3                            ;
; 10                                           ; 2                            ;
; 11                                           ; 3                            ;
; 12                                           ; 1                            ;
; 13                                           ; 1                            ;
; 14                                           ; 1                            ;
; 15                                           ; 5                            ;
; 16                                           ; 2                            ;
; 17                                           ; 2                            ;
; 18                                           ; 2                            ;
; 19                                           ; 0                            ;
; 20                                           ; 2                            ;
; 21                                           ; 1                            ;
; 22                                           ; 4                            ;
; 23                                           ; 1                            ;
=======
; Number of Distinct Inputs  (Average = 15.47) ; Number of LABs  (Total = 70) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 3                            ;
; 3                                            ; 4                            ;
; 4                                            ; 5                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 2                            ;
; 8                                            ; 4                            ;
; 9                                            ; 2                            ;
; 10                                           ; 0                            ;
; 11                                           ; 4                            ;
; 12                                           ; 4                            ;
; 13                                           ; 3                            ;
; 14                                           ; 1                            ;
; 15                                           ; 2                            ;
; 16                                           ; 4                            ;
; 17                                           ; 2                            ;
; 18                                           ; 3                            ;
; 19                                           ; 3                            ;
; 20                                           ; 0                            ;
; 21                                           ; 4                            ;
; 22                                           ; 1                            ;
; 23                                           ; 2                            ;
; 24                                           ; 0                            ;
; 25                                           ; 6                            ;
; 26                                           ; 1                            ;
; 27                                           ; 2                            ;
; 28                                           ; 4                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
; 32                                           ; 0                            ;
; 33                                           ; 2                            ;
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


<<<<<<< HEAD
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 0            ; 0            ; 0            ; 0            ; 24        ; 0            ; 0            ; 24        ; 24        ; 0            ; 16           ; 0            ; 0            ; 4            ; 0            ; 16           ; 4            ; 0            ; 0            ; 0            ; 16           ; 0            ; 0            ; 0            ; 0            ; 0            ; 24        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 24           ; 24           ; 24           ; 24           ; 24           ; 0         ; 24           ; 24           ; 0         ; 0         ; 24           ; 8            ; 24           ; 24           ; 20           ; 24           ; 8            ; 20           ; 24           ; 24           ; 24           ; 8            ; 24           ; 24           ; 24           ; 24           ; 24           ; 0         ; 24           ; 24           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Y1[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y1[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y1[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y1[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y2[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y2[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y2[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y2[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y3[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y3[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y3[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y3[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y4[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y4[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y4[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y4[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[0]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[1]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[2]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[3]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
=======
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 14           ; 0            ; 14           ; 0            ; 0            ; 24        ; 14           ; 0            ; 24        ; 24        ; 0            ; 19           ; 0            ; 0            ; 5            ; 0            ; 19           ; 5            ; 0            ; 0            ; 0            ; 19           ; 0            ; 0            ; 0            ; 0            ; 0            ; 24        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 10           ; 24           ; 10           ; 24           ; 24           ; 0         ; 10           ; 24           ; 0         ; 0         ; 24           ; 5            ; 24           ; 24           ; 19           ; 24           ; 5            ; 19           ; 24           ; 24           ; 24           ; 5            ; 24           ; 24           ; 24           ; 24           ; 24           ; 0         ; 24           ; 24           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ADC_SCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_CS_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DIN            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MD0                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MD1                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MI0                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MI1                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VELD               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VELI               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GIROO              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SENTIDOO           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MUROO              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CUENTAA            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pos_act[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pos_act[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pos_act[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pos_act[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sent_act[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sent_act[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Reset1             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SENSOR_MURO        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SENSOR_LINEA       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                             ;
+----------------------------------------------------------------+----------------------+-------------------+
; Source Clock(s)                                                ; Destination Clock(s) ; Delay Added in ns ;
+----------------------------------------------------------------+----------------------+-------------------+
; inst33|inst3|inst4|altpll_component|auto_generated|pll1|clk[1] ; CLK                  ; 126.2             ;
+----------------------------------------------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+--------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                              ;
+-----------------------------------+------------------------------------+-------------------+
; Source Register                   ; Destination Register               ; Delay Added in ns ;
+-----------------------------------+------------------------------------+-------------------+
; control:inst30|fstate.se_choca    ; Celda:inst8|DFF_fijo:inst11|estado ; 2.952             ;
; AntiRebote:inst28|btn_out         ; control:inst30|fstate.decide       ; 0.192             ;
; control:inst30|fstate.nueva_celda ; control:inst30|fstate.decide       ; 0.115             ;
; control:inst30|fstate.girando     ; control:inst30|fstate.MUEVE        ; 0.092             ;
+-----------------------------------+------------------------------------+-------------------+
Note: This table only shows the top 4 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP4CE22F17C6 for design "ratatouille"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 1250, and phase shift of 0 degrees (0 ps) for algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[2] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
<<<<<<< HEAD
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 20 pins of 20 total pins
    Info (169086): Pin Y1[0] not assigned to an exact location on the device
    Info (169086): Pin Y1[1] not assigned to an exact location on the device
    Info (169086): Pin Y1[2] not assigned to an exact location on the device
    Info (169086): Pin Y1[3] not assigned to an exact location on the device
    Info (169086): Pin Y2[0] not assigned to an exact location on the device
    Info (169086): Pin Y2[1] not assigned to an exact location on the device
    Info (169086): Pin Y2[2] not assigned to an exact location on the device
    Info (169086): Pin Y2[3] not assigned to an exact location on the device
    Info (169086): Pin Y3[0] not assigned to an exact location on the device
    Info (169086): Pin Y3[1] not assigned to an exact location on the device
    Info (169086): Pin Y3[2] not assigned to an exact location on the device
    Info (169086): Pin Y3[3] not assigned to an exact location on the device
    Info (169086): Pin Y4[0] not assigned to an exact location on the device
    Info (169086): Pin Y4[1] not assigned to an exact location on the device
    Info (169086): Pin Y4[2] not assigned to an exact location on the device
    Info (169086): Pin Y4[3] not assigned to an exact location on the device
    Info (169086): Pin X[0] not assigned to an exact location on the device
    Info (169086): Pin X[1] not assigned to an exact location on the device
    Info (169086): Pin X[2] not assigned to an exact location on the device
    Info (169086): Pin X[3] not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ratatouille.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
=======
Critical Warning (169085): No exact pin location assignment(s) for 10 pins of 24 total pins
    Info (169086): Pin GIROO not assigned to an exact location on the device
    Info (169086): Pin SENTIDOO not assigned to an exact location on the device
    Info (169086): Pin MUROO not assigned to an exact location on the device
    Info (169086): Pin CUENTAA not assigned to an exact location on the device
    Info (169086): Pin pos_act[3] not assigned to an exact location on the device
    Info (169086): Pin pos_act[2] not assigned to an exact location on the device
    Info (169086): Pin pos_act[1] not assigned to an exact location on the device
    Info (169086): Pin pos_act[0] not assigned to an exact location on the device
    Info (169086): Pin sent_act[1] not assigned to an exact location on the device
    Info (169086): Pin sent_act[0] not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ratatouille.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C4 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info (176353): Automatically promoted node control:inst30|fstate.nueva_celda 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node control:inst30|Selector4~0
        Info (176357): Destination node control:inst30|Selector3~0
        Info (176357): Destination node CUENTAA~output
Info (176353): Automatically promoted node control:inst30|fstate.girando 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node control:inst30|Selector5~0
        Info (176357): Destination node control:inst30|Selector0~1
        Info (176357): Destination node SENTIDOO~output
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
<<<<<<< HEAD
    Info (176211): Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 4 input, 16 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  10 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MD0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MD1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MI0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MI1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PARED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Reset1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SENSOR_LINEA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SENSOR_MURO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VELD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VELI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "prueba" is assigned to location or region, but does not exist in design
=======
    Info (176211): Number of I/O pins in group: 10 (unused VREF, 2.5V VCCIO, 0 input, 10 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  15 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  22 pins available
Warning (15064): PLL "algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated|pll1" output port clk[1] feeds output pin "VELI~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "algoritmo_decision:inst33|Control_Motores:inst3|pll1:inst4|altpll:altpll_component|pll1_altpll:auto_generated|pll1" output port clk[1] feeds output pin "VELD~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
<<<<<<< HEAD
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.38 seconds.
=======
    Info (170196): Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.55 seconds.
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
<<<<<<< HEAD
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/LSC/Desktop/proyecto_laberinto-master/Ratatouille/output_files/ratatouille.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 5079 megabytes
    Info: Processing ended: Fri Nov 22 18:03:04 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11
=======
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/output_files/ratatouille.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4944 megabytes
    Info: Processing ended: Fri Nov 22 01:23:10 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
<<<<<<< HEAD
The suppressed messages can be found in C:/Users/LSC/Desktop/proyecto_laberinto-master/Ratatouille/output_files/ratatouille.fit.smsg.
=======
The suppressed messages can be found in C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/output_files/ratatouille.fit.smsg.
>>>>>>> 9b7ff377bc77e1fe38980f10943eaabc3df35041


