INFO-FLOW: Workspace /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1 opened at Thu Apr 16 21:26:35 PDT 2020
Execute     config_clock -quiet -name default -period 100 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/aartix7/aartix7 
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/aartix7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 15850} {LUT 63400}     {FF 126800} {DSP48E 240}    {BRAM 270}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/aartix7/aartix7.gen 
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.18 sec.
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.19 sec.
Command     ap_source done; 0.19 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute     source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xa7a12tcsg325-1q 
Execute       add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute         get_default_platform 
Execute         license_isbetapart xa7a12t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/aartix7/aartix7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
Execute       get_default_platform 
Command     set_part done; 0.14 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.49 sec.
Execute   set_part xa7a12tcsg325-1q 
Execute     add_library xilinx/aartix7/aartix7:xa7a12t:csg325:-1q 
Execute       get_default_platform 
Execute       license_isbetapart xa7a12t 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 2000}  {LUT 8000}      {FF 16000}  {DSP48E 40}     {BRAM 40}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/aartix7/aartix7_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/aartix7/aartix7_fpv6 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/aartix7/aartix7_hp.hlp 
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 100 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c as C
Execute       get_default_platform 
Execute       is_encrypted ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot" -I "/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.pp.0.c" 
INFO-FLOW: exec /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot -I /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.pp.0.c
Command       clang done; 1.98 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot" -I "/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.pp.0.c"  -o "/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot -I /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.pp.0.c -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/useless.bc
Command       clang done; 2.3 sec.
INFO-FLOW: GCC PP time: 4 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.pp.0.c std=gnu89 -directive=/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.pp.0.c std=gnu89 -directive=/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/solution1.json 
INFO-FLOW: exec /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/solution1.json -quiet -fix-errors /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/xilinx-dataflow-lawyer.lpc.pp.0.c.diag.yml /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/xilinx-dataflow-lawyer.lpc.pp.0.c.out.log 2> /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/xilinx-dataflow-lawyer.lpc.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.pp.0.c std=gnu89 
INFO-FLOW: exec /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: exec /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: tidy-3.1 time 0 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.pragma.1.c std=gnu89 
INFO-FLOW: exec /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.pragma.1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot" -I "/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.pragma.2.c" 
INFO-FLOW: exec /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.pragma.1.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot -I /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.pragma.2.c
Command       clang done; 2.06 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.pragma.2.c  -fno-limit-debug-info -gcc-toolchain /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot" -I "/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.bc" 
INFO-FLOW: exec /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot -I /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.bc
Command       clang done; 1.86 sec.
INFO: [HLS 200-10] Analyzing design file '../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted ../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot" -I "/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.pp.0.cpp" 
INFO-FLOW: exec /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot -I /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.pp.0.cpp
Command       clang done; 1.96 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot" -I "/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.pp.0.cpp"  -o "/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot -I /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.pp.0.cpp -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from ../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:1:
../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:115:17: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
word orig_val[4]={0}; word * acc_out1; word orig_out1[4]={0}; longword orig_out2[8] = {0}; word dup_out1[4]={0}; word dup_out2[8] = {0}; uint16_t orig_in=0xFFFF; word orig_out[4]={0}; bool orig_issued=0; bool dup_issued=0; uint16_t dup_in=0xFFFF; uint16_t in_count=0; uint16_t out_count=0; bool orig_done=0; bool dup_done=0; bool qed_done; bool qed_check; bool index;};
                ^
../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:115:57: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
word orig_val[4]={0}; word * acc_out1; word orig_out1[4]={0}; longword orig_out2[8] = {0}; word dup_out1[4]={0}; word dup_out2[8] = {0}; uint16_t orig_in=0xFFFF; word orig_out[4]={0}; bool orig_issued=0; bool dup_issued=0; uint16_t dup_in=0xFFFF; uint16_t in_count=0; uint16_t out_count=0; bool orig_done=0; bool dup_done=0; bool qed_done; bool qed_check; bool index;};
                                                        ^
../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:115:85: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
word orig_val[4]={0}; word * acc_out1; word orig_out1[4]={0}; longword orig_out2[8] = {0}; word dup_out1[4]={0}; word dup_out2[8] = {0}; uint16_t orig_in=0xFFFF; word orig_out[4]={0}; bool orig_issued=0; bool dup_issued=0; uint16_t dup_in=0xFFFF; uint16_t in_count=0; uint16_t out_count=0; bool orig_done=0; bool dup_done=0; bool qed_done; bool qed_check; bool index;};
                                                                                    ^
../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:115:108: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
word orig_val[4]={0}; word * acc_out1; word orig_out1[4]={0}; longword orig_out2[8] = {0}; word dup_out1[4]={0}; word dup_out2[8] = {0}; uint16_t orig_in=0xFFFF; word orig_out[4]={0}; bool orig_issued=0; bool dup_issued=0; uint16_t dup_in=0xFFFF; uint16_t in_count=0; uint16_t out_count=0; bool orig_done=0; bool dup_done=0; bool qed_done; bool qed_check; bool index;};
                                                                                                           ^
../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:115:131: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
word orig_val[4]={0}; word * acc_out1; word orig_out1[4]={0}; longword orig_out2[8] = {0}; word dup_out1[4]={0}; word dup_out2[8] = {0}; uint16_t orig_in=0xFFFF; word orig_out[4]={0}; bool orig_issued=0; bool dup_issued=0; uint16_t dup_in=0xFFFF; uint16_t in_count=0; uint16_t out_count=0; bool orig_done=0; bool dup_done=0; bool qed_done; bool qed_check; bool index;};
                                                                                                                                  ^
../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:115:154: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
word orig_val[4]={0}; word * acc_out1; word orig_out1[4]={0}; longword orig_out2[8] = {0}; word dup_out1[4]={0}; word dup_out2[8] = {0}; uint16_t orig_in=0xFFFF; word orig_out[4]={0}; bool orig_issued=0; bool dup_issued=0; uint16_t dup_in=0xFFFF; uint16_t in_count=0; uint16_t out_count=0; bool orig_done=0; bool dup_done=0; bool qed_done; bool qed_check; bool index;};
                                                                                                                                                         ^
../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:115:179: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
word orig_val[4]={0}; word * acc_out1; word orig_out1[4]={0}; longword orig_out2[8] = {0}; word dup_out1[4]={0}; word dup_out2[8] = {0}; uint16_t orig_in=0xFFFF; word orig_out[4]={0}; bool orig_issued=0; bool dup_issued=0; uint16_t dup_in=0xFFFF; uint16_t in_count=0; uint16_t out_count=0; bool orig_done=0; bool dup_done=0; bool qed_done; bool qed_check; bool index;};
                                                                                                                                                                                  ^
../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:115:201: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
word orig_val[4]={0}; word * acc_out1; word orig_out1[4]={0}; longword orig_out2[8] = {0}; word dup_out1[4]={0}; word dup_out2[8] = {0}; uint16_t orig_in=0xFFFF; word orig_out[4]={0}; bool orig_issued=0; bool dup_issued=0; uint16_t dup_in=0xFFFF; uint16_t in_count=0; uint16_t out_count=0; bool orig_done=0; bool dup_done=0; bool qed_done; bool qed_check; bool index;};
                                                                                                                                                                                                        ^
../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:115:220: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
word orig_val[4]={0}; word * acc_out1; word orig_out1[4]={0}; longword orig_out2[8] = {0}; word dup_out1[4]={0}; word dup_out2[8] = {0}; uint16_t orig_in=0xFFFF; word orig_out[4]={0}; bool orig_issued=0; bool dup_issued=0; uint16_t dup_in=0xFFFF; uint16_t in_count=0; uint16_t out_count=0; bool orig_done=0; bool dup_done=0; bool qed_done; bool qed_check; bool index;};
                                                                                                                                                                                                                           ^
../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:115:239: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
word orig_val[4]={0}; word * acc_out1; word orig_out1[4]={0}; longword orig_out2[8] = {0}; word dup_out1[4]={0}; word dup_out2[8] = {0}; uint16_t orig_in=0xFFFF; word orig_out[4]={0}; bool orig_issued=0; bool dup_issued=0; uint16_t dup_in=0xFFFF; uint16_t in_count=0; uint16_t out_count=0; bool orig_done=0; bool dup_done=0; bool qed_done; bool qed_check; bool index;};
                                                                                                                                                                                                                                              ^
../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:115:265: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
word orig_val[4]={0}; word * acc_out1; word orig_out1[4]={0}; longword orig_out2[8] = {0}; word dup_out1[4]={0}; word dup_out2[8] = {0}; uint16_t orig_in=0xFFFF; word orig_out[4]={0}; bool orig_issued=0; bool dup_issued=0; uint16_t dup_in=0xFFFF; uint16_t in_count=0; uint16_t out_count=0; bool orig_done=0; bool dup_done=0; bool qed_done; bool qed_check; bool index;};
                                                                                                                                                                                                                                                                        ^
../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:115:287: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
word orig_val[4]={0}; word * acc_out1; word orig_out1[4]={0}; longword orig_out2[8] = {0}; word dup_out1[4]={0}; word dup_out2[8] = {0}; uint16_t orig_in=0xFFFF; word orig_out[4]={0}; bool orig_issued=0; bool dup_issued=0; uint16_t dup_in=0xFFFF; uint16_t in_count=0; uint16_t out_count=0; bool orig_done=0; bool dup_done=0; bool qed_done; bool qed_check; bool index;};
                                                                                                                                                                                                                                                                                              ^
../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:115:305: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
word orig_val[4]={0}; word * acc_out1; word orig_out1[4]={0}; longword orig_out2[8] = {0}; word dup_out1[4]={0}; word dup_out2[8] = {0}; uint16_t orig_in=0xFFFF; word orig_out[4]={0}; bool orig_issued=0; bool dup_issued=0; uint16_t dup_in=0xFFFF; uint16_t in_count=0; uint16_t out_count=0; bool orig_done=0; bool dup_done=0; bool qed_done; bool qed_check; bool index;};
                                                                                                                                                                                                                                                                                                                ^
../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:115:322: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
word orig_val[4]={0}; word * acc_out1; word orig_out1[4]={0}; longword orig_out2[8] = {0}; word dup_out1[4]={0}; word dup_out2[8] = {0}; uint16_t orig_in=0xFFFF; word orig_out[4]={0}; bool orig_issued=0; bool dup_issued=0; uint16_t dup_in=0xFFFF; uint16_t in_count=0; uint16_t out_count=0; bool orig_done=0; bool dup_done=0; bool qed_done; bool qed_check; bool index;};
                                                                                                                                                                                                                                                                                                                                 ^
14 warnings generated.\n
Command       clang done; 2.07 sec.
INFO-FLOW: GCC PP time: 4 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.pp.0.cpp std=gnu++98 -directive=/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.pp.0.cpp std=gnu++98 -directive=/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/solution1.json 
INFO-FLOW: exec /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/solution1.json -quiet -fix-errors /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/xilinx-dataflow-lawyer.aqed_gsm_new.pp.0.cpp.diag.yml /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/xilinx-dataflow-lawyer.aqed_gsm_new.pp.0.cpp.out.log 2> /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/xilinx-dataflow-lawyer.aqed_gsm_new.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.12 sec.
INFO-FLOW: tidy-3.1 time 0 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot" -I "/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.pragma.2.cpp" 
INFO-FLOW: exec /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot -I /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.pragma.2.cpp
Command       clang done; 2.19 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot" -I "/cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.bc" 
INFO-FLOW: exec /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot -I /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.bc
Command       clang done; 1.94 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/lpc.g.bc /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_gsm_new.g.bc -hls-opt -except-internalize aqed_top -L/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.06 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 465.984 ; gain = 0.105 ; free physical = 109295 ; free virtual = 115436
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 465.984 ; gain = 0.105 ; free physical = 109295 ; free virtual = 115436
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/a.pp.bc -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/cad/xilinx/vivado/2018.2/Vivado/2018.2/lnx64/lib -lfloatconversion -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.36 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top aqed_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/a.g.0.bc -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 465.984 ; gain = 0.105 ; free physical = 109232 ; free virtual = 115374
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/a.g.1.bc -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'gsm_abs' into 'Autocorrelation' (../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:61) automatically.
INFO: [XFORM 203-602] Inlining function 'gsm_mult_r' into 'Autocorrelation' (../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78) automatically.
INFO: [XFORM 203-602] Inlining function 'Transformation_to_Log_Area_Ratios' into 'Gsm_LPC_Analysis' (../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:335) automatically.
INFO: [XFORM 203-602] Inlining function 'Gsm_LPC_Analysis' into 'aqed_top' (../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:296) automatically.
Command         transform done; 0.19 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/a.g.2.prechk.bc -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 465.984 ; gain = 0.105 ; free physical = 109229 ; free virtual = 115371
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/a.g.1.bc to /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/a.o.1.bc -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'o1.num_out' (../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:265).
INFO: [XFORM 203-1101] Packing variable 'o2' (../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:267) into a 19-bit variable.
INFO: [XFORM 203-1101] Packing variable 'agg.result' (../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:263) into a 404-bit variable.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:76) in function 'Autocorrelation' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:164) in function 'Autocorrelation' completely.
INFO: [XFORM 203-602] Inlining function 'gsm_abs' into 'Autocorrelation' (../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:61) automatically.
INFO: [XFORM 203-602] Inlining function 'Gsm_LPC_Analysis' into 'aqed_top' (../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:296) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'state.orig_val' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'state.orig_val' in dimension 1 completely.
Command         transform done; 0.55 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/a.o.1.tmp.bc -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:123:1) in function 'gsm_norm'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:63:1) in function 'gsm_mult_r'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:49:1) in function 'gsm_mult'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../../../../../pool0/Saranyu/gsm/cpp_bug4/add.c:39:3) in function 'gsm_add'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:199:10) to (../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:225:4) in function 'aqed_out'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:155:7) in function 'aqed_in'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:173:10) to (../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:175:10) in function 'aqed_in'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:325:1) in function 'Quantization_and_coding'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:59:6) to (../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:58:28) in function 'Autocorrelation'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'gsm_norm' into 'Autocorrelation' (../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'gsm_mult_r' into 'Autocorrelation' (../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:78) automatically.
INFO: [XFORM 203-602] Inlining function 'gsm_mult' into 'Quantization_and_coding' (../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:314) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aqed_out' (../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:192:9)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'aqed_in' (../../../../../pool0/Saranyu/gsm/cpp_bug4/aqed_gsm_new.cpp:147)...3 expression(s) balanced.
Command         transform done; 0.36 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 593.883 ; gain = 128.004 ; free physical = 109206 ; free virtual = 115348
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/a.o.2.bc -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'Quantization_and_coding' to 'Quantization_and_cod' (../../../../../pool0/Saranyu/gsm/cpp_bug4/lpc.c:48:1)
Command         transform done; 0.41 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 593.883 ; gain = 128.004 ; free physical = 109170 ; free virtual = 115312
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.21 sec.
Command     elaborate done; 21.81 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'aqed_top' ...
Execute       ap_set_top_model aqed_top 
Execute       get_model_list aqed_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model aqed_top 
Execute       preproc_iomode -model aqed_out 
Execute       preproc_iomode -model Quantization_and_cod 
Execute       preproc_iomode -model gsm_add 
Execute       preproc_iomode -model Autocorrelation 
Execute       preproc_iomode -model aqed_in 
Execute       get_model_list aqed_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: aqed_in Autocorrelation gsm_add Quantization_and_cod aqed_out aqed_top
INFO-FLOW: Configuring Module : aqed_in ...
Execute       set_default_model aqed_in 
Execute       apply_spec_resource_limit aqed_in 
INFO-FLOW: Configuring Module : Autocorrelation ...
Execute       set_default_model Autocorrelation 
Execute       apply_spec_resource_limit Autocorrelation 
INFO-FLOW: Configuring Module : gsm_add ...
Execute       set_default_model gsm_add 
Execute       apply_spec_resource_limit gsm_add 
INFO-FLOW: Configuring Module : Quantization_and_cod ...
Execute       set_default_model Quantization_and_cod 
Execute       apply_spec_resource_limit Quantization_and_cod 
INFO-FLOW: Configuring Module : aqed_out ...
Execute       set_default_model aqed_out 
Execute       apply_spec_resource_limit aqed_out 
INFO-FLOW: Configuring Module : aqed_top ...
Execute       set_default_model aqed_top 
Execute       apply_spec_resource_limit aqed_top 
INFO-FLOW: Model list for preprocess: aqed_in Autocorrelation gsm_add Quantization_and_cod aqed_out aqed_top
INFO-FLOW: Preprocessing Module: aqed_in ...
Execute       set_default_model aqed_in 
Execute       cdfg_preprocess -model aqed_in 
Execute       rtl_gen_preprocess aqed_in 
INFO-FLOW: Preprocessing Module: Autocorrelation ...
Execute       set_default_model Autocorrelation 
Execute       cdfg_preprocess -model Autocorrelation 
Execute       rtl_gen_preprocess Autocorrelation 
INFO-FLOW: Preprocessing Module: gsm_add ...
Execute       set_default_model gsm_add 
Execute       cdfg_preprocess -model gsm_add 
Execute       rtl_gen_preprocess gsm_add 
INFO-FLOW: Preprocessing Module: Quantization_and_cod ...
Execute       set_default_model Quantization_and_cod 
Execute       cdfg_preprocess -model Quantization_and_cod 
Execute       rtl_gen_preprocess Quantization_and_cod 
INFO-FLOW: Preprocessing Module: aqed_out ...
Execute       set_default_model aqed_out 
Execute       cdfg_preprocess -model aqed_out 
Execute       rtl_gen_preprocess aqed_out 
INFO-FLOW: Preprocessing Module: aqed_top ...
Execute       set_default_model aqed_top 
Execute       cdfg_preprocess -model aqed_top 
Execute       rtl_gen_preprocess aqed_top 
INFO-FLOW: Model list for synthesis: aqed_in Autocorrelation gsm_add Quantization_and_cod aqed_out aqed_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aqed_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aqed_in 
Execute       schedule -model aqed_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 23.62 seconds; current allocated memory: 113.732 MB.
Execute       report -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_in.verbose.sched.rpt -verbose -f 
Execute       db_write -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_in.sched.adb -f 
INFO-FLOW: Finish scheduling aqed_in.
Execute       set_default_model aqed_in 
Execute       bind -model aqed_in 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=aqed_in
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 113.957 MB.
Execute       report -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_in.verbose.bind.rpt -verbose -f 
Command       report done; 0.12 sec.
Execute       db_write -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_in.bind.adb -f 
INFO-FLOW: Finish binding aqed_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Autocorrelation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Autocorrelation 
Execute       schedule -model Autocorrelation 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 114.593 MB.
Execute       report -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Autocorrelation.verbose.sched.rpt -verbose -f 
Command       report done; 0.15 sec.
Execute       db_write -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Autocorrelation.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling Autocorrelation.
Execute       set_default_model Autocorrelation 
Execute       bind -model Autocorrelation 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Autocorrelation
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 115.105 MB.
Execute       report -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Autocorrelation.verbose.bind.rpt -verbose -f 
Command       report done; 0.26 sec.
Execute       db_write -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Autocorrelation.bind.adb -f 
INFO-FLOW: Finish binding Autocorrelation.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gsm_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model gsm_add 
Execute       schedule -model gsm_add 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 115.251 MB.
Execute       report -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/gsm_add.verbose.sched.rpt -verbose -f 
Execute       db_write -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/gsm_add.sched.adb -f 
INFO-FLOW: Finish scheduling gsm_add.
Execute       set_default_model gsm_add 
Execute       bind -model gsm_add 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=gsm_add
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 115.313 MB.
Execute       report -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/gsm_add.verbose.bind.rpt -verbose -f 
Execute       db_write -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/gsm_add.bind.adb -f 
INFO-FLOW: Finish binding gsm_add.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Quantization_and_cod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Quantization_and_cod 
Execute       schedule -model Quantization_and_cod 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 115.836 MB.
Execute       report -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Quantization_and_cod.verbose.sched.rpt -verbose -f 
Command       report done; 0.27 sec.
Execute       db_write -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Quantization_and_cod.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling Quantization_and_cod.
Execute       set_default_model Quantization_and_cod 
Execute       bind -model Quantization_and_cod 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Quantization_and_cod
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 116.424 MB.
Execute       report -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Quantization_and_cod.verbose.bind.rpt -verbose -f 
Command       report done; 0.36 sec.
Execute       db_write -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Quantization_and_cod.bind.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish binding Quantization_and_cod.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aqed_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aqed_out 
Execute       schedule -model aqed_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 116.799 MB.
Execute       report -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_out.verbose.sched.rpt -verbose -f 
Execute       db_write -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_out.sched.adb -f 
INFO-FLOW: Finish scheduling aqed_out.
Execute       set_default_model aqed_out 
Execute       bind -model aqed_out 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=aqed_out
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 117.091 MB.
Execute       report -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_out.verbose.bind.rpt -verbose -f 
Command       report done; 0.18 sec.
Execute       db_write -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_out.bind.adb -f 
INFO-FLOW: Finish binding aqed_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aqed_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aqed_top 
Execute       schedule -model aqed_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 117.262 MB.
Execute       report -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.verbose.sched.rpt -verbose -f 
Execute       db_write -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.sched.adb -f 
INFO-FLOW: Finish scheduling aqed_top.
Execute       set_default_model aqed_top 
Execute       bind -model aqed_top 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=aqed_top
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.66 sec.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 117.634 MB.
Execute       report -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.verbose.bind.rpt -verbose -f 
Command       report done; 0.52 sec.
Execute       db_write -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.bind.adb -f 
INFO-FLOW: Finish binding aqed_top.
Execute       get_model_list aqed_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess aqed_in 
Execute       rtl_gen_preprocess Autocorrelation 
Execute       rtl_gen_preprocess gsm_add 
Execute       rtl_gen_preprocess Quantization_and_cod 
Execute       rtl_gen_preprocess aqed_out 
Execute       rtl_gen_preprocess aqed_top 
INFO-FLOW: Model list for RTL generation: aqed_in Autocorrelation gsm_add Quantization_and_cod aqed_out aqed_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aqed_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model aqed_in -vendor xilinx -mg_file /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_in.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'state_in_count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_orig_val_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_orig_val_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_orig_val_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_orig_val_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aqed_in'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 118.212 MB.
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl aqed_in -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/systemc/aqed_in -synmodules aqed_in Autocorrelation gsm_add Quantization_and_cod aqed_out aqed_top 
Execute       gen_rtl aqed_in -style xilinx -f -lang vhdl -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/vhdl/aqed_in 
Execute       gen_rtl aqed_in -style xilinx -f -lang vlog -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/verilog/aqed_in 
Execute       gen_tb_info aqed_in -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_in -p /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db 
Execute       report -model aqed_in -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/report/aqed_in_csynth.rpt -f 
Execute       report -model aqed_in -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/report/aqed_in_csynth.xml -f -x 
Execute       report -model aqed_in -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_in.verbose.rpt -verbose -f 
Command       report done; 0.18 sec.
Execute       db_write -model aqed_in -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_in.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Autocorrelation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Autocorrelation -vendor xilinx -mg_file /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Autocorrelation.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Autocorrelation_bitoff' to 'Autocorrelation_bbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aqed_top_mac_muladd_15ns_16s_16ns_31_1_1' to 'aqed_top_mac_mulacud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'aqed_top_mac_mulacud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Autocorrelation'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 120.237 MB.
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Autocorrelation -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/systemc/Autocorrelation -synmodules aqed_in Autocorrelation gsm_add Quantization_and_cod aqed_out aqed_top 
Execute       gen_rtl Autocorrelation -style xilinx -f -lang vhdl -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/vhdl/Autocorrelation 
Execute       gen_rtl Autocorrelation -style xilinx -f -lang vlog -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/verilog/Autocorrelation 
Execute       gen_tb_info Autocorrelation -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Autocorrelation -p /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db 
Execute       report -model Autocorrelation -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/report/Autocorrelation_csynth.rpt -f 
Execute       report -model Autocorrelation -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/report/Autocorrelation_csynth.xml -f -x 
Command       report done; 0.15 sec.
Execute       report -model Autocorrelation -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Autocorrelation.verbose.rpt -verbose -f 
Command       report done; 0.57 sec.
Execute       db_write -model Autocorrelation -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Autocorrelation.adb -f 
Command       db_write done; 0.26 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gsm_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model gsm_add -vendor xilinx -mg_file /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/gsm_add.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'gsm_add'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 122.619 MB.
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl gsm_add -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/systemc/gsm_add -synmodules aqed_in Autocorrelation gsm_add Quantization_and_cod aqed_out aqed_top 
Execute       gen_rtl gsm_add -style xilinx -f -lang vhdl -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/vhdl/gsm_add 
Execute       gen_rtl gsm_add -style xilinx -f -lang vlog -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/verilog/gsm_add 
Command       gen_rtl done; 0.15 sec.
Execute       gen_tb_info gsm_add -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/gsm_add -p /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db 
Execute       report -model gsm_add -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/report/gsm_add_csynth.rpt -f 
Execute       report -model gsm_add -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/report/gsm_add_csynth.xml -f -x 
Execute       report -model gsm_add -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/gsm_add.verbose.rpt -verbose -f 
Execute       db_write -model gsm_add -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/gsm_add.adb -f 
Command       db_write done; 0.25 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Quantization_and_cod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Quantization_and_cod -vendor xilinx -mg_file /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Quantization_and_cod.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Quantization_and_cod_LARc_out' to 'Quantization_and_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'aqed_top_mul_mul_15ns_8s_23_1_1' to 'aqed_top_mul_mul_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'aqed_top_mul_mul_eOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Quantization_and_cod'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 123.968 MB.
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Quantization_and_cod -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/systemc/Quantization_and_cod -synmodules aqed_in Autocorrelation gsm_add Quantization_and_cod aqed_out aqed_top 
Execute       gen_rtl Quantization_and_cod -style xilinx -f -lang vhdl -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/vhdl/Quantization_and_cod 
Execute       gen_rtl Quantization_and_cod -style xilinx -f -lang vlog -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/verilog/Quantization_and_cod 
Execute       gen_tb_info Quantization_and_cod -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Quantization_and_cod -p /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db 
Execute       report -model Quantization_and_cod -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/report/Quantization_and_cod_csynth.rpt -f 
Execute       report -model Quantization_and_cod -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/report/Quantization_and_cod_csynth.xml -f -x 
Execute       report -model Quantization_and_cod -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Quantization_and_cod.verbose.rpt -verbose -f 
Command       report done; 0.37 sec.
Execute       db_write -model Quantization_and_cod -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Quantization_and_cod.adb -f 
Command       db_write done; 0.26 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aqed_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model aqed_out -vendor xilinx -mg_file /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_out.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'state_out_count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_acc_out1_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_qed_done' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_qed_check' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aqed_out'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 127.070 MB.
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl aqed_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/systemc/aqed_out -synmodules aqed_in Autocorrelation gsm_add Quantization_and_cod aqed_out aqed_top 
Execute       gen_rtl aqed_out -style xilinx -f -lang vhdl -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/vhdl/aqed_out 
Execute       gen_rtl aqed_out -style xilinx -f -lang vlog -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/verilog/aqed_out 
Execute       gen_tb_info aqed_out -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_out -p /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db 
Execute       report -model aqed_out -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/report/aqed_out_csynth.rpt -f 
Execute       report -model aqed_out -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/report/aqed_out_csynth.xml -f -x 
Execute       report -model aqed_out -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_out.verbose.rpt -verbose -f 
Command       report done; 0.18 sec.
Execute       db_write -model aqed_out -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_out.adb -f 
Command       db_write done; 0.2 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aqed_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model aqed_top -vendor xilinx -mg_file /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'aqed_top/agg_result' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aqed_top/orig' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aqed_top/dup' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aqed_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'state_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_orig_issued' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'state_orig_issued' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'state_dup_issued' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_orig_in' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_dup_in' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'bmc_in' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'state_orig_done' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'state_orig_done' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aqed_top'.
Command       create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 128.919 MB.
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl aqed_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/systemc/aqed_top -synmodules aqed_in Autocorrelation gsm_add Quantization_and_cod aqed_out aqed_top 
Execute       gen_rtl aqed_top -istop -style xilinx -f -lang vhdl -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/vhdl/aqed_top 
Execute       gen_rtl aqed_top -istop -style xilinx -f -lang vlog -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/verilog/aqed_top 
Execute       export_constraint_db -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.constraint.tcl -f -tool general 
Execute       report -model aqed_top -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.design.xml -verbose -f -dv 
Command       report done; 0.29 sec.
Execute       report -model aqed_top -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info aqed_top -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top -p /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db 
Command       gen_tb_info done; 0.16 sec.
Execute       report -model aqed_top -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/report/aqed_top_csynth.rpt -f 
Execute       report -model aqed_top -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/syn/report/aqed_top_csynth.xml -f -x 
Execute       report -model aqed_top -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.verbose.rpt -verbose -f 
Command       report done; 0.51 sec.
Execute       db_write -model aqed_top -o /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.adb -f 
Command       db_write done; 0.2 sec.
Execute       sc_get_clocks aqed_top 
Execute       sc_get_portdomain aqed_top 
INFO-FLOW: Model list for RTL component generation: aqed_in Autocorrelation gsm_add Quantization_and_cod aqed_out aqed_top
INFO-FLOW: Handling components in module [aqed_in] ... 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_in.compgen.tcl 
INFO-FLOW: Handling components in module [Autocorrelation] ... 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Autocorrelation.compgen.tcl 
INFO-FLOW: Found component aqed_top_mac_mulacud.
INFO-FLOW: Append model aqed_top_mac_mulacud
INFO-FLOW: Found component Autocorrelation_bbkb.
INFO-FLOW: Append model Autocorrelation_bbkb
INFO-FLOW: Handling components in module [gsm_add] ... 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/gsm_add.compgen.tcl 
INFO-FLOW: Handling components in module [Quantization_and_cod] ... 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Quantization_and_cod.compgen.tcl 
INFO-FLOW: Found component aqed_top_mul_mul_eOg.
INFO-FLOW: Append model aqed_top_mul_mul_eOg
INFO-FLOW: Found component Quantization_and_dEe.
INFO-FLOW: Append model Quantization_and_dEe
INFO-FLOW: Handling components in module [aqed_out] ... 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_out.compgen.tcl 
INFO-FLOW: Handling components in module [aqed_top] ... 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.compgen.tcl 
INFO-FLOW: Found component aqed_top_bmc_in.
INFO-FLOW: Append model aqed_top_bmc_in
INFO-FLOW: Append model aqed_in
INFO-FLOW: Append model Autocorrelation
INFO-FLOW: Append model gsm_add
INFO-FLOW: Append model Quantization_and_cod
INFO-FLOW: Append model aqed_out
INFO-FLOW: Append model aqed_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: aqed_top_mac_mulacud Autocorrelation_bbkb aqed_top_mul_mul_eOg Quantization_and_dEe aqed_top_bmc_in aqed_in Autocorrelation gsm_add Quantization_and_cod aqed_out aqed_top
INFO-FLOW: To file: write model aqed_top_mac_mulacud
INFO-FLOW: To file: write model Autocorrelation_bbkb
INFO-FLOW: To file: write model aqed_top_mul_mul_eOg
INFO-FLOW: To file: write model Quantization_and_dEe
INFO-FLOW: To file: write model aqed_top_bmc_in
INFO-FLOW: To file: write model aqed_in
INFO-FLOW: To file: write model Autocorrelation
INFO-FLOW: To file: write model gsm_add
INFO-FLOW: To file: write model Quantization_and_cod
INFO-FLOW: To file: write model aqed_out
INFO-FLOW: To file: write model aqed_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/aartix7/aartix7.gen 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.13 sec.
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.22 sec.
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_in.compgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Autocorrelation.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'Autocorrelation_bbkb_rom' using block ROMs.
Command       ap_source done; 0.28 sec.
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/gsm_add.compgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Quantization_and_cod.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Quantization_and_dEe_ram (RAM)' using block RAMs with power-on initialization.
Command       ap_source done; 0.38 sec.
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_out.compgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'aqed_top_bmc_in_ram (RAM)' using block RAMs with power-on initialization.
Execute       get_config_sdx -target 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/aartix7/aartix7.gen 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.18 sec.
Execute           source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.18 sec.
Execute       source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/aartix7/aartix7_fpv6.gen 
Execute         source /cad/xilinx/vivado/2018.2/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.rtl_wrap.cfg.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.rtl_wrap.cfg.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.rtl_wrap.cfg.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.tbgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.tbgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_in.compgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Autocorrelation.compgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/gsm_add.compgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Quantization_and_cod.compgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_out.compgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.compgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_in.compgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Autocorrelation.compgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/gsm_add.compgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Quantization_and_cod.compgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_out.compgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.compgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_in.compgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Autocorrelation.compgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/gsm_add.compgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/Quantization_and_cod.compgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_out.compgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.compgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.constraint.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.tbgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.tbgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.tbgen.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/global.setting.tcl 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/aqed_top.constraint.tcl 
Execute       sc_get_clocks aqed_top 
Execute       source /rsgs/pool0/Saranyu/gsm/cpp_bug4/gsm_new_2/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 657.883 ; gain = 192.004 ; free physical = 109008 ; free virtual = 115159
INFO: [SYSC 207-301] Generating SystemC RTL for aqed_top.
INFO: [VHDL 208-304] Generating VHDL RTL for aqed_top.
INFO: [VLOG 209-307] Generating Verilog RTL for aqed_top.
Command     autosyn done; 16.73 sec.
Command   csynth_design done; 38.55 sec.
Command ap_source done; 39.28 sec.
Execute cleanup_all 
