
---------- Begin Simulation Statistics ----------
final_tick                               1343128735000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55948                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702272                       # Number of bytes of host memory used
host_op_rate                                    56113                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21931.98                       # Real time elapsed on the host
host_tick_rate                               61240651                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1227052355                       # Number of instructions simulated
sim_ops                                    1230677753                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.343129                       # Number of seconds simulated
sim_ticks                                1343128735000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.679188                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              156072620                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           182159313                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16076430                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        247747050                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23402272                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24126307                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          724035                       # Number of indirect misses.
system.cpu0.branchPred.lookups              315067488                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1900424                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811484                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9992632                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 274863988                       # Number of branches committed
system.cpu0.commit.bw_lim_events             45680297                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441445                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      161007449                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1132143841                       # Number of instructions committed
system.cpu0.commit.committedOps            1133957856                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2035581364                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.557068                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.434182                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1540849179     75.70%     75.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    282781087     13.89%     89.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     71296290      3.50%     93.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     58000117      2.85%     95.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24231389      1.19%     97.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6912848      0.34%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3159433      0.16%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2670724      0.13%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     45680297      2.24%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2035581364                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            23206871                       # Number of function calls committed.
system.cpu0.commit.int_insts               1097808965                       # Number of committed integer instructions.
system.cpu0.commit.loads                    345517173                       # Number of loads committed
system.cpu0.commit.membars                    3625382                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625388      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       630128172     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8557801      0.75%     56.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2859622      0.25%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      347328649     30.63%     87.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     141458174     12.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1133957856                       # Class of committed instruction
system.cpu0.commit.refs                     488786851                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1132143841                       # Number of Instructions Simulated
system.cpu0.committedOps                   1133957856                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.369656                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.369656                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            418954585                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6091364                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           152758587                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1323546843                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               718573590                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                905509957                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10007016                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             16576046                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9425504                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  315067488                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                234142013                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1320171399                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5192660                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          145                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1371577315                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 304                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1113                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               32181876                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.117440                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         726206753                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         179474892                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.511250                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2062470652                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.668104                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.912648                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1086385809     52.67%     52.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               720398656     34.93%     87.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               159885759      7.75%     95.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                68395338      3.32%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11512948      0.56%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10635758      0.52%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3439581      0.17%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1813509      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3294      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2062470652                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       88                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      37                       # number of floating regfile writes
system.cpu0.idleCycles                      620321292                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10107455                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               291587183                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.462656                       # Inst execution rate
system.cpu0.iew.exec_refs                   553922506                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 160826158                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              298596634                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            405982095                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4350578                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5391891                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           170666034                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1294906117                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            393096348                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9214085                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1241210911                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3734276                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             22376426                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10007016                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             27832599                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       623501                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        34140629                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        11552                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        15847                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7384263                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     60464922                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     27396348                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         15847                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1410786                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8696669                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                557575883                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1226475402                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.827076                       # average fanout of values written-back
system.cpu0.iew.wb_producers                461157640                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.457164                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1226574428                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1532388003                       # number of integer regfile reads
system.cpu0.int_regfile_writes              783823132                       # number of integer regfile writes
system.cpu0.ipc                              0.422002                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.422002                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3627032      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            679085267     54.31%     54.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8566261      0.69%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2860606      0.23%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             15      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           396763526     31.73%     87.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          159522238     12.76%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            22      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1250424998                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     72                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                140                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           66                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                88                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5937088                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004748                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1143297     19.26%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  6047      0.10%     19.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 777767     13.10%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     32.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3605454     60.73%     93.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               404519      6.81%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1252734982                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4569615975                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1226475336                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1455869222                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1281868945                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1250424998                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           13037172                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      160948205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           358381                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       7595727                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     69152057                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2062470652                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.606275                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.869533                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1187274515     57.57%     57.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          598330026     29.01%     86.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          216430218     10.49%     97.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           37042364      1.80%     98.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           14739676      0.71%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            4070052      0.20%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3603786      0.17%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             664356      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             315659      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2062470652                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.466091                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         40438898                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        14589170                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           405982095                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          170666034                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1518                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2682791944                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4050166                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              335457588                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            724673477                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7392880                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               731996400                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              42556289                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                36422                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1621381048                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1313948650                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          845918436                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                899826513                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              34139631                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10007016                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             85039226                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               121244913                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               92                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1621380956                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        143909                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4782                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 29851153                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4772                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3284847275                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2616851051                       # The number of ROB writes
system.cpu0.timesIdled                       22715671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1471                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.411585                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13324577                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15974492                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2636819                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21690267                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1296779                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1676654                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          379875                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25916307                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23363                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811206                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1479375                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17168540                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4265505                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434293                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       26864340                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            94908514                       # Number of instructions committed
system.cpu1.commit.committedOps              96719897                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    422609476                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.228864                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.023746                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    387511289     91.69%     91.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     16503639      3.91%     95.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6015559      1.42%     97.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3452671      0.82%     97.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2285473      0.54%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1361366      0.32%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       743453      0.18%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       470521      0.11%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4265505      1.01%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    422609476                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2258665                       # Number of function calls committed.
system.cpu1.commit.int_insts                 92295337                       # Number of committed integer instructions.
system.cpu1.commit.loads                     24474479                       # Number of loads committed
system.cpu1.commit.membars                    3622532                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622532      3.75%      3.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        56340852     58.25%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         383115      0.40%     62.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          762453      0.79%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       26285685     27.18%     90.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9325248      9.64%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         96719897                       # Class of committed instruction
system.cpu1.commit.refs                      35610945                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   94908514                       # Number of Instructions Simulated
system.cpu1.committedOps                     96719897                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.522495                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.522495                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            341654454                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1163634                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12325222                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             131802835                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21368239                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 57954935                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1479947                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3258916                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4621456                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25916307                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19299398                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    400291780                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               228439                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     148705557                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5274782                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.060380                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24149847                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14621356                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.346453                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         427079031                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.357198                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.847953                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               334358606     78.29%     78.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                57813161     13.54%     91.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22206419      5.20%     97.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6532579      1.53%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1588217      0.37%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3105458      0.73%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1474370      0.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     214      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           427079031                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2144227                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1546464                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                20133827                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.249327                       # Inst execution rate
system.cpu1.iew.exec_refs                    37867283                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11458053                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              282324464                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             30748967                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2713100                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1406857                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14528346                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          123568331                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             26409230                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1306796                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            107016805                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2215758                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5613817                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1479947                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10240924                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        35973                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1174685                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        11682                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          625                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1202                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6274488                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3391880                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           625                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       181418                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1365046                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 62696493                       # num instructions consuming a value
system.cpu1.iew.wb_count                    106271066                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.807505                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50627749                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.247589                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     106309966                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               136641511                       # number of integer regfile reads
system.cpu1.int_regfile_writes               74060668                       # number of integer regfile writes
system.cpu1.ipc                              0.221117                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.221117                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622635      3.34%      3.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             65426585     60.40%     63.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              383163      0.35%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               762555      0.70%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            28443974     26.26%     91.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9684677      8.94%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             108323601                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3344455                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030875                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 453452     13.56%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  8769      0.26%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 653594     19.54%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1945052     58.16%     91.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               283584      8.48%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             108045405                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         647269703                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    106271054                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        150417338                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 115430071                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                108323601                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8138260                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       26848433                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           199043                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2703967                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     18794799                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    427079031                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.253638                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.727473                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          359471473     84.17%     84.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           44826094     10.50%     94.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13690403      3.21%     97.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3307054      0.77%     98.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4202939      0.98%     99.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             566410      0.13%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             639368      0.15%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             286795      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              88495      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      427079031                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.252371                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16374890                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3930477                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            30748967                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14528346                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       429223258                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2257016508                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              304002100                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67716382                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10499328                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25069757                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4459097                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                52627                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            163299823                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             127963446                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           89298065                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 57516454                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              23068632                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1479947                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             38993095                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21581683                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       163299811                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         17678                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               643                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21914047                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           643                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   541927961                       # The number of ROB reads
system.cpu1.rob.rob_writes                  251649541                       # The number of ROB writes
system.cpu1.timesIdled                         195242                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11452251                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4627175                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            22083017                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             133277                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3886226                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     18401955                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      36748463                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2010061                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        93629                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     62528631                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11674967                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    125039921                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11768596                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1343128735000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           15050582                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3846535                       # Transaction distribution
system.membus.trans_dist::CleanEvict         14499866                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              388                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            275                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3349983                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3349981                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      15050586                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           829                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     55149025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               55149025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1423814272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1423814272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              536                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          18402061                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                18402061    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            18402061                       # Request fanout histogram
system.membus.respLayer1.occupancy        96550214262                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         56331061761                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1343128735000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1343128735000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1343128735000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1343128735000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1343128735000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1343128735000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1343128735000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1343128735000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1343128735000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1343128735000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       405017100                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   644596882.705327                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       814500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1499582500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1341103649500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2025085500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1343128735000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    207282178                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       207282178                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    207282178                       # number of overall hits
system.cpu0.icache.overall_hits::total      207282178                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     26859834                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      26859834                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     26859834                       # number of overall misses
system.cpu0.icache.overall_misses::total     26859834                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 618609669496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 618609669496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 618609669496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 618609669496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    234142012                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    234142012                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    234142012                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    234142012                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.114716                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.114716                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.114716                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.114716                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23031.031000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23031.031000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23031.031000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23031.031000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2404                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.066667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     24973193                       # number of writebacks
system.cpu0.icache.writebacks::total         24973193                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1886607                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1886607                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1886607                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1886607                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     24973227                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     24973227                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     24973227                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     24973227                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 573711399496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 573711399496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 573711399496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 573711399496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.106658                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.106658                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.106658                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.106658                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22973.058287                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22973.058287                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22973.058287                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22973.058287                       # average overall mshr miss latency
system.cpu0.icache.replacements              24973193                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    207282178                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      207282178                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     26859834                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     26859834                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 618609669496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 618609669496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    234142012                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    234142012                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.114716                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.114716                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23031.031000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23031.031000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1886607                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1886607                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     24973227                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     24973227                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 573711399496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 573711399496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.106658                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.106658                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22973.058287                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22973.058287                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1343128735000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          232255289                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         24973194                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.300184                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999956                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        493257250                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       493257250                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1343128735000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    424897493                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       424897493                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    424897493                       # number of overall hits
system.cpu0.dcache.overall_hits::total      424897493                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     66203558                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      66203558                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     66203558                       # number of overall misses
system.cpu0.dcache.overall_misses::total     66203558                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2067731627942                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2067731627942                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2067731627942                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2067731627942                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    491101051                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    491101051                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    491101051                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    491101051                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.134806                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.134806                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.134806                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.134806                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31232.938084                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31232.938084                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31232.938084                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31232.938084                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     25895608                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       152877                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1007056                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2222                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    25.714169                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.801530                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     34992686                       # number of writebacks
system.cpu0.dcache.writebacks::total         34992686                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     31964105                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     31964105                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     31964105                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     31964105                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     34239453                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     34239453                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     34239453                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     34239453                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 830998675140                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 830998675140                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 830998675140                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 830998675140                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.069720                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.069720                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.069720                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.069720                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 24270.208848                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24270.208848                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 24270.208848                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24270.208848                       # average overall mshr miss latency
system.cpu0.dcache.replacements              34992686                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    311453096                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      311453096                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     38192863                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     38192863                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1191421896000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1191421896000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    349645959                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    349645959                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.109233                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.109233                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31194.883086                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31194.883086                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13417250                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13417250                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     24775613                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     24775613                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 591885610500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 591885610500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.070859                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070859                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 23889.847266                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23889.847266                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    113444397                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     113444397                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     28010695                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     28010695                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 876309731942                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 876309731942                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    141455092                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    141455092                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.198018                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.198018                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31284.826454                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31284.826454                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     18546855                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     18546855                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9463840                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9463840                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 239113064640                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 239113064640                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066903                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066903                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25265.966525                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25265.966525                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1737                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1737                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1420                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1420                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9487500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9487500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.449794                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.449794                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6681.338028                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6681.338028                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1409                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1409                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       459000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       459000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003484                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003484                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 41727.272727                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41727.272727                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2938                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2938                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       763000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       763000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3100                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3100                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.052258                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.052258                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4709.876543                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4709.876543                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          162                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       601000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       601000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.052258                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.052258                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3709.876543                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3709.876543                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1049086                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1049086                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       762398                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       762398                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65718866000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65718866000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811484                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811484                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.420869                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.420869                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86200.207765                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86200.207765                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       762398                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       762398                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64956468000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64956468000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.420869                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.420869                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85200.207765                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85200.207765                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1343128735000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.991161                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          460953494                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35001544                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.169519                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.991161                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999724                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999724                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1020839160                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1020839160                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1343128735000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            21399813                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29621184                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              207210                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              327491                       # number of demand (read+write) hits
system.l2.demand_hits::total                 51555698                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           21399813                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29621184                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             207210                       # number of overall hits
system.l2.overall_hits::.cpu1.data             327491                       # number of overall hits
system.l2.overall_hits::total                51555698                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3573412                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5370128                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5722                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2000469                       # number of demand (read+write) misses
system.l2.demand_misses::total               10949731                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3573412                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5370128                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5722                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2000469                       # number of overall misses
system.l2.overall_misses::total              10949731                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 307119081497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 508924000605                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    540002500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 210089797762                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1026672882364                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 307119081497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 508924000605                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    540002500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 210089797762                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1026672882364                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        24973225                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        34991312                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          212932                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2327960                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             62505429                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       24973225                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       34991312                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         212932                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2327960                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            62505429                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.143090                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.153470                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.026872                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.859323                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.175180                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.143090                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.153470                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.026872                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.859323                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.175180                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85945.612064                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94769.435776                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94373.033904                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105020.271627                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93762.383968                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85945.612064                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94769.435776                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94373.033904                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105020.271627                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93762.383968                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             693498                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     24354                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.475733                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7400433                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3846535                       # number of writebacks
system.l2.writebacks::total                   3846535                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         165327                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          15407                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              180760                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        165327                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         15407                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             180760                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3573401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5204801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5707                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1985062                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10768971                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3573401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5204801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1985062                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7880118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         18649089                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 271384645997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 445614478972                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    482300500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 189307554825                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 906788980294                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 271384645997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 445614478972                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    482300500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 189307554825                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 751476912004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1658265892298                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.143089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.148746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.026802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.852705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.172289                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.143089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.148746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.026802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.852705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.298360                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75945.757556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85616.045450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84510.338181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95366.066564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84203.865002                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75945.757556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85616.045450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84510.338181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95366.066564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95363.662321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88919.404712                       # average overall mshr miss latency
system.l2.replacements                       29754168                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12146968                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12146968                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12146968                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12146968                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     50083595                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         50083595                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     50083595                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     50083595                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7880118                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7880118                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 751476912004                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 751476912004                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95363.662321                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95363.662321                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            91                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                113                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       801000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       322000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1123000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           96                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              118                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.947917                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.957627                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8802.197802                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 14636.363636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9938.053097                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           91                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           113                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1818500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       434500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2253000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.947917                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.957627                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19983.516484                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19938.053097                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       118000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       197000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19700                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8073920                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           142697                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8216617                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2144900                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1276973                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3421873                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 198747407007                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 132380672679                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  331128079686                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     10218820                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1419670                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11638490                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.209897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.899486                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.294013                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 92660.453637                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103667.558107                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96768.079846                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        69113                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3736                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            72849                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2075787                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1273237                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3349024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 172818421662                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 119367425204                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 292185846866                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.203134                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.896854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.287754                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 83254.409851                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93751.143899                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87245.074047                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      21399813                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        207210                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           21607023                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3573412                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5722                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3579134                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 307119081497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    540002500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 307659083997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     24973225                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       212932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       25186157                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.143090                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.026872                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.142107                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85945.612064                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94373.033904                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85959.085074                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3573401                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5707                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3579108                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 271384645997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    482300500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 271866946497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.143089                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.026802                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.142106                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75945.757556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84510.338181                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75959.414049                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     21547264                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       184794                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21732058                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3225228                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       723496                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3948724                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 310176593598                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  77709125083                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 387885718681                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     24772492                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       908290                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25680782                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.130194                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.796547                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.153762                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96171.989577                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107407.815776                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98230.648351                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        96214                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11671                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       107885                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3129014                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       711825                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3840839                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 272796057310                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  69940129621                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 342736186931                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.126310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.783698                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.149561                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87182.753836                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98254.668803                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89234.718490                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          151                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               155                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1065                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1080                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     18854985                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       168499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     19023484                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1216                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1235                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.875822                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.789474                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.874494                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17704.211268                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11233.266667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17614.337037                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          252                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          255                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          813                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          825                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     16110984                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       248497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     16359481                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.668586                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.631579                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.668016                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19816.708487                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20708.083333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19829.673939                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1343128735000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1343128735000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999919                       # Cycle average of tags in use
system.l2.tags.total_refs                   132186938                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  29754574                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.442575                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.214639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.284639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.088204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.031204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.801661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.579572                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.534604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.035697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.188878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.227806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            58                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1027653574                       # Number of tag accesses
system.l2.tags.data_accesses               1027653574                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1343128735000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     228697600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     333204160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        365248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     127048768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    488320256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1177636032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    228697600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       365248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     229062848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    246178240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       246178240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3573400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5206315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1985137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7630004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            18400563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3846535                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3846535                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        170272286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        248080583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           271938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         94591654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    363569212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             876785673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    170272286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       271938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        170544224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183287152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183287152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183287152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       170272286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       248080583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          271938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        94591654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    363569212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1060072825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3446074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3573400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4762500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1948224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7487674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009917624750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       210215                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       210215                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            32332504                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3245409                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    18400568                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3846535                       # Number of write requests accepted
system.mem_ctrls.readBursts                  18400568                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3846535                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 623063                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                400461                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            545794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            546229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            575076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            634606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3109877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3391929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            721346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            730756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            679051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            676100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           677875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1015925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1109461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           884289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           549299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1929892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            158386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            160539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            186059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            183149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            191101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            212767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            263038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            299973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            264155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            261278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           254312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           254498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           252503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           175401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           165264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           163624                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 638862140513                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                88887525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            972190359263                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35936.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54686.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 12504233                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2227554                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              18400568                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3846535                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7820032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1946840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  989454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  796538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  674284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  584355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  540008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  503180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  462256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  434356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 532470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 966865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 502320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 313556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 269088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 216329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 152234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  65796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  93105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 180139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 204208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 209292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 209597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 209889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 210647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 211644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 220783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 213144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 213244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 210167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 207719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 207316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 208620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6491760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.235486                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.861304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.312871                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4112658     63.35%     63.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1000772     15.42%     78.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       303598      4.68%     83.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       180768      2.78%     86.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       121433      1.87%     88.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        77616      1.20%     89.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       134271      2.07%     91.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       111064      1.71%     93.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       449580      6.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6491760                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       210215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      84.568090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.578247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    631.506992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       210210    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-278527            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        210215                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       210215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.392964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.365399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.003664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           176524     83.97%     83.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3539      1.68%     85.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18727      8.91%     94.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7134      3.39%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2623      1.25%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              951      0.45%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              376      0.18%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              184      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               80      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               39      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               19      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        210215                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1137760320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                39876032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               220547008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1177636352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            246178240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       847.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       164.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    876.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1343128721500                       # Total gap between requests
system.mem_ctrls.avgGap                      60373.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    228697600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    304800000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       365248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    124686336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    479211136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    220547008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 170272285.924997329712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 226932826.360832780600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 271938.192134650424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 92832751.433912247419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 356787196.575017809868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 164203923.460843831301                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3573400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5206316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5707                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1985137                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7630008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3846535                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 124016568058                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 234605050787                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    242044448                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 107095900309                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 506230795661                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 32363253171411                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34705.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45061.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42411.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53948.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66347.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8413612.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          15864601620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           8432224350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         53706294600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9349202700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     106025400000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     574970842320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      31575461760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       799924027350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        595.567652                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  76070956257                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  44850000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1222207778743                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          30486600480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          16204004850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         73225076820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8639162640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     106025400000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     589161386760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      19625529600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       843367161150                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        627.912380                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  43813085482                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  44850000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1254465649518                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    13430261857.142857                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60263156522.590889                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 442337260500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   214986739000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1128141996000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1343128735000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19083507                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19083507                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19083507                       # number of overall hits
system.cpu1.icache.overall_hits::total       19083507                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       215891                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        215891                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       215891                       # number of overall misses
system.cpu1.icache.overall_misses::total       215891                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3458758000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3458758000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3458758000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3458758000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19299398                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19299398                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19299398                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19299398                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.011186                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011186                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.011186                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011186                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16020.853116                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16020.853116                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16020.853116                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16020.853116                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          245                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   122.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       212900                       # number of writebacks
system.cpu1.icache.writebacks::total           212900                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2959                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2959                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2959                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2959                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       212932                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       212932                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       212932                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       212932                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3179677500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3179677500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3179677500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3179677500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.011033                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.011033                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.011033                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.011033                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14932.830669                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14932.830669                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14932.830669                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14932.830669                       # average overall mshr miss latency
system.cpu1.icache.replacements                212900                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19083507                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19083507                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       215891                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       215891                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3458758000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3458758000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19299398                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19299398                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.011186                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011186                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16020.853116                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16020.853116                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2959                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2959                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       212932                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       212932                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3179677500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3179677500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.011033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.011033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14932.830669                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14932.830669                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1343128735000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.207466                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19294573                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           212900                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            90.627398                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        375166000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.207466                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975233                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975233                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38811728                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38811728                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1343128735000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     27138691                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27138691                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     27138691                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27138691                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7249820                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7249820                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7249820                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7249820                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 744483394948                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 744483394948                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 744483394948                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 744483394948                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     34388511                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     34388511                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     34388511                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     34388511                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.210821                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.210821                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.210821                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.210821                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 102689.914363                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102689.914363                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 102689.914363                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102689.914363                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2483395                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       353474                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            36473                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3144                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.088586                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   112.428117                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2327825                       # number of writebacks
system.cpu1.dcache.writebacks::total          2327825                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5624828                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5624828                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5624828                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5624828                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1624992                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1624992                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1624992                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1624992                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 156797202659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 156797202659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 156797202659                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 156797202659                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047254                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047254                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047254                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047254                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96491.061285                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96491.061285                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96491.061285                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96491.061285                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2327825                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     20934265                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20934265                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4129438                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4129438                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 358888318000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 358888318000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     25063703                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     25063703                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.164758                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.164758                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86909.724277                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86909.724277                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3220838                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3220838                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       908600                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       908600                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  81660896500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  81660896500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036252                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036252                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 89875.518930                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89875.518930                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      6204426                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6204426                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3120382                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3120382                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 385595076948                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 385595076948                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9324808                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9324808                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.334632                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.334632                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 123573.035913                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 123573.035913                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2403990                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2403990                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       716392                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       716392                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  75136306159                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  75136306159                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.076826                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.076826                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104881.553896                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104881.553896                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          306                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          306                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6288000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6288000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.348936                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.348936                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 38341.463415                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38341.463415                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          162                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          162                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        34500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        34500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004255                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004255                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        17250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        17250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          337                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          337                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       622500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       622500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.252772                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.252772                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5460.526316                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5460.526316                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       509500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       509500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.252772                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.252772                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4469.298246                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4469.298246                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1099150                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1099150                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       712056                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       712056                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62420470500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62420470500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811206                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811206                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.393139                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.393139                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87662.305352                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87662.305352                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       712056                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       712056                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61708414500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61708414500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.393139                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.393139                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86662.305352                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86662.305352                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1343128735000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.654711                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           30572051                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2336919                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.082204                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        375177500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.654711                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926710                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926710                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         74738224                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        74738224                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1343128735000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          50867707                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15993503                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     50359620                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        25907633                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14264501                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              78                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             388                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           275                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            663                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11655740                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11655739                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      25186159                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25681549                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1235                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1235                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     74919644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    104987375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       638764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6993020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             187538803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3196570688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4478978240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     27253248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    297971776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8000773952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        44037302                       # Total snoops (count)
system.tol2bus.snoopTraffic                 247336512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        106548040                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.130366                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.339306                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               92751419     87.05%     87.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1               13702992     12.86%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  93629      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          106548040                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       125030396430                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       52504178873                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       37680320153                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3506755503                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         319473349                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           117231                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2329258265000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 117395                       # Simulator instruction rate (inst/s)
host_mem_usage                                 728908                       # Number of bytes of host memory used
host_op_rate                                   117997                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13828.83                       # Real time elapsed on the host
host_tick_rate                               71309704                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1623431557                       # Number of instructions simulated
sim_ops                                    1631764283                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.986130                       # Number of seconds simulated
sim_ticks                                986129530000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.555892                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               25576530                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            28243916                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4069985                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         54459012                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1062277                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1295862                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          233585                       # Number of indirect misses.
system.cpu0.branchPred.lookups               60490506                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       147712                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        202630                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3438358                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  34285449                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11321872                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5447885                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       84751257                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           196345439                       # Number of instructions committed
system.cpu0.commit.committedOps             198881756                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1213667192                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.163868                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.918922                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1149753915     94.73%     94.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     28086207      2.31%     97.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6855329      0.56%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     11377425      0.94%     98.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2537582      0.21%     98.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1118525      0.09%     98.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1679672      0.14%     98.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       936665      0.08%     99.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11321872      0.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1213667192                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     31364                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1986826                       # Number of function calls committed.
system.cpu0.commit.int_insts                192845535                       # Number of committed integer instructions.
system.cpu0.commit.loads                     65832615                       # Number of loads committed
system.cpu0.commit.membars                    3873555                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3880761      1.95%      1.95% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       113411350     57.02%     58.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        2372543      1.19%     60.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1186370      0.60%     60.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          4804      0.00%     60.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         14413      0.01%     60.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          2402      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         2436      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.78% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       66030387     33.20%     93.98% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      11968981      6.02%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         4858      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         2435      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        198881756                       # Class of committed instruction
system.cpu0.commit.refs                      78006661                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  196345439                       # Number of Instructions Simulated
system.cpu0.committedOps                    198881756                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.007536                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.007536                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1020089920                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               637374                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            20842328                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             303110677                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               100612722                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 91850135                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3479538                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1451162                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10861251                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   60490506                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 19151633                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1111631670                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               839999                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         5530                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     363241837                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                2429                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         5851                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                8224146                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.038474                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         111136013                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          26638807                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.231034                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1226893566                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.299539                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.850484                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1024485992     83.50%     83.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               125431519     10.22%     93.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                27336839      2.23%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22362941      1.82%     97.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                22313431      1.82%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2665619      0.22%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  283418      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   84328      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1929479      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1226893566                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    26693                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   19380                       # number of floating regfile writes
system.cpu0.idleCycles                      345349669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3664835                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                40026057                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.174068                       # Inst execution rate
system.cpu0.iew.exec_refs                   126293120                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12898600                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               24604979                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             99329596                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2164115                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           730356                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            13856821                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          281368963                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            113394520                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2126854                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            273677160                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                243470                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            319294222                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3479538                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            319112520                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      5454575                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          388974                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4917                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4309                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          490                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     33496981                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1682783                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4309                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1544440                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2120395                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                203196617                       # num instructions consuming a value
system.cpu0.iew.wb_count                    244151222                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.776690                       # average fanout of values written-back
system.cpu0.iew.wb_producers                157820840                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.155288                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     244903317                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               353926529                       # number of integer regfile reads
system.cpu0.int_regfile_writes              190945195                       # number of integer regfile writes
system.cpu0.ipc                              0.124882                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.124882                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3920839      1.42%      1.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            139751981     50.67%     52.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             3351036      1.22%     53.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1186949      0.43%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 24      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               4804      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              14413      0.01%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             36      0.00%     53.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               2402      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              2436      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           114782515     41.62%     95.36% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12779130      4.63%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           4972      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2475      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             275804012                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  31564                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              63130                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        31451                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             31802                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4234286                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.015353                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1001958     23.66%     23.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  3332      0.08%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     24      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     23.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3032449     71.62%     95.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               196521      4.64%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             276085895                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1783598240                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    244119771                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        363826895                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 274265203                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                275804012                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            7103760                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       82487262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           925492                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1655875                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     47592275                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1226893566                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.224799                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.743036                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1079303841     87.97%     87.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           79471739      6.48%     94.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           35759796      2.91%     97.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15024112      1.22%     98.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10869518      0.89%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3590926      0.29%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2133682      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             414065      0.03%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             325887      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1226893566                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.175421                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6189341                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          882045                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            99329596                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           13856821                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  75058                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 24071                       # number of misc regfile writes
system.cpu0.numCycles                      1572243235                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   400016117                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              352514439                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            151153399                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4279344                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               107679179                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             243147245                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               417029                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            382052474                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             287835004                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          224808113                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 94733094                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6528093                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3479538                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            253554468                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                73654760                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            26736                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       382025738                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     414932848                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1968115                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 59235782                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       2003694                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1485632182                       # The number of ROB reads
system.cpu0.rob.rob_writes                  580498180                       # The number of ROB writes
system.cpu0.timesIdled                        3868376                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                38939                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.368033                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               25695274                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            29077567                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4122789                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         53270347                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1454957                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1740608                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          285651                       # Number of indirect misses.
system.cpu1.branchPred.lookups               59750085                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       232165                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        186832                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3495433                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  35197121                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11077374                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        4719055                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       82019208                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           200033763                       # Number of instructions committed
system.cpu1.commit.committedOps             202204774                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1139004054                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.177528                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.943778                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1071999664     94.12%     94.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29782898      2.61%     96.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8122672      0.71%     97.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     11572404      1.02%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2761164      0.24%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1208949      0.11%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1601576      0.14%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       877353      0.08%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11077374      0.97%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1139004054                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     92855                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2694844                       # Number of function calls committed.
system.cpu1.commit.int_insts                196869732                       # Number of committed integer instructions.
system.cpu1.commit.loads                     65170091                       # Number of loads committed
system.cpu1.commit.membars                    3311386                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3332803      1.65%      1.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       116957967     57.84%     59.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        2265296      1.12%     60.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1052481      0.52%     61.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         14278      0.01%     61.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         42834      0.02%     61.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          7139      0.00%     61.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         7139      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       65342613     32.32%     93.48% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      13160759      6.51%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        14310      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         7155      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        202204774                       # Class of committed instruction
system.cpu1.commit.refs                      78524837                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  200033763                       # Number of Instructions Simulated
system.cpu1.committedOps                    202204774                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.033367                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.033367                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            918371557                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               631900                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            21299977                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             302810972                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               122117740                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 97526691                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3555941                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1332697                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             10407355                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   59750085                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20422768                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1011606706                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1009597                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        18184                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     359285869                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                1490                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         3789                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                8367732                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.037182                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         136165249                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          27150231                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.223583                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1151979284                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.314926                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.863325                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               949683252     82.44%     82.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               127022879     11.03%     93.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                27219280      2.36%     95.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                21576320      1.87%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                21772611      1.89%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2423904      0.21%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  363977      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  132331      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1784730      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1151979284                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    78605                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   57180                       # number of floating regfile writes
system.cpu1.idleCycles                      454965294                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3711853                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                40750441                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.170995                       # Inst execution rate
system.cpu1.iew.exec_refs                   125460741                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  14074570                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               23332824                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             97594150                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1906198                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           865902                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14951233                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          282010518                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            111386171                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2259617                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            274778927                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                238069                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            310430645                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3555941                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            310244883                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      5290714                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          667226                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5782                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4370                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          483                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     32424059                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1596487                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4370                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1614515                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2097338                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                196989609                       # num instructions consuming a value
system.cpu1.iew.wb_count                    245917169                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.781247                       # average fanout of values written-back
system.cpu1.iew.wb_producers                153897567                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.153034                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     246669661                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               355024901                       # number of integer regfile reads
system.cpu1.int_regfile_writes              191491049                       # number of integer regfile writes
system.cpu1.ipc                              0.124481                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.124481                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3391674      1.22%      1.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            142500806     51.44%     52.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             3229546      1.17%     53.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1054781      0.38%     54.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  2      0.00%     54.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              14278      0.01%     54.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              42834      0.02%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             14      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               7139      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              7139      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           112788933     40.71%     94.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           13979848      5.05%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          14369      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          7181      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             277038544                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  92956                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             185912                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        92906                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             93139                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4292497                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.015494                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1000791     23.31%     23.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  4562      0.11%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      7      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3047539     71.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               239598      5.58%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             277846411                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1711058204                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    245824263                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        361725970                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 275910624                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                277038544                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6099894                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       79805744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           895247                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1380839                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     46276406                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1151979284                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.240489                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.765504                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1002789026     87.05%     87.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           81690039      7.09%     94.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           35194648      3.06%     97.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14866864      1.29%     98.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10849408      0.94%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3695315      0.32%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2116677      0.18%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             434108      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             343199      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1151979284                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.172401                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5384342                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          845356                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            97594150                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14951233                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 165254                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 71390                       # number of misc regfile writes
system.cpu1.numCycles                      1606944578                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   365222295                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              342217853                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            153084094                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4201378                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               128953094                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             232458337                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               414541                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            382455268                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             288647541                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          224787261                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                100225659                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5470087                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3555941                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            241466536                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                71703167                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            78635                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       382376633                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     335560201                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1693891                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 55693515                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1722252                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1411596693                       # The number of ROB reads
system.cpu1.rob.rob_writes                  581428977                       # The number of ROB writes
system.cpu1.timesIdled                        4787031                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         13213106                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3955459                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            23472799                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              63548                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               7846132                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     41295139                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      80830600                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3380584                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1728216                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     38292560                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     30779673                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     76651589                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       32507889                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 986129530000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           38122493                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7417934                       # Transaction distribution
system.membus.trans_dist::WritebackClean          149                       # Transaction distribution
system.membus.trans_dist::CleanEvict         32139663                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           141387                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          82510                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2912451                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2909324                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      38122489                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         14014                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    121862414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              121862414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3100793600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3100793600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           173244                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          41272851                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                41272851    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            41272851                       # Request fanout histogram
system.membus.respLayer1.occupancy       216734213379                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        120401384777                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   986129530000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 986129530000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 986129530000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 986129530000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986129530000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   986129530000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 986129530000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 986129530000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 986129530000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986129530000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              25138                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        12569                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    15913305.990930                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   42100653.604584                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        12569    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1574573000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          12569                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   786115187000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 200014343000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 986129530000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     15437277                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15437277                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     15437277                       # number of overall hits
system.cpu0.icache.overall_hits::total       15437277                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3714343                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3714343                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3714343                       # number of overall misses
system.cpu0.icache.overall_misses::total      3714343                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 256562261388                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 256562261388                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 256562261388                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 256562261388                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     19151620                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     19151620                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     19151620                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     19151620                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.193944                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.193944                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.193944                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.193944                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69073.389665                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69073.389665                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69073.389665                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69073.389665                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       189368                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             2644                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    71.621785                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      3476550                       # number of writebacks
system.cpu0.icache.writebacks::total          3476550                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       236854                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       236854                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       236854                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       236854                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      3477489                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3477489                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      3477489                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3477489                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 238790208898                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 238790208898                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 238790208898                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 238790208898                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.181577                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.181577                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.181577                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.181577                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68667.423218                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68667.423218                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68667.423218                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68667.423218                       # average overall mshr miss latency
system.cpu0.icache.replacements               3476550                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     15437277                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15437277                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3714343                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3714343                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 256562261388                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 256562261388                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     19151620                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     19151620                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.193944                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.193944                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69073.389665                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69073.389665                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       236854                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       236854                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      3477489                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3477489                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 238790208898                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 238790208898                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.181577                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.181577                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68667.423218                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68667.423218                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 986129530000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.996352                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           18914881                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3477521                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.439185                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.996352                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999886                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999886                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         41780729                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        41780729                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 986129530000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     66767504                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        66767504                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     66767504                       # number of overall hits
system.cpu0.dcache.overall_hits::total       66767504                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     31840705                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      31840705                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     31840705                       # number of overall misses
system.cpu0.dcache.overall_misses::total     31840705                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2715094602830                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2715094602830                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2715094602830                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2715094602830                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     98608209                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     98608209                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     98608209                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     98608209                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.322901                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.322901                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.322901                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.322901                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85271.183626                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85271.183626                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85271.183626                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85271.183626                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    364790580                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       178677                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          6006671                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2463                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.730907                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.544458                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15349951                       # number of writebacks
system.cpu0.dcache.writebacks::total         15349951                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16346747                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16346747                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16346747                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16346747                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15493958                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15493958                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15493958                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15493958                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1469350349946                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1469350349946                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1469350349946                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1469350349946                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.157126                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.157126                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.157126                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.157126                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 94833.763584                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94833.763584                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 94833.763584                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94833.763584                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15349927                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     60065186                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       60065186                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     27897162                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     27897162                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2402467384000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2402467384000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     87962348                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     87962348                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.317149                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.317149                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86118.702110                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86118.702110                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     14190573                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14190573                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13706589                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13706589                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1308287257500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1308287257500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.155823                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.155823                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 95449.513916                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95449.513916                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6702318                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6702318                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3943543                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3943543                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 312627218830                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 312627218830                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     10645861                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10645861                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.370430                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.370430                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 79275.722068                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79275.722068                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2156174                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2156174                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1787369                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1787369                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 161063092446                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 161063092446                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.167893                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.167893                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 90111.830543                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 90111.830543                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1300416                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1300416                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        63291                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        63291                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2718438500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2718438500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1363707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1363707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.046411                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.046411                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 42951.422793                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42951.422793                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        42940                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        42940                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        20351                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20351                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    562308500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    562308500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014923                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014923                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 27630.509557                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27630.509557                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1279967                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1279967                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        44787                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        44787                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    518311000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    518311000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1324754                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1324754                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.033808                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.033808                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11572.800143                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11572.800143                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        44457                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        44457                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    473900000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    473900000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.033559                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.033559                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10659.738624                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10659.738624                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       980500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       980500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       934500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       934500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       129951                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         129951                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        72679                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        72679                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1854234943                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1854234943                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       202630                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       202630                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.358678                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.358678                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 25512.664497                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 25512.664497                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        72675                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        72675                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1781504943                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1781504943                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.358659                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.358659                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 24513.311909                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 24513.311909                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986129530000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.838695                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           85139333                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15500782                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.492583                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.838695                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.994959                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.994959                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        218499350                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       218499350                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 986129530000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              976091                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1815122                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1075546                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1831597                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5698356                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             976091                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1815122                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1075546                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1831597                       # number of overall hits
system.l2.overall_hits::total                 5698356                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2501142                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13500875                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3375058                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          12850837                       # number of demand (read+write) misses
system.l2.demand_misses::total               32227912                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2501142                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13500875                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3375058                       # number of overall misses
system.l2.overall_misses::.cpu1.data         12850837                       # number of overall misses
system.l2.overall_misses::total              32227912                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 222433699584                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1421338165536                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 293088660453                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1351509006531                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3288369532104                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 222433699584                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1421338165536                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 293088660453                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1351509006531                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3288369532104                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         3477233                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15315997                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4450604                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14682434                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37926268                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        3477233                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15315997                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4450604                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14682434                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37926268                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.719291                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.881488                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.758337                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.875252                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.849752                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.719291                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.881488                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.758337                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.875252                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.849752                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88932.855305                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105277.485018                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86839.592224                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105168.947869                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102034.830308                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88932.855305                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105277.485018                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86839.592224                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105168.947869                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102034.830308                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1794349                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     70072                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.607218                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8920054                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             7417900                       # number of writebacks
system.l2.writebacks::total                   7417900                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          10013                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         199177                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           9769                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         172698                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              391657                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         10013                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        199177                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          9769                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        172698                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             391657                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2491129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     13301698                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3365289                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12678139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          31836255                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2491129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     13301698                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3365289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12678139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9315486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         41151741                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 196855794641                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1275578710905                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 258777782525                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1213911373734                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2945123661805                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 196855794641                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1275578710905                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 258777782525                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1213911373734                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 883918996146                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3829042657951                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.716411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.868484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.756142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.863490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.839425                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.716411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.868484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.756142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.863490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.085046                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79022.722083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95895.930798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76896.154394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95748.388130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92508.483231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79022.722083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95895.930798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76896.154394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95748.388130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94887.051105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93046.917698                       # average overall mshr miss latency
system.l2.replacements                       71604096                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8598979                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8598979                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           34                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             34                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      8599013                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8599013                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           34                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           34                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     26802494                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         26802494                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          149                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            149                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     26802643                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     26802643                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          149                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          149                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9315486                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9315486                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 883918996146                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 883918996146                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94887.051105                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94887.051105                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           11516                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            4281                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15797                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         20505                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         14095                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              34600                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     74017500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     56874498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    130891998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        32021                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        18376                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            50397                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.640361                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.767033                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.686549                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3609.729334                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4035.083221                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3783.005723                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          111                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           82                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             193                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        20394                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        14013                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         34407                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    418743996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    286379994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    705123990                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.636895                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.762571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.682719                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20532.705502                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20436.736887                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20493.620194                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4355                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1043                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               5398                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data        10162                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         8123                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            18285                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     25898500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     19604999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     45503499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        14517                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         9166                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          23683                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.700007                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.886210                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.772073                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2548.563275                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2413.517050                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2488.569811                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          144                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           92                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           236                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data        10018                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         8031                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        18049                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    207420967                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    165487481                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    372908448                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.690087                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.876173                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.762108                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20704.828010                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20606.086540                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20660.892459                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           174054                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           188096                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                362150                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1570064                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1432729                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3002793                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 156766401600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 141378983907                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  298145385507                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1744118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1620825                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3364943                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.900205                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.883950                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.892376                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99847.141008                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98678.105843                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99289.356778                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        51999                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        43161                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            95160                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1518065                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1389568                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2907633                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 138054422730                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 124636157993                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 262690580723                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.870391                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.857321                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.864096                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90941.048460                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89694.176890                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90345.164167                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        976091                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1075546                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2051637                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2501142                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3375058                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5876200                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 222433699584                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 293088660453                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 515522360037                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      3477233                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4450604                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7927837                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.719291                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.758337                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.741211                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88932.855305                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86839.592224                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87730.567380                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        10013                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         9769                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         19782                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2491129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3365289                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5856418                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 196855794641                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 258777782525                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 455633577166                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.716411                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.756142                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.738716                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79022.722083                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76896.154394                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77800.726855                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1641068                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1643501                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3284569                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     11930811                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11418108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        23348919                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1264571763936                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1210130022624                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2474701786560                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13571879                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     13061609                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26633488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.879083                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.874173                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.876675                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105992.104303                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105983.410091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105987.852652                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       147178                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       129537                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       276715                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     11783633                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11288571                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     23072204                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1137524288175                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1089275215741                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2226799503916                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.868239                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.864256                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.866285                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96534.259695                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96493.631988                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96514.381717                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2510                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1353                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              3863                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         6011                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         8429                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           14440                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     15447485                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     13669988                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     29117473                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         8521                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         9782                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         18303                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.705434                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.861685                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.788942                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  2569.869406                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  1621.780520                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  2016.445499                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          227                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          204                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          431                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         5784                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         8225                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        14009                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    112251476                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    160208981                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    272460457                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.678794                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.840830                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.765394                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19407.239972                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19478.295562                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19448.958313                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 986129530000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 986129530000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999098                       # Cycle average of tags in use
system.l2.tags.total_refs                    82162717                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  71608449                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.147389                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.720032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.977022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.978079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.782906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.504749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.036311                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.651875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.046516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.046532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.043483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.039137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.172442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999986                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 658971857                       # Number of tag accesses
system.l2.tags.data_accesses                658971857                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 986129530000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     159432320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     851677632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     215378496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     811752192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    587795648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2626036288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    159432320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    215378496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     374810816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    474747776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       474747776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2491130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       13307463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3365289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12683628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9184307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            41031817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7417934                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7417934                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        161674826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        863656960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        218407916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        823169946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    596063326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2662972975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    161674826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    218407916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        380082742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      481425372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            481425372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      481425372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       161674826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       863656960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       218407916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       823169946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    596063326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3144398347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7187881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2491073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  12967339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3365259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12368852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9150278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000365741250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       444206                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       444206                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            69556920                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6766088                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    41031812                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7418083                       # Number of write requests accepted
system.mem_ctrls.readBursts                  41031812                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7418083                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 689011                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                230202                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            999814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1000344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1919160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1451248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1439520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3783277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5059535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4266501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3827861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3796134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3303783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3470074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1835228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1773110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1281627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1135585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            260580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            275037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            360331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            545251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            389161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            425434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            657973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            480131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            536289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            531654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           445321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           647896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           643169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           350550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           342685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           296418                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1461468533692                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               201714005000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2217896052442                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36226.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54976.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 23994224                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4491176                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              41031812                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7418083                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8334897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7148488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6109718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4963585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3553831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2369940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1592414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1146352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  873534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  739767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 737057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1051695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 558032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 372454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 298290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 233761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 162579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  81806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  11116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 211899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 347954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 419938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 451179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 462059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 465921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 466555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 469583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 474582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 487228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 469184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 464978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 460425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 457200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 454530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 454748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  34147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     19045280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    159.722682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.625063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   201.252283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     11276995     59.21%     59.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4693849     24.65%     83.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1162312      6.10%     89.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       587147      3.08%     93.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       346143      1.82%     94.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       220002      1.16%     96.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       147974      0.78%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       107464      0.56%     97.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       503394      2.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     19045280                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       444206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      90.819957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.266796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.151153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         203343     45.78%     45.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       149150     33.58%     79.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        52320     11.78%     91.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        22761      5.12%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        10090      2.27%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         3649      0.82%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         1542      0.35%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          689      0.16%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          312      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          182      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           81      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           51      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           15      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        444206                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       444206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.181411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.168276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.689574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           409305     92.14%     92.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7454      1.68%     93.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15353      3.46%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7709      1.74%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3209      0.72%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              772      0.17%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              274      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               90      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               33      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        444206                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2581939264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                44096704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               460024320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2626035968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            474757312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2618.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       466.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2662.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    481.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  986129461500                       # Total gap between requests
system.mem_ctrls.avgGap                      20353.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    159428672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    829909696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    215376576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    791606528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    585617792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    460024320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 161671126.510124891996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 841582845.612583994865                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 218405969.447036027908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 802740921.874634385109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 593854837.710822820663                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 466494822.439806640148                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2491130                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     13307462                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3365289                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12683628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9184303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      7418083                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  93574713095                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 724667630326                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 119386577123                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 688864237402                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 591402894496                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24601151281423                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37563.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54455.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35475.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54311.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64392.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3316375.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          72850869420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          38721159180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        145823104560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        19804586040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     77844156000.002563                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     443540381970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5166049440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       803750306610.024292                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        815.055510                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9743235813                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  32929000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 943457294187                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          63132436920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          33555678420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        142224508860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        17716147560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77844156000.002563                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     445190614620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3776379840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       783439922220.024292                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        794.459448                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6097165523                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  32929000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 947103364477                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              31254                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        15628                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11688321.602252                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   69977392.200781                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        15628    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1656510000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          15628                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   803464440000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 182665090000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 986129530000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15666031                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15666031                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15666031                       # number of overall hits
system.cpu1.icache.overall_hits::total       15666031                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4756735                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4756735                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4756735                       # number of overall misses
system.cpu1.icache.overall_misses::total      4756735                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 336348767808                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 336348767808                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 336348767808                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 336348767808                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20422766                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20422766                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20422766                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20422766                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.232913                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.232913                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.232913                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.232913                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70710.007559                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70710.007559                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70710.007559                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70710.007559                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       428074                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             4495                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    95.233370                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4450022                       # number of writebacks
system.cpu1.icache.writebacks::total          4450022                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       305959                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       305959                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       305959                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       305959                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4450776                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4450776                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4450776                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4450776                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 312321087325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 312321087325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 312321087325                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 312321087325                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.217932                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.217932                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.217932                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.217932                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70172.277222                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70172.277222                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70172.277222                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70172.277222                       # average overall mshr miss latency
system.cpu1.icache.replacements               4450022                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15666031                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15666031                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4756735                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4756735                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 336348767808                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 336348767808                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20422766                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20422766                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.232913                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.232913                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70710.007559                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70710.007559                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       305959                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       305959                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4450776                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4450776                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 312321087325                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 312321087325                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.217932                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.217932                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70172.277222                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70172.277222                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 986129530000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992925                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20118673                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4450808                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.520229                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992925                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999779                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999779                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         45296308                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        45296308                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 986129530000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     67541722                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        67541722                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     67541722                       # number of overall hits
system.cpu1.dcache.overall_hits::total       67541722                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     30876298                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      30876298                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     30876298                       # number of overall misses
system.cpu1.dcache.overall_misses::total     30876298                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2593748373874                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2593748373874                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2593748373874                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2593748373874                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     98418020                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     98418020                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     98418020                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     98418020                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.313726                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.313726                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.313726                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.313726                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84004.512907                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84004.512907                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84004.512907                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84004.512907                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    351936569                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       157341                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          5815852                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2278                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.513330                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.069798                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14760272                       # number of writebacks
system.cpu1.dcache.writebacks::total         14760272                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     16003649                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     16003649                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     16003649                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     16003649                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14872649                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14872649                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14872649                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14872649                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1397056042532                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1397056042532                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1397056042532                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1397056042532                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.151117                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.151117                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.151117                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.151117                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93934.580352                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93934.580352                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93934.580352                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93934.580352                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14760269                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     59420936                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       59420936                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     26970429                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     26970429                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2298632999500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2298632999500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     86391365                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     86391365                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.312189                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.312189                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85227.899026                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85227.899026                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     13775666                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     13775666                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     13194763                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     13194763                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1250677402000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1250677402000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.152732                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.152732                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94785.893616                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94785.893616                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      8120786                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8120786                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3905869                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3905869                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 295115374374                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 295115374374                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12026655                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12026655                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.324768                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.324768                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 75556.905358                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75556.905358                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2227983                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2227983                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1677886                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1677886                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 146378640532                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 146378640532                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139514                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139514                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87239.920073                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87239.920073                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1099529                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1099529                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        87029                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        87029                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4786060000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4786060000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1186558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1186558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.073346                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.073346                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 54993.852624                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 54993.852624                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        39658                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        39658                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        47371                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        47371                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2972600000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2972600000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.039923                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.039923                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 62751.472420                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62751.472420                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1095024                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1095024                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        43657                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        43657                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    422036000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    422036000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1138681                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1138681                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.038340                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.038340                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9667.086607                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9667.086607                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        43635                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        43635                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    378475000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    378475000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.038321                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.038321                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8673.656468                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8673.656468                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1467000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1467000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1393000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1393000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       127246                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         127246                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        59586                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        59586                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1398384984                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1398384984                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       186832                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       186832                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.318928                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.318928                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 23468.348001                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 23468.348001                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          263                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          263                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        59323                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        59323                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1329442984                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1329442984                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.317521                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.317521                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 22410.245335                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 22410.245335                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 986129530000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.838108                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           84915154                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14909635                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.695321                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.838108                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        216769788                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       216769788                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 986129530000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          34897193                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16016913                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29437736                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        64186221                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         16467773                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          156224                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         87972                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         244196                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          120                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          120                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3423031                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3423032                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7928264                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26968928                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        18303                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        18303                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     10431272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46352524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     13351402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     44503069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             114638267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    445042176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1962620736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    569640064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1884331712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4861634688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        88636108                       # Total snoops (count)
system.tol2bus.snoopTraffic                 499967872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        126673225                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.298771                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.486634                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               90556180     71.49%     71.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1               34388097     27.15%     98.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1728691      1.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    257      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          126673225                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        76378455628                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23321798469                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5223466983                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       22424781737                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6683711869                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            34538                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
