<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GNU Radio&#39;s ALTERASOCSDR Package: altera_socfpga_fir_interp_accelerator_impl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GNU Radio&#39;s ALTERASOCSDR Package
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('altera__socfpga__fir__interp__accelerator__impl_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">altera_socfpga_fir_interp_accelerator_impl.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="altera__socfpga__fir__interp__accelerator__impl_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* -*- c++ -*- */</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/* </span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright 2020 &lt;+YOU OR YOUR COMPANY+&gt;.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * This is free software; you can redistribute it and/or modify</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * it under the terms of the GNU General Public License as published by</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * the Free Software Foundation; either version 3, or (at your option)</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * any later version.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * This software is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * GNU General Public License for more details.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * You should have received a copy of the GNU General Public License</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * along with this software; see the file COPYING.  If not, write to</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * the Free Software Foundation, Inc., 51 Franklin Street,</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Boston, MA 02110-1301, USA.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#ifndef INCLUDED_ALTERASOCSDR_ALTERA_SOCFPGA_FIR_INTERP_ACCELERATOR_IMPL_H</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define INCLUDED_ALTERASOCSDR_ALTERA_SOCFPGA_FIR_INTERP_ACCELERATOR_IMPL_H</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="altera__socfpga__fir__interp__accelerator_8h.html">AlteraSocSDR/altera_socfpga_fir_interp_accelerator.h</a>&gt;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// ---------------------------------------------------</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// Altera MSGDMA internal configuration parameters ...</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// ---------------------------------------------------</span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="altera__socfpga__fir__interp__accelerator__impl_8h.html#accd363992982d6a039ef370205701c5b">   29</a></span>&#160;<span class="preprocessor">#define CONST_KMALLOC_MULTIPLE 128              // Default value - 128 ...</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="altera__socfpga__fir__interp__accelerator__impl_8h.html#a3aecf3f75e128d3f103b79fa3afc6830">   30</a></span>&#160;<span class="preprocessor">#define CONST_MIN_BLOCK_SIZE 512                // Default value - 512 ...</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="altera__socfpga__fir__interp__accelerator__impl_8h.html#ae9c8e983a10a2609d93dd9eece04d749">   31</a></span>&#160;<span class="preprocessor">#define CONST_ARRAY_SIZE 2048                   // 4*CONST_MIN_BLOCK_SIZE </span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="altera__socfpga__fir__interp__accelerator__impl_8h.html#a2e10186e5e1932c18c44e532cccd6300">   33</a></span>&#160;<span class="preprocessor">#define CONST_ALTERA_MSGDMA_OK 1</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="altera__socfpga__fir__interp__accelerator__impl_8h.html#a723db0c4768c75e878c7bd6a516243ec">   34</a></span>&#160;<span class="preprocessor">#define CONST_ALTERA_MSGDMA_FAILED -1</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="altera__socfpga__fir__interp__accelerator__impl_8h.html#a1a60ec6c5b0a8735ac2ce398f99cb987">   35</a></span>&#160;<span class="preprocessor">#define CONST_ALTERA_MSGDMA_WRITE_FAILED -2</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="altera__socfpga__fir__interp__accelerator__impl_8h.html#a26aca295582a7cf2d8ecf373c07b24fb">   36</a></span>&#160;<span class="preprocessor">#define CONST_ALTERA_MSGDMA_READ_FAILED -3</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="altera__socfpga__fir__interp__accelerator__impl_8h.html#a0cb4df6b021e897da6bf08843b1b67dd">   38</a></span>&#160;<span class="preprocessor">#define CONST_SLEEP_INTERVAL_MICRO_SECONDS 1</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="altera__socfpga__fir__interp__accelerator__impl_8h.html#a6acd27ad5c567736f8ce332be490a6b6">   39</a></span>&#160;<span class="preprocessor">#define CONST_SLEEP_INTERVAL_MILI_SECONDS 1</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="altera__socfpga__fir__interp__accelerator__impl_8h.html#acc129730c510940db82e7997c0c06b4b">   41</a></span>&#160;<span class="preprocessor">#define CONST_ALTERA_RESET_ARRAY_SIZE 256</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacegr.html">gr</a> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="keyword">namespace </span>AlteraSocSDR {</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__interp__accelerator__impl.html">   46</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__interp__accelerator__impl.html">altera_socfpga_fir_interp_accelerator_impl</a> : <span class="keyword">public</span> <a class="code" href="classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__interp__accelerator.html">altera_socfpga_fir_interp_accelerator</a></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    {</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;     <span class="keyword">private</span>:</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;       <span class="keyword">static</span> <span class="keywordtype">int</span> fd_0;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;       <span class="keyword">static</span> <span class="keywordtype">int</span> fd_1;     </div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;       </div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;       <span class="keywordtype">int</span> m_interpolation;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;       std::string m_DeviceInputName, m_DeviceOutputName;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;       <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> m_WordLength;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;       <span class="keywordtype">bool</span> m_ScaleInputFactor, m_ScaleOutputFactor;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;       <span class="keywordtype">size_t</span> m_itemsizeInput, m_itemsizeOutput;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;       </div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;       <span class="keywordtype">int</span> m_QUANTIZATION_ONE;                  <span class="comment">// int ...</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;       <span class="keywordtype">int</span> m_TWO_QUANTIZATION_ONE;              <span class="comment">// int ...</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;       <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> m_QUANTIZATION_ONE_MASK;    <span class="comment">// unsigned int ...</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;       <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> m_MSB_MASK;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;       <span class="keywordtype">int</span> m_ScaleConstant;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;       <span class="keywordtype">int</span> m_msgdmaStatus;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;       </div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;       <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> buffer_write[<a class="code" href="altera__socfpga__fir__interp__accelerator__impl_8h.html#ae9c8e983a10a2609d93dd9eece04d749">CONST_ARRAY_SIZE</a>];</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;       <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> buffer_read[<a class="code" href="altera__socfpga__fir__interp__accelerator__impl_8h.html#ae9c8e983a10a2609d93dd9eece04d749">CONST_ARRAY_SIZE</a>];</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;       </div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;       <span class="keywordtype">int</span> msgdmaInit();</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;       <span class="keywordtype">void</span> resetFIRFilter();</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;     <span class="keyword">public</span>:</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;      <a class="code" href="classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__interp__accelerator__impl.html#a2f923a1becbce9d856de04261732412b">altera_socfpga_fir_interp_accelerator_impl</a>(<span class="keywordtype">int</span> interpolation, <span class="keyword">const</span> std::string &amp;DeviceInputName, <span class="keyword">const</span> std::string &amp;DeviceOutputName, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> WordLength, <span class="keywordtype">bool</span> ScaleInputFactor, <span class="keywordtype">bool</span> ScaleOutputFactor,<span class="keywordtype">int</span> ScaleConstant, <span class="keywordtype">size_t</span> itemsizeInput, <span class="keywordtype">size_t</span> itemsizeOutput);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;      <a class="code" href="classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__interp__accelerator__impl.html#aea19d8e023e29365ff272685edc0be10">~altera_socfpga_fir_interp_accelerator_impl</a>();</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__interp__accelerator__impl.html#a94051acdd8859db89943b4aa03704640">stop</a>();                       <span class="comment">// virtual reimplement ... </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;      <span class="comment">// Where all the action really happens ...</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;      <span class="comment">// ---------------------------------------</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;      <span class="keywordtype">int</span> <a class="code" href="classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__interp__accelerator__impl.html#a5e733d7fabf5998eaa1e18bad24baf92">work</a>(<span class="keywordtype">int</span> noutput_items,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;               gr_vector_const_void_star &amp;input_items,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;               gr_vector_void_star &amp;output_items);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    };</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  } <span class="comment">// namespace AlteraSocSDR</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;} <span class="comment">// namespace gr</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* INCLUDED_ALTERASOCSDR_ALTERA_SOCFPGA_FIR_INTERP_ACCELERATOR_IMPL_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="ttc" id="classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__interp__accelerator__impl_html_a5e733d7fabf5998eaa1e18bad24baf92"><div class="ttname"><a href="classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__interp__accelerator__impl.html#a5e733d7fabf5998eaa1e18bad24baf92">gr::AlteraSocSDR::altera_socfpga_fir_interp_accelerator_impl::work</a></div><div class="ttdeci">int work(int noutput_items, gr_vector_const_void_star &amp;input_items, gr_vector_void_star &amp;output_items)</div></div>
<div class="ttc" id="altera__socfpga__fir__interp__accelerator_8h_html"><div class="ttname"><a href="altera__socfpga__fir__interp__accelerator_8h.html">altera_socfpga_fir_interp_accelerator.h</a></div></div>
<div class="ttc" id="altera__socfpga__fir__interp__accelerator__impl_8h_html_ae9c8e983a10a2609d93dd9eece04d749"><div class="ttname"><a href="altera__socfpga__fir__interp__accelerator__impl_8h.html#ae9c8e983a10a2609d93dd9eece04d749">CONST_ARRAY_SIZE</a></div><div class="ttdeci">#define CONST_ARRAY_SIZE</div><div class="ttdef"><b>Definition:</b> altera_socfpga_fir_interp_accelerator_impl.h:31</div></div>
<div class="ttc" id="classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__interp__accelerator_html"><div class="ttname"><a href="classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__interp__accelerator.html">gr::AlteraSocSDR::altera_socfpga_fir_interp_accelerator</a></div><div class="ttdoc">&lt;+description of block+&gt; </div><div class="ttdef"><b>Definition:</b> altera_socfpga_fir_interp_accelerator.h:36</div></div>
<div class="ttc" id="classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__interp__accelerator__impl_html"><div class="ttname"><a href="classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__interp__accelerator__impl.html">gr::AlteraSocSDR::altera_socfpga_fir_interp_accelerator_impl</a></div><div class="ttdef"><b>Definition:</b> altera_socfpga_fir_interp_accelerator_impl.h:46</div></div>
<div class="ttc" id="classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__interp__accelerator__impl_html_a94051acdd8859db89943b4aa03704640"><div class="ttname"><a href="classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__interp__accelerator__impl.html#a94051acdd8859db89943b4aa03704640">gr::AlteraSocSDR::altera_socfpga_fir_interp_accelerator_impl::stop</a></div><div class="ttdeci">bool stop()</div></div>
<div class="ttc" id="namespacegr_html"><div class="ttname"><a href="namespacegr.html">gr</a></div><div class="ttdef"><b>Definition:</b> altera_socfpga_fir_accelerator.h:28</div></div>
<div class="ttc" id="classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__interp__accelerator__impl_html_aea19d8e023e29365ff272685edc0be10"><div class="ttname"><a href="classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__interp__accelerator__impl.html#aea19d8e023e29365ff272685edc0be10">gr::AlteraSocSDR::altera_socfpga_fir_interp_accelerator_impl::~altera_socfpga_fir_interp_accelerator_impl</a></div><div class="ttdeci">~altera_socfpga_fir_interp_accelerator_impl()</div></div>
<div class="ttc" id="classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__interp__accelerator__impl_html_a2f923a1becbce9d856de04261732412b"><div class="ttname"><a href="classgr_1_1AlteraSocSDR_1_1altera__socfpga__fir__interp__accelerator__impl.html#a2f923a1becbce9d856de04261732412b">gr::AlteraSocSDR::altera_socfpga_fir_interp_accelerator_impl::altera_socfpga_fir_interp_accelerator_impl</a></div><div class="ttdeci">altera_socfpga_fir_interp_accelerator_impl(int interpolation, const std::string &amp;DeviceInputName, const std::string &amp;DeviceOutputName, unsigned int WordLength, bool ScaleInputFactor, bool ScaleOutputFactor, int ScaleConstant, size_t itemsizeInput, size_t itemsizeOutput)</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="altera__socfpga__fir__interp__accelerator__impl_8h.html">altera_socfpga_fir_interp_accelerator_impl.h</a></li>
    <li class="footer">Generated on Sat May 24 2025 10:46:04 for GNU Radio&#39;s ALTERASOCSDR Package by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
