
*** Running vivado
    with args -log Top_Pep9CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Pep9CPU.tcl


****** Vivado v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Top_Pep9CPU.tcl -notrace
Command: synth_design -top Top_Pep9CPU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12824 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 359.391 ; gain = 99.910
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_Pep9CPU' [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:13]
	Parameter s0 bound to: 3'b000 
	Parameter s1 bound to: 3'b001 
	Parameter s2 bound to: 3'b010 
	Parameter s3 bound to: 3'b011 
	Parameter s4 bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:47]
INFO: [Synth 8-638] synthesizing module 'Decode' [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:110]
INFO: [Synth 8-155] case statement is not full and has no default [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:142]
INFO: [Synth 8-155] case statement is not full and has no default [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:185]
INFO: [Synth 8-638] synthesizing module 'RegSet' [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:651]
INFO: [Synth 8-256] done synthesizing module 'RegSet' (1#1) [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:651]
INFO: [Synth 8-256] done synthesizing module 'Decode' (2#1) [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:110]
INFO: [Synth 8-638] synthesizing module 'Execute' [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:336]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:369]
INFO: [Synth 8-256] done synthesizing module 'ALU' (3#1) [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:369]
INFO: [Synth 8-256] done synthesizing module 'Execute' (4#1) [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:336]
INFO: [Synth 8-638] synthesizing module 'Store' [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:618]
INFO: [Synth 8-256] done synthesizing module 'Store' (5#1) [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:618]
INFO: [Synth 8-256] done synthesizing module 'Top_Pep9CPU' (6#1) [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 411.590 ; gain = 152.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 411.590 ; gain = 152.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 411.590 ; gain = 152.109
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'DecodeState_reg' in module 'Decode'
INFO: [Synth 8-5544] ROM "B" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LoadCk" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DecodeState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Zout0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Top_Pep9CPU'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              000
                 iSTATE0 |                             0010 |                              001
                 iSTATE1 |                             0100 |                              010
                 iSTATE2 |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'DecodeState_reg' using encoding 'one-hot' in module 'Decode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                              000
                      s1 |                               01 |                              001
                      s2 |                               10 |                              010
                      s3 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Top_Pep9CPU'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 422.242 ; gain = 162.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 18    
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	  24 Input     24 Bit        Muxes := 2     
	  24 Input     16 Bit        Muxes := 18    
	   2 Input      5 Bit        Muxes := 6     
	  12 Input      5 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  12 Input      4 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 15    
	  12 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Pep9CPU 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
Module RegSet 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	                8 Bit    Registers := 3     
+---Muxes : 
	  24 Input     24 Bit        Muxes := 1     
	  24 Input     16 Bit        Muxes := 9     
	  23 Input      1 Bit        Muxes := 3     
Module Decode 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	  12 Input      5 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	  16 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module Store 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "alu_exe1/Zout0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element stores/AReg_reg was removed.  [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:694]
WARNING: [Synth 8-6014] Unused sequential element stores/X_reg was removed.  [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:696]
WARNING: [Synth 8-6014] Unused sequential element stores/SP_reg was removed.  [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:698]
WARNING: [Synth 8-6014] Unused sequential element stores/PC_reg was removed.  [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:700]
WARNING: [Synth 8-6014] Unused sequential element stores/IR_reg was removed.  [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:702]
WARNING: [Synth 8-6014] Unused sequential element stores/T1_reg was removed.  [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:705]
WARNING: [Synth 8-6014] Unused sequential element stores/T2_reg was removed.  [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:706]
WARNING: [Synth 8-6014] Unused sequential element stores/T3_reg was removed.  [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:708]
WARNING: [Synth 8-6014] Unused sequential element stores/T4_reg was removed.  [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:710]
WARNING: [Synth 8-6014] Unused sequential element stores/T5_reg was removed.  [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:712]
WARNING: [Synth 8-6014] Unused sequential element stores/T6_reg was removed.  [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:714]
WARNING: [Synth 8-6014] Unused sequential element stores/Abus_reg was removed.  [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:721]
WARNING: [Synth 8-6014] Unused sequential element stores/Bbus_reg was removed.  [C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v:748]
WARNING: [Synth 8-3331] design Store has unconnected port OutputData[7]
WARNING: [Synth 8-3331] design Store has unconnected port OutputData[6]
WARNING: [Synth 8-3331] design Store has unconnected port OutputData[5]
WARNING: [Synth 8-3331] design Store has unconnected port OutputData[4]
WARNING: [Synth 8-3331] design Store has unconnected port OutputData[3]
WARNING: [Synth 8-3331] design Store has unconnected port OutputData[2]
WARNING: [Synth 8-3331] design Store has unconnected port OutputData[1]
WARNING: [Synth 8-3331] design Store has unconnected port OutputData[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Pep9st/DoneSt_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T3_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/IR_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/IR_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/PC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/PC_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/X_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/X_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/AReg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T5_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T5_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T4_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T3_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/IR_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/IR_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/PC_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/PC_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/X_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/X_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/AReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T5_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T5_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T4_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T3_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/IR_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/IR_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/PC_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/PC_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/SP_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/X_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/X_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/AReg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T5_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T5_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T4_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T3_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/IR_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/IR_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/PC_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/PC_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/X_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/X_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/AReg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T5_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T5_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T4_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T3_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/IR_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/IR_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/PC_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/PC_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/SP_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/X_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/X_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/AReg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T5_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T5_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T4_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T3_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/T1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/IR_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pep9dec/DecInputs/IR_reg[21] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'B_reg__0i_11' (FDE) to 'B_reg__0i_8'
INFO: [Synth 8-3886] merging instance 'Pep9dec/B_retimed_reg[0]' (FDE) to 'Pep9dec/B_retimed_reg[2]'
INFO: [Synth 8-3886] merging instance 'B_reg__0i_8' (FDE) to 'B_reg__0i_10'
INFO: [Synth 8-3886] merging instance 'Pep9dec/B_retimed_reg[3]' (FDE) to 'Pep9dec/B_retimed_reg[1]'
INFO: [Synth 8-3886] merging instance 'B_reg__0i_9' (FDE) to 'B_reg__0i_10'
INFO: [Synth 8-3886] merging instance 'Pep9dec/B_retimed_reg[2]' (FDE) to 'Pep9dec/B_retimed_reg[4]'
INFO: [Synth 8-3886] merging instance 'B_reg__0i_7' (FDE) to 'B_reg__0i_10'
INFO: [Synth 8-3886] merging instance 'Pep9dec/A_reg[3]' (FDE) to 'Pep9dec/A_reg[4]'
INFO: [Synth 8-3886] merging instance 'Pep9dec/DecInputs/Abus_reg[4]' (FDE) to 'Pep9dec/DecInputs/Abus_reg[5]'
INFO: [Synth 8-3886] merging instance 'Pep9dec/DecInputs/Abus_reg[5]' (FDE) to 'Pep9dec/DecInputs/Abus_reg[6]'
WARNING: [Synth 8-3332] Sequential element (Pep9dec/B_retimed_reg[4]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/B_retimed_reg[1]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/A_reg[4]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/A_reg[0]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/AReg_reg[7]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/AReg_reg[6]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/AReg_reg[5]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/AReg_reg[4]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/AReg_reg[3]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/AReg_reg[2]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/AReg_reg[1]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/AReg_reg[0]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/X_reg[15]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/X_reg[14]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/X_reg[13]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/X_reg[12]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/X_reg[11]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/X_reg[10]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/X_reg[9]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/X_reg[8]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/X_reg[7]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/X_reg[6]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/X_reg[5]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/X_reg[4]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/X_reg[3]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/X_reg[2]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/X_reg[1]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/X_reg[0]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/SP_reg[10]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/SP_reg[6]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/SP_reg[5]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/SP_reg[4]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/PC_reg[15]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/PC_reg[14]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/PC_reg[13]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/PC_reg[12]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/PC_reg[11]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/PC_reg[10]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/PC_reg[9]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/PC_reg[8]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/PC_reg[7]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/PC_reg[6]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/PC_reg[5]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/PC_reg[4]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/PC_reg[3]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/PC_reg[2]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/PC_reg[1]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/PC_reg[0]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[23]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[22]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[21]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[20]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[19]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[18]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[17]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[16]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[15]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[14]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[13]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[12]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[11]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[10]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[9]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[8]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[7]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[6]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[5]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[4]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[3]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[2]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[1]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/IR_reg[0]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T1_reg[7]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T1_reg[6]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T1_reg[5]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T1_reg[4]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T1_reg[3]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T1_reg[2]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T1_reg[1]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T1_reg[0]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T2_reg[15]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T2_reg[14]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T2_reg[13]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T2_reg[12]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T2_reg[11]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T2_reg[10]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T2_reg[9]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T2_reg[8]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T2_reg[7]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T2_reg[6]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T2_reg[5]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T2_reg[4]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T2_reg[3]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T2_reg[2]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T2_reg[1]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T2_reg[0]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T3_reg[15]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T3_reg[14]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T3_reg[13]) is unused and will be removed from module Top_Pep9CPU.
WARNING: [Synth 8-3332] Sequential element (Pep9dec/DecInputs/T3_reg[12]) is unused and will be removed from module Top_Pep9CPU.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 569.324 ; gain = 309.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 569.324 ; gain = 309.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Pep9dec/DecInputs/Bbus_reg[0]' (FDRE) to 'Pep9dec/DecInputs/Bbus_reg[7]'
INFO: [Synth 8-3886] merging instance 'Pep9dec/DecInputs/Bbus_reg[1]' (FDRE) to 'Pep9dec/DecInputs/Bbus_reg[7]'
INFO: [Synth 8-3886] merging instance 'Pep9dec/DecInputs/Abus_reg[0]' (FDRE) to 'Pep9dec/DecInputs/Abus_reg[1]'
INFO: [Synth 8-3886] merging instance 'Pep9dec/DecInputs/Abus_reg[1]' (FDRE) to 'Pep9dec/DecInputs/Abus_reg[2]'
INFO: [Synth 8-3886] merging instance 'Pep9dec/DecInputs/Bbus_reg[3]' (FDRE) to 'Pep9dec/DecInputs/Bbus_reg[7]'
INFO: [Synth 8-3886] merging instance 'Pep9dec/DecInputs/Abus_reg[2]' (FDRE) to 'Pep9dec/DecInputs/Abus_reg[3]'
INFO: [Synth 8-3886] merging instance 'Pep9dec/DecInputs/Abus_reg[3]' (FDRE) to 'Pep9dec/DecInputs/Abus_reg[7]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 570.871 ; gain = 311.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 570.871 ; gain = 311.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 570.871 ; gain = 311.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 570.871 ; gain = 311.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 570.871 ; gain = 311.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 570.871 ; gain = 311.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 570.871 ; gain = 311.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |    13|
|4     |LUT2   |    29|
|5     |LUT3   |     6|
|6     |LUT4   |    11|
|7     |LUT5   |    26|
|8     |LUT6   |    38|
|9     |MUXF7  |     1|
|10    |FDRE   |    45|
|11    |IBUF   |    11|
|12    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+--------------+--------+------+
|      |Instance      |Module  |Cells |
+------+--------------+--------+------+
|1     |top           |        |   203|
|2     |  Pep9dec     |Decode  |   132|
|3     |    DecInputs |RegSet  |    90|
|4     |  Pep9exe     |Execute |    36|
|5     |    alu_exe1  |ALU     |    36|
+------+--------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 570.871 ; gain = 311.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 211 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 570.871 ; gain = 311.391
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 570.871 ; gain = 311.391
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 669.500 ; gain = 422.145
INFO: [Common 17-1381] The checkpoint 'C:/PSUProj/ece361f18/pep9Verilog/sim/pep9Verilog/pep9Verilog.runs/synth_1/Top_Pep9CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Pep9CPU_utilization_synth.rpt -pb Top_Pep9CPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.046 . Memory (MB): peak = 669.500 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Aug 23 15:28:02 2018...
