// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

package axi_qspi_regs_pkg;

    localparam AXI_QSPI_REGS_DATA_WIDTH = 32;
    localparam AXI_QSPI_REGS_MIN_ADDR_WIDTH = 7;
    localparam AXI_QSPI_REGS_SIZE = 'h48;

    typedef struct {
        logic [3:0] next;
    } axi_qspi_regs__STATUS__rx_cnt__in_t;

    typedef struct {
        logic [3:0] next;
    } axi_qspi_regs__STATUS__tx_cnt__in_t;

    typedef struct {
        axi_qspi_regs__STATUS__rx_cnt__in_t rx_cnt;
        axi_qspi_regs__STATUS__tx_cnt__in_t tx_cnt;
    } axi_qspi_regs__STATUS__in_t;

    typedef struct {
        logic [31:0] next;
    } axi_qspi_regs__RXFIFO__data__in_t;

    typedef struct {
        axi_qspi_regs__RXFIFO__data__in_t data;
    } axi_qspi_regs__RXFIFO__in_t;

    typedef struct {
        axi_qspi_regs__STATUS__in_t STATUS;
        axi_qspi_regs__RXFIFO__in_t RXFIFO;
    } axi_qspi_regs__in_t;

    typedef struct {
        logic value;
    } axi_qspi_regs__STATUS__sw_rst__out_t;

    typedef struct {
        logic value;
    } axi_qspi_regs__STATUS__trig_rx__out_t;

    typedef struct {
        logic value;
    } axi_qspi_regs__STATUS__trig_tx__out_t;

    typedef struct {
        axi_qspi_regs__STATUS__sw_rst__out_t sw_rst;
        axi_qspi_regs__STATUS__trig_rx__out_t trig_rx;
        axi_qspi_regs__STATUS__trig_tx__out_t trig_tx;
    } axi_qspi_regs__STATUS__out_t;

    typedef struct {
        logic [7:0] value;
    } axi_qspi_regs__CLKDIV__div__out_t;

    typedef struct {
        logic value;
    } axi_qspi_regs__CLKDIV__bypass__out_t;

    typedef struct {
        logic value;
    } axi_qspi_regs__CLKDIV__cpol__out_t;

    typedef struct {
        axi_qspi_regs__CLKDIV__div__out_t div;
        axi_qspi_regs__CLKDIV__bypass__out_t bypass;
        axi_qspi_regs__CLKDIV__cpol__out_t cpol;
    } axi_qspi_regs__CLKDIV__out_t;

    typedef struct {
        logic [31:0] value;
    } axi_qspi_regs__SPICMD__cmd__out_t;

    typedef struct {
        axi_qspi_regs__SPICMD__cmd__out_t cmd;
    } axi_qspi_regs__SPICMD__out_t;

    typedef struct {
        logic [31:0] value;
    } axi_qspi_regs__SPIADR__addr__out_t;

    typedef struct {
        axi_qspi_regs__SPIADR__addr__out_t addr;
    } axi_qspi_regs__SPIADR__out_t;

    typedef struct {
        logic [31:0] value;
    } axi_qspi_regs__SPILEN__len__out_t;

    typedef struct {
        axi_qspi_regs__SPILEN__len__out_t len;
    } axi_qspi_regs__SPILEN__out_t;

    typedef struct {
        logic [31:0] value;
    } axi_qspi_regs__SPIDUM__dum__out_t;

    typedef struct {
        axi_qspi_regs__SPIDUM__dum__out_t dum;
    } axi_qspi_regs__SPIDUM__out_t;

    typedef struct {
        logic [31:0] value;
        logic swacc;
    } axi_qspi_regs__TXFIFO__data__out_t;

    typedef struct {
        axi_qspi_regs__TXFIFO__data__out_t data;
    } axi_qspi_regs__TXFIFO__out_t;

    typedef struct {
        logic swacc;
    } axi_qspi_regs__RXFIFO__data__out_t;

    typedef struct {
        axi_qspi_regs__RXFIFO__data__out_t data;
    } axi_qspi_regs__RXFIFO__out_t;

    typedef struct {
        logic [31:0] value;
    } axi_qspi_regs__CS_DEF__cs__out_t;

    typedef struct {
        axi_qspi_regs__CS_DEF__cs__out_t cs;
    } axi_qspi_regs__CS_DEF__out_t;

    typedef struct {
        logic [31:0] value;
    } axi_qspi_regs__CS_A_0__val__out_t;

    typedef struct {
        axi_qspi_regs__CS_A_0__val__out_t val;
    } axi_qspi_regs__CS_A_0__out_t;

    typedef struct {
        logic [31:0] value;
    } axi_qspi_regs__CS_M_0__val__out_t;

    typedef struct {
        axi_qspi_regs__CS_M_0__val__out_t val;
    } axi_qspi_regs__CS_M_0__out_t;

    typedef struct {
        logic [31:0] value;
    } axi_qspi_regs__CS_A_1__val__out_t;

    typedef struct {
        axi_qspi_regs__CS_A_1__val__out_t val;
    } axi_qspi_regs__CS_A_1__out_t;

    typedef struct {
        logic [31:0] value;
    } axi_qspi_regs__CS_M_1__val__out_t;

    typedef struct {
        axi_qspi_regs__CS_M_1__val__out_t val;
    } axi_qspi_regs__CS_M_1__out_t;

    typedef struct {
        logic [31:0] value;
    } axi_qspi_regs__CS_A_2__val__out_t;

    typedef struct {
        axi_qspi_regs__CS_A_2__val__out_t val;
    } axi_qspi_regs__CS_A_2__out_t;

    typedef struct {
        logic [31:0] value;
    } axi_qspi_regs__CS_M_2__val__out_t;

    typedef struct {
        axi_qspi_regs__CS_M_2__val__out_t val;
    } axi_qspi_regs__CS_M_2__out_t;

    typedef struct {
        logic [31:0] value;
    } axi_qspi_regs__CS_A_3__val__out_t;

    typedef struct {
        axi_qspi_regs__CS_A_3__val__out_t val;
    } axi_qspi_regs__CS_A_3__out_t;

    typedef struct {
        logic [31:0] value;
    } axi_qspi_regs__CS_M_3__val__out_t;

    typedef struct {
        axi_qspi_regs__CS_M_3__val__out_t val;
    } axi_qspi_regs__CS_M_3__out_t;

    typedef struct {
        axi_qspi_regs__STATUS__out_t STATUS;
        axi_qspi_regs__CLKDIV__out_t CLKDIV;
        axi_qspi_regs__SPICMD__out_t SPICMD;
        axi_qspi_regs__SPIADR__out_t SPIADR;
        axi_qspi_regs__SPILEN__out_t SPILEN;
        axi_qspi_regs__SPIDUM__out_t SPIDUM;
        axi_qspi_regs__TXFIFO__out_t TXFIFO;
        axi_qspi_regs__RXFIFO__out_t RXFIFO;
        axi_qspi_regs__CS_DEF__out_t CS_DEF;
        axi_qspi_regs__CS_A_0__out_t CS_A_0;
        axi_qspi_regs__CS_M_0__out_t CS_M_0;
        axi_qspi_regs__CS_A_1__out_t CS_A_1;
        axi_qspi_regs__CS_M_1__out_t CS_M_1;
        axi_qspi_regs__CS_A_2__out_t CS_A_2;
        axi_qspi_regs__CS_M_2__out_t CS_M_2;
        axi_qspi_regs__CS_A_3__out_t CS_A_3;
        axi_qspi_regs__CS_M_3__out_t CS_M_3;
    } axi_qspi_regs__out_t;
endpackage
