INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/carrysave_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sohail/sohails/verilog-examples/carrysave_adder/carrysave_adder.srcs/sim_1/new/tb_carrysave_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_csa
