Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Suicheng Zhan\Desktop\385\ece385\lab9\lab9_soc.qsys" --block-symbol-file --output-directory="C:\Users\Suicheng Zhan\Desktop\385\ece385\lab9\lab9_soc" --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading lab9/lab9_soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 15.0]
Progress: Parameterizing module sdram_pll
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding to_hw_port [altera_avalon_pio 15.0]
Progress: Parameterizing module to_hw_port
Progress: Adding to_hw_sig [altera_avalon_pio 15.0]
Progress: Parameterizing module to_hw_sig
Progress: Adding to_sw_port [altera_avalon_pio 15.0]
Progress: Parameterizing module to_sw_port
Progress: Adding to_sw_sig [altera_avalon_pio 15.0]
Progress: Parameterizing module to_sw_sig
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab9_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lab9_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: lab9_soc.to_sw_port: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab9_soc.to_sw_sig: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: lab9_soc.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: lab9_soc.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: lab9_soc.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Suicheng Zhan\Desktop\385\ece385\lab9\lab9_soc.qsys" --synthesis=VERILOG --output-directory="C:\Users\Suicheng Zhan\Desktop\385\ece385\lab9\lab9_soc\synthesis" --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading lab9/lab9_soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 15.0]
Progress: Parameterizing module sdram_pll
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding to_hw_port [altera_avalon_pio 15.0]
Progress: Parameterizing module to_hw_port
Progress: Adding to_hw_sig [altera_avalon_pio 15.0]
Progress: Parameterizing module to_hw_sig
Progress: Adding to_sw_port [altera_avalon_pio 15.0]
Progress: Parameterizing module to_sw_port
Progress: Adding to_sw_sig [altera_avalon_pio 15.0]
Progress: Parameterizing module to_sw_sig
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab9_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: lab9_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: lab9_soc.to_sw_port: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab9_soc.to_sw_sig: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: lab9_soc.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: lab9_soc.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: lab9_soc.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: lab9_soc: Generating lab9_soc "lab9_soc" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4
Info: jtag_uart_0: Starting RTL generation for module 'lab9_soc_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab9_soc_jtag_uart_0 --dir=C:/Users/SUICHE~1/AppData/Local/Temp/alt7256_2499133178313988871.dir/0034_jtag_uart_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/SUICHE~1/AppData/Local/Temp/alt7256_2499133178313988871.dir/0034_jtag_uart_0_gen//lab9_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'lab9_soc_jtag_uart_0'
Info: jtag_uart_0: "lab9_soc" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "lab9_soc" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'lab9_soc_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab9_soc_onchip_memory2_0 --dir=C:/Users/SUICHE~1/AppData/Local/Temp/alt7256_2499133178313988871.dir/0035_onchip_memory2_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/SUICHE~1/AppData/Local/Temp/alt7256_2499133178313988871.dir/0035_onchip_memory2_0_gen//lab9_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'lab9_soc_onchip_memory2_0'
Info: onchip_memory2_0: "lab9_soc" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sdram: Starting RTL generation for module 'lab9_soc_sdram'
Info: sdram:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab9_soc_sdram --dir=C:/Users/SUICHE~1/AppData/Local/Temp/alt7256_2499133178313988871.dir/0036_sdram_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/SUICHE~1/AppData/Local/Temp/alt7256_2499133178313988871.dir/0036_sdram_gen//lab9_soc_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'lab9_soc_sdram'
Info: sdram: "lab9_soc" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sdram_pll: "lab9_soc" instantiated altpll "sdram_pll"
Info: sysid_qsys_0: "lab9_soc" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: to_hw_port: Starting RTL generation for module 'lab9_soc_to_hw_port'
Info: to_hw_port:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab9_soc_to_hw_port --dir=C:/Users/SUICHE~1/AppData/Local/Temp/alt7256_2499133178313988871.dir/0040_to_hw_port_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/SUICHE~1/AppData/Local/Temp/alt7256_2499133178313988871.dir/0040_to_hw_port_gen//lab9_soc_to_hw_port_component_configuration.pl  --do_build_sim=0  ]
Info: to_hw_port: Done RTL generation for module 'lab9_soc_to_hw_port'
Info: to_hw_port: "lab9_soc" instantiated altera_avalon_pio "to_hw_port"
Info: to_hw_sig: Starting RTL generation for module 'lab9_soc_to_hw_sig'
Info: to_hw_sig:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab9_soc_to_hw_sig --dir=C:/Users/SUICHE~1/AppData/Local/Temp/alt7256_2499133178313988871.dir/0041_to_hw_sig_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/SUICHE~1/AppData/Local/Temp/alt7256_2499133178313988871.dir/0041_to_hw_sig_gen//lab9_soc_to_hw_sig_component_configuration.pl  --do_build_sim=0  ]
Info: to_hw_sig: Done RTL generation for module 'lab9_soc_to_hw_sig'
Info: to_hw_sig: "lab9_soc" instantiated altera_avalon_pio "to_hw_sig"
Info: to_sw_port: Starting RTL generation for module 'lab9_soc_to_sw_port'
Info: to_sw_port:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab9_soc_to_sw_port --dir=C:/Users/SUICHE~1/AppData/Local/Temp/alt7256_2499133178313988871.dir/0042_to_sw_port_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/SUICHE~1/AppData/Local/Temp/alt7256_2499133178313988871.dir/0042_to_sw_port_gen//lab9_soc_to_sw_port_component_configuration.pl  --do_build_sim=0  ]
Info: to_sw_port: Done RTL generation for module 'lab9_soc_to_sw_port'
Info: to_sw_port: "lab9_soc" instantiated altera_avalon_pio "to_sw_port"
Info: to_sw_sig: Starting RTL generation for module 'lab9_soc_to_sw_sig'
Info: to_sw_sig:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab9_soc_to_sw_sig --dir=C:/Users/SUICHE~1/AppData/Local/Temp/alt7256_2499133178313988871.dir/0043_to_sw_sig_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/SUICHE~1/AppData/Local/Temp/alt7256_2499133178313988871.dir/0043_to_sw_sig_gen//lab9_soc_to_sw_sig_component_configuration.pl  --do_build_sim=0  ]
Info: to_sw_sig: Done RTL generation for module 'lab9_soc_to_sw_sig'
Info: to_sw_sig: "lab9_soc" instantiated altera_avalon_pio "to_sw_sig"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "lab9_soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "lab9_soc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "lab9_soc" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'lab9_soc_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab9_soc_nios2_gen2_0_cpu --dir=C:/Users/SUICHE~1/AppData/Local/Temp/alt7256_2499133178313988871.dir/0046_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/SUICHE~1/AppData/Local/Temp/alt7256_2499133178313988871.dir/0046_cpu_gen//lab9_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.03.31 13:34:57 (*) Starting Nios II generation
Info: cpu: # 2017.03.31 13:34:57 (*)   Checking for plaintext license.
Info: cpu: # 2017.03.31 13:34:59 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2017.03.31 13:34:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.03.31 13:34:59 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.03.31 13:34:59 (*)   Plaintext license not found.
Info: cpu: # 2017.03.31 13:34:59 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.03.31 13:34:59 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.03.31 13:34:59 (*)   Creating all objects for CPU
Info: cpu: # 2017.03.31 13:35:00 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.03.31 13:35:00 (*)   Creating plain-text RTL
Info: cpu: # 2017.03.31 13:35:02 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'lab9_soc_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Suicheng Zhan/Desktop/385/ece385/lab9/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Suicheng Zhan/Desktop/385/ece385/lab9/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Suicheng Zhan/Desktop/385/ece385/lab9/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: lab9_soc: Done "lab9_soc" with 35 modules, 50 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
