{"Source Block": ["hdl/library/common/ad_axis_inf_rx.v@103:113@HdlIdDef", "  reg             inf_last = 'd0;\n  reg     [DW:0]  inf_data = 'd0;\n\n  // internal signals\n\n  wire            inf_ready_s;\n\n  // write interface\n\n  always @(posedge clk) begin\n    if (rst == 1'b1) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[108, "  reg             inf_last_s;\n"], [108, "  reg     [DW:0]  inf_data_s;\n"]]}}