Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Nov 20 21:46:48 2016
| Host         : eecs-digital-02 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Oscilloscope_v1_timing_summary_routed.rpt -rpx Oscilloscope_v1_timing_summary_routed.rpx
| Design       : Oscilloscope_v1
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 843 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.953        0.000                      0                 1784        0.056        0.000                      0                 1784     -990.741     -990.741                       1                   850  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.953        0.000                      0                 1784        0.129        0.000                      0                 1784     -990.741     -990.741                       1                   846  
  clkfbout_clk_wiz_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.954        0.000                      0                 1784        0.129        0.000                      0                 1784     -990.741     -990.741                       1                   846  
  clkfbout_clk_wiz_0_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.953        0.000                      0                 1784        0.056        0.000                      0                 1784  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.953        0.000                      0                 1784        0.056        0.000                      0                 1784  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack     -990.741ns,  Total Violation     -990.741ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.223ns  (logic 3.327ns (46.061%)  route 3.896ns (53.939%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=70, routed)          0.927     0.909    myCurve/verticalShiftLeftFactor[1]
    SLICE_X11Y103        LUT6 (Prop_lut6_I2_O)        0.199     1.108 r  myCurve/pixelOn_i_111/O
                         net (fo=4, routed)           0.945     2.053    myCurve/pixelOn_i_111_n_0
    SLICE_X14Y103        LUT3 (Prop_lut3_I1_O)        0.100     2.153 r  myCurve/pixelOn_i_78/O
                         net (fo=1, routed)           0.297     2.450    myCurve/pixelOn_i_78_n_0
    SLICE_X14Y102        LUT6 (Prop_lut6_I4_O)        0.234     2.684 r  myCurve/pixelOn_i_47/O
                         net (fo=4, routed)           0.370     3.054    myCurve/pixelOn_i_47_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     3.498 r  myCurve/pixelOn_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.498    myCurve/pixelOn_reg_i_82_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.721 f  myCurve/pixelOn_reg_i_62/O[1]
                         net (fo=3, routed)           0.426     4.147    myCurve/dataScreenLocation[6]
    SLICE_X11Y101        LUT1 (Prop_lut1_I0_O)        0.216     4.363 r  myCurve/pixelOn_i_65/O
                         net (fo=1, routed)           0.000     4.363    myCurve/pixelOn_i_65_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.775 r  myCurve/pixelOn_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.775    myCurve/pixelOn_reg_i_41_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.005 r  myCurve/pixelOn_reg_i_21/O[1]
                         net (fo=2, routed)           0.389     5.393    myCurve/pixelOn_reg_i_21_n_6
    SLICE_X10Y101        LUT3 (Prop_lut3_I1_O)        0.225     5.618 r  myCurve/pixelOn_i_39/O
                         net (fo=1, routed)           0.000     5.618    myCurve/pixelOn_i_39_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.020 r  myCurve/pixelOn_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.020    myCurve/pixelOn_reg_i_16_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.112 r  myCurve/pixelOn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.112    myCurve/pixelOn_reg_i_4_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.204 r  myCurve/pixelOn_reg_i_2/CO[3]
                         net (fo=1, routed)           0.543     6.747    myCurve/pixelOn11_in
    SLICE_X9Y103         LUT2 (Prop_lut2_I0_O)        0.097     6.844 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     6.844    myCurve/pixelOn0
    SLICE_X9Y103         FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    myCurve/clock
    SLICE_X9Y103         FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.837    
                         clock uncertainty           -0.073     8.764    
    SLICE_X9Y103         FDRE (Setup_fdre_C_D)        0.033     8.797    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.073     8.761    
    SLICE_X8Y111         FDSE (Setup_fdse_C_S)       -0.373     8.388    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[1]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.073     8.761    
    SLICE_X8Y111         FDRE (Setup_fdre_C_R)       -0.373     8.388    mytls/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.073     8.761    
    SLICE_X8Y111         FDRE (Setup_fdre_C_R)       -0.373     8.388    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.073     8.761    
    SLICE_X8Y111         FDRE (Setup_fdre_C_R)       -0.373     8.388    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.073     8.761    
    SLICE_X8Y111         FDRE (Setup_fdre_C_R)       -0.373     8.388    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.073     8.761    
    SLICE_X8Y111         FDSE (Setup_fdse_C_S)       -0.373     8.388    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/smoothedSample_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 3.057ns (50.227%)  route 3.029ns (49.773%))
  Logic Levels:           11  (CARRY4=6 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 8.481 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.226    -0.391    myed/clock
    SLICE_X9Y120         FDRE                                         r  myed/intermediates_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.313    -0.078 r  myed/intermediates_reg[5][2]/Q
                         net (fo=2, routed)           0.803     0.725    myed/intermediates_reg_n_0_[5][2]
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.216     0.941 r  myed/smoothedSample[4]_i_12/O
                         net (fo=2, routed)           0.476     1.417    myed/smoothedSample[4]_i_12_n_0
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.239     1.656 r  myed/smoothedSample[4]_i_15/O
                         net (fo=1, routed)           0.000     1.656    myed/smoothedSample[4]_i_15_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.940 r  myed/smoothedSample_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.940    myed/smoothedSample_reg[4]_i_11_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.120 r  myed/smoothedSample_reg[6]_i_23/O[2]
                         net (fo=2, routed)           0.398     2.519    myed/smoothedSample_reg[6]_i_23_n_5
    SLICE_X11Y122        LUT3 (Prop_lut3_I2_O)        0.235     2.754 r  myed/smoothedSample[4]_i_3/O
                         net (fo=2, routed)           0.507     3.261    myed/smoothedSample[4]_i_3_n_0
    SLICE_X11Y122        LUT4 (Prop_lut4_I3_O)        0.240     3.501 r  myed/smoothedSample[4]_i_7/O
                         net (fo=1, routed)           0.000     3.501    myed/smoothedSample[4]_i_7_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.800 r  myed/smoothedSample_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.800    myed/smoothedSample_reg[4]_i_2_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.959 r  myed/smoothedSample_reg[6]_i_4/O[0]
                         net (fo=2, routed)           0.450     4.408    myed/smoothedSample_reg[6]_i_4_n_7
    SLICE_X12Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.508     4.916 r  myed/smoothedSample_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.916    myed/smoothedSample_reg[5]_i_2_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.073 r  myed/smoothedSample_reg[6]_i_3/O[0]
                         net (fo=1, routed)           0.395     5.468    myed/smoothedSample_reg[6]_i_3_n_7
    SLICE_X13Y120        LUT3 (Prop_lut3_I1_O)        0.227     5.695 r  myed/smoothedSample[6]_i_1/O
                         net (fo=1, routed)           0.000     5.695    myed/smoothedSample[6]_i_1_n_0
    SLICE_X13Y120        FDRE                                         r  myed/smoothedSample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.126     8.481    myed/clock
    SLICE_X13Y120        FDRE                                         r  myed/smoothedSample_reg[6]/C
                         clock pessimism              0.346     8.827    
                         clock uncertainty           -0.073     8.754    
    SLICE_X13Y120        FDRE (Setup_fdre_C_D)        0.064     8.818    myed/smoothedSample_reg[6]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/smoothedSample_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 2.764ns (45.694%)  route 3.285ns (54.306%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 8.481 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.226    -0.391    myed/clock
    SLICE_X9Y120         FDRE                                         r  myed/intermediates_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.313    -0.078 r  myed/intermediates_reg[5][2]/Q
                         net (fo=2, routed)           0.803     0.725    myed/intermediates_reg_n_0_[5][2]
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.216     0.941 r  myed/smoothedSample[4]_i_12/O
                         net (fo=2, routed)           0.476     1.417    myed/smoothedSample[4]_i_12_n_0
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.239     1.656 r  myed/smoothedSample[4]_i_15/O
                         net (fo=1, routed)           0.000     1.656    myed/smoothedSample[4]_i_15_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.191     1.847 r  myed/smoothedSample_reg[4]_i_11/O[3]
                         net (fo=2, routed)           0.586     2.434    myed/smoothedSample_reg[4]_i_11_n_4
    SLICE_X11Y121        LUT3 (Prop_lut3_I2_O)        0.220     2.654 r  myed/smoothedSample[4]_i_6/O
                         net (fo=2, routed)           0.449     3.103    myed/smoothedSample[4]_i_6_n_0
    SLICE_X11Y122        LUT4 (Prop_lut4_I3_O)        0.245     3.348 r  myed/smoothedSample[4]_i_10/O
                         net (fo=1, routed)           0.000     3.348    myed/smoothedSample[4]_i_10_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.755 r  myed/smoothedSample_reg[4]_i_2/O[2]
                         net (fo=2, routed)           0.523     4.279    myed/smoothedSample_reg[4]_i_2_n_5
    SLICE_X12Y120        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.711     4.990 r  myed/smoothedSample_reg[5]_i_2/O[3]
                         net (fo=1, routed)           0.446     5.436    myed/smoothedSample_reg[5]_i_2_n_4
    SLICE_X13Y120        LUT3 (Prop_lut3_I0_O)        0.222     5.658 r  myed/smoothedSample[5]_i_1/O
                         net (fo=1, routed)           0.000     5.658    myed/smoothedSample[5]_i_1_n_0
    SLICE_X13Y120        FDRE                                         r  myed/smoothedSample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.126     8.481    myed/clock
    SLICE_X13Y120        FDRE                                         r  myed/smoothedSample_reg[5]/C
                         clock pessimism              0.346     8.827    
                         clock uncertainty           -0.073     8.754    
    SLICE_X13Y120        FDRE (Setup_fdre_C_D)        0.032     8.786    myed/smoothedSample_reg[5]
  -------------------------------------------------------------------
                         required time                          8.786    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                  3.128    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 Buffer2/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve2/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 2.905ns (48.967%)  route 3.028ns (51.033%))
  Logic Levels:           11  (CARRY4=7 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 8.551 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.261    -0.356    Buffer2/clock
    SLICE_X8Y93          FDRE                                         r  Buffer2/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.393     0.037 f  Buffer2/dataOut_reg[0]/Q
                         net (fo=7, routed)           0.914     0.950    myCurve2/dataIn[0]
    SLICE_X6Y97          LUT1 (Prop_lut1_I0_O)        0.097     1.047 r  myCurve2/pixelOn_i_82/O
                         net (fo=1, routed)           0.321     1.369    myCurve2/pixelOn_i_82_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     1.801 r  myCurve2/pixelOn_reg_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.801    myCurve2/pixelOn_reg_i_73_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.031 f  myCurve2/pixelOn_reg_i_60/O[1]
                         net (fo=3, routed)           0.688     2.718    myCurve2/dataScreenLocation[6]
    SLICE_X6Y101         LUT1 (Prop_lut1_I0_O)        0.225     2.943 r  myCurve2/pixelOn_i_63/O
                         net (fo=1, routed)           0.000     2.943    myCurve2/pixelOn_i_63_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.345 r  myCurve2/pixelOn_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.345    myCurve2/pixelOn_reg_i_41_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.568 r  myCurve2/pixelOn_reg_i_21/O[1]
                         net (fo=2, routed)           0.585     4.153    myCurve2/pixelOn_reg_i_21_n_6
    SLICE_X5Y102         LUT3 (Prop_lut3_I1_O)        0.216     4.369 r  myCurve2/pixelOn_i_39/O
                         net (fo=1, routed)           0.000     4.369    myCurve2/pixelOn_i_39_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.781 r  myCurve2/pixelOn_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.781    myCurve2/pixelOn_reg_i_16_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.870 r  myCurve2/pixelOn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.870    myCurve2/pixelOn_reg_i_4_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.959 r  myCurve2/pixelOn_reg_i_2/CO[3]
                         net (fo=1, routed)           0.520     5.479    myCurve2/pixelOn11_in
    SLICE_X5Y105         LUT2 (Prop_lut2_I0_O)        0.097     5.576 r  myCurve2/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     5.576    myCurve2/pixelOn0
    SLICE_X5Y105         FDRE                                         r  myCurve2/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.196     8.551    myCurve2/clock
    SLICE_X5Y105         FDRE                                         r  myCurve2/pixelOn_reg/C
                         clock pessimism              0.287     8.839    
                         clock uncertainty           -0.073     8.766    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)        0.030     8.796    myCurve2/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                  3.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.164ns (26.771%)  route 0.449ns (73.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer/clock
    SLICE_X8Y97          FDRE                                         r  Buffer/ram1_addrb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Buffer/ram1_addrb_reg[10]/Q
                         net (fo=2, routed)           0.449     0.024    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y20         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.876    -0.796    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y20         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.509    -0.287    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.104    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.380%)  route 0.206ns (55.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer/clock
    SLICE_X8Y98          FDRE                                         r  Buffer/ram0_addrb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Buffer/ram0_addrb_reg[3]/Q
                         net (fo=2, routed)           0.206    -0.219    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.882    -0.791    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.537    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.354    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.243%)  route 0.207ns (55.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer/clock
    SLICE_X8Y98          FDRE                                         r  Buffer/ram0_addrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Buffer/ram0_addrb_reg[1]/Q
                         net (fo=2, routed)           0.207    -0.218    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.882    -0.791    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.537    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.354    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.648%)  route 0.212ns (56.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.575    -0.589    Buffer/clock
    SLICE_X8Y95          FDRE                                         r  Buffer/ram1_addrb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  Buffer/ram1_addrb_reg[3]/Q
                         net (fo=2, routed)           0.212    -0.214    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.882    -0.791    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.537    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.354    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.581%)  route 0.212ns (56.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer/clock
    SLICE_X8Y98          FDRE                                         r  Buffer/ram0_addrb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Buffer/ram0_addrb_reg[2]/Q
                         net (fo=2, routed)           0.212    -0.212    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.882    -0.791    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.537    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.354    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Buffer2/ram0_addrb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.406%)  route 0.236ns (62.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.601    -0.563    Buffer2/clock
    SLICE_X7Y89          FDRE                                         r  Buffer2/ram0_addrb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  Buffer2/ram0_addrb_reg[11]/Q
                         net (fo=2, routed)           0.236    -0.186    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[11]
    RAMB36_X0Y17         RAMB36E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.877    -0.796    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.521    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.338    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.029%)  route 0.246ns (59.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.575    -0.589    Buffer/clock
    SLICE_X10Y95         FDRE                                         r  Buffer/ram1_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  Buffer/ram1_addra_reg[0]/Q
                         net (fo=2, routed)           0.246    -0.180    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.883    -0.790    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.515    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.332    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/pointer0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.394ns (75.380%)  route 0.129ns (24.620%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.604    -0.560    Buffer/clock
    SLICE_X5Y98          FDRE                                         r  Buffer/pointer0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  Buffer/pointer0_reg[2]/Q
                         net (fo=3, routed)           0.128    -0.291    Buffer/pointer0_reg[2]
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.131 r  Buffer/pointer0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.131    Buffer/pointer0_reg[0]_i_2_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.092 r  Buffer/pointer0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.092    Buffer/pointer0_reg[4]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.038 r  Buffer/pointer0_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.038    Buffer/pointer0_reg[8]_i_1_n_7
    SLICE_X5Y100         FDRE                                         r  Buffer/pointer0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.868    -0.804    Buffer/clock
    SLICE_X5Y100         FDRE                                         r  Buffer/pointer0_reg[8]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105    -0.190    Buffer/pointer0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/previousSamples_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.993%)  route 0.049ns (23.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.556    -0.608    myed/clock
    SLICE_X12Y125        FDRE                                         r  myed/previousSamples_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  myed/previousSamples_reg[0][8]/Q
                         net (fo=1, routed)           0.049    -0.395    myed/previousSamples_reg_n_0_[0][8]
    SLICE_X13Y125        FDRE                                         r  myed/previousSamples_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.824    -0.849    myed/clock
    SLICE_X13Y125        FDRE                                         r  myed/previousSamples_reg[1][8]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X13Y125        FDRE (Hold_fdre_C_D)         0.047    -0.548    myed/previousSamples_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.941%)  route 0.241ns (63.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.604    -0.560    Buffer/clock
    SLICE_X7Y97          FDRE                                         r  Buffer/ram0_addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  Buffer/ram0_addra_reg[2]/Q
                         net (fo=2, routed)           0.241    -0.179    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.883    -0.790    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.515    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.332    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/CONVST         n/a            1000.000      9.259       -990.741   XADC_X0Y0        XLXI_7/inst/CONVST
Min Period        n/a     XADC/DCLK           n/a            4.000         9.259       5.259      XADC_X0Y0        XLXI_7/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         9.259       7.118      RAMB36_X0Y23     myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         9.259       7.118      RAMB36_X0Y22     myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y38     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y38     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y39     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y39     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y36     Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y36     Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X8Y116     myText/displayY3_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X8Y116     myText/displayY3_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X8Y116     myText/displayY3_reg[8]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X8Y116     myText/displayY3_reg[8]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X8Y116     myText/displayY3_reg[9]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X8Y116     myText/displayY3_reg[9]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y119    myed/previousSmoothedSamples_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y119    myed/previousSmoothedSamples_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y119    myed/previousSmoothedSamples_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y119    myed/previousSmoothedSamples_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y114     myText/displayX3_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myText/previousPixel4_reg[11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myText/previousPixel4_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myText/previousPixel4_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myText/previousPixel4_reg[5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myText/previousPixel4_reg[7]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myText/previousPixel4_reg[9]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y115     myText/displayX3_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y114     myText/displayX3_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y114     myText/displayX3_reg[2]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   ClockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack     -990.741ns,  Total Violation     -990.741ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.954ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.223ns  (logic 3.327ns (46.061%)  route 3.896ns (53.939%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=70, routed)          0.927     0.909    myCurve/verticalShiftLeftFactor[1]
    SLICE_X11Y103        LUT6 (Prop_lut6_I2_O)        0.199     1.108 r  myCurve/pixelOn_i_111/O
                         net (fo=4, routed)           0.945     2.053    myCurve/pixelOn_i_111_n_0
    SLICE_X14Y103        LUT3 (Prop_lut3_I1_O)        0.100     2.153 r  myCurve/pixelOn_i_78/O
                         net (fo=1, routed)           0.297     2.450    myCurve/pixelOn_i_78_n_0
    SLICE_X14Y102        LUT6 (Prop_lut6_I4_O)        0.234     2.684 r  myCurve/pixelOn_i_47/O
                         net (fo=4, routed)           0.370     3.054    myCurve/pixelOn_i_47_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     3.498 r  myCurve/pixelOn_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.498    myCurve/pixelOn_reg_i_82_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.721 f  myCurve/pixelOn_reg_i_62/O[1]
                         net (fo=3, routed)           0.426     4.147    myCurve/dataScreenLocation[6]
    SLICE_X11Y101        LUT1 (Prop_lut1_I0_O)        0.216     4.363 r  myCurve/pixelOn_i_65/O
                         net (fo=1, routed)           0.000     4.363    myCurve/pixelOn_i_65_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.775 r  myCurve/pixelOn_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.775    myCurve/pixelOn_reg_i_41_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.005 r  myCurve/pixelOn_reg_i_21/O[1]
                         net (fo=2, routed)           0.389     5.393    myCurve/pixelOn_reg_i_21_n_6
    SLICE_X10Y101        LUT3 (Prop_lut3_I1_O)        0.225     5.618 r  myCurve/pixelOn_i_39/O
                         net (fo=1, routed)           0.000     5.618    myCurve/pixelOn_i_39_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.020 r  myCurve/pixelOn_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.020    myCurve/pixelOn_reg_i_16_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.112 r  myCurve/pixelOn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.112    myCurve/pixelOn_reg_i_4_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.204 r  myCurve/pixelOn_reg_i_2/CO[3]
                         net (fo=1, routed)           0.543     6.747    myCurve/pixelOn11_in
    SLICE_X9Y103         LUT2 (Prop_lut2_I0_O)        0.097     6.844 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     6.844    myCurve/pixelOn0
    SLICE_X9Y103         FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    myCurve/clock
    SLICE_X9Y103         FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.837    
                         clock uncertainty           -0.072     8.765    
    SLICE_X9Y103         FDRE (Setup_fdre_C_D)        0.033     8.798    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.072     8.762    
    SLICE_X8Y111         FDSE (Setup_fdse_C_S)       -0.373     8.389    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.389    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[1]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.072     8.762    
    SLICE_X8Y111         FDRE (Setup_fdre_C_R)       -0.373     8.389    mytls/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.389    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.072     8.762    
    SLICE_X8Y111         FDRE (Setup_fdre_C_R)       -0.373     8.389    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.389    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.072     8.762    
    SLICE_X8Y111         FDRE (Setup_fdre_C_R)       -0.373     8.389    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.389    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.072     8.762    
    SLICE_X8Y111         FDRE (Setup_fdre_C_R)       -0.373     8.389    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.389    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.072     8.762    
    SLICE_X8Y111         FDSE (Setup_fdse_C_S)       -0.373     8.389    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.389    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/smoothedSample_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 3.057ns (50.227%)  route 3.029ns (49.773%))
  Logic Levels:           11  (CARRY4=6 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 8.481 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.226    -0.391    myed/clock
    SLICE_X9Y120         FDRE                                         r  myed/intermediates_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.313    -0.078 r  myed/intermediates_reg[5][2]/Q
                         net (fo=2, routed)           0.803     0.725    myed/intermediates_reg_n_0_[5][2]
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.216     0.941 r  myed/smoothedSample[4]_i_12/O
                         net (fo=2, routed)           0.476     1.417    myed/smoothedSample[4]_i_12_n_0
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.239     1.656 r  myed/smoothedSample[4]_i_15/O
                         net (fo=1, routed)           0.000     1.656    myed/smoothedSample[4]_i_15_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.940 r  myed/smoothedSample_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.940    myed/smoothedSample_reg[4]_i_11_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.120 r  myed/smoothedSample_reg[6]_i_23/O[2]
                         net (fo=2, routed)           0.398     2.519    myed/smoothedSample_reg[6]_i_23_n_5
    SLICE_X11Y122        LUT3 (Prop_lut3_I2_O)        0.235     2.754 r  myed/smoothedSample[4]_i_3/O
                         net (fo=2, routed)           0.507     3.261    myed/smoothedSample[4]_i_3_n_0
    SLICE_X11Y122        LUT4 (Prop_lut4_I3_O)        0.240     3.501 r  myed/smoothedSample[4]_i_7/O
                         net (fo=1, routed)           0.000     3.501    myed/smoothedSample[4]_i_7_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.800 r  myed/smoothedSample_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.800    myed/smoothedSample_reg[4]_i_2_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.959 r  myed/smoothedSample_reg[6]_i_4/O[0]
                         net (fo=2, routed)           0.450     4.408    myed/smoothedSample_reg[6]_i_4_n_7
    SLICE_X12Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.508     4.916 r  myed/smoothedSample_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.916    myed/smoothedSample_reg[5]_i_2_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.073 r  myed/smoothedSample_reg[6]_i_3/O[0]
                         net (fo=1, routed)           0.395     5.468    myed/smoothedSample_reg[6]_i_3_n_7
    SLICE_X13Y120        LUT3 (Prop_lut3_I1_O)        0.227     5.695 r  myed/smoothedSample[6]_i_1/O
                         net (fo=1, routed)           0.000     5.695    myed/smoothedSample[6]_i_1_n_0
    SLICE_X13Y120        FDRE                                         r  myed/smoothedSample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.126     8.481    myed/clock
    SLICE_X13Y120        FDRE                                         r  myed/smoothedSample_reg[6]/C
                         clock pessimism              0.346     8.827    
                         clock uncertainty           -0.072     8.755    
    SLICE_X13Y120        FDRE (Setup_fdre_C_D)        0.064     8.819    myed/smoothedSample_reg[6]
  -------------------------------------------------------------------
                         required time                          8.819    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/smoothedSample_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 2.764ns (45.694%)  route 3.285ns (54.306%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 8.481 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.226    -0.391    myed/clock
    SLICE_X9Y120         FDRE                                         r  myed/intermediates_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.313    -0.078 r  myed/intermediates_reg[5][2]/Q
                         net (fo=2, routed)           0.803     0.725    myed/intermediates_reg_n_0_[5][2]
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.216     0.941 r  myed/smoothedSample[4]_i_12/O
                         net (fo=2, routed)           0.476     1.417    myed/smoothedSample[4]_i_12_n_0
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.239     1.656 r  myed/smoothedSample[4]_i_15/O
                         net (fo=1, routed)           0.000     1.656    myed/smoothedSample[4]_i_15_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.191     1.847 r  myed/smoothedSample_reg[4]_i_11/O[3]
                         net (fo=2, routed)           0.586     2.434    myed/smoothedSample_reg[4]_i_11_n_4
    SLICE_X11Y121        LUT3 (Prop_lut3_I2_O)        0.220     2.654 r  myed/smoothedSample[4]_i_6/O
                         net (fo=2, routed)           0.449     3.103    myed/smoothedSample[4]_i_6_n_0
    SLICE_X11Y122        LUT4 (Prop_lut4_I3_O)        0.245     3.348 r  myed/smoothedSample[4]_i_10/O
                         net (fo=1, routed)           0.000     3.348    myed/smoothedSample[4]_i_10_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.755 r  myed/smoothedSample_reg[4]_i_2/O[2]
                         net (fo=2, routed)           0.523     4.279    myed/smoothedSample_reg[4]_i_2_n_5
    SLICE_X12Y120        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.711     4.990 r  myed/smoothedSample_reg[5]_i_2/O[3]
                         net (fo=1, routed)           0.446     5.436    myed/smoothedSample_reg[5]_i_2_n_4
    SLICE_X13Y120        LUT3 (Prop_lut3_I0_O)        0.222     5.658 r  myed/smoothedSample[5]_i_1/O
                         net (fo=1, routed)           0.000     5.658    myed/smoothedSample[5]_i_1_n_0
    SLICE_X13Y120        FDRE                                         r  myed/smoothedSample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.126     8.481    myed/clock
    SLICE_X13Y120        FDRE                                         r  myed/smoothedSample_reg[5]/C
                         clock pessimism              0.346     8.827    
                         clock uncertainty           -0.072     8.755    
    SLICE_X13Y120        FDRE (Setup_fdre_C_D)        0.032     8.787    myed/smoothedSample_reg[5]
  -------------------------------------------------------------------
                         required time                          8.787    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 Buffer2/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve2/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 2.905ns (48.967%)  route 3.028ns (51.033%))
  Logic Levels:           11  (CARRY4=7 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 8.551 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.261    -0.356    Buffer2/clock
    SLICE_X8Y93          FDRE                                         r  Buffer2/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.393     0.037 f  Buffer2/dataOut_reg[0]/Q
                         net (fo=7, routed)           0.914     0.950    myCurve2/dataIn[0]
    SLICE_X6Y97          LUT1 (Prop_lut1_I0_O)        0.097     1.047 r  myCurve2/pixelOn_i_82/O
                         net (fo=1, routed)           0.321     1.369    myCurve2/pixelOn_i_82_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     1.801 r  myCurve2/pixelOn_reg_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.801    myCurve2/pixelOn_reg_i_73_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.031 f  myCurve2/pixelOn_reg_i_60/O[1]
                         net (fo=3, routed)           0.688     2.718    myCurve2/dataScreenLocation[6]
    SLICE_X6Y101         LUT1 (Prop_lut1_I0_O)        0.225     2.943 r  myCurve2/pixelOn_i_63/O
                         net (fo=1, routed)           0.000     2.943    myCurve2/pixelOn_i_63_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.345 r  myCurve2/pixelOn_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.345    myCurve2/pixelOn_reg_i_41_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.568 r  myCurve2/pixelOn_reg_i_21/O[1]
                         net (fo=2, routed)           0.585     4.153    myCurve2/pixelOn_reg_i_21_n_6
    SLICE_X5Y102         LUT3 (Prop_lut3_I1_O)        0.216     4.369 r  myCurve2/pixelOn_i_39/O
                         net (fo=1, routed)           0.000     4.369    myCurve2/pixelOn_i_39_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.781 r  myCurve2/pixelOn_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.781    myCurve2/pixelOn_reg_i_16_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.870 r  myCurve2/pixelOn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.870    myCurve2/pixelOn_reg_i_4_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.959 r  myCurve2/pixelOn_reg_i_2/CO[3]
                         net (fo=1, routed)           0.520     5.479    myCurve2/pixelOn11_in
    SLICE_X5Y105         LUT2 (Prop_lut2_I0_O)        0.097     5.576 r  myCurve2/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     5.576    myCurve2/pixelOn0
    SLICE_X5Y105         FDRE                                         r  myCurve2/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.196     8.551    myCurve2/clock
    SLICE_X5Y105         FDRE                                         r  myCurve2/pixelOn_reg/C
                         clock pessimism              0.287     8.839    
                         clock uncertainty           -0.072     8.766    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)        0.030     8.796    myCurve2/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                  3.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.164ns (26.771%)  route 0.449ns (73.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer/clock
    SLICE_X8Y97          FDRE                                         r  Buffer/ram1_addrb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Buffer/ram1_addrb_reg[10]/Q
                         net (fo=2, routed)           0.449     0.024    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y20         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.876    -0.796    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y20         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.509    -0.287    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.104    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.380%)  route 0.206ns (55.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer/clock
    SLICE_X8Y98          FDRE                                         r  Buffer/ram0_addrb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Buffer/ram0_addrb_reg[3]/Q
                         net (fo=2, routed)           0.206    -0.219    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.882    -0.791    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.537    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.354    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.243%)  route 0.207ns (55.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer/clock
    SLICE_X8Y98          FDRE                                         r  Buffer/ram0_addrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Buffer/ram0_addrb_reg[1]/Q
                         net (fo=2, routed)           0.207    -0.218    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.882    -0.791    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.537    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.354    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.648%)  route 0.212ns (56.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.575    -0.589    Buffer/clock
    SLICE_X8Y95          FDRE                                         r  Buffer/ram1_addrb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  Buffer/ram1_addrb_reg[3]/Q
                         net (fo=2, routed)           0.212    -0.214    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.882    -0.791    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.537    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.354    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.581%)  route 0.212ns (56.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer/clock
    SLICE_X8Y98          FDRE                                         r  Buffer/ram0_addrb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Buffer/ram0_addrb_reg[2]/Q
                         net (fo=2, routed)           0.212    -0.212    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.882    -0.791    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.537    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.354    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Buffer2/ram0_addrb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.406%)  route 0.236ns (62.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.601    -0.563    Buffer2/clock
    SLICE_X7Y89          FDRE                                         r  Buffer2/ram0_addrb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  Buffer2/ram0_addrb_reg[11]/Q
                         net (fo=2, routed)           0.236    -0.186    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[11]
    RAMB36_X0Y17         RAMB36E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.877    -0.796    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.521    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.338    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.029%)  route 0.246ns (59.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.575    -0.589    Buffer/clock
    SLICE_X10Y95         FDRE                                         r  Buffer/ram1_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  Buffer/ram1_addra_reg[0]/Q
                         net (fo=2, routed)           0.246    -0.180    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.883    -0.790    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.515    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.332    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/pointer0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.394ns (75.380%)  route 0.129ns (24.620%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.604    -0.560    Buffer/clock
    SLICE_X5Y98          FDRE                                         r  Buffer/pointer0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  Buffer/pointer0_reg[2]/Q
                         net (fo=3, routed)           0.128    -0.291    Buffer/pointer0_reg[2]
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.131 r  Buffer/pointer0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.131    Buffer/pointer0_reg[0]_i_2_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.092 r  Buffer/pointer0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.092    Buffer/pointer0_reg[4]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.038 r  Buffer/pointer0_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.038    Buffer/pointer0_reg[8]_i_1_n_7
    SLICE_X5Y100         FDRE                                         r  Buffer/pointer0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.868    -0.804    Buffer/clock
    SLICE_X5Y100         FDRE                                         r  Buffer/pointer0_reg[8]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105    -0.190    Buffer/pointer0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/previousSamples_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.993%)  route 0.049ns (23.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.556    -0.608    myed/clock
    SLICE_X12Y125        FDRE                                         r  myed/previousSamples_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  myed/previousSamples_reg[0][8]/Q
                         net (fo=1, routed)           0.049    -0.395    myed/previousSamples_reg_n_0_[0][8]
    SLICE_X13Y125        FDRE                                         r  myed/previousSamples_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.824    -0.849    myed/clock
    SLICE_X13Y125        FDRE                                         r  myed/previousSamples_reg[1][8]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X13Y125        FDRE (Hold_fdre_C_D)         0.047    -0.548    myed/previousSamples_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.941%)  route 0.241ns (63.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.604    -0.560    Buffer/clock
    SLICE_X7Y97          FDRE                                         r  Buffer/ram0_addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  Buffer/ram0_addra_reg[2]/Q
                         net (fo=2, routed)           0.241    -0.179    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.883    -0.790    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.515    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.332    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/CONVST         n/a            1000.000      9.259       -990.741   XADC_X0Y0        XLXI_7/inst/CONVST
Min Period        n/a     XADC/DCLK           n/a            4.000         9.259       5.259      XADC_X0Y0        XLXI_7/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         9.259       7.118      RAMB36_X0Y23     myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         9.259       7.118      RAMB36_X0Y22     myText/characterBRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y38     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y38     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y39     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y39     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y36     Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.259       7.297      RAMB18_X0Y36     Buffer2/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X8Y116     myText/displayY3_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X8Y116     myText/displayY3_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X8Y116     myText/displayY3_reg[8]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X8Y116     myText/displayY3_reg[8]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X8Y116     myText/displayY3_reg[9]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X8Y116     myText/displayY3_reg[9]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y119    myed/previousSmoothedSamples_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y119    myed/previousSmoothedSamples_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y119    myed/previousSmoothedSamples_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y119    myed/previousSmoothedSamples_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y114     myText/displayX3_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myText/previousPixel4_reg[11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myText/previousPixel4_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myText/previousPixel4_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myText/previousPixel4_reg[5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myText/previousPixel4_reg[7]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X10Y113    myText/previousPixel4_reg[9]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y115     myText/displayX3_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y114     myText/displayX3_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.630       3.860      SLICE_X2Y114     myText/displayX3_reg[2]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   ClockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.223ns  (logic 3.327ns (46.061%)  route 3.896ns (53.939%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=70, routed)          0.927     0.909    myCurve/verticalShiftLeftFactor[1]
    SLICE_X11Y103        LUT6 (Prop_lut6_I2_O)        0.199     1.108 r  myCurve/pixelOn_i_111/O
                         net (fo=4, routed)           0.945     2.053    myCurve/pixelOn_i_111_n_0
    SLICE_X14Y103        LUT3 (Prop_lut3_I1_O)        0.100     2.153 r  myCurve/pixelOn_i_78/O
                         net (fo=1, routed)           0.297     2.450    myCurve/pixelOn_i_78_n_0
    SLICE_X14Y102        LUT6 (Prop_lut6_I4_O)        0.234     2.684 r  myCurve/pixelOn_i_47/O
                         net (fo=4, routed)           0.370     3.054    myCurve/pixelOn_i_47_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     3.498 r  myCurve/pixelOn_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.498    myCurve/pixelOn_reg_i_82_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.721 f  myCurve/pixelOn_reg_i_62/O[1]
                         net (fo=3, routed)           0.426     4.147    myCurve/dataScreenLocation[6]
    SLICE_X11Y101        LUT1 (Prop_lut1_I0_O)        0.216     4.363 r  myCurve/pixelOn_i_65/O
                         net (fo=1, routed)           0.000     4.363    myCurve/pixelOn_i_65_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.775 r  myCurve/pixelOn_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.775    myCurve/pixelOn_reg_i_41_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.005 r  myCurve/pixelOn_reg_i_21/O[1]
                         net (fo=2, routed)           0.389     5.393    myCurve/pixelOn_reg_i_21_n_6
    SLICE_X10Y101        LUT3 (Prop_lut3_I1_O)        0.225     5.618 r  myCurve/pixelOn_i_39/O
                         net (fo=1, routed)           0.000     5.618    myCurve/pixelOn_i_39_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.020 r  myCurve/pixelOn_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.020    myCurve/pixelOn_reg_i_16_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.112 r  myCurve/pixelOn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.112    myCurve/pixelOn_reg_i_4_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.204 r  myCurve/pixelOn_reg_i_2/CO[3]
                         net (fo=1, routed)           0.543     6.747    myCurve/pixelOn11_in
    SLICE_X9Y103         LUT2 (Prop_lut2_I0_O)        0.097     6.844 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     6.844    myCurve/pixelOn0
    SLICE_X9Y103         FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    myCurve/clock
    SLICE_X9Y103         FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.837    
                         clock uncertainty           -0.073     8.764    
    SLICE_X9Y103         FDRE (Setup_fdre_C_D)        0.033     8.797    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.073     8.761    
    SLICE_X8Y111         FDSE (Setup_fdse_C_S)       -0.373     8.388    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[1]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.073     8.761    
    SLICE_X8Y111         FDRE (Setup_fdre_C_R)       -0.373     8.388    mytls/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.073     8.761    
    SLICE_X8Y111         FDRE (Setup_fdre_C_R)       -0.373     8.388    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.073     8.761    
    SLICE_X8Y111         FDRE (Setup_fdre_C_R)       -0.373     8.388    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.073     8.761    
    SLICE_X8Y111         FDRE (Setup_fdre_C_R)       -0.373     8.388    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.073     8.761    
    SLICE_X8Y111         FDSE (Setup_fdse_C_S)       -0.373     8.388    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/smoothedSample_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 3.057ns (50.227%)  route 3.029ns (49.773%))
  Logic Levels:           11  (CARRY4=6 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 8.481 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.226    -0.391    myed/clock
    SLICE_X9Y120         FDRE                                         r  myed/intermediates_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.313    -0.078 r  myed/intermediates_reg[5][2]/Q
                         net (fo=2, routed)           0.803     0.725    myed/intermediates_reg_n_0_[5][2]
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.216     0.941 r  myed/smoothedSample[4]_i_12/O
                         net (fo=2, routed)           0.476     1.417    myed/smoothedSample[4]_i_12_n_0
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.239     1.656 r  myed/smoothedSample[4]_i_15/O
                         net (fo=1, routed)           0.000     1.656    myed/smoothedSample[4]_i_15_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.940 r  myed/smoothedSample_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.940    myed/smoothedSample_reg[4]_i_11_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.120 r  myed/smoothedSample_reg[6]_i_23/O[2]
                         net (fo=2, routed)           0.398     2.519    myed/smoothedSample_reg[6]_i_23_n_5
    SLICE_X11Y122        LUT3 (Prop_lut3_I2_O)        0.235     2.754 r  myed/smoothedSample[4]_i_3/O
                         net (fo=2, routed)           0.507     3.261    myed/smoothedSample[4]_i_3_n_0
    SLICE_X11Y122        LUT4 (Prop_lut4_I3_O)        0.240     3.501 r  myed/smoothedSample[4]_i_7/O
                         net (fo=1, routed)           0.000     3.501    myed/smoothedSample[4]_i_7_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.800 r  myed/smoothedSample_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.800    myed/smoothedSample_reg[4]_i_2_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.959 r  myed/smoothedSample_reg[6]_i_4/O[0]
                         net (fo=2, routed)           0.450     4.408    myed/smoothedSample_reg[6]_i_4_n_7
    SLICE_X12Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.508     4.916 r  myed/smoothedSample_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.916    myed/smoothedSample_reg[5]_i_2_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.073 r  myed/smoothedSample_reg[6]_i_3/O[0]
                         net (fo=1, routed)           0.395     5.468    myed/smoothedSample_reg[6]_i_3_n_7
    SLICE_X13Y120        LUT3 (Prop_lut3_I1_O)        0.227     5.695 r  myed/smoothedSample[6]_i_1/O
                         net (fo=1, routed)           0.000     5.695    myed/smoothedSample[6]_i_1_n_0
    SLICE_X13Y120        FDRE                                         r  myed/smoothedSample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.126     8.481    myed/clock
    SLICE_X13Y120        FDRE                                         r  myed/smoothedSample_reg[6]/C
                         clock pessimism              0.346     8.827    
                         clock uncertainty           -0.073     8.754    
    SLICE_X13Y120        FDRE (Setup_fdre_C_D)        0.064     8.818    myed/smoothedSample_reg[6]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/smoothedSample_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 2.764ns (45.694%)  route 3.285ns (54.306%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 8.481 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.226    -0.391    myed/clock
    SLICE_X9Y120         FDRE                                         r  myed/intermediates_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.313    -0.078 r  myed/intermediates_reg[5][2]/Q
                         net (fo=2, routed)           0.803     0.725    myed/intermediates_reg_n_0_[5][2]
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.216     0.941 r  myed/smoothedSample[4]_i_12/O
                         net (fo=2, routed)           0.476     1.417    myed/smoothedSample[4]_i_12_n_0
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.239     1.656 r  myed/smoothedSample[4]_i_15/O
                         net (fo=1, routed)           0.000     1.656    myed/smoothedSample[4]_i_15_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.191     1.847 r  myed/smoothedSample_reg[4]_i_11/O[3]
                         net (fo=2, routed)           0.586     2.434    myed/smoothedSample_reg[4]_i_11_n_4
    SLICE_X11Y121        LUT3 (Prop_lut3_I2_O)        0.220     2.654 r  myed/smoothedSample[4]_i_6/O
                         net (fo=2, routed)           0.449     3.103    myed/smoothedSample[4]_i_6_n_0
    SLICE_X11Y122        LUT4 (Prop_lut4_I3_O)        0.245     3.348 r  myed/smoothedSample[4]_i_10/O
                         net (fo=1, routed)           0.000     3.348    myed/smoothedSample[4]_i_10_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.755 r  myed/smoothedSample_reg[4]_i_2/O[2]
                         net (fo=2, routed)           0.523     4.279    myed/smoothedSample_reg[4]_i_2_n_5
    SLICE_X12Y120        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.711     4.990 r  myed/smoothedSample_reg[5]_i_2/O[3]
                         net (fo=1, routed)           0.446     5.436    myed/smoothedSample_reg[5]_i_2_n_4
    SLICE_X13Y120        LUT3 (Prop_lut3_I0_O)        0.222     5.658 r  myed/smoothedSample[5]_i_1/O
                         net (fo=1, routed)           0.000     5.658    myed/smoothedSample[5]_i_1_n_0
    SLICE_X13Y120        FDRE                                         r  myed/smoothedSample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.126     8.481    myed/clock
    SLICE_X13Y120        FDRE                                         r  myed/smoothedSample_reg[5]/C
                         clock pessimism              0.346     8.827    
                         clock uncertainty           -0.073     8.754    
    SLICE_X13Y120        FDRE (Setup_fdre_C_D)        0.032     8.786    myed/smoothedSample_reg[5]
  -------------------------------------------------------------------
                         required time                          8.786    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                  3.128    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 Buffer2/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve2/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 2.905ns (48.967%)  route 3.028ns (51.033%))
  Logic Levels:           11  (CARRY4=7 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 8.551 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.261    -0.356    Buffer2/clock
    SLICE_X8Y93          FDRE                                         r  Buffer2/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.393     0.037 f  Buffer2/dataOut_reg[0]/Q
                         net (fo=7, routed)           0.914     0.950    myCurve2/dataIn[0]
    SLICE_X6Y97          LUT1 (Prop_lut1_I0_O)        0.097     1.047 r  myCurve2/pixelOn_i_82/O
                         net (fo=1, routed)           0.321     1.369    myCurve2/pixelOn_i_82_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     1.801 r  myCurve2/pixelOn_reg_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.801    myCurve2/pixelOn_reg_i_73_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.031 f  myCurve2/pixelOn_reg_i_60/O[1]
                         net (fo=3, routed)           0.688     2.718    myCurve2/dataScreenLocation[6]
    SLICE_X6Y101         LUT1 (Prop_lut1_I0_O)        0.225     2.943 r  myCurve2/pixelOn_i_63/O
                         net (fo=1, routed)           0.000     2.943    myCurve2/pixelOn_i_63_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.345 r  myCurve2/pixelOn_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.345    myCurve2/pixelOn_reg_i_41_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.568 r  myCurve2/pixelOn_reg_i_21/O[1]
                         net (fo=2, routed)           0.585     4.153    myCurve2/pixelOn_reg_i_21_n_6
    SLICE_X5Y102         LUT3 (Prop_lut3_I1_O)        0.216     4.369 r  myCurve2/pixelOn_i_39/O
                         net (fo=1, routed)           0.000     4.369    myCurve2/pixelOn_i_39_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.781 r  myCurve2/pixelOn_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.781    myCurve2/pixelOn_reg_i_16_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.870 r  myCurve2/pixelOn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.870    myCurve2/pixelOn_reg_i_4_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.959 r  myCurve2/pixelOn_reg_i_2/CO[3]
                         net (fo=1, routed)           0.520     5.479    myCurve2/pixelOn11_in
    SLICE_X5Y105         LUT2 (Prop_lut2_I0_O)        0.097     5.576 r  myCurve2/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     5.576    myCurve2/pixelOn0
    SLICE_X5Y105         FDRE                                         r  myCurve2/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.196     8.551    myCurve2/clock
    SLICE_X5Y105         FDRE                                         r  myCurve2/pixelOn_reg/C
                         clock pessimism              0.287     8.839    
                         clock uncertainty           -0.073     8.766    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)        0.030     8.796    myCurve2/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                  3.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.164ns (26.771%)  route 0.449ns (73.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer/clock
    SLICE_X8Y97          FDRE                                         r  Buffer/ram1_addrb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Buffer/ram1_addrb_reg[10]/Q
                         net (fo=2, routed)           0.449     0.024    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y20         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.876    -0.796    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y20         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.509    -0.287    
                         clock uncertainty            0.073    -0.214    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.031    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.380%)  route 0.206ns (55.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer/clock
    SLICE_X8Y98          FDRE                                         r  Buffer/ram0_addrb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Buffer/ram0_addrb_reg[3]/Q
                         net (fo=2, routed)           0.206    -0.219    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.882    -0.791    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.537    
                         clock uncertainty            0.073    -0.464    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.281    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.243%)  route 0.207ns (55.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer/clock
    SLICE_X8Y98          FDRE                                         r  Buffer/ram0_addrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Buffer/ram0_addrb_reg[1]/Q
                         net (fo=2, routed)           0.207    -0.218    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.882    -0.791    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.537    
                         clock uncertainty            0.073    -0.464    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.281    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.648%)  route 0.212ns (56.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.575    -0.589    Buffer/clock
    SLICE_X8Y95          FDRE                                         r  Buffer/ram1_addrb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  Buffer/ram1_addrb_reg[3]/Q
                         net (fo=2, routed)           0.212    -0.214    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.882    -0.791    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.537    
                         clock uncertainty            0.073    -0.464    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.281    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.581%)  route 0.212ns (56.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer/clock
    SLICE_X8Y98          FDRE                                         r  Buffer/ram0_addrb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Buffer/ram0_addrb_reg[2]/Q
                         net (fo=2, routed)           0.212    -0.212    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.882    -0.791    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.537    
                         clock uncertainty            0.073    -0.464    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.281    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Buffer2/ram0_addrb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.406%)  route 0.236ns (62.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.601    -0.563    Buffer2/clock
    SLICE_X7Y89          FDRE                                         r  Buffer2/ram0_addrb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  Buffer2/ram0_addrb_reg[11]/Q
                         net (fo=2, routed)           0.236    -0.186    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[11]
    RAMB36_X0Y17         RAMB36E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.877    -0.796    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.521    
                         clock uncertainty            0.073    -0.448    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.265    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.029%)  route 0.246ns (59.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.575    -0.589    Buffer/clock
    SLICE_X10Y95         FDRE                                         r  Buffer/ram1_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  Buffer/ram1_addra_reg[0]/Q
                         net (fo=2, routed)           0.246    -0.180    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.883    -0.790    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.515    
                         clock uncertainty            0.073    -0.442    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.259    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/pointer0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.394ns (75.380%)  route 0.129ns (24.620%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.604    -0.560    Buffer/clock
    SLICE_X5Y98          FDRE                                         r  Buffer/pointer0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  Buffer/pointer0_reg[2]/Q
                         net (fo=3, routed)           0.128    -0.291    Buffer/pointer0_reg[2]
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.131 r  Buffer/pointer0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.131    Buffer/pointer0_reg[0]_i_2_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.092 r  Buffer/pointer0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.092    Buffer/pointer0_reg[4]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.038 r  Buffer/pointer0_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.038    Buffer/pointer0_reg[8]_i_1_n_7
    SLICE_X5Y100         FDRE                                         r  Buffer/pointer0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.868    -0.804    Buffer/clock
    SLICE_X5Y100         FDRE                                         r  Buffer/pointer0_reg[8]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.073    -0.222    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105    -0.117    Buffer/pointer0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/previousSamples_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.993%)  route 0.049ns (23.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.556    -0.608    myed/clock
    SLICE_X12Y125        FDRE                                         r  myed/previousSamples_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  myed/previousSamples_reg[0][8]/Q
                         net (fo=1, routed)           0.049    -0.395    myed/previousSamples_reg_n_0_[0][8]
    SLICE_X13Y125        FDRE                                         r  myed/previousSamples_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.824    -0.849    myed/clock
    SLICE_X13Y125        FDRE                                         r  myed/previousSamples_reg[1][8]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.073    -0.522    
    SLICE_X13Y125        FDRE (Hold_fdre_C_D)         0.047    -0.475    myed/previousSamples_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.941%)  route 0.241ns (63.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.604    -0.560    Buffer/clock
    SLICE_X7Y97          FDRE                                         r  Buffer/ram0_addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  Buffer/ram0_addra_reg[2]/Q
                         net (fo=2, routed)           0.241    -0.179    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.883    -0.790    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.515    
                         clock uncertainty            0.073    -0.442    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.259    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.223ns  (logic 3.327ns (46.061%)  route 3.896ns (53.939%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 8.491 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[1]/Q
                         net (fo=70, routed)          0.927     0.909    myCurve/verticalShiftLeftFactor[1]
    SLICE_X11Y103        LUT6 (Prop_lut6_I2_O)        0.199     1.108 r  myCurve/pixelOn_i_111/O
                         net (fo=4, routed)           0.945     2.053    myCurve/pixelOn_i_111_n_0
    SLICE_X14Y103        LUT3 (Prop_lut3_I1_O)        0.100     2.153 r  myCurve/pixelOn_i_78/O
                         net (fo=1, routed)           0.297     2.450    myCurve/pixelOn_i_78_n_0
    SLICE_X14Y102        LUT6 (Prop_lut6_I4_O)        0.234     2.684 r  myCurve/pixelOn_i_47/O
                         net (fo=4, routed)           0.370     3.054    myCurve/pixelOn_i_47_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     3.498 r  myCurve/pixelOn_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000     3.498    myCurve/pixelOn_reg_i_82_n_0
    SLICE_X12Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.721 f  myCurve/pixelOn_reg_i_62/O[1]
                         net (fo=3, routed)           0.426     4.147    myCurve/dataScreenLocation[6]
    SLICE_X11Y101        LUT1 (Prop_lut1_I0_O)        0.216     4.363 r  myCurve/pixelOn_i_65/O
                         net (fo=1, routed)           0.000     4.363    myCurve/pixelOn_i_65_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.775 r  myCurve/pixelOn_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.775    myCurve/pixelOn_reg_i_41_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.005 r  myCurve/pixelOn_reg_i_21/O[1]
                         net (fo=2, routed)           0.389     5.393    myCurve/pixelOn_reg_i_21_n_6
    SLICE_X10Y101        LUT3 (Prop_lut3_I1_O)        0.225     5.618 r  myCurve/pixelOn_i_39/O
                         net (fo=1, routed)           0.000     5.618    myCurve/pixelOn_i_39_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.020 r  myCurve/pixelOn_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.020    myCurve/pixelOn_reg_i_16_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.112 r  myCurve/pixelOn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.112    myCurve/pixelOn_reg_i_4_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.204 r  myCurve/pixelOn_reg_i_2/CO[3]
                         net (fo=1, routed)           0.543     6.747    myCurve/pixelOn11_in
    SLICE_X9Y103         LUT2 (Prop_lut2_I0_O)        0.097     6.844 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     6.844    myCurve/pixelOn0
    SLICE_X9Y103         FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.136     8.491    myCurve/clock
    SLICE_X9Y103         FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.346     8.837    
                         clock uncertainty           -0.073     8.764    
    SLICE_X9Y103         FDRE (Setup_fdre_C_D)        0.033     8.797    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDSE                                         r  mytls/pixel_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDSE                                         r  mytls/pixel_reg[11]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.073     8.761    
    SLICE_X8Y111         FDSE (Setup_fdse_C_S)       -0.373     8.388    mytls/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[1]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.073     8.761    
    SLICE_X8Y111         FDRE (Setup_fdre_C_R)       -0.373     8.388    mytls/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[3]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.073     8.761    
    SLICE_X8Y111         FDRE (Setup_fdre_C_R)       -0.373     8.388    mytls/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[5]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.073     8.761    
    SLICE_X8Y111         FDRE (Setup_fdre_C_R)       -0.373     8.388    mytls/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDRE                                         r  mytls/pixel_reg[7]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.073     8.761    
    SLICE_X8Y111         FDRE (Setup_fdre_C_R)       -0.373     8.388    mytls/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 myss/verticalShiftLeftFactor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mytls/pixel_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 2.721ns (41.819%)  route 3.786ns (58.181%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 8.488 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.238    -0.379    myss/clock
    SLICE_X12Y106        FDRE                                         r  myss/verticalShiftLeftFactor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.361    -0.018 r  myss/verticalShiftLeftFactor_reg[3]/Q
                         net (fo=72, routed)          0.714     0.696    verticalShiftLeftFactor[3]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.218     0.914 f  mytls_i_35/O
                         net (fo=1, routed)           0.299     1.213    mytls_i_35_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.239     1.452 f  mytls_i_29/O
                         net (fo=2, routed)           0.775     2.227    mytls_i_29_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.101     2.328 r  mytls_i_11/O
                         net (fo=1, routed)           0.276     2.603    mytls/pixel[11]_i_79_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.642     3.245 r  mytls/pixel_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.245    mytls/pixel_reg[11]_i_43_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.334 r  mytls/pixel_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.334    mytls/pixel_reg[11]_i_31_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.564 r  mytls/pixel_reg[11]_i_29/O[1]
                         net (fo=4, routed)           0.626     4.190    mytls/dataScreenLocation[10]
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.225     4.415 r  mytls/pixel[11]_i_12/O
                         net (fo=1, routed)           0.000     4.415    mytls/pixel[11]_i_12_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367     4.782 r  mytls/pixel_reg[11]_i_3/CO[1]
                         net (fo=1, routed)           0.519     5.301    mytls/pixel_reg[11]_i_3_n_2
    SLICE_X7Y107         LUT2 (Prop_lut2_I1_O)        0.249     5.550 r  mytls/pixel[11]_i_1/O
                         net (fo=6, routed)           0.577     6.127    mytls/pixel[11]_i_1_n_0
    SLICE_X8Y111         FDSE                                         r  mytls/pixel_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.133     8.488    mytls/clock
    SLICE_X8Y111         FDSE                                         r  mytls/pixel_reg[9]/C
                         clock pessimism              0.346     8.834    
                         clock uncertainty           -0.073     8.761    
    SLICE_X8Y111         FDSE (Setup_fdse_C_S)       -0.373     8.388    mytls/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/smoothedSample_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 3.057ns (50.227%)  route 3.029ns (49.773%))
  Logic Levels:           11  (CARRY4=6 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 8.481 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.226    -0.391    myed/clock
    SLICE_X9Y120         FDRE                                         r  myed/intermediates_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.313    -0.078 r  myed/intermediates_reg[5][2]/Q
                         net (fo=2, routed)           0.803     0.725    myed/intermediates_reg_n_0_[5][2]
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.216     0.941 r  myed/smoothedSample[4]_i_12/O
                         net (fo=2, routed)           0.476     1.417    myed/smoothedSample[4]_i_12_n_0
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.239     1.656 r  myed/smoothedSample[4]_i_15/O
                         net (fo=1, routed)           0.000     1.656    myed/smoothedSample[4]_i_15_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.940 r  myed/smoothedSample_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.940    myed/smoothedSample_reg[4]_i_11_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.120 r  myed/smoothedSample_reg[6]_i_23/O[2]
                         net (fo=2, routed)           0.398     2.519    myed/smoothedSample_reg[6]_i_23_n_5
    SLICE_X11Y122        LUT3 (Prop_lut3_I2_O)        0.235     2.754 r  myed/smoothedSample[4]_i_3/O
                         net (fo=2, routed)           0.507     3.261    myed/smoothedSample[4]_i_3_n_0
    SLICE_X11Y122        LUT4 (Prop_lut4_I3_O)        0.240     3.501 r  myed/smoothedSample[4]_i_7/O
                         net (fo=1, routed)           0.000     3.501    myed/smoothedSample[4]_i_7_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.800 r  myed/smoothedSample_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.800    myed/smoothedSample_reg[4]_i_2_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.959 r  myed/smoothedSample_reg[6]_i_4/O[0]
                         net (fo=2, routed)           0.450     4.408    myed/smoothedSample_reg[6]_i_4_n_7
    SLICE_X12Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.508     4.916 r  myed/smoothedSample_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.916    myed/smoothedSample_reg[5]_i_2_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.073 r  myed/smoothedSample_reg[6]_i_3/O[0]
                         net (fo=1, routed)           0.395     5.468    myed/smoothedSample_reg[6]_i_3_n_7
    SLICE_X13Y120        LUT3 (Prop_lut3_I1_O)        0.227     5.695 r  myed/smoothedSample[6]_i_1/O
                         net (fo=1, routed)           0.000     5.695    myed/smoothedSample[6]_i_1_n_0
    SLICE_X13Y120        FDRE                                         r  myed/smoothedSample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.126     8.481    myed/clock
    SLICE_X13Y120        FDRE                                         r  myed/smoothedSample_reg[6]/C
                         clock pessimism              0.346     8.827    
                         clock uncertainty           -0.073     8.754    
    SLICE_X13Y120        FDRE (Setup_fdre_C_D)        0.064     8.818    myed/smoothedSample_reg[6]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 myed/intermediates_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/smoothedSample_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 2.764ns (45.694%)  route 3.285ns (54.306%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 8.481 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.226    -0.391    myed/clock
    SLICE_X9Y120         FDRE                                         r  myed/intermediates_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.313    -0.078 r  myed/intermediates_reg[5][2]/Q
                         net (fo=2, routed)           0.803     0.725    myed/intermediates_reg_n_0_[5][2]
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.216     0.941 r  myed/smoothedSample[4]_i_12/O
                         net (fo=2, routed)           0.476     1.417    myed/smoothedSample[4]_i_12_n_0
    SLICE_X10Y120        LUT4 (Prop_lut4_I3_O)        0.239     1.656 r  myed/smoothedSample[4]_i_15/O
                         net (fo=1, routed)           0.000     1.656    myed/smoothedSample[4]_i_15_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.191     1.847 r  myed/smoothedSample_reg[4]_i_11/O[3]
                         net (fo=2, routed)           0.586     2.434    myed/smoothedSample_reg[4]_i_11_n_4
    SLICE_X11Y121        LUT3 (Prop_lut3_I2_O)        0.220     2.654 r  myed/smoothedSample[4]_i_6/O
                         net (fo=2, routed)           0.449     3.103    myed/smoothedSample[4]_i_6_n_0
    SLICE_X11Y122        LUT4 (Prop_lut4_I3_O)        0.245     3.348 r  myed/smoothedSample[4]_i_10/O
                         net (fo=1, routed)           0.000     3.348    myed/smoothedSample[4]_i_10_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.755 r  myed/smoothedSample_reg[4]_i_2/O[2]
                         net (fo=2, routed)           0.523     4.279    myed/smoothedSample_reg[4]_i_2_n_5
    SLICE_X12Y120        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.711     4.990 r  myed/smoothedSample_reg[5]_i_2/O[3]
                         net (fo=1, routed)           0.446     5.436    myed/smoothedSample_reg[5]_i_2_n_4
    SLICE_X13Y120        LUT3 (Prop_lut3_I0_O)        0.222     5.658 r  myed/smoothedSample[5]_i_1/O
                         net (fo=1, routed)           0.000     5.658    myed/smoothedSample[5]_i_1_n_0
    SLICE_X13Y120        FDRE                                         r  myed/smoothedSample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.126     8.481    myed/clock
    SLICE_X13Y120        FDRE                                         r  myed/smoothedSample_reg[5]/C
                         clock pessimism              0.346     8.827    
                         clock uncertainty           -0.073     8.754    
    SLICE_X13Y120        FDRE (Setup_fdre_C_D)        0.032     8.786    myed/smoothedSample_reg[5]
  -------------------------------------------------------------------
                         required time                          8.786    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                  3.128    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 Buffer2/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myCurve2/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 2.905ns (48.967%)  route 3.028ns (51.033%))
  Logic Levels:           11  (CARRY4=7 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 8.551 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.261    -0.356    Buffer2/clock
    SLICE_X8Y93          FDRE                                         r  Buffer2/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.393     0.037 f  Buffer2/dataOut_reg[0]/Q
                         net (fo=7, routed)           0.914     0.950    myCurve2/dataIn[0]
    SLICE_X6Y97          LUT1 (Prop_lut1_I0_O)        0.097     1.047 r  myCurve2/pixelOn_i_82/O
                         net (fo=1, routed)           0.321     1.369    myCurve2/pixelOn_i_82_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     1.801 r  myCurve2/pixelOn_reg_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.801    myCurve2/pixelOn_reg_i_73_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.031 f  myCurve2/pixelOn_reg_i_60/O[1]
                         net (fo=3, routed)           0.688     2.718    myCurve2/dataScreenLocation[6]
    SLICE_X6Y101         LUT1 (Prop_lut1_I0_O)        0.225     2.943 r  myCurve2/pixelOn_i_63/O
                         net (fo=1, routed)           0.000     2.943    myCurve2/pixelOn_i_63_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.345 r  myCurve2/pixelOn_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.345    myCurve2/pixelOn_reg_i_41_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.568 r  myCurve2/pixelOn_reg_i_21/O[1]
                         net (fo=2, routed)           0.585     4.153    myCurve2/pixelOn_reg_i_21_n_6
    SLICE_X5Y102         LUT3 (Prop_lut3_I1_O)        0.216     4.369 r  myCurve2/pixelOn_i_39/O
                         net (fo=1, routed)           0.000     4.369    myCurve2/pixelOn_i_39_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.781 r  myCurve2/pixelOn_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.781    myCurve2/pixelOn_reg_i_16_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.870 r  myCurve2/pixelOn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.870    myCurve2/pixelOn_reg_i_4_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.959 r  myCurve2/pixelOn_reg_i_2/CO[3]
                         net (fo=1, routed)           0.520     5.479    myCurve2/pixelOn11_in
    SLICE_X5Y105         LUT2 (Prop_lut2_I0_O)        0.097     5.576 r  myCurve2/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     5.576    myCurve2/pixelOn0
    SLICE_X5Y105         FDRE                                         r  myCurve2/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.522 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.438    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.049 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     7.283    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.355 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         1.196     8.551    myCurve2/clock
    SLICE_X5Y105         FDRE                                         r  myCurve2/pixelOn_reg/C
                         clock pessimism              0.287     8.839    
                         clock uncertainty           -0.073     8.766    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)        0.030     8.796    myCurve2/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                  3.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.164ns (26.771%)  route 0.449ns (73.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer/clock
    SLICE_X8Y97          FDRE                                         r  Buffer/ram1_addrb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Buffer/ram1_addrb_reg[10]/Q
                         net (fo=2, routed)           0.449     0.024    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y20         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.876    -0.796    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y20         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.509    -0.287    
                         clock uncertainty            0.073    -0.214    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.031    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.380%)  route 0.206ns (55.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer/clock
    SLICE_X8Y98          FDRE                                         r  Buffer/ram0_addrb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Buffer/ram0_addrb_reg[3]/Q
                         net (fo=2, routed)           0.206    -0.219    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.882    -0.791    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.537    
                         clock uncertainty            0.073    -0.464    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.281    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.243%)  route 0.207ns (55.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer/clock
    SLICE_X8Y98          FDRE                                         r  Buffer/ram0_addrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Buffer/ram0_addrb_reg[1]/Q
                         net (fo=2, routed)           0.207    -0.218    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.882    -0.791    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.537    
                         clock uncertainty            0.073    -0.464    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.281    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.648%)  route 0.212ns (56.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.575    -0.589    Buffer/clock
    SLICE_X8Y95          FDRE                                         r  Buffer/ram1_addrb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  Buffer/ram1_addrb_reg[3]/Q
                         net (fo=2, routed)           0.212    -0.214    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.882    -0.791    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.537    
                         clock uncertainty            0.073    -0.464    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.281    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Buffer/ram0_addrb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.581%)  route 0.212ns (56.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.576    -0.588    Buffer/clock
    SLICE_X8Y98          FDRE                                         r  Buffer/ram0_addrb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  Buffer/ram0_addrb_reg[2]/Q
                         net (fo=2, routed)           0.212    -0.212    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.882    -0.791    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.537    
                         clock uncertainty            0.073    -0.464    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.281    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Buffer2/ram0_addrb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.406%)  route 0.236ns (62.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.601    -0.563    Buffer2/clock
    SLICE_X7Y89          FDRE                                         r  Buffer2/ram0_addrb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  Buffer2/ram0_addrb_reg[11]/Q
                         net (fo=2, routed)           0.236    -0.186    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[11]
    RAMB36_X0Y17         RAMB36E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.877    -0.796    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.521    
                         clock uncertainty            0.073    -0.448    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.265    Buffer2/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.029%)  route 0.246ns (59.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.575    -0.589    Buffer/clock
    SLICE_X10Y95         FDRE                                         r  Buffer/ram1_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  Buffer/ram1_addra_reg[0]/Q
                         net (fo=2, routed)           0.246    -0.180    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.883    -0.790    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.515    
                         clock uncertainty            0.073    -0.442    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.259    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/pointer0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.394ns (75.380%)  route 0.129ns (24.620%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.604    -0.560    Buffer/clock
    SLICE_X5Y98          FDRE                                         r  Buffer/pointer0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  Buffer/pointer0_reg[2]/Q
                         net (fo=3, routed)           0.128    -0.291    Buffer/pointer0_reg[2]
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.131 r  Buffer/pointer0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.131    Buffer/pointer0_reg[0]_i_2_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.092 r  Buffer/pointer0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.092    Buffer/pointer0_reg[4]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.038 r  Buffer/pointer0_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.038    Buffer/pointer0_reg[8]_i_1_n_7
    SLICE_X5Y100         FDRE                                         r  Buffer/pointer0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.868    -0.804    Buffer/clock
    SLICE_X5Y100         FDRE                                         r  Buffer/pointer0_reg[8]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.073    -0.222    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105    -0.117    Buffer/pointer0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 myed/previousSamples_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            myed/previousSamples_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.993%)  route 0.049ns (23.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.556    -0.608    myed/clock
    SLICE_X12Y125        FDRE                                         r  myed/previousSamples_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  myed/previousSamples_reg[0][8]/Q
                         net (fo=1, routed)           0.049    -0.395    myed/previousSamples_reg_n_0_[0][8]
    SLICE_X13Y125        FDRE                                         r  myed/previousSamples_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.824    -0.849    myed/clock
    SLICE_X13Y125        FDRE                                         r  myed/previousSamples_reg[1][8]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.073    -0.522    
    SLICE_X13Y125        FDRE (Hold_fdre_C_D)         0.047    -0.475    myed/previousSamples_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.941%)  route 0.241ns (63.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.604    -0.560    Buffer/clock
    SLICE_X7Y97          FDRE                                         r  Buffer/ram0_addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  Buffer/ram0_addra_reg[2]/Q
                         net (fo=2, routed)           0.241    -0.179    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=844, routed)         0.883    -0.790    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.515    
                         clock uncertainty            0.073    -0.442    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.259    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.081    





