
monapollo-firmware.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000004e  00800100  000016ee  00001782  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000016ee  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000104  0080014e  0080014e  000017d0  2**0
                  ALLOC
  3 .stab         00000750  00000000  00000000  000017d0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000000e7  00000000  00000000  00001f20  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000200  00000000  00000000  00002008  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002bae  00000000  00000000  00002208  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000c14  00000000  00000000  00004db6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001385  00000000  00000000  000059ca  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000008dc  00000000  00000000  00006d50  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000dee  00000000  00000000  0000762c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001ce2  00000000  00000000  0000841a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000060  00000000  00000000  0000a0fc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 32 00 	jmp	0x64	; 0x64 <__ctors_end>
       4:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       8:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      10:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      14:	0c 94 86 01 	jmp	0x30c	; 0x30c <__vector_5>
      18:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      1c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      20:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      24:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      28:	0c 94 cd 01 	jmp	0x39a	; 0x39a <__vector_10>
      2c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      30:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      34:	0c 94 51 01 	jmp	0x2a2	; 0x2a2 <__vector_13>
      38:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      3c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      40:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      44:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      48:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      4c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      50:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      54:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      58:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      5c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      60:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>

00000064 <__ctors_end>:
      64:	11 24       	eor	r1, r1
      66:	1f be       	out	0x3f, r1	; 63
      68:	cf ef       	ldi	r28, 0xFF	; 255
      6a:	d0 e1       	ldi	r29, 0x10	; 16
      6c:	de bf       	out	0x3e, r29	; 62
      6e:	cd bf       	out	0x3d, r28	; 61

00000070 <__do_copy_data>:
      70:	11 e0       	ldi	r17, 0x01	; 1
      72:	a0 e0       	ldi	r26, 0x00	; 0
      74:	b1 e0       	ldi	r27, 0x01	; 1
      76:	ee ee       	ldi	r30, 0xEE	; 238
      78:	f6 e1       	ldi	r31, 0x16	; 22
      7a:	02 c0       	rjmp	.+4      	; 0x80 <__do_copy_data+0x10>
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0
      80:	ae 34       	cpi	r26, 0x4E	; 78
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <__do_copy_data+0xc>

00000086 <__do_clear_bss>:
      86:	12 e0       	ldi	r17, 0x02	; 2
      88:	ae e4       	ldi	r26, 0x4E	; 78
      8a:	b1 e0       	ldi	r27, 0x01	; 1
      8c:	01 c0       	rjmp	.+2      	; 0x90 <.do_clear_bss_start>

0000008e <.do_clear_bss_loop>:
      8e:	1d 92       	st	X+, r1

00000090 <.do_clear_bss_start>:
      90:	a2 35       	cpi	r26, 0x52	; 82
      92:	b1 07       	cpc	r27, r17
      94:	e1 f7       	brne	.-8      	; 0x8e <.do_clear_bss_loop>
      96:	0e 94 dd 01 	call	0x3ba	; 0x3ba <main>
      9a:	0c 94 75 0b 	jmp	0x16ea	; 0x16ea <_exit>

0000009e <__bad_interrupt>:
      9e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a2 <setup_adc>:

void setup_adc(void)
{
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0); //set ADC clock to 156.25 KHz for 20 MHz clock
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1); //set ADC clock to 312.5 KHz for 20 MHz clock
	ADCSRA |= (1<<ADPS2);// | (1<<ADPS0); //set ADC clock to 1.25 MHz for 20 MHz clock
      a2:	ea e7       	ldi	r30, 0x7A	; 122
      a4:	f0 e0       	ldi	r31, 0x00	; 0
      a6:	80 81       	ld	r24, Z
      a8:	84 60       	ori	r24, 0x04	; 4
      aa:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0); //set ADC reference to AVCC (+5V)
      ac:	ac e7       	ldi	r26, 0x7C	; 124
      ae:	b0 e0       	ldi	r27, 0x00	; 0
      b0:	8c 91       	ld	r24, X
      b2:	80 64       	ori	r24, 0x40	; 64
      b4:	8c 93       	st	X, r24
	
	DIDR0 |= 0x01; //disable digital input buffer for ADC0
      b6:	ae e7       	ldi	r26, 0x7E	; 126
      b8:	b0 e0       	ldi	r27, 0x00	; 0
      ba:	8c 91       	ld	r24, X
      bc:	81 60       	ori	r24, 0x01	; 1
      be:	8c 93       	st	X, r24
	
	ADCSRA |= (1<<ADEN); //enable ADC
      c0:	80 81       	ld	r24, Z
      c2:	80 68       	ori	r24, 0x80	; 128
      c4:	80 83       	st	Z, r24
}
      c6:	08 95       	ret

000000c8 <read_pot>:

uint16_t read_pot(uint8_t mux_select, uint8_t channel) {
	
	DATA_BUS = channel;
      c8:	62 b9       	out	0x02, r22	; 2
	POT_MUX &= ~(1<<mux_select);
      ca:	ea ed       	ldi	r30, 0xDA	; 218
      cc:	f0 e0       	ldi	r31, 0x00	; 0
      ce:	40 81       	ld	r20, Z
      d0:	21 e0       	ldi	r18, 0x01	; 1
      d2:	30 e0       	ldi	r19, 0x00	; 0
      d4:	b9 01       	movw	r22, r18
      d6:	02 c0       	rjmp	.+4      	; 0xdc <read_pot+0x14>
      d8:	66 0f       	add	r22, r22
      da:	77 1f       	adc	r23, r23
      dc:	8a 95       	dec	r24
      de:	e2 f7       	brpl	.-8      	; 0xd8 <read_pot+0x10>
      e0:	cb 01       	movw	r24, r22
      e2:	26 2f       	mov	r18, r22
      e4:	20 95       	com	r18
      e6:	42 23       	and	r20, r18
      e8:	40 83       	st	Z, r20
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
      ea:	7d e0       	ldi	r23, 0x0D	; 13
      ec:	7a 95       	dec	r23
      ee:	f1 f7       	brne	.-4      	; 0xec <read_pot+0x24>
      f0:	00 00       	nop
	_delay_us(2); //ADC settling time. Previously used 10 us, testing 2 us now.
	ADCSRA |= (1<<ADSC); //start ADC conversion
      f2:	ea e7       	ldi	r30, 0x7A	; 122
      f4:	f0 e0       	ldi	r31, 0x00	; 0
      f6:	20 81       	ld	r18, Z
      f8:	20 64       	ori	r18, 0x40	; 64
      fa:	20 83       	st	Z, r18
	while ((ADCSRA & (1<<ADSC))); //wait for ADC conversion to complete (13 cycles of ADC clock - 10.4 us for 1.25Mhz clock) - need to figure out what to do with this time - would interrupt be more efficient?
      fc:	20 81       	ld	r18, Z
      fe:	26 fd       	sbrc	r18, 6
     100:	fd cf       	rjmp	.-6      	; 0xfc <read_pot+0x34>
	POT_MUX |= (1<<mux_select); //disable pot multiplexer U2
     102:	ea ed       	ldi	r30, 0xDA	; 218
     104:	f0 e0       	ldi	r31, 0x00	; 0
     106:	90 81       	ld	r25, Z
     108:	89 2b       	or	r24, r25
     10a:	80 83       	st	Z, r24
	//note that ADSC reads HIGH as long as conversion is in progress, goes LOW when conversion is complete
			
			
	uint16_t adc_read = ADCL;
     10c:	80 91 78 00 	lds	r24, 0x0078
     110:	90 e0       	ldi	r25, 0x00	; 0
	adc_read = adc_read | (ADCH <<8);
     112:	40 91 79 00 	lds	r20, 0x0079
     116:	34 2f       	mov	r19, r20
     118:	20 e0       	ldi	r18, 0x00	; 0
     11a:	82 2b       	or	r24, r18
     11c:	93 2b       	or	r25, r19
			
	return adc_read;
     11e:	08 95       	ret

00000120 <setup_dac>:
#include "hardware.h"
#include "dac.h"

void setup_dac(void) //set up DAC
{
	DDRG |= (1<<DAC_WR) | (1<<DAC_RS); //set DAC control bits as outputs
     120:	83 b3       	in	r24, 0x13	; 19
     122:	83 60       	ori	r24, 0x03	; 3
     124:	83 bb       	out	0x13, r24	; 19
	DDRD = 0xFF; //set DAC_BUS_LOW bits to outputs
     126:	8f ef       	ldi	r24, 0xFF	; 255
     128:	8a b9       	out	0x0a, r24	; 10
	DDRC |= 0xFF;//set DAC_BUS_HIGH bits to outputs
     12a:	97 b1       	in	r25, 0x07	; 7
     12c:	87 b9       	out	0x07, r24	; 7
	DDRH |= (1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3); //set DAC_MUX_EN pins as outputs
     12e:	e9 ed       	ldi	r30, 0xD9	; 217
     130:	f0 e0       	ldi	r31, 0x00	; 0
     132:	80 81       	ld	r24, Z
     134:	8f 60       	ori	r24, 0x0F	; 15
     136:	80 83       	st	Z, r24
	
	DAC_MUX &= ~((1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3)); //disable DG408 VDAC multiplexers
     138:	ea ed       	ldi	r30, 0xDA	; 218
     13a:	f0 e0       	ldi	r31, 0x00	; 0
     13c:	80 81       	ld	r24, Z
     13e:	80 7f       	andi	r24, 0xF0	; 240
     140:	80 83       	st	Z, r24
	
	DAC_CTRL |= (1<<DAC_RS) | (1<<DAC_WR); //disable DAC
     142:	84 b3       	in	r24, 0x14	; 20
     144:	83 60       	ori	r24, 0x03	; 3
     146:	84 bb       	out	0x14, r24	; 20
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
     148:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);
     14a:	a1 9a       	sbi	0x14, 1	; 20
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA - falling edge then rising edge to toggle DAC bits to output register
     14c:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
     14e:	a0 9a       	sbi	0x14, 0	; 20
}
     150:	08 95       	ret

00000152 <set_dac>:

void set_dac(uint8_t dac_mux_address, uint8_t channel, uint16_t value)
{
	
	
	DAC_BUS_LOW = value & 0b00000011111111; //mask top 6 MSBs to set low byte
     152:	4b b9       	out	0x0b, r20	; 11
	
	DAC_BUS_HIGH = value >> 8; //shift away bottom LSBs to set high byte
     154:	58 b9       	out	0x08, r21	; 8
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA
     156:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
     158:	a0 9a       	sbi	0x14, 0	; 20
	
	DATA_BUS = channel; //set channel for DG408 multiplexer output
     15a:	62 b9       	out	0x02, r22	; 2
     15c:	2d e0       	ldi	r18, 0x0D	; 13
     15e:	2a 95       	dec	r18
     160:	f1 f7       	brne	.-4      	; 0x15e <set_dac+0xc>
     162:	00 00       	nop

	_delay_us(2); //AD5556 DAC has 0.5 us settling time. 1 us wasn't long enough for transitions from 10V to 0V
	DAC_MUX |= (1<<dac_mux_address); //enable multiplexer
     164:	ea ed       	ldi	r30, 0xDA	; 218
     166:	f0 e0       	ldi	r31, 0x00	; 0
     168:	40 81       	ld	r20, Z
     16a:	21 e0       	ldi	r18, 0x01	; 1
     16c:	30 e0       	ldi	r19, 0x00	; 0
     16e:	b9 01       	movw	r22, r18
     170:	02 c0       	rjmp	.+4      	; 0x176 <set_dac+0x24>
     172:	66 0f       	add	r22, r22
     174:	77 1f       	adc	r23, r23
     176:	8a 95       	dec	r24
     178:	e2 f7       	brpl	.-8      	; 0x172 <set_dac+0x20>
     17a:	cb 01       	movw	r24, r22
     17c:	94 2f       	mov	r25, r20
     17e:	98 2b       	or	r25, r24
     180:	90 83       	st	Z, r25
     182:	72 e4       	ldi	r23, 0x42	; 66
     184:	7a 95       	dec	r23
     186:	f1 f7       	brne	.-4      	; 0x184 <set_dac+0x32>
     188:	00 c0       	rjmp	.+0      	; 0x18a <set_dac+0x38>
	_delay_us(10); //wait for S&H cap to charge - need to figure out how to do this more time efficiently
	DAC_MUX &= ~(1<<dac_mux_address); //disable multiplexer
     18a:	90 81       	ld	r25, Z
     18c:	80 95       	com	r24
     18e:	89 23       	and	r24, r25
     190:	80 83       	st	Z, r24
	
}
     192:	08 95       	ret

00000194 <display_dec>:
#include "display.h"
#include "hardware.h"
#include "display_map.h"

void display_dec(uint16_t number, uint8_t digit)
{
     194:	cf 93       	push	r28
     196:	df 93       	push	r29
     198:	cd b7       	in	r28, 0x3d	; 61
     19a:	de b7       	in	r29, 0x3e	; 62
     19c:	2a 97       	sbiw	r28, 0x0a	; 10
     19e:	0f b6       	in	r0, 0x3f	; 63
     1a0:	f8 94       	cli
     1a2:	de bf       	out	0x3e, r29	; 62
     1a4:	0f be       	out	0x3f, r0	; 63
     1a6:	cd bf       	out	0x3d, r28	; 61
	uint8_t dec[] = {
     1a8:	de 01       	movw	r26, r28
     1aa:	11 96       	adiw	r26, 0x01	; 1
     1ac:	e0 e0       	ldi	r30, 0x00	; 0
     1ae:	f1 e0       	ldi	r31, 0x01	; 1
     1b0:	3a e0       	ldi	r19, 0x0A	; 10
     1b2:	01 90       	ld	r0, Z+
     1b4:	0d 92       	st	X+, r0
     1b6:	31 50       	subi	r19, 0x01	; 1
     1b8:	e1 f7       	brne	.-8      	; 0x1b2 <display_dec+0x1e>
		
		
	};
	
	//clear cathode bits
	DATA_BUS = 0xFF; //set bits for cathode (current sinks, active LOW)
     1ba:	3f ef       	ldi	r19, 0xFF	; 255
     1bc:	32 b9       	out	0x02, r19	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
     1be:	ea ed       	ldi	r30, 0xDA	; 218
     1c0:	f0 e0       	ldi	r31, 0x00	; 0
     1c2:	30 81       	ld	r19, Z
     1c4:	30 61       	ori	r19, 0x10	; 16
     1c6:	30 83       	st	Z, r19
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
     1c8:	30 81       	ld	r19, Z
     1ca:	3f 7e       	andi	r19, 0xEF	; 239
     1cc:	30 83       	st	Z, r19
	
	//set anode bit
	DATA_BUS = digit;
     1ce:	62 b9       	out	0x02, r22	; 2
	//latch data to anode lines
	DISPLAY_PORT |= (1<<DISP_ANODE_LATCH);
     1d0:	30 81       	ld	r19, Z
     1d2:	30 62       	ori	r19, 0x20	; 32
     1d4:	30 83       	st	Z, r19
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH);
     1d6:	30 81       	ld	r19, Z
     1d8:	3f 7d       	andi	r19, 0xDF	; 223
     1da:	30 83       	st	Z, r19

	
	//determine cathode byte based on digit to display
	uint8_t cathode_byte;
	
	switch(digit) {
     1dc:	62 30       	cpi	r22, 0x02	; 2
     1de:	f9 f0       	breq	.+62     	; 0x21e <display_dec+0x8a>
     1e0:	63 30       	cpi	r22, 0x03	; 3
     1e2:	18 f4       	brcc	.+6      	; 0x1ea <display_dec+0x56>
     1e4:	61 30       	cpi	r22, 0x01	; 1
     1e6:	a1 f5       	brne	.+104    	; 0x250 <display_dec+0xbc>
     1e8:	0d c0       	rjmp	.+26     	; 0x204 <display_dec+0x70>
     1ea:	64 30       	cpi	r22, 0x04	; 4
     1ec:	29 f1       	breq	.+74     	; 0x238 <display_dec+0xa4>
     1ee:	68 30       	cpi	r22, 0x08	; 8
     1f0:	79 f5       	brne	.+94     	; 0x250 <display_dec+0xbc>
		
		case ONES:
		cathode_byte = dec[(number % 10)]; //print first decimal digit
     1f2:	6a e0       	ldi	r22, 0x0A	; 10
     1f4:	70 e0       	ldi	r23, 0x00	; 0
     1f6:	0e 94 45 0b 	call	0x168a	; 0x168a <__udivmodhi4>
     1fa:	fe 01       	movw	r30, r28
     1fc:	e8 0f       	add	r30, r24
     1fe:	f9 1f       	adc	r31, r25
     200:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     202:	26 c0       	rjmp	.+76     	; 0x250 <display_dec+0xbc>
		
		case TENS:
		cathode_byte = dec[((number % 100) / 10)]; //print second decimal digit
     204:	64 e6       	ldi	r22, 0x64	; 100
     206:	70 e0       	ldi	r23, 0x00	; 0
     208:	0e 94 45 0b 	call	0x168a	; 0x168a <__udivmodhi4>
     20c:	6a e0       	ldi	r22, 0x0A	; 10
     20e:	70 e0       	ldi	r23, 0x00	; 0
     210:	0e 94 45 0b 	call	0x168a	; 0x168a <__udivmodhi4>
     214:	fe 01       	movw	r30, r28
     216:	e6 0f       	add	r30, r22
     218:	f7 1f       	adc	r31, r23
     21a:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     21c:	19 c0       	rjmp	.+50     	; 0x250 <display_dec+0xbc>
		
		case HUNDS:
		cathode_byte = dec[((number % 1000) / 100)]; //print third decimal digit
     21e:	68 ee       	ldi	r22, 0xE8	; 232
     220:	73 e0       	ldi	r23, 0x03	; 3
     222:	0e 94 45 0b 	call	0x168a	; 0x168a <__udivmodhi4>
     226:	64 e6       	ldi	r22, 0x64	; 100
     228:	70 e0       	ldi	r23, 0x00	; 0
     22a:	0e 94 45 0b 	call	0x168a	; 0x168a <__udivmodhi4>
     22e:	fe 01       	movw	r30, r28
     230:	e6 0f       	add	r30, r22
     232:	f7 1f       	adc	r31, r23
     234:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     236:	0c c0       	rjmp	.+24     	; 0x250 <display_dec+0xbc>
		
		case THOUS:
		cathode_byte = dec[((number % 10000) / 1000)]; //print fourth decimal digit
     238:	60 e1       	ldi	r22, 0x10	; 16
     23a:	77 e2       	ldi	r23, 0x27	; 39
     23c:	0e 94 45 0b 	call	0x168a	; 0x168a <__udivmodhi4>
     240:	68 ee       	ldi	r22, 0xE8	; 232
     242:	73 e0       	ldi	r23, 0x03	; 3
     244:	0e 94 45 0b 	call	0x168a	; 0x168a <__udivmodhi4>
     248:	fe 01       	movw	r30, r28
     24a:	e6 0f       	add	r30, r22
     24c:	f7 1f       	adc	r31, r23
     24e:	21 81       	ldd	r18, Z+1	; 0x01
		break;
		
	}
	
	//set cathode byte
	DATA_BUS = ~(cathode_byte); //set bits for cathode (current sinks, active LOW)
     250:	20 95       	com	r18
     252:	22 b9       	out	0x02, r18	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
     254:	ea ed       	ldi	r30, 0xDA	; 218
     256:	f0 e0       	ldi	r31, 0x00	; 0
     258:	80 81       	ld	r24, Z
     25a:	80 61       	ori	r24, 0x10	; 16
     25c:	80 83       	st	Z, r24
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
     25e:	80 81       	ld	r24, Z
     260:	8f 7e       	andi	r24, 0xEF	; 239
     262:	80 83       	st	Z, r24
	
	//DATA_BUS = 0; //clear DATA_BUS before return
     264:	2a 96       	adiw	r28, 0x0a	; 10
     266:	0f b6       	in	r0, 0x3f	; 63
     268:	f8 94       	cli
     26a:	de bf       	out	0x3e, r29	; 62
     26c:	0f be       	out	0x3f, r0	; 63
     26e:	cd bf       	out	0x3d, r28	; 61
     270:	df 91       	pop	r29
     272:	cf 91       	pop	r28
     274:	08 95       	ret

00000276 <note_on_event>:

volatile uint8_t place = 0; //digit place for LED display

void note_on_event(MidiDevice * device, uint8_t status, uint8_t note, uint8_t velocity) {
	
	value_to_display = note;
     276:	50 e0       	ldi	r21, 0x00	; 0
     278:	50 93 0f 01 	sts	0x010F, r21
     27c:	40 93 0e 01 	sts	0x010E, r20
	
	if (velocity == 0) {
     280:	22 23       	and	r18, r18
     282:	11 f4       	brne	.+4      	; 0x288 <note_on_event+0x12>
		
		PORTF &= ~(1<<GATE);
     284:	89 98       	cbi	0x11, 1	; 17
     286:	08 95       	ret
	} else {
		PORTF |= (1<<GATE);
     288:	89 9a       	sbi	0x11, 1	; 17
     28a:	08 95       	ret

0000028c <note_off_event>:
	}
	
}
void note_off_event(MidiDevice * device, uint8_t status, uint8_t note, uint8_t velocity) {
	
	PORTF &= ~(1<<GATE);
     28c:	89 98       	cbi	0x11, 1	; 17
}
     28e:	08 95       	ret

00000290 <setup_midi_usart>:

void setup_midi_usart(void)
{
    uint16_t ubbr_value = 39; //20MHz/(16*31250 BAUD) - 1
    //write ubbr_value to H and L UBBR1 registers:
    UBRR0L = (unsigned char) ubbr_value;
     290:	87 e2       	ldi	r24, 0x27	; 39
     292:	80 93 c4 00 	sts	0x00C4, r24
    UBRR0H = (unsigned char) (ubbr_value >> 8);
     296:	10 92 c5 00 	sts	0x00C5, r1
	
	UCSR0B = (1<<RXEN0)|(1<<TXEN0) | (1<<RXCIE0);
     29a:	88 e9       	ldi	r24, 0x98	; 152
     29c:	80 93 c1 00 	sts	0x00C1, r24
	//UCSR0C |= (0<<UMSEL0)|(0<<UMSEL01)|(0<<UPM01)|(0<<UPM00)|(0<<USBS0)|(0<<UCSZ02)|(1<<UCSZ01)|(1<<UCSZ00);  	
}
     2a0:	08 95       	ret

000002a2 <__vector_13>:
	THOUS,
};



ISR (USART_RX_vect) { // USART receive interrupt
     2a2:	1f 92       	push	r1
     2a4:	0f 92       	push	r0
     2a6:	0f b6       	in	r0, 0x3f	; 63
     2a8:	0f 92       	push	r0
     2aa:	11 24       	eor	r1, r1
     2ac:	2f 93       	push	r18
     2ae:	3f 93       	push	r19
     2b0:	4f 93       	push	r20
     2b2:	5f 93       	push	r21
     2b4:	6f 93       	push	r22
     2b6:	7f 93       	push	r23
     2b8:	8f 93       	push	r24
     2ba:	9f 93       	push	r25
     2bc:	af 93       	push	r26
     2be:	bf 93       	push	r27
     2c0:	ef 93       	push	r30
     2c2:	ff 93       	push	r31
     2c4:	cf 93       	push	r28
     2c6:	df 93       	push	r29
     2c8:	0f 92       	push	r0
     2ca:	cd b7       	in	r28, 0x3d	; 61
     2cc:	de b7       	in	r29, 0x3e	; 62
	 
	uint8_t inByte = UDR0;
     2ce:	80 91 c6 00 	lds	r24, 0x00C6
     2d2:	89 83       	std	Y+1, r24	; 0x01
	midi_device_input(&midi_device, 1, &inByte);	
     2d4:	85 e6       	ldi	r24, 0x65	; 101
     2d6:	91 e0       	ldi	r25, 0x01	; 1
     2d8:	61 e0       	ldi	r22, 0x01	; 1
     2da:	ae 01       	movw	r20, r28
     2dc:	4f 5f       	subi	r20, 0xFF	; 255
     2de:	5f 4f       	sbci	r21, 0xFF	; 255
     2e0:	0e 94 41 07 	call	0xe82	; 0xe82 <midi_device_input>
	  	
}
     2e4:	0f 90       	pop	r0
     2e6:	df 91       	pop	r29
     2e8:	cf 91       	pop	r28
     2ea:	ff 91       	pop	r31
     2ec:	ef 91       	pop	r30
     2ee:	bf 91       	pop	r27
     2f0:	af 91       	pop	r26
     2f2:	9f 91       	pop	r25
     2f4:	8f 91       	pop	r24
     2f6:	7f 91       	pop	r23
     2f8:	6f 91       	pop	r22
     2fa:	5f 91       	pop	r21
     2fc:	4f 91       	pop	r20
     2fe:	3f 91       	pop	r19
     300:	2f 91       	pop	r18
     302:	0f 90       	pop	r0
     304:	0f be       	out	0x3f, r0	; 63
     306:	0f 90       	pop	r0
     308:	1f 90       	pop	r1
     30a:	18 95       	reti

0000030c <__vector_5>:

ISR (TIMER2_OVF_vect) { //main scanning interrupt handler
     30c:	1f 92       	push	r1
     30e:	0f 92       	push	r0
     310:	0f b6       	in	r0, 0x3f	; 63
     312:	0f 92       	push	r0
     314:	11 24       	eor	r1, r1
     316:	2f 93       	push	r18
     318:	3f 93       	push	r19
     31a:	4f 93       	push	r20
     31c:	5f 93       	push	r21
     31e:	6f 93       	push	r22
     320:	7f 93       	push	r23
     322:	8f 93       	push	r24
     324:	9f 93       	push	r25
     326:	af 93       	push	r26
     328:	bf 93       	push	r27
     32a:	ef 93       	push	r30
     32c:	ff 93       	push	r31
	
	display_dec(value_to_display, digit[place]);
     32e:	80 91 0e 01 	lds	r24, 0x010E
     332:	90 91 0f 01 	lds	r25, 0x010F
     336:	20 91 4e 01 	lds	r18, 0x014E
     33a:	ea e0       	ldi	r30, 0x0A	; 10
     33c:	f1 e0       	ldi	r31, 0x01	; 1
     33e:	e2 0f       	add	r30, r18
     340:	f1 1d       	adc	r31, r1
     342:	60 81       	ld	r22, Z
     344:	0e 94 ca 00 	call	0x194	; 0x194 <display_dec>
	
	scan_pots_and_update_control_voltages();		
     348:	0e 94 2a 02 	call	0x454	; 0x454 <scan_pots_and_update_control_voltages>

		
	//do SPI read/write every 5 interrupts (16.5 ms)
	if (switch_timer++ == 5)
     34c:	80 91 4f 01 	lds	r24, 0x014F
     350:	98 2f       	mov	r25, r24
     352:	9f 5f       	subi	r25, 0xFF	; 255
     354:	90 93 4f 01 	sts	0x014F, r25
     358:	85 30       	cpi	r24, 0x05	; 5
     35a:	21 f4       	brne	.+8      	; 0x364 <__vector_5+0x58>
	{
		switch_timer = 0;
     35c:	10 92 4f 01 	sts	0x014F, r1
		update_spi();	
     360:	0e 94 20 03 	call	0x640	; 0x640 <update_spi>
			  	
	}
		
	//increment digit display place
	if (place++ == 3) //post increment
     364:	80 91 4e 01 	lds	r24, 0x014E
     368:	98 2f       	mov	r25, r24
     36a:	9f 5f       	subi	r25, 0xFF	; 255
     36c:	90 93 4e 01 	sts	0x014E, r25
     370:	83 30       	cpi	r24, 0x03	; 3
     372:	11 f4       	brne	.+4      	; 0x378 <__vector_5+0x6c>
	{
		place = 0;
     374:	10 92 4e 01 	sts	0x014E, r1
	}
	

	
}	
     378:	ff 91       	pop	r31
     37a:	ef 91       	pop	r30
     37c:	bf 91       	pop	r27
     37e:	af 91       	pop	r26
     380:	9f 91       	pop	r25
     382:	8f 91       	pop	r24
     384:	7f 91       	pop	r23
     386:	6f 91       	pop	r22
     388:	5f 91       	pop	r21
     38a:	4f 91       	pop	r20
     38c:	3f 91       	pop	r19
     38e:	2f 91       	pop	r18
     390:	0f 90       	pop	r0
     392:	0f be       	out	0x3f, r0	; 63
     394:	0f 90       	pop	r0
     396:	1f 90       	pop	r1
     398:	18 95       	reti

0000039a <__vector_10>:

ISR (TIMER0_COMP_vect) {
     39a:	1f 92       	push	r1
     39c:	0f 92       	push	r0
     39e:	0f b6       	in	r0, 0x3f	; 63
     3a0:	0f 92       	push	r0
     3a2:	11 24       	eor	r1, r1
     3a4:	8f 93       	push	r24
	
	PORTB ^= (1<<ARP_SYNC_LED); //toggle arp sync LED
     3a6:	85 b1       	in	r24, 0x05	; 5
     3a8:	80 58       	subi	r24, 0x80	; 128
     3aa:	85 b9       	out	0x05, r24	; 5
	TCNT0 = 0; //reset timer
     3ac:	16 bc       	out	0x26, r1	; 38
	//value_to_display = TCNT0;
	
}
     3ae:	8f 91       	pop	r24
     3b0:	0f 90       	pop	r0
     3b2:	0f be       	out	0x3f, r0	; 63
     3b4:	0f 90       	pop	r0
     3b6:	1f 90       	pop	r1
     3b8:	18 95       	reti

000003ba <main>:


int main(void)
{
	//turn off JTAG so all outputs of PORTC can be used
	MCUCR = (1<<JTD);
     3ba:	80 e8       	ldi	r24, 0x80	; 128
     3bc:	85 bf       	out	0x35, r24	; 53
	MCUCR = (1<<JTD);
     3be:	85 bf       	out	0x35, r24	; 53
		
	//SET PORTB PIN 7 (PB7) as OUTPUT
	DDRB |= (1<<ARP_SYNC_LED);
     3c0:	27 9a       	sbi	0x04, 7	; 4
	
	DDRF |= (1<<GATE); //set gate as output
     3c2:	81 9a       	sbi	0x10, 1	; 16
	//PORTF |= (1<<GATE); //turn gate on for testing
	
	DDRG |= (1<<TUNE_SELECT); //set tune select bit as output on PORTG
     3c4:	9a 9a       	sbi	0x13, 2	; 19
	//PORTG &= ~(1<<TUNE_SELECT); //set tune select bit to 0 to select VCF/VCA output for oscillator tuning
	PORTG |= (1<<TUNE_SELECT);
     3c6:	a2 9a       	sbi	0x14, 2	; 20
	
	setup_spi(); 
     3c8:	0e 94 01 03 	call	0x602	; 0x602 <setup_spi>
	
	DDRH |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins as outputs
     3cc:	a9 ed       	ldi	r26, 0xD9	; 217
     3ce:	b0 e0       	ldi	r27, 0x00	; 0
     3d0:	8c 91       	ld	r24, X
     3d2:	80 6c       	ori	r24, 0xC0	; 192
     3d4:	8c 93       	st	X, r24
	POT_MUX |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins HIGH (active LOW)
     3d6:	ea ed       	ldi	r30, 0xDA	; 218
     3d8:	f0 e0       	ldi	r31, 0x00	; 0
     3da:	80 81       	ld	r24, Z
     3dc:	80 6c       	ori	r24, 0xC0	; 192
     3de:	80 83       	st	Z, r24
	//POT_MUX |= (1<<POTMUX_EN1);
	
	//set up LED display
	DDRA |= 0b11111111; //set all lines or DATA_BUS to outputs
     3e0:	81 b1       	in	r24, 0x01	; 1
     3e2:	8f ef       	ldi	r24, 0xFF	; 255
     3e4:	81 b9       	out	0x01, r24	; 1
	DATA_BUS |= 0b11111111; //set all DATA_BUS lines to HIGH (cathodes OFF)
     3e6:	92 b1       	in	r25, 0x02	; 2
     3e8:	82 b9       	out	0x02, r24	; 2
	DDRH |= (1<<DISP_CATHODE_LATCH) | (1<<DISP_ANODE_LATCH); //set display latches to outputs
     3ea:	8c 91       	ld	r24, X
     3ec:	80 63       	ori	r24, 0x30	; 48
     3ee:	8c 93       	st	X, r24
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH | 1<< DISP_CATHODE_LATCH); //set DISP latches to LOW (inactive)
     3f0:	80 81       	ld	r24, Z
     3f2:	8f 7c       	andi	r24, 0xCF	; 207
     3f4:	80 83       	st	Z, r24
	
	//set up switch port
	DDRF &= ~(1<<ISW8_SW); //set ISW8_SW pin as input
     3f6:	82 98       	cbi	0x10, 2	; 16
	
	//setup ADC
    setup_adc();		
     3f8:	0e 94 51 00 	call	0xa2	; 0xa2 <setup_adc>
	//setup DAC
	setup_dac();
     3fc:	0e 94 90 00 	call	0x120	; 0x120 <setup_dac>
	
	//setup MIDI
	//initialize MIDI device
	midi_device_init(&midi_device);
     400:	c5 e6       	ldi	r28, 0x65	; 101
     402:	d1 e0       	ldi	r29, 0x01	; 1
     404:	ce 01       	movw	r24, r28
     406:	0e 94 10 07 	call	0xe20	; 0xe20 <midi_device_init>
	//register callbacks
	midi_register_noteon_callback(&midi_device, note_on_event);
     40a:	ce 01       	movw	r24, r28
     40c:	6b e3       	ldi	r22, 0x3B	; 59
     40e:	71 e0       	ldi	r23, 0x01	; 1
     410:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <midi_register_noteon_callback>
	midi_register_noteoff_callback(&midi_device, note_off_event);
     414:	ce 01       	movw	r24, r28
     416:	66 e4       	ldi	r22, 0x46	; 70
     418:	71 e0       	ldi	r23, 0x01	; 1
     41a:	0e 94 dc 06 	call	0xdb8	; 0xdb8 <midi_register_noteoff_callback>
	//setup MIDI USART
	setup_midi_usart();
     41e:	0e 94 48 01 	call	0x290	; 0x290 <setup_midi_usart>
	
	//set up main timer interrupt
	//this generates the main scanning interrupt
	TCCR2A |= (1<<CS22) | (1<<CS21); //Timer2 20MHz/256 prescaler
     422:	e0 eb       	ldi	r30, 0xB0	; 176
     424:	f0 e0       	ldi	r31, 0x00	; 0
     426:	80 81       	ld	r24, Z
     428:	86 60       	ori	r24, 0x06	; 6
     42a:	80 83       	st	Z, r24
	TIMSK2 |= (1<<TOIE2); //enable Timer2 overflow interrupt over flows approx. every 3ms
     42c:	e0 e7       	ldi	r30, 0x70	; 112
     42e:	f0 e0       	ldi	r31, 0x00	; 0
     430:	80 81       	ld	r24, Z
     432:	81 60       	ori	r24, 0x01	; 1
     434:	80 83       	st	Z, r24
	
	//set up timer/counter0 to be clocked by T0 input
	TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00); //clocked by external T0 pin, rising edge
     436:	84 b5       	in	r24, 0x24	; 36
     438:	87 60       	ori	r24, 0x07	; 7
     43a:	84 bd       	out	0x24, r24	; 36
	OCR0A = 1; //output compare register - set to number of periods to be counted.
     43c:	81 e0       	ldi	r24, 0x01	; 1
     43e:	87 bd       	out	0x27, r24	; 39
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
     440:	ee e6       	ldi	r30, 0x6E	; 110
     442:	f0 e0       	ldi	r31, 0x00	; 0
     444:	80 81       	ld	r24, Z
     446:	82 60       	ori	r24, 0x02	; 2
     448:	80 83       	st	Z, r24
		
	sei(); //enable global interrupts
     44a:	78 94       	sei

	while(1)
	{	
		midi_device_process(&midi_device); //this needs to be called 'frequently' in order for MIDI to work
     44c:	ce 01       	movw	r24, r28
     44e:	0e 94 6b 09 	call	0x12d6	; 0x12d6 <midi_device_process>
     452:	fc cf       	rjmp	.-8      	; 0x44c <main+0x92>

00000454 <scan_pots_and_update_control_voltages>:
	{SUSTAIN_1,		DAC_MUX_EN3},
	{RELEASE_2,		DAC_MUX_EN3},
	{RELEASE_1,		DAC_MUX_EN3}							
};

void scan_pots_and_update_control_voltages(void) {
     454:	8f 92       	push	r8
     456:	9f 92       	push	r9
     458:	af 92       	push	r10
     45a:	bf 92       	push	r11
     45c:	cf 92       	push	r12
     45e:	df 92       	push	r13
     460:	ef 92       	push	r14
     462:	ff 92       	push	r15
     464:	0f 93       	push	r16
     466:	1f 93       	push	r17
     468:	cf 93       	push	r28
     46a:	df 93       	push	r29
     46c:	ee 24       	eor	r14, r14
     46e:	ff 24       	eor	r15, r15
     470:	e3 94       	inc	r14
     472:	00 e0       	ldi	r16, 0x00	; 0
     474:	10 e0       	ldi	r17, 0x00	; 0
		} else if (i == 11) //exception to handle ARP_RATE pot
		{
			//store ARP pot value, but don't set DAC
			
		} else {
			set_dac(dac_pot_decoder_0[i][1],dac_pot_decoder_0[i][0], adc_value << 4);
     476:	0f 2e       	mov	r0, r31
     478:	fe e2       	ldi	r31, 0x2E	; 46
     47a:	cf 2e       	mov	r12, r31
     47c:	f1 e0       	ldi	r31, 0x01	; 1
     47e:	df 2e       	mov	r13, r31
     480:	f0 2d       	mov	r31, r0
		adc_value = read_pot(POTMUX_EN0, i);
		
		if (i == 8 || i == 9) //exception to handle tune and fine for VCO1 and VCO2
		{
			uint16_t tune_value = 6303;//9759; //init CV offset of about -5.8V
			if (i == 9) tune_value += 1638; //add an octave (1V) to VCO2 pitch
     482:	0f 2e       	mov	r0, r31
     484:	f5 e0       	ldi	r31, 0x05	; 5
     486:	8f 2e       	mov	r8, r31
     488:	ff e1       	ldi	r31, 0x1F	; 31
     48a:	9f 2e       	mov	r9, r31
     48c:	f0 2d       	mov	r31, r0

		adc_value = read_pot(POTMUX_EN0, i);
		
		if (i == 8 || i == 9) //exception to handle tune and fine for VCO1 and VCO2
		{
			uint16_t tune_value = 6303;//9759; //init CV offset of about -5.8V
     48e:	0f 2e       	mov	r0, r31
     490:	ff e9       	ldi	r31, 0x9F	; 159
     492:	af 2e       	mov	r10, r31
     494:	f8 e1       	ldi	r31, 0x18	; 24
     496:	bf 2e       	mov	r11, r31
     498:	f0 2d       	mov	r31, r0
     49a:	05 c0       	rjmp	.+10     	; 0x4a6 <scan_pots_and_update_control_voltages+0x52>
};

void scan_pots_and_update_control_voltages(void) {

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
     49c:	0f 5f       	subi	r16, 0xFF	; 255
     49e:	1f 4f       	sbci	r17, 0xFF	; 255
     4a0:	08 94       	sec
     4a2:	e1 1c       	adc	r14, r1
     4a4:	f1 1c       	adc	r15, r1
     4a6:	e8 01       	movw	r28, r16
	{

		adc_value = read_pot(POTMUX_EN0, i);
     4a8:	86 e0       	ldi	r24, 0x06	; 6
     4aa:	60 2f       	mov	r22, r16
     4ac:	0e 94 64 00 	call	0xc8	; 0xc8 <read_pot>
     4b0:	90 93 53 01 	sts	0x0153, r25
     4b4:	80 93 52 01 	sts	0x0152, r24
		
		if (i == 8 || i == 9) //exception to handle tune and fine for VCO1 and VCO2
     4b8:	c8 01       	movw	r24, r16
     4ba:	08 97       	sbiw	r24, 0x08	; 8
     4bc:	82 30       	cpi	r24, 0x02	; 2
     4be:	91 05       	cpc	r25, r1
     4c0:	08 f0       	brcs	.+2      	; 0x4c4 <scan_pots_and_update_control_voltages+0x70>
     4c2:	44 c0       	rjmp	.+136    	; 0x54c <scan_pots_and_update_control_voltages+0xf8>
		{
			uint16_t tune_value = 6303;//9759; //init CV offset of about -5.8V
			if (i == 9) tune_value += 1638; //add an octave (1V) to VCO2 pitch
     4c4:	09 30       	cpi	r16, 0x09	; 9
     4c6:	11 05       	cpc	r17, r1
     4c8:	11 f0       	breq	.+4      	; 0x4ce <scan_pots_and_update_control_voltages+0x7a>

		adc_value = read_pot(POTMUX_EN0, i);
		
		if (i == 8 || i == 9) //exception to handle tune and fine for VCO1 and VCO2
		{
			uint16_t tune_value = 6303;//9759; //init CV offset of about -5.8V
     4ca:	95 01       	movw	r18, r10
     4cc:	01 c0       	rjmp	.+2      	; 0x4d0 <scan_pots_and_update_control_voltages+0x7c>
			if (i == 9) tune_value += 1638; //add an octave (1V) to VCO2 pitch
     4ce:	94 01       	movw	r18, r8
			if (adc_value >= 512) {
     4d0:	80 91 52 01 	lds	r24, 0x0152
     4d4:	90 91 53 01 	lds	r25, 0x0153
     4d8:	42 e0       	ldi	r20, 0x02	; 2
     4da:	80 30       	cpi	r24, 0x00	; 0
     4dc:	94 07       	cpc	r25, r20
     4de:	e0 f0       	brcs	.+56     	; 0x518 <scan_pots_and_update_control_voltages+0xc4>
				set_dac(dac_pot_decoder_0[i][1],dac_pot_decoder_0[i][0],(tune_value + (adc_value - 512)));
     4e0:	fe 01       	movw	r30, r28
     4e2:	ee 0f       	add	r30, r30
     4e4:	ff 1f       	adc	r31, r31
     4e6:	ec 0d       	add	r30, r12
     4e8:	fd 1d       	adc	r31, r13
     4ea:	81 81       	ldd	r24, Z+1	; 0x01
     4ec:	60 81       	ld	r22, Z
     4ee:	40 91 52 01 	lds	r20, 0x0152
     4f2:	50 91 53 01 	lds	r21, 0x0153
     4f6:	40 50       	subi	r20, 0x00	; 0
     4f8:	52 40       	sbci	r21, 0x02	; 2
     4fa:	42 0f       	add	r20, r18
     4fc:	53 1f       	adc	r21, r19
     4fe:	0e 94 a9 00 	call	0x152	; 0x152 <set_dac>
				tune_offset = adc_value - 512;
     502:	80 91 52 01 	lds	r24, 0x0152
     506:	90 91 53 01 	lds	r25, 0x0153
     50a:	80 50       	subi	r24, 0x00	; 0
     50c:	92 40       	sbci	r25, 0x02	; 2
     50e:	90 93 51 01 	sts	0x0151, r25
     512:	80 93 50 01 	sts	0x0150, r24
     516:	31 c0       	rjmp	.+98     	; 0x57a <scan_pots_and_update_control_voltages+0x126>
			} else {
				set_dac(dac_pot_decoder_0[i][1],dac_pot_decoder_0[i][0],(tune_value - (512- adc_value)));
     518:	fe 01       	movw	r30, r28
     51a:	ee 0f       	add	r30, r30
     51c:	ff 1f       	adc	r31, r31
     51e:	ec 0d       	add	r30, r12
     520:	fd 1d       	adc	r31, r13
     522:	81 81       	ldd	r24, Z+1	; 0x01
     524:	60 81       	ld	r22, Z
     526:	40 91 52 01 	lds	r20, 0x0152
     52a:	50 91 53 01 	lds	r21, 0x0153
     52e:	40 50       	subi	r20, 0x00	; 0
     530:	52 40       	sbci	r21, 0x02	; 2
     532:	42 0f       	add	r20, r18
     534:	53 1f       	adc	r21, r19
     536:	0e 94 a9 00 	call	0x152	; 0x152 <set_dac>
				tune_offset = adc_value;
     53a:	80 91 52 01 	lds	r24, 0x0152
     53e:	90 91 53 01 	lds	r25, 0x0153
     542:	90 93 51 01 	sts	0x0151, r25
     546:	80 93 50 01 	sts	0x0150, r24
     54a:	17 c0       	rjmp	.+46     	; 0x57a <scan_pots_and_update_control_voltages+0x126>
			}

		} else if (i == 11) //exception to handle ARP_RATE pot
     54c:	0b 30       	cpi	r16, 0x0B	; 11
     54e:	11 05       	cpc	r17, r1
     550:	09 f4       	brne	.+2      	; 0x554 <scan_pots_and_update_control_voltages+0x100>
     552:	a4 cf       	rjmp	.-184    	; 0x49c <scan_pots_and_update_control_voltages+0x48>
		{
			//store ARP pot value, but don't set DAC
			
		} else {
			set_dac(dac_pot_decoder_0[i][1],dac_pot_decoder_0[i][0], adc_value << 4);
     554:	f8 01       	movw	r30, r16
     556:	ee 0f       	add	r30, r30
     558:	ff 1f       	adc	r31, r31
     55a:	ec 0d       	add	r30, r12
     55c:	fd 1d       	adc	r31, r13
     55e:	81 81       	ldd	r24, Z+1	; 0x01
     560:	60 81       	ld	r22, Z
     562:	40 91 52 01 	lds	r20, 0x0152
     566:	50 91 53 01 	lds	r21, 0x0153
     56a:	42 95       	swap	r20
     56c:	52 95       	swap	r21
     56e:	50 7f       	andi	r21, 0xF0	; 240
     570:	54 27       	eor	r21, r20
     572:	40 7f       	andi	r20, 0xF0	; 240
     574:	54 27       	eor	r21, r20
     576:	0e 94 a9 00 	call	0x152	; 0x152 <set_dac>
};

void scan_pots_and_update_control_voltages(void) {

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
     57a:	80 e1       	ldi	r24, 0x10	; 16
     57c:	e8 16       	cp	r14, r24
     57e:	f1 04       	cpc	r15, r1
     580:	0c f4       	brge	.+2      	; 0x584 <scan_pots_and_update_control_voltages+0x130>
     582:	8c cf       	rjmp	.-232    	; 0x49c <scan_pots_and_update_control_voltages+0x48>
     584:	c0 e0       	ldi	r28, 0x00	; 0
     586:	d0 e0       	ldi	r29, 0x00	; 0
		//adc_value = ADCL;
		//adc_value = adc_value | (ADCH <<8);
		
		adc_value = read_pot(POTMUX_EN1, i+1);
		
		set_dac(dac_pot_decoder_1[i][1],dac_pot_decoder_1[i][0], adc_value << 4);
     588:	00 e1       	ldi	r16, 0x10	; 16
     58a:	11 e0       	ldi	r17, 0x01	; 1
	{SUSTAIN_1,		DAC_MUX_EN3},
	{RELEASE_2,		DAC_MUX_EN3},
	{RELEASE_1,		DAC_MUX_EN3}							
};

void scan_pots_and_update_control_voltages(void) {
     58c:	6c 2f       	mov	r22, r28
     58e:	6f 5f       	subi	r22, 0xFF	; 255
		//POT_MUX |= (1<<POTMUX_EN1); //disable pot multiplexer U2
		////adc_previous = adc_value;
		//adc_value = ADCL;
		//adc_value = adc_value | (ADCH <<8);
		
		adc_value = read_pot(POTMUX_EN1, i+1);
     590:	87 e0       	ldi	r24, 0x07	; 7
     592:	0e 94 64 00 	call	0xc8	; 0xc8 <read_pot>
     596:	90 93 53 01 	sts	0x0153, r25
     59a:	80 93 52 01 	sts	0x0152, r24
		
		set_dac(dac_pot_decoder_1[i][1],dac_pot_decoder_1[i][0], adc_value << 4);
     59e:	fe 01       	movw	r30, r28
     5a0:	ee 0f       	add	r30, r30
     5a2:	ff 1f       	adc	r31, r31
     5a4:	e0 0f       	add	r30, r16
     5a6:	f1 1f       	adc	r31, r17
     5a8:	81 81       	ldd	r24, Z+1	; 0x01
     5aa:	60 81       	ld	r22, Z
     5ac:	40 91 52 01 	lds	r20, 0x0152
     5b0:	50 91 53 01 	lds	r21, 0x0153
     5b4:	42 95       	swap	r20
     5b6:	52 95       	swap	r21
     5b8:	50 7f       	andi	r21, 0xF0	; 240
     5ba:	54 27       	eor	r21, r20
     5bc:	40 7f       	andi	r20, 0xF0	; 240
     5be:	54 27       	eor	r21, r20
     5c0:	0e 94 a9 00 	call	0x152	; 0x152 <set_dac>
		}
		
	}
	
	//now read second set of pots form U4 and set appropriate DAC S&H channel
	for (int i = 0; i <=14; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
     5c4:	21 96       	adiw	r28, 0x01	; 1
     5c6:	cf 30       	cpi	r28, 0x0F	; 15
     5c8:	d1 05       	cpc	r29, r1
     5ca:	01 f7       	brne	.-64     	; 0x58c <scan_pots_and_update_control_voltages+0x138>
		
		set_dac(dac_pot_decoder_1[i][1],dac_pot_decoder_1[i][0], adc_value << 4);

	}
	
	set_dac(DAC_MUX_EN1, VCO1_PITCH, 0); //OSCA PITCH CV
     5cc:	81 e0       	ldi	r24, 0x01	; 1
     5ce:	62 e0       	ldi	r22, 0x02	; 2
     5d0:	40 e0       	ldi	r20, 0x00	; 0
     5d2:	50 e0       	ldi	r21, 0x00	; 0
     5d4:	0e 94 a9 00 	call	0x152	; 0x152 <set_dac>
	set_dac(DAC_MUX_EN1, VCO2_PITCH, 0); //OSCB PITCH CV
     5d8:	81 e0       	ldi	r24, 0x01	; 1
     5da:	61 e0       	ldi	r22, 0x01	; 1
     5dc:	40 e0       	ldi	r20, 0x00	; 0
     5de:	50 e0       	ldi	r21, 0x00	; 0
     5e0:	0e 94 a9 00 	call	0x152	; 0x152 <set_dac>
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
     5e4:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);	
     5e6:	a1 9a       	sbi	0x14, 1	; 20
	
	
     5e8:	df 91       	pop	r29
     5ea:	cf 91       	pop	r28
     5ec:	1f 91       	pop	r17
     5ee:	0f 91       	pop	r16
     5f0:	ff 90       	pop	r15
     5f2:	ef 90       	pop	r14
     5f4:	df 90       	pop	r13
     5f6:	cf 90       	pop	r12
     5f8:	bf 90       	pop	r11
     5fa:	af 90       	pop	r10
     5fc:	9f 90       	pop	r9
     5fe:	8f 90       	pop	r8
     600:	08 95       	ret

00000602 <setup_spi>:
void setup_spi(void) {
	
		//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH pins as outputs
		//also set Slave Select (PB0) as output just to ensure it doesn't interfere with SPI communication (currently floating)
		//ACTUALLY, Slave Select ***MUST*** be set as output. Leaving it floating without setting its data direction bit breaks SPI!
		DDRB |= (SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH |(1<<PB0));
     602:	84 b1       	in	r24, 0x04	; 4
     604:	87 62       	ori	r24, 0x27	; 39
     606:	84 b9       	out	0x04, r24	; 4
		
		//SET SPI_EN and LED_LATCH and VCO_SW_LATCH and EG2_POL pins as outputs
		DDRJ |= (SPI_EN | LED_LATCH | (1<<VCO_SW_LATCH) | (1<<EG2_POL));
     608:	ec ed       	ldi	r30, 0xDC	; 220
     60a:	f0 e0       	ldi	r31, 0x00	; 0
     60c:	80 81       	ld	r24, Z
     60e:	8c 65       	ori	r24, 0x5C	; 92
     610:	80 83       	st	Z, r24
		
		//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH outputs LOW
		SPI_PORT &= ~(SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH);
     612:	85 b1       	in	r24, 0x05	; 5
     614:	89 7d       	andi	r24, 0xD9	; 217
     616:	85 b9       	out	0x05, r24	; 5
		
		//SET SPI_EN LOW (active) and LED_LATCH LOW (active)
		SPI_LATCH_PORT &= ~(SPI_EN | LED_LATCH);
     618:	ed ed       	ldi	r30, 0xDD	; 221
     61a:	f0 e0       	ldi	r31, 0x00	; 0
     61c:	80 81       	ld	r24, Z
     61e:	83 7f       	andi	r24, 0xF3	; 243
     620:	80 83       	st	Z, r24
		
		//SET UP SPI
		SPCR = (1<<SPE) | (1<<MSTR); //Start SPI as MASTER
     622:	80 e5       	ldi	r24, 0x50	; 80
     624:	8c bd       	out	0x2c, r24	; 44
		
		//Pull LED_LATCH LOW
		SPI_LATCH_PORT &= ~LED_LATCH;
     626:	80 81       	ld	r24, Z
     628:	87 7f       	andi	r24, 0xF7	; 247
     62a:	80 83       	st	Z, r24
		
		
		//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
		
		SPI_LATCH_PORT &= ~LED_LATCH;
     62c:	80 81       	ld	r24, Z
     62e:	87 7f       	andi	r24, 0xF7	; 247
     630:	80 83       	st	Z, r24
		SPI_LATCH_PORT |= LED_LATCH;
     632:	80 81       	ld	r24, Z
     634:	88 60       	ori	r24, 0x08	; 8
     636:	80 83       	st	Z, r24
		
		//set EG2 POL
		EG2_POL_PORT &= ~(1 << EG2_POL); //0 for normal, 1 for inverted
     638:	80 81       	ld	r24, Z
     63a:	8f 7e       	andi	r24, 0xEF	; 239
     63c:	80 83       	st	Z, r24
	
}
     63e:	08 95       	ret

00000640 <update_spi>:

void update_spi(void) {
     640:	0f 93       	push	r16
     642:	1f 93       	push	r17
     644:	cf 93       	push	r28
     646:	df 93       	push	r29
	
			SPI_PORT |= SPI_SW_LATCH;
     648:	2d 9a       	sbi	0x05, 5	; 5
			
			//SHIFT 5th BYTE
			SPDR =
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
     64a:	c0 91 5a 01 	lds	r28, 0x015A
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
     64e:	40 91 5a 01 	lds	r20, 0x015A
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
     652:	00 91 5a 01 	lds	r16, 0x015A
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     656:	80 91 5a 01 	lds	r24, 0x015A
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
     65a:	a0 91 5a 01 	lds	r26, 0x015A
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
     65e:	60 91 5a 01 	lds	r22, 0x015A
			((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
     662:	20 91 5a 01 	lds	r18, 0x015A
			ISW8_SW_ON << ISW8_LED;
     666:	90 91 5f 01 	lds	r25, 0x015F
     66a:	97 95       	ror	r25
     66c:	99 27       	eor	r25, r25
     66e:	97 95       	ror	r25
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     670:	81 70       	andi	r24, 0x01	; 1
     672:	98 2b       	or	r25, r24
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
     674:	cc 1f       	adc	r28, r28
     676:	cc 27       	eor	r28, r28
     678:	cc 1f       	adc	r28, r28
     67a:	cc 0f       	add	r28, r28
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     67c:	c9 2b       	or	r28, r25
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
     67e:	46 95       	lsr	r20
     680:	46 95       	lsr	r20
     682:	50 e0       	ldi	r21, 0x00	; 0
     684:	41 70       	andi	r20, 0x01	; 1
     686:	50 70       	andi	r21, 0x00	; 0
     688:	ca 01       	movw	r24, r20
     68a:	88 0f       	add	r24, r24
     68c:	99 1f       	adc	r25, r25
     68e:	88 0f       	add	r24, r24
     690:	99 1f       	adc	r25, r25
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     692:	8c 2b       	or	r24, r28
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
     694:	06 95       	lsr	r16
     696:	10 e0       	ldi	r17, 0x00	; 0
     698:	01 70       	andi	r16, 0x01	; 1
     69a:	10 70       	andi	r17, 0x00	; 0
     69c:	e8 01       	movw	r28, r16
     69e:	cc 0f       	add	r28, r28
     6a0:	dd 1f       	adc	r29, r29
     6a2:	cc 0f       	add	r28, r28
     6a4:	dd 1f       	adc	r29, r29
     6a6:	cc 0f       	add	r28, r28
     6a8:	dd 1f       	adc	r29, r29
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     6aa:	c8 2b       	or	r28, r24
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
     6ac:	a2 95       	swap	r26
     6ae:	af 70       	andi	r26, 0x0F	; 15
     6b0:	b0 e0       	ldi	r27, 0x00	; 0
     6b2:	a1 70       	andi	r26, 0x01	; 1
     6b4:	b0 70       	andi	r27, 0x00	; 0
     6b6:	fd 01       	movw	r30, r26
     6b8:	e2 95       	swap	r30
     6ba:	f2 95       	swap	r31
     6bc:	f0 7f       	andi	r31, 0xF0	; 240
     6be:	fe 27       	eor	r31, r30
     6c0:	e0 7f       	andi	r30, 0xF0	; 240
     6c2:	fe 27       	eor	r31, r30
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     6c4:	ec 2b       	or	r30, r28
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
     6c6:	62 95       	swap	r22
     6c8:	66 95       	lsr	r22
     6ca:	67 70       	andi	r22, 0x07	; 7
     6cc:	70 e0       	ldi	r23, 0x00	; 0
     6ce:	61 70       	andi	r22, 0x01	; 1
     6d0:	70 70       	andi	r23, 0x00	; 0
     6d2:	ab 01       	movw	r20, r22
     6d4:	44 0f       	add	r20, r20
     6d6:	55 1f       	adc	r21, r21
     6d8:	42 95       	swap	r20
     6da:	52 95       	swap	r21
     6dc:	50 7f       	andi	r21, 0xF0	; 240
     6de:	54 27       	eor	r21, r20
     6e0:	40 7f       	andi	r20, 0xF0	; 240
     6e2:	54 27       	eor	r21, r20
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     6e4:	4e 2b       	or	r20, r30
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
			((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
     6e6:	22 95       	swap	r18
     6e8:	26 95       	lsr	r18
     6ea:	26 95       	lsr	r18
     6ec:	23 70       	andi	r18, 0x03	; 3
     6ee:	30 e0       	ldi	r19, 0x00	; 0
     6f0:	21 70       	andi	r18, 0x01	; 1
     6f2:	30 70       	andi	r19, 0x00	; 0
     6f4:	c9 01       	movw	r24, r18
     6f6:	00 24       	eor	r0, r0
     6f8:	96 95       	lsr	r25
     6fa:	87 95       	ror	r24
     6fc:	07 94       	ror	r0
     6fe:	96 95       	lsr	r25
     700:	87 95       	ror	r24
     702:	07 94       	ror	r0
     704:	98 2f       	mov	r25, r24
     706:	80 2d       	mov	r24, r0
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     708:	84 2b       	or	r24, r20
     70a:	8e bd       	out	0x2e, r24	; 46
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
			((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
			ISW8_SW_ON << ISW8_LED;
			
			while (!(SPSR & (1<<SPIF)));
     70c:	0d b4       	in	r0, 0x2d	; 45
     70e:	07 fe       	sbrs	r0, 7
     710:	fd cf       	rjmp	.-6      	; 0x70c <update_spi+0xcc>
			
			//Now read SPDR for switch data shifted in from 74XX165 U14
			spi_sw_current_state = SPDR;
     712:	8e b5       	in	r24, 0x2e	; 46
     714:	80 93 5c 01 	sts	0x015C, r24
			
			spi_sw_current_state ^= spi_sw_previous_state;
     718:	80 91 5c 01 	lds	r24, 0x015C
     71c:	90 91 5b 01 	lds	r25, 0x015B
     720:	89 27       	eor	r24, r25
     722:	80 93 5c 01 	sts	0x015C, r24
			spi_sw_previous_state ^= spi_sw_current_state;
     726:	80 91 5b 01 	lds	r24, 0x015B
     72a:	90 91 5c 01 	lds	r25, 0x015C
     72e:	89 27       	eor	r24, r25
     730:	80 93 5b 01 	sts	0x015B, r24
			spi_sw_current_state &= spi_sw_previous_state;
     734:	80 91 5c 01 	lds	r24, 0x015C
     738:	90 91 5b 01 	lds	r25, 0x015B
     73c:	89 23       	and	r24, r25
     73e:	80 93 5c 01 	sts	0x015C, r24
			
			//toggle switch state		
			sw_latch_five ^= spi_sw_current_state; //Omar's solution. Replaces above 7 lines of if/then statements. Duh!
     742:	80 91 5a 01 	lds	r24, 0x015A
     746:	90 91 5c 01 	lds	r25, 0x015C
     74a:	89 27       	eor	r24, r25
     74c:	80 93 5a 01 	sts	0x015A, r24
			
			//SHIFT 4th BYTE
			SPDR = 0; //no LEDs connected in current test set up
     750:	1e bc       	out	0x2e, r1	; 46
			while (!(SPSR & (1<<SPIF)));
     752:	0d b4       	in	r0, 0x2d	; 45
     754:	07 fe       	sbrs	r0, 7
     756:	fd cf       	rjmp	.-6      	; 0x752 <update_spi+0x112>
			//Now read SPDR for switch data shifted in from 74XX165 (U9)
			sw_latch_four = SPDR;
     758:	8e b5       	in	r24, 0x2e	; 46
     75a:	80 93 59 01 	sts	0x0159, r24
			//toggling not implemented here yet.
			ISW12_SW_ON = (sw_latch_four >> ISW12_SW) & 1;
     75e:	80 91 59 01 	lds	r24, 0x0159
     762:	82 95       	swap	r24
     764:	86 95       	lsr	r24
     766:	87 70       	andi	r24, 0x07	; 7
     768:	81 70       	andi	r24, 0x01	; 1
     76a:	80 93 62 01 	sts	0x0162, r24
			//check if ISW13_SW bit is set
			ISW13_SW_ON = (sw_latch_four >> ISW13_SW) & 1;
     76e:	80 91 59 01 	lds	r24, 0x0159
     772:	82 95       	swap	r24
     774:	86 95       	lsr	r24
     776:	86 95       	lsr	r24
     778:	83 70       	andi	r24, 0x03	; 3
     77a:	81 70       	andi	r24, 0x01	; 1
     77c:	80 93 61 01 	sts	0x0161, r24

			
			//SHIFT 3th BYTE
			SPDR = 0;
     780:	1e bc       	out	0x2e, r1	; 46
			while (!(SPSR & (1<<SPIF)));
     782:	0d b4       	in	r0, 0x2d	; 45
     784:	07 fe       	sbrs	r0, 7
     786:	fd cf       	rjmp	.-6      	; 0x782 <update_spi+0x142>

			//SHIFT 2th BYTE
			SPDR = 0;
     788:	1e bc       	out	0x2e, r1	; 46
			while (!(SPSR & (1<<SPIF)));
     78a:	0d b4       	in	r0, 0x2d	; 45
     78c:	07 fe       	sbrs	r0, 7
     78e:	fd cf       	rjmp	.-6      	; 0x78a <update_spi+0x14a>
			
			//SHIFT 1st BYTE
			
			SPDR = (ISW12_SW_ON << ISW12_LED) | (ISW11_SW_ON << ISW11_LED) | (ISW9_SW_ON << ISW9_LED); 
     790:	20 91 62 01 	lds	r18, 0x0162
     794:	80 91 63 01 	lds	r24, 0x0163
     798:	90 91 64 01 	lds	r25, 0x0164
     79c:	22 0f       	add	r18, r18
     79e:	22 0f       	add	r18, r18
     7a0:	87 95       	ror	r24
     7a2:	88 27       	eor	r24, r24
     7a4:	87 95       	ror	r24
     7a6:	82 2b       	or	r24, r18
     7a8:	89 2b       	or	r24, r25
     7aa:	8e bd       	out	0x2e, r24	; 46
			//Wait for SPI shift to complete
			while (!(SPSR & (1<<SPIF)));
     7ac:	0d b4       	in	r0, 0x2d	; 45
     7ae:	07 fe       	sbrs	r0, 7
     7b0:	fd cf       	rjmp	.-6      	; 0x7ac <update_spi+0x16c>
			
			//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
			
			SPI_LATCH_PORT &= ~LED_LATCH;
     7b2:	ed ed       	ldi	r30, 0xDD	; 221
     7b4:	f0 e0       	ldi	r31, 0x00	; 0
     7b6:	80 81       	ld	r24, Z
     7b8:	87 7f       	andi	r24, 0xF7	; 247
     7ba:	80 83       	st	Z, r24
			SPI_LATCH_PORT |= LED_LATCH;
     7bc:	80 81       	ld	r24, Z
     7be:	88 60       	ori	r24, 0x08	; 8
     7c0:	80 83       	st	Z, r24
			
			//clear SPI_SW_LATCH
			SPI_PORT &= ~SPI_SW_LATCH;
     7c2:	2d 98       	cbi	0x05, 5	; 5
			
			//now read switches directly connected to MCU
			//this toggle code works, but I haven't figured out how it works
			//source: http://forum.allaboutcircuits.com/threads/help-with-programming-uc-toggle-led-using-one-switch.51602/
			current_sw_state = SWITCH_PORT;
     7c4:	8f b1       	in	r24, 0x0f	; 15
     7c6:	80 93 5d 01 	sts	0x015D, r24
			current_sw_state ^= previous_sw_state;
     7ca:	80 91 5d 01 	lds	r24, 0x015D
     7ce:	90 91 5e 01 	lds	r25, 0x015E
     7d2:	89 27       	eor	r24, r25
     7d4:	80 93 5d 01 	sts	0x015D, r24
			previous_sw_state ^= current_sw_state;
     7d8:	80 91 5e 01 	lds	r24, 0x015E
     7dc:	90 91 5d 01 	lds	r25, 0x015D
     7e0:	89 27       	eor	r24, r25
     7e2:	80 93 5e 01 	sts	0x015E, r24
			current_sw_state &= previous_sw_state;
     7e6:	80 91 5d 01 	lds	r24, 0x015D
     7ea:	90 91 5e 01 	lds	r25, 0x015E
     7ee:	89 23       	and	r24, r25
     7f0:	80 93 5d 01 	sts	0x015D, r24
			
			if (current_sw_state & (1<<ISW8_SW))
     7f4:	80 91 5d 01 	lds	r24, 0x015D
     7f8:	82 ff       	sbrs	r24, 2
     7fa:	06 c0       	rjmp	.+12     	; 0x808 <update_spi+0x1c8>
			{
				ISW8_SW_ON ^= 1 << 0; //toggle switch state
     7fc:	90 91 5f 01 	lds	r25, 0x015F
     800:	81 e0       	ldi	r24, 0x01	; 1
     802:	89 27       	eor	r24, r25
     804:	80 93 5f 01 	sts	0x015F, r24
			}
			
			if (current_sw_state & (1<<ISW11_SW)) {
     808:	80 91 5d 01 	lds	r24, 0x015D
     80c:	84 ff       	sbrs	r24, 4
     80e:	06 c0       	rjmp	.+12     	; 0x81c <update_spi+0x1dc>
				
				ISW11_SW_ON ^= 1 << 0; //toggle switch state
     810:	90 91 63 01 	lds	r25, 0x0163
     814:	81 e0       	ldi	r24, 0x01	; 1
     816:	89 27       	eor	r24, r25
     818:	80 93 63 01 	sts	0x0163, r24
			}
			
			if (current_sw_state & (1<<ISW9_SW)) {
     81c:	80 91 5d 01 	lds	r24, 0x015D
     820:	83 ff       	sbrs	r24, 3
     822:	06 c0       	rjmp	.+12     	; 0x830 <update_spi+0x1f0>
				
				ISW9_SW_ON ^= 1 << 0; //toggle switch state
     824:	90 91 64 01 	lds	r25, 0x0164
     828:	81 e0       	ldi	r24, 0x01	; 1
     82a:	89 27       	eor	r24, r25
     82c:	80 93 64 01 	sts	0x0164, r24
			}
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     830:	ed ed       	ldi	r30, 0xDD	; 221
     832:	f0 e0       	ldi	r31, 0x00	; 0
     834:	80 81       	ld	r24, Z
     836:	8f 7b       	andi	r24, 0xBF	; 191
     838:	80 83       	st	Z, r24
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
			((sw_latch_five >> ISW4_SW) & 1) << 3 |
     83a:	40 91 5a 01 	lds	r20, 0x015A
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     83e:	30 91 5a 01 	lds	r19, 0x015A
			((sw_latch_five >> ISW4_SW) & 1) << 3 |
			((sw_latch_five >> ISW1_SW) & 1) << 0 |
			((sw_latch_five >> ISW2_SW) & 1) << 2 |
     842:	c0 91 5a 01 	lds	r28, 0x015A
			((sw_latch_five >> ISW3_SW) & 1) << 1 |
     846:	00 91 5a 01 	lds	r16, 0x015A
			((sw_latch_five >> ISW5_SW) & 1) << 6 |
     84a:	60 91 5a 01 	lds	r22, 0x015A
			((sw_latch_five >> ISW6_SW) & 1) << 7 |
     84e:	a0 91 5a 01 	lds	r26, 0x015A
			((sw_latch_five >> ISW7_SW) & 1) << 5 |
     852:	20 91 5a 01 	lds	r18, 0x015A
			ISW8_SW_ON << 4;
     856:	80 91 5f 01 	lds	r24, 0x015F
     85a:	82 95       	swap	r24
     85c:	80 7f       	andi	r24, 0xF0	; 240
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     85e:	36 95       	lsr	r19
     860:	36 95       	lsr	r19
     862:	31 70       	andi	r19, 0x01	; 1
     864:	38 2b       	or	r19, r24
			((sw_latch_five >> ISW4_SW) & 1) << 3 |
			((sw_latch_five >> ISW1_SW) & 1) << 0 |
			((sw_latch_five >> ISW2_SW) & 1) << 2 |
			((sw_latch_five >> ISW3_SW) & 1) << 1 |
     866:	10 e0       	ldi	r17, 0x00	; 0
     868:	01 70       	andi	r16, 0x01	; 1
     86a:	10 70       	andi	r17, 0x00	; 0
     86c:	c8 01       	movw	r24, r16
     86e:	88 0f       	add	r24, r24
     870:	99 1f       	adc	r25, r25
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     872:	83 2b       	or	r24, r19
			((sw_latch_five >> ISW4_SW) & 1) << 3 |
			((sw_latch_five >> ISW1_SW) & 1) << 0 |
			((sw_latch_five >> ISW2_SW) & 1) << 2 |
			((sw_latch_five >> ISW3_SW) & 1) << 1 |
			((sw_latch_five >> ISW5_SW) & 1) << 6 |
			((sw_latch_five >> ISW6_SW) & 1) << 7 |
     874:	a2 95       	swap	r26
     876:	a6 95       	lsr	r26
     878:	a7 70       	andi	r26, 0x07	; 7
     87a:	a7 95       	ror	r26
     87c:	aa 27       	eor	r26, r26
     87e:	a7 95       	ror	r26
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     880:	8a 2b       	or	r24, r26
			((sw_latch_five >> ISW4_SW) & 1) << 3 |
     882:	44 1f       	adc	r20, r20
     884:	44 27       	eor	r20, r20
     886:	44 1f       	adc	r20, r20
     888:	44 0f       	add	r20, r20
     88a:	44 0f       	add	r20, r20
     88c:	44 0f       	add	r20, r20
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     88e:	48 2b       	or	r20, r24
			((sw_latch_five >> ISW4_SW) & 1) << 3 |
			((sw_latch_five >> ISW1_SW) & 1) << 0 |
			((sw_latch_five >> ISW2_SW) & 1) << 2 |
     890:	c6 95       	lsr	r28
     892:	d0 e0       	ldi	r29, 0x00	; 0
     894:	c1 70       	andi	r28, 0x01	; 1
     896:	d0 70       	andi	r29, 0x00	; 0
     898:	de 01       	movw	r26, r28
     89a:	aa 0f       	add	r26, r26
     89c:	bb 1f       	adc	r27, r27
     89e:	aa 0f       	add	r26, r26
     8a0:	bb 1f       	adc	r27, r27
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     8a2:	a4 2b       	or	r26, r20
			((sw_latch_five >> ISW4_SW) & 1) << 3 |
			((sw_latch_five >> ISW1_SW) & 1) << 0 |
			((sw_latch_five >> ISW2_SW) & 1) << 2 |
			((sw_latch_five >> ISW3_SW) & 1) << 1 |
			((sw_latch_five >> ISW5_SW) & 1) << 6 |
     8a4:	62 95       	swap	r22
     8a6:	6f 70       	andi	r22, 0x0F	; 15
     8a8:	70 e0       	ldi	r23, 0x00	; 0
     8aa:	61 70       	andi	r22, 0x01	; 1
     8ac:	70 70       	andi	r23, 0x00	; 0
     8ae:	ab 01       	movw	r20, r22
     8b0:	00 24       	eor	r0, r0
     8b2:	56 95       	lsr	r21
     8b4:	47 95       	ror	r20
     8b6:	07 94       	ror	r0
     8b8:	56 95       	lsr	r21
     8ba:	47 95       	ror	r20
     8bc:	07 94       	ror	r0
     8be:	54 2f       	mov	r21, r20
     8c0:	40 2d       	mov	r20, r0
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     8c2:	4a 2b       	or	r20, r26
			((sw_latch_five >> ISW1_SW) & 1) << 0 |
			((sw_latch_five >> ISW2_SW) & 1) << 2 |
			((sw_latch_five >> ISW3_SW) & 1) << 1 |
			((sw_latch_five >> ISW5_SW) & 1) << 6 |
			((sw_latch_five >> ISW6_SW) & 1) << 7 |
			((sw_latch_five >> ISW7_SW) & 1) << 5 |
     8c4:	22 95       	swap	r18
     8c6:	26 95       	lsr	r18
     8c8:	26 95       	lsr	r18
     8ca:	23 70       	andi	r18, 0x03	; 3
     8cc:	30 e0       	ldi	r19, 0x00	; 0
     8ce:	21 70       	andi	r18, 0x01	; 1
     8d0:	30 70       	andi	r19, 0x00	; 0
     8d2:	c9 01       	movw	r24, r18
     8d4:	88 0f       	add	r24, r24
     8d6:	99 1f       	adc	r25, r25
     8d8:	82 95       	swap	r24
     8da:	92 95       	swap	r25
     8dc:	90 7f       	andi	r25, 0xF0	; 240
     8de:	98 27       	eor	r25, r24
     8e0:	80 7f       	andi	r24, 0xF0	; 240
     8e2:	98 27       	eor	r25, r24
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     8e4:	84 2b       	or	r24, r20
     8e6:	82 b9       	out	0x02, r24	; 2
			((sw_latch_five >> ISW3_SW) & 1) << 1 |
			((sw_latch_five >> ISW5_SW) & 1) << 6 |
			((sw_latch_five >> ISW6_SW) & 1) << 7 |
			((sw_latch_five >> ISW7_SW) & 1) << 5 |
			ISW8_SW_ON << 4;
			VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
     8e8:	80 81       	ld	r24, Z
     8ea:	80 64       	ori	r24, 0x40	; 64
     8ec:	80 83       	st	Z, r24
     8ee:	00 00       	nop
			_delay_us(1);
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     8f0:	80 81       	ld	r24, Z
     8f2:	8f 7b       	andi	r24, 0xBF	; 191
     8f4:	80 83       	st	Z, r24
			DATA_BUS = 0;
     8f6:	12 b8       	out	0x02, r1	; 2
			
			//set EG2 INV bit. This changes the nth bit to x from: http://stackoverflow.com/questions/47981/how-do-you-set-clear-and-toggle-a-single-bit-in-c-c
			//need to make sure this doesn't interfere with anything else on this port
			EG2_POL_PORT ^= (-ISW9_SW_ON ^ EG2_POL_PORT) & (1<<EG2_POL);
     8f8:	90 81       	ld	r25, Z
     8fa:	80 91 64 01 	lds	r24, 0x0164
     8fe:	20 81       	ld	r18, Z
     900:	81 95       	neg	r24
     902:	82 27       	eor	r24, r18
     904:	80 71       	andi	r24, 0x10	; 16
     906:	89 27       	eor	r24, r25
     908:	80 83       	st	Z, r24
	
     90a:	df 91       	pop	r29
     90c:	cf 91       	pop	r28
     90e:	1f 91       	pop	r17
     910:	0f 91       	pop	r16
     912:	08 95       	ret

00000914 <bytequeue_init>:
//along with avr-bytequeue.  If not, see <http://www.gnu.org/licenses/>.

#include "bytequeue.h"
#include "interrupt_setting.h"

void bytequeue_init(byteQueue_t * queue, uint8_t * dataArray, byteQueueIndex_t arrayLen){
     914:	fc 01       	movw	r30, r24
   queue->length = arrayLen;
     916:	42 83       	std	Z+2, r20	; 0x02
   queue->data = dataArray;
     918:	74 83       	std	Z+4, r23	; 0x04
     91a:	63 83       	std	Z+3, r22	; 0x03
   queue->start = queue->end = 0;
     91c:	11 82       	std	Z+1, r1	; 0x01
     91e:	10 82       	st	Z, r1
}
     920:	08 95       	ret

00000922 <bytequeue_enqueue>:

bool bytequeue_enqueue(byteQueue_t * queue, uint8_t item){
     922:	1f 93       	push	r17
     924:	cf 93       	push	r28
     926:	df 93       	push	r29
     928:	ec 01       	movw	r28, r24
     92a:	16 2f       	mov	r17, r22
   interrupt_setting_t setting = store_and_clear_interrupt();
     92c:	0e 94 00 05 	call	0xa00	; 0xa00 <store_and_clear_interrupt>
     930:	28 2f       	mov	r18, r24
   //full
   if(((queue->end + 1) % queue->length) == queue->start){
     932:	39 81       	ldd	r19, Y+1	; 0x01
     934:	83 2f       	mov	r24, r19
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	01 96       	adiw	r24, 0x01	; 1
     93a:	6a 81       	ldd	r22, Y+2	; 0x02
     93c:	70 e0       	ldi	r23, 0x00	; 0
     93e:	0e 94 59 0b 	call	0x16b2	; 0x16b2 <__divmodhi4>
     942:	48 81       	ld	r20, Y
     944:	50 e0       	ldi	r21, 0x00	; 0
     946:	84 17       	cp	r24, r20
     948:	95 07       	cpc	r25, r21
     94a:	29 f4       	brne	.+10     	; 0x956 <bytequeue_enqueue+0x34>
      restore_interrupt_setting(setting);
     94c:	82 2f       	mov	r24, r18
     94e:	0e 94 03 05 	call	0xa06	; 0xa06 <restore_interrupt_setting>
      return false;
     952:	80 e0       	ldi	r24, 0x00	; 0
     954:	11 c0       	rjmp	.+34     	; 0x978 <bytequeue_enqueue+0x56>
   } else {
      queue->data[queue->end] = item;
     956:	eb 81       	ldd	r30, Y+3	; 0x03
     958:	fc 81       	ldd	r31, Y+4	; 0x04
     95a:	e3 0f       	add	r30, r19
     95c:	f1 1d       	adc	r31, r1
     95e:	10 83       	st	Z, r17
      queue->end = (queue->end + 1) % queue->length;
     960:	89 81       	ldd	r24, Y+1	; 0x01
     962:	90 e0       	ldi	r25, 0x00	; 0
     964:	01 96       	adiw	r24, 0x01	; 1
     966:	6a 81       	ldd	r22, Y+2	; 0x02
     968:	70 e0       	ldi	r23, 0x00	; 0
     96a:	0e 94 59 0b 	call	0x16b2	; 0x16b2 <__divmodhi4>
     96e:	89 83       	std	Y+1, r24	; 0x01
      restore_interrupt_setting(setting);
     970:	82 2f       	mov	r24, r18
     972:	0e 94 03 05 	call	0xa06	; 0xa06 <restore_interrupt_setting>
      return true;
     976:	81 e0       	ldi	r24, 0x01	; 1
   }
}
     978:	df 91       	pop	r29
     97a:	cf 91       	pop	r28
     97c:	1f 91       	pop	r17
     97e:	08 95       	ret

00000980 <bytequeue_length>:

byteQueueIndex_t bytequeue_length(byteQueue_t * queue){
     980:	cf 93       	push	r28
     982:	df 93       	push	r29
     984:	ec 01       	movw	r28, r24
   byteQueueIndex_t len;
   interrupt_setting_t setting = store_and_clear_interrupt();
     986:	0e 94 00 05 	call	0xa00	; 0xa00 <store_and_clear_interrupt>
   if(queue->end >= queue->start)
     98a:	29 81       	ldd	r18, Y+1	; 0x01
     98c:	98 81       	ld	r25, Y
     98e:	29 17       	cp	r18, r25
     990:	18 f0       	brcs	.+6      	; 0x998 <bytequeue_length+0x18>
      len = queue->end - queue->start;
     992:	c2 2f       	mov	r28, r18
     994:	c9 1b       	sub	r28, r25
     996:	03 c0       	rjmp	.+6      	; 0x99e <bytequeue_length+0x1e>
   else
      len = (queue->length - queue->start) + queue->end;
     998:	ca 81       	ldd	r28, Y+2	; 0x02
     99a:	c2 0f       	add	r28, r18
     99c:	c9 1b       	sub	r28, r25
   restore_interrupt_setting(setting);
     99e:	0e 94 03 05 	call	0xa06	; 0xa06 <restore_interrupt_setting>
   return len;
}
     9a2:	8c 2f       	mov	r24, r28
     9a4:	df 91       	pop	r29
     9a6:	cf 91       	pop	r28
     9a8:	08 95       	ret

000009aa <bytequeue_get>:

//we don't need to avoid interrupts if there is only one reader
uint8_t bytequeue_get(byteQueue_t * queue, byteQueueIndex_t index){
     9aa:	fc 01       	movw	r30, r24
   return queue->data[(queue->start + index) % queue->length];
     9ac:	20 81       	ld	r18, Z
     9ae:	86 2f       	mov	r24, r22
     9b0:	90 e0       	ldi	r25, 0x00	; 0
     9b2:	82 0f       	add	r24, r18
     9b4:	91 1d       	adc	r25, r1
     9b6:	62 81       	ldd	r22, Z+2	; 0x02
     9b8:	70 e0       	ldi	r23, 0x00	; 0
     9ba:	0e 94 59 0b 	call	0x16b2	; 0x16b2 <__divmodhi4>
     9be:	03 80       	ldd	r0, Z+3	; 0x03
     9c0:	f4 81       	ldd	r31, Z+4	; 0x04
     9c2:	e0 2d       	mov	r30, r0
     9c4:	e8 0f       	add	r30, r24
     9c6:	f9 1f       	adc	r31, r25
}
     9c8:	80 81       	ld	r24, Z
     9ca:	08 95       	ret

000009cc <bytequeue_remove>:

//we just update the start index to remove elements
void bytequeue_remove(byteQueue_t * queue, byteQueueIndex_t numToRemove){
     9cc:	1f 93       	push	r17
     9ce:	cf 93       	push	r28
     9d0:	df 93       	push	r29
     9d2:	ec 01       	movw	r28, r24
     9d4:	16 2f       	mov	r17, r22
   interrupt_setting_t setting = store_and_clear_interrupt();
     9d6:	0e 94 00 05 	call	0xa00	; 0xa00 <store_and_clear_interrupt>
     9da:	48 2f       	mov	r20, r24
   queue->start = (queue->start + numToRemove) % queue->length;
     9dc:	88 81       	ld	r24, Y
     9de:	21 2f       	mov	r18, r17
     9e0:	30 e0       	ldi	r19, 0x00	; 0
     9e2:	28 0f       	add	r18, r24
     9e4:	31 1d       	adc	r19, r1
     9e6:	6a 81       	ldd	r22, Y+2	; 0x02
     9e8:	c9 01       	movw	r24, r18
     9ea:	70 e0       	ldi	r23, 0x00	; 0
     9ec:	0e 94 59 0b 	call	0x16b2	; 0x16b2 <__divmodhi4>
     9f0:	88 83       	st	Y, r24
   restore_interrupt_setting(setting);
     9f2:	84 2f       	mov	r24, r20
     9f4:	0e 94 03 05 	call	0xa06	; 0xa06 <restore_interrupt_setting>
}
     9f8:	df 91       	pop	r29
     9fa:	cf 91       	pop	r28
     9fc:	1f 91       	pop	r17
     9fe:	08 95       	ret

00000a00 <store_and_clear_interrupt>:

#include "interrupt_setting.h"
#include <avr/interrupt.h>

interrupt_setting_t store_and_clear_interrupt(void) {
   uint8_t sreg = SREG;
     a00:	8f b7       	in	r24, 0x3f	; 63
   cli();
     a02:	f8 94       	cli
   return sreg;
}
     a04:	08 95       	ret

00000a06 <restore_interrupt_setting>:

void restore_interrupt_setting(interrupt_setting_t setting) {
   SREG = setting;
     a06:	8f bf       	out	0x3f, r24	; 63
}
     a08:	08 95       	ret

00000a0a <midi_is_statusbyte>:
#define NULL 0
#endif

bool midi_is_statusbyte(uint8_t theByte){
   return (bool)(theByte & MIDI_STATUSMASK);
}
     a0a:	88 1f       	adc	r24, r24
     a0c:	88 27       	eor	r24, r24
     a0e:	88 1f       	adc	r24, r24
     a10:	08 95       	ret

00000a12 <midi_is_realtime>:

bool midi_is_realtime(uint8_t theByte){
   return (theByte >= MIDI_CLOCK);
     a12:	91 e0       	ldi	r25, 0x01	; 1
     a14:	88 3f       	cpi	r24, 0xF8	; 248
     a16:	08 f4       	brcc	.+2      	; 0xa1a <midi_is_realtime+0x8>
     a18:	90 e0       	ldi	r25, 0x00	; 0
}
     a1a:	89 2f       	mov	r24, r25
     a1c:	08 95       	ret

00000a1e <midi_packet_length>:

midi_packet_length_t midi_packet_length(uint8_t status){
   switch(status & 0xF0){
     a1e:	28 2f       	mov	r18, r24
     a20:	30 e0       	ldi	r19, 0x00	; 0
     a22:	20 7f       	andi	r18, 0xF0	; 240
     a24:	30 70       	andi	r19, 0x00	; 0
     a26:	20 3c       	cpi	r18, 0xC0	; 192
     a28:	31 05       	cpc	r19, r1
     a2a:	e9 f1       	breq	.+122    	; 0xaa6 <midi_packet_length+0x88>
     a2c:	21 3c       	cpi	r18, 0xC1	; 193
     a2e:	31 05       	cpc	r19, r1
     a30:	8c f4       	brge	.+34     	; 0xa54 <midi_packet_length+0x36>
     a32:	20 39       	cpi	r18, 0x90	; 144
     a34:	31 05       	cpc	r19, r1
     a36:	e1 f0       	breq	.+56     	; 0xa70 <midi_packet_length+0x52>
     a38:	21 39       	cpi	r18, 0x91	; 145
     a3a:	31 05       	cpc	r19, r1
     a3c:	24 f4       	brge	.+8      	; 0xa46 <midi_packet_length+0x28>
     a3e:	20 38       	cpi	r18, 0x80	; 128
     a40:	31 05       	cpc	r19, r1
     a42:	79 f5       	brne	.+94     	; 0xaa2 <midi_packet_length+0x84>
     a44:	15 c0       	rjmp	.+42     	; 0xa70 <midi_packet_length+0x52>
     a46:	20 3a       	cpi	r18, 0xA0	; 160
     a48:	31 05       	cpc	r19, r1
     a4a:	91 f0       	breq	.+36     	; 0xa70 <midi_packet_length+0x52>
     a4c:	20 3b       	cpi	r18, 0xB0	; 176
     a4e:	31 05       	cpc	r19, r1
     a50:	41 f5       	brne	.+80     	; 0xaa2 <midi_packet_length+0x84>
     a52:	0e c0       	rjmp	.+28     	; 0xa70 <midi_packet_length+0x52>
     a54:	20 3e       	cpi	r18, 0xE0	; 224
     a56:	31 05       	cpc	r19, r1
     a58:	59 f0       	breq	.+22     	; 0xa70 <midi_packet_length+0x52>
     a5a:	21 3e       	cpi	r18, 0xE1	; 225
     a5c:	31 05       	cpc	r19, r1
     a5e:	24 f4       	brge	.+8      	; 0xa68 <midi_packet_length+0x4a>
     a60:	20 3d       	cpi	r18, 0xD0	; 208
     a62:	31 05       	cpc	r19, r1
     a64:	f1 f4       	brne	.+60     	; 0xaa2 <midi_packet_length+0x84>
     a66:	1f c0       	rjmp	.+62     	; 0xaa6 <midi_packet_length+0x88>
     a68:	20 3f       	cpi	r18, 0xF0	; 240
     a6a:	31 05       	cpc	r19, r1
     a6c:	d1 f4       	brne	.+52     	; 0xaa2 <midi_packet_length+0x84>
     a6e:	02 c0       	rjmp	.+4      	; 0xa74 <midi_packet_length+0x56>
      case MIDI_CC:
      case MIDI_NOTEON:
      case MIDI_NOTEOFF:
      case MIDI_AFTERTOUCH:
      case MIDI_PITCHBEND:
         return THREE3;
     a70:	83 e0       	ldi	r24, 0x03	; 3
     a72:	08 95       	ret
      case MIDI_PROGCHANGE:
      case MIDI_CHANPRESSURE:
      case MIDI_SONGSELECT:
         return TWO2;
      case 0xF0:
         switch(status) {
     a74:	86 3f       	cpi	r24, 0xF6	; 246
     a76:	79 f0       	breq	.+30     	; 0xa96 <midi_packet_length+0x78>
     a78:	87 3f       	cpi	r24, 0xF7	; 247
     a7a:	38 f4       	brcc	.+14     	; 0xa8a <midi_packet_length+0x6c>
     a7c:	82 3f       	cpi	r24, 0xF2	; 242
     a7e:	a9 f0       	breq	.+42     	; 0xaaa <midi_packet_length+0x8c>
     a80:	83 3f       	cpi	r24, 0xF3	; 243
     a82:	59 f0       	breq	.+22     	; 0xa9a <midi_packet_length+0x7c>
     a84:	81 3f       	cpi	r24, 0xF1	; 241
     a86:	59 f4       	brne	.+22     	; 0xa9e <midi_packet_length+0x80>
     a88:	08 c0       	rjmp	.+16     	; 0xa9a <midi_packet_length+0x7c>
     a8a:	88 3f       	cpi	r24, 0xF8	; 248
     a8c:	40 f0       	brcs	.+16     	; 0xa9e <midi_packet_length+0x80>
     a8e:	8d 3f       	cpi	r24, 0xFD	; 253
     a90:	10 f0       	brcs	.+4      	; 0xa96 <midi_packet_length+0x78>
     a92:	8e 3f       	cpi	r24, 0xFE	; 254
     a94:	20 f0       	brcs	.+8      	; 0xa9e <midi_packet_length+0x80>
            case MIDI_CONTINUE:
            case MIDI_STOP:
            case MIDI_ACTIVESENSE:
            case MIDI_RESET:
            case MIDI_TUNEREQUEST:
               return ONE1;
     a96:	81 e0       	ldi	r24, 0x01	; 1
     a98:	08 95       	ret
            case MIDI_SONGPOSITION:
               return THREE3;
            case MIDI_TC_QUARTERFRAME:
            case MIDI_SONGSELECT:
               return TWO2;
     a9a:	82 e0       	ldi	r24, 0x02	; 2
     a9c:	08 95       	ret
            case SYSEX_END:
            case SYSEX_BEGIN:
            default:
               return UNDEFINED;
     a9e:	80 e0       	ldi	r24, 0x00	; 0
     aa0:	08 95       	ret
         }
      default:
         return UNDEFINED;
     aa2:	80 e0       	ldi	r24, 0x00	; 0
     aa4:	08 95       	ret
      case MIDI_PITCHBEND:
         return THREE3;
      case MIDI_PROGCHANGE:
      case MIDI_CHANPRESSURE:
      case MIDI_SONGSELECT:
         return TWO2;
     aa6:	82 e0       	ldi	r24, 0x02	; 2
     aa8:	08 95       	ret
            case MIDI_ACTIVESENSE:
            case MIDI_RESET:
            case MIDI_TUNEREQUEST:
               return ONE1;
            case MIDI_SONGPOSITION:
               return THREE3;
     aaa:	83 e0       	ldi	r24, 0x03	; 3
               return UNDEFINED;
         }
      default:
         return UNDEFINED;
   }
}
     aac:	08 95       	ret

00000aae <midi_send_cc>:

void midi_send_cc(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t val){
     aae:	0f 93       	push	r16
     ab0:	34 2f       	mov	r19, r20
     ab2:	02 2f       	mov	r16, r18
   //CC Status: 0xB0 to 0xBF where the low nibble is the MIDI channel.
   //CC Data: Controller Num, Controller Val
   device->send_func(device, 3,
     ab4:	46 2f       	mov	r20, r22
     ab6:	4f 70       	andi	r20, 0x0F	; 15
     ab8:	40 6b       	ori	r20, 0xB0	; 176
     aba:	23 2f       	mov	r18, r19
     abc:	2f 77       	andi	r18, 0x7F	; 127
     abe:	0f 77       	andi	r16, 0x7F	; 127
     ac0:	dc 01       	movw	r26, r24
     ac2:	ed 91       	ld	r30, X+
     ac4:	fc 91       	ld	r31, X
     ac6:	63 e0       	ldi	r22, 0x03	; 3
     ac8:	70 e0       	ldi	r23, 0x00	; 0
     aca:	09 95       	icall
         MIDI_CC | (chan & MIDI_CHANMASK),
         num & 0x7F,
         val & 0x7F);
}
     acc:	0f 91       	pop	r16
     ace:	08 95       	ret

00000ad0 <midi_send_noteon>:

void midi_send_noteon(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t vel){
     ad0:	0f 93       	push	r16
     ad2:	34 2f       	mov	r19, r20
     ad4:	02 2f       	mov	r16, r18
   //Note Data: Note Num, Note Velocity
   device->send_func(device, 3,
     ad6:	46 2f       	mov	r20, r22
     ad8:	4f 70       	andi	r20, 0x0F	; 15
     ada:	40 69       	ori	r20, 0x90	; 144
     adc:	23 2f       	mov	r18, r19
     ade:	2f 77       	andi	r18, 0x7F	; 127
     ae0:	0f 77       	andi	r16, 0x7F	; 127
     ae2:	dc 01       	movw	r26, r24
     ae4:	ed 91       	ld	r30, X+
     ae6:	fc 91       	ld	r31, X
     ae8:	63 e0       	ldi	r22, 0x03	; 3
     aea:	70 e0       	ldi	r23, 0x00	; 0
     aec:	09 95       	icall
         MIDI_NOTEON | (chan & MIDI_CHANMASK),
         num & 0x7F,
         vel & 0x7F);
}
     aee:	0f 91       	pop	r16
     af0:	08 95       	ret

00000af2 <midi_send_noteoff>:

void midi_send_noteoff(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t vel){
     af2:	0f 93       	push	r16
     af4:	34 2f       	mov	r19, r20
     af6:	02 2f       	mov	r16, r18
   //Note Data: Note Num, Note Velocity
   device->send_func(device, 3,
     af8:	46 2f       	mov	r20, r22
     afa:	4f 70       	andi	r20, 0x0F	; 15
     afc:	40 68       	ori	r20, 0x80	; 128
     afe:	23 2f       	mov	r18, r19
     b00:	2f 77       	andi	r18, 0x7F	; 127
     b02:	0f 77       	andi	r16, 0x7F	; 127
     b04:	dc 01       	movw	r26, r24
     b06:	ed 91       	ld	r30, X+
     b08:	fc 91       	ld	r31, X
     b0a:	63 e0       	ldi	r22, 0x03	; 3
     b0c:	70 e0       	ldi	r23, 0x00	; 0
     b0e:	09 95       	icall
         MIDI_NOTEOFF | (chan & MIDI_CHANMASK),
         num & 0x7F,
         vel & 0x7F);
}
     b10:	0f 91       	pop	r16
     b12:	08 95       	ret

00000b14 <midi_send_aftertouch>:

void midi_send_aftertouch(MidiDevice * device, uint8_t chan, uint8_t note_num, uint8_t amt){
     b14:	0f 93       	push	r16
     b16:	34 2f       	mov	r19, r20
     b18:	02 2f       	mov	r16, r18
   device->send_func(device, 3,
     b1a:	46 2f       	mov	r20, r22
     b1c:	4f 70       	andi	r20, 0x0F	; 15
     b1e:	40 6a       	ori	r20, 0xA0	; 160
     b20:	23 2f       	mov	r18, r19
     b22:	2f 77       	andi	r18, 0x7F	; 127
     b24:	0f 77       	andi	r16, 0x7F	; 127
     b26:	dc 01       	movw	r26, r24
     b28:	ed 91       	ld	r30, X+
     b2a:	fc 91       	ld	r31, X
     b2c:	63 e0       	ldi	r22, 0x03	; 3
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	09 95       	icall
         MIDI_AFTERTOUCH | (chan & MIDI_CHANMASK),
         note_num & 0x7F,
         amt & 0x7F);
}
     b32:	0f 91       	pop	r16
     b34:	08 95       	ret

00000b36 <midi_send_pitchbend>:

//XXX does this work right?
//amt in range -0x2000, 0x1fff
//uAmt should be in range..
//0x0000 to 0x3FFF
void midi_send_pitchbend(MidiDevice * device, uint8_t chan, int16_t amt){
     b36:	0f 93       	push	r16
     b38:	1f 93       	push	r17
   uint16_t uAmt;
   //check range
   if(amt > 0x1fff){
     b3a:	20 e2       	ldi	r18, 0x20	; 32
     b3c:	40 30       	cpi	r20, 0x00	; 0
     b3e:	52 07       	cpc	r21, r18
     b40:	44 f4       	brge	.+16     	; 0xb52 <midi_send_pitchbend+0x1c>
      uAmt = 0x3FFF;
   } else if(amt < -0x2000){
     b42:	a0 ee       	ldi	r26, 0xE0	; 224
     b44:	40 30       	cpi	r20, 0x00	; 0
     b46:	5a 07       	cpc	r21, r26
     b48:	3c f0       	brlt	.+14     	; 0xb58 <midi_send_pitchbend+0x22>
      uAmt = 0;
   } else {
      uAmt = amt + 0x2000;
     b4a:	8a 01       	movw	r16, r20
     b4c:	00 50       	subi	r16, 0x00	; 0
     b4e:	10 4e       	sbci	r17, 0xE0	; 224
     b50:	05 c0       	rjmp	.+10     	; 0xb5c <midi_send_pitchbend+0x26>
//0x0000 to 0x3FFF
void midi_send_pitchbend(MidiDevice * device, uint8_t chan, int16_t amt){
   uint16_t uAmt;
   //check range
   if(amt > 0x1fff){
      uAmt = 0x3FFF;
     b52:	0f ef       	ldi	r16, 0xFF	; 255
     b54:	1f e3       	ldi	r17, 0x3F	; 63
     b56:	02 c0       	rjmp	.+4      	; 0xb5c <midi_send_pitchbend+0x26>
   } else if(amt < -0x2000){
      uAmt = 0;
     b58:	00 e0       	ldi	r16, 0x00	; 0
     b5a:	10 e0       	ldi	r17, 0x00	; 0
   } else {
      uAmt = amt + 0x2000;
   }
   device->send_func(device, 3,
     b5c:	46 2f       	mov	r20, r22
     b5e:	4f 70       	andi	r20, 0x0F	; 15
     b60:	40 6e       	ori	r20, 0xE0	; 224
     b62:	20 2f       	mov	r18, r16
     b64:	2f 77       	andi	r18, 0x7F	; 127
         MIDI_PITCHBEND | (chan & MIDI_CHANMASK),
         uAmt & 0x7F,
         (uAmt >> 7) & 0x7F);
     b66:	00 0f       	add	r16, r16
     b68:	01 2f       	mov	r16, r17
     b6a:	00 1f       	adc	r16, r16
     b6c:	11 0b       	sbc	r17, r17
     b6e:	11 95       	neg	r17
   } else if(amt < -0x2000){
      uAmt = 0;
   } else {
      uAmt = amt + 0x2000;
   }
   device->send_func(device, 3,
     b70:	0f 77       	andi	r16, 0x7F	; 127
     b72:	dc 01       	movw	r26, r24
     b74:	ed 91       	ld	r30, X+
     b76:	fc 91       	ld	r31, X
     b78:	63 e0       	ldi	r22, 0x03	; 3
     b7a:	70 e0       	ldi	r23, 0x00	; 0
     b7c:	09 95       	icall
         MIDI_PITCHBEND | (chan & MIDI_CHANMASK),
         uAmt & 0x7F,
         (uAmt >> 7) & 0x7F);
}
     b7e:	1f 91       	pop	r17
     b80:	0f 91       	pop	r16
     b82:	08 95       	ret

00000b84 <midi_send_programchange>:

void midi_send_programchange(MidiDevice * device, uint8_t chan, uint8_t num){
     b84:	0f 93       	push	r16
     b86:	24 2f       	mov	r18, r20
   device->send_func(device, 2,
     b88:	46 2f       	mov	r20, r22
     b8a:	4f 70       	andi	r20, 0x0F	; 15
     b8c:	40 6c       	ori	r20, 0xC0	; 192
     b8e:	2f 77       	andi	r18, 0x7F	; 127
     b90:	dc 01       	movw	r26, r24
     b92:	ed 91       	ld	r30, X+
     b94:	fc 91       	ld	r31, X
     b96:	62 e0       	ldi	r22, 0x02	; 2
     b98:	70 e0       	ldi	r23, 0x00	; 0
     b9a:	00 e0       	ldi	r16, 0x00	; 0
     b9c:	09 95       	icall
         MIDI_PROGCHANGE | (chan & MIDI_CHANMASK),
         num & 0x7F,
         0);
}
     b9e:	0f 91       	pop	r16
     ba0:	08 95       	ret

00000ba2 <midi_send_channelpressure>:

void midi_send_channelpressure(MidiDevice * device, uint8_t chan, uint8_t amt){
     ba2:	0f 93       	push	r16
     ba4:	24 2f       	mov	r18, r20
   device->send_func(device, 2,
     ba6:	46 2f       	mov	r20, r22
     ba8:	4f 70       	andi	r20, 0x0F	; 15
     baa:	40 6d       	ori	r20, 0xD0	; 208
     bac:	2f 77       	andi	r18, 0x7F	; 127
     bae:	dc 01       	movw	r26, r24
     bb0:	ed 91       	ld	r30, X+
     bb2:	fc 91       	ld	r31, X
     bb4:	62 e0       	ldi	r22, 0x02	; 2
     bb6:	70 e0       	ldi	r23, 0x00	; 0
     bb8:	00 e0       	ldi	r16, 0x00	; 0
     bba:	09 95       	icall
         MIDI_CHANPRESSURE | (chan & MIDI_CHANMASK),
         amt & 0x7F,
         0);
}
     bbc:	0f 91       	pop	r16
     bbe:	08 95       	ret

00000bc0 <midi_send_clock>:

void midi_send_clock(MidiDevice * device){
     bc0:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_CLOCK, 0, 0);
     bc2:	dc 01       	movw	r26, r24
     bc4:	ed 91       	ld	r30, X+
     bc6:	fc 91       	ld	r31, X
     bc8:	61 e0       	ldi	r22, 0x01	; 1
     bca:	70 e0       	ldi	r23, 0x00	; 0
     bcc:	48 ef       	ldi	r20, 0xF8	; 248
     bce:	20 e0       	ldi	r18, 0x00	; 0
     bd0:	00 e0       	ldi	r16, 0x00	; 0
     bd2:	09 95       	icall
}
     bd4:	0f 91       	pop	r16
     bd6:	08 95       	ret

00000bd8 <midi_send_tick>:

void midi_send_tick(MidiDevice * device){
     bd8:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_TICK, 0, 0);
     bda:	dc 01       	movw	r26, r24
     bdc:	ed 91       	ld	r30, X+
     bde:	fc 91       	ld	r31, X
     be0:	61 e0       	ldi	r22, 0x01	; 1
     be2:	70 e0       	ldi	r23, 0x00	; 0
     be4:	49 ef       	ldi	r20, 0xF9	; 249
     be6:	20 e0       	ldi	r18, 0x00	; 0
     be8:	00 e0       	ldi	r16, 0x00	; 0
     bea:	09 95       	icall
}
     bec:	0f 91       	pop	r16
     bee:	08 95       	ret

00000bf0 <midi_send_start>:

void midi_send_start(MidiDevice * device){
     bf0:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_START, 0, 0);
     bf2:	dc 01       	movw	r26, r24
     bf4:	ed 91       	ld	r30, X+
     bf6:	fc 91       	ld	r31, X
     bf8:	61 e0       	ldi	r22, 0x01	; 1
     bfa:	70 e0       	ldi	r23, 0x00	; 0
     bfc:	4a ef       	ldi	r20, 0xFA	; 250
     bfe:	20 e0       	ldi	r18, 0x00	; 0
     c00:	00 e0       	ldi	r16, 0x00	; 0
     c02:	09 95       	icall
}
     c04:	0f 91       	pop	r16
     c06:	08 95       	ret

00000c08 <midi_send_continue>:

void midi_send_continue(MidiDevice * device){
     c08:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_CONTINUE, 0, 0);
     c0a:	dc 01       	movw	r26, r24
     c0c:	ed 91       	ld	r30, X+
     c0e:	fc 91       	ld	r31, X
     c10:	61 e0       	ldi	r22, 0x01	; 1
     c12:	70 e0       	ldi	r23, 0x00	; 0
     c14:	4b ef       	ldi	r20, 0xFB	; 251
     c16:	20 e0       	ldi	r18, 0x00	; 0
     c18:	00 e0       	ldi	r16, 0x00	; 0
     c1a:	09 95       	icall
}
     c1c:	0f 91       	pop	r16
     c1e:	08 95       	ret

00000c20 <midi_send_stop>:

void midi_send_stop(MidiDevice * device){
     c20:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_STOP, 0, 0);
     c22:	dc 01       	movw	r26, r24
     c24:	ed 91       	ld	r30, X+
     c26:	fc 91       	ld	r31, X
     c28:	61 e0       	ldi	r22, 0x01	; 1
     c2a:	70 e0       	ldi	r23, 0x00	; 0
     c2c:	4c ef       	ldi	r20, 0xFC	; 252
     c2e:	20 e0       	ldi	r18, 0x00	; 0
     c30:	00 e0       	ldi	r16, 0x00	; 0
     c32:	09 95       	icall
}
     c34:	0f 91       	pop	r16
     c36:	08 95       	ret

00000c38 <midi_send_activesense>:

void midi_send_activesense(MidiDevice * device){
     c38:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_ACTIVESENSE, 0, 0);
     c3a:	dc 01       	movw	r26, r24
     c3c:	ed 91       	ld	r30, X+
     c3e:	fc 91       	ld	r31, X
     c40:	61 e0       	ldi	r22, 0x01	; 1
     c42:	70 e0       	ldi	r23, 0x00	; 0
     c44:	4e ef       	ldi	r20, 0xFE	; 254
     c46:	20 e0       	ldi	r18, 0x00	; 0
     c48:	00 e0       	ldi	r16, 0x00	; 0
     c4a:	09 95       	icall
}
     c4c:	0f 91       	pop	r16
     c4e:	08 95       	ret

00000c50 <midi_send_reset>:

void midi_send_reset(MidiDevice * device){
     c50:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_RESET, 0, 0);
     c52:	dc 01       	movw	r26, r24
     c54:	ed 91       	ld	r30, X+
     c56:	fc 91       	ld	r31, X
     c58:	61 e0       	ldi	r22, 0x01	; 1
     c5a:	70 e0       	ldi	r23, 0x00	; 0
     c5c:	4f ef       	ldi	r20, 0xFF	; 255
     c5e:	20 e0       	ldi	r18, 0x00	; 0
     c60:	00 e0       	ldi	r16, 0x00	; 0
     c62:	09 95       	icall
}
     c64:	0f 91       	pop	r16
     c66:	08 95       	ret

00000c68 <midi_send_tcquarterframe>:

void midi_send_tcquarterframe(MidiDevice * device, uint8_t time){
     c68:	0f 93       	push	r16
   device->send_func(device, 2,
     c6a:	26 2f       	mov	r18, r22
     c6c:	2f 77       	andi	r18, 0x7F	; 127
     c6e:	dc 01       	movw	r26, r24
     c70:	ed 91       	ld	r30, X+
     c72:	fc 91       	ld	r31, X
     c74:	62 e0       	ldi	r22, 0x02	; 2
     c76:	70 e0       	ldi	r23, 0x00	; 0
     c78:	41 ef       	ldi	r20, 0xF1	; 241
     c7a:	00 e0       	ldi	r16, 0x00	; 0
     c7c:	09 95       	icall
         MIDI_TC_QUARTERFRAME,
         time & 0x7F,
         0);
}
     c7e:	0f 91       	pop	r16
     c80:	08 95       	ret

00000c82 <midi_send_songposition>:

//XXX is this right?
void midi_send_songposition(MidiDevice * device, uint16_t pos){
     c82:	0f 93       	push	r16
     c84:	1f 93       	push	r17
   device->send_func(device, 3,
     c86:	26 2f       	mov	r18, r22
     c88:	2f 77       	andi	r18, 0x7F	; 127
         MIDI_SONGPOSITION,
         pos & 0x7F,
         (pos >> 7) & 0x7F);
     c8a:	8b 01       	movw	r16, r22
     c8c:	00 0f       	add	r16, r16
     c8e:	01 2f       	mov	r16, r17
     c90:	00 1f       	adc	r16, r16
     c92:	11 0b       	sbc	r17, r17
     c94:	11 95       	neg	r17
         0);
}

//XXX is this right?
void midi_send_songposition(MidiDevice * device, uint16_t pos){
   device->send_func(device, 3,
     c96:	0f 77       	andi	r16, 0x7F	; 127
     c98:	dc 01       	movw	r26, r24
     c9a:	ed 91       	ld	r30, X+
     c9c:	fc 91       	ld	r31, X
     c9e:	63 e0       	ldi	r22, 0x03	; 3
     ca0:	70 e0       	ldi	r23, 0x00	; 0
     ca2:	42 ef       	ldi	r20, 0xF2	; 242
     ca4:	09 95       	icall
         MIDI_SONGPOSITION,
         pos & 0x7F,
         (pos >> 7) & 0x7F);
}
     ca6:	1f 91       	pop	r17
     ca8:	0f 91       	pop	r16
     caa:	08 95       	ret

00000cac <midi_send_songselect>:

void midi_send_songselect(MidiDevice * device, uint8_t song){
     cac:	0f 93       	push	r16
   device->send_func(device, 2,
     cae:	26 2f       	mov	r18, r22
     cb0:	2f 77       	andi	r18, 0x7F	; 127
     cb2:	dc 01       	movw	r26, r24
     cb4:	ed 91       	ld	r30, X+
     cb6:	fc 91       	ld	r31, X
     cb8:	62 e0       	ldi	r22, 0x02	; 2
     cba:	70 e0       	ldi	r23, 0x00	; 0
     cbc:	43 ef       	ldi	r20, 0xF3	; 243
     cbe:	00 e0       	ldi	r16, 0x00	; 0
     cc0:	09 95       	icall
         MIDI_SONGSELECT,
         song & 0x7F,
         0);
}
     cc2:	0f 91       	pop	r16
     cc4:	08 95       	ret

00000cc6 <midi_send_tunerequest>:

void midi_send_tunerequest(MidiDevice * device){
     cc6:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_TUNEREQUEST, 0, 0);
     cc8:	dc 01       	movw	r26, r24
     cca:	ed 91       	ld	r30, X+
     ccc:	fc 91       	ld	r31, X
     cce:	61 e0       	ldi	r22, 0x01	; 1
     cd0:	70 e0       	ldi	r23, 0x00	; 0
     cd2:	46 ef       	ldi	r20, 0xF6	; 246
     cd4:	20 e0       	ldi	r18, 0x00	; 0
     cd6:	00 e0       	ldi	r16, 0x00	; 0
     cd8:	09 95       	icall
}
     cda:	0f 91       	pop	r16
     cdc:	08 95       	ret

00000cde <midi_send_byte>:

void midi_send_byte(MidiDevice * device, uint8_t b){
     cde:	0f 93       	push	r16
     ce0:	46 2f       	mov	r20, r22
   device->send_func(device, 1, b, 0, 0);
     ce2:	dc 01       	movw	r26, r24
     ce4:	ed 91       	ld	r30, X+
     ce6:	fc 91       	ld	r31, X
     ce8:	61 e0       	ldi	r22, 0x01	; 1
     cea:	70 e0       	ldi	r23, 0x00	; 0
     cec:	20 e0       	ldi	r18, 0x00	; 0
     cee:	00 e0       	ldi	r16, 0x00	; 0
     cf0:	09 95       	icall
}
     cf2:	0f 91       	pop	r16
     cf4:	08 95       	ret

00000cf6 <midi_send_data>:

void midi_send_data(MidiDevice * device, uint16_t count, uint8_t byte0, uint8_t byte1, uint8_t byte2){
     cf6:	0f 93       	push	r16
   //ensure that the count passed along is always 3 or lower
   if (count > 3) {
      //TODO how to do this correctly?
   }
   device->send_func(device, count, byte0, byte1, byte2);
     cf8:	dc 01       	movw	r26, r24
     cfa:	ed 91       	ld	r30, X+
     cfc:	fc 91       	ld	r31, X
     cfe:	09 95       	icall
}
     d00:	0f 91       	pop	r16
     d02:	08 95       	ret

00000d04 <midi_send_array>:

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
     d04:	6f 92       	push	r6
     d06:	7f 92       	push	r7
     d08:	8f 92       	push	r8
     d0a:	9f 92       	push	r9
     d0c:	af 92       	push	r10
     d0e:	bf 92       	push	r11
     d10:	cf 92       	push	r12
     d12:	df 92       	push	r13
     d14:	ef 92       	push	r14
     d16:	ff 92       	push	r15
     d18:	0f 93       	push	r16
     d1a:	1f 93       	push	r17
     d1c:	cf 93       	push	r28
     d1e:	df 93       	push	r29
     d20:	00 d0       	rcall	.+0      	; 0xd22 <midi_send_array+0x1e>
     d22:	0f 92       	push	r0
     d24:	cd b7       	in	r28, 0x3d	; 61
     d26:	de b7       	in	r29, 0x3e	; 62
     d28:	4c 01       	movw	r8, r24
     d2a:	6b 01       	movw	r12, r22
     d2c:	5a 01       	movw	r10, r20
  uint16_t i;
  for (i = 0; i < count; i += 3) {
     d2e:	61 15       	cp	r22, r1
     d30:	71 05       	cpc	r23, r1
     d32:	41 f1       	breq	.+80     	; 0xd84 <midi_send_array+0x80>
     d34:	ee 24       	eor	r14, r14
     d36:	ff 24       	eor	r15, r15
    uint8_t b[3] = { 0, 0, 0 };
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
     d38:	0f 2e       	mov	r0, r31
     d3a:	f3 e0       	ldi	r31, 0x03	; 3
     d3c:	6f 2e       	mov	r6, r31
     d3e:	77 24       	eor	r7, r7
     d40:	f0 2d       	mov	r31, r0
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    uint8_t b[3] = { 0, 0, 0 };
     d42:	19 82       	std	Y+1, r1	; 0x01
     d44:	1a 82       	std	Y+2, r1	; 0x02
     d46:	1b 82       	std	Y+3, r1	; 0x03
    uint16_t to_send = count - i;
     d48:	86 01       	movw	r16, r12
     d4a:	0e 19       	sub	r16, r14
     d4c:	1f 09       	sbc	r17, r15
    to_send = (to_send > 3) ? 3 : to_send;
     d4e:	04 30       	cpi	r16, 0x04	; 4
     d50:	11 05       	cpc	r17, r1
     d52:	08 f0       	brcs	.+2      	; 0xd56 <midi_send_array+0x52>
     d54:	83 01       	movw	r16, r6
      //TODO how to do this correctly?
   }
   device->send_func(device, count, byte0, byte1, byte2);
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
     d56:	b5 01       	movw	r22, r10
     d58:	6e 0d       	add	r22, r14
     d5a:	7f 1d       	adc	r23, r15
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    uint8_t b[3] = { 0, 0, 0 };
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    memcpy(b, array + i, to_send);
     d5c:	ce 01       	movw	r24, r28
     d5e:	01 96       	adiw	r24, 0x01	; 1
     d60:	40 2f       	mov	r20, r16
     d62:	51 2f       	mov	r21, r17
     d64:	0e 94 6c 0b 	call	0x16d8	; 0x16d8 <memcpy>
    midi_send_data(device, to_send, b[0], b[1], b[2]);
     d68:	c4 01       	movw	r24, r8
     d6a:	b8 01       	movw	r22, r16
     d6c:	49 81       	ldd	r20, Y+1	; 0x01
     d6e:	2a 81       	ldd	r18, Y+2	; 0x02
     d70:	0b 81       	ldd	r16, Y+3	; 0x03
     d72:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <midi_send_data>
   device->send_func(device, count, byte0, byte1, byte2);
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
  uint16_t i;
  for (i = 0; i < count; i += 3) {
     d76:	83 e0       	ldi	r24, 0x03	; 3
     d78:	90 e0       	ldi	r25, 0x00	; 0
     d7a:	e8 0e       	add	r14, r24
     d7c:	f9 1e       	adc	r15, r25
     d7e:	ec 14       	cp	r14, r12
     d80:	fd 04       	cpc	r15, r13
     d82:	f8 f2       	brcs	.-66     	; 0xd42 <midi_send_array+0x3e>
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    memcpy(b, array + i, to_send);
    midi_send_data(device, to_send, b[0], b[1], b[2]);
  }
}
     d84:	0f 90       	pop	r0
     d86:	0f 90       	pop	r0
     d88:	0f 90       	pop	r0
     d8a:	df 91       	pop	r29
     d8c:	cf 91       	pop	r28
     d8e:	1f 91       	pop	r17
     d90:	0f 91       	pop	r16
     d92:	ff 90       	pop	r15
     d94:	ef 90       	pop	r14
     d96:	df 90       	pop	r13
     d98:	cf 90       	pop	r12
     d9a:	bf 90       	pop	r11
     d9c:	af 90       	pop	r10
     d9e:	9f 90       	pop	r9
     da0:	8f 90       	pop	r8
     da2:	7f 90       	pop	r7
     da4:	6f 90       	pop	r6
     da6:	08 95       	ret

00000da8 <midi_register_cc_callback>:


void midi_register_cc_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_cc_callback = func;
     da8:	fc 01       	movw	r30, r24
     daa:	73 83       	std	Z+3, r23	; 0x03
     dac:	62 83       	std	Z+2, r22	; 0x02
}
     dae:	08 95       	ret

00000db0 <midi_register_noteon_callback>:

void midi_register_noteon_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_noteon_callback = func;
     db0:	fc 01       	movw	r30, r24
     db2:	75 83       	std	Z+5, r23	; 0x05
     db4:	64 83       	std	Z+4, r22	; 0x04
}
     db6:	08 95       	ret

00000db8 <midi_register_noteoff_callback>:

void midi_register_noteoff_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_noteoff_callback = func;
     db8:	fc 01       	movw	r30, r24
     dba:	77 83       	std	Z+7, r23	; 0x07
     dbc:	66 83       	std	Z+6, r22	; 0x06
}
     dbe:	08 95       	ret

00000dc0 <midi_register_aftertouch_callback>:

void midi_register_aftertouch_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_aftertouch_callback = func;
     dc0:	fc 01       	movw	r30, r24
     dc2:	71 87       	std	Z+9, r23	; 0x09
     dc4:	60 87       	std	Z+8, r22	; 0x08
}
     dc6:	08 95       	ret

00000dc8 <midi_register_pitchbend_callback>:

void midi_register_pitchbend_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_pitchbend_callback = func;
     dc8:	fc 01       	movw	r30, r24
     dca:	73 87       	std	Z+11, r23	; 0x0b
     dcc:	62 87       	std	Z+10, r22	; 0x0a
}
     dce:	08 95       	ret

00000dd0 <midi_register_songposition_callback>:

void midi_register_songposition_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_songposition_callback = func;
     dd0:	fc 01       	movw	r30, r24
     dd2:	75 87       	std	Z+13, r23	; 0x0d
     dd4:	64 87       	std	Z+12, r22	; 0x0c
}
     dd6:	08 95       	ret

00000dd8 <midi_register_progchange_callback>:

void midi_register_progchange_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_progchange_callback = func;
     dd8:	fc 01       	movw	r30, r24
     dda:	77 87       	std	Z+15, r23	; 0x0f
     ddc:	66 87       	std	Z+14, r22	; 0x0e
}
     dde:	08 95       	ret

00000de0 <midi_register_chanpressure_callback>:

void midi_register_chanpressure_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_chanpressure_callback = func;
     de0:	fc 01       	movw	r30, r24
     de2:	71 8b       	std	Z+17, r23	; 0x11
     de4:	60 8b       	std	Z+16, r22	; 0x10
}
     de6:	08 95       	ret

00000de8 <midi_register_songselect_callback>:

void midi_register_songselect_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_songselect_callback = func;
     de8:	fc 01       	movw	r30, r24
     dea:	73 8b       	std	Z+19, r23	; 0x13
     dec:	62 8b       	std	Z+18, r22	; 0x12
}
     dee:	08 95       	ret

00000df0 <midi_register_tc_quarterframe_callback>:

void midi_register_tc_quarterframe_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_tc_quarterframe_callback = func;
     df0:	fc 01       	movw	r30, r24
     df2:	75 8b       	std	Z+21, r23	; 0x15
     df4:	64 8b       	std	Z+20, r22	; 0x14
}
     df6:	08 95       	ret

00000df8 <midi_register_realtime_callback>:

void midi_register_realtime_callback(MidiDevice * device, midi_one_byte_func_t func){
   device->input_realtime_callback = func;
     df8:	fc 01       	movw	r30, r24
     dfa:	77 8b       	std	Z+23, r23	; 0x17
     dfc:	66 8b       	std	Z+22, r22	; 0x16
}
     dfe:	08 95       	ret

00000e00 <midi_register_tunerequest_callback>:

void midi_register_tunerequest_callback(MidiDevice * device, midi_one_byte_func_t func){
   device->input_tunerequest_callback = func;
     e00:	fc 01       	movw	r30, r24
     e02:	71 8f       	std	Z+25, r23	; 0x19
     e04:	60 8f       	std	Z+24, r22	; 0x18
}
     e06:	08 95       	ret

00000e08 <midi_register_sysex_callback>:

void midi_register_sysex_callback(MidiDevice * device, midi_sysex_func_t func) {
   device->input_sysex_callback = func;
     e08:	fc 01       	movw	r30, r24
     e0a:	73 8f       	std	Z+27, r23	; 0x1b
     e0c:	62 8f       	std	Z+26, r22	; 0x1a
}
     e0e:	08 95       	ret

00000e10 <midi_register_fallthrough_callback>:

void midi_register_fallthrough_callback(MidiDevice * device, midi_var_byte_func_t func){
   device->input_fallthrough_callback = func;
     e10:	fc 01       	movw	r30, r24
     e12:	75 8f       	std	Z+29, r23	; 0x1d
     e14:	64 8f       	std	Z+28, r22	; 0x1c
}
     e16:	08 95       	ret

00000e18 <midi_register_catchall_callback>:

void midi_register_catchall_callback(MidiDevice * device, midi_var_byte_func_t func){
   device->input_catchall_callback = func;
     e18:	fc 01       	movw	r30, r24
     e1a:	77 8f       	std	Z+31, r23	; 0x1f
     e1c:	66 8f       	std	Z+30, r22	; 0x1e
}
     e1e:	08 95       	ret

00000e20 <midi_device_init>:

//forward declarations, internally used to call the callbacks
void midi_input_callbacks(MidiDevice * device, uint16_t cnt, uint8_t byte0, uint8_t byte1, uint8_t byte2);
void midi_process_byte(MidiDevice * device, uint8_t input);

void midi_device_init(MidiDevice * device){
     e20:	cf 93       	push	r28
     e22:	df 93       	push	r29
     e24:	ec 01       	movw	r28, r24
  device->input_state = IDLE;
     e26:	1d a2       	lds	r17, 0x9d
  device->input_count = 0;
     e28:	1f a2       	lds	r17, 0x9f
     e2a:	1e a2       	lds	r17, 0x9e
  bytequeue_init(&device->input_queue, device->input_queue_data, MIDI_INPUT_QUEUE_LENGTH);
     e2c:	bc 01       	movw	r22, r24
     e2e:	68 5d       	subi	r22, 0xD8	; 216
     e30:	7f 4f       	sbci	r23, 0xFF	; 255
     e32:	88 51       	subi	r24, 0x18	; 24
     e34:	9f 4f       	sbci	r25, 0xFF	; 255
     e36:	40 ec       	ldi	r20, 0xC0	; 192
     e38:	0e 94 8a 04 	call	0x914	; 0x914 <bytequeue_init>

  //three byte funcs
  device->input_cc_callback = NULL;
     e3c:	1b 82       	std	Y+3, r1	; 0x03
     e3e:	1a 82       	std	Y+2, r1	; 0x02
  device->input_noteon_callback = NULL;
     e40:	1d 82       	std	Y+5, r1	; 0x05
     e42:	1c 82       	std	Y+4, r1	; 0x04
  device->input_noteoff_callback = NULL;
     e44:	1f 82       	std	Y+7, r1	; 0x07
     e46:	1e 82       	std	Y+6, r1	; 0x06
  device->input_aftertouch_callback = NULL;
     e48:	19 86       	std	Y+9, r1	; 0x09
     e4a:	18 86       	std	Y+8, r1	; 0x08
  device->input_pitchbend_callback = NULL;
     e4c:	1b 86       	std	Y+11, r1	; 0x0b
     e4e:	1a 86       	std	Y+10, r1	; 0x0a
  device->input_songposition_callback = NULL;
     e50:	1d 86       	std	Y+13, r1	; 0x0d
     e52:	1c 86       	std	Y+12, r1	; 0x0c

  //two byte funcs
  device->input_progchange_callback = NULL;
     e54:	1f 86       	std	Y+15, r1	; 0x0f
     e56:	1e 86       	std	Y+14, r1	; 0x0e
  device->input_chanpressure_callback = NULL;
     e58:	19 8a       	std	Y+17, r1	; 0x11
     e5a:	18 8a       	std	Y+16, r1	; 0x10
  device->input_songselect_callback = NULL;
     e5c:	1b 8a       	std	Y+19, r1	; 0x13
     e5e:	1a 8a       	std	Y+18, r1	; 0x12
  device->input_tc_quarterframe_callback = NULL;
     e60:	1d 8a       	std	Y+21, r1	; 0x15
     e62:	1c 8a       	std	Y+20, r1	; 0x14

  //one byte funcs
  device->input_realtime_callback = NULL;
     e64:	1f 8a       	std	Y+23, r1	; 0x17
     e66:	1e 8a       	std	Y+22, r1	; 0x16
  device->input_tunerequest_callback = NULL;
     e68:	19 8e       	std	Y+25, r1	; 0x19
     e6a:	18 8e       	std	Y+24, r1	; 0x18

  //var byte functions
  device->input_sysex_callback = NULL;
     e6c:	1b 8e       	std	Y+27, r1	; 0x1b
     e6e:	1a 8e       	std	Y+26, r1	; 0x1a
  device->input_fallthrough_callback = NULL;
     e70:	1d 8e       	std	Y+29, r1	; 0x1d
     e72:	1c 8e       	std	Y+28, r1	; 0x1c
  device->input_catchall_callback = NULL;
     e74:	1f 8e       	std	Y+31, r1	; 0x1f
     e76:	1e 8e       	std	Y+30, r1	; 0x1e

  device->pre_input_process_callback = NULL;
     e78:	19 a2       	lds	r17, 0x99
     e7a:	18 a2       	lds	r17, 0x98
}
     e7c:	df 91       	pop	r29
     e7e:	cf 91       	pop	r28
     e80:	08 95       	ret

00000e82 <midi_device_input>:

void midi_device_input(MidiDevice * device, uint8_t cnt, uint8_t * input) {
     e82:	ef 92       	push	r14
     e84:	ff 92       	push	r15
     e86:	0f 93       	push	r16
     e88:	1f 93       	push	r17
     e8a:	cf 93       	push	r28
     e8c:	df 93       	push	r29
     e8e:	d6 2f       	mov	r29, r22
  uint8_t i;
  for (i = 0; i < cnt; i++)
     e90:	66 23       	and	r22, r22
     e92:	99 f0       	breq	.+38     	; 0xeba <midi_device_input+0x38>
     e94:	04 2f       	mov	r16, r20
     e96:	15 2f       	mov	r17, r21
     e98:	c0 e0       	ldi	r28, 0x00	; 0
    bytequeue_enqueue(&device->input_queue, input[i]);
     e9a:	0f 2e       	mov	r0, r31
     e9c:	f8 ee       	ldi	r31, 0xE8	; 232
     e9e:	ef 2e       	mov	r14, r31
     ea0:	ff 24       	eor	r15, r15
     ea2:	f0 2d       	mov	r31, r0
     ea4:	e8 0e       	add	r14, r24
     ea6:	f9 1e       	adc	r15, r25
     ea8:	f8 01       	movw	r30, r16
     eaa:	61 91       	ld	r22, Z+
     eac:	8f 01       	movw	r16, r30
     eae:	c7 01       	movw	r24, r14
     eb0:	0e 94 91 04 	call	0x922	; 0x922 <bytequeue_enqueue>
  device->pre_input_process_callback = NULL;
}

void midi_device_input(MidiDevice * device, uint8_t cnt, uint8_t * input) {
  uint8_t i;
  for (i = 0; i < cnt; i++)
     eb4:	cf 5f       	subi	r28, 0xFF	; 255
     eb6:	cd 17       	cp	r28, r29
     eb8:	b9 f7       	brne	.-18     	; 0xea8 <midi_device_input+0x26>
    bytequeue_enqueue(&device->input_queue, input[i]);
}
     eba:	df 91       	pop	r29
     ebc:	cf 91       	pop	r28
     ebe:	1f 91       	pop	r17
     ec0:	0f 91       	pop	r16
     ec2:	ff 90       	pop	r15
     ec4:	ef 90       	pop	r14
     ec6:	08 95       	ret

00000ec8 <midi_device_set_send_func>:

void midi_device_set_send_func(MidiDevice * device, midi_var_byte_func_t send_func){
  device->send_func = send_func;
     ec8:	fc 01       	movw	r30, r24
     eca:	71 83       	std	Z+1, r23	; 0x01
     ecc:	60 83       	st	Z, r22
}
     ece:	08 95       	ret

00000ed0 <midi_device_set_pre_input_process_func>:

void midi_device_set_pre_input_process_func(MidiDevice * device, midi_no_byte_func_t pre_process_func){
  device->pre_input_process_callback = pre_process_func;
     ed0:	fc 01       	movw	r30, r24
     ed2:	71 a3       	lds	r23, 0x51
     ed4:	60 a3       	lds	r22, 0x50
}
     ed6:	08 95       	ret

00000ed8 <midi_input_callbacks>:
      }
    }
  }
}

void midi_input_callbacks(MidiDevice * device, uint16_t cnt, uint8_t byte0, uint8_t byte1, uint8_t byte2) {
     ed8:	af 92       	push	r10
     eda:	bf 92       	push	r11
     edc:	cf 92       	push	r12
     ede:	df 92       	push	r13
     ee0:	ef 92       	push	r14
     ee2:	ff 92       	push	r15
     ee4:	0f 93       	push	r16
     ee6:	1f 93       	push	r17
     ee8:	cf 93       	push	r28
     eea:	df 93       	push	r29
     eec:	00 d0       	rcall	.+0      	; 0xeee <midi_input_callbacks+0x16>
     eee:	0f 92       	push	r0
     ef0:	cd b7       	in	r28, 0x3d	; 61
     ef2:	de b7       	in	r29, 0x3e	; 62
     ef4:	6c 01       	movw	r12, r24
     ef6:	5b 01       	movw	r10, r22
     ef8:	f4 2e       	mov	r15, r20
     efa:	e2 2e       	mov	r14, r18
     efc:	10 2f       	mov	r17, r16
  //did we end up calling a callback?
  bool called = false;
  if (device->input_state == SYSEX_MESSAGE) {
     efe:	dc 01       	movw	r26, r24
     f00:	95 96       	adiw	r26, 0x25	; 37
     f02:	8c 91       	ld	r24, X
     f04:	95 97       	sbiw	r26, 0x25	; 37
     f06:	84 30       	cpi	r24, 0x04	; 4
     f08:	e9 f4       	brne	.+58     	; 0xf44 <midi_input_callbacks+0x6c>
    if (device->input_sysex_callback) {
     f0a:	5a 96       	adiw	r26, 0x1a	; 26
     f0c:	ed 91       	ld	r30, X+
     f0e:	fc 91       	ld	r31, X
     f10:	5b 97       	sbiw	r26, 0x1b	; 27
     f12:	30 97       	sbiw	r30, 0x00	; 0
     f14:	09 f4       	brne	.+2      	; 0xf18 <midi_input_callbacks+0x40>
     f16:	ee c0       	rjmp	.+476    	; 0x10f4 <midi_input_callbacks+0x21c>
      const uint16_t start = ((cnt - 1) / 3) * 3;
     f18:	cb 01       	movw	r24, r22
     f1a:	01 97       	sbiw	r24, 0x01	; 1
     f1c:	63 e0       	ldi	r22, 0x03	; 3
     f1e:	70 e0       	ldi	r23, 0x00	; 0
     f20:	0e 94 45 0b 	call	0x168a	; 0x168a <__udivmodhi4>
     f24:	cb 01       	movw	r24, r22
     f26:	88 0f       	add	r24, r24
     f28:	99 1f       	adc	r25, r25
     f2a:	68 0f       	add	r22, r24
     f2c:	79 1f       	adc	r23, r25
      const uint8_t length = (cnt - start);
      uint8_t data[3];
      data[0] = byte0;
     f2e:	49 83       	std	Y+1, r20	; 0x01
      data[1] = byte1;
     f30:	2a 83       	std	Y+2, r18	; 0x02
      data[2] = byte2;
     f32:	0b 83       	std	Y+3, r16	; 0x03
  //did we end up calling a callback?
  bool called = false;
  if (device->input_state == SYSEX_MESSAGE) {
    if (device->input_sysex_callback) {
      const uint16_t start = ((cnt - 1) / 3) * 3;
      const uint8_t length = (cnt - start);
     f34:	4a 2d       	mov	r20, r10
     f36:	46 1b       	sub	r20, r22
      uint8_t data[3];
      data[0] = byte0;
      data[1] = byte1;
      data[2] = byte2;
      device->input_sysex_callback(device, start, length, data);
     f38:	c6 01       	movw	r24, r12
     f3a:	9e 01       	movw	r18, r28
     f3c:	2f 5f       	subi	r18, 0xFF	; 255
     f3e:	3f 4f       	sbci	r19, 0xFF	; 255
     f40:	09 95       	icall
     f42:	c8 c0       	rjmp	.+400    	; 0x10d4 <midi_input_callbacks+0x1fc>
      called = true;
    }
  } else {
    switch (cnt) {
     f44:	62 30       	cpi	r22, 0x02	; 2
     f46:	71 05       	cpc	r23, r1
     f48:	09 f4       	brne	.+2      	; 0xf4c <midi_input_callbacks+0x74>
     f4a:	5f c0       	rjmp	.+190    	; 0x100a <midi_input_callbacks+0x132>
     f4c:	63 30       	cpi	r22, 0x03	; 3
     f4e:	71 05       	cpc	r23, r1
     f50:	29 f0       	breq	.+10     	; 0xf5c <midi_input_callbacks+0x84>
     f52:	61 30       	cpi	r22, 0x01	; 1
     f54:	71 05       	cpc	r23, r1
     f56:	09 f0       	breq	.+2      	; 0xf5a <midi_input_callbacks+0x82>
     f58:	b3 c0       	rjmp	.+358    	; 0x10c0 <midi_input_callbacks+0x1e8>
     f5a:	99 c0       	rjmp	.+306    	; 0x108e <midi_input_callbacks+0x1b6>
      case 3:
        {
          midi_three_byte_func_t func = NULL;
          switch (byte0 & 0xF0) {
     f5c:	84 2f       	mov	r24, r20
     f5e:	90 e0       	ldi	r25, 0x00	; 0
     f60:	80 7f       	andi	r24, 0xF0	; 240
     f62:	90 70       	andi	r25, 0x00	; 0
     f64:	80 3a       	cpi	r24, 0xA0	; 160
     f66:	91 05       	cpc	r25, r1
     f68:	29 f1       	breq	.+74     	; 0xfb4 <midi_input_callbacks+0xdc>
     f6a:	81 3a       	cpi	r24, 0xA1	; 161
     f6c:	91 05       	cpc	r25, r1
     f6e:	3c f4       	brge	.+14     	; 0xf7e <midi_input_callbacks+0xa6>
     f70:	80 38       	cpi	r24, 0x80	; 128
     f72:	91 05       	cpc	r25, r1
     f74:	c9 f0       	breq	.+50     	; 0xfa8 <midi_input_callbacks+0xd0>
     f76:	80 39       	cpi	r24, 0x90	; 144
     f78:	91 05       	cpc	r25, r1
     f7a:	91 f5       	brne	.+100    	; 0xfe0 <midi_input_callbacks+0x108>
     f7c:	0f c0       	rjmp	.+30     	; 0xf9c <midi_input_callbacks+0xc4>
     f7e:	80 3e       	cpi	r24, 0xE0	; 224
     f80:	91 05       	cpc	r25, r1
     f82:	f1 f0       	breq	.+60     	; 0xfc0 <midi_input_callbacks+0xe8>
     f84:	80 3f       	cpi	r24, 0xF0	; 240
     f86:	91 05       	cpc	r25, r1
     f88:	09 f1       	breq	.+66     	; 0xfcc <midi_input_callbacks+0xf4>
     f8a:	80 3b       	cpi	r24, 0xB0	; 176
     f8c:	91 05       	cpc	r25, r1
     f8e:	41 f5       	brne	.+80     	; 0xfe0 <midi_input_callbacks+0x108>
            case MIDI_CC:
              func = device->input_cc_callback;
     f90:	d6 01       	movw	r26, r12
     f92:	12 96       	adiw	r26, 0x02	; 2
     f94:	ed 91       	ld	r30, X+
     f96:	fc 91       	ld	r31, X
     f98:	13 97       	sbiw	r26, 0x03	; 3
              break;
     f9a:	24 c0       	rjmp	.+72     	; 0xfe4 <midi_input_callbacks+0x10c>
            case MIDI_NOTEON:
              func = device->input_noteon_callback;
     f9c:	d6 01       	movw	r26, r12
     f9e:	14 96       	adiw	r26, 0x04	; 4
     fa0:	ed 91       	ld	r30, X+
     fa2:	fc 91       	ld	r31, X
     fa4:	15 97       	sbiw	r26, 0x05	; 5
              break;
     fa6:	1e c0       	rjmp	.+60     	; 0xfe4 <midi_input_callbacks+0x10c>
            case MIDI_NOTEOFF:
              func = device->input_noteoff_callback;
     fa8:	d6 01       	movw	r26, r12
     faa:	16 96       	adiw	r26, 0x06	; 6
     fac:	ed 91       	ld	r30, X+
     fae:	fc 91       	ld	r31, X
     fb0:	17 97       	sbiw	r26, 0x07	; 7
              break;
     fb2:	18 c0       	rjmp	.+48     	; 0xfe4 <midi_input_callbacks+0x10c>
            case MIDI_AFTERTOUCH:
              func = device->input_aftertouch_callback;
     fb4:	d6 01       	movw	r26, r12
     fb6:	18 96       	adiw	r26, 0x08	; 8
     fb8:	ed 91       	ld	r30, X+
     fba:	fc 91       	ld	r31, X
     fbc:	19 97       	sbiw	r26, 0x09	; 9
              break;
     fbe:	12 c0       	rjmp	.+36     	; 0xfe4 <midi_input_callbacks+0x10c>
            case MIDI_PITCHBEND:
              func = device->input_pitchbend_callback;
     fc0:	d6 01       	movw	r26, r12
     fc2:	1a 96       	adiw	r26, 0x0a	; 10
     fc4:	ed 91       	ld	r30, X+
     fc6:	fc 91       	ld	r31, X
     fc8:	1b 97       	sbiw	r26, 0x0b	; 11
              break;
     fca:	0c c0       	rjmp	.+24     	; 0xfe4 <midi_input_callbacks+0x10c>
            case 0xF0:
              if (byte0 == MIDI_SONGPOSITION)
     fcc:	b2 ef       	ldi	r27, 0xF2	; 242
     fce:	4b 17       	cp	r20, r27
     fd0:	09 f0       	breq	.+2      	; 0xfd4 <midi_input_callbacks+0xfc>
     fd2:	90 c0       	rjmp	.+288    	; 0x10f4 <midi_input_callbacks+0x21c>
                func = device->input_songposition_callback;
     fd4:	d6 01       	movw	r26, r12
     fd6:	1c 96       	adiw	r26, 0x0c	; 12
     fd8:	ed 91       	ld	r30, X+
     fda:	fc 91       	ld	r31, X
     fdc:	1d 97       	sbiw	r26, 0x0d	; 13
     fde:	02 c0       	rjmp	.+4      	; 0xfe4 <midi_input_callbacks+0x10c>
    }
  } else {
    switch (cnt) {
      case 3:
        {
          midi_three_byte_func_t func = NULL;
     fe0:	e0 e0       	ldi	r30, 0x00	; 0
     fe2:	f0 e0       	ldi	r31, 0x00	; 0
                func = device->input_songposition_callback;
              break;
            default:
              break;
          }
          if(func) {
     fe4:	30 97       	sbiw	r30, 0x00	; 0
     fe6:	09 f4       	brne	.+2      	; 0xfea <midi_input_callbacks+0x112>
     fe8:	85 c0       	rjmp	.+266    	; 0x10f4 <midi_input_callbacks+0x21c>
            //mask off the channel for non song position functions
            if (byte0 == MIDI_SONGPOSITION)
     fea:	b2 ef       	ldi	r27, 0xF2	; 242
     fec:	fb 16       	cp	r15, r27
     fee:	31 f4       	brne	.+12     	; 0xffc <midi_input_callbacks+0x124>
              func(device, byte0, byte1, byte2);
     ff0:	c6 01       	movw	r24, r12
     ff2:	62 ef       	ldi	r22, 0xF2	; 242
     ff4:	4e 2d       	mov	r20, r14
     ff6:	21 2f       	mov	r18, r17
     ff8:	09 95       	icall
     ffa:	6c c0       	rjmp	.+216    	; 0x10d4 <midi_input_callbacks+0x1fc>
            else
              func(device, byte0 & 0x0F, byte1, byte2);
     ffc:	6f 2d       	mov	r22, r15
     ffe:	6f 70       	andi	r22, 0x0F	; 15
    1000:	c6 01       	movw	r24, r12
    1002:	4e 2d       	mov	r20, r14
    1004:	21 2f       	mov	r18, r17
    1006:	09 95       	icall
    1008:	65 c0       	rjmp	.+202    	; 0x10d4 <midi_input_callbacks+0x1fc>
        }
        break;
      case 2:
        {
          midi_two_byte_func_t func = NULL;
          switch (byte0 & 0xF0) {
    100a:	84 2f       	mov	r24, r20
    100c:	90 e0       	ldi	r25, 0x00	; 0
    100e:	80 7f       	andi	r24, 0xF0	; 240
    1010:	90 70       	andi	r25, 0x00	; 0
    1012:	80 3d       	cpi	r24, 0xD0	; 208
    1014:	91 05       	cpc	r25, r1
    1016:	61 f0       	breq	.+24     	; 0x1030 <midi_input_callbacks+0x158>
    1018:	80 3f       	cpi	r24, 0xF0	; 240
    101a:	91 05       	cpc	r25, r1
    101c:	79 f0       	breq	.+30     	; 0x103c <midi_input_callbacks+0x164>
    101e:	80 3c       	cpi	r24, 0xC0	; 192
    1020:	91 05       	cpc	r25, r1
    1022:	f9 f4       	brne	.+62     	; 0x1062 <midi_input_callbacks+0x18a>
            case MIDI_PROGCHANGE:
              func = device->input_progchange_callback;
    1024:	d6 01       	movw	r26, r12
    1026:	1e 96       	adiw	r26, 0x0e	; 14
    1028:	ed 91       	ld	r30, X+
    102a:	fc 91       	ld	r31, X
    102c:	1f 97       	sbiw	r26, 0x0f	; 15
              break;
    102e:	1b c0       	rjmp	.+54     	; 0x1066 <midi_input_callbacks+0x18e>
            case MIDI_CHANPRESSURE:
              func = device->input_chanpressure_callback;
    1030:	d6 01       	movw	r26, r12
    1032:	50 96       	adiw	r26, 0x10	; 16
    1034:	ed 91       	ld	r30, X+
    1036:	fc 91       	ld	r31, X
    1038:	51 97       	sbiw	r26, 0x11	; 17
              break;
    103a:	15 c0       	rjmp	.+42     	; 0x1066 <midi_input_callbacks+0x18e>
            case 0xF0:
              if (byte0 == MIDI_SONGSELECT)
    103c:	b3 ef       	ldi	r27, 0xF3	; 243
    103e:	4b 17       	cp	r20, r27
    1040:	31 f4       	brne	.+12     	; 0x104e <midi_input_callbacks+0x176>
                func = device->input_songselect_callback;
    1042:	d6 01       	movw	r26, r12
    1044:	52 96       	adiw	r26, 0x12	; 18
    1046:	ed 91       	ld	r30, X+
    1048:	fc 91       	ld	r31, X
    104a:	53 97       	sbiw	r26, 0x13	; 19
    104c:	0c c0       	rjmp	.+24     	; 0x1066 <midi_input_callbacks+0x18e>
              else if (byte0 == MIDI_TC_QUARTERFRAME)
    104e:	b1 ef       	ldi	r27, 0xF1	; 241
    1050:	4b 17       	cp	r20, r27
    1052:	09 f0       	breq	.+2      	; 0x1056 <midi_input_callbacks+0x17e>
    1054:	4f c0       	rjmp	.+158    	; 0x10f4 <midi_input_callbacks+0x21c>
                func = device->input_tc_quarterframe_callback;
    1056:	d6 01       	movw	r26, r12
    1058:	54 96       	adiw	r26, 0x14	; 20
    105a:	ed 91       	ld	r30, X+
    105c:	fc 91       	ld	r31, X
    105e:	55 97       	sbiw	r26, 0x15	; 21
    1060:	02 c0       	rjmp	.+4      	; 0x1066 <midi_input_callbacks+0x18e>
          }
        }
        break;
      case 2:
        {
          midi_two_byte_func_t func = NULL;
    1062:	e0 e0       	ldi	r30, 0x00	; 0
    1064:	f0 e0       	ldi	r31, 0x00	; 0
                func = device->input_tc_quarterframe_callback;
              break;
            default:
              break;
          }
          if(func) {
    1066:	30 97       	sbiw	r30, 0x00	; 0
    1068:	09 f4       	brne	.+2      	; 0x106c <midi_input_callbacks+0x194>
    106a:	44 c0       	rjmp	.+136    	; 0x10f4 <midi_input_callbacks+0x21c>
            //mask off the channel
            if (byte0 == MIDI_SONGSELECT || byte0 == MIDI_TC_QUARTERFRAME)
    106c:	b3 ef       	ldi	r27, 0xF3	; 243
    106e:	fb 16       	cp	r15, r27
    1070:	19 f0       	breq	.+6      	; 0x1078 <midi_input_callbacks+0x1a0>
    1072:	81 ef       	ldi	r24, 0xF1	; 241
    1074:	f8 16       	cp	r15, r24
    1076:	29 f4       	brne	.+10     	; 0x1082 <midi_input_callbacks+0x1aa>
              func(device, byte0, byte1);
    1078:	c6 01       	movw	r24, r12
    107a:	6f 2d       	mov	r22, r15
    107c:	4e 2d       	mov	r20, r14
    107e:	09 95       	icall
    1080:	29 c0       	rjmp	.+82     	; 0x10d4 <midi_input_callbacks+0x1fc>
            else
              func(device, byte0 & 0x0F, byte1);
    1082:	6f 2d       	mov	r22, r15
    1084:	6f 70       	andi	r22, 0x0F	; 15
    1086:	c6 01       	movw	r24, r12
    1088:	4e 2d       	mov	r20, r14
    108a:	09 95       	icall
    108c:	23 c0       	rjmp	.+70     	; 0x10d4 <midi_input_callbacks+0x1fc>
        }
        break;
      case 1:
        {
          midi_one_byte_func_t func = NULL;
          if (midi_is_realtime(byte0))
    108e:	84 2f       	mov	r24, r20
    1090:	0e 94 09 05 	call	0xa12	; 0xa12 <midi_is_realtime>
    1094:	88 23       	and	r24, r24
    1096:	31 f0       	breq	.+12     	; 0x10a4 <midi_input_callbacks+0x1cc>
            func = device->input_realtime_callback;
    1098:	d6 01       	movw	r26, r12
    109a:	56 96       	adiw	r26, 0x16	; 22
    109c:	ed 91       	ld	r30, X+
    109e:	fc 91       	ld	r31, X
    10a0:	57 97       	sbiw	r26, 0x17	; 23
    10a2:	08 c0       	rjmp	.+16     	; 0x10b4 <midi_input_callbacks+0x1dc>
          else if (byte0 == MIDI_TUNEREQUEST)
    10a4:	b6 ef       	ldi	r27, 0xF6	; 246
    10a6:	fb 16       	cp	r15, r27
    10a8:	29 f5       	brne	.+74     	; 0x10f4 <midi_input_callbacks+0x21c>
            func = device->input_tunerequest_callback;
    10aa:	d6 01       	movw	r26, r12
    10ac:	58 96       	adiw	r26, 0x18	; 24
    10ae:	ed 91       	ld	r30, X+
    10b0:	fc 91       	ld	r31, X
    10b2:	59 97       	sbiw	r26, 0x19	; 25
          if (func) {
    10b4:	30 97       	sbiw	r30, 0x00	; 0
    10b6:	f1 f0       	breq	.+60     	; 0x10f4 <midi_input_callbacks+0x21c>
            func(device, byte0);
    10b8:	c6 01       	movw	r24, r12
    10ba:	6f 2d       	mov	r22, r15
    10bc:	09 95       	icall
    10be:	0a c0       	rjmp	.+20     	; 0x10d4 <midi_input_callbacks+0x1fc>
          }
        }
        break;
      default:
        //just in case
        if (cnt > 3)
    10c0:	64 30       	cpi	r22, 0x04	; 4
    10c2:	71 05       	cpc	r23, r1
    10c4:	a8 f4       	brcc	.+42     	; 0x10f0 <midi_input_callbacks+0x218>
    10c6:	16 c0       	rjmp	.+44     	; 0x10f4 <midi_input_callbacks+0x21c>
  }

  //if there is fallthrough default callback and we haven't called a more specific one, 
  //call the fallthrough
  if (!called && device->input_fallthrough_callback)
    device->input_fallthrough_callback(device, cnt, byte0, byte1, byte2);
    10c8:	c6 01       	movw	r24, r12
    10ca:	b5 01       	movw	r22, r10
    10cc:	4f 2d       	mov	r20, r15
    10ce:	2e 2d       	mov	r18, r14
    10d0:	01 2f       	mov	r16, r17
    10d2:	09 95       	icall
  //always call the catch all if it exists
  if (device->input_catchall_callback)
    10d4:	d6 01       	movw	r26, r12
    10d6:	5e 96       	adiw	r26, 0x1e	; 30
    10d8:	ed 91       	ld	r30, X+
    10da:	fc 91       	ld	r31, X
    10dc:	5f 97       	sbiw	r26, 0x1f	; 31
    10de:	30 97       	sbiw	r30, 0x00	; 0
    10e0:	89 f0       	breq	.+34     	; 0x1104 <__stack+0x5>
    device->input_catchall_callback(device, cnt, byte0, byte1, byte2);
    10e2:	c6 01       	movw	r24, r12
    10e4:	b5 01       	movw	r22, r10
    10e6:	4f 2d       	mov	r20, r15
    10e8:	2e 2d       	mov	r18, r14
    10ea:	01 2f       	mov	r16, r17
    10ec:	09 95       	icall
    10ee:	0a c0       	rjmp	.+20     	; 0x1104 <__stack+0x5>
        }
        break;
      default:
        //just in case
        if (cnt > 3)
          cnt = 0;
    10f0:	aa 24       	eor	r10, r10
    10f2:	bb 24       	eor	r11, r11
    }
  }

  //if there is fallthrough default callback and we haven't called a more specific one, 
  //call the fallthrough
  if (!called && device->input_fallthrough_callback)
    10f4:	d6 01       	movw	r26, r12
    10f6:	5c 96       	adiw	r26, 0x1c	; 28
    10f8:	ed 91       	ld	r30, X+
    10fa:	fc 91       	ld	r31, X
    10fc:	5d 97       	sbiw	r26, 0x1d	; 29
    10fe:	30 97       	sbiw	r30, 0x00	; 0
    1100:	19 f7       	brne	.-58     	; 0x10c8 <midi_input_callbacks+0x1f0>
    1102:	e8 cf       	rjmp	.-48     	; 0x10d4 <midi_input_callbacks+0x1fc>
    device->input_fallthrough_callback(device, cnt, byte0, byte1, byte2);
  //always call the catch all if it exists
  if (device->input_catchall_callback)
    device->input_catchall_callback(device, cnt, byte0, byte1, byte2);
}
    1104:	0f 90       	pop	r0
    1106:	0f 90       	pop	r0
    1108:	0f 90       	pop	r0
    110a:	df 91       	pop	r29
    110c:	cf 91       	pop	r28
    110e:	1f 91       	pop	r17
    1110:	0f 91       	pop	r16
    1112:	ff 90       	pop	r15
    1114:	ef 90       	pop	r14
    1116:	df 90       	pop	r13
    1118:	cf 90       	pop	r12
    111a:	bf 90       	pop	r11
    111c:	af 90       	pop	r10
    111e:	08 95       	ret

00001120 <midi_process_byte>:
    midi_process_byte(device, val);
    bytequeue_remove(&device->input_queue, 1);
  }
}

void midi_process_byte(MidiDevice * device, uint8_t input) {
    1120:	ef 92       	push	r14
    1122:	ff 92       	push	r15
    1124:	0f 93       	push	r16
    1126:	cf 93       	push	r28
    1128:	df 93       	push	r29
    112a:	7c 01       	movw	r14, r24
    112c:	c6 2f       	mov	r28, r22
  if (midi_is_realtime(input)) {
    112e:	86 2f       	mov	r24, r22
    1130:	0e 94 09 05 	call	0xa12	; 0xa12 <midi_is_realtime>
    1134:	88 23       	and	r24, r24
    1136:	91 f0       	breq	.+36     	; 0x115c <midi_process_byte+0x3c>
    //call callback, store and restore state
    input_state_t state = device->input_state;
    1138:	d7 01       	movw	r26, r14
    113a:	95 96       	adiw	r26, 0x25	; 37
    113c:	dc 91       	ld	r29, X
    113e:	95 97       	sbiw	r26, 0x25	; 37
    device->input_state = ONE_BYTE_MESSAGE;
    1140:	81 e0       	ldi	r24, 0x01	; 1
    1142:	95 96       	adiw	r26, 0x25	; 37
    1144:	8c 93       	st	X, r24
    midi_input_callbacks(device, 1, input, 0, 0);
    1146:	c7 01       	movw	r24, r14
    1148:	61 e0       	ldi	r22, 0x01	; 1
    114a:	70 e0       	ldi	r23, 0x00	; 0
    114c:	4c 2f       	mov	r20, r28
    114e:	20 e0       	ldi	r18, 0x00	; 0
    1150:	00 e0       	ldi	r16, 0x00	; 0
    1152:	0e 94 6c 07 	call	0xed8	; 0xed8 <midi_input_callbacks>
    device->input_state = state;
    1156:	f7 01       	movw	r30, r14
    1158:	d5 a3       	lds	r29, 0x55
    115a:	b7 c0       	rjmp	.+366    	; 0x12ca <midi_process_byte+0x1aa>
  } else if (midi_is_statusbyte(input)) {
    115c:	8c 2f       	mov	r24, r28
    115e:	0e 94 05 05 	call	0xa0a	; 0xa0a <midi_is_statusbyte>
    1162:	88 23       	and	r24, r24
    1164:	09 f4       	brne	.+2      	; 0x1168 <midi_process_byte+0x48>
    1166:	73 c0       	rjmp	.+230    	; 0x124e <midi_process_byte+0x12e>
    //store the byte
    if (device->input_state != SYSEX_MESSAGE) {
    1168:	d7 01       	movw	r26, r14
    116a:	95 96       	adiw	r26, 0x25	; 37
    116c:	8c 91       	ld	r24, X
    116e:	95 97       	sbiw	r26, 0x25	; 37
    1170:	84 30       	cpi	r24, 0x04	; 4
    1172:	49 f0       	breq	.+18     	; 0x1186 <midi_process_byte+0x66>
      device->input_buffer[0] = input;
    1174:	92 96       	adiw	r26, 0x22	; 34
    1176:	cc 93       	st	X, r28
    1178:	92 97       	sbiw	r26, 0x22	; 34
      device->input_count = 1;
    117a:	81 e0       	ldi	r24, 0x01	; 1
    117c:	90 e0       	ldi	r25, 0x00	; 0
    117e:	97 96       	adiw	r26, 0x27	; 39
    1180:	9c 93       	st	X, r25
    1182:	8e 93       	st	-X, r24
    1184:	96 97       	sbiw	r26, 0x26	; 38
    }
    switch (midi_packet_length(input)) {
    1186:	8c 2f       	mov	r24, r28
    1188:	0e 94 0f 05 	call	0xa1e	; 0xa1e <midi_packet_length>
    118c:	81 30       	cpi	r24, 0x01	; 1
    118e:	41 f0       	breq	.+16     	; 0x11a0 <midi_process_byte+0x80>
    1190:	81 30       	cpi	r24, 0x01	; 1
    1192:	00 f1       	brcs	.+64     	; 0x11d4 <midi_process_byte+0xb4>
    1194:	82 30       	cpi	r24, 0x02	; 2
    1196:	a1 f0       	breq	.+40     	; 0x11c0 <midi_process_byte+0xa0>
    1198:	83 30       	cpi	r24, 0x03	; 3
    119a:	09 f0       	breq	.+2      	; 0x119e <midi_process_byte+0x7e>
    119c:	4f c0       	rjmp	.+158    	; 0x123c <midi_process_byte+0x11c>
    119e:	14 c0       	rjmp	.+40     	; 0x11c8 <midi_process_byte+0xa8>
      case ONE1:
        device->input_state = ONE_BYTE_MESSAGE;;
    11a0:	81 e0       	ldi	r24, 0x01	; 1
    11a2:	f7 01       	movw	r30, r14
    11a4:	85 a3       	lds	r24, 0x55
        midi_input_callbacks(device, 1, input, 0, 0);
    11a6:	c7 01       	movw	r24, r14
    11a8:	61 e0       	ldi	r22, 0x01	; 1
    11aa:	70 e0       	ldi	r23, 0x00	; 0
    11ac:	4c 2f       	mov	r20, r28
    11ae:	20 e0       	ldi	r18, 0x00	; 0
    11b0:	00 e0       	ldi	r16, 0x00	; 0
    11b2:	0e 94 6c 07 	call	0xed8	; 0xed8 <midi_input_callbacks>
        device->input_state = IDLE;
    11b6:	d7 01       	movw	r26, r14
    11b8:	95 96       	adiw	r26, 0x25	; 37
    11ba:	1c 92       	st	X, r1
    11bc:	95 97       	sbiw	r26, 0x25	; 37
        break;
    11be:	85 c0       	rjmp	.+266    	; 0x12ca <midi_process_byte+0x1aa>
      case TWO2:
        device->input_state = TWO_BYTE_MESSAGE;
    11c0:	82 e0       	ldi	r24, 0x02	; 2
    11c2:	f7 01       	movw	r30, r14
    11c4:	85 a3       	lds	r24, 0x55
        break;
    11c6:	81 c0       	rjmp	.+258    	; 0x12ca <midi_process_byte+0x1aa>
      case THREE3:
        device->input_state = THREE_BYTE_MESSAGE;
    11c8:	83 e0       	ldi	r24, 0x03	; 3
    11ca:	d7 01       	movw	r26, r14
    11cc:	95 96       	adiw	r26, 0x25	; 37
    11ce:	8c 93       	st	X, r24
    11d0:	95 97       	sbiw	r26, 0x25	; 37
        break;
    11d2:	7b c0       	rjmp	.+246    	; 0x12ca <midi_process_byte+0x1aa>
      case UNDEFINED:
        switch(input) {
    11d4:	c0 3f       	cpi	r28, 0xF0	; 240
    11d6:	19 f0       	breq	.+6      	; 0x11de <midi_process_byte+0xbe>
    11d8:	c7 3f       	cpi	r28, 0xF7	; 247
    11da:	59 f5       	brne	.+86     	; 0x1232 <midi_process_byte+0x112>
    11dc:	0a c0       	rjmp	.+20     	; 0x11f2 <midi_process_byte+0xd2>
          case SYSEX_BEGIN:
            device->input_state = SYSEX_MESSAGE;
    11de:	84 e0       	ldi	r24, 0x04	; 4
    11e0:	f7 01       	movw	r30, r14
    11e2:	85 a3       	lds	r24, 0x55
            device->input_buffer[0] = input;
    11e4:	80 ef       	ldi	r24, 0xF0	; 240
    11e6:	82 a3       	lds	r24, 0x52
            device->input_count = 1;
    11e8:	81 e0       	ldi	r24, 0x01	; 1
    11ea:	90 e0       	ldi	r25, 0x00	; 0
    11ec:	97 a3       	lds	r25, 0x57
    11ee:	86 a3       	lds	r24, 0x56
            break;
    11f0:	6c c0       	rjmp	.+216    	; 0x12ca <midi_process_byte+0x1aa>
          case SYSEX_END:
            //send what is left in the input buffer, set idle
            device->input_buffer[device->input_count % 3] = input;
    11f2:	d7 01       	movw	r26, r14
    11f4:	96 96       	adiw	r26, 0x26	; 38
    11f6:	2d 91       	ld	r18, X+
    11f8:	3c 91       	ld	r19, X
    11fa:	97 97       	sbiw	r26, 0x27	; 39
    11fc:	c9 01       	movw	r24, r18
    11fe:	63 e0       	ldi	r22, 0x03	; 3
    1200:	70 e0       	ldi	r23, 0x00	; 0
    1202:	0e 94 45 0b 	call	0x168a	; 0x168a <__udivmodhi4>
    1206:	f7 01       	movw	r30, r14
    1208:	e8 0f       	add	r30, r24
    120a:	f9 1f       	adc	r31, r25
    120c:	87 ef       	ldi	r24, 0xF7	; 247
    120e:	82 a3       	lds	r24, 0x52
            device->input_count += 1;
    1210:	b9 01       	movw	r22, r18
    1212:	6f 5f       	subi	r22, 0xFF	; 255
    1214:	7f 4f       	sbci	r23, 0xFF	; 255
    1216:	f7 01       	movw	r30, r14
    1218:	77 a3       	lds	r23, 0x57
    121a:	66 a3       	lds	r22, 0x56
            //call the callback
            midi_input_callbacks(device, device->input_count, 
    121c:	c7 01       	movw	r24, r14
    121e:	42 a1       	lds	r20, 0x42
    1220:	23 a1       	lds	r18, 0x43
    1222:	04 a1       	lds	r16, 0x44
    1224:	0e 94 6c 07 	call	0xed8	; 0xed8 <midi_input_callbacks>
                device->input_buffer[0], device->input_buffer[1], device->input_buffer[2]);
            device->input_state = IDLE;
    1228:	d7 01       	movw	r26, r14
    122a:	95 96       	adiw	r26, 0x25	; 37
    122c:	1c 92       	st	X, r1
    122e:	95 97       	sbiw	r26, 0x25	; 37
            break;
    1230:	4c c0       	rjmp	.+152    	; 0x12ca <midi_process_byte+0x1aa>
          default:
            device->input_state = IDLE;
    1232:	f7 01       	movw	r30, r14
    1234:	15 a2       	lds	r17, 0x95
            device->input_count = 0;
    1236:	17 a2       	lds	r17, 0x97
    1238:	16 a2       	lds	r17, 0x96
    123a:	47 c0       	rjmp	.+142    	; 0x12ca <midi_process_byte+0x1aa>
        }

        break;
      default:
        device->input_state = IDLE;
    123c:	d7 01       	movw	r26, r14
    123e:	95 96       	adiw	r26, 0x25	; 37
    1240:	1c 92       	st	X, r1
    1242:	95 97       	sbiw	r26, 0x25	; 37
        device->input_count = 0;
    1244:	97 96       	adiw	r26, 0x27	; 39
    1246:	1c 92       	st	X, r1
    1248:	1e 92       	st	-X, r1
    124a:	96 97       	sbiw	r26, 0x26	; 38
        break;
    124c:	3e c0       	rjmp	.+124    	; 0x12ca <midi_process_byte+0x1aa>
    }
  } else {
    if (device->input_state != IDLE) {
    124e:	f7 01       	movw	r30, r14
    1250:	25 a1       	lds	r18, 0x45
    1252:	22 23       	and	r18, r18
    1254:	d1 f1       	breq	.+116    	; 0x12ca <midi_process_byte+0x1aa>
      //store the byte
      device->input_buffer[device->input_count % 3] = input;
    1256:	06 a0       	lds	r16, 0x86
    1258:	f7 a1       	lds	r31, 0x47
    125a:	e0 2d       	mov	r30, r0
    125c:	cf 01       	movw	r24, r30
    125e:	63 e0       	ldi	r22, 0x03	; 3
    1260:	70 e0       	ldi	r23, 0x00	; 0
    1262:	0e 94 45 0b 	call	0x168a	; 0x168a <__udivmodhi4>
    1266:	ac 01       	movw	r20, r24
    1268:	8e 0d       	add	r24, r14
    126a:	9f 1d       	adc	r25, r15
    126c:	dc 01       	movw	r26, r24
    126e:	92 96       	adiw	r26, 0x22	; 34
    1270:	cc 93       	st	X, r28
    1272:	92 97       	sbiw	r26, 0x22	; 34
      //increment count
      uint16_t prev = device->input_count;
      device->input_count += 1;
    1274:	bf 01       	movw	r22, r30
    1276:	6f 5f       	subi	r22, 0xFF	; 255
    1278:	7f 4f       	sbci	r23, 0xFF	; 255
    127a:	f7 01       	movw	r30, r14
    127c:	77 a3       	lds	r23, 0x57
    127e:	66 a3       	lds	r22, 0x56

      switch(prev % 3) {
    1280:	41 30       	cpi	r20, 0x01	; 1
    1282:	51 05       	cpc	r21, r1
    1284:	91 f0       	breq	.+36     	; 0x12aa <midi_process_byte+0x18a>
    1286:	42 30       	cpi	r20, 0x02	; 2
    1288:	51 05       	cpc	r21, r1
    128a:	f9 f4       	brne	.+62     	; 0x12ca <midi_process_byte+0x1aa>
        case 2:
          //call callback
          midi_input_callbacks(device, device->input_count,
    128c:	c7 01       	movw	r24, r14
    128e:	42 a1       	lds	r20, 0x42
    1290:	23 a1       	lds	r18, 0x43
    1292:	04 a1       	lds	r16, 0x44
    1294:	0e 94 6c 07 	call	0xed8	; 0xed8 <midi_input_callbacks>
              device->input_buffer[0], device->input_buffer[1], device->input_buffer[2]);
          if (device->input_state != SYSEX_MESSAGE) {
    1298:	f7 01       	movw	r30, r14
    129a:	85 a1       	lds	r24, 0x45
    129c:	84 30       	cpi	r24, 0x04	; 4
    129e:	a9 f0       	breq	.+42     	; 0x12ca <midi_process_byte+0x1aa>
            //set to 1, keeping status byte, allowing for running status
            device->input_count = 1;
    12a0:	81 e0       	ldi	r24, 0x01	; 1
    12a2:	90 e0       	ldi	r25, 0x00	; 0
    12a4:	97 a3       	lds	r25, 0x57
    12a6:	86 a3       	lds	r24, 0x56
    12a8:	10 c0       	rjmp	.+32     	; 0x12ca <midi_process_byte+0x1aa>
          }
          break;
        case 1:
          if (device->input_state == TWO_BYTE_MESSAGE) {
    12aa:	22 30       	cpi	r18, 0x02	; 2
    12ac:	71 f4       	brne	.+28     	; 0x12ca <midi_process_byte+0x1aa>
            //call callback
            midi_input_callbacks(device, device->input_count,
    12ae:	c7 01       	movw	r24, r14
    12b0:	42 a1       	lds	r20, 0x42
    12b2:	23 a1       	lds	r18, 0x43
    12b4:	00 e0       	ldi	r16, 0x00	; 0
    12b6:	0e 94 6c 07 	call	0xed8	; 0xed8 <midi_input_callbacks>
                device->input_buffer[0], device->input_buffer[1], 0);
            if (device->input_state != SYSEX_MESSAGE) {
    12ba:	f7 01       	movw	r30, r14
    12bc:	85 a1       	lds	r24, 0x45
    12be:	84 30       	cpi	r24, 0x04	; 4
    12c0:	21 f0       	breq	.+8      	; 0x12ca <midi_process_byte+0x1aa>
              //set to 1, keeping status byte, allowing for running status
              device->input_count = 1;
    12c2:	81 e0       	ldi	r24, 0x01	; 1
    12c4:	90 e0       	ldi	r25, 0x00	; 0
    12c6:	97 a3       	lds	r25, 0x57
    12c8:	86 a3       	lds	r24, 0x56
          //one byte messages are dealt with directly
          break;
      }
    }
  }
}
    12ca:	df 91       	pop	r29
    12cc:	cf 91       	pop	r28
    12ce:	0f 91       	pop	r16
    12d0:	ff 90       	pop	r15
    12d2:	ef 90       	pop	r14
    12d4:	08 95       	ret

000012d6 <midi_device_process>:

void midi_device_set_pre_input_process_func(MidiDevice * device, midi_no_byte_func_t pre_process_func){
  device->pre_input_process_callback = pre_process_func;
}

void midi_device_process(MidiDevice * device) {
    12d6:	cf 92       	push	r12
    12d8:	df 92       	push	r13
    12da:	ef 92       	push	r14
    12dc:	ff 92       	push	r15
    12de:	0f 93       	push	r16
    12e0:	1f 93       	push	r17
    12e2:	cf 93       	push	r28
    12e4:	df 93       	push	r29
    12e6:	6c 01       	movw	r12, r24
  //call the pre_input_process_callback if there is one
  if(device->pre_input_process_callback)
    12e8:	dc 01       	movw	r26, r24
    12ea:	90 96       	adiw	r26, 0x20	; 32
    12ec:	ed 91       	ld	r30, X+
    12ee:	fc 91       	ld	r31, X
    12f0:	91 97       	sbiw	r26, 0x21	; 33
    12f2:	30 97       	sbiw	r30, 0x00	; 0
    12f4:	09 f0       	breq	.+2      	; 0x12f8 <midi_device_process+0x22>
    device->pre_input_process_callback(device);
    12f6:	09 95       	icall

  //pull stuff off the queue and process
  byteQueueIndex_t len = bytequeue_length(&device->input_queue);
    12f8:	0f 2e       	mov	r0, r31
    12fa:	f8 ee       	ldi	r31, 0xE8	; 232
    12fc:	ef 2e       	mov	r14, r31
    12fe:	ff 24       	eor	r15, r15
    1300:	f0 2d       	mov	r31, r0
    1302:	ec 0c       	add	r14, r12
    1304:	fd 1c       	adc	r15, r13
    1306:	c7 01       	movw	r24, r14
    1308:	0e 94 c0 04 	call	0x980	; 0x980 <bytequeue_length>
  uint16_t i;
  //TODO limit number of bytes processed?
  for(i = 0; i < len; i++) {
    130c:	c8 2f       	mov	r28, r24
    130e:	d0 e0       	ldi	r29, 0x00	; 0
    1310:	20 97       	sbiw	r28, 0x00	; 0
    1312:	99 f0       	breq	.+38     	; 0x133a <midi_device_process+0x64>
    1314:	00 e0       	ldi	r16, 0x00	; 0
    1316:	10 e0       	ldi	r17, 0x00	; 0
    uint8_t val = bytequeue_get(&device->input_queue, 0);
    1318:	c7 01       	movw	r24, r14
    131a:	60 e0       	ldi	r22, 0x00	; 0
    131c:	0e 94 d5 04 	call	0x9aa	; 0x9aa <bytequeue_get>
    1320:	68 2f       	mov	r22, r24
    midi_process_byte(device, val);
    1322:	c6 01       	movw	r24, r12
    1324:	0e 94 90 08 	call	0x1120	; 0x1120 <midi_process_byte>
    bytequeue_remove(&device->input_queue, 1);
    1328:	c7 01       	movw	r24, r14
    132a:	61 e0       	ldi	r22, 0x01	; 1
    132c:	0e 94 e6 04 	call	0x9cc	; 0x9cc <bytequeue_remove>

  //pull stuff off the queue and process
  byteQueueIndex_t len = bytequeue_length(&device->input_queue);
  uint16_t i;
  //TODO limit number of bytes processed?
  for(i = 0; i < len; i++) {
    1330:	0f 5f       	subi	r16, 0xFF	; 255
    1332:	1f 4f       	sbci	r17, 0xFF	; 255
    1334:	0c 17       	cp	r16, r28
    1336:	1d 07       	cpc	r17, r29
    1338:	78 f3       	brcs	.-34     	; 0x1318 <midi_device_process+0x42>
    uint8_t val = bytequeue_get(&device->input_queue, 0);
    midi_process_byte(device, val);
    bytequeue_remove(&device->input_queue, 1);
  }
}
    133a:	df 91       	pop	r29
    133c:	cf 91       	pop	r28
    133e:	1f 91       	pop	r17
    1340:	0f 91       	pop	r16
    1342:	ff 90       	pop	r15
    1344:	ef 90       	pop	r14
    1346:	df 90       	pop	r13
    1348:	cf 90       	pop	r12
    134a:	08 95       	ret

0000134c <sysex_encoded_length>:
//You should have received a copy of the GNU General Public License
//along with avr-midi.  If not, see <http://www.gnu.org/licenses/>.

#include "sysex_tools.h"

uint16_t sysex_encoded_length(uint16_t decoded_length){
    134c:	9c 01       	movw	r18, r24
   uint8_t remainder = decoded_length % 7;
    134e:	67 e0       	ldi	r22, 0x07	; 7
    1350:	70 e0       	ldi	r23, 0x00	; 0
    1352:	0e 94 45 0b 	call	0x168a	; 0x168a <__udivmodhi4>
    1356:	48 2f       	mov	r20, r24
   if (remainder)
    1358:	88 23       	and	r24, r24
    135a:	81 f0       	breq	.+32     	; 0x137c <sysex_encoded_length+0x30>
      return (decoded_length / 7) * 8 + remainder + 1;
    135c:	c9 01       	movw	r24, r18
    135e:	67 e0       	ldi	r22, 0x07	; 7
    1360:	70 e0       	ldi	r23, 0x00	; 0
    1362:	0e 94 45 0b 	call	0x168a	; 0x168a <__udivmodhi4>
    1366:	cb 01       	movw	r24, r22
    1368:	88 0f       	add	r24, r24
    136a:	99 1f       	adc	r25, r25
    136c:	88 0f       	add	r24, r24
    136e:	99 1f       	adc	r25, r25
    1370:	88 0f       	add	r24, r24
    1372:	99 1f       	adc	r25, r25
    1374:	01 96       	adiw	r24, 0x01	; 1
    1376:	84 0f       	add	r24, r20
    1378:	91 1d       	adc	r25, r1
    137a:	08 95       	ret
   else
      return (decoded_length / 7) * 8;
    137c:	c9 01       	movw	r24, r18
    137e:	67 e0       	ldi	r22, 0x07	; 7
    1380:	70 e0       	ldi	r23, 0x00	; 0
    1382:	0e 94 45 0b 	call	0x168a	; 0x168a <__udivmodhi4>
    1386:	cb 01       	movw	r24, r22
    1388:	88 0f       	add	r24, r24
    138a:	99 1f       	adc	r25, r25
    138c:	88 0f       	add	r24, r24
    138e:	99 1f       	adc	r25, r25
    1390:	88 0f       	add	r24, r24
    1392:	99 1f       	adc	r25, r25
}
    1394:	08 95       	ret

00001396 <sysex_decoded_length>:

uint16_t sysex_decoded_length(uint16_t encoded_length){
   uint8_t remainder = encoded_length % 8;
    1396:	48 2f       	mov	r20, r24
    1398:	47 70       	andi	r20, 0x07	; 7
   if (remainder)
    139a:	a1 f0       	breq	.+40     	; 0x13c4 <sysex_decoded_length+0x2e>
      return (encoded_length / 8) * 7 + remainder - 1;
    139c:	9c 01       	movw	r18, r24
    139e:	36 95       	lsr	r19
    13a0:	27 95       	ror	r18
    13a2:	36 95       	lsr	r19
    13a4:	27 95       	ror	r18
    13a6:	36 95       	lsr	r19
    13a8:	27 95       	ror	r18
    13aa:	c9 01       	movw	r24, r18
    13ac:	88 0f       	add	r24, r24
    13ae:	99 1f       	adc	r25, r25
    13b0:	88 0f       	add	r24, r24
    13b2:	99 1f       	adc	r25, r25
    13b4:	88 0f       	add	r24, r24
    13b6:	99 1f       	adc	r25, r25
    13b8:	82 1b       	sub	r24, r18
    13ba:	93 0b       	sbc	r25, r19
    13bc:	01 97       	sbiw	r24, 0x01	; 1
    13be:	84 0f       	add	r24, r20
    13c0:	91 1d       	adc	r25, r1
    13c2:	08 95       	ret
   else
      return (encoded_length / 8) * 7;
    13c4:	9c 01       	movw	r18, r24
    13c6:	36 95       	lsr	r19
    13c8:	27 95       	ror	r18
    13ca:	36 95       	lsr	r19
    13cc:	27 95       	ror	r18
    13ce:	36 95       	lsr	r19
    13d0:	27 95       	ror	r18
    13d2:	c9 01       	movw	r24, r18
    13d4:	88 0f       	add	r24, r24
    13d6:	99 1f       	adc	r25, r25
    13d8:	88 0f       	add	r24, r24
    13da:	99 1f       	adc	r25, r25
    13dc:	88 0f       	add	r24, r24
    13de:	99 1f       	adc	r25, r25
    13e0:	82 1b       	sub	r24, r18
    13e2:	93 0b       	sbc	r25, r19
}
    13e4:	08 95       	ret

000013e6 <sysex_encode>:

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    13e6:	2f 92       	push	r2
    13e8:	3f 92       	push	r3
    13ea:	4f 92       	push	r4
    13ec:	5f 92       	push	r5
    13ee:	6f 92       	push	r6
    13f0:	7f 92       	push	r7
    13f2:	8f 92       	push	r8
    13f4:	9f 92       	push	r9
    13f6:	af 92       	push	r10
    13f8:	bf 92       	push	r11
    13fa:	cf 92       	push	r12
    13fc:	df 92       	push	r13
    13fe:	ef 92       	push	r14
    1400:	ff 92       	push	r15
    1402:	0f 93       	push	r16
    1404:	1f 93       	push	r17
    1406:	cf 93       	push	r28
    1408:	df 93       	push	r29
    140a:	00 d0       	rcall	.+0      	; 0x140c <sysex_encode+0x26>
    140c:	00 d0       	rcall	.+0      	; 0x140e <sysex_encode+0x28>
    140e:	00 d0       	rcall	.+0      	; 0x1410 <sysex_encode+0x2a>
    1410:	cd b7       	in	r28, 0x3d	; 61
    1412:	de b7       	in	r29, 0x3e	; 62
    1414:	1c 01       	movw	r2, r24
    1416:	7a 83       	std	Y+2, r23	; 0x02
    1418:	69 83       	std	Y+1, r22	; 0x01
    141a:	3a 01       	movw	r6, r20
   uint16_t encoded_full = length / 7; //number of full 8 byte sections from 7 bytes of input
    141c:	ca 01       	movw	r24, r20
    141e:	67 e0       	ldi	r22, 0x07	; 7
    1420:	70 e0       	ldi	r23, 0x00	; 0
    1422:	0e 94 45 0b 	call	0x168a	; 0x168a <__udivmodhi4>
    1426:	2b 01       	movw	r4, r22
    1428:	5b 01       	movw	r10, r22
   uint16_t i,j;

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
    142a:	61 15       	cp	r22, r1
    142c:	71 05       	cpc	r23, r1
    142e:	b1 f1       	breq	.+108    	; 0x149c <sysex_encode+0xb6>
    1430:	81 01       	movw	r16, r2
    1432:	e9 80       	ldd	r14, Y+1	; 0x01
    1434:	fa 80       	ldd	r15, Y+2	; 0x02
    1436:	cc 24       	eor	r12, r12
    1438:	dd 24       	eor	r13, r13
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    143a:	88 24       	eor	r8, r8
    143c:	99 24       	eor	r9, r9
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    143e:	1e 83       	std	Y+6, r17	; 0x06
    1440:	0d 83       	std	Y+5, r16	; 0x05

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
    1442:	f8 01       	movw	r30, r16
    1444:	11 92       	st	Z+, r1
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    1446:	fc 82       	std	Y+4, r15	; 0x04
    1448:	eb 82       	std	Y+3, r14	; 0x03
   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    144a:	a4 01       	movw	r20, r8
         uint8_t current = source[input_start_idx + j];
    144c:	ab 81       	ldd	r26, Y+3	; 0x03
    144e:	bc 81       	ldd	r27, Y+4	; 0x04
    1450:	2d 91       	ld	r18, X+
    1452:	bc 83       	std	Y+4, r27	; 0x04
    1454:	ab 83       	std	Y+3, r26	; 0x03
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
    1456:	4f 5f       	subi	r20, 0xFF	; 255
    1458:	5f 4f       	sbci	r21, 0xFF	; 255
    145a:	82 2f       	mov	r24, r18
    145c:	90 e0       	ldi	r25, 0x00	; 0
    145e:	80 78       	andi	r24, 0x80	; 128
    1460:	90 70       	andi	r25, 0x00	; 0
    1462:	bc 01       	movw	r22, r24
    1464:	04 2e       	mov	r0, r20
    1466:	02 c0       	rjmp	.+4      	; 0x146c <sysex_encode+0x86>
    1468:	75 95       	asr	r23
    146a:	67 95       	ror	r22
    146c:	0a 94       	dec	r0
    146e:	e2 f7       	brpl	.-8      	; 0x1468 <sysex_encode+0x82>
    1470:	ad 81       	ldd	r26, Y+5	; 0x05
    1472:	be 81       	ldd	r27, Y+6	; 0x06
    1474:	8c 91       	ld	r24, X
    1476:	86 2b       	or	r24, r22
    1478:	8c 93       	st	X, r24
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
    147a:	2f 77       	andi	r18, 0x7F	; 127
    147c:	21 93       	st	Z+, r18
   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    147e:	47 30       	cpi	r20, 0x07	; 7
    1480:	51 05       	cpc	r21, r1
    1482:	21 f7       	brne	.-56     	; 0x144c <sysex_encode+0x66>
uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
   uint16_t encoded_full = length / 7; //number of full 8 byte sections from 7 bytes of input
   uint16_t i,j;

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
    1484:	08 94       	sec
    1486:	c1 1c       	adc	r12, r1
    1488:	d1 1c       	adc	r13, r1
    148a:	08 5f       	subi	r16, 0xF8	; 248
    148c:	1f 4f       	sbci	r17, 0xFF	; 255
    148e:	e7 e0       	ldi	r30, 0x07	; 7
    1490:	f0 e0       	ldi	r31, 0x00	; 0
    1492:	ee 0e       	add	r14, r30
    1494:	ff 1e       	adc	r15, r31
    1496:	ca 14       	cp	r12, r10
    1498:	db 04       	cpc	r13, r11
    149a:	89 f6       	brne	.-94     	; 0x143e <sysex_encode+0x58>
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
      }
   }

   //fill out the rest if there is any more
   uint8_t remainder = length % 7;
    149c:	c3 01       	movw	r24, r6
    149e:	67 e0       	ldi	r22, 0x07	; 7
    14a0:	70 e0       	ldi	r23, 0x00	; 0
    14a2:	0e 94 45 0b 	call	0x168a	; 0x168a <__udivmodhi4>
   if (remainder) {
    14a6:	88 23       	and	r24, r24
    14a8:	d9 f1       	breq	.+118    	; 0x1520 <sysex_encode+0x13a>
      uint16_t encoded_msb_idx = encoded_full * 8;
    14aa:	82 01       	movw	r16, r4
    14ac:	00 0f       	add	r16, r16
    14ae:	11 1f       	adc	r17, r17
    14b0:	00 0f       	add	r16, r16
    14b2:	11 1f       	adc	r17, r17
    14b4:	00 0f       	add	r16, r16
    14b6:	11 1f       	adc	r17, r17
      uint16_t input_start_idx = encoded_full * 7;
    14b8:	78 01       	movw	r14, r16
    14ba:	e4 18       	sub	r14, r4
    14bc:	f5 08       	sbc	r15, r5
      encoded[encoded_msb_idx] = 0;
    14be:	d1 01       	movw	r26, r2
    14c0:	a0 0f       	add	r26, r16
    14c2:	b1 1f       	adc	r27, r17
    14c4:	1c 92       	st	X, r1
      for(j = 0; j < remainder; j++){
    14c6:	68 2f       	mov	r22, r24
    14c8:	70 e0       	ldi	r23, 0x00	; 0
    14ca:	61 15       	cp	r22, r1
    14cc:	71 05       	cpc	r23, r1
    14ce:	19 f1       	breq	.+70     	; 0x1516 <sysex_encode+0x130>
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    14d0:	e9 81       	ldd	r30, Y+1	; 0x01
    14d2:	fa 81       	ldd	r31, Y+2	; 0x02
    14d4:	ee 0e       	add	r14, r30
    14d6:	ff 1e       	adc	r15, r31
    14d8:	c8 01       	movw	r24, r16
    14da:	01 96       	adiw	r24, 0x01	; 1
    14dc:	28 0e       	add	r2, r24
    14de:	39 1e       	adc	r3, r25
   uint8_t remainder = length % 7;
   if (remainder) {
      uint16_t encoded_msb_idx = encoded_full * 8;
      uint16_t input_start_idx = encoded_full * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < remainder; j++){
    14e0:	20 e0       	ldi	r18, 0x00	; 0
    14e2:	30 e0       	ldi	r19, 0x00	; 0
         uint8_t current = source[input_start_idx + j];
    14e4:	f7 01       	movw	r30, r14
    14e6:	41 91       	ld	r20, Z+
    14e8:	7f 01       	movw	r14, r30
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
    14ea:	2f 5f       	subi	r18, 0xFF	; 255
    14ec:	3f 4f       	sbci	r19, 0xFF	; 255
    14ee:	84 2f       	mov	r24, r20
    14f0:	90 e0       	ldi	r25, 0x00	; 0
    14f2:	80 78       	andi	r24, 0x80	; 128
    14f4:	90 70       	andi	r25, 0x00	; 0
    14f6:	02 2e       	mov	r0, r18
    14f8:	02 c0       	rjmp	.+4      	; 0x14fe <sysex_encode+0x118>
    14fa:	95 95       	asr	r25
    14fc:	87 95       	ror	r24
    14fe:	0a 94       	dec	r0
    1500:	e2 f7       	brpl	.-8      	; 0x14fa <sysex_encode+0x114>
    1502:	9c 91       	ld	r25, X
    1504:	89 2b       	or	r24, r25
    1506:	8c 93       	st	X, r24
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
    1508:	4f 77       	andi	r20, 0x7F	; 127
    150a:	f1 01       	movw	r30, r2
    150c:	41 93       	st	Z+, r20
    150e:	1f 01       	movw	r2, r30
   uint8_t remainder = length % 7;
   if (remainder) {
      uint16_t encoded_msb_idx = encoded_full * 8;
      uint16_t input_start_idx = encoded_full * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < remainder; j++){
    1510:	26 17       	cp	r18, r22
    1512:	37 07       	cpc	r19, r23
    1514:	38 f3       	brcs	.-50     	; 0x14e4 <sysex_encode+0xfe>
         uint8_t current = source[input_start_idx + j];
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
      }
      return encoded_msb_idx + remainder + 1;
    1516:	c8 01       	movw	r24, r16
    1518:	01 96       	adiw	r24, 0x01	; 1
    151a:	86 0f       	add	r24, r22
    151c:	97 1f       	adc	r25, r23
    151e:	07 c0       	rjmp	.+14     	; 0x152e <sysex_encode+0x148>
   } else {
      return encoded_full * 8;
    1520:	c2 01       	movw	r24, r4
    1522:	88 0f       	add	r24, r24
    1524:	99 1f       	adc	r25, r25
    1526:	88 0f       	add	r24, r24
    1528:	99 1f       	adc	r25, r25
    152a:	88 0f       	add	r24, r24
    152c:	99 1f       	adc	r25, r25
   }
}
    152e:	26 96       	adiw	r28, 0x06	; 6
    1530:	0f b6       	in	r0, 0x3f	; 63
    1532:	f8 94       	cli
    1534:	de bf       	out	0x3e, r29	; 62
    1536:	0f be       	out	0x3f, r0	; 63
    1538:	cd bf       	out	0x3d, r28	; 61
    153a:	df 91       	pop	r29
    153c:	cf 91       	pop	r28
    153e:	1f 91       	pop	r17
    1540:	0f 91       	pop	r16
    1542:	ff 90       	pop	r15
    1544:	ef 90       	pop	r14
    1546:	df 90       	pop	r13
    1548:	cf 90       	pop	r12
    154a:	bf 90       	pop	r11
    154c:	af 90       	pop	r10
    154e:	9f 90       	pop	r9
    1550:	8f 90       	pop	r8
    1552:	7f 90       	pop	r7
    1554:	6f 90       	pop	r6
    1556:	5f 90       	pop	r5
    1558:	4f 90       	pop	r4
    155a:	3f 90       	pop	r3
    155c:	2f 90       	pop	r2
    155e:	08 95       	ret

00001560 <sysex_decode>:

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    1560:	6f 92       	push	r6
    1562:	7f 92       	push	r7
    1564:	8f 92       	push	r8
    1566:	9f 92       	push	r9
    1568:	af 92       	push	r10
    156a:	bf 92       	push	r11
    156c:	cf 92       	push	r12
    156e:	df 92       	push	r13
    1570:	ef 92       	push	r14
    1572:	ff 92       	push	r15
    1574:	0f 93       	push	r16
    1576:	1f 93       	push	r17
    1578:	cf 93       	push	r28
    157a:	df 93       	push	r29
    157c:	3c 01       	movw	r6, r24
    157e:	4b 01       	movw	r8, r22
    1580:	5a 01       	movw	r10, r20
   uint16_t decoded_full = length / 8;
   uint16_t i,j;

   if (length < 2)
    1582:	42 30       	cpi	r20, 0x02	; 2
    1584:	51 05       	cpc	r21, r1
    1586:	08 f4       	brcc	.+2      	; 0x158a <sysex_decode+0x2a>
    1588:	6f c0       	rjmp	.+222    	; 0x1668 <sysex_decode+0x108>
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
   uint16_t decoded_full = length / 8;
    158a:	7a 01       	movw	r14, r20
    158c:	f6 94       	lsr	r15
    158e:	e7 94       	ror	r14
    1590:	f6 94       	lsr	r15
    1592:	e7 94       	ror	r14
    1594:	f6 94       	lsr	r15
    1596:	e7 94       	ror	r14

   if (length < 2)
      return 0;

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
    1598:	e1 14       	cp	r14, r1
    159a:	f1 04       	cpc	r15, r1
    159c:	29 f1       	breq	.+74     	; 0x15e8 <sysex_decode+0x88>
    159e:	eb 01       	movw	r28, r22
    15a0:	b3 01       	movw	r22, r6
    15a2:	00 e0       	ldi	r16, 0x00	; 0
    15a4:	10 e0       	ldi	r17, 0x00	; 0
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    15a6:	cc 24       	eor	r12, r12
    15a8:	dd 24       	eor	r13, r13
   } else {
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    15aa:	de 01       	movw	r26, r28
    15ac:	11 96       	adiw	r26, 0x01	; 1
    15ae:	fb 01       	movw	r30, r22

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    15b0:	a6 01       	movw	r20, r12
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
    15b2:	2d 91       	ld	r18, X+
    15b4:	2f 77       	andi	r18, 0x7F	; 127
    15b6:	20 83       	st	Z, r18
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    15b8:	4f 5f       	subi	r20, 0xFF	; 255
    15ba:	5f 4f       	sbci	r21, 0xFF	; 255
    15bc:	88 81       	ld	r24, Y
    15be:	90 e0       	ldi	r25, 0x00	; 0
    15c0:	04 2e       	mov	r0, r20
    15c2:	02 c0       	rjmp	.+4      	; 0x15c8 <sysex_decode+0x68>
    15c4:	88 0f       	add	r24, r24
    15c6:	99 1f       	adc	r25, r25
    15c8:	0a 94       	dec	r0
    15ca:	e2 f7       	brpl	.-8      	; 0x15c4 <sysex_decode+0x64>
    15cc:	80 78       	andi	r24, 0x80	; 128
    15ce:	28 2b       	or	r18, r24
    15d0:	21 93       	st	Z+, r18

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    15d2:	47 30       	cpi	r20, 0x07	; 7
    15d4:	51 05       	cpc	r21, r1
    15d6:	69 f7       	brne	.-38     	; 0x15b2 <sysex_decode+0x52>

   if (length < 2)
      return 0;

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
    15d8:	0f 5f       	subi	r16, 0xFF	; 255
    15da:	1f 4f       	sbci	r17, 0xFF	; 255
    15dc:	28 96       	adiw	r28, 0x08	; 8
    15de:	69 5f       	subi	r22, 0xF9	; 249
    15e0:	7f 4f       	sbci	r23, 0xFF	; 255
    15e2:	0e 15       	cp	r16, r14
    15e4:	1f 05       	cpc	r17, r15
    15e6:	09 f7       	brne	.-62     	; 0x15aa <sysex_decode+0x4a>
      for(j = 0; j < 7; j++){
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
      }
   }
   uint8_t remainder = length % 8;
    15e8:	5a 2d       	mov	r21, r10
    15ea:	57 70       	andi	r21, 0x07	; 7
   if (remainder) {
    15ec:	99 f1       	breq	.+102    	; 0x1654 <sysex_decode+0xf4>
      uint16_t encoded_msb_idx = decoded_full * 8;
    15ee:	e7 01       	movw	r28, r14
    15f0:	cc 0f       	add	r28, r28
    15f2:	dd 1f       	adc	r29, r29
    15f4:	cc 0f       	add	r28, r28
    15f6:	dd 1f       	adc	r29, r29
    15f8:	cc 0f       	add	r28, r28
    15fa:	dd 1f       	adc	r29, r29
      uint16_t output_start_index = decoded_full * 7;
    15fc:	8e 01       	movw	r16, r28
    15fe:	0e 19       	sub	r16, r14
    1600:	1f 09       	sbc	r17, r15
      for(j = 0; j < (remainder - 1); j++) {
    1602:	65 2f       	mov	r22, r21
    1604:	70 e0       	ldi	r23, 0x00	; 0
    1606:	61 50       	subi	r22, 0x01	; 1
    1608:	70 40       	sbci	r23, 0x00	; 0
    160a:	f9 f0       	breq	.+62     	; 0x164a <sysex_decode+0xea>
   } else {
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    160c:	ce 01       	movw	r24, r28
    160e:	01 96       	adiw	r24, 0x01	; 1
    1610:	d4 01       	movw	r26, r8
    1612:	a8 0f       	add	r26, r24
    1614:	b9 1f       	adc	r27, r25
    1616:	f3 01       	movw	r30, r6
    1618:	e0 0f       	add	r30, r16
    161a:	f1 1f       	adc	r31, r17
   }
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
    161c:	20 e0       	ldi	r18, 0x00	; 0
    161e:	30 e0       	ldi	r19, 0x00	; 0
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    1620:	c8 0d       	add	r28, r8
    1622:	d9 1d       	adc	r29, r9
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
    1624:	4d 91       	ld	r20, X+
    1626:	4f 77       	andi	r20, 0x7F	; 127
    1628:	40 83       	st	Z, r20
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    162a:	2f 5f       	subi	r18, 0xFF	; 255
    162c:	3f 4f       	sbci	r19, 0xFF	; 255
    162e:	88 81       	ld	r24, Y
    1630:	90 e0       	ldi	r25, 0x00	; 0
    1632:	02 2e       	mov	r0, r18
    1634:	02 c0       	rjmp	.+4      	; 0x163a <sysex_decode+0xda>
    1636:	88 0f       	add	r24, r24
    1638:	99 1f       	adc	r25, r25
    163a:	0a 94       	dec	r0
    163c:	e2 f7       	brpl	.-8      	; 0x1636 <sysex_decode+0xd6>
    163e:	80 78       	andi	r24, 0x80	; 128
    1640:	48 2b       	or	r20, r24
    1642:	41 93       	st	Z+, r20
   }
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
    1644:	26 17       	cp	r18, r22
    1646:	37 07       	cpc	r19, r23
    1648:	68 f3       	brcs	.-38     	; 0x1624 <sysex_decode+0xc4>
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
      }
      return decoded_full * 7 + remainder - 1;
    164a:	c8 01       	movw	r24, r16
    164c:	01 97       	sbiw	r24, 0x01	; 1
    164e:	85 0f       	add	r24, r21
    1650:	91 1d       	adc	r25, r1
    1652:	0c c0       	rjmp	.+24     	; 0x166c <sysex_decode+0x10c>
   } else {
      return decoded_full * 7;
    1654:	c7 01       	movw	r24, r14
    1656:	88 0f       	add	r24, r24
    1658:	99 1f       	adc	r25, r25
    165a:	88 0f       	add	r24, r24
    165c:	99 1f       	adc	r25, r25
    165e:	88 0f       	add	r24, r24
    1660:	99 1f       	adc	r25, r25
    1662:	8e 19       	sub	r24, r14
    1664:	9f 09       	sbc	r25, r15
    1666:	02 c0       	rjmp	.+4      	; 0x166c <sysex_decode+0x10c>
uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
   uint16_t decoded_full = length / 8;
   uint16_t i,j;

   if (length < 2)
      return 0;
    1668:	80 e0       	ldi	r24, 0x00	; 0
    166a:	90 e0       	ldi	r25, 0x00	; 0
      }
      return decoded_full * 7 + remainder - 1;
   } else {
      return decoded_full * 7;
   }
}
    166c:	df 91       	pop	r29
    166e:	cf 91       	pop	r28
    1670:	1f 91       	pop	r17
    1672:	0f 91       	pop	r16
    1674:	ff 90       	pop	r15
    1676:	ef 90       	pop	r14
    1678:	df 90       	pop	r13
    167a:	cf 90       	pop	r12
    167c:	bf 90       	pop	r11
    167e:	af 90       	pop	r10
    1680:	9f 90       	pop	r9
    1682:	8f 90       	pop	r8
    1684:	7f 90       	pop	r7
    1686:	6f 90       	pop	r6
    1688:	08 95       	ret

0000168a <__udivmodhi4>:
    168a:	aa 1b       	sub	r26, r26
    168c:	bb 1b       	sub	r27, r27
    168e:	51 e1       	ldi	r21, 0x11	; 17
    1690:	07 c0       	rjmp	.+14     	; 0x16a0 <__udivmodhi4_ep>

00001692 <__udivmodhi4_loop>:
    1692:	aa 1f       	adc	r26, r26
    1694:	bb 1f       	adc	r27, r27
    1696:	a6 17       	cp	r26, r22
    1698:	b7 07       	cpc	r27, r23
    169a:	10 f0       	brcs	.+4      	; 0x16a0 <__udivmodhi4_ep>
    169c:	a6 1b       	sub	r26, r22
    169e:	b7 0b       	sbc	r27, r23

000016a0 <__udivmodhi4_ep>:
    16a0:	88 1f       	adc	r24, r24
    16a2:	99 1f       	adc	r25, r25
    16a4:	5a 95       	dec	r21
    16a6:	a9 f7       	brne	.-22     	; 0x1692 <__udivmodhi4_loop>
    16a8:	80 95       	com	r24
    16aa:	90 95       	com	r25
    16ac:	bc 01       	movw	r22, r24
    16ae:	cd 01       	movw	r24, r26
    16b0:	08 95       	ret

000016b2 <__divmodhi4>:
    16b2:	97 fb       	bst	r25, 7
    16b4:	09 2e       	mov	r0, r25
    16b6:	07 26       	eor	r0, r23
    16b8:	0a d0       	rcall	.+20     	; 0x16ce <__divmodhi4_neg1>
    16ba:	77 fd       	sbrc	r23, 7
    16bc:	04 d0       	rcall	.+8      	; 0x16c6 <__divmodhi4_neg2>
    16be:	e5 df       	rcall	.-54     	; 0x168a <__udivmodhi4>
    16c0:	06 d0       	rcall	.+12     	; 0x16ce <__divmodhi4_neg1>
    16c2:	00 20       	and	r0, r0
    16c4:	1a f4       	brpl	.+6      	; 0x16cc <__divmodhi4_exit>

000016c6 <__divmodhi4_neg2>:
    16c6:	70 95       	com	r23
    16c8:	61 95       	neg	r22
    16ca:	7f 4f       	sbci	r23, 0xFF	; 255

000016cc <__divmodhi4_exit>:
    16cc:	08 95       	ret

000016ce <__divmodhi4_neg1>:
    16ce:	f6 f7       	brtc	.-4      	; 0x16cc <__divmodhi4_exit>
    16d0:	90 95       	com	r25
    16d2:	81 95       	neg	r24
    16d4:	9f 4f       	sbci	r25, 0xFF	; 255
    16d6:	08 95       	ret

000016d8 <memcpy>:
    16d8:	fb 01       	movw	r30, r22
    16da:	dc 01       	movw	r26, r24
    16dc:	02 c0       	rjmp	.+4      	; 0x16e2 <memcpy+0xa>
    16de:	01 90       	ld	r0, Z+
    16e0:	0d 92       	st	X+, r0
    16e2:	41 50       	subi	r20, 0x01	; 1
    16e4:	50 40       	sbci	r21, 0x00	; 0
    16e6:	d8 f7       	brcc	.-10     	; 0x16de <memcpy+0x6>
    16e8:	08 95       	ret

000016ea <_exit>:
    16ea:	f8 94       	cli

000016ec <__stop_program>:
    16ec:	ff cf       	rjmp	.-2      	; 0x16ec <__stop_program>
