<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Apr 26 21:47:26 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     Timer_60s
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_in_c]
            1205 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 985.012ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cnt_100__i0  (from clk_in_c +)
   Destination:    FD1S3AY    D              seg_data__i5  (to clk_in_c +)

   Delay:                  14.828ns  (29.6% logic, 70.4% route), 9 logic levels.

 Constraint Details:

     14.828ns data_path cnt_100__i0 to seg_data__i5 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 985.012ns

 Path Details: cnt_100__i0 to seg_data__i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_100__i0 (from clk_in_c)
Route         2   e 1.198                                  cnt[0]
LUT4        ---     0.493              D to Z              i6_4_lut
Route         1   e 0.941                                  n14_adj_116
LUT4        ---     0.493              B to Z              i7_4_lut
Route         2   e 1.141                                  n1039
LUT4        ---     0.493              B to Z              i4_4_lut
Route         1   e 0.941                                  n10
LUT4        ---     0.493              C to Z              i2_4_lut
Route         1   e 0.941                                  n8
LUT4        ---     0.493              D to Z              i892_4_lut
Route         6   e 1.457                                  seg_data_7__N_67
LUT4        ---     0.493              D to Z              i900_2_lut_2_lut_4_lut
Route         4   e 1.340                                  clk_in_c_enable_1
LUT4        ---     0.493              A to Z              i885_4_lut
Route         8   e 1.540                                  n288
LUT4        ---     0.493              D to Z              i522_4_lut_4_lut
Route         1   e 0.941                                  n14
                  --------
                   14.828  (29.6% logic, 70.4% route), 9 logic levels.


Passed:  The following path meets requirements by 985.012ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cnt_100__i0  (from clk_in_c +)
   Destination:    FD1S3AY    D              seg_data__i6  (to clk_in_c +)

   Delay:                  14.828ns  (29.6% logic, 70.4% route), 9 logic levels.

 Constraint Details:

     14.828ns data_path cnt_100__i0 to seg_data__i6 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 985.012ns

 Path Details: cnt_100__i0 to seg_data__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_100__i0 (from clk_in_c)
Route         2   e 1.198                                  cnt[0]
LUT4        ---     0.493              D to Z              i6_4_lut
Route         1   e 0.941                                  n14_adj_116
LUT4        ---     0.493              B to Z              i7_4_lut
Route         2   e 1.141                                  n1039
LUT4        ---     0.493              B to Z              i4_4_lut
Route         1   e 0.941                                  n10
LUT4        ---     0.493              C to Z              i2_4_lut
Route         1   e 0.941                                  n8
LUT4        ---     0.493              D to Z              i892_4_lut
Route         6   e 1.457                                  seg_data_7__N_67
LUT4        ---     0.493              D to Z              i900_2_lut_2_lut_4_lut
Route         4   e 1.340                                  clk_in_c_enable_1
LUT4        ---     0.493              A to Z              i885_4_lut
Route         8   e 1.540                                  n288
LUT4        ---     0.493              B to Z              i504_4_lut
Route         1   e 0.941                                  n12
                  --------
                   14.828  (29.6% logic, 70.4% route), 9 logic levels.


Passed:  The following path meets requirements by 985.012ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cnt_100__i7  (from clk_in_c +)
   Destination:    FD1S3AY    D              seg_data__i5  (to clk_in_c +)

   Delay:                  14.828ns  (29.6% logic, 70.4% route), 9 logic levels.

 Constraint Details:

     14.828ns data_path cnt_100__i7 to seg_data__i5 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 985.012ns

 Path Details: cnt_100__i7 to seg_data__i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_100__i7 (from clk_in_c)
Route         2   e 1.198                                  cnt[7]
LUT4        ---     0.493              C to Z              i6_4_lut
Route         1   e 0.941                                  n14_adj_116
LUT4        ---     0.493              B to Z              i7_4_lut
Route         2   e 1.141                                  n1039
LUT4        ---     0.493              B to Z              i4_4_lut
Route         1   e 0.941                                  n10
LUT4        ---     0.493              C to Z              i2_4_lut
Route         1   e 0.941                                  n8
LUT4        ---     0.493              D to Z              i892_4_lut
Route         6   e 1.457                                  seg_data_7__N_67
LUT4        ---     0.493              D to Z              i900_2_lut_2_lut_4_lut
Route         4   e 1.340                                  clk_in_c_enable_1
LUT4        ---     0.493              A to Z              i885_4_lut
Route         8   e 1.540                                  n288
LUT4        ---     0.493              D to Z              i522_4_lut_4_lut
Route         1   e 0.941                                  n14
                  --------
                   14.828  (29.6% logic, 70.4% route), 9 logic levels.

Report: 14.988 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_in_c]                |  1000.000 ns|    14.988 ns|     9  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  1663 paths, 158 nets, and 374 connections (83.5% coverage)


Peak memory: 61845504 bytes, TRCE: 2367488 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
