{"vcs1":{"timestamp_begin":1746701777.437868325, "rt":6.46, "ut":6.15, "st":0.24}}
{"vcselab":{"timestamp_begin":1746701783.978605284, "rt":0.29, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1746701784.323652943, "rt":0.28, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746701777.125128856}
{"VCS_COMP_START_TIME": 1746701777.125128856}
{"VCS_COMP_END_TIME": 1746701784.677405939}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379632}}
{"vcselab": {"peak_mem": 174920}}
