

================================================================
== Vivado HLS Report for 'pqcrystals_dilithium_4'
================================================================
* Date:           Thu Apr 13 22:47:50 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Phase2
* Solution:       Latency
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.946 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1030|     1030| 10.300 us | 10.300 us |  1030|  1030|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                            Loop Name                           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7  |     1028|     1028|         6|          1|          1|  1024|    yes   |
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|     10|       0|     241|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      75|    -|
|Register         |        2|      -|     424|      65|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|     10|     424|     381|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln181_fu_218_p2       |     *    |      4|  0|  21|          32|          32|
    |mul_ln19_fu_236_p2        |     *    |      2|  0|  21|          24|          32|
    |t_fu_228_p2               |     *    |      4|  0|  21|          26|          32|
    |add_ln181_fu_195_p2       |     +    |      0|  0|  19|          12|          12|
    |add_ln19_fu_245_p2        |     +    |      0|  0|  71|          64|          64|
    |add_ln305_fu_140_p2       |     +    |      0|  0|  18|          11|           1|
    |i_7_fu_206_p2             |     +    |      0|  0|  16|           1|           9|
    |i_fu_146_p2               |     +    |      0|  0|  12|           1|           3|
    |icmp_ln180_fu_152_p2      |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln305_fu_134_p2      |   icmp   |      0|  0|  13|          11|          12|
    |select_ln306_1_fu_166_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln306_fu_158_p3    |  select  |      0|  0|   9|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |     10|  0| 241|         196|         214|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_116_p4  |   9|          2|    3|          6|
    |i_0_i_reg_123                 |   9|          2|    9|         18|
    |i_0_reg_112                   |   9|          2|    3|          6|
    |indvar_flatten_reg_101        |   9|          2|   11|         22|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  75|         16|   29|         60|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |a_coeffs_load_reg_295      |  32|   0|   32|          0|
    |ap_CS_fsm                  |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|   0|    1|          0|
    |i_0_i_reg_123              |   9|   0|    9|          0|
    |i_0_reg_112                |   3|   0|    3|          0|
    |icmp_ln305_reg_261         |   1|   0|    1|          0|
    |indvar_flatten_reg_101     |  11|   0|   11|          0|
    |mul_ln181_reg_305          |  64|   0|   64|          0|
    |mul_ln19_reg_320           |  55|   0|   55|          0|
    |select_ln306_1_reg_270     |   3|   0|    3|          0|
    |t_reg_315                  |  32|   0|   32|          0|
    |trunc_ln18_reg_310         |  32|   0|   32|          0|
    |v_vec_coeffs_load_reg_300  |  32|   0|   32|          0|
    |zext_ln181_7_reg_275       |  12|   0|   64|         52|
    |icmp_ln305_reg_261         |  64|  32|    1|          0|
    |mul_ln181_reg_305          |   1|   1|   64|          0|
    |zext_ln181_7_reg_275       |  64|  32|   64|         52|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 424|  65|  476|        104|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.4 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.4 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.4 | return value |
|ap_done                | out |    1| ap_ctrl_hs | pqcrystals_dilithium.4 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | pqcrystals_dilithium.4 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | pqcrystals_dilithium.4 | return value |
|r_vec_coeffs_address0  | out |   10|  ap_memory |      r_vec_coeffs      |     array    |
|r_vec_coeffs_ce0       | out |    1|  ap_memory |      r_vec_coeffs      |     array    |
|r_vec_coeffs_we0       | out |    1|  ap_memory |      r_vec_coeffs      |     array    |
|r_vec_coeffs_d0        | out |   32|  ap_memory |      r_vec_coeffs      |     array    |
|a_coeffs_address0      | out |    8|  ap_memory |        a_coeffs        |     array    |
|a_coeffs_ce0           | out |    1|  ap_memory |        a_coeffs        |     array    |
|a_coeffs_q0            |  in |   32|  ap_memory |        a_coeffs        |     array    |
|v_vec_coeffs_address0  | out |   10|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_ce0       | out |    1|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_q0        |  in |   32|  ap_memory |      v_vec_coeffs      |     array    |
+-----------------------+-----+-----+------------+------------------------+--------------+

