module partsel_00098(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire [28:2] x4;
  wire [24:0] x5;
  wire [28:2] x6;
  wire signed [0:30] x7;
  wire [3:25] x8;
  wire signed [3:29] x9;
  wire [5:25] x10;
  wire signed [3:28] x11;
  wire signed [3:31] x12;
  wire [30:3] x13;
  wire signed [24:7] x14;
  wire [5:31] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [5:30] p0 = 931445613;
  localparam [5:25] p1 = 263288808;
  localparam signed [1:31] p2 = 139879103;
  localparam [2:28] p3 = 846690085;
  assign x4 = p1[9];
  assign x5 = x4[15 -: 1];
  assign x6 = x2[15 + s1];
  assign x7 = x0[11 +: 2];
  assign x8 = (ctrl[3] || ctrl[2] || !ctrl[2] ? x7[19 +: 1] : ((x6 | {2{(x7[16 + s0 -: 6] ^ p0[13 + s3 +: 7])}}) ^ (x4[18 +: 4] & ({x0, x7} & p0[0 + s1 +: 7]))));
  assign x9 = ({2{(!ctrl[2] && ctrl[0] && ctrl[3] ? (((x7[11 +: 2] ^ p0[11 +: 3]) & p0) | ((((x7[8 +: 3] | p3[22 -: 2]) - x6) ^ p3[13 -: 4]) + p0[4 + s1])) : p2[8 +: 3])}} & p1[17 -: 4]);
  assign x10 = p3[4 + s0 +: 8];
  assign x11 = x8[20];
  assign x12 = (p0 & ((x1[9] + {2{{x2[16 -: 4], p0[13 + s3 -: 6]}}}) + (p0 + p1[19 -: 2])));
  assign x13 = ({x2[16 + s0 +: 7], p2[13 -: 3]} & ((x8 + (ctrl[1] && ctrl[0] || ctrl[1] ? (!ctrl[2] && ctrl[1] || !ctrl[2] ? p1 : x11) : x7[4 + s1])) ^ p1[22]));
  assign x14 = (p1[22 -: 1] & ((ctrl[2] || ctrl[1] || !ctrl[0] ? (ctrl[2] && ctrl[2] || ctrl[1] ? x7 : (!ctrl[0] && !ctrl[2] && !ctrl[3] ? (x12 + p0[9]) : x7[16 -: 3])) : x13) ^ {2{p1[17 + s3]}}));
  assign x15 = p3;
  assign y0 = p3[21];
  assign y1 = p3[3 + s1 +: 8];
  assign y2 = (p1[16 + s1] - (!ctrl[3] && !ctrl[2] || ctrl[3] ? {(x9[25 + s0 +: 7] | {p3[12 + s1], x10}), ({2{(p0 & x11[13 -: 2])}} & (!ctrl[0] || ctrl[3] || !ctrl[2] ? p1[14 +: 1] : (x8[12 +: 3] | x13[11 + s3 +: 8])))} : x0[13]));
  assign y3 = ((!ctrl[1] && !ctrl[0] && !ctrl[0] ? (x12[11] & {2{x12}}) : {((p1[29 + s2 -: 1] | x11) | {x2[19 + s2 -: 3], x8[7 + s2 -: 2]}), x11[6 + s1 -: 6]}) & p1[17 -: 3]);
endmodule
