{
  "creator": "Next Generation Place and Route (Version nextpnr-0.9-43-gc46f2bbd)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "0011000101000001010110010010011001010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "c:\\vhdl\\FPGA_Test\\io_tangnano9k.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\vhdl\\FPGA_Test\\top.v:8.1-31.10",
        "dynports": "00000000000000000000000000000001"
      },
      "ports": {
        "led": {
          "direction": "output",
          "bits": [ 7671, 7669, 7667, 7665, 7663, 7661 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 7606 ]
        }
      },
      "cells": {
        "counter_DFF_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X2Y20/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 7710 ],
            "I3": [ 7614 ]
          }
        },
        "counter_DFF_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y19/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 7708 ],
            "I3": [ 7618 ]
          }
        },
        "counter_DFF_Q_2_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X2Y19/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 7706 ],
            "I3": [ 7626 ]
          }
        },
        "counter_DFF_Q_4_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y20/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 7704 ],
            "I3": [ 7636 ]
          }
        },
        "counter_DFF_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "counter_DFF_Q_6_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 7686 ],
            "COUT": [ 7691 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 7686 ]
          }
        },
        "led_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y14/IOBA",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:10.18-10.21",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7671 ],
            "I": [ 7642 ]
          }
        },
        "led_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y15/IOBB",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:10.18-10.21",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7669 ],
            "I": [ 7637 ]
          }
        },
        "led_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y20/IOBB",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:10.18-10.21",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7667 ],
            "I": [ 7632 ]
          }
        },
        "led_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y21/IOBB",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:10.18-10.21",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7665 ],
            "I": [ 7627 ]
          }
        },
        "led_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y24/IOBB",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:10.18-10.21",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7663 ],
            "I": [ 7619 ]
          }
        },
        "led_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y25/IOBB",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:10.18-10.21",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7661 ],
            "I": [ 7615 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000010",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 7687 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 7686 ]
          }
        },
        "counter_DFF_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/ALU2",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:23.20-23.34|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7686 ],
            "SUM": [ 7614 ],
            "I3": [ 7686 ],
            "I1": [ 7615 ],
            "I0": [  ],
            "COUT": [ 7657 ],
            "CIN": [ 7622 ]
          }
        },
        "counter_DFF_Q_7_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/LUT0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7651 ],
            "F": [ 7654 ]
          }
        },
        "counter_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/DFF0",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:22.5-24.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7651 ],
            "D": [ 7654 ],
            "CLK": [ 7611 ]
          }
        },
        "counter_DFF_Q_6_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/ALU1",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:23.20-23.34|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7686 ],
            "SUM": [ 7652 ],
            "I3": [ 7686 ],
            "I1": [ 7651 ],
            "I0": [  ],
            "COUT": [ 7649 ],
            "CIN": [ 7691 ]
          }
        },
        "counter_DFF_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/ALU2",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:23.20-23.34|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7686 ],
            "SUM": [ 7646 ],
            "I3": [ 7686 ],
            "I1": [ 7647 ],
            "I0": [  ],
            "COUT": [ 7644 ],
            "CIN": [ 7649 ]
          }
        },
        "counter_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/DFF2",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:22.5-24.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7647 ],
            "D": [ 7646 ],
            "CLK": [ 7611 ]
          }
        },
        "counter_DFF_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/ALU3",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:23.20-23.34|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7686 ],
            "SUM": [ 7641 ],
            "I3": [ 7686 ],
            "I1": [ 7642 ],
            "I0": [  ],
            "COUT": [ 7639 ],
            "CIN": [ 7644 ]
          }
        },
        "counter_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/DFF3",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:22.5-24.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7642 ],
            "D": [ 7641 ],
            "CLK": [ 7611 ]
          }
        },
        "counter_DFF_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/ALU4",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:23.20-23.34|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7686 ],
            "SUM": [ 7636 ],
            "I3": [ 7686 ],
            "I1": [ 7637 ],
            "I0": [  ],
            "COUT": [ 7634 ],
            "CIN": [ 7639 ]
          }
        },
        "counter_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/DFF4",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:22.5-24.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7637 ],
            "D": [ 7704 ],
            "CLK": [ 7611 ]
          }
        },
        "counter_DFF_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/ALU5",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:23.20-23.34|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7686 ],
            "SUM": [ 7631 ],
            "I3": [ 7686 ],
            "I1": [ 7632 ],
            "I0": [  ],
            "COUT": [ 7629 ],
            "CIN": [ 7634 ]
          }
        },
        "counter_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/DFF5",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:22.5-24.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7632 ],
            "D": [ 7631 ],
            "CLK": [ 7611 ]
          }
        },
        "counter_DFF_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/ALU0",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:23.20-23.34|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7686 ],
            "SUM": [ 7626 ],
            "I3": [ 7686 ],
            "I1": [ 7627 ],
            "I0": [  ],
            "COUT": [ 7621 ],
            "CIN": [ 7629 ]
          }
        },
        "counter_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/DFF4",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:22.5-24.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7627 ],
            "D": [ 7706 ],
            "CLK": [ 7611 ]
          }
        },
        "counter_DFF_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/ALU1",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:23.20-23.34|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 7686 ],
            "SUM": [ 7618 ],
            "I3": [ 7686 ],
            "I1": [ 7619 ],
            "I0": [  ],
            "COUT": [ 7622 ],
            "CIN": [ 7621 ]
          }
        },
        "counter_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/DFF2",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:22.5-24.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7619 ],
            "D": [ 7708 ],
            "CLK": [ 7611 ]
          }
        },
        "counter_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/DFF1",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:22.5-24.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7615 ],
            "D": [ 7710 ],
            "CLK": [ 7611 ]
          }
        },
        "clk_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:9.12-9.15",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7611 ],
            "I": [ 7606 ]
          }
        }
      },
      "netnames": {
        "counter_DFF_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 7710 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F1;;1;X2Y20/XD1;X2Y20/XD1/F1;1"
          }
        },
        "counter_DFF_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 7708 ] ,
          "attributes": {
            "ROUTING": "X3Y19/F2;;1;X3Y19/XD2;X3Y19/XD2/F2;1"
          }
        },
        "counter_DFF_Q_2$conn$D": {
          "hide_name": 0,
          "bits": [ 7706 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F4;;1;X2Y19/XD4;X2Y19/XD4/F4;1"
          }
        },
        "counter_DFF_Q_4$conn$D": {
          "hide_name": 0,
          "bits": [ 7704 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F4;;1;X1Y20/XD4;X1Y20/XD4/F4;1"
          }
        },
        "counter_DFF_Q_6_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 7691 ] ,
          "attributes": {
            "ROUTING": "X1Y19/COUT0;;1"
          }
        },
        "led[0]": {
          "hide_name": 0,
          "bits": [ 7671 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:10.18-10.21"
          }
        },
        "led[1]": {
          "hide_name": 0,
          "bits": [ 7669 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:10.18-10.21"
          }
        },
        "led[2]": {
          "hide_name": 0,
          "bits": [ 7667 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:10.18-10.21"
          }
        },
        "led[3]": {
          "hide_name": 0,
          "bits": [ 7665 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:10.18-10.21"
          }
        },
        "led[4]": {
          "hide_name": 0,
          "bits": [ 7663 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:10.18-10.21"
          }
        },
        "led[5]": {
          "hide_name": 0,
          "bits": [ 7661 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:10.18-10.21"
          }
        },
        "counter_DFF_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7657 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:23.20-23.34|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7654 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F0;;1;X1Y20/XD0;X1Y20/XD0/F0;1"
          }
        },
        "counter_DFF_Q_6_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7652 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter[0]": {
          "hide_name": 0,
          "bits": [ 7651 ] ,
          "attributes": {
            "ROUTING": "X1Y20/X01;X1Y20/X01/Q0;1;X1Y20/A0;X1Y20/A0/X01;1;X1Y20/Q0;;1;X1Y20/N130;X1Y20/N130/Q0;1;X1Y19/B1;X1Y19/B1/N131;1",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:20.29-20.36"
          }
        },
        "counter_DFF_Q_6_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7649 ] ,
          "attributes": {
            "ROUTING": "X1Y19/COUT1;;1",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:23.20-23.34|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter[1]": {
          "hide_name": 0,
          "bits": [ 7647 ] ,
          "attributes": {
            "ROUTING": "X1Y19/Q2;;1;X1Y19/X01;X1Y19/X01/Q2;1;X1Y19/B2;X1Y19/B2/X01;1",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:20.29-20.36"
          }
        },
        "counter_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7646 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F2;;1;X1Y19/XD2;X1Y19/XD2/F2;1"
          }
        },
        "counter_DFF_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7644 ] ,
          "attributes": {
            "ROUTING": "X1Y19/COUT2;;1",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:23.20-23.34|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter[2]": {
          "hide_name": 0,
          "bits": [ 7642 ] ,
          "attributes": {
            "ROUTING": "X1Y19/SN20;X1Y19/SN20/Q3;1;X1Y18/N820;X1Y18/N820/N121;1;X1Y14/W270;X1Y14/W270/N824;1;X0Y14/A0;X0Y14/A0/W271;1;X1Y19/Q3;;1;X1Y19/B3;X1Y19/B3/Q3;1",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:20.29-20.36"
          }
        },
        "counter_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7641 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F3;;1;X1Y19/XD3;X1Y19/XD3/F3;1"
          }
        },
        "counter_DFF_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7639 ] ,
          "attributes": {
            "ROUTING": "X1Y19/COUT3;;1",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:23.20-23.34|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter[3]": {
          "hide_name": 0,
          "bits": [ 7637 ] ,
          "attributes": {
            "ROUTING": "X1Y19/N800;X1Y19/N800/N101;1;X1Y15/W200;X1Y15/W200/N804;1;X0Y15/D1;X0Y15/D1/W201;1;X1Y20/Q4;;1;X1Y20/N100;X1Y20/N100/Q4;1;X1Y19/B4;X1Y19/B4/N101;1",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:20.29-20.36"
          }
        },
        "counter_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7636 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F4;;1;X1Y19/SN10;X1Y19/SN10/F4;1;X1Y20/D4;X1Y20/D4/S111;1"
          }
        },
        "counter_DFF_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7634 ] ,
          "attributes": {
            "ROUTING": "X1Y19/COUT4;;1",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:23.20-23.34|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter[4]": {
          "hide_name": 0,
          "bits": [ 7632 ] ,
          "attributes": {
            "ROUTING": "X1Y19/EW20;X1Y19/EW20/Q5;1;X0Y19/S220;X0Y19/S220/W121;1;X0Y20/D1;X0Y20/D1/S221;1;X1Y19/Q5;;1;X1Y19/X08;X1Y19/X08/Q5;1;X1Y19/B5;X1Y19/B5/X08;1",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:20.29-20.36"
          }
        },
        "counter_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7631 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F5;;1;X1Y19/XD5;X1Y19/XD5/F5;1"
          }
        },
        "counter_DFF_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7629 ] ,
          "attributes": {
            "ROUTING": "X2Y19/CIN0;;1",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:23.20-23.34|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter[5]": {
          "hide_name": 0,
          "bits": [ 7627 ] ,
          "attributes": {
            "ROUTING": "X2Y19/S240;X2Y19/S240/Q4;1;X2Y21/W240;X2Y21/W240/S242;1;X0Y21/X03;X0Y21/X03/W242;1;X0Y21/D1;X0Y21/D1/X03;1;X2Y19/Q4;;1;X2Y19/X07;X2Y19/X07/Q4;1;X2Y19/B0;X2Y19/B0/X07;1",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:20.29-20.36"
          }
        },
        "counter_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7626 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F0;;1;X2Y19/D4;X2Y19/D4/F0;1"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 7687 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 7686 ] ,
          "attributes": {
            "ROUTING": "X1Y19/C1;X1Y19/C1/X04;1;X2Y19/D2;X2Y19/D2/X03;1;X1Y19/C0;X1Y19/C0/X04;1;X1Y19/D4;X1Y19/D4/X04;1;X1Y19/C5;X1Y19/C5/S220;1;X1Y19/D2;X1Y19/D2/X03;1;X1Y19/X03;X1Y19/X03/VCC;1;X1Y19/D3;X1Y19/D3/X03;1;X2Y19/C2;X2Y19/C2/X04;1;X2Y19/D0;X2Y19/D0/X03;1;X1Y19/C3;X1Y19/C3/X04;1;X1Y19/D5;X1Y19/D5/X04;1;X2Y19/C0;X2Y19/C0/X04;1;X1Y19/X04;X1Y19/X04/VCC;1;X1Y19/C2;X1Y19/C2/X04;1;X1Y19/S220;X1Y19/S220/VCC;1;X1Y19/C4;X1Y19/C4/S220;1;X0Y0/N200;X0Y0/N200/VCC;1;X0Y0/C4;X0Y0/C4/S201;1;X1Y19/E270;X1Y19/E270/VCC;1;X1Y19/D1;X1Y19/D1/E270;1;X2Y19/X04;X2Y19/X04/VCC;1;X2Y19/C1;X2Y19/C1/X04;1;X0Y0/VCC;;1;X2Y19/X03;X2Y19/X03/VCC;1;X2Y19/D1;X2Y19/D1/X03;1"
          }
        },
        "counter_DFF_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7622 ] ,
          "attributes": {
            "ROUTING": "X2Y19/COUT1;;1",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:23.20-23.34|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFF_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7621 ] ,
          "attributes": {
            "ROUTING": "X2Y19/COUT0;;1",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:23.20-23.34|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter[6]": {
          "hide_name": 0,
          "bits": [ 7619 ] ,
          "attributes": {
            "ROUTING": "X3Y19/EW10;X3Y19/EW10/Q2;1;X2Y19/B1;X2Y19/B1/W111;1;X3Y19/Q2;;1;X3Y19/S810;X3Y19/S810/Q2;1;X3Y23/W810;X3Y23/W810/S814;1;X0Y23/S220;X0Y23/S220/E814;1;X0Y24/D1;X0Y24/D1/S221;1",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:20.29-20.36"
          }
        },
        "counter_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7618 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F1;;1;X2Y19/E100;X2Y19/E100/F1;1;X3Y19/D2;X3Y19/D2/E101;1"
          }
        },
        "counter[7]": {
          "hide_name": 0,
          "bits": [ 7615 ] ,
          "attributes": {
            "ROUTING": "X2Y20/S100;X2Y20/S100/Q1;1;X2Y21/S800;X2Y21/S800/S101;1;X2Y25/W200;X2Y25/W200/S804;1;X0Y25/D1;X0Y25/D1/W202;1;X2Y20/Q1;;1;X2Y20/N130;X2Y20/N130/Q1;1;X2Y19/B2;X2Y19/B2/N131;1",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:20.29-20.36"
          }
        },
        "counter_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 7614 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F2;;1;X2Y19/SN20;X2Y19/SN20/F2;1;X2Y20/D1;X2Y20/D1/S121;1"
          }
        },
        "clk_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 7611 ] ,
          "attributes": {
            "ROUTING": "X1Y20/CLK0;X1Y20/CLK0/GB00;5;X1Y19/CLK1;X1Y19/CLK1/GB00;5;X1Y20/CLK2;X1Y20/CLK2/GB00;5;X1Y19/CLK2;X1Y19/CLK2/GB00;5;X2Y19/CLK2;X2Y19/CLK2/GB00;5;X4Y19/GB00;X3Y19/GBO0/GT00;5;X3Y19/CLK1;X3Y19/CLK1/GB00;5;X11Y19/SPINE16;X27Y9/SPINE16/PCLKR1;5;X3Y19/GT00;X3Y19/GT00/SPINE16;5;X0Y20/GB00;X3Y20/GBO0/GT00;5;X2Y20/CLK0;X2Y20/CLK0/GB00;5;X46Y16/F6;;5"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 7606 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\vhdl\\FPGA_Test\\top.v:9.12-9.15"
          }
        }
      }
    }
  }
}
