Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto be754d59d0b94bd68349c42f6461ada5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot example_6_4_2_sim_behav xil_defaultlib.example_6_4_2_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 't' [D:/DigitalLogic/EGO1/example_6_4_2_EGO1/example_6_4_2_EGO1.srcs/sources_1/new/example_6_4_2_EGO1.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 't' [D:/DigitalLogic/EGO1/example_6_4_2_EGO1/example_6_4_2_EGO1.srcs/sources_1/new/example_6_4_2_EGO1.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 't' [D:/DigitalLogic/EGO1/example_6_4_2_EGO1/example_6_4_2_EGO1.srcs/sources_1/new/example_6_4_2_EGO1.v:70]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
