
*** Running vivado
    with args -log sdf_fft_1024_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source sdf_fft_1024_top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source sdf_fft_1024_top.tcl -notrace
Command: open_checkpoint D:/study_file/SEU/GoodwayHouse/SDF_FFT/output/SDF_FFT_1024/SDF_FFT_1024.runs/impl_1/sdf_fft_1024_top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 271.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1246 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 658.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 658.570 ; gain = 387.312
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/study_file/SEU/GoodwayHouse/SDF_FFT/output/IP_SDF_FFT_1024'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/app/Vivado2018.3/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.537 . Memory (MB): peak = 696.871 ; gain = 15.242

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: dd97e791

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1329.465 ; gain = 632.594

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dd97e791

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.715 . Memory (MB): peak = 1425.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ef2c3161

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.872 . Memory (MB): peak = 1425.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 150ef93fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1425.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 150ef93fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1425.996 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 150849803

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1425.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17421bc60

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1425.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1425.996 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 812a9b79

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1425.996 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 20
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1a82bf81

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1574.801 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1a82bf81

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1574.801 ; gain = 148.805

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: b7362123

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1574.801 ; gain = 0.000
Ending Final Cleanup Task | Checksum: b7362123

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1574.801 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1574.801 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: b7362123

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1574.801 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1574.801 ; gain = 894.531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1574.801 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/study_file/SEU/GoodwayHouse/SDF_FFT/output/SDF_FFT_1024/SDF_FFT_1024.runs/impl_1/sdf_fft_1024_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sdf_fft_1024_top_drc_opted.rpt -pb sdf_fft_1024_top_drc_opted.pb -rpx sdf_fft_1024_top_drc_opted.rpx
Command: report_drc -file sdf_fft_1024_top_drc_opted.rpt -pb sdf_fft_1024_top_drc_opted.pb -rpx sdf_fft_1024_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/study_file/SEU/GoodwayHouse/SDF_FFT/output/SDF_FFT_1024/SDF_FFT_1024.runs/impl_1/sdf_fft_1024_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg has an input control pin s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg/ADDRARDADDR[10] (net: s1_sdf_unit/u_twiddle_rom_1024/Q[6]) which is driven by a register (s1_sdf_unit/twiddle_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg has an input control pin s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg/ADDRARDADDR[11] (net: s1_sdf_unit/u_twiddle_rom_1024/Q[7]) which is driven by a register (s1_sdf_unit/twiddle_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg has an input control pin s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg/ADDRARDADDR[12] (net: s1_sdf_unit/u_twiddle_rom_1024/Q[8]) which is driven by a register (s1_sdf_unit/twiddle_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg has an input control pin s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg/ADDRARDADDR[4] (net: s1_sdf_unit/u_twiddle_rom_1024/Q[0]) which is driven by a register (s1_sdf_unit/twiddle_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg has an input control pin s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg/ADDRARDADDR[5] (net: s1_sdf_unit/u_twiddle_rom_1024/Q[1]) which is driven by a register (s1_sdf_unit/twiddle_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg has an input control pin s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg/ADDRARDADDR[6] (net: s1_sdf_unit/u_twiddle_rom_1024/Q[2]) which is driven by a register (s1_sdf_unit/twiddle_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg has an input control pin s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg/ADDRARDADDR[7] (net: s1_sdf_unit/u_twiddle_rom_1024/Q[3]) which is driven by a register (s1_sdf_unit/twiddle_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg has an input control pin s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg/ADDRARDADDR[8] (net: s1_sdf_unit/u_twiddle_rom_1024/Q[4]) which is driven by a register (s1_sdf_unit/twiddle_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg has an input control pin s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg/ADDRARDADDR[9] (net: s1_sdf_unit/u_twiddle_rom_1024/Q[5]) which is driven by a register (s1_sdf_unit/twiddle_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg has an input control pin s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg/ADDRBWRADDR[10] (net: s1_sdf_unit/u_twiddle_rom_1024/Q[6]) which is driven by a register (s1_sdf_unit/twiddle_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg has an input control pin s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg/ADDRBWRADDR[11] (net: s1_sdf_unit/u_twiddle_rom_1024/Q[7]) which is driven by a register (s1_sdf_unit/twiddle_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg has an input control pin s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg/ADDRBWRADDR[12] (net: s1_sdf_unit/u_twiddle_rom_1024/Q[8]) which is driven by a register (s1_sdf_unit/twiddle_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg has an input control pin s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg/ADDRBWRADDR[4] (net: s1_sdf_unit/u_twiddle_rom_1024/Q[0]) which is driven by a register (s1_sdf_unit/twiddle_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg has an input control pin s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg/ADDRBWRADDR[5] (net: s1_sdf_unit/u_twiddle_rom_1024/Q[1]) which is driven by a register (s1_sdf_unit/twiddle_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg has an input control pin s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg/ADDRBWRADDR[6] (net: s1_sdf_unit/u_twiddle_rom_1024/Q[2]) which is driven by a register (s1_sdf_unit/twiddle_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg has an input control pin s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg/ADDRBWRADDR[7] (net: s1_sdf_unit/u_twiddle_rom_1024/Q[3]) which is driven by a register (s1_sdf_unit/twiddle_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg has an input control pin s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg/ADDRBWRADDR[8] (net: s1_sdf_unit/u_twiddle_rom_1024/Q[4]) which is driven by a register (s1_sdf_unit/twiddle_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg has an input control pin s1_sdf_unit/u_twiddle_rom_1024/dout_real_reg/ADDRBWRADDR[9] (net: s1_sdf_unit/u_twiddle_rom_1024/Q[5]) which is driven by a register (s1_sdf_unit/twiddle_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 s2_sdf_unit/u_twiddle_rom_1024/dout_real_reg has an input control pin s2_sdf_unit/u_twiddle_rom_1024/dout_real_reg/ADDRARDADDR[11] (net: s2_sdf_unit/u_twiddle_rom_1024/Q[6]) which is driven by a register (s2_sdf_unit/twiddle_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 s2_sdf_unit/u_twiddle_rom_1024/dout_real_reg has an input control pin s2_sdf_unit/u_twiddle_rom_1024/dout_real_reg/ADDRARDADDR[12] (net: s2_sdf_unit/u_twiddle_rom_1024/Q[7]) which is driven by a register (s2_sdf_unit/twiddle_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1574.801 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17e36575

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1574.801 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1574.801 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1415293de

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1574.801 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a57fa51d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1574.801 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a57fa51d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1574.801 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a57fa51d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1574.801 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a57fa51d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1574.801 ; gain = 0.000
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 147252690

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1574.801 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 147252690

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1574.801 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15aa67c00

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1574.801 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c3afd075

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1574.801 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15e5eac6b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1574.801 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15ccfe286

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1574.801 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15ccfe286

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1574.801 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15ccfe286

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1574.801 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 15ccfe286

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1574.801 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 15ccfe286

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1574.801 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15ccfe286

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1574.801 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15ccfe286

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1574.801 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1574.801 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1d0e4b239

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1574.801 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d0e4b239

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1574.801 ; gain = 0.000
Ending Placer Task | Checksum: 11984218d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1574.801 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1574.801 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1574.801 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.672 . Memory (MB): peak = 1574.801 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/study_file/SEU/GoodwayHouse/SDF_FFT/output/SDF_FFT_1024/SDF_FFT_1024.runs/impl_1/sdf_fft_1024_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file sdf_fft_1024_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1574.801 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file sdf_fft_1024_top_utilization_placed.rpt -pb sdf_fft_1024_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file sdf_fft_1024_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1574.801 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4c74f5c2 ConstDB: 0 ShapeSum: cd0f2bcb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f9c9656b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 1724.965 ; gain = 150.164
Post Restoration Checksum: NetGraph: c45e4bc6 NumContArr: 356b19a5 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f9c9656b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 1732.902 ; gain = 158.102

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f9c9656b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 1732.902 ; gain = 158.102
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: c91eb1ef

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1794.301 ; gain = 219.500

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: b60d9e73

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1794.301 ; gain = 219.500

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 92505f6b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 1794.301 ; gain = 219.500
Phase 4 Rip-up And Reroute | Checksum: 92505f6b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 1794.301 ; gain = 219.500

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 92505f6b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 1794.301 ; gain = 219.500

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 92505f6b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 1794.301 ; gain = 219.500
Phase 6 Post Hold Fix | Checksum: 92505f6b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 1794.301 ; gain = 219.500

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.02597 %
  Global Horizontal Routing Utilization  = 1.19223 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 92505f6b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 1794.301 ; gain = 219.500

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 92505f6b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 1794.301 ; gain = 219.500

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d95a6f58

Time (s): cpu = 00:00:51 ; elapsed = 00:00:49 . Memory (MB): peak = 1794.301 ; gain = 219.500
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:51 ; elapsed = 00:00:49 . Memory (MB): peak = 1794.301 ; gain = 219.500

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 1794.301 ; gain = 219.500
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1794.301 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.839 . Memory (MB): peak = 1794.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/study_file/SEU/GoodwayHouse/SDF_FFT/output/SDF_FFT_1024/SDF_FFT_1024.runs/impl_1/sdf_fft_1024_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sdf_fft_1024_top_drc_routed.rpt -pb sdf_fft_1024_top_drc_routed.pb -rpx sdf_fft_1024_top_drc_routed.rpx
Command: report_drc -file sdf_fft_1024_top_drc_routed.rpt -pb sdf_fft_1024_top_drc_routed.pb -rpx sdf_fft_1024_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/study_file/SEU/GoodwayHouse/SDF_FFT/output/SDF_FFT_1024/SDF_FFT_1024.runs/impl_1/sdf_fft_1024_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file sdf_fft_1024_top_methodology_drc_routed.rpt -pb sdf_fft_1024_top_methodology_drc_routed.pb -rpx sdf_fft_1024_top_methodology_drc_routed.rpx
Command: report_methodology -file sdf_fft_1024_top_methodology_drc_routed.rpt -pb sdf_fft_1024_top_methodology_drc_routed.pb -rpx sdf_fft_1024_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/study_file/SEU/GoodwayHouse/SDF_FFT/output/SDF_FFT_1024/SDF_FFT_1024.runs/impl_1/sdf_fft_1024_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file sdf_fft_1024_top_power_routed.rpt -pb sdf_fft_1024_top_power_summary_routed.pb -rpx sdf_fft_1024_top_power_routed.rpx
Command: report_power -file sdf_fft_1024_top_power_routed.rpt -pb sdf_fft_1024_top_power_summary_routed.pb -rpx sdf_fft_1024_top_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file sdf_fft_1024_top_route_status.rpt -pb sdf_fft_1024_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file sdf_fft_1024_top_timing_summary_routed.rpt -pb sdf_fft_1024_top_timing_summary_routed.pb -rpx sdf_fft_1024_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file sdf_fft_1024_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file sdf_fft_1024_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file sdf_fft_1024_top_bus_skew_routed.rpt -pb sdf_fft_1024_top_bus_skew_routed.pb -rpx sdf_fft_1024_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Apr 18 14:12:29 2023...
