$date
  Thu Mar 23 17:25:50 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module mybuffernbitstestbench $end
$var reg 3 ! e1_sim[2:0] $end
$var reg 3 " s1_sim[2:0] $end
$var reg 1 # reset_sim $end
$var reg 1 $ preset_sim $end
$var reg 1 % clock_sim $end
$scope module mycomponentsynthcombo1undertest $end
$var reg 3 & e1[2:0] $end
$var reg 1 ' reset $end
$var reg 1 ( preset $end
$var reg 1 ) clock $end
$var reg 3 * s1[2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b000 !
bUUU "
0#
0$
0%
b000 &
0'
0(
0)
bUUU *
#25000000000
b000 "
1%
1)
b000 *
#50000000000
b001 !
0%
b001 &
0)
#75000000000
b001 "
1%
1)
b001 *
#100000000000
b010 !
0%
b010 &
0)
#125000000000
b010 "
1%
1)
b010 *
#150000000000
b011 !
0%
b011 &
0)
#175000000000
b011 "
1%
1)
b011 *
#200000000000
b100 !
0%
b100 &
0)
#225000000000
b100 "
1%
1)
b100 *
#234000000000
b000 "
1#
1'
b000 *
#250000000000
b101 !
0%
b101 &
0)
#275000000000
1%
1)
#300000000000
b110 !
0%
b110 &
0)
#325000000000
1%
1)
#350000000000
b111 !
0%
b111 &
0)
#375000000000
1%
1)
#384000000000
0#
0'
#400000000000
b000 !
0%
b000 &
0)
#425000000000
1%
1)
#450000000000
b001 !
0%
b001 &
0)
#475000000000
b001 "
1%
1)
b001 *
#500000000000
b010 !
0%
b010 &
0)
#525000000000
b010 "
1%
1)
b010 *
#550000000000
b011 !
0%
b011 &
0)
#575000000000
b011 "
1%
1)
b011 *
#600000000000
b100 !
0%
b100 &
0)
#610000000000
1$
1(
#625000000000
b111 "
1%
1)
b111 *
#650000000000
b101 !
0%
b101 &
0)
#675000000000
1%
1)
#700000000000
b110 !
0%
b110 &
0)
#725000000000
1%
1)
#750000000000
b111 !
0%
b111 &
0)
#760000000000
0$
0(
#775000000000
1%
1)
#800000000000
0%
0)
#825000000000
1%
1)
#850000000000
0%
0)
#875000000000
1%
1)
#900000000000
0%
0)
#925000000000
1%
1)
#950000000000
0%
0)
#975000000000
1%
1)
#1000000000000
0%
0)
