{"Source Block": ["hdl/library/util_pmod_adc/util_pmod_adc.v@147:157@HdlStmAssign", "  reg             data_rd_ready     = 1'b0;\n\n  // Assign/Always Blocks\n\n  assign adc_sclk   = adc_spi_clk & adc_clk_en;\n  assign adc_enable = 1'b1;\n\n  // update the ADC timing counters\n\n  always @(posedge clk)\n  begin\n"], "Clone Blocks": [["hdl/library/util_pmod_adc/util_pmod_adc.v@146:156", "  reg             adc_sw_reset      = 1'b0;\n  reg             data_rd_ready     = 1'b0;\n\n  // Assign/Always Blocks\n\n  assign adc_sclk   = adc_spi_clk & adc_clk_en;\n  assign adc_enable = 1'b1;\n\n  // update the ADC timing counters\n\n  always @(posedge clk)\n"]], "Diff Content": {"Delete": [], "Add": [[152, "  always @(posedge clk) begin\n"], [152, "    adc_clk_cnt <= adc_clk_cnt + 1;\n"], [152, "    if (adc_clk_cnt == ((ADC_CLK_DIVIDE/2)-1)) begin \n"], [152, "      adc_clk_cnt <= 0;\n"], [152, "      adc_spi_clk <= ~adc_spi_clk;\n"], [152, "    end\n"], [152, "  end\n"]]}}