// Seed: 956736697
module module_0;
  assign module_2.id_14 = 0;
  wire  id_1;
  logic id_2;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    input  uwire id_2
);
  logic id_4 = -1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wand id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = -1;
  wire id_13;
  wand id_14 = 1;
  module_0 modCall_1 ();
endmodule
