Trace file: MyTraces/ackerman.txt
Prefetch strategy: 0
Switch strategy: LRU
Total time: 383799 cycles
Total L1 access time: 356304 cycles
Total L1 access count: 89076
Total L1 miss count: 235
Total L1 miss rate: 0.002638
Total L2 access time: 2585 cycles
Total L2 access count: 235
Total L2 miss count: 235
Total L2 miss rate: 1.000000
Total Memory access time: 23500 cycles
Total Memory access count: 235

Trace file: MyTraces/ackerman.txt
Prefetch strategy: 0
Switch strategy: LFU
Total time: 383799 cycles
Total L1 access time: 356304 cycles
Total L1 access count: 89076
Total L1 miss count: 235
Total L1 miss rate: 0.002638
Total L2 access time: 2585 cycles
Total L2 access count: 235
Total L2 miss count: 235
Total L2 miss rate: 1.000000
Total Memory access time: 23500 cycles
Total Memory access count: 235

Trace file: MyTraces/ackerman.txt
Prefetch strategy: 0
Switch strategy: FIFO
Total time: 383799 cycles
Total L1 access time: 356304 cycles
Total L1 access count: 89076
Total L1 miss count: 235
Total L1 miss rate: 0.002638
Total L2 access time: 2585 cycles
Total L2 access count: 235
Total L2 miss count: 235
Total L2 miss rate: 1.000000
Total Memory access time: 23500 cycles
Total Memory access count: 235

Trace file: MyTraces/ackerman.txt
Prefetch strategy: 0
Switch strategy: SRAND
Total time: 390539 cycles
Total L1 access time: 356304 cycles
Total L1 access count: 89076
Total L1 miss count: 517
Total L1 miss rate: 0.005804
Total L2 access time: 6941 cycles
Total L2 access count: 631
Total L2 miss count: 249
Total L2 miss rate: 0.394612
Total Memory access time: 25800 cycles
Total Memory access count: 258

Trace file: MyTraces/ackerman.txt
Prefetch strategy: 1
Switch strategy: LRU
Total time: 374104 cycles
Total L1 access time: 356304 cycles
Total L1 access count: 89076
Total L1 miss count: 192
Total L1 miss rate: 0.002155
Total L2 access time: 2112 cycles
Total L2 access count: 192
Total L2 miss count: 148
Total L2 miss rate: 0.770833
Total Memory access time: 14800 cycles
Total Memory access count: 148

Trace file: MyTraces/ackerman.txt
Prefetch strategy: 1
Switch strategy: LFU
Total time: 374093 cycles
Total L1 access time: 356304 cycles
Total L1 access count: 89076
Total L1 miss count: 191
Total L1 miss rate: 0.002144
Total L2 access time: 2101 cycles
Total L2 access count: 191
Total L2 miss count: 148
Total L2 miss rate: 0.774869
Total Memory access time: 14800 cycles
Total Memory access count: 148

Trace file: MyTraces/ackerman.txt
Prefetch strategy: 1
Switch strategy: FIFO
Total time: 374104 cycles
Total L1 access time: 356304 cycles
Total L1 access count: 89076
Total L1 miss count: 192
Total L1 miss rate: 0.002155
Total L2 access time: 2112 cycles
Total L2 access count: 192
Total L2 miss count: 148
Total L2 miss rate: 0.770833
Total Memory access time: 14800 cycles
Total Memory access count: 148

Trace file: MyTraces/ackerman.txt
Prefetch strategy: 1
Switch strategy: SRAND
Total time: 379950 cycles
Total L1 access time: 356304 cycles
Total L1 access count: 89076
Total L1 miss count: 447
Total L1 miss rate: 0.005018
Total L2 access time: 5874 cycles
Total L2 access count: 534
Total L2 miss count: 162
Total L2 miss rate: 0.303371
Total Memory access time: 16800 cycles
Total Memory access count: 168

Trace file: MyTraces/ackerman.txt
Prefetch strategy: 2
Switch strategy: LRU
Total time: 375524 cycles
Total L1 access time: 356304 cycles
Total L1 access count: 89076
Total L1 miss count: 370
Total L1 miss rate: 0.004154
Total L2 access time: 4928 cycles
Total L2 access count: 448
Total L2 miss count: 132
Total L2 miss rate: 0.294643
Total Memory access time: 13500 cycles
Total Memory access count: 135

Trace file: MyTraces/ackerman.txt
Prefetch strategy: 2
Switch strategy: LFU
Total time: 373359 cycles
Total L1 access time: 356304 cycles
Total L1 access count: 89076
Total L1 miss count: 274
Total L1 miss rate: 0.003076
Total L2 access time: 3817 cycles
Total L2 access count: 347
Total L2 miss count: 123
Total L2 miss rate: 0.354467
Total Memory access time: 12500 cycles
Total Memory access count: 125

Trace file: MyTraces/ackerman.txt
Prefetch strategy: 2
Switch strategy: FIFO
Total time: 375578 cycles
Total L1 access time: 356304 cycles
Total L1 access count: 89076
Total L1 miss count: 386
Total L1 miss rate: 0.004333
Total L2 access time: 5082 cycles
Total L2 access count: 462
Total L2 miss count: 132
Total L2 miss rate: 0.285714
Total Memory access time: 13400 cycles
Total Memory access count: 134

Trace file: MyTraces/ackerman.txt
Prefetch strategy: 2
Switch strategy: SRAND
Total time: 389045 cycles
Total L1 access time: 356304 cycles
Total L1 access count: 89076
Total L1 miss count: 683
Total L1 miss rate: 0.007668
Total L2 access time: 7513 cycles
Total L2 access count: 683
Total L2 miss count: 238
Total L2 miss rate: 0.348463
Total Memory access time: 23800 cycles
Total Memory access count: 238

Trace file: MyTraces/dr2_loop1.txt
Prefetch strategy: 0
Switch strategy: LRU
Total time: 364181 cycles
Total L1 access time: 303676 cycles
Total L1 access count: 75919
Total L1 miss count: 513
Total L1 miss rate: 0.006757
Total L2 access time: 6127 cycles
Total L2 access count: 557
Total L2 miss count: 513
Total L2 miss rate: 0.921005
Total Memory access time: 51300 cycles
Total Memory access count: 513

Trace file: MyTraces/dr2_loop1.txt
Prefetch strategy: 0
Switch strategy: LFU
Total time: 364082 cycles
Total L1 access time: 303676 cycles
Total L1 access count: 75919
Total L1 miss count: 524
Total L1 miss rate: 0.006902
Total L2 access time: 6028 cycles
Total L2 access count: 548
Total L2 miss count: 513
Total L2 miss rate: 0.936131
Total Memory access time: 51300 cycles
Total Memory access count: 513

Trace file: MyTraces/dr2_loop1.txt
Prefetch strategy: 0
Switch strategy: FIFO
Total time: 364203 cycles
Total L1 access time: 303676 cycles
Total L1 access count: 75919
Total L1 miss count: 514
Total L1 miss rate: 0.006770
Total L2 access time: 6149 cycles
Total L2 access count: 559
Total L2 miss count: 513
Total L2 miss rate: 0.917710
Total Memory access time: 51300 cycles
Total Memory access count: 513

Trace file: MyTraces/dr2_loop1.txt
Prefetch strategy: 0
Switch strategy: SRAND
Total time: 584316 cycles
Total L1 access time: 303676 cycles
Total L1 access count: 75919
Total L1 miss count: 5432
Total L1 miss rate: 0.071550
Total L2 access time: 70994 cycles
Total L2 access count: 6454
Total L2 miss count: 1491
Total L2 miss rate: 0.231020
Total Memory access time: 200700 cycles
Total Memory access count: 2007

Trace file: MyTraces/dr2_loop1.txt
Prefetch strategy: 1
Switch strategy: LRU
Total time: 336728 cycles
Total L1 access time: 303676 cycles
Total L1 access count: 75919
Total L1 miss count: 375
Total L1 miss rate: 0.004939
Total L2 access time: 5280 cycles
Total L2 access count: 480
Total L2 miss count: 262
Total L2 miss rate: 0.545833
Total Memory access time: 26200 cycles
Total Memory access count: 262

Trace file: MyTraces/dr2_loop1.txt
Prefetch strategy: 1
Switch strategy: LFU
Total time: 335111 cycles
Total L1 access time: 303676 cycles
Total L1 access count: 75919
Total L1 miss count: 312
Total L1 miss rate: 0.004110
Total L2 access time: 3663 cycles
Total L2 access count: 333
Total L2 miss count: 262
Total L2 miss rate: 0.786787
Total Memory access time: 26200 cycles
Total Memory access count: 262

Trace file: MyTraces/dr2_loop1.txt
Prefetch strategy: 1
Switch strategy: FIFO
Total time: 338818 cycles
Total L1 access time: 303676 cycles
Total L1 access count: 75919
Total L1 miss count: 563
Total L1 miss rate: 0.007416
Total L2 access time: 7370 cycles
Total L2 access count: 670
Total L2 miss count: 262
Total L2 miss rate: 0.391045
Total Memory access time: 26200 cycles
Total Memory access count: 262

Trace file: MyTraces/dr2_loop1.txt
Prefetch strategy: 1
Switch strategy: SRAND
Total time: 517007 cycles
Total L1 access time: 303676 cycles
Total L1 access count: 75919
Total L1 miss count: 4449
Total L1 miss rate: 0.058602
Total L2 access time: 56749 cycles
Total L2 access count: 5159
Total L2 miss count: 1097
Total L2 miss rate: 0.212638
Total Memory access time: 150000 cycles
Total Memory access count: 1500

Trace file: MyTraces/dr2_loop1.txt
Prefetch strategy: 2
Switch strategy: LRU
Total time: 427027 cycles
Total L1 access time: 303676 cycles
Total L1 access count: 75919
Total L1 miss count: 3765
Total L1 miss rate: 0.049592
Total L2 access time: 50171 cycles
Total L2 access count: 4561
Total L2 miss count: 530
Total L2 miss rate: 0.116203
Total Memory access time: 70000 cycles
Total Memory access count: 700

Trace file: MyTraces/dr2_loop1.txt
Prefetch strategy: 2
Switch strategy: LFU
Total time: 351695 cycles
Total L1 access time: 303676 cycles
Total L1 access count: 75919
Total L1 miss count: 1575
Total L1 miss rate: 0.020746
Total L2 access time: 20977 cycles
Total L2 access count: 1907
Total L2 miss count: 207
Total L2 miss rate: 0.108547
Total Memory access time: 25800 cycles
Total Memory access count: 258

Trace file: MyTraces/dr2_loop1.txt
Prefetch strategy: 2
Switch strategy: FIFO
Total time: 419038 cycles
Total L1 access time: 303676 cycles
Total L1 access count: 75919
Total L1 miss count: 3721
Total L1 miss rate: 0.049013
Total L2 access time: 49500 cycles
Total L2 access count: 4500
Total L2 miss count: 477
Total L2 miss rate: 0.106000
Total Memory access time: 63000 cycles
Total Memory access count: 630

Trace file: MyTraces/dr2_loop1.txt
Prefetch strategy: 2
Switch strategy: SRAND
Total time: 463974 cycles
Total L1 access time: 303676 cycles
Total L1 access count: 75919
Total L1 miss count: 5524
Total L1 miss rate: 0.072762
Total L2 access time: 60764 cycles
Total L2 access count: 5524
Total L2 miss count: 939
Total L2 miss rate: 0.169986
Total Memory access time: 93900 cycles
Total Memory access count: 939

Trace file: MyTraces/matrix.txt
Prefetch strategy: 0
Switch strategy: LRU
Total time: 100098 cycles
Total L1 access time: 73656 cycles
Total L1 access count: 18414
Total L1 miss count: 226
Total L1 miss rate: 0.012273
Total L2 access time: 2486 cycles
Total L2 access count: 226
Total L2 miss count: 226
Total L2 miss rate: 1.000000
Total Memory access time: 22600 cycles
Total Memory access count: 226

Trace file: MyTraces/matrix.txt
Prefetch strategy: 0
Switch strategy: LFU
Total time: 100098 cycles
Total L1 access time: 73656 cycles
Total L1 access count: 18414
Total L1 miss count: 226
Total L1 miss rate: 0.012273
Total L2 access time: 2486 cycles
Total L2 access count: 226
Total L2 miss count: 226
Total L2 miss rate: 1.000000
Total Memory access time: 22600 cycles
Total Memory access count: 226

Trace file: MyTraces/matrix.txt
Prefetch strategy: 0
Switch strategy: FIFO
Total time: 100098 cycles
Total L1 access time: 73656 cycles
Total L1 access count: 18414
Total L1 miss count: 226
Total L1 miss rate: 0.012273
Total L2 access time: 2486 cycles
Total L2 access count: 226
Total L2 miss count: 226
Total L2 miss rate: 1.000000
Total Memory access time: 22600 cycles
Total Memory access count: 226

Trace file: MyTraces/matrix.txt
Prefetch strategy: 0
Switch strategy: SRAND
Total time: 127687 cycles
Total L1 access time: 73656 cycles
Total L1 access count: 18414
Total L1 miss count: 2063
Total L1 miss rate: 0.112034
Total L2 access time: 27555 cycles
Total L2 access count: 2505
Total L2 miss count: 246
Total L2 miss rate: 0.098204
Total Memory access time: 25000 cycles
Total Memory access count: 250

Trace file: MyTraces/matrix.txt
Prefetch strategy: 1
Switch strategy: LRU
Total time: 93470 cycles
Total L1 access time: 73656 cycles
Total L1 access count: 18414
Total L1 miss count: 187
Total L1 miss rate: 0.010155
Total L2 access time: 2112 cycles
Total L2 access count: 192
Total L2 miss count: 167
Total L2 miss rate: 0.869792
Total Memory access time: 16700 cycles
Total Memory access count: 167

Trace file: MyTraces/matrix.txt
Prefetch strategy: 1
Switch strategy: LFU
Total time: 93316 cycles
Total L1 access time: 73656 cycles
Total L1 access count: 18414
Total L1 miss count: 177
Total L1 miss rate: 0.009612
Total L2 access time: 1958 cycles
Total L2 access count: 178
Total L2 miss count: 167
Total L2 miss rate: 0.938202
Total Memory access time: 16700 cycles
Total Memory access count: 167

Trace file: MyTraces/matrix.txt
Prefetch strategy: 1
Switch strategy: FIFO
Total time: 93943 cycles
Total L1 access time: 73656 cycles
Total L1 access count: 18414
Total L1 miss count: 229
Total L1 miss rate: 0.012436
Total L2 access time: 2585 cycles
Total L2 access count: 235
Total L2 miss count: 167
Total L2 miss rate: 0.710638
Total Memory access time: 16700 cycles
Total Memory access count: 167

Trace file: MyTraces/matrix.txt
Prefetch strategy: 1
Switch strategy: SRAND
Total time: 116153 cycles
Total L1 access time: 73656 cycles
Total L1 access count: 18414
Total L1 miss count: 1650
Total L1 miss rate: 0.089606
Total L2 access time: 22275 cycles
Total L2 access count: 2025
Total L2 miss count: 187
Total L2 miss rate: 0.092346
Total Memory access time: 19100 cycles
Total Memory access count: 191

Trace file: MyTraces/matrix.txt
Prefetch strategy: 2
Switch strategy: LRU
Total time: 103013 cycles
Total L1 access time: 73656 cycles
Total L1 access count: 18414
Total L1 miss count: 1378
Total L1 miss rate: 0.074834
Total L2 access time: 18227 cycles
Total L2 access count: 1657
Total L2 miss count: 105
Total L2 miss rate: 0.063368
Total Memory access time: 10500 cycles
Total Memory access count: 105

Trace file: MyTraces/matrix.txt
Prefetch strategy: 2
Switch strategy: LFU
Total time: 92155 cycles
Total L1 access time: 73656 cycles
Total L1 access count: 18414
Total L1 miss count: 632
Total L1 miss rate: 0.034322
Total L2 access time: 8217 cycles
Total L2 access count: 747
Total L2 miss count: 97
Total L2 miss rate: 0.129853
Total Memory access time: 9700 cycles
Total Memory access count: 97

Trace file: MyTraces/matrix.txt
Prefetch strategy: 2
Switch strategy: FIFO
Total time: 102203 cycles
Total L1 access time: 73656 cycles
Total L1 access count: 18414
Total L1 miss count: 1362
Total L1 miss rate: 0.073965
Total L2 access time: 17523 cycles
Total L2 access count: 1593
Total L2 miss count: 104
Total L2 miss rate: 0.065286
Total Memory access time: 10400 cycles
Total Memory access count: 104

Trace file: MyTraces/matrix.txt
Prefetch strategy: 2
Switch strategy: SRAND
Total time: 115894 cycles
Total L1 access time: 73656 cycles
Total L1 access count: 18414
Total L1 miss count: 2616
Total L1 miss rate: 0.142066
Total L2 access time: 28776 cycles
Total L2 access count: 2616
Total L2 miss count: 127
Total L2 miss rate: 0.048547
Total Memory access time: 12700 cycles
Total Memory access count: 127

Trace file: MyTraces/quicksort.txt
Prefetch strategy: 0
Switch strategy: LRU
Total time: 107608 cycles
Total L1 access time: 81868 cycles
Total L1 access count: 20467
Total L1 miss count: 220
Total L1 miss rate: 0.010749
Total L2 access time: 2420 cycles
Total L2 access count: 220
Total L2 miss count: 220
Total L2 miss rate: 1.000000
Total Memory access time: 22000 cycles
Total Memory access count: 220

Trace file: MyTraces/quicksort.txt
Prefetch strategy: 0
Switch strategy: LFU
Total time: 107608 cycles
Total L1 access time: 81868 cycles
Total L1 access count: 20467
Total L1 miss count: 220
Total L1 miss rate: 0.010749
Total L2 access time: 2420 cycles
Total L2 access count: 220
Total L2 miss count: 220
Total L2 miss rate: 1.000000
Total Memory access time: 22000 cycles
Total Memory access count: 220

Trace file: MyTraces/quicksort.txt
Prefetch strategy: 0
Switch strategy: FIFO
Total time: 107608 cycles
Total L1 access time: 81868 cycles
Total L1 access count: 20467
Total L1 miss count: 220
Total L1 miss rate: 0.010749
Total L2 access time: 2420 cycles
Total L2 access count: 220
Total L2 miss count: 220
Total L2 miss rate: 1.000000
Total Memory access time: 22000 cycles
Total Memory access count: 220

Trace file: MyTraces/quicksort.txt
Prefetch strategy: 0
Switch strategy: SRAND
Total time: 135969 cycles
Total L1 access time: 81868 cycles
Total L1 access count: 20467
Total L1 miss count: 2068
Total L1 miss rate: 0.101041
Total L2 access time: 26653 cycles
Total L2 access count: 2423
Total L2 miss count: 258
Total L2 miss rate: 0.106480
Total Memory access time: 25900 cycles
Total Memory access count: 259

Trace file: MyTraces/quicksort.txt
Prefetch strategy: 1
Switch strategy: LRU
Total time: 102600 cycles
Total L1 access time: 81868 cycles
Total L1 access count: 20467
Total L1 miss count: 258
Total L1 miss rate: 0.012606
Total L2 access time: 3454 cycles
Total L2 access count: 314
Total L2 miss count: 163
Total L2 miss rate: 0.519108
Total Memory access time: 16300 cycles
Total Memory access count: 163

Trace file: MyTraces/quicksort.txt
Prefetch strategy: 1
Switch strategy: LFU
Total time: 101093 cycles
Total L1 access time: 81868 cycles
Total L1 access count: 20467
Total L1 miss count: 172
Total L1 miss rate: 0.008404
Total L2 access time: 1947 cycles
Total L2 access count: 177
Total L2 miss count: 163
Total L2 miss rate: 0.920904
Total Memory access time: 16300 cycles
Total Memory access count: 163

Trace file: MyTraces/quicksort.txt
Prefetch strategy: 1
Switch strategy: FIFO
Total time: 102039 cycles
Total L1 access time: 81868 cycles
Total L1 access count: 20467
Total L1 miss count: 234
Total L1 miss rate: 0.011433
Total L2 access time: 2893 cycles
Total L2 access count: 263
Total L2 miss count: 163
Total L2 miss rate: 0.619772
Total Memory access time: 16300 cycles
Total Memory access count: 163

Trace file: MyTraces/quicksort.txt
Prefetch strategy: 1
Switch strategy: SRAND
Total time: 126387 cycles
Total L1 access time: 81868 cycles
Total L1 access count: 20467
Total L1 miss count: 1818
Total L1 miss rate: 0.088826
Total L2 access time: 23001 cycles
Total L2 access count: 2091
Total L2 miss count: 203
Total L2 miss rate: 0.097083
Total Memory access time: 20300 cycles
Total Memory access count: 203

Trace file: MyTraces/quicksort.txt
Prefetch strategy: 2
Switch strategy: LRU
Total time: 108752 cycles
Total L1 access time: 81868 cycles
Total L1 access count: 20467
Total L1 miss count: 1286
Total L1 miss rate: 0.062833
Total L2 access time: 16390 cycles
Total L2 access count: 1490
Total L2 miss count: 99
Total L2 miss rate: 0.066443
Total Memory access time: 9900 cycles
Total Memory access count: 99

Trace file: MyTraces/quicksort.txt
Prefetch strategy: 2
Switch strategy: LFU
Total time: 98380 cycles
Total L1 access time: 81868 cycles
Total L1 access count: 20467
Total L1 miss count: 521
Total L1 miss rate: 0.025456
Total L2 access time: 6336 cycles
Total L2 access count: 576
Total L2 miss count: 96
Total L2 miss rate: 0.166667
Total Memory access time: 9600 cycles
Total Memory access count: 96

Trace file: MyTraces/quicksort.txt
Prefetch strategy: 2
Switch strategy: FIFO
Total time: 108686 cycles
Total L1 access time: 81868 cycles
Total L1 access count: 20467
Total L1 miss count: 1280
Total L1 miss rate: 0.062540
Total L2 access time: 16324 cycles
Total L2 access count: 1484
Total L2 miss count: 99
Total L2 miss rate: 0.066712
Total Memory access time: 9900 cycles
Total Memory access count: 99

Trace file: MyTraces/quicksort.txt
Prefetch strategy: 2
Switch strategy: SRAND
Total time: 122798 cycles
Total L1 access time: 81868 cycles
Total L1 access count: 20467
Total L1 miss count: 2314
Total L1 miss rate: 0.113060
Total L2 access time: 25454 cycles
Total L2 access count: 2314
Total L2 miss count: 146
Total L2 miss rate: 0.063094
Total Memory access time: 14600 cycles
Total Memory access count: 146

