Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Feb 16 20:52:07 2020
| Host         : KomaroKomp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file oled_ctrl_timing_summary_routed.rpt -pb oled_ctrl_timing_summary_routed.pb -rpx oled_ctrl_timing_summary_routed.rpx -warn_on_violation
| Design       : oled_ctrl
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.947        0.000                      0                  408        0.112        0.000                      0                  408        4.500        0.000                       0                   197  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.947        0.000                      0                  408        0.112        0.000                      0                  408        4.500        0.000                       0                   197  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.947ns  (required time - arrival time)
  Source:                 Example/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.754ns (27.966%)  route 1.942ns (72.034%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.147ns = ( 14.147 - 10.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.404     4.401    Example/clk_IBUF_BUFG
    SLICE_X2Y126         FDRE                                         r  Example/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.393     4.794 f  Example/current_state_reg[0]/Q
                         net (fo=35, routed)          1.031     5.825    Example/spi_comp/current_state_reg[0][0]
    SLICE_X3Y129         LUT6 (Prop_lut6_I1_O)        0.097     5.922 r  Example/spi_comp/current_state[4]_i_7/O
                         net (fo=1, routed)           0.557     6.479    Example/spi_comp/current_state[4]_i_7_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I0_O)        0.097     6.576 r  Example/spi_comp/current_state[4]_i_4/O
                         net (fo=1, routed)           0.000     6.576    Example/spi_comp/current_state[4]_i_4_n_0
    SLICE_X3Y126         MUXF7 (Prop_muxf7_I1_O)      0.167     6.743 r  Example/spi_comp/current_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.354     7.097    Example/current_state
    SLICE_X4Y126         FDRE                                         r  Example/current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.305    14.147    Example/clk_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  Example/current_state_reg[2]/C
                         clock pessimism              0.215    14.362    
                         clock uncertainty           -0.035    14.326    
    SLICE_X4Y126         FDRE (Setup_fdre_C_CE)      -0.282    14.044    Example/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                  6.947    

Slack (MET) :             6.947ns  (required time - arrival time)
  Source:                 Example/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.754ns (27.966%)  route 1.942ns (72.034%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.147ns = ( 14.147 - 10.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.404     4.401    Example/clk_IBUF_BUFG
    SLICE_X2Y126         FDRE                                         r  Example/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.393     4.794 f  Example/current_state_reg[0]/Q
                         net (fo=35, routed)          1.031     5.825    Example/spi_comp/current_state_reg[0][0]
    SLICE_X3Y129         LUT6 (Prop_lut6_I1_O)        0.097     5.922 r  Example/spi_comp/current_state[4]_i_7/O
                         net (fo=1, routed)           0.557     6.479    Example/spi_comp/current_state[4]_i_7_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I0_O)        0.097     6.576 r  Example/spi_comp/current_state[4]_i_4/O
                         net (fo=1, routed)           0.000     6.576    Example/spi_comp/current_state[4]_i_4_n_0
    SLICE_X3Y126         MUXF7 (Prop_muxf7_I1_O)      0.167     6.743 r  Example/spi_comp/current_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.354     7.097    Example/current_state
    SLICE_X4Y126         FDRE                                         r  Example/current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.305    14.147    Example/clk_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  Example/current_state_reg[3]/C
                         clock pessimism              0.215    14.362    
                         clock uncertainty           -0.035    14.326    
    SLICE_X4Y126         FDRE (Setup_fdre_C_CE)      -0.282    14.044    Example/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                  6.947    

Slack (MET) :             6.947ns  (required time - arrival time)
  Source:                 Example/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.754ns (27.966%)  route 1.942ns (72.034%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.147ns = ( 14.147 - 10.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.404     4.401    Example/clk_IBUF_BUFG
    SLICE_X2Y126         FDRE                                         r  Example/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.393     4.794 f  Example/current_state_reg[0]/Q
                         net (fo=35, routed)          1.031     5.825    Example/spi_comp/current_state_reg[0][0]
    SLICE_X3Y129         LUT6 (Prop_lut6_I1_O)        0.097     5.922 r  Example/spi_comp/current_state[4]_i_7/O
                         net (fo=1, routed)           0.557     6.479    Example/spi_comp/current_state[4]_i_7_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I0_O)        0.097     6.576 r  Example/spi_comp/current_state[4]_i_4/O
                         net (fo=1, routed)           0.000     6.576    Example/spi_comp/current_state[4]_i_4_n_0
    SLICE_X3Y126         MUXF7 (Prop_muxf7_I1_O)      0.167     6.743 r  Example/spi_comp/current_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.354     7.097    Example/current_state
    SLICE_X4Y126         FDRE                                         r  Example/current_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.305    14.147    Example/clk_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  Example/current_state_reg[4]/C
                         clock pessimism              0.215    14.362    
                         clock uncertainty           -0.035    14.326    
    SLICE_X4Y126         FDRE (Setup_fdre_C_CE)      -0.282    14.044    Example/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                  6.947    

Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 Example/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.702ns (27.160%)  route 1.883ns (72.840%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.148ns = ( 14.148 - 10.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.401     4.399    Example/clk_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  Example/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE (Prop_fdre_C_Q)         0.341     4.740 r  Example/current_state_reg[2]/Q
                         net (fo=39, routed)          1.071     5.811    Example/spi_comp/current_state_reg[0][2]
    SLICE_X3Y129         LUT6 (Prop_lut6_I0_O)        0.097     5.908 r  Example/spi_comp/current_state[4]_i_7/O
                         net (fo=1, routed)           0.557     6.465    Example/spi_comp/current_state[4]_i_7_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I0_O)        0.097     6.562 r  Example/spi_comp/current_state[4]_i_4/O
                         net (fo=1, routed)           0.000     6.562    Example/spi_comp/current_state[4]_i_4_n_0
    SLICE_X3Y126         MUXF7 (Prop_muxf7_I1_O)      0.167     6.729 r  Example/spi_comp/current_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.255     6.983    Example/current_state
    SLICE_X2Y126         FDRE                                         r  Example/current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.306    14.148    Example/clk_IBUF_BUFG
    SLICE_X2Y126         FDRE                                         r  Example/current_state_reg[0]/C
                         clock pessimism              0.215    14.363    
                         clock uncertainty           -0.035    14.327    
    SLICE_X2Y126         FDRE (Setup_fdre_C_CE)      -0.251    14.076    Example/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.076    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                  7.093    

Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 Example/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.702ns (27.160%)  route 1.883ns (72.840%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.148ns = ( 14.148 - 10.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.401     4.399    Example/clk_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  Example/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE (Prop_fdre_C_Q)         0.341     4.740 r  Example/current_state_reg[2]/Q
                         net (fo=39, routed)          1.071     5.811    Example/spi_comp/current_state_reg[0][2]
    SLICE_X3Y129         LUT6 (Prop_lut6_I0_O)        0.097     5.908 r  Example/spi_comp/current_state[4]_i_7/O
                         net (fo=1, routed)           0.557     6.465    Example/spi_comp/current_state[4]_i_7_n_0
    SLICE_X3Y126         LUT6 (Prop_lut6_I0_O)        0.097     6.562 r  Example/spi_comp/current_state[4]_i_4/O
                         net (fo=1, routed)           0.000     6.562    Example/spi_comp/current_state[4]_i_4_n_0
    SLICE_X3Y126         MUXF7 (Prop_muxf7_I1_O)      0.167     6.729 r  Example/spi_comp/current_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.255     6.983    Example/current_state
    SLICE_X2Y126         FDRE                                         r  Example/current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.306    14.148    Example/clk_IBUF_BUFG
    SLICE_X2Y126         FDRE                                         r  Example/current_state_reg[1]/C
                         clock pessimism              0.215    14.363    
                         clock uncertainty           -0.035    14.327    
    SLICE_X2Y126         FDRE (Setup_fdre_C_CE)      -0.251    14.076    Example/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.076    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                  7.093    

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 Example/after_update_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/temp_char_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.943ns (32.864%)  route 1.926ns (67.136%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 14.146 - 10.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.401     4.398    Example/clk_IBUF_BUFG
    SLICE_X5Y125         FDRE                                         r  Example/after_update_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.341     4.739 r  Example/after_update_state_reg[0]/Q
                         net (fo=13, routed)          1.122     5.861    Example/after_update_state_reg_n_0_[0]
    SLICE_X4Y124         LUT3 (Prop_lut3_I0_O)        0.113     5.974 r  Example/temp_char[2]_i_6/O
                         net (fo=4, routed)           0.321     6.295    Example/temp_char[2]_i_6_n_0
    SLICE_X7Y124         LUT5 (Prop_lut5_I2_O)        0.249     6.544 r  Example/temp_char[2]_i_5/O
                         net (fo=1, routed)           0.483     7.027    Example/temp_char[2]_i_5_n_0
    SLICE_X7Y125         LUT6 (Prop_lut6_I5_O)        0.240     7.267 r  Example/temp_char[2]_i_1/O
                         net (fo=1, routed)           0.000     7.267    Example/current_screen[0,0][2]
    SLICE_X7Y125         FDRE                                         r  Example/temp_char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.304    14.146    Example/clk_IBUF_BUFG
    SLICE_X7Y125         FDRE                                         r  Example/temp_char_reg[2]/C
                         clock pessimism              0.230    14.376    
                         clock uncertainty           -0.035    14.340    
    SLICE_X7Y125         FDRE (Setup_fdre_C_D)        0.033    14.373    Example/temp_char_reg[2]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  7.106    

Slack (MET) :             7.108ns  (required time - arrival time)
  Source:                 Initialize/after_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initialize/delay_comp/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.985ns (34.107%)  route 1.903ns (65.893%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 14.155 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.414     4.411    Initialize/clk_IBUF_BUFG
    SLICE_X2Y134         FDRE                                         r  Initialize/after_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.393     4.804 f  Initialize/after_state_reg[0]/Q
                         net (fo=2, routed)           0.597     5.400    Initialize/delay_comp/i__carry_i_4_0[0]
    SLICE_X2Y134         LUT5 (Prop_lut5_I2_O)        0.097     5.497 r  Initialize/delay_comp/i__carry_i_5/O
                         net (fo=3, routed)           0.545     6.042    Initialize/delay_comp/temp_delay_ms[6]
    SLICE_X5Y137         LUT4 (Prop_lut4_I1_O)        0.097     6.139 r  Initialize/delay_comp/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.139    Initialize/delay_comp/i__carry_i_2_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.440 f  Initialize/delay_comp/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           0.762     7.202    Initialize/delay_comp/eqOp
    SLICE_X6Y134         LUT5 (Prop_lut5_I4_O)        0.097     7.299 r  Initialize/delay_comp/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.299    Initialize/delay_comp/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X6Y134         FDRE                                         r  Initialize/delay_comp/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.313    14.155    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X6Y134         FDRE                                         r  Initialize/delay_comp/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.215    14.370    
                         clock uncertainty           -0.035    14.334    
    SLICE_X6Y134         FDRE (Setup_fdre_C_D)        0.072    14.406    Initialize/delay_comp/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -7.299    
  -------------------------------------------------------------------
                         slack                                  7.108    

Slack (MET) :             7.118ns  (required time - arrival time)
  Source:                 Initialize/after_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initialize/delay_comp/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 1.001ns (34.470%)  route 1.903ns (65.530%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 14.155 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.414     4.411    Initialize/clk_IBUF_BUFG
    SLICE_X2Y134         FDRE                                         r  Initialize/after_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.393     4.804 f  Initialize/after_state_reg[0]/Q
                         net (fo=2, routed)           0.597     5.400    Initialize/delay_comp/i__carry_i_4_0[0]
    SLICE_X2Y134         LUT5 (Prop_lut5_I2_O)        0.097     5.497 r  Initialize/delay_comp/i__carry_i_5/O
                         net (fo=3, routed)           0.545     6.042    Initialize/delay_comp/temp_delay_ms[6]
    SLICE_X5Y137         LUT4 (Prop_lut4_I1_O)        0.097     6.139 r  Initialize/delay_comp/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.139    Initialize/delay_comp/i__carry_i_2_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.440 r  Initialize/delay_comp/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           0.762     7.202    Initialize/delay_comp/eqOp
    SLICE_X6Y134         LUT5 (Prop_lut5_I4_O)        0.113     7.315 r  Initialize/delay_comp/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.315    Initialize/delay_comp/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X6Y134         FDRE                                         r  Initialize/delay_comp/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.313    14.155    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X6Y134         FDRE                                         r  Initialize/delay_comp/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.215    14.370    
                         clock uncertainty           -0.035    14.334    
    SLICE_X6Y134         FDRE (Setup_fdre_C_D)        0.098    14.432    Initialize/delay_comp/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  7.118    

Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 Initialize/delay_comp/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initialize/delay_comp/clk_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.551ns (23.406%)  route 1.803ns (76.594%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 14.153 - 10.000 ) 
    Source Clock Delay      (SCD):    4.406ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.409     4.406    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.341     4.747 f  Initialize/delay_comp/clk_counter_reg[2]/Q
                         net (fo=3, routed)           0.730     5.477    Initialize/delay_comp/clk_counter_reg[2]
    SLICE_X5Y133         LUT4 (Prop_lut4_I0_O)        0.097     5.574 r  Initialize/delay_comp/clk_counter[0]_i_4/O
                         net (fo=1, routed)           0.496     6.070    Initialize/delay_comp/clk_counter[0]_i_4_n_0
    SLICE_X5Y134         LUT5 (Prop_lut5_I1_O)        0.113     6.183 r  Initialize/delay_comp/clk_counter[0]_i_1/O
                         net (fo=17, routed)          0.577     6.760    Initialize/delay_comp/clk_counter[0]_i_1_n_0
    SLICE_X4Y131         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.311    14.153    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[0]/C
                         clock pessimism              0.253    14.406    
                         clock uncertainty           -0.035    14.370    
    SLICE_X4Y131         FDRE (Setup_fdre_C_R)       -0.464    13.906    Initialize/delay_comp/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                  7.147    

Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 Initialize/delay_comp/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initialize/delay_comp/clk_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.551ns (23.406%)  route 1.803ns (76.594%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 14.153 - 10.000 ) 
    Source Clock Delay      (SCD):    4.406ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.409     4.406    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.341     4.747 f  Initialize/delay_comp/clk_counter_reg[2]/Q
                         net (fo=3, routed)           0.730     5.477    Initialize/delay_comp/clk_counter_reg[2]
    SLICE_X5Y133         LUT4 (Prop_lut4_I0_O)        0.097     5.574 r  Initialize/delay_comp/clk_counter[0]_i_4/O
                         net (fo=1, routed)           0.496     6.070    Initialize/delay_comp/clk_counter[0]_i_4_n_0
    SLICE_X5Y134         LUT5 (Prop_lut5_I1_O)        0.113     6.183 r  Initialize/delay_comp/clk_counter[0]_i_1/O
                         net (fo=17, routed)          0.577     6.760    Initialize/delay_comp/clk_counter[0]_i_1_n_0
    SLICE_X4Y131         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.311    14.153    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[1]/C
                         clock pessimism              0.253    14.406    
                         clock uncertainty           -0.035    14.370    
    SLICE_X4Y131         FDRE (Setup_fdre_C_R)       -0.464    13.906    Initialize/delay_comp/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                  7.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/char_lib_comp/dout_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.148ns (50.414%)  route 0.146ns (49.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.615     1.560    Example/clk_IBUF_BUFG
    SLICE_X8Y126         FDRE                                         r  Example/temp_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_fdre_C_Q)         0.148     1.708 r  Example/temp_addr_reg[5]/Q
                         net (fo=1, routed)           0.146     1.853    Example/char_lib_comp/Q[5]
    RAMB18_X0Y50         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.923     2.116    Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y50         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.504     1.612    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130     1.742    Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/char_lib_comp/dout_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.670%)  route 0.195ns (54.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.614     1.559    Example/clk_IBUF_BUFG
    SLICE_X8Y125         FDRE                                         r  Example/temp_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.164     1.723 r  Example/temp_addr_reg[8]/Q
                         net (fo=1, routed)           0.195     1.918    Example/char_lib_comp/Q[8]
    RAMB18_X0Y50         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.923     2.116    Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y50         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.504     1.612    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.795    Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/char_lib_comp/dout_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (44.998%)  route 0.200ns (55.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.614     1.559    Example/clk_IBUF_BUFG
    SLICE_X8Y125         FDRE                                         r  Example/temp_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.164     1.723 r  Example/temp_addr_reg[3]/Q
                         net (fo=1, routed)           0.200     1.923    Example/char_lib_comp/Q[3]
    RAMB18_X0Y50         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.923     2.116    Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y50         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.504     1.612    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.795    Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.645     1.590    clk_IBUF_BUFG
    SLICE_X4Y129         FDSE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDSE (Prop_fdse_C_Q)         0.141     1.731 r  FSM_onehot_current_state_reg[0]/Q
                         net (fo=2, routed)           0.063     1.793    FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X4Y129         FDRE                                         r  FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.917     2.110    clk_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.520     1.590    
    SLICE_X4Y129         FDRE (Hold_fdre_C_D)         0.075     1.665    FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Example/temp_char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/temp_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.641     1.586    Example/clk_IBUF_BUFG
    SLICE_X7Y125         FDRE                                         r  Example/temp_char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  Example/temp_char_reg[4]/Q
                         net (fo=1, routed)           0.107     1.834    Example/temp_char[4]
    SLICE_X6Y125         FDRE                                         r  Example/temp_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.912     2.105    Example/clk_IBUF_BUFG
    SLICE_X6Y125         FDRE                                         r  Example/temp_addr_reg[7]/C
                         clock pessimism             -0.506     1.599    
    SLICE_X6Y125         FDRE (Hold_fdre_C_D)         0.063     1.662    Example/temp_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/char_lib_comp/dout_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.012%)  route 0.246ns (59.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.615     1.560    Example/clk_IBUF_BUFG
    SLICE_X8Y126         FDRE                                         r  Example/temp_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_fdre_C_Q)         0.164     1.724 r  Example/temp_addr_reg[9]/Q
                         net (fo=1, routed)           0.246     1.970    Example/char_lib_comp/Q[9]
    RAMB18_X0Y50         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.923     2.116    Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y50         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.504     1.612    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.795    Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Initialize/temp_sdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initialize/spi_comp/shift_register_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.215ns (72.633%)  route 0.081ns (27.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.650     1.595    Initialize/clk_IBUF_BUFG
    SLICE_X6Y136         FDRE                                         r  Initialize/temp_sdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE (Prop_fdre_C_Q)         0.164     1.759 r  Initialize/temp_sdata_reg[6]/Q
                         net (fo=1, routed)           0.081     1.840    Initialize/spi_comp/shift_register_reg[7]_0[6]
    SLICE_X7Y136         LUT3 (Prop_lut3_I0_O)        0.051     1.891 r  Initialize/spi_comp/shift_register[6]_i_1/O
                         net (fo=1, routed)           0.000     1.891    Initialize/spi_comp/shift_register__0[6]
    SLICE_X7Y136         FDRE                                         r  Initialize/spi_comp/shift_register_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.923     2.116    Initialize/spi_comp/clk_IBUF_BUFG
    SLICE_X7Y136         FDRE                                         r  Initialize/spi_comp/shift_register_reg[6]/C
                         clock pessimism             -0.508     1.608    
    SLICE_X7Y136         FDRE (Hold_fdre_C_D)         0.107     1.715    Initialize/spi_comp/shift_register_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/char_lib_comp/dout_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.694%)  route 0.249ns (60.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.615     1.560    Example/clk_IBUF_BUFG
    SLICE_X8Y126         FDRE                                         r  Example/temp_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y126         FDRE (Prop_fdre_C_Q)         0.164     1.724 r  Example/temp_addr_reg[0]/Q
                         net (fo=1, routed)           0.249     1.973    Example/char_lib_comp/Q[0]
    RAMB18_X0Y50         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.923     2.116    Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y50         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.504     1.612    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.795    Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Initialize/temp_spi_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initialize/spi_comp/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.189ns (55.635%)  route 0.151ns (44.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.650     1.595    Initialize/clk_IBUF_BUFG
    SLICE_X5Y135         FDRE                                         r  Initialize/temp_spi_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.141     1.736 r  Initialize/temp_spi_en_reg/Q
                         net (fo=4, routed)           0.151     1.886    Initialize/spi_comp/FSM_onehot_current_state_reg[0]_0
    SLICE_X6Y135         LUT5 (Prop_lut5_I0_O)        0.048     1.934 r  Initialize/spi_comp/FSM_onehot_current_state[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.934    Initialize/spi_comp/FSM_onehot_current_state[2]_i_1__1_n_0
    SLICE_X6Y135         FDRE                                         r  Initialize/spi_comp/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.923     2.116    Initialize/spi_comp/clk_IBUF_BUFG
    SLICE_X6Y135         FDRE                                         r  Initialize/spi_comp/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.506     1.610    
    SLICE_X6Y135         FDRE (Hold_fdre_C_D)         0.131     1.741    Initialize/spi_comp/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/char_lib_comp/dout_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.273%)  route 0.283ns (66.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.642     1.587    Example/clk_IBUF_BUFG
    SLICE_X7Y126         FDRE                                         r  Example/temp_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  Example/temp_addr_reg[1]/Q
                         net (fo=1, routed)           0.283     2.010    Example/char_lib_comp/Q[1]
    RAMB18_X0Y50         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.923     2.116    Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y50         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.482     1.634    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.817    Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X0Y50   Example/char_lib_comp/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y123   Example/after_char_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y123   Example/after_char_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y126   Example/after_page_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y126   Example/after_page_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y124   Example/after_page_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y126   Example/after_page_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y125   Example/current_screen_reg[0,0][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y125   Example/current_screen_reg[0,0][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y128   Example/delay_comp/clk_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y128   Example/delay_comp/ms_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y127   Example/spi_comp/shift_counter_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y127   Example/spi_comp/temp_sdata_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y128   Example/delay_comp/clk_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y128   Example/delay_comp/clk_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y128   Example/delay_comp/clk_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y128   Example/delay_comp/ms_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y128   Example/delay_comp/ms_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y128   Example/delay_comp/ms_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y129   Example/delay_comp/clk_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y129   Example/delay_comp/clk_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y130   Example/delay_comp/clk_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y130   Example/delay_comp/clk_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y130   Example/delay_comp/clk_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y130   Example/delay_comp/clk_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y131   Example/delay_comp/clk_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y129   Example/delay_comp/clk_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y129   Example/delay_comp/clk_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y129   Example/delay_comp/ms_counter_reg[5]/C



