{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572904814797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572904814798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  4 19:00:14 2019 " "Processing started: Mon Nov  4 19:00:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572904814798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904814798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Actividad3 -c Actividad3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Actividad3 -c Actividad3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904814799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572904815653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572904815653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc " "Found entity 1: sopc" {  } { { "sopc/synthesis/sopc.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/sopc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sopc/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sopc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_irq_mapper " "Found entity 1: sopc_irq_mapper" {  } { { "sopc/synthesis/submodules/sopc_irq_mapper.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0 " "Found entity 1: sopc_mm_interconnect_0" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sopc_mm_interconnect_0_avalon_st_adapter" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: sopc_mm_interconnect_0_rsp_mux_001" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828854 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_rsp_mux " "Found entity 1: sopc_mm_interconnect_0_rsp_mux" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_rsp_demux_002 " "Found entity 1: sopc_mm_interconnect_0_rsp_demux_002" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_rsp_demux " "Found entity 1: sopc_mm_interconnect_0_rsp_demux" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_cmd_mux_002 " "Found entity 1: sopc_mm_interconnect_0_cmd_mux_002" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_cmd_mux " "Found entity 1: sopc_mm_interconnect_0_cmd_mux" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: sopc_mm_interconnect_0_cmd_demux_001" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_cmd_demux " "Found entity 1: sopc_mm_interconnect_0_cmd_demux" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828865 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at sopc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_004.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572904828870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at sopc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_004.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572904828870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_router_004_default_decode " "Found entity 1: sopc_mm_interconnect_0_router_004_default_decode" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_004.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828870 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_mm_interconnect_0_router_004 " "Found entity 2: sopc_mm_interconnect_0_router_004" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_004.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sopc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572904828871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sopc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572904828871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_router_002_default_decode " "Found entity 1: sopc_mm_interconnect_0_router_002_default_decode" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828872 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_mm_interconnect_0_router_002 " "Found entity 2: sopc_mm_interconnect_0_router_002" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sopc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_001.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572904828872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sopc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_001.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572904828872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_router_001_default_decode " "Found entity 1: sopc_mm_interconnect_0_router_001_default_decode" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_001.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828873 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_mm_interconnect_0_router_001 " "Found entity 2: sopc_mm_interconnect_0_router_001" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_001.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sopc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572904828874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sopc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572904828874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_router_default_decode " "Found entity 1: sopc_mm_interconnect_0_router_default_decode" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828874 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_mm_interconnect_0_router " "Found entity 2: sopc_mm_interconnect_0_router" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "sopc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "sopc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "sopc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_pio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_pio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_pio_out " "Found entity 1: sopc_pio_out" {  } { { "sopc/synthesis/submodules/sopc_pio_out.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_pio_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_pio_in.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_pio_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_pio_in " "Found entity 1: sopc_pio_in" {  } { { "sopc/synthesis/submodules/sopc_pio_in.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_pio_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_memory " "Found entity 1: sopc_memory" {  } { { "sopc/synthesis/submodules/sopc_memory.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file sopc/synthesis/submodules/sopc_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_jtag_sim_scfifo_w " "Found entity 1: sopc_jtag_sim_scfifo_w" {  } { { "sopc/synthesis/submodules/sopc_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828889 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_jtag_scfifo_w " "Found entity 2: sopc_jtag_scfifo_w" {  } { { "sopc/synthesis/submodules/sopc_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828889 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_jtag_sim_scfifo_r " "Found entity 3: sopc_jtag_sim_scfifo_r" {  } { { "sopc/synthesis/submodules/sopc_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828889 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_jtag_scfifo_r " "Found entity 4: sopc_jtag_scfifo_r" {  } { { "sopc/synthesis/submodules/sopc_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828889 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_jtag " "Found entity 5: sopc_jtag" {  } { { "sopc/synthesis/submodules/sopc_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_id.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_id " "Found entity 1: sopc_id" {  } { { "sopc/synthesis/submodules/sopc_id.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_cpu " "Found entity 1: sopc_cpu" {  } { { "sopc/synthesis/submodules/sopc_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904828891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904828891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file sopc/synthesis/submodules/sopc_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_cpu_cpu_ic_data_module " "Found entity 1: sopc_cpu_cpu_ic_data_module" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_cpu_cpu_ic_tag_module " "Found entity 2: sopc_cpu_cpu_ic_tag_module" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_cpu_cpu_bht_module " "Found entity 3: sopc_cpu_cpu_bht_module" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_cpu_cpu_register_bank_a_module " "Found entity 4: sopc_cpu_cpu_register_bank_a_module" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_cpu_cpu_register_bank_b_module " "Found entity 5: sopc_cpu_cpu_register_bank_b_module" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "6 sopc_cpu_cpu_dc_tag_module " "Found entity 6: sopc_cpu_cpu_dc_tag_module" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "7 sopc_cpu_cpu_dc_data_module " "Found entity 7: sopc_cpu_cpu_dc_data_module" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "8 sopc_cpu_cpu_dc_victim_module " "Found entity 8: sopc_cpu_cpu_dc_victim_module" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "9 sopc_cpu_cpu_nios2_oci_debug " "Found entity 9: sopc_cpu_cpu_nios2_oci_debug" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "10 sopc_cpu_cpu_nios2_oci_break " "Found entity 10: sopc_cpu_cpu_nios2_oci_break" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "11 sopc_cpu_cpu_nios2_oci_xbrk " "Found entity 11: sopc_cpu_cpu_nios2_oci_xbrk" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "12 sopc_cpu_cpu_nios2_oci_dbrk " "Found entity 12: sopc_cpu_cpu_nios2_oci_dbrk" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "13 sopc_cpu_cpu_nios2_oci_itrace " "Found entity 13: sopc_cpu_cpu_nios2_oci_itrace" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "14 sopc_cpu_cpu_nios2_oci_td_mode " "Found entity 14: sopc_cpu_cpu_nios2_oci_td_mode" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "15 sopc_cpu_cpu_nios2_oci_dtrace " "Found entity 15: sopc_cpu_cpu_nios2_oci_dtrace" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "16 sopc_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: sopc_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "17 sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "18 sopc_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: sopc_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "19 sopc_cpu_cpu_nios2_oci_fifo " "Found entity 19: sopc_cpu_cpu_nios2_oci_fifo" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "20 sopc_cpu_cpu_nios2_oci_pib " "Found entity 20: sopc_cpu_cpu_nios2_oci_pib" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "21 sopc_cpu_cpu_nios2_oci_im " "Found entity 21: sopc_cpu_cpu_nios2_oci_im" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "22 sopc_cpu_cpu_nios2_performance_monitors " "Found entity 22: sopc_cpu_cpu_nios2_performance_monitors" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "23 sopc_cpu_cpu_nios2_avalon_reg " "Found entity 23: sopc_cpu_cpu_nios2_avalon_reg" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "24 sopc_cpu_cpu_ociram_sp_ram_module " "Found entity 24: sopc_cpu_cpu_ociram_sp_ram_module" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "25 sopc_cpu_cpu_nios2_ocimem " "Found entity 25: sopc_cpu_cpu_nios2_ocimem" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "26 sopc_cpu_cpu_nios2_oci " "Found entity 26: sopc_cpu_cpu_nios2_oci" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""} { "Info" "ISGN_ENTITY_NAME" "27 sopc_cpu_cpu " "Found entity 27: sopc_cpu_cpu" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904829932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_cpu_cpu_debug_slave_sysclk " "Found entity 1: sopc_cpu_cpu_debug_slave_sysclk" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904829934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_cpu_cpu_debug_slave_tck " "Found entity 1: sopc_cpu_cpu_debug_slave_tck" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu_debug_slave_tck.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904829936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_cpu_cpu_debug_slave_wrapper " "Found entity 1: sopc_cpu_cpu_debug_slave_wrapper" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904829937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_cpu_cpu_mult_cell " "Found entity 1: sopc_cpu_cpu_mult_cell" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu_mult_cell.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904829938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_cpu_cpu_test_bench " "Found entity 1: sopc_cpu_cpu_test_bench" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu_test_bench.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904829941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904829941 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Actividad3.v(29) " "Verilog HDL Module Instantiation warning at Actividad3.v(29): ignored dangling comma in List of Port Connections" {  } { { "Actividad3.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/Actividad3.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1572904830079 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Actividad3.v 1 1 " "Using design file Actividad3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Actividad3 " "Found entity 1: Actividad3" {  } { { "Actividad3.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/Actividad3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904830080 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572904830080 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Actividad3 " "Elaborating entity \"Actividad3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572904830083 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] Actividad3.v(18) " "Output port \"LEDR\[9..8\]\" at Actividad3.v(18) has no driver" {  } { { "Actividad3.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/Actividad3.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1572904830084 "|Actividad3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc sopc:sopc1 " "Elaborating entity \"sopc\" for hierarchy \"sopc:sopc1\"" {  } { { "Actividad3.v" "sopc1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/Actividad3.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904830091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu sopc:sopc1\|sopc_cpu:cpu " "Elaborating entity \"sopc_cpu\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\"" {  } { { "sopc/synthesis/sopc.v" "cpu" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/sopc.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904830117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu " "Elaborating entity \"sopc_cpu_cpu\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\"" {  } { { "sopc/synthesis/submodules/sopc_cpu.v" "cpu" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904830213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_test_bench sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_test_bench:the_sopc_cpu_cpu_test_bench " "Elaborating entity \"sopc_cpu_cpu_test_bench\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_test_bench:the_sopc_cpu_cpu_test_bench\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_sopc_cpu_cpu_test_bench" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904830977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_ic_data_module sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_ic_data_module:sopc_cpu_cpu_ic_data " "Elaborating entity \"sopc_cpu_cpu_ic_data_module\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_ic_data_module:sopc_cpu_cpu_ic_data\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "sopc_cpu_cpu_ic_data" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904831078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_ic_data_module:sopc_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_ic_data_module:sopc_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904831167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904831257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904831257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_ic_data_module:sopc_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_ic_data_module:sopc_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904831258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_ic_tag_module sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_ic_tag_module:sopc_cpu_cpu_ic_tag " "Elaborating entity \"sopc_cpu_cpu_ic_tag_module\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_ic_tag_module:sopc_cpu_cpu_ic_tag\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "sopc_cpu_cpu_ic_tag" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904831372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_ic_tag_module:sopc_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_ic_tag_module:sopc_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904831398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgj1 " "Found entity 1: altsyncram_tgj1" {  } { { "db/altsyncram_tgj1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/altsyncram_tgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904831479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904831479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgj1 sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_ic_tag_module:sopc_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated " "Elaborating entity \"altsyncram_tgj1\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_ic_tag_module:sopc_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904831481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_bht_module sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_bht_module:sopc_cpu_cpu_bht " "Elaborating entity \"sopc_cpu_cpu_bht_module\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_bht_module:sopc_cpu_cpu_bht\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "sopc_cpu_cpu_bht" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904831578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_bht_module:sopc_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_bht_module:sopc_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904831594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904831669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904831669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_bht_module:sopc_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_bht_module:sopc_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904831670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_register_bank_a_module sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_register_bank_a_module:sopc_cpu_cpu_register_bank_a " "Elaborating entity \"sopc_cpu_cpu_register_bank_a_module\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_register_bank_a_module:sopc_cpu_cpu_register_bank_a\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "sopc_cpu_cpu_register_bank_a" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904831759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_register_bank_a_module:sopc_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_register_bank_a_module:sopc_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904831804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904831894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904831894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_register_bank_a_module:sopc_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_register_bank_a_module:sopc_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904831895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_register_bank_b_module sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_register_bank_b_module:sopc_cpu_cpu_register_bank_b " "Elaborating entity \"sopc_cpu_cpu_register_bank_b_module\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_register_bank_b_module:sopc_cpu_cpu_register_bank_b\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "sopc_cpu_cpu_register_bank_b" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_mult_cell sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell " "Elaborating entity \"sopc_cpu_cpu_mult_cell\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_sopc_cpu_cpu_mult_cell" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904832117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904832117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_mult_cell:the_sopc_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904832608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_dc_tag_module sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_dc_tag_module:sopc_cpu_cpu_dc_tag " "Elaborating entity \"sopc_cpu_cpu_dc_tag_module\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_dc_tag_module:sopc_cpu_cpu_dc_tag\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "sopc_cpu_cpu_dc_tag" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904833205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_dc_tag_module:sopc_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_dc_tag_module:sopc_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904833226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pi1 " "Found entity 1: altsyncram_5pi1" {  } { { "db/altsyncram_5pi1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/altsyncram_5pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904833308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904833308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5pi1 sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_dc_tag_module:sopc_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated " "Elaborating entity \"altsyncram_5pi1\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_dc_tag_module:sopc_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904833309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_dc_data_module sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_dc_data_module:sopc_cpu_cpu_dc_data " "Elaborating entity \"sopc_cpu_cpu_dc_data_module\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_dc_data_module:sopc_cpu_cpu_dc_data\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "sopc_cpu_cpu_dc_data" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904833405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_dc_data_module:sopc_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_dc_data_module:sopc_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904833446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904833531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904833531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_dc_data_module:sopc_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_dc_data_module:sopc_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904833532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_dc_victim_module sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_dc_victim_module:sopc_cpu_cpu_dc_victim " "Elaborating entity \"sopc_cpu_cpu_dc_victim_module\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_dc_victim_module:sopc_cpu_cpu_dc_victim\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "sopc_cpu_cpu_dc_victim" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904833639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_dc_victim_module:sopc_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_dc_victim_module:sopc_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904833677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904833761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904833761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_dc_victim_module:sopc_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_dc_victim_module:sopc_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904833762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_nios2_oci sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci " "Elaborating entity \"sopc_cpu_cpu_nios2_oci\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_sopc_cpu_cpu_nios2_oci" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904833865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_nios2_oci_debug sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_debug:the_sopc_cpu_cpu_nios2_oci_debug " "Elaborating entity \"sopc_cpu_cpu_nios2_oci_debug\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_debug:the_sopc_cpu_cpu_nios2_oci_debug\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_sopc_cpu_cpu_nios2_oci_debug" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904833978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_debug:the_sopc_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_debug:the_sopc_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_altera_std_synchronizer" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904833993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_nios2_oci_break sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_break:the_sopc_cpu_cpu_nios2_oci_break " "Elaborating entity \"sopc_cpu_cpu_nios2_oci_break\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_break:the_sopc_cpu_cpu_nios2_oci_break\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_sopc_cpu_cpu_nios2_oci_break" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904834077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_nios2_oci_xbrk sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_xbrk:the_sopc_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"sopc_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_xbrk:the_sopc_cpu_cpu_nios2_oci_xbrk\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_sopc_cpu_cpu_nios2_oci_xbrk" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904834213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_nios2_oci_dbrk sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_dbrk:the_sopc_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"sopc_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_dbrk:the_sopc_cpu_cpu_nios2_oci_dbrk\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_sopc_cpu_cpu_nios2_oci_dbrk" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904834298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_nios2_oci_itrace sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_itrace:the_sopc_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"sopc_cpu_cpu_nios2_oci_itrace\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_itrace:the_sopc_cpu_cpu_nios2_oci_itrace\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_sopc_cpu_cpu_nios2_oci_itrace" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904834385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_nios2_oci_dtrace sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_dtrace:the_sopc_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"sopc_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_dtrace:the_sopc_cpu_cpu_nios2_oci_dtrace\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_sopc_cpu_cpu_nios2_oci_dtrace" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904834473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_nios2_oci_td_mode sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_dtrace:the_sopc_cpu_cpu_nios2_oci_dtrace\|sopc_cpu_cpu_nios2_oci_td_mode:sopc_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"sopc_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_dtrace:the_sopc_cpu_cpu_nios2_oci_dtrace\|sopc_cpu_cpu_nios2_oci_td_mode:sopc_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "sopc_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904834629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_nios2_oci_fifo sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_fifo:the_sopc_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"sopc_cpu_cpu_nios2_oci_fifo\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_fifo:the_sopc_cpu_cpu_nios2_oci_fifo\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_sopc_cpu_cpu_nios2_oci_fifo" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904834715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_nios2_oci_compute_input_tm_cnt sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_fifo:the_sopc_cpu_cpu_nios2_oci_fifo\|sopc_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_sopc_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"sopc_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_fifo:the_sopc_cpu_cpu_nios2_oci_fifo\|sopc_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_sopc_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_sopc_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904834839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_fifo:the_sopc_cpu_cpu_nios2_oci_fifo\|sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_fifo:the_sopc_cpu_cpu_nios2_oci_fifo\|sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904834921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_nios2_oci_fifo_cnt_inc sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_fifo:the_sopc_cpu_cpu_nios2_oci_fifo\|sopc_cpu_cpu_nios2_oci_fifo_cnt_inc:the_sopc_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"sopc_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_fifo:the_sopc_cpu_cpu_nios2_oci_fifo\|sopc_cpu_cpu_nios2_oci_fifo_cnt_inc:the_sopc_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_sopc_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904835003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_nios2_oci_pib sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_pib:the_sopc_cpu_cpu_nios2_oci_pib " "Elaborating entity \"sopc_cpu_cpu_nios2_oci_pib\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_pib:the_sopc_cpu_cpu_nios2_oci_pib\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_sopc_cpu_cpu_nios2_oci_pib" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904835085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_nios2_oci_im sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_im:the_sopc_cpu_cpu_nios2_oci_im " "Elaborating entity \"sopc_cpu_cpu_nios2_oci_im\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_oci_im:the_sopc_cpu_cpu_nios2_oci_im\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_sopc_cpu_cpu_nios2_oci_im" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904835166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_nios2_avalon_reg sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_avalon_reg:the_sopc_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"sopc_cpu_cpu_nios2_avalon_reg\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_avalon_reg:the_sopc_cpu_cpu_nios2_avalon_reg\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_sopc_cpu_cpu_nios2_avalon_reg" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904835257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_nios2_ocimem sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_ocimem:the_sopc_cpu_cpu_nios2_ocimem " "Elaborating entity \"sopc_cpu_cpu_nios2_ocimem\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_ocimem:the_sopc_cpu_cpu_nios2_ocimem\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_sopc_cpu_cpu_nios2_ocimem" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904835344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_ociram_sp_ram_module sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_ocimem:the_sopc_cpu_cpu_nios2_ocimem\|sopc_cpu_cpu_ociram_sp_ram_module:sopc_cpu_cpu_ociram_sp_ram " "Elaborating entity \"sopc_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_ocimem:the_sopc_cpu_cpu_nios2_ocimem\|sopc_cpu_cpu_ociram_sp_ram_module:sopc_cpu_cpu_ociram_sp_ram\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "sopc_cpu_cpu_ociram_sp_ram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904835474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_ocimem:the_sopc_cpu_cpu_nios2_ocimem\|sopc_cpu_cpu_ociram_sp_ram_module:sopc_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_ocimem:the_sopc_cpu_cpu_nios2_ocimem\|sopc_cpu_cpu_ociram_sp_ram_module:sopc_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904835513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904835596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904835596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_ocimem:the_sopc_cpu_cpu_nios2_ocimem\|sopc_cpu_cpu_ociram_sp_ram_module:sopc_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_nios2_ocimem:the_sopc_cpu_cpu_nios2_ocimem\|sopc_cpu_cpu_ociram_sp_ram_module:sopc_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904835598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_debug_slave_wrapper sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_debug_slave_wrapper:the_sopc_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"sopc_cpu_cpu_debug_slave_wrapper\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_debug_slave_wrapper:the_sopc_cpu_cpu_debug_slave_wrapper\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_sopc_cpu_cpu_debug_slave_wrapper" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904835624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_debug_slave_tck sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_debug_slave_wrapper:the_sopc_cpu_cpu_debug_slave_wrapper\|sopc_cpu_cpu_debug_slave_tck:the_sopc_cpu_cpu_debug_slave_tck " "Elaborating entity \"sopc_cpu_cpu_debug_slave_tck\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_debug_slave_wrapper:the_sopc_cpu_cpu_debug_slave_wrapper\|sopc_cpu_cpu_debug_slave_tck:the_sopc_cpu_cpu_debug_slave_tck\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu_debug_slave_wrapper.v" "the_sopc_cpu_cpu_debug_slave_tck" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904835633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_cpu_cpu_debug_slave_sysclk sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_debug_slave_wrapper:the_sopc_cpu_cpu_debug_slave_wrapper\|sopc_cpu_cpu_debug_slave_sysclk:the_sopc_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"sopc_cpu_cpu_debug_slave_sysclk\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_debug_slave_wrapper:the_sopc_cpu_cpu_debug_slave_wrapper\|sopc_cpu_cpu_debug_slave_sysclk:the_sopc_cpu_cpu_debug_slave_sysclk\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu_debug_slave_wrapper.v" "the_sopc_cpu_cpu_debug_slave_sysclk" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904835687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_debug_slave_wrapper:the_sopc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_debug_slave_wrapper:the_sopc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_cpu_cpu_debug_slave_phy\"" {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu_debug_slave_wrapper.v" "sopc_cpu_cpu_debug_slave_phy" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904835741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_debug_slave_wrapper:the_sopc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_debug_slave_wrapper:the_sopc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904835746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_debug_slave_wrapper:the_sopc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_debug_slave_wrapper:the_sopc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904836471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_debug_slave_wrapper:the_sopc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sopc:sopc1\|sopc_cpu:cpu\|sopc_cpu_cpu:cpu\|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci\|sopc_cpu_cpu_debug_slave_wrapper:the_sopc_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904836731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_id sopc:sopc1\|sopc_id:id " "Elaborating entity \"sopc_id\" for hierarchy \"sopc:sopc1\|sopc_id:id\"" {  } { { "sopc/synthesis/sopc.v" "id" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/sopc.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904836818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_jtag sopc:sopc1\|sopc_jtag:jtag " "Elaborating entity \"sopc_jtag\" for hierarchy \"sopc:sopc1\|sopc_jtag:jtag\"" {  } { { "sopc/synthesis/sopc.v" "jtag" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/sopc.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904836823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_jtag_scfifo_w sopc:sopc1\|sopc_jtag:jtag\|sopc_jtag_scfifo_w:the_sopc_jtag_scfifo_w " "Elaborating entity \"sopc_jtag_scfifo_w\" for hierarchy \"sopc:sopc1\|sopc_jtag:jtag\|sopc_jtag_scfifo_w:the_sopc_jtag_scfifo_w\"" {  } { { "sopc/synthesis/submodules/sopc_jtag.v" "the_sopc_jtag_scfifo_w" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904836835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sopc:sopc1\|sopc_jtag:jtag\|sopc_jtag_scfifo_w:the_sopc_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"sopc:sopc1\|sopc_jtag:jtag\|sopc_jtag_scfifo_w:the_sopc_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "sopc/synthesis/submodules/sopc_jtag.v" "wfifo" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904837093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:sopc1\|sopc_jtag:jtag\|sopc_jtag_scfifo_w:the_sopc_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sopc:sopc1\|sopc_jtag:jtag\|sopc_jtag_scfifo_w:the_sopc_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "sopc/synthesis/submodules/sopc_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904837098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:sopc1\|sopc_jtag:jtag\|sopc_jtag_scfifo_w:the_sopc_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"sopc:sopc1\|sopc_jtag:jtag\|sopc_jtag_scfifo_w:the_sopc_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904837099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904837099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904837099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904837099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904837099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904837099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904837099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904837099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904837099 ""}  } { { "sopc/synthesis/submodules/sopc_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572904837099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904837161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904837161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 sopc:sopc1\|sopc_jtag:jtag\|sopc_jtag_scfifo_w:the_sopc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"sopc:sopc1\|sopc_jtag:jtag\|sopc_jtag_scfifo_w:the_sopc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904837162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904837169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904837169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 sopc:sopc1\|sopc_jtag:jtag\|sopc_jtag_scfifo_w:the_sopc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"sopc:sopc1\|sopc_jtag:jtag\|sopc_jtag_scfifo_w:the_sopc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904837170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904837177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904837177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf sopc:sopc1\|sopc_jtag:jtag\|sopc_jtag_scfifo_w:the_sopc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"sopc:sopc1\|sopc_jtag:jtag\|sopc_jtag_scfifo_w:the_sopc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904837179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904837245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904837245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 sopc:sopc1\|sopc_jtag:jtag\|sopc_jtag_scfifo_w:the_sopc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"sopc:sopc1\|sopc_jtag:jtag\|sopc_jtag_scfifo_w:the_sopc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904837246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904837320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904837320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 sopc:sopc1\|sopc_jtag:jtag\|sopc_jtag_scfifo_w:the_sopc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"sopc:sopc1\|sopc_jtag:jtag\|sopc_jtag_scfifo_w:the_sopc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904837321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904837397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904837397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb sopc:sopc1\|sopc_jtag:jtag\|sopc_jtag_scfifo_w:the_sopc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"sopc:sopc1\|sopc_jtag:jtag\|sopc_jtag_scfifo_w:the_sopc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904837399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_jtag_scfifo_r sopc:sopc1\|sopc_jtag:jtag\|sopc_jtag_scfifo_r:the_sopc_jtag_scfifo_r " "Elaborating entity \"sopc_jtag_scfifo_r\" for hierarchy \"sopc:sopc1\|sopc_jtag:jtag\|sopc_jtag_scfifo_r:the_sopc_jtag_scfifo_r\"" {  } { { "sopc/synthesis/submodules/sopc_jtag.v" "the_sopc_jtag_scfifo_r" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904837409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic sopc:sopc1\|sopc_jtag:jtag\|alt_jtag_atlantic:sopc_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"sopc:sopc1\|sopc_jtag:jtag\|alt_jtag_atlantic:sopc_jtag_alt_jtag_atlantic\"" {  } { { "sopc/synthesis/submodules/sopc_jtag.v" "sopc_jtag_alt_jtag_atlantic" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904837809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:sopc1\|sopc_jtag:jtag\|alt_jtag_atlantic:sopc_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sopc:sopc1\|sopc_jtag:jtag\|alt_jtag_atlantic:sopc_jtag_alt_jtag_atlantic\"" {  } { { "sopc/synthesis/submodules/sopc_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904837839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:sopc1\|sopc_jtag:jtag\|alt_jtag_atlantic:sopc_jtag_alt_jtag_atlantic " "Instantiated megafunction \"sopc:sopc1\|sopc_jtag:jtag\|alt_jtag_atlantic:sopc_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904837839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904837839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904837839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904837839 ""}  } { { "sopc/synthesis/submodules/sopc_jtag.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572904837839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sopc:sopc1\|sopc_jtag:jtag\|alt_jtag_atlantic:sopc_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sopc:sopc1\|sopc_jtag:jtag\|alt_jtag_atlantic:sopc_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904837920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sopc:sopc1\|sopc_jtag:jtag\|alt_jtag_atlantic:sopc_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sopc:sopc1\|sopc_jtag:jtag\|alt_jtag_atlantic:sopc_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904837926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_memory sopc:sopc1\|sopc_memory:memory " "Elaborating entity \"sopc_memory\" for hierarchy \"sopc:sopc1\|sopc_memory:memory\"" {  } { { "sopc/synthesis/sopc.v" "memory" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/sopc.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904837933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:sopc1\|sopc_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:sopc1\|sopc_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "sopc/synthesis/submodules/sopc_memory.v" "the_altsyncram" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904838184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:sopc1\|sopc_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc:sopc1\|sopc_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "sopc/synthesis/submodules/sopc_memory.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904838196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:sopc1\|sopc_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc:sopc1\|sopc_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904838196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sopc_memory.hex " "Parameter \"init_file\" = \"sopc_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904838196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904838196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 51200 " "Parameter \"maximum_depth\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904838196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 51200 " "Parameter \"numwords_a\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904838196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904838196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904838196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904838196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904838196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904838196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904838196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904838196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572904838196 ""}  } { { "sopc/synthesis/submodules/sopc_memory.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572904838196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i7m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i7m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i7m1 " "Found entity 1: altsyncram_i7m1" {  } { { "db/altsyncram_i7m1.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/altsyncram_i7m1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904838322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904838322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i7m1 sopc:sopc1\|sopc_memory:memory\|altsyncram:the_altsyncram\|altsyncram_i7m1:auto_generated " "Elaborating entity \"altsyncram_i7m1\" for hierarchy \"sopc:sopc1\|sopc_memory:memory\|altsyncram:the_altsyncram\|altsyncram_i7m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/manuel/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904838323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cla " "Found entity 1: decode_cla" {  } { { "db/decode_cla.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/decode_cla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904840533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904840533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cla sopc:sopc1\|sopc_memory:memory\|altsyncram:the_altsyncram\|altsyncram_i7m1:auto_generated\|decode_cla:decode3 " "Elaborating entity \"decode_cla\" for hierarchy \"sopc:sopc1\|sopc_memory:memory\|altsyncram:the_altsyncram\|altsyncram_i7m1:auto_generated\|decode_cla:decode3\"" {  } { { "db/altsyncram_i7m1.tdf" "decode3" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/altsyncram_i7m1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904840534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/mux_9hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904840608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904840608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb sopc:sopc1\|sopc_memory:memory\|altsyncram:the_altsyncram\|altsyncram_i7m1:auto_generated\|mux_9hb:mux2 " "Elaborating entity \"mux_9hb\" for hierarchy \"sopc:sopc1\|sopc_memory:memory\|altsyncram:the_altsyncram\|altsyncram_i7m1:auto_generated\|mux_9hb:mux2\"" {  } { { "db/altsyncram_i7m1.tdf" "mux2" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/altsyncram_i7m1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904840609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_pio_in sopc:sopc1\|sopc_pio_in:pio_in " "Elaborating entity \"sopc_pio_in\" for hierarchy \"sopc:sopc1\|sopc_pio_in:pio_in\"" {  } { { "sopc/synthesis/sopc.v" "pio_in" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/sopc.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904840689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_pio_out sopc:sopc1\|sopc_pio_out:pio_out " "Elaborating entity \"sopc_pio_out\" for hierarchy \"sopc:sopc1\|sopc_pio_out:pio_out\"" {  } { { "sopc/synthesis/sopc.v" "pio_out" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/sopc.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904840696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0 sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sopc_mm_interconnect_0\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "sopc/synthesis/sopc.v" "mm_interconnect_0" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/sopc.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904840703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:id_control_slave_translator\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "id_control_slave_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "memory_s1_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_in_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_in_s1_translator\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "pio_in_s1_translator" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "sopc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 1295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_router sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router:router " "Elaborating entity \"sopc_mm_interconnect_0_router\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router:router\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "router" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_router_default_decode sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router:router\|sopc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sopc_mm_interconnect_0_router_default_decode\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router:router\|sopc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_router_001 sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"sopc_mm_interconnect_0_router_001\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_001:router_001\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "router_001" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 1952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_router_001_default_decode sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_001:router_001\|sopc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"sopc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_001:router_001\|sopc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_router_002 sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"sopc_mm_interconnect_0_router_002\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_002:router_002\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "router_002" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 1968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_router_002_default_decode sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_002:router_002\|sopc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"sopc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_002:router_002\|sopc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_router_004 sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"sopc_mm_interconnect_0_router_004\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_004:router_004\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "router_004" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 2000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_router_004_default_decode sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_004:router_004\|sopc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"sopc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_004:router_004\|sopc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 2098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_cmd_demux sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sopc_mm_interconnect_0_cmd_demux\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "cmd_demux" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 2195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_cmd_demux_001 sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"sopc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 2218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_cmd_mux sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sopc_mm_interconnect_0_cmd_mux\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "cmd_mux" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_cmd_mux_002 sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"sopc_mm_interconnect_0_cmd_mux_002\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 2275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_rsp_demux sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"sopc_mm_interconnect_0_rsp_demux\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "rsp_demux" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 2349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_rsp_demux_002 sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"sopc_mm_interconnect_0_rsp_demux_002\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 2389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_rsp_mux sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sopc_mm_interconnect_0_rsp_mux\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "rsp_mux" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 2493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_rsp_mux_001 sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"sopc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_avalon_st_adapter sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sopc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 2545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"sopc:sopc1\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_irq_mapper sopc:sopc1\|sopc_irq_mapper:irq_mapper " "Elaborating entity \"sopc_irq_mapper\" for hierarchy \"sopc:sopc1\|sopc_irq_mapper:irq_mapper\"" {  } { { "sopc/synthesis/sopc.v" "irq_mapper" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/sopc.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sopc:sopc1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sopc:sopc1\|altera_reset_controller:rst_controller\"" {  } { { "sopc/synthesis/sopc.v" "rst_controller" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/sopc.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc:sopc1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc:sopc1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "sopc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc:sopc1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc:sopc1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "sopc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904841631 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_sopc_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_sopc_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "sopc/synthesis/submodules/sopc_cpu_cpu.v" "the_sopc_cpu_cpu_nios2_oci_itrace" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/sopc/synthesis/submodules/sopc_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1572904843761 "|Actividad3|sopc:sopc1|sopc_cpu:cpu|sopc_cpu_cpu:cpu|sopc_cpu_cpu_nios2_oci:the_sopc_cpu_cpu_nios2_oci|sopc_cpu_cpu_nios2_oci_itrace:the_sopc_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1572904845094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.11.04.19:00:50 Progress: Loading sld2528e695/alt_sld_fab_wrapper_hw.tcl " "2019.11.04.19:00:50 Progress: Loading sld2528e695/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904850703 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904854084 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904854367 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904856019 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904856271 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904856531 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904856822 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904856827 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904856827 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1572904857554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2528e695/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2528e695/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2528e695/alt_sld_fab.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/ip/sld2528e695/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904858065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904858065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904858284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904858284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904858285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904858285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904858456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904858456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904858660 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904858660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904858660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/db/ip/sld2528e695/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572904858840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904858840 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1572904867440 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1572904867440 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1572904867534 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1572904867534 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1572904867534 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1572904867534 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1572904867534 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1572904867561 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Actividad3.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/Actividad3.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572904870923 "|Actividad3|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Actividad3.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/Actividad3.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572904870923 "|Actividad3|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572904870923 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904871454 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "54 " "54 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572904874278 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904874748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904875377 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/Actividad3.map.smsg " "Generated suppressed messages file /home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/Actividad3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904876378 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572904880494 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572904880494 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "Actividad3.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/Actividad3.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572904881190 "|Actividad3|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "Actividad3.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/Actividad3.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572904881190 "|Actividad3|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "Actividad3.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/Actividad3.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572904881190 "|Actividad3|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Actividad3.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/Actividad3.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572904881190 "|Actividad3|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Actividad3.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/Actividad3.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572904881190 "|Actividad3|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Actividad3.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/Actividad3.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572904881190 "|Actividad3|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Actividad3.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/Actividad3.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572904881190 "|Actividad3|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Actividad3.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad3/Actividad3.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572904881190 "|Actividad3|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572904881190 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3787 " "Implemented 3787 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572904881208 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572904881208 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3290 " "Implemented 3290 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572904881208 ""} { "Info" "ICUT_CUT_TM_RAMS" "461 " "Implemented 461 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1572904881208 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1572904881208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572904881208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1221 " "Peak virtual memory: 1221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572904881266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  4 19:01:21 2019 " "Processing ended: Mon Nov  4 19:01:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572904881266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572904881266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572904881266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572904881266 ""}
