
WARNING: The Trce option "-ucf" is either illegal or not supported by projNav and hence will not be added in the strategy file(parhigheffort1.xds) created by Smartxplorer.

Command Line : 
-------------
map C:\Users\Jagannath Paudel\Documents\fpga\alarm\smartxplorer_results\run3\top.ngd -cm area -p xc3s500e-fg320-4 -o top_map.ncd C:\Users\Jagannath Paudel\Documents\fpga\alarm\smartxplorer_results\run3\top.pcf

Release 14.5 - Map P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file top_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Updating timing models...
Writing design file "top_map.ncd"...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:            27 out of   9,312    1%
  Number of 4 input LUTs:                26 out of   9,312    1%
Logic Distribution:
  Number of occupied Slices:             26 out of   4,656    1%
    Number of Slices containing only related logic:      26 out of      26 100%
    Number of Slices containing unrelated logic:          0 out of      26   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:          26 out of   9,312    1%
  Number of bonded IOBs:                 13 out of     232    5%
  Number of BUFGMUXs:                     2 out of      24    8%
  Number of DCMs:                         1 out of       4   25%

Average Fanout of Non-Clock Nets:                3.02

Peak Memory Usage:  272 MB
Total REAL time to MAP completion:  5 secs 
Total CPU time to MAP completion:   4 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "top_map.mrp" for details.

Command Line : 
-------------
par C:\Users\Jagannath Paudel\Documents\fpga\alarm\smartxplorer_results\run3\top.ngd -ol high -w top.ncd C:\Users\Jagannath Paudel\Documents\fpga\alarm\smartxplorer_results\run3\top.pcf

Release 14.5 - par P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.



Constraints file: C:\Users\Jagannath Paudel\Documents\fpga\alarm\smartxplorer_results\run3\top.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx\14.5\ISE_DS\ISE\.
   "top" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2013-03-26".


Design Summary Report:

 Number of External IOBs                          13 out of 232     5%

   Number of External Input IOBs                  7

      Number of External Input IBUFs              7
        Number of LOCed External Input IBUFs      7 out of 7     100%


   Number of External Output IOBs                 6

      Number of External Output IOBs              6
        Number of LOCed External Output IOBs      6 out of 6     100%


   Number of External Bidir IOBs                  0


   Number of BUFGMUXs                        2 out of 24      8%
   Number of DCMs                            1 out of 4      25%
   Number of Slices                         26 out of 4656    1%
      Number of SLICEMs                      0 out of 2328    0%



Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Starting Placer
Total REAL time at the beginning of Placer: 4 secs 
Total CPU  time at the beginning of Placer: 4 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f40cea0a) REAL time: 5 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f40cea0a) REAL time: 5 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f40cea0a) REAL time: 5 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:1e9fec6a) REAL time: 5 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:1e9fec6a) REAL time: 5 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:1e9fec6a) REAL time: 5 secs 

Phase 7.8  Global Placement
........
Phase 7.8  Global Placement (Checksum:106dd4b2) REAL time: 12 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:106dd4b2) REAL time: 12 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:e1d36e4c) REAL time: 12 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:e1d36e4c) REAL time: 12 secs 

Total REAL time to Placer completion: 12 secs 
Total CPU  time to Placer completion: 12 secs 
Writing design to file top.ncd



Starting Router


Phase  1  : 172 unrouted;      REAL time: 26 secs 

Phase  2  : 149 unrouted;      REAL time: 26 secs 

Phase  3  : 18 unrouted;      REAL time: 26 secs 

Phase  4  : 18 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Updating file: top.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Total REAL time to Router completion: 28 secs 
Total CPU time to Router completion: 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|                 clk | BUFGMUX_X1Y10| No   |   20 |  0.052     |  0.185      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_Inst_myclock_CLK2X_BUF = PERIOD TIMEGR | SETUP       |     3.225ns|     6.775ns|       0|           0
  P "Inst_myclock_CLK2X_BUF" TS_clkin /     | HOLD        |     0.974ns|            |       0|           0
       2 HIGH 50%                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clkin = PERIOD TIMEGRP "clkin" 20 ns H | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clkin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkin                       |     20.000ns|      6.000ns|     13.550ns|            0|            0|            0|          276|
| TS_Inst_myclock_CLK2X_BUF     |     10.000ns|      6.775ns|          N/A|            0|            0|          276|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 29 secs 
Total CPU time to PAR completion: 27 secs 

Peak Memory Usage:  282 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file top.ncd



PAR done!

Command Line : 
-------------
trce C:\Users\Jagannath Paudel\Documents\fpga\alarm\smartxplorer_results\run3\top.ngd C:\Users\Jagannath Paudel\Documents\fpga\alarm\smartxplorer_results\run3\top.pcf -xml C:\Users\Jagannath Paudel\Documents\fpga\alarm\smartxplorer_results\run3\top.twx -v 3 -s 4 -n 3 -fastpaths -ucf top.ucf -o C:\Users\Jagannath Paudel\Documents\fpga\alarm\smartxplorer_results\run3\top.twr

Release 14.5 - Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '3s500e.nph' in environment
C:\Xilinx\14.5\ISE_DS\ISE\.
   "top" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe
C:\Users\Jagannath Paudel\Documents\fpga\alarm\smartxplorer_results\run3\top.ncd
C:\Users\Jagannath Paudel\Documents\fpga\alarm\smartxplorer_results\run3\top.pcf
-xml
C:\Users\Jagannath Paudel\Documents\fpga\alarm\smartxplorer_results\run3\top.twx
-v 3 -s 4 -n 3 -fastpaths -ucf top.ucf -o
C:\Users\Jagannath Paudel\Documents\fpga\alarm\smartxplorer_results\run3\top.twr


Design file:              top.ncd
Physical constraint file: top.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 276 paths, 0 nets, and 131 connections

Design statistics:
   Minimum period:   6.775ns (Maximum frequency: 147.601MHz)


Analysis completed Mon Oct 10 13:51:07 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 4 secs 
