

================================================================
== Vivado HLS Report for 'Conv1DMac_new399'
================================================================
* Date:           Wed Apr 26 22:20:24 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8388613|  8388613|  8388613|  8388613|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  8388611|  8388611|         5|          1|          1|  8388608|    yes   |
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten4)
	3  / (!exitcond_flatten4)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_0_V_2 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_1_V_2 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_2_V_2 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%macRegisters_3_V_2 = alloca i8"   --->   Operation 11 'alloca' 'macRegisters_3_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str489, i32 0, i32 0, [1 x i8]* @p_str490, [1 x i8]* @p_str491, [1 x i8]* @p_str492, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str493, [1 x i8]* @p_str494)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str482, i32 0, i32 0, [1 x i8]* @p_str483, [1 x i8]* @p_str484, [1 x i8]* @p_str485, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str486, [1 x i8]* @p_str487)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_2"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_2"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_2"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_2"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "br label %0" [S2/conv1d.h:791]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 6.06>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten4 = phi i24 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next4, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%nm = phi i6 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S2/conv1d.h:793]   --->   Operation 21 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sf = phi i8 [ 0, %.preheader177.preheader ], [ %sf_1, %._crit_edge ]"   --->   Operation 22 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i6 %nm to i5" [S2/conv1d.h:793]   --->   Operation 23 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_39 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp, i7 0)" [S2/conv1d.h:817]   --->   Operation 24 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.03ns)   --->   "%exitcond_flatten4 = icmp eq i24 %indvar_flatten4, -8388608"   --->   Operation 25 'icmp' 'exitcond_flatten4' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.98ns)   --->   "%indvar_flatten_next4 = add i24 1, %indvar_flatten4"   --->   Operation 26 'add' 'indvar_flatten_next4' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten4, label %1, label %.preheader177"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "%exitcond_flatten = icmp eq i14 %indvar_flatten, 4096"   --->   Operation 28 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten4)> <Delay = 1.76> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.97ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i6 0, i6 %nm" [S2/conv1d.h:793]   --->   Operation 29 'select' 'nm_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_39_mid = select i1 %exitcond_flatten, i12 0, i12 %tmp_39" [S2/conv1d.h:817]   --->   Operation 30 'select' 'tmp_39_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i5 0, i5 %tmp" [S2/conv1d.h:793]   --->   Operation 31 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_40_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S2/conv1d.h:793]   --->   Operation 32 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.28ns)   --->   "%tmp_290 = icmp eq i8 %sf, -128" [S2/conv1d.h:793]   --->   Operation 33 'icmp' 'tmp_290' <Predicate = (!exitcond_flatten4)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_40_mid = and i1 %tmp_290, %not_exitcond_flatten" [S2/conv1d.h:793]   --->   Operation 34 'and' 'tmp_40_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.61ns)   --->   "%nm_1 = add i6 1, %nm_mid" [S2/conv1d.h:792]   --->   Operation 35 'add' 'nm_1' <Predicate = (!exitcond_flatten4)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_272 = or i1 %tmp_40_mid, %exitcond_flatten" [S2/conv1d.h:793]   --->   Operation 36 'or' 'tmp_272' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_272, i8 0, i8 %sf" [S2/conv1d.h:793]   --->   Operation 37 'select' 'sf_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_326 = trunc i6 %nm_1 to i5" [S2/conv1d.h:792]   --->   Operation 38 'trunc' 'tmp_326' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_39_mid1 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp_326, i7 0)" [S2/conv1d.h:817]   --->   Operation 39 'bitconcatenate' 'tmp_39_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%tmp_39_mid2 = select i1 %tmp_40_mid, i12 %tmp_39_mid1, i12 %tmp_39_mid" [S2/conv1d.h:817]   --->   Operation 40 'select' 'tmp_39_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_40_mid, i5 %tmp_326, i5 %nm_t_mid" [S2/conv1d.h:793]   --->   Operation 41 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%nm_mid2 = select i1 %tmp_40_mid, i6 %nm_1, i6 %nm_mid" [S2/conv1d.h:793]   --->   Operation 42 'select' 'nm_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_42)   --->   "%sf_cast1 = zext i8 %sf_mid2 to i12" [S2/conv1d.h:793]   --->   Operation 43 'zext' 'sf_cast1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.71ns) (out node of the LUT)   --->   "%tmp_42 = add i12 %sf_cast1, %tmp_39_mid2" [S2/conv1d.h:817]   --->   Operation 44 'add' 'tmp_42' <Predicate = (!exitcond_flatten4)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.28ns)   --->   "%tmp_62 = icmp eq i8 %sf_mid2, 127" [S2/conv1d.h:847]   --->   Operation 45 'icmp' 'tmp_62' <Predicate = (!exitcond_flatten4)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_62, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S2/conv1d.h:847]   --->   Operation 46 'br' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.69ns)   --->   "%sf_1 = add i8 %sf_mid2, 1" [S2/conv1d.h:793]   --->   Operation 47 'add' 'sf_1' <Predicate = (!exitcond_flatten4)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.71ns)   --->   "%indvar_flatten_op = add i14 %indvar_flatten, 1"   --->   Operation 48 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten4)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.58ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i14 1, i14 %indvar_flatten_op"   --->   Operation 49 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten4)> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_43 = zext i12 %tmp_42 to i64" [S2/conv1d.h:817]   --->   Operation 50 'zext' 'tmp_43' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights7_m_weights_V_4 = getelementptr [4096 x i7]* @weights7_m_weights_V, i64 0, i64 %tmp_43" [S2/conv1d.h:817]   --->   Operation 51 'getelementptr' 'weights7_m_weights_V_4' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights7_m_weights_V_5 = load i7* %weights7_m_weights_V_4, align 1" [S2/conv1d.h:817]   --->   Operation 52 'load' 'weights7_m_weights_V_5' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 4096> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights7_m_weights_V_6 = getelementptr [4096 x i8]* @weights7_m_weights_V_1, i64 0, i64 %tmp_43" [S2/conv1d.h:817]   --->   Operation 53 'getelementptr' 'weights7_m_weights_V_6' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights7_m_weights_V_7 = load i8* %weights7_m_weights_V_6, align 1" [S2/conv1d.h:817]   --->   Operation 54 'load' 'weights7_m_weights_V_7' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 4096> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights7_m_weights_V_8 = getelementptr [4096 x i7]* @weights7_m_weights_V_2, i64 0, i64 %tmp_43" [S2/conv1d.h:817]   --->   Operation 55 'getelementptr' 'weights7_m_weights_V_8' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights7_m_weights_V_9 = load i7* %weights7_m_weights_V_8, align 1" [S2/conv1d.h:817]   --->   Operation 56 'load' 'weights7_m_weights_V_9' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 4096> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights7_m_weights_V_10 = getelementptr [4096 x i8]* @weights7_m_weights_V_3, i64 0, i64 %tmp_43" [S2/conv1d.h:817]   --->   Operation 57 'getelementptr' 'weights7_m_weights_V_10' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights7_m_weights_V_11 = load i8* %weights7_m_weights_V_10, align 1" [S2/conv1d.h:817]   --->   Operation 58 'load' 'weights7_m_weights_V_11' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 4096> <ROM>

State 4 <SV = 3> <Delay = 8.19>
ST_4 : Operation 59 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S2/conv1d.h:796]   --->   Operation 59 'read' 'tmp_V' <Predicate = (!exitcond_flatten4)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 60 [1/2] (2.77ns)   --->   "%weights7_m_weights_V_5 = load i7* %weights7_m_weights_V_4, align 1" [S2/conv1d.h:817]   --->   Operation 60 'load' 'weights7_m_weights_V_5' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 4096> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_s = sext i8 %tmp_V to i16" [S2/conv1d.h:823]   --->   Operation 61 'sext' 'p_s' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_08_cast = sext i8 %tmp_V to i15" [S2/conv1d.h:823]   --->   Operation 62 'sext' 'p_08_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_0132_cast = sext i7 %weights7_m_weights_V_5 to i15" [S2/conv1d.h:823]   --->   Operation 63 'sext' 'p_0132_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (3.61ns)   --->   "%p_Val2_s = mul i15 %p_0132_cast, %p_08_cast" [S2/conv1d.h:823]   --->   Operation 64 'mul' 'p_Val2_s' <Predicate = (!exitcond_flatten4)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_s, i32 14)" [S2/conv1d.h:823]   --->   Operation 65 'bitselect' 'tmp_327' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_s, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 66 'partselect' 'tmp_s' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_328 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_s, i32 6)" [S2/conv1d.h:823]   --->   Operation 67 'bitselect' 'tmp_328' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_329 = trunc i15 %p_Val2_s to i1" [S2/conv1d.h:823]   --->   Operation 68 'trunc' 'tmp_329' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_45 = or i1 %tmp_329, %tmp_327" [S2/conv1d.h:823]   --->   Operation 69 'or' 'tmp_45' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_46 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_s, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 70 'partselect' 'tmp_46' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_47 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_46, i1 %tmp_45)" [S2/conv1d.h:823]   --->   Operation 71 'bitconcatenate' 'tmp_47' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_48 = icmp ne i6 %tmp_47, 0" [S2/conv1d.h:823]   --->   Operation 72 'icmp' 'tmp_48' <Predicate = (!exitcond_flatten4)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/2] (2.77ns)   --->   "%weights7_m_weights_V_7 = load i8* %weights7_m_weights_V_6, align 1" [S2/conv1d.h:817]   --->   Operation 73 'load' 'weights7_m_weights_V_7' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 4096> <ROM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_0132_1 = sext i8 %weights7_m_weights_V_7 to i16" [S2/conv1d.h:823]   --->   Operation 74 'sext' 'p_0132_1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (3.61ns)   --->   "%p_Val2_1 = mul i16 %p_0132_1, %p_s" [S2/conv1d.h:823]   --->   Operation 75 'mul' 'p_Val2_1' <Predicate = (!exitcond_flatten4)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_330 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)" [S2/conv1d.h:823]   --->   Operation 76 'bitselect' 'tmp_330' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%p_Val2_75_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_1, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 77 'partselect' 'p_Val2_75_1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 6)" [S2/conv1d.h:823]   --->   Operation 78 'bitselect' 'tmp_331' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_332 = trunc i16 %p_Val2_1 to i1" [S2/conv1d.h:823]   --->   Operation 79 'trunc' 'tmp_332' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_51 = or i1 %tmp_332, %tmp_330" [S2/conv1d.h:823]   --->   Operation 80 'or' 'tmp_51' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_52 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_1, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 81 'partselect' 'tmp_52' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_53 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_52, i1 %tmp_51)" [S2/conv1d.h:823]   --->   Operation 82 'bitconcatenate' 'tmp_53' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_1 = icmp ne i6 %tmp_53, 0" [S2/conv1d.h:823]   --->   Operation 83 'icmp' 'tmp_203_1' <Predicate = (!exitcond_flatten4)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/2] (2.77ns)   --->   "%weights7_m_weights_V_9 = load i7* %weights7_m_weights_V_8, align 1" [S2/conv1d.h:817]   --->   Operation 84 'load' 'weights7_m_weights_V_9' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 4096> <ROM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%p_0132_2_cast = sext i7 %weights7_m_weights_V_9 to i15" [S2/conv1d.h:823]   --->   Operation 85 'sext' 'p_0132_2_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (3.61ns)   --->   "%p_Val2_2 = mul i15 %p_0132_2_cast, %p_08_cast" [S2/conv1d.h:823]   --->   Operation 86 'mul' 'p_Val2_2' <Predicate = (!exitcond_flatten4)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 14)" [S2/conv1d.h:823]   --->   Operation 87 'bitselect' 'tmp_333' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_2, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 88 'partselect' 'tmp_65' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_334 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 6)" [S2/conv1d.h:823]   --->   Operation 89 'bitselect' 'tmp_334' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_335 = trunc i15 %p_Val2_2 to i1" [S2/conv1d.h:823]   --->   Operation 90 'trunc' 'tmp_335' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_55 = or i1 %tmp_335, %tmp_333" [S2/conv1d.h:823]   --->   Operation 91 'or' 'tmp_55' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_56 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_2, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 92 'partselect' 'tmp_56' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_57 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_56, i1 %tmp_55)" [S2/conv1d.h:823]   --->   Operation 93 'bitconcatenate' 'tmp_57' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_2 = icmp ne i6 %tmp_57, 0" [S2/conv1d.h:823]   --->   Operation 94 'icmp' 'tmp_203_2' <Predicate = (!exitcond_flatten4)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/2] (2.77ns)   --->   "%weights7_m_weights_V_11 = load i8* %weights7_m_weights_V_10, align 1" [S2/conv1d.h:817]   --->   Operation 95 'load' 'weights7_m_weights_V_11' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 4096> <ROM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_0132_3 = sext i8 %weights7_m_weights_V_11 to i16" [S2/conv1d.h:823]   --->   Operation 96 'sext' 'p_0132_3' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i16 %p_0132_3, %p_s" [S2/conv1d.h:823]   --->   Operation 97 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten4)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_336 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 15)" [S2/conv1d.h:823]   --->   Operation 98 'bitselect' 'tmp_336' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%p_Val2_75_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_3, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 99 'partselect' 'p_Val2_75_3' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 6)" [S2/conv1d.h:823]   --->   Operation 100 'bitselect' 'tmp_337' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_338 = trunc i16 %p_Val2_3 to i1" [S2/conv1d.h:823]   --->   Operation 101 'trunc' 'tmp_338' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_59 = or i1 %tmp_338, %tmp_336" [S2/conv1d.h:823]   --->   Operation 102 'or' 'tmp_59' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_60 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_3, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 103 'partselect' 'tmp_60' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_61 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_60, i1 %tmp_59)" [S2/conv1d.h:823]   --->   Operation 104 'bitconcatenate' 'tmp_61' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_3 = icmp ne i6 %tmp_61, 0" [S2/conv1d.h:823]   --->   Operation 105 'icmp' 'tmp_203_3' <Predicate = (!exitcond_flatten4)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.21>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%macRegisters_0_V_2_s = load i8* %macRegisters_0_V_2" [S2/conv1d.h:836]   --->   Operation 106 'load' 'macRegisters_0_V_2_s' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%macRegisters_1_V_2_s = load i8* %macRegisters_1_V_2" [S2/conv1d.h:836]   --->   Operation 107 'load' 'macRegisters_1_V_2_s' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%macRegisters_2_V_2_s = load i8* %macRegisters_2_V_2" [S2/conv1d.h:836]   --->   Operation 108 'load' 'macRegisters_2_V_2_s' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%macRegisters_3_V_2_s = load i8* %macRegisters_3_V_2" [S2/conv1d.h:836]   --->   Operation 109 'load' 'macRegisters_3_V_2_s' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.80ns)   --->   "%qb_assign_1 = and i1 %tmp_48, %tmp_328" [S2/conv1d.h:823]   --->   Operation 110 'and' 'qb_assign_1' <Predicate = (!exitcond_flatten4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_49 = zext i1 %qb_assign_1 to i8" [S2/conv1d.h:823]   --->   Operation 111 'zext' 'tmp_49' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_49, %macRegisters_0_V_2_s" [S2/conv1d.h:836]   --->   Operation 112 'add' 'tmp1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %tmp_s, %tmp1" [S2/conv1d.h:836]   --->   Operation 113 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten4)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (0.80ns)   --->   "%qb_assign_1_1 = and i1 %tmp_203_1, %tmp_331" [S2/conv1d.h:823]   --->   Operation 114 'and' 'qb_assign_1_1' <Predicate = (!exitcond_flatten4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_204_1 = zext i1 %qb_assign_1_1 to i8" [S2/conv1d.h:823]   --->   Operation 115 'zext' 'tmp_204_1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_204_1, %macRegisters_1_V_2_s" [S2/conv1d.h:836]   --->   Operation 116 'add' 'tmp2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %p_Val2_75_1, %tmp2" [S2/conv1d.h:836]   --->   Operation 117 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten4)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (0.80ns)   --->   "%qb_assign_1_2 = and i1 %tmp_203_2, %tmp_334" [S2/conv1d.h:823]   --->   Operation 118 'and' 'qb_assign_1_2' <Predicate = (!exitcond_flatten4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_204_2 = zext i1 %qb_assign_1_2 to i8" [S2/conv1d.h:823]   --->   Operation 119 'zext' 'tmp_204_2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_204_2, %macRegisters_2_V_2_s" [S2/conv1d.h:836]   --->   Operation 120 'add' 'tmp3' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %tmp_65, %tmp3" [S2/conv1d.h:836]   --->   Operation 121 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten4)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/1] (0.80ns)   --->   "%qb_assign_1_3 = and i1 %tmp_203_3, %tmp_337" [S2/conv1d.h:823]   --->   Operation 122 'and' 'qb_assign_1_3' <Predicate = (!exitcond_flatten4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_204_3 = zext i1 %qb_assign_1_3 to i8" [S2/conv1d.h:823]   --->   Operation 123 'zext' 'tmp_204_3' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_204_3, %macRegisters_3_V_2_s" [S2/conv1d.h:836]   --->   Operation 124 'add' 'tmp4' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %p_Val2_75_3, %tmp4" [S2/conv1d.h:836]   --->   Operation 125 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten4)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_2" [S2/conv1d.h:844]   --->   Operation 126 'store' <Predicate = (!tmp_62)> <Delay = 1.30>
ST_5 : Operation 127 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_2" [S2/conv1d.h:844]   --->   Operation 127 'store' <Predicate = (!tmp_62)> <Delay = 1.30>
ST_5 : Operation 128 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_2" [S2/conv1d.h:844]   --->   Operation 128 'store' <Predicate = (!tmp_62)> <Delay = 1.30>
ST_5 : Operation 129 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_2" [S2/conv1d.h:844]   --->   Operation 129 'store' <Predicate = (!tmp_62)> <Delay = 1.30>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S2/conv1d.h:847]   --->   Operation 130 'br' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_66 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 -6, i8 -1, i8 0, i8 -1, i8 0, i8 0, i8 -1, i8 -2, i8 -2, i8 -4, i8 -1, i8 0, i8 -1, i8 -46, i8 -6, i8 0, i8 -42, i8 0, i8 0, i8 0, i8 1, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 131 'mux' 'tmp_66' <Predicate = (tmp_62)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_5 = add i8 %macRegisters_0_V, %tmp_66" [S2/conv1d.h:859]   --->   Operation 132 'add' 'p_Val2_5' <Predicate = (tmp_62)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_1)   --->   "%tmp_67 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 0, i8 0, i8 -1, i8 0, i8 -1, i8 -2, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 12, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 1, i8 -3, i8 1, i8 -66, i8 -7, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 133 'mux' 'tmp_67' <Predicate = (tmp_62)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_20_1 = add i8 %macRegisters_1_V, %tmp_67" [S2/conv1d.h:859]   --->   Operation 134 'add' 'p_Val2_20_1' <Predicate = (tmp_62)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_2)   --->   "%tmp_68 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 0, i8 -3, i8 0, i8 0, i8 0, i8 34, i8 1, i8 0, i8 0, i8 2, i8 0, i8 0, i8 -19, i8 0, i8 0, i8 0, i8 0, i8 4, i8 0, i8 0, i8 26, i8 0, i8 0, i8 -1, i8 0, i8 -3, i8 0, i8 67, i8 0, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 135 'mux' 'tmp_68' <Predicate = (tmp_62)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_20_2 = add i8 %macRegisters_2_V, %tmp_68" [S2/conv1d.h:859]   --->   Operation 136 'add' 'p_Val2_20_2' <Predicate = (tmp_62)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_3)   --->   "%tmp_69 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 -77, i8 0, i8 0, i8 0, i8 -1, i8 -4, i8 0, i8 -58, i8 0, i8 0, i8 -10, i8 -1, i8 0, i8 0, i8 0, i8 -3, i8 0, i8 0, i8 -1, i8 -2, i8 0, i8 0, i8 18, i8 0, i8 0, i8 -3, i8 -2, i8 -5, i8 -1, i8 24, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 137 'mux' 'tmp_69' <Predicate = (tmp_62)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_20_3 = add i8 %macRegisters_3_V, %tmp_69" [S2/conv1d.h:859]   --->   Operation 138 'add' 'p_Val2_20_3' <Predicate = (tmp_62)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_2"   --->   Operation 139 'store' <Predicate = (tmp_62)> <Delay = 1.30>
ST_5 : Operation 140 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_2"   --->   Operation 140 'store' <Predicate = (tmp_62)> <Delay = 1.30>
ST_5 : Operation 141 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_2"   --->   Operation 141 'store' <Predicate = (tmp_62)> <Delay = 1.30>
ST_5 : Operation 142 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_2"   --->   Operation 142 'store' <Predicate = (tmp_62)> <Delay = 1.30>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 143 'specloopname' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 144 'specloopname' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str50) nounwind" [S2/conv1d.h:793]   --->   Operation 145 'specloopname' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str50)" [S2/conv1d.h:793]   --->   Operation 146 'specregionbegin' 'tmp_41' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S2/conv1d.h:794]   --->   Operation 147 'specpipeline' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_V_82 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_20_3, i8 %p_Val2_20_2, i8 %p_Val2_20_1, i8 %p_Val2_5)" [S2/conv1d.h:870]   --->   Operation 148 'bitconcatenate' 'tmp_V_82' <Predicate = (tmp_62)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_82)" [S2/conv1d.h:876]   --->   Operation 149 'write' <Predicate = (tmp_62)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S2/conv1d.h:877]   --->   Operation 150 'br' <Predicate = (tmp_62)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str50, i32 %tmp_41)" [S2/conv1d.h:878]   --->   Operation 151 'specregionend' 'empty' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 152 'br' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "ret void" [S2/conv1d.h:884]   --->   Operation 153 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights7_m_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights7_m_weights_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights7_m_weights_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights7_m_weights_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_2      (alloca         ) [ 01111110]
macRegisters_1_V_2      (alloca         ) [ 01111110]
macRegisters_2_V_2      (alloca         ) [ 01111110]
macRegisters_3_V_2      (alloca         ) [ 01111110]
StgValue_12             (specinterface  ) [ 00000000]
StgValue_13             (specinterface  ) [ 00000000]
StgValue_14             (store          ) [ 00000000]
StgValue_15             (store          ) [ 00000000]
StgValue_16             (store          ) [ 00000000]
StgValue_17             (store          ) [ 00000000]
StgValue_18             (br             ) [ 01111110]
indvar_flatten4         (phi            ) [ 00100000]
indvar_flatten          (phi            ) [ 00100000]
nm                      (phi            ) [ 00100000]
sf                      (phi            ) [ 00100000]
tmp                     (trunc          ) [ 00000000]
tmp_39                  (bitconcatenate ) [ 00000000]
exitcond_flatten4       (icmp           ) [ 00111110]
indvar_flatten_next4    (add            ) [ 01111110]
StgValue_27             (br             ) [ 00000000]
exitcond_flatten        (icmp           ) [ 00000000]
nm_mid                  (select         ) [ 00000000]
tmp_39_mid              (select         ) [ 00000000]
nm_t_mid                (select         ) [ 00000000]
not_exitcond_flatten    (xor            ) [ 00000000]
tmp_290                 (icmp           ) [ 00000000]
tmp_40_mid              (and            ) [ 00000000]
nm_1                    (add            ) [ 00000000]
tmp_272                 (or             ) [ 00000000]
sf_mid2                 (select         ) [ 00000000]
tmp_326                 (trunc          ) [ 00000000]
tmp_39_mid1             (bitconcatenate ) [ 00000000]
tmp_39_mid2             (select         ) [ 00000000]
nm_t_mid2               (select         ) [ 00111100]
nm_mid2                 (select         ) [ 01111110]
sf_cast1                (zext           ) [ 00000000]
tmp_42                  (add            ) [ 00110000]
tmp_62                  (icmp           ) [ 00111110]
StgValue_46             (br             ) [ 00000000]
sf_1                    (add            ) [ 01111110]
indvar_flatten_op       (add            ) [ 00000000]
indvar_flatten_next     (select         ) [ 01111110]
tmp_43                  (zext           ) [ 00000000]
weights7_m_weights_V_4  (getelementptr  ) [ 00101000]
weights7_m_weights_V_6  (getelementptr  ) [ 00101000]
weights7_m_weights_V_8  (getelementptr  ) [ 00101000]
weights7_m_weights_V_10 (getelementptr  ) [ 00101000]
tmp_V                   (read           ) [ 00000000]
weights7_m_weights_V_5  (load           ) [ 00000000]
p_s                     (sext           ) [ 00000000]
p_08_cast               (sext           ) [ 00000000]
p_0132_cast             (sext           ) [ 00000000]
p_Val2_s                (mul            ) [ 00000000]
tmp_327                 (bitselect      ) [ 00000000]
tmp_s                   (partselect     ) [ 00100100]
tmp_328                 (bitselect      ) [ 00100100]
tmp_329                 (trunc          ) [ 00000000]
tmp_45                  (or             ) [ 00000000]
tmp_46                  (partselect     ) [ 00000000]
tmp_47                  (bitconcatenate ) [ 00000000]
tmp_48                  (icmp           ) [ 00100100]
weights7_m_weights_V_7  (load           ) [ 00000000]
p_0132_1                (sext           ) [ 00000000]
p_Val2_1                (mul            ) [ 00000000]
tmp_330                 (bitselect      ) [ 00000000]
p_Val2_75_1             (partselect     ) [ 00100100]
tmp_331                 (bitselect      ) [ 00100100]
tmp_332                 (trunc          ) [ 00000000]
tmp_51                  (or             ) [ 00000000]
tmp_52                  (partselect     ) [ 00000000]
tmp_53                  (bitconcatenate ) [ 00000000]
tmp_203_1               (icmp           ) [ 00100100]
weights7_m_weights_V_9  (load           ) [ 00000000]
p_0132_2_cast           (sext           ) [ 00000000]
p_Val2_2                (mul            ) [ 00000000]
tmp_333                 (bitselect      ) [ 00000000]
tmp_65                  (partselect     ) [ 00100100]
tmp_334                 (bitselect      ) [ 00100100]
tmp_335                 (trunc          ) [ 00000000]
tmp_55                  (or             ) [ 00000000]
tmp_56                  (partselect     ) [ 00000000]
tmp_57                  (bitconcatenate ) [ 00000000]
tmp_203_2               (icmp           ) [ 00100100]
weights7_m_weights_V_11 (load           ) [ 00000000]
p_0132_3                (sext           ) [ 00000000]
p_Val2_3                (mul            ) [ 00000000]
tmp_336                 (bitselect      ) [ 00000000]
p_Val2_75_3             (partselect     ) [ 00100100]
tmp_337                 (bitselect      ) [ 00100100]
tmp_338                 (trunc          ) [ 00000000]
tmp_59                  (or             ) [ 00000000]
tmp_60                  (partselect     ) [ 00000000]
tmp_61                  (bitconcatenate ) [ 00000000]
tmp_203_3               (icmp           ) [ 00100100]
macRegisters_0_V_2_s    (load           ) [ 00000000]
macRegisters_1_V_2_s    (load           ) [ 00000000]
macRegisters_2_V_2_s    (load           ) [ 00000000]
macRegisters_3_V_2_s    (load           ) [ 00000000]
qb_assign_1             (and            ) [ 00000000]
tmp_49                  (zext           ) [ 00000000]
tmp1                    (add            ) [ 00000000]
macRegisters_0_V        (add            ) [ 00000000]
qb_assign_1_1           (and            ) [ 00000000]
tmp_204_1               (zext           ) [ 00000000]
tmp2                    (add            ) [ 00000000]
macRegisters_1_V        (add            ) [ 00000000]
qb_assign_1_2           (and            ) [ 00000000]
tmp_204_2               (zext           ) [ 00000000]
tmp3                    (add            ) [ 00000000]
macRegisters_2_V        (add            ) [ 00000000]
qb_assign_1_3           (and            ) [ 00000000]
tmp_204_3               (zext           ) [ 00000000]
tmp4                    (add            ) [ 00000000]
macRegisters_3_V        (add            ) [ 00000000]
StgValue_126            (store          ) [ 00000000]
StgValue_127            (store          ) [ 00000000]
StgValue_128            (store          ) [ 00000000]
StgValue_129            (store          ) [ 00000000]
StgValue_130            (br             ) [ 00000000]
tmp_66                  (mux            ) [ 00000000]
p_Val2_5                (add            ) [ 00100010]
tmp_67                  (mux            ) [ 00000000]
p_Val2_20_1             (add            ) [ 00100010]
tmp_68                  (mux            ) [ 00000000]
p_Val2_20_2             (add            ) [ 00100010]
tmp_69                  (mux            ) [ 00000000]
p_Val2_20_3             (add            ) [ 00100010]
StgValue_139            (store          ) [ 00000000]
StgValue_140            (store          ) [ 00000000]
StgValue_141            (store          ) [ 00000000]
StgValue_142            (store          ) [ 00000000]
StgValue_143            (specloopname   ) [ 00000000]
StgValue_144            (specloopname   ) [ 00000000]
StgValue_145            (specloopname   ) [ 00000000]
tmp_41                  (specregionbegin) [ 00000000]
StgValue_147            (specpipeline   ) [ 00000000]
tmp_V_82                (bitconcatenate ) [ 00000000]
StgValue_149            (write          ) [ 00000000]
StgValue_150            (br             ) [ 00000000]
empty                   (specregionend  ) [ 00000000]
StgValue_152            (br             ) [ 01111110]
StgValue_153            (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights7_m_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights7_m_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights7_m_weights_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights7_m_weights_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights7_m_weights_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights7_m_weights_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights7_m_weights_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights7_m_weights_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str489"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str490"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str491"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str492"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str493"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str494"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str482"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str483"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str484"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str485"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str486"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str487"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.32i8.i5"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="macRegisters_0_V_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_2/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="macRegisters_1_V_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="macRegisters_2_V_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="macRegisters_3_V_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_2/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_V_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="StgValue_149_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_149/6 "/>
</bind>
</comp>

<comp id="205" class="1004" name="weights7_m_weights_V_4_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="12" slack="0"/>
<pin id="209" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights7_m_weights_V_4/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="12" slack="0"/>
<pin id="214" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights7_m_weights_V_5/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="weights7_m_weights_V_6_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="12" slack="0"/>
<pin id="222" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights7_m_weights_V_6/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="12" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights7_m_weights_V_7/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="weights7_m_weights_V_8_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="12" slack="0"/>
<pin id="235" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights7_m_weights_V_8/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="12" slack="0"/>
<pin id="240" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights7_m_weights_V_9/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="weights7_m_weights_V_10_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="12" slack="0"/>
<pin id="248" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights7_m_weights_V_10/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="12" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights7_m_weights_V_11/3 "/>
</bind>
</comp>

<comp id="257" class="1005" name="indvar_flatten4_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="24" slack="1"/>
<pin id="259" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten4 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="indvar_flatten4_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="24" slack="0"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten4/2 "/>
</bind>
</comp>

<comp id="268" class="1005" name="indvar_flatten_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="14" slack="1"/>
<pin id="270" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="indvar_flatten_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="14" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="nm_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="1"/>
<pin id="281" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="nm_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="6" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="290" class="1005" name="sf_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="1"/>
<pin id="292" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="sf_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="8" slack="0"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_139/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_140/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_141/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 StgValue_142/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_39_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="12" slack="0"/>
<pin id="327" dir="0" index="1" bw="5" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="exitcond_flatten4_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="24" slack="0"/>
<pin id="335" dir="0" index="1" bw="24" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten4/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="indvar_flatten_next4_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="24" slack="0"/>
<pin id="342" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next4/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="exitcond_flatten_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="14" slack="0"/>
<pin id="347" dir="0" index="1" bw="14" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="nm_mid_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="6" slack="0"/>
<pin id="355" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_39_mid_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="12" slack="0"/>
<pin id="363" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_39_mid/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="nm_t_mid_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="5" slack="0"/>
<pin id="371" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="not_exitcond_flatten_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_290_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_290/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_40_mid_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_40_mid/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="nm_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="6" slack="0"/>
<pin id="396" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_1/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_272_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_272/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="sf_mid2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="8" slack="0"/>
<pin id="409" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_326_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="0"/>
<pin id="415" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_326/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_39_mid1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="12" slack="0"/>
<pin id="419" dir="0" index="1" bw="5" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39_mid1/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_39_mid2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="12" slack="0"/>
<pin id="428" dir="0" index="2" bw="12" slack="0"/>
<pin id="429" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_39_mid2/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="nm_t_mid2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="5" slack="0"/>
<pin id="436" dir="0" index="2" bw="5" slack="0"/>
<pin id="437" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="nm_mid2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="6" slack="0"/>
<pin id="444" dir="0" index="2" bw="6" slack="0"/>
<pin id="445" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sf_cast1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast1/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_42_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="12" slack="0"/>
<pin id="456" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_62_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_62/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="sf_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_1/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="indvar_flatten_op_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="14" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="indvar_flatten_next_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="0" index="2" bw="14" slack="0"/>
<pin id="481" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_43_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="12" slack="1"/>
<pin id="487" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_s_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="p_08_cast_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="0"/>
<pin id="498" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_0132_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="7" slack="0"/>
<pin id="502" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_cast/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_Val2_s_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="7" slack="0"/>
<pin id="506" dir="0" index="1" bw="8" slack="0"/>
<pin id="507" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_327_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="15" slack="0"/>
<pin id="513" dir="0" index="2" bw="5" slack="0"/>
<pin id="514" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_327/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_s_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="0" index="1" bw="15" slack="0"/>
<pin id="521" dir="0" index="2" bw="4" slack="0"/>
<pin id="522" dir="0" index="3" bw="5" slack="0"/>
<pin id="523" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_328_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="15" slack="0"/>
<pin id="531" dir="0" index="2" bw="4" slack="0"/>
<pin id="532" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_328/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_329_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="15" slack="0"/>
<pin id="538" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_329/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_45_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_45/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_46_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="5" slack="0"/>
<pin id="548" dir="0" index="1" bw="15" slack="0"/>
<pin id="549" dir="0" index="2" bw="1" slack="0"/>
<pin id="550" dir="0" index="3" bw="4" slack="0"/>
<pin id="551" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_47_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="6" slack="0"/>
<pin id="558" dir="0" index="1" bw="5" slack="0"/>
<pin id="559" dir="0" index="2" bw="1" slack="0"/>
<pin id="560" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_48_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="6" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_0132_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="p_Val2_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="0"/>
<pin id="577" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_330_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="16" slack="0"/>
<pin id="583" dir="0" index="2" bw="5" slack="0"/>
<pin id="584" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_330/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="p_Val2_75_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="0"/>
<pin id="590" dir="0" index="1" bw="16" slack="0"/>
<pin id="591" dir="0" index="2" bw="4" slack="0"/>
<pin id="592" dir="0" index="3" bw="5" slack="0"/>
<pin id="593" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_75_1/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_331_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="16" slack="0"/>
<pin id="601" dir="0" index="2" bw="4" slack="0"/>
<pin id="602" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_331/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_332_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="16" slack="0"/>
<pin id="608" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_332/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_51_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_52_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="5" slack="0"/>
<pin id="618" dir="0" index="1" bw="16" slack="0"/>
<pin id="619" dir="0" index="2" bw="1" slack="0"/>
<pin id="620" dir="0" index="3" bw="4" slack="0"/>
<pin id="621" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_52/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_53_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="6" slack="0"/>
<pin id="628" dir="0" index="1" bw="5" slack="0"/>
<pin id="629" dir="0" index="2" bw="1" slack="0"/>
<pin id="630" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_203_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_1/4 "/>
</bind>
</comp>

<comp id="640" class="1004" name="p_0132_2_cast_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="7" slack="0"/>
<pin id="642" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2_cast/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="p_Val2_2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="7" slack="0"/>
<pin id="646" dir="0" index="1" bw="8" slack="0"/>
<pin id="647" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_333_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="15" slack="0"/>
<pin id="653" dir="0" index="2" bw="5" slack="0"/>
<pin id="654" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_333/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_65_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="0" index="1" bw="15" slack="0"/>
<pin id="661" dir="0" index="2" bw="4" slack="0"/>
<pin id="662" dir="0" index="3" bw="5" slack="0"/>
<pin id="663" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_65/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_334_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="15" slack="0"/>
<pin id="671" dir="0" index="2" bw="4" slack="0"/>
<pin id="672" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_334/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_335_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="15" slack="0"/>
<pin id="678" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_335/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_55_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_55/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_56_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="5" slack="0"/>
<pin id="688" dir="0" index="1" bw="15" slack="0"/>
<pin id="689" dir="0" index="2" bw="1" slack="0"/>
<pin id="690" dir="0" index="3" bw="4" slack="0"/>
<pin id="691" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_56/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_57_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="6" slack="0"/>
<pin id="698" dir="0" index="1" bw="5" slack="0"/>
<pin id="699" dir="0" index="2" bw="1" slack="0"/>
<pin id="700" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_57/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_203_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="6" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_2/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="p_0132_3_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="0"/>
<pin id="712" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="p_Val2_3_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="0" index="1" bw="8" slack="0"/>
<pin id="717" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_336_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="16" slack="0"/>
<pin id="723" dir="0" index="2" bw="5" slack="0"/>
<pin id="724" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_336/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="p_Val2_75_3_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="0" index="1" bw="16" slack="0"/>
<pin id="731" dir="0" index="2" bw="4" slack="0"/>
<pin id="732" dir="0" index="3" bw="5" slack="0"/>
<pin id="733" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_75_3/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_337_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="16" slack="0"/>
<pin id="741" dir="0" index="2" bw="4" slack="0"/>
<pin id="742" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_337/4 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_338_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="0"/>
<pin id="748" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_338/4 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_59_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_60_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="5" slack="0"/>
<pin id="758" dir="0" index="1" bw="16" slack="0"/>
<pin id="759" dir="0" index="2" bw="1" slack="0"/>
<pin id="760" dir="0" index="3" bw="4" slack="0"/>
<pin id="761" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_60/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_61_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="6" slack="0"/>
<pin id="768" dir="0" index="1" bw="5" slack="0"/>
<pin id="769" dir="0" index="2" bw="1" slack="0"/>
<pin id="770" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_61/4 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_203_3_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="6" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_3/4 "/>
</bind>
</comp>

<comp id="780" class="1004" name="macRegisters_0_V_2_s_load_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="4"/>
<pin id="782" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_2_s/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="macRegisters_1_V_2_s_load_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="4"/>
<pin id="785" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_2_s/5 "/>
</bind>
</comp>

<comp id="786" class="1004" name="macRegisters_2_V_2_s_load_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="4"/>
<pin id="788" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_2_s/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="macRegisters_3_V_2_s_load_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="4"/>
<pin id="791" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_2_s/5 "/>
</bind>
</comp>

<comp id="792" class="1004" name="qb_assign_1_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="1"/>
<pin id="794" dir="0" index="1" bw="1" slack="1"/>
<pin id="795" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/5 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_49_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49/5 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp1_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="8" slack="0"/>
<pin id="803" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="806" class="1004" name="macRegisters_0_V_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="1"/>
<pin id="808" dir="0" index="1" bw="8" slack="0"/>
<pin id="809" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="qb_assign_1_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="1"/>
<pin id="813" dir="0" index="1" bw="1" slack="1"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_1/5 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_204_1_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_1/5 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp2_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="8" slack="0"/>
<pin id="822" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="825" class="1004" name="macRegisters_1_V_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="1"/>
<pin id="827" dir="0" index="1" bw="8" slack="0"/>
<pin id="828" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="qb_assign_1_2_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="1"/>
<pin id="832" dir="0" index="1" bw="1" slack="1"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_2/5 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_204_2_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_2/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp3_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="8" slack="0"/>
<pin id="841" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="macRegisters_2_V_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="1"/>
<pin id="846" dir="0" index="1" bw="8" slack="0"/>
<pin id="847" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/5 "/>
</bind>
</comp>

<comp id="849" class="1004" name="qb_assign_1_3_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="1"/>
<pin id="851" dir="0" index="1" bw="1" slack="1"/>
<pin id="852" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_3/5 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_204_3_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_3/5 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp4_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="8" slack="0"/>
<pin id="860" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="863" class="1004" name="macRegisters_3_V_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="1"/>
<pin id="865" dir="0" index="1" bw="8" slack="0"/>
<pin id="866" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="868" class="1004" name="StgValue_126_store_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="0"/>
<pin id="870" dir="0" index="1" bw="8" slack="4"/>
<pin id="871" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/5 "/>
</bind>
</comp>

<comp id="873" class="1004" name="StgValue_127_store_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="0"/>
<pin id="875" dir="0" index="1" bw="8" slack="4"/>
<pin id="876" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_127/5 "/>
</bind>
</comp>

<comp id="878" class="1004" name="StgValue_128_store_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="0"/>
<pin id="880" dir="0" index="1" bw="8" slack="4"/>
<pin id="881" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/5 "/>
</bind>
</comp>

<comp id="883" class="1004" name="StgValue_129_store_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="4"/>
<pin id="886" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/5 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_66_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="0"/>
<pin id="890" dir="0" index="1" bw="4" slack="0"/>
<pin id="891" dir="0" index="2" bw="1" slack="0"/>
<pin id="892" dir="0" index="3" bw="1" slack="0"/>
<pin id="893" dir="0" index="4" bw="1" slack="0"/>
<pin id="894" dir="0" index="5" bw="1" slack="0"/>
<pin id="895" dir="0" index="6" bw="1" slack="0"/>
<pin id="896" dir="0" index="7" bw="1" slack="0"/>
<pin id="897" dir="0" index="8" bw="2" slack="0"/>
<pin id="898" dir="0" index="9" bw="2" slack="0"/>
<pin id="899" dir="0" index="10" bw="3" slack="0"/>
<pin id="900" dir="0" index="11" bw="1" slack="0"/>
<pin id="901" dir="0" index="12" bw="1" slack="0"/>
<pin id="902" dir="0" index="13" bw="1" slack="0"/>
<pin id="903" dir="0" index="14" bw="7" slack="0"/>
<pin id="904" dir="0" index="15" bw="4" slack="0"/>
<pin id="905" dir="0" index="16" bw="1" slack="0"/>
<pin id="906" dir="0" index="17" bw="7" slack="0"/>
<pin id="907" dir="0" index="18" bw="1" slack="0"/>
<pin id="908" dir="0" index="19" bw="1" slack="0"/>
<pin id="909" dir="0" index="20" bw="1" slack="0"/>
<pin id="910" dir="0" index="21" bw="1" slack="0"/>
<pin id="911" dir="0" index="22" bw="1" slack="0"/>
<pin id="912" dir="0" index="23" bw="1" slack="0"/>
<pin id="913" dir="0" index="24" bw="1" slack="0"/>
<pin id="914" dir="0" index="25" bw="1" slack="0"/>
<pin id="915" dir="0" index="26" bw="1" slack="0"/>
<pin id="916" dir="0" index="27" bw="1" slack="0"/>
<pin id="917" dir="0" index="28" bw="1" slack="0"/>
<pin id="918" dir="0" index="29" bw="1" slack="0"/>
<pin id="919" dir="0" index="30" bw="1" slack="0"/>
<pin id="920" dir="0" index="31" bw="1" slack="0"/>
<pin id="921" dir="0" index="32" bw="1" slack="0"/>
<pin id="922" dir="0" index="33" bw="5" slack="3"/>
<pin id="923" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_66/5 "/>
</bind>
</comp>

<comp id="957" class="1004" name="p_Val2_5_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="0"/>
<pin id="959" dir="0" index="1" bw="8" slack="0"/>
<pin id="960" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/5 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp_67_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="8" slack="0"/>
<pin id="965" dir="0" index="1" bw="1" slack="0"/>
<pin id="966" dir="0" index="2" bw="1" slack="0"/>
<pin id="967" dir="0" index="3" bw="1" slack="0"/>
<pin id="968" dir="0" index="4" bw="1" slack="0"/>
<pin id="969" dir="0" index="5" bw="1" slack="0"/>
<pin id="970" dir="0" index="6" bw="1" slack="0"/>
<pin id="971" dir="0" index="7" bw="2" slack="0"/>
<pin id="972" dir="0" index="8" bw="1" slack="0"/>
<pin id="973" dir="0" index="9" bw="1" slack="0"/>
<pin id="974" dir="0" index="10" bw="1" slack="0"/>
<pin id="975" dir="0" index="11" bw="1" slack="0"/>
<pin id="976" dir="0" index="12" bw="1" slack="0"/>
<pin id="977" dir="0" index="13" bw="1" slack="0"/>
<pin id="978" dir="0" index="14" bw="1" slack="0"/>
<pin id="979" dir="0" index="15" bw="1" slack="0"/>
<pin id="980" dir="0" index="16" bw="1" slack="0"/>
<pin id="981" dir="0" index="17" bw="5" slack="0"/>
<pin id="982" dir="0" index="18" bw="1" slack="0"/>
<pin id="983" dir="0" index="19" bw="1" slack="0"/>
<pin id="984" dir="0" index="20" bw="1" slack="0"/>
<pin id="985" dir="0" index="21" bw="1" slack="0"/>
<pin id="986" dir="0" index="22" bw="1" slack="0"/>
<pin id="987" dir="0" index="23" bw="1" slack="0"/>
<pin id="988" dir="0" index="24" bw="1" slack="0"/>
<pin id="989" dir="0" index="25" bw="1" slack="0"/>
<pin id="990" dir="0" index="26" bw="1" slack="0"/>
<pin id="991" dir="0" index="27" bw="3" slack="0"/>
<pin id="992" dir="0" index="28" bw="1" slack="0"/>
<pin id="993" dir="0" index="29" bw="8" slack="0"/>
<pin id="994" dir="0" index="30" bw="4" slack="0"/>
<pin id="995" dir="0" index="31" bw="1" slack="0"/>
<pin id="996" dir="0" index="32" bw="1" slack="0"/>
<pin id="997" dir="0" index="33" bw="5" slack="3"/>
<pin id="998" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_67/5 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="p_Val2_20_1_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="8" slack="0"/>
<pin id="1034" dir="0" index="1" bw="8" slack="0"/>
<pin id="1035" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_1/5 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="tmp_68_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="8" slack="0"/>
<pin id="1040" dir="0" index="1" bw="1" slack="0"/>
<pin id="1041" dir="0" index="2" bw="1" slack="0"/>
<pin id="1042" dir="0" index="3" bw="3" slack="0"/>
<pin id="1043" dir="0" index="4" bw="1" slack="0"/>
<pin id="1044" dir="0" index="5" bw="1" slack="0"/>
<pin id="1045" dir="0" index="6" bw="1" slack="0"/>
<pin id="1046" dir="0" index="7" bw="7" slack="0"/>
<pin id="1047" dir="0" index="8" bw="1" slack="0"/>
<pin id="1048" dir="0" index="9" bw="1" slack="0"/>
<pin id="1049" dir="0" index="10" bw="1" slack="0"/>
<pin id="1050" dir="0" index="11" bw="3" slack="0"/>
<pin id="1051" dir="0" index="12" bw="1" slack="0"/>
<pin id="1052" dir="0" index="13" bw="1" slack="0"/>
<pin id="1053" dir="0" index="14" bw="6" slack="0"/>
<pin id="1054" dir="0" index="15" bw="1" slack="0"/>
<pin id="1055" dir="0" index="16" bw="1" slack="0"/>
<pin id="1056" dir="0" index="17" bw="1" slack="0"/>
<pin id="1057" dir="0" index="18" bw="1" slack="0"/>
<pin id="1058" dir="0" index="19" bw="4" slack="0"/>
<pin id="1059" dir="0" index="20" bw="1" slack="0"/>
<pin id="1060" dir="0" index="21" bw="1" slack="0"/>
<pin id="1061" dir="0" index="22" bw="6" slack="0"/>
<pin id="1062" dir="0" index="23" bw="1" slack="0"/>
<pin id="1063" dir="0" index="24" bw="1" slack="0"/>
<pin id="1064" dir="0" index="25" bw="1" slack="0"/>
<pin id="1065" dir="0" index="26" bw="1" slack="0"/>
<pin id="1066" dir="0" index="27" bw="3" slack="0"/>
<pin id="1067" dir="0" index="28" bw="1" slack="0"/>
<pin id="1068" dir="0" index="29" bw="8" slack="0"/>
<pin id="1069" dir="0" index="30" bw="1" slack="0"/>
<pin id="1070" dir="0" index="31" bw="1" slack="0"/>
<pin id="1071" dir="0" index="32" bw="1" slack="0"/>
<pin id="1072" dir="0" index="33" bw="5" slack="3"/>
<pin id="1073" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_68/5 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="p_Val2_20_2_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="8" slack="0"/>
<pin id="1109" dir="0" index="1" bw="8" slack="0"/>
<pin id="1110" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_2/5 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="tmp_69_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="8" slack="0"/>
<pin id="1115" dir="0" index="1" bw="8" slack="0"/>
<pin id="1116" dir="0" index="2" bw="1" slack="0"/>
<pin id="1117" dir="0" index="3" bw="1" slack="0"/>
<pin id="1118" dir="0" index="4" bw="1" slack="0"/>
<pin id="1119" dir="0" index="5" bw="1" slack="0"/>
<pin id="1120" dir="0" index="6" bw="3" slack="0"/>
<pin id="1121" dir="0" index="7" bw="1" slack="0"/>
<pin id="1122" dir="0" index="8" bw="7" slack="0"/>
<pin id="1123" dir="0" index="9" bw="1" slack="0"/>
<pin id="1124" dir="0" index="10" bw="1" slack="0"/>
<pin id="1125" dir="0" index="11" bw="5" slack="0"/>
<pin id="1126" dir="0" index="12" bw="1" slack="0"/>
<pin id="1127" dir="0" index="13" bw="1" slack="0"/>
<pin id="1128" dir="0" index="14" bw="1" slack="0"/>
<pin id="1129" dir="0" index="15" bw="1" slack="0"/>
<pin id="1130" dir="0" index="16" bw="3" slack="0"/>
<pin id="1131" dir="0" index="17" bw="1" slack="0"/>
<pin id="1132" dir="0" index="18" bw="1" slack="0"/>
<pin id="1133" dir="0" index="19" bw="1" slack="0"/>
<pin id="1134" dir="0" index="20" bw="2" slack="0"/>
<pin id="1135" dir="0" index="21" bw="1" slack="0"/>
<pin id="1136" dir="0" index="22" bw="1" slack="0"/>
<pin id="1137" dir="0" index="23" bw="6" slack="0"/>
<pin id="1138" dir="0" index="24" bw="1" slack="0"/>
<pin id="1139" dir="0" index="25" bw="1" slack="0"/>
<pin id="1140" dir="0" index="26" bw="3" slack="0"/>
<pin id="1141" dir="0" index="27" bw="2" slack="0"/>
<pin id="1142" dir="0" index="28" bw="4" slack="0"/>
<pin id="1143" dir="0" index="29" bw="1" slack="0"/>
<pin id="1144" dir="0" index="30" bw="6" slack="0"/>
<pin id="1145" dir="0" index="31" bw="1" slack="0"/>
<pin id="1146" dir="0" index="32" bw="1" slack="0"/>
<pin id="1147" dir="0" index="33" bw="5" slack="3"/>
<pin id="1148" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_69/5 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="p_Val2_20_3_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="8" slack="0"/>
<pin id="1184" dir="0" index="1" bw="8" slack="0"/>
<pin id="1185" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_3/5 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="tmp_V_82_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="32" slack="0"/>
<pin id="1190" dir="0" index="1" bw="8" slack="1"/>
<pin id="1191" dir="0" index="2" bw="8" slack="1"/>
<pin id="1192" dir="0" index="3" bw="8" slack="1"/>
<pin id="1193" dir="0" index="4" bw="8" slack="1"/>
<pin id="1194" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_82/6 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="macRegisters_0_V_2_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="8" slack="0"/>
<pin id="1199" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_2 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="macRegisters_1_V_2_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="8" slack="0"/>
<pin id="1206" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_2 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="macRegisters_2_V_2_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="8" slack="0"/>
<pin id="1213" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_2 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="macRegisters_3_V_2_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="8" slack="0"/>
<pin id="1220" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_2 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="exitcond_flatten4_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="1"/>
<pin id="1227" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten4 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="indvar_flatten_next4_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="24" slack="0"/>
<pin id="1231" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next4 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="nm_t_mid2_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="5" slack="3"/>
<pin id="1236" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="nm_mid2_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="6" slack="0"/>
<pin id="1244" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="tmp_42_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="12" slack="1"/>
<pin id="1249" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="tmp_62_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="3"/>
<pin id="1254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="sf_1_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="8" slack="0"/>
<pin id="1258" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="sf_1 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="indvar_flatten_next_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="14" slack="0"/>
<pin id="1263" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1266" class="1005" name="weights7_m_weights_V_4_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="12" slack="1"/>
<pin id="1268" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights7_m_weights_V_4 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="weights7_m_weights_V_6_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="12" slack="1"/>
<pin id="1273" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights7_m_weights_V_6 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="weights7_m_weights_V_8_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="12" slack="1"/>
<pin id="1278" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights7_m_weights_V_8 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="weights7_m_weights_V_10_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="12" slack="1"/>
<pin id="1283" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights7_m_weights_V_10 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="tmp_s_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="8" slack="1"/>
<pin id="1288" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1291" class="1005" name="tmp_328_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="1"/>
<pin id="1293" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_328 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="tmp_48_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="1"/>
<pin id="1298" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="p_Val2_75_1_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="8" slack="1"/>
<pin id="1303" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_75_1 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="tmp_331_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="1" slack="1"/>
<pin id="1308" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_331 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="tmp_203_1_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="1" slack="1"/>
<pin id="1313" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_203_1 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="tmp_65_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="8" slack="1"/>
<pin id="1318" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="tmp_334_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="1" slack="1"/>
<pin id="1323" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_334 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="tmp_203_2_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="1" slack="1"/>
<pin id="1328" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_203_2 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="p_Val2_75_3_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="8" slack="1"/>
<pin id="1333" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_75_3 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="tmp_337_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="1" slack="1"/>
<pin id="1338" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_337 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="tmp_203_3_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="1" slack="1"/>
<pin id="1343" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_203_3 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="p_Val2_5_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="8" slack="1"/>
<pin id="1348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="p_Val2_20_1_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="8" slack="1"/>
<pin id="1353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20_1 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="p_Val2_20_2_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="8" slack="1"/>
<pin id="1358" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20_2 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="p_Val2_20_3_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="8" slack="1"/>
<pin id="1363" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="179"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="84" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="172" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="2" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="4" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="82" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="205" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="6" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="82" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="218" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="8" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="82" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="231" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="10" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="82" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="244" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="54" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="48" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="48" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="48" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="48" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="48" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="283" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="56" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="58" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="261" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="60" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="62" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="261" pin="4"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="272" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="64" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="54" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="283" pin="4"/><net_sink comp="351" pin=2"/></net>

<net id="364"><net_src comp="345" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="66" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="325" pin="3"/><net_sink comp="359" pin=2"/></net>

<net id="372"><net_src comp="345" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="68" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="321" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="345" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="70" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="294" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="72" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="375" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="74" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="351" pin="3"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="387" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="345" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="410"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="48" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="294" pin="4"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="393" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="56" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="413" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="58" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="430"><net_src comp="387" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="417" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="359" pin="3"/><net_sink comp="425" pin=2"/></net>

<net id="438"><net_src comp="387" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="413" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="367" pin="3"/><net_sink comp="433" pin=2"/></net>

<net id="446"><net_src comp="387" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="393" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="351" pin="3"/><net_sink comp="441" pin=2"/></net>

<net id="452"><net_src comp="405" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="425" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="405" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="76" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="405" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="78" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="272" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="80" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="345" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="80" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="471" pin="2"/><net_sink comp="477" pin=2"/></net>

<net id="488"><net_src comp="485" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="491"><net_src comp="485" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="495"><net_src comp="192" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="192" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="212" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="496" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="515"><net_src comp="86" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="88" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="524"><net_src comp="90" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="504" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="92" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="527"><net_src comp="88" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="533"><net_src comp="86" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="504" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="94" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="539"><net_src comp="504" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="510" pin="3"/><net_sink comp="540" pin=1"/></net>

<net id="552"><net_src comp="96" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="504" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="554"><net_src comp="12" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="555"><net_src comp="98" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="561"><net_src comp="100" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="546" pin="4"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="540" pin="2"/><net_sink comp="556" pin=2"/></net>

<net id="568"><net_src comp="556" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="54" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="225" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="570" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="492" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="585"><net_src comp="102" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="574" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="104" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="594"><net_src comp="106" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="574" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="92" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="597"><net_src comp="88" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="603"><net_src comp="102" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="574" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="94" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="609"><net_src comp="574" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="606" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="580" pin="3"/><net_sink comp="610" pin=1"/></net>

<net id="622"><net_src comp="108" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="574" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="12" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="625"><net_src comp="98" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="631"><net_src comp="100" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="616" pin="4"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="610" pin="2"/><net_sink comp="626" pin=2"/></net>

<net id="638"><net_src comp="626" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="54" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="238" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="640" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="496" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="86" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="644" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="88" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="664"><net_src comp="90" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="644" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="92" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="667"><net_src comp="88" pin="0"/><net_sink comp="658" pin=3"/></net>

<net id="673"><net_src comp="86" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="644" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="94" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="679"><net_src comp="644" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="676" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="650" pin="3"/><net_sink comp="680" pin=1"/></net>

<net id="692"><net_src comp="96" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="644" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="694"><net_src comp="12" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="695"><net_src comp="98" pin="0"/><net_sink comp="686" pin=3"/></net>

<net id="701"><net_src comp="100" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="686" pin="4"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="680" pin="2"/><net_sink comp="696" pin=2"/></net>

<net id="708"><net_src comp="696" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="54" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="713"><net_src comp="251" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="710" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="492" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="725"><net_src comp="102" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="714" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="104" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="734"><net_src comp="106" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="714" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="736"><net_src comp="92" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="737"><net_src comp="88" pin="0"/><net_sink comp="728" pin=3"/></net>

<net id="743"><net_src comp="102" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="714" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="745"><net_src comp="94" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="749"><net_src comp="714" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="746" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="720" pin="3"/><net_sink comp="750" pin=1"/></net>

<net id="762"><net_src comp="108" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="714" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="764"><net_src comp="12" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="765"><net_src comp="98" pin="0"/><net_sink comp="756" pin=3"/></net>

<net id="771"><net_src comp="100" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="756" pin="4"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="750" pin="2"/><net_sink comp="766" pin=2"/></net>

<net id="778"><net_src comp="766" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="54" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="799"><net_src comp="792" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="804"><net_src comp="796" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="780" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="800" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="818"><net_src comp="811" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="823"><net_src comp="815" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="783" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="819" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="837"><net_src comp="830" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="834" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="786" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="838" pin="2"/><net_sink comp="844" pin=1"/></net>

<net id="856"><net_src comp="849" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="853" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="789" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="857" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="863" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="877"><net_src comp="844" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="882"><net_src comp="825" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="887"><net_src comp="806" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="924"><net_src comp="110" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="925"><net_src comp="112" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="926"><net_src comp="114" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="927"><net_src comp="48" pin="0"/><net_sink comp="888" pin=3"/></net>

<net id="928"><net_src comp="114" pin="0"/><net_sink comp="888" pin=4"/></net>

<net id="929"><net_src comp="48" pin="0"/><net_sink comp="888" pin=5"/></net>

<net id="930"><net_src comp="48" pin="0"/><net_sink comp="888" pin=6"/></net>

<net id="931"><net_src comp="114" pin="0"/><net_sink comp="888" pin=7"/></net>

<net id="932"><net_src comp="116" pin="0"/><net_sink comp="888" pin=8"/></net>

<net id="933"><net_src comp="116" pin="0"/><net_sink comp="888" pin=9"/></net>

<net id="934"><net_src comp="118" pin="0"/><net_sink comp="888" pin=10"/></net>

<net id="935"><net_src comp="114" pin="0"/><net_sink comp="888" pin=11"/></net>

<net id="936"><net_src comp="48" pin="0"/><net_sink comp="888" pin=12"/></net>

<net id="937"><net_src comp="114" pin="0"/><net_sink comp="888" pin=13"/></net>

<net id="938"><net_src comp="120" pin="0"/><net_sink comp="888" pin=14"/></net>

<net id="939"><net_src comp="112" pin="0"/><net_sink comp="888" pin=15"/></net>

<net id="940"><net_src comp="48" pin="0"/><net_sink comp="888" pin=16"/></net>

<net id="941"><net_src comp="122" pin="0"/><net_sink comp="888" pin=17"/></net>

<net id="942"><net_src comp="48" pin="0"/><net_sink comp="888" pin=18"/></net>

<net id="943"><net_src comp="48" pin="0"/><net_sink comp="888" pin=19"/></net>

<net id="944"><net_src comp="48" pin="0"/><net_sink comp="888" pin=20"/></net>

<net id="945"><net_src comp="78" pin="0"/><net_sink comp="888" pin=21"/></net>

<net id="946"><net_src comp="48" pin="0"/><net_sink comp="888" pin=22"/></net>

<net id="947"><net_src comp="48" pin="0"/><net_sink comp="888" pin=23"/></net>

<net id="948"><net_src comp="48" pin="0"/><net_sink comp="888" pin=24"/></net>

<net id="949"><net_src comp="114" pin="0"/><net_sink comp="888" pin=25"/></net>

<net id="950"><net_src comp="48" pin="0"/><net_sink comp="888" pin=26"/></net>

<net id="951"><net_src comp="48" pin="0"/><net_sink comp="888" pin=27"/></net>

<net id="952"><net_src comp="48" pin="0"/><net_sink comp="888" pin=28"/></net>

<net id="953"><net_src comp="48" pin="0"/><net_sink comp="888" pin=29"/></net>

<net id="954"><net_src comp="48" pin="0"/><net_sink comp="888" pin=30"/></net>

<net id="955"><net_src comp="114" pin="0"/><net_sink comp="888" pin=31"/></net>

<net id="956"><net_src comp="48" pin="0"/><net_sink comp="888" pin=32"/></net>

<net id="961"><net_src comp="806" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="888" pin="34"/><net_sink comp="957" pin=1"/></net>

<net id="999"><net_src comp="110" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="1000"><net_src comp="48" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="1001"><net_src comp="48" pin="0"/><net_sink comp="963" pin=2"/></net>

<net id="1002"><net_src comp="48" pin="0"/><net_sink comp="963" pin=3"/></net>

<net id="1003"><net_src comp="114" pin="0"/><net_sink comp="963" pin=4"/></net>

<net id="1004"><net_src comp="48" pin="0"/><net_sink comp="963" pin=5"/></net>

<net id="1005"><net_src comp="114" pin="0"/><net_sink comp="963" pin=6"/></net>

<net id="1006"><net_src comp="116" pin="0"/><net_sink comp="963" pin=7"/></net>

<net id="1007"><net_src comp="48" pin="0"/><net_sink comp="963" pin=8"/></net>

<net id="1008"><net_src comp="48" pin="0"/><net_sink comp="963" pin=9"/></net>

<net id="1009"><net_src comp="48" pin="0"/><net_sink comp="963" pin=10"/></net>

<net id="1010"><net_src comp="114" pin="0"/><net_sink comp="963" pin=11"/></net>

<net id="1011"><net_src comp="48" pin="0"/><net_sink comp="963" pin=12"/></net>

<net id="1012"><net_src comp="48" pin="0"/><net_sink comp="963" pin=13"/></net>

<net id="1013"><net_src comp="114" pin="0"/><net_sink comp="963" pin=14"/></net>

<net id="1014"><net_src comp="48" pin="0"/><net_sink comp="963" pin=15"/></net>

<net id="1015"><net_src comp="48" pin="0"/><net_sink comp="963" pin=16"/></net>

<net id="1016"><net_src comp="124" pin="0"/><net_sink comp="963" pin=17"/></net>

<net id="1017"><net_src comp="48" pin="0"/><net_sink comp="963" pin=18"/></net>

<net id="1018"><net_src comp="114" pin="0"/><net_sink comp="963" pin=19"/></net>

<net id="1019"><net_src comp="48" pin="0"/><net_sink comp="963" pin=20"/></net>

<net id="1020"><net_src comp="48" pin="0"/><net_sink comp="963" pin=21"/></net>

<net id="1021"><net_src comp="48" pin="0"/><net_sink comp="963" pin=22"/></net>

<net id="1022"><net_src comp="114" pin="0"/><net_sink comp="963" pin=23"/></net>

<net id="1023"><net_src comp="48" pin="0"/><net_sink comp="963" pin=24"/></net>

<net id="1024"><net_src comp="48" pin="0"/><net_sink comp="963" pin=25"/></net>

<net id="1025"><net_src comp="78" pin="0"/><net_sink comp="963" pin=26"/></net>

<net id="1026"><net_src comp="126" pin="0"/><net_sink comp="963" pin=27"/></net>

<net id="1027"><net_src comp="78" pin="0"/><net_sink comp="963" pin=28"/></net>

<net id="1028"><net_src comp="128" pin="0"/><net_sink comp="963" pin=29"/></net>

<net id="1029"><net_src comp="130" pin="0"/><net_sink comp="963" pin=30"/></net>

<net id="1030"><net_src comp="48" pin="0"/><net_sink comp="963" pin=31"/></net>

<net id="1031"><net_src comp="48" pin="0"/><net_sink comp="963" pin=32"/></net>

<net id="1036"><net_src comp="825" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="963" pin="34"/><net_sink comp="1032" pin=1"/></net>

<net id="1074"><net_src comp="110" pin="0"/><net_sink comp="1038" pin=0"/></net>

<net id="1075"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1076"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=2"/></net>

<net id="1077"><net_src comp="126" pin="0"/><net_sink comp="1038" pin=3"/></net>

<net id="1078"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=4"/></net>

<net id="1079"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=5"/></net>

<net id="1080"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=6"/></net>

<net id="1081"><net_src comp="132" pin="0"/><net_sink comp="1038" pin=7"/></net>

<net id="1082"><net_src comp="78" pin="0"/><net_sink comp="1038" pin=8"/></net>

<net id="1083"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=9"/></net>

<net id="1084"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=10"/></net>

<net id="1085"><net_src comp="134" pin="0"/><net_sink comp="1038" pin=11"/></net>

<net id="1086"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=12"/></net>

<net id="1087"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=13"/></net>

<net id="1088"><net_src comp="136" pin="0"/><net_sink comp="1038" pin=14"/></net>

<net id="1089"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=15"/></net>

<net id="1090"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=16"/></net>

<net id="1091"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=17"/></net>

<net id="1092"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=18"/></net>

<net id="1093"><net_src comp="138" pin="0"/><net_sink comp="1038" pin=19"/></net>

<net id="1094"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=20"/></net>

<net id="1095"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=21"/></net>

<net id="1096"><net_src comp="140" pin="0"/><net_sink comp="1038" pin=22"/></net>

<net id="1097"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=23"/></net>

<net id="1098"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=24"/></net>

<net id="1099"><net_src comp="114" pin="0"/><net_sink comp="1038" pin=25"/></net>

<net id="1100"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=26"/></net>

<net id="1101"><net_src comp="126" pin="0"/><net_sink comp="1038" pin=27"/></net>

<net id="1102"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=28"/></net>

<net id="1103"><net_src comp="142" pin="0"/><net_sink comp="1038" pin=29"/></net>

<net id="1104"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=30"/></net>

<net id="1105"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=31"/></net>

<net id="1106"><net_src comp="48" pin="0"/><net_sink comp="1038" pin=32"/></net>

<net id="1111"><net_src comp="844" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="1038" pin="34"/><net_sink comp="1107" pin=1"/></net>

<net id="1149"><net_src comp="110" pin="0"/><net_sink comp="1113" pin=0"/></net>

<net id="1150"><net_src comp="144" pin="0"/><net_sink comp="1113" pin=1"/></net>

<net id="1151"><net_src comp="48" pin="0"/><net_sink comp="1113" pin=2"/></net>

<net id="1152"><net_src comp="48" pin="0"/><net_sink comp="1113" pin=3"/></net>

<net id="1153"><net_src comp="48" pin="0"/><net_sink comp="1113" pin=4"/></net>

<net id="1154"><net_src comp="114" pin="0"/><net_sink comp="1113" pin=5"/></net>

<net id="1155"><net_src comp="118" pin="0"/><net_sink comp="1113" pin=6"/></net>

<net id="1156"><net_src comp="48" pin="0"/><net_sink comp="1113" pin=7"/></net>

<net id="1157"><net_src comp="146" pin="0"/><net_sink comp="1113" pin=8"/></net>

<net id="1158"><net_src comp="48" pin="0"/><net_sink comp="1113" pin=9"/></net>

<net id="1159"><net_src comp="48" pin="0"/><net_sink comp="1113" pin=10"/></net>

<net id="1160"><net_src comp="148" pin="0"/><net_sink comp="1113" pin=11"/></net>

<net id="1161"><net_src comp="114" pin="0"/><net_sink comp="1113" pin=12"/></net>

<net id="1162"><net_src comp="48" pin="0"/><net_sink comp="1113" pin=13"/></net>

<net id="1163"><net_src comp="48" pin="0"/><net_sink comp="1113" pin=14"/></net>

<net id="1164"><net_src comp="48" pin="0"/><net_sink comp="1113" pin=15"/></net>

<net id="1165"><net_src comp="126" pin="0"/><net_sink comp="1113" pin=16"/></net>

<net id="1166"><net_src comp="48" pin="0"/><net_sink comp="1113" pin=17"/></net>

<net id="1167"><net_src comp="48" pin="0"/><net_sink comp="1113" pin=18"/></net>

<net id="1168"><net_src comp="114" pin="0"/><net_sink comp="1113" pin=19"/></net>

<net id="1169"><net_src comp="116" pin="0"/><net_sink comp="1113" pin=20"/></net>

<net id="1170"><net_src comp="48" pin="0"/><net_sink comp="1113" pin=21"/></net>

<net id="1171"><net_src comp="48" pin="0"/><net_sink comp="1113" pin=22"/></net>

<net id="1172"><net_src comp="150" pin="0"/><net_sink comp="1113" pin=23"/></net>

<net id="1173"><net_src comp="48" pin="0"/><net_sink comp="1113" pin=24"/></net>

<net id="1174"><net_src comp="48" pin="0"/><net_sink comp="1113" pin=25"/></net>

<net id="1175"><net_src comp="126" pin="0"/><net_sink comp="1113" pin=26"/></net>

<net id="1176"><net_src comp="116" pin="0"/><net_sink comp="1113" pin=27"/></net>

<net id="1177"><net_src comp="152" pin="0"/><net_sink comp="1113" pin=28"/></net>

<net id="1178"><net_src comp="114" pin="0"/><net_sink comp="1113" pin=29"/></net>

<net id="1179"><net_src comp="154" pin="0"/><net_sink comp="1113" pin=30"/></net>

<net id="1180"><net_src comp="48" pin="0"/><net_sink comp="1113" pin=31"/></net>

<net id="1181"><net_src comp="48" pin="0"/><net_sink comp="1113" pin=32"/></net>

<net id="1186"><net_src comp="863" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1187"><net_src comp="1113" pin="34"/><net_sink comp="1182" pin=1"/></net>

<net id="1195"><net_src comp="170" pin="0"/><net_sink comp="1188" pin=0"/></net>

<net id="1196"><net_src comp="1188" pin="5"/><net_sink comp="198" pin=2"/></net>

<net id="1200"><net_src comp="176" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="1202"><net_src comp="1197" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1203"><net_src comp="1197" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="1207"><net_src comp="180" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="1209"><net_src comp="1204" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1210"><net_src comp="1204" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1214"><net_src comp="184" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="1216"><net_src comp="1211" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1217"><net_src comp="1211" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1221"><net_src comp="188" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1223"><net_src comp="1218" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1224"><net_src comp="1218" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="1228"><net_src comp="333" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1232"><net_src comp="339" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="1237"><net_src comp="433" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="888" pin=33"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="963" pin=33"/></net>

<net id="1240"><net_src comp="1234" pin="1"/><net_sink comp="1038" pin=33"/></net>

<net id="1241"><net_src comp="1234" pin="1"/><net_sink comp="1113" pin=33"/></net>

<net id="1245"><net_src comp="441" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1250"><net_src comp="453" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="1255"><net_src comp="459" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1259"><net_src comp="465" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="1264"><net_src comp="477" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="1269"><net_src comp="205" pin="3"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="1274"><net_src comp="218" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="1279"><net_src comp="231" pin="3"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="1284"><net_src comp="244" pin="3"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="1289"><net_src comp="518" pin="4"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1294"><net_src comp="528" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="1299"><net_src comp="564" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1304"><net_src comp="588" pin="4"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1309"><net_src comp="598" pin="3"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1314"><net_src comp="634" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1319"><net_src comp="658" pin="4"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1324"><net_src comp="668" pin="3"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1329"><net_src comp="704" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1334"><net_src comp="728" pin="4"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1339"><net_src comp="738" pin="3"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1344"><net_src comp="774" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1349"><net_src comp="957" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="1188" pin=4"/></net>

<net id="1354"><net_src comp="1032" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="1188" pin=3"/></net>

<net id="1359"><net_src comp="1107" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="1188" pin=2"/></net>

<net id="1364"><net_src comp="1182" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="1188" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
 - Input state : 
	Port: Conv1DMac_new399 : in_V_V | {4 }
	Port: Conv1DMac_new399 : weights7_m_weights_V | {3 4 }
	Port: Conv1DMac_new399 : weights7_m_weights_V_1 | {3 4 }
	Port: Conv1DMac_new399 : weights7_m_weights_V_2 | {3 4 }
	Port: Conv1DMac_new399 : weights7_m_weights_V_3 | {3 4 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
		StgValue_17 : 1
	State 2
		tmp : 1
		tmp_39 : 2
		exitcond_flatten4 : 1
		indvar_flatten_next4 : 1
		StgValue_27 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_39_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_290 : 1
		tmp_40_mid : 2
		nm_1 : 3
		tmp_272 : 2
		sf_mid2 : 2
		tmp_326 : 4
		tmp_39_mid1 : 5
		tmp_39_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast1 : 3
		tmp_42 : 4
		tmp_62 : 3
		StgValue_46 : 4
		sf_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights7_m_weights_V_4 : 1
		weights7_m_weights_V_5 : 2
		weights7_m_weights_V_6 : 1
		weights7_m_weights_V_7 : 2
		weights7_m_weights_V_8 : 1
		weights7_m_weights_V_9 : 2
		weights7_m_weights_V_10 : 1
		weights7_m_weights_V_11 : 2
	State 4
		p_0132_cast : 1
		p_Val2_s : 2
		tmp_327 : 3
		tmp_s : 3
		tmp_328 : 3
		tmp_329 : 3
		tmp_45 : 4
		tmp_46 : 3
		tmp_47 : 4
		tmp_48 : 5
		p_0132_1 : 1
		p_Val2_1 : 2
		tmp_330 : 3
		p_Val2_75_1 : 3
		tmp_331 : 3
		tmp_332 : 3
		tmp_51 : 4
		tmp_52 : 3
		tmp_53 : 4
		tmp_203_1 : 5
		p_0132_2_cast : 1
		p_Val2_2 : 2
		tmp_333 : 3
		tmp_65 : 3
		tmp_334 : 3
		tmp_335 : 3
		tmp_55 : 4
		tmp_56 : 3
		tmp_57 : 4
		tmp_203_2 : 5
		p_0132_3 : 1
		p_Val2_3 : 2
		tmp_336 : 3
		p_Val2_75_3 : 3
		tmp_337 : 3
		tmp_338 : 3
		tmp_59 : 4
		tmp_60 : 3
		tmp_61 : 4
		tmp_203_3 : 5
	State 5
		tmp1 : 1
		macRegisters_0_V : 2
		tmp2 : 1
		macRegisters_1_V : 2
		tmp3 : 1
		macRegisters_2_V : 2
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_126 : 3
		StgValue_127 : 3
		StgValue_128 : 3
		StgValue_129 : 3
		p_Val2_5 : 3
		p_Val2_20_1 : 3
		p_Val2_20_2 : 3
		p_Val2_20_3 : 3
	State 6
		StgValue_149 : 1
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_66_fu_888        |    0    |    0    |   145   |
|    mux   |        tmp_67_fu_963        |    0    |    0    |   145   |
|          |        tmp_68_fu_1038       |    0    |    0    |   145   |
|          |        tmp_69_fu_1113       |    0    |    0    |   145   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next4_fu_339 |    0    |    0    |    31   |
|          |         nm_1_fu_393         |    0    |    0    |    15   |
|          |        tmp_42_fu_453        |    0    |    0    |    19   |
|          |         sf_1_fu_465         |    0    |    0    |    15   |
|          |   indvar_flatten_op_fu_471  |    0    |    0    |    21   |
|          |         tmp1_fu_800         |    0    |    0    |    8    |
|          |   macRegisters_0_V_fu_806   |    0    |    0    |    8    |
|          |         tmp2_fu_819         |    0    |    0    |    8    |
|    add   |   macRegisters_1_V_fu_825   |    0    |    0    |    8    |
|          |         tmp3_fu_838         |    0    |    0    |    8    |
|          |   macRegisters_2_V_fu_844   |    0    |    0    |    8    |
|          |         tmp4_fu_857         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_863   |    0    |    0    |    8    |
|          |       p_Val2_5_fu_957       |    0    |    0    |    15   |
|          |     p_Val2_20_1_fu_1032     |    0    |    0    |    15   |
|          |     p_Val2_20_2_fu_1107     |    0    |    0    |    15   |
|          |     p_Val2_20_3_fu_1182     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_s_fu_504       |    0    |    0    |    41   |
|    mul   |       p_Val2_1_fu_574       |    0    |    0    |    41   |
|          |       p_Val2_2_fu_644       |    0    |    0    |    41   |
|          |       p_Val2_3_fu_714       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten4_fu_333  |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_345   |    0    |    0    |    13   |
|          |        tmp_290_fu_381       |    0    |    0    |    11   |
|   icmp   |        tmp_62_fu_459        |    0    |    0    |    11   |
|          |        tmp_48_fu_564        |    0    |    0    |    11   |
|          |       tmp_203_1_fu_634      |    0    |    0    |    11   |
|          |       tmp_203_2_fu_704      |    0    |    0    |    11   |
|          |       tmp_203_3_fu_774      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_351        |    0    |    0    |    6    |
|          |      tmp_39_mid_fu_359      |    0    |    0    |    12   |
|          |       nm_t_mid_fu_367       |    0    |    0    |    5    |
|  select  |        sf_mid2_fu_405       |    0    |    0    |    8    |
|          |      tmp_39_mid2_fu_425     |    0    |    0    |    12   |
|          |       nm_t_mid2_fu_433      |    0    |    0    |    5    |
|          |        nm_mid2_fu_441       |    0    |    0    |    6    |
|          |  indvar_flatten_next_fu_477 |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_40_mid_fu_387      |    0    |    0    |    2    |
|          |      qb_assign_1_fu_792     |    0    |    0    |    2    |
|    and   |     qb_assign_1_1_fu_811    |    0    |    0    |    2    |
|          |     qb_assign_1_2_fu_830    |    0    |    0    |    2    |
|          |     qb_assign_1_3_fu_849    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_272_fu_399       |    0    |    0    |    2    |
|          |        tmp_45_fu_540        |    0    |    0    |    2    |
|    or    |        tmp_51_fu_610        |    0    |    0    |    2    |
|          |        tmp_55_fu_680        |    0    |    0    |    2    |
|          |        tmp_59_fu_750        |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_375 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_192      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_149_write_fu_198  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_321         |    0    |    0    |    0    |
|          |        tmp_326_fu_413       |    0    |    0    |    0    |
|   trunc  |        tmp_329_fu_536       |    0    |    0    |    0    |
|          |        tmp_332_fu_606       |    0    |    0    |    0    |
|          |        tmp_335_fu_676       |    0    |    0    |    0    |
|          |        tmp_338_fu_746       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_39_fu_325        |    0    |    0    |    0    |
|          |      tmp_39_mid1_fu_417     |    0    |    0    |    0    |
|          |        tmp_47_fu_556        |    0    |    0    |    0    |
|bitconcatenate|        tmp_53_fu_626        |    0    |    0    |    0    |
|          |        tmp_57_fu_696        |    0    |    0    |    0    |
|          |        tmp_61_fu_766        |    0    |    0    |    0    |
|          |       tmp_V_82_fu_1188      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast1_fu_449       |    0    |    0    |    0    |
|          |        tmp_43_fu_485        |    0    |    0    |    0    |
|   zext   |        tmp_49_fu_796        |    0    |    0    |    0    |
|          |       tmp_204_1_fu_815      |    0    |    0    |    0    |
|          |       tmp_204_2_fu_834      |    0    |    0    |    0    |
|          |       tmp_204_3_fu_853      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          p_s_fu_492         |    0    |    0    |    0    |
|          |       p_08_cast_fu_496      |    0    |    0    |    0    |
|   sext   |      p_0132_cast_fu_500     |    0    |    0    |    0    |
|          |       p_0132_1_fu_570       |    0    |    0    |    0    |
|          |     p_0132_2_cast_fu_640    |    0    |    0    |    0    |
|          |       p_0132_3_fu_710       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_327_fu_510       |    0    |    0    |    0    |
|          |        tmp_328_fu_528       |    0    |    0    |    0    |
|          |        tmp_330_fu_580       |    0    |    0    |    0    |
| bitselect|        tmp_331_fu_598       |    0    |    0    |    0    |
|          |        tmp_333_fu_650       |    0    |    0    |    0    |
|          |        tmp_334_fu_668       |    0    |    0    |    0    |
|          |        tmp_336_fu_720       |    0    |    0    |    0    |
|          |        tmp_337_fu_738       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_518        |    0    |    0    |    0    |
|          |        tmp_46_fu_546        |    0    |    0    |    0    |
|          |      p_Val2_75_1_fu_588     |    0    |    0    |    0    |
|partselect|        tmp_52_fu_616        |    0    |    0    |    0    |
|          |        tmp_65_fu_658        |    0    |    0    |    0    |
|          |        tmp_56_fu_686        |    0    |    0    |    0    |
|          |      p_Val2_75_3_fu_728     |    0    |    0    |    0    |
|          |        tmp_60_fu_756        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   1156  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|   exitcond_flatten4_reg_1225   |    1   |
|     indvar_flatten4_reg_257    |   24   |
|  indvar_flatten_next4_reg_1229 |   24   |
|  indvar_flatten_next_reg_1261  |   14   |
|     indvar_flatten_reg_268     |   14   |
|   macRegisters_0_V_2_reg_1197  |    8   |
|   macRegisters_1_V_2_reg_1204  |    8   |
|   macRegisters_2_V_2_reg_1211  |    8   |
|   macRegisters_3_V_2_reg_1218  |    8   |
|        nm_mid2_reg_1242        |    6   |
|           nm_reg_279           |    6   |
|       nm_t_mid2_reg_1234       |    5   |
|      p_Val2_20_1_reg_1351      |    8   |
|      p_Val2_20_2_reg_1356      |    8   |
|      p_Val2_20_3_reg_1361      |    8   |
|        p_Val2_5_reg_1346       |    8   |
|      p_Val2_75_1_reg_1301      |    8   |
|      p_Val2_75_3_reg_1331      |    8   |
|          sf_1_reg_1256         |    8   |
|           sf_reg_290           |    8   |
|       tmp_203_1_reg_1311       |    1   |
|       tmp_203_2_reg_1326       |    1   |
|       tmp_203_3_reg_1341       |    1   |
|        tmp_328_reg_1291        |    1   |
|        tmp_331_reg_1306        |    1   |
|        tmp_334_reg_1321        |    1   |
|        tmp_337_reg_1336        |    1   |
|         tmp_42_reg_1247        |   12   |
|         tmp_48_reg_1296        |    1   |
|         tmp_62_reg_1252        |    1   |
|         tmp_65_reg_1316        |    8   |
|         tmp_s_reg_1286         |    8   |
|weights7_m_weights_V_10_reg_1281|   12   |
| weights7_m_weights_V_4_reg_1266|   12   |
| weights7_m_weights_V_6_reg_1271|   12   |
| weights7_m_weights_V_8_reg_1276|   12   |
+--------------------------------+--------+
|              Total             |   275  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_212 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_225 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_238 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_251 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  1156  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   275  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   275  |  1192  |
+-----------+--------+--------+--------+--------+
