-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_t_e
--
-- Generated
--  by:  wig
--  on:  Mon Apr 10 13:27:22 2006
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -nodelta ../../bitsplice.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_t_e-rtl-a.vhd,v 1.1 2006/04/10 15:42:07 wig Exp $
-- $Date: 2006/04/10 15:42:07 $
-- $Log: inst_t_e-rtl-a.vhd,v $
-- Revision 1.1  2006/04/10 15:42:07  wig
-- Updated testcase (__TOP__)
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.79 2006/03/17 09:18:31 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.44 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_t_e
--
architecture rtl of inst_t_e is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component inst_a_e
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_a_e
			unsplice_a1	: out	std_ulogic_vector(127 downto 0);	-- leaves 3 unconnected
			unsplice_a2_all128	: out	std_ulogic_vector(127 downto 0);	-- full 128 bit port
			unsplice_a3_up100	: out	std_ulogic_vector(127 downto 0);	-- connect 100 bits from 0
			unsplice_a4_mid100	: out	std_ulogic_vector(127 downto 0);	-- connect mid 100 bits
			unsplice_a5_midp100	: out	std_ulogic_vector(127 downto 0);	-- connect mid 100 bits
			unsplice_bad_a	: out	std_ulogic_vector(127 downto 0);
			unsplice_bad_b	: out	std_ulogic_vector(127 downto 0)
		-- End of Generated Port for Entity inst_a_e
		);
	end component;
	-- ---------

	component inst_b_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_c_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_d_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_e_e
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_e_e
			p_mix_unsplice_a1_125_0_gi	: in	std_ulogic_vector(125 downto 0);
			p_mix_unsplice_a1_127_127_gi	: in	std_ulogic;
			p_mix_unsplice_a2_all128_127_0_gi	: in	std_ulogic_vector(127 downto 0);
			p_mix_unsplice_a3_up100_100_0_gi	: in	std_ulogic_vector(100 downto 0);
			p_mix_unsplice_a4_mid100_99_2_gi	: in	std_ulogic_vector(97 downto 0);
			p_mix_unsplice_a5_midp100_99_2_gi	: in	std_ulogic_vector(97 downto 0);
			p_mix_unsplice_bad_a_1_1_gi	: in	std_ulogic;
			p_mix_unsplice_bad_b_1_0_gi	: in	std_ulogic_vector(1 downto 0)
		-- End of Generated Port for Entity inst_e_e
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	unsplice_a1	: std_ulogic_vector(127 downto 0); 
			signal	unsplice_a2_all128	: std_ulogic_vector(127 downto 0); 
			signal	unsplice_a3_up100	: std_ulogic_vector(127 downto 0); 
			signal	unsplice_a4_mid100	: std_ulogic_vector(127 downto 0); 
			signal	unsplice_a5_midp100	: std_ulogic_vector(127 downto 0); 
			signal	unsplice_bad_a	: std_ulogic_vector(127 downto 0); 
			signal	unsplice_bad_b	: std_ulogic_vector(127 downto 0); 
		--
		-- End of Generated Signal List
		--




begin


	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_a
		inst_a: inst_a_e
		port map (
			unsplice_a1 => unsplice_a1,	-- leaves 3 unconnected
			unsplice_a2_all128 => unsplice_a2_all128,	-- full 128 bit port
			unsplice_a3_up100 => unsplice_a3_up100,	-- connect 100 bits from 0
			unsplice_a4_mid100 => unsplice_a4_mid100,	-- connect mid 100 bits
			unsplice_a5_midp100 => unsplice_a5_midp100,	-- connect mid 100 bits
			unsplice_bad_a => unsplice_bad_a,
			unsplice_bad_b => unsplice_bad_b	-- # conflict
		);
		-- End of Generated Instance Port Map for inst_a

		-- Generated Instance Port Map for inst_b
		inst_b: inst_b_e

		;
		-- End of Generated Instance Port Map for inst_b

		-- Generated Instance Port Map for inst_c
		inst_c: inst_c_e

		;
		-- End of Generated Instance Port Map for inst_c

		-- Generated Instance Port Map for inst_d
		inst_d: inst_d_e

		;
		-- End of Generated Instance Port Map for inst_d

		-- Generated Instance Port Map for inst_e
		inst_e: inst_e_e
		port map (
			p_mix_unsplice_a1_125_0_gi => unsplice_a1(125 downto 0),	-- leaves 3 unconnected
			p_mix_unsplice_a1_127_127_gi => unsplice_a1(127),	-- leaves 3 unconnected
			p_mix_unsplice_a2_all128_127_0_gi => unsplice_a2_all128,	-- full 128 bit port
			p_mix_unsplice_a3_up100_100_0_gi => unsplice_a3_up100(100 downto 0),	-- connect 100 bits from 0
			p_mix_unsplice_a4_mid100_99_2_gi => unsplice_a4_mid100(99 downto 2),	-- connect mid 100 bits
			p_mix_unsplice_a5_midp100_99_2_gi => unsplice_a5_midp100(99 downto 2),	-- connect mid 100 bits
			p_mix_unsplice_bad_a_1_1_gi => unsplice_bad_a(1),
			p_mix_unsplice_bad_b_1_0_gi => unsplice_bad_b(1 downto 0)	-- # conflict
		);
		-- End of Generated Instance Port Map for inst_e



end rtl;


--
--!End of Architecture/s
-- --------------------------------------------------------------
