digraph "CFG for '_Z9grayscalePhS_mm' function" {
	label="CFG for '_Z9grayscalePhS_mm' function";

	Node0x4e955d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = zext i32 %13 to i64\l  %15 = icmp ult i64 %14, %2\l  br i1 %15, label %16, label %50\l|{<s0>T|<s1>F}}"];
	Node0x4e955d0:s0 -> Node0x4e97550;
	Node0x4e955d0:s1 -> Node0x4e975e0;
	Node0x4e97550 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%16:\l16:                                               \l  %17 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %18 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %19 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %20 = bitcast i8 addrspace(4)* %19 to i16 addrspace(4)*\l  %21 = load i16, i16 addrspace(4)* %20, align 2, !range !4, !invariant.load !5\l  %22 = zext i16 %21 to i32\l  %23 = mul i32 %18, %22\l  %24 = add i32 %23, %17\l  %25 = zext i32 %24 to i64\l  %26 = icmp ult i64 %25, %3\l  br i1 %26, label %27, label %50\l|{<s0>T|<s1>F}}"];
	Node0x4e97550:s0 -> Node0x4e99230;
	Node0x4e97550:s1 -> Node0x4e975e0;
	Node0x4e99230 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%27:\l27:                                               \l  %28 = mul i64 %25, %2\l  %29 = add i64 %28, %14\l  %30 = mul i64 %29, 3\l  %31 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %30\l  %32 = load i8, i8 addrspace(1)* %31, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %33 = zext i8 %32 to i32\l  %34 = mul nuw nsw i32 %33, 307\l  %35 = add i64 %30, 1\l  %36 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %35\l  %37 = load i8, i8 addrspace(1)* %36, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %38 = zext i8 %37 to i32\l  %39 = mul nuw nsw i32 %38, 604\l  %40 = add nuw nsw i32 %39, %34\l  %41 = add i64 %30, 2\l  %42 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %41\l  %43 = load i8, i8 addrspace(1)* %42, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %44 = zext i8 %43 to i32\l  %45 = mul nuw nsw i32 %44, 113\l  %46 = add nuw nsw i32 %40, %45\l  %47 = lshr i32 %46, 10\l  %48 = trunc i32 %47 to i8\l  %49 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %29\l  store i8 %48, i8 addrspace(1)* %49, align 1, !tbaa !7\l  br label %50\l}"];
	Node0x4e99230 -> Node0x4e975e0;
	Node0x4e975e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%50:\l50:                                               \l  ret void\l}"];
}
