fifo_dual_clk_64.v,verilog,xil_defaultlib,../../../../Ethernet10G.srcs/sources_1/ip/fifo_dual_clk_64/sim/fifo_dual_clk_64.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
