ğŸ› ï¸ **Version 0.1.2 Released!** ğŸ› ï¸

* âœ… Feat: Implemented Write-Back L1 Data Cache with Clean/Invalidate support.
* âœ… Feat: Implemented Physical Memory Attribute (PMA) checker.
* âœ… Feat: Implemented exception handling for memory access.
* âœ… Feat: Improved `FENCE.I` sequence (Clean D-Cache before Invalidating I-Cache).
* âœ… Feat: Added D-Cache cleanup trigger in emulator for accurate RAM dump verification.
* ğŸ› ï¸ Refactor: Migrated core configuration format from JSON to YAML.
* ğŸ› ï¸ Refactor: Unified Cache and AXI interface definitions.
* â¬†ï¸ Chore: Bumped Chisel version to 7.0.0 and Scala to 2.13.16.
* ğŸ§ª Test: Updated batched test scripts to handle D-Cache flushing via `.tohost`.

ğŸ› ï¸ **Version 0.1.1 Released!** ğŸ› ï¸

* ğŸ› ï¸ Chore: RAM init change hex to binary.
* ğŸ› ï¸ Fix: outfire signal at instruction issuer.
* âœ… Feat: Support for atomic operation.
* âœ… Feat: Virtual uart.
* âœ… Feat: Basic boot sequence.
* âœ… Feat: Better build and compile implementation.
* âœ… Feat: Custom cpp & verilator based test workflow.
* âœ… Feat: Support for basic Zicsr.
* âœ… Feat: Support for basic interruption.
* âœ… Feat: Support for basic AXI4-Lite.
* ğŸ“š Docs: Added readme.

ğŸ‰ **Version 0.1.0 Released!** ğŸ‰

* ğŸ› ï¸ Fix: register file debug port.
* ğŸ› ï¸ Fix: command skip edge cases in instruction issuer.
* ğŸ› ï¸ Fix: Multiple typos corrected.
* âœ… Feat: Implemented L1 Data Cache support.
* ğŸ“š Docs: Added update log and tag.
* ğŸ“š Docs: Added architecture diagram.

ğŸ“ **Previously Unlogged Updates** ğŸ“

* âœ… Feat: Support for Immediate Instructions
* âœ… Feat: Support for Register-Register Instructions
* âœ… Feat: Support for Memory Instructions
* âœ… Feat: Support for Flow Control Instructions
* âœ… Feat: Implemented L1 Instruction Cache support
