INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.srcs/sources_1/new/bit4_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit4_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.srcs/sources_1/new/lab2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.srcs/sources_1/new/segment7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment7
WARNING: [VRFC 10-3676] redeclaration of ansi port 'D' is not allowed [D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.srcs/sources_1/new/segment7.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.srcs/sim_1/new/lab2_2_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_2_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
