INFO-FLOW: Workspace D:/hls/C++/test/DNN/solution1 opened at Fri Jun 02 02:53:36 +0800 2023
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2021.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.36 sec.
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.123 sec.
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.599 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.624 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.111 sec.
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.157 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.278 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 289.052 MB.
INFO: [HLS 200-10] Analyzing design file 'DNN.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling DNN.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang DNN.cpp -foptimization-record-file=D:/hls/C++/test/DNN/solution1/.autopilot/db/clang.DNN.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > D:/hls/C++/test/DNN/solution1/.autopilot/db/clang.DNN.cpp.out.log 2> D:/hls/C++/test/DNN/solution1/.autopilot/db/clang.DNN.cpp.err.log 
Command       ap_eval done; 0.217 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top DNN -name=DNN 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/hls/C++/test/DNN/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > D:/hls/C++/test/DNN/solution1/.autopilot/db/clang.out.log 2> D:/hls/C++/test/DNN/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.711 sec.
Execute       clang_tidy xilinx-systemc-detector D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/hls/C++/test/DNN/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/hls/C++/test/DNN/solution1/.autopilot/db/.systemc_flag -fix-errors D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.659 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/hls/C++/test/DNN/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/hls/C++/test/DNN/solution1/.autopilot/db/all.directive.json -fix-errors D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.001 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.066 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/hls/C++/test/DNN/solution1/.autopilot/db/clang-tidy.DNN.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/hls/C++/test/DNN/solution1/.autopilot/db/clang-tidy.DNN.pp.0.cpp.out.log 2> D:/hls/C++/test/DNN/solution1/.autopilot/db/clang-tidy.DNN.pp.0.cpp.err.log 
Command         ap_eval done; 1.333 sec.
Execute         source D:/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.491 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/hls/C++/test/DNN/solution1/.autopilot/db/xilinx-dataflow-lawyer.DNN.pp.0.cpp.diag.yml D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/hls/C++/test/DNN/solution1/.autopilot/db/xilinx-dataflow-lawyer.DNN.pp.0.cpp.out.log 2> D:/hls/C++/test/DNN/solution1/.autopilot/db/xilinx-dataflow-lawyer.DNN.pp.0.cpp.err.log 
Command       ap_eval done; 0.607 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/hls/C++/test/DNN/solution1/.autopilot/db/clang.DNN.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > D:/hls/C++/test/DNN/solution1/.autopilot/db/clang.DNN.pp.0.cpp.out.log 2> D:/hls/C++/test/DNN/solution1/.autopilot/db/clang.DNN.pp.0.cpp.err.log 
Command       ap_eval done; 0.767 sec.
WARNING: [HLS 207-5301] unused parameter 'print': D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.868 seconds; current allocated memory: 290.909 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.g.bc"  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.g.bc -o D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.0.bc > D:/hls/C++/test/DNN/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> D:/hls/C++/test/DNN/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/hls/C++/test/DNN/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/hls/C++/test/DNN/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> D:/hls/C++/test/DNN/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2021.1/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2021.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2021.1/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2021.1/win64/lib/libhlsmc++_39.bc -o D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/hls/C++/test/DNN/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> D:/hls/C++/test/DNN/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 3.314 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.316 sec.
Execute       run_link_or_opt -opt -out D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=DNN -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/hls/C++/test/DNN/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=DNN -reflow-float-conversion -o D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/hls/C++/test/DNN/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> D:/hls/C++/test/DNN/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.279 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.283 sec.
Execute       run_link_or_opt -out D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2021.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2021.1/win64/lib/libfloatconversion_39.bc -o D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/hls/C++/test/DNN/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> D:/hls/C++/test/DNN/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=DNN 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/hls/C++/test/DNN/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=DNN -o D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/hls/C++/test/DNN/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> D:/hls/C++/test/DNN/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/hls/C++/test/DNN/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=DNN -mllvm -hls-db-dir -mllvm D:/hls/C++/test/DNN/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/hls/C++/test/DNN/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/hls/C++/test/DNN/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > D:/hls/C++/test/DNN/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> D:/hls/C++/test/DNN/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.297 sec.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'ReLU(float)' into 'convolution1(float*, float const (*) [3], float (*) [8])' (DNN.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ReLU(float)' into 'convolution2(float (*) [4], float const (*) [3][3], float (*) [2][2])' (DNN.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'convolution1(float*, float const (*) [3], float (*) [8])' into 'DNN(float*)' (DNN.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'maxPooling1(float (*) [8], float (*) [4])' into 'DNN(float*)' (DNN.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'convolution2(float (*) [4], float const (*) [3][3], float (*) [2][2])' into 'DNN(float*)' (DNN.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'maxPooling2(float (*) [2][2], float (*) [1][1])' into 'DNN(float*)' (DNN.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'ReLU(float)' into 'DNN(float*)' (DNN.cpp:96:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'DNN(float*)' (DNN.cpp:96:0)
WARNING: [HLS 214-167] The program may have out of bound array access
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/hls/C++/test/DNN/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.391 seconds; current allocated memory: 292.923 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 292.924 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top DNN -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.0.bc -o D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.191 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 295.410 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.1.bc -o D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.169 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 294.122 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/hls/C++/test/DNN/solution1/.autopilot/db/a.g.1.bc to D:/hls/C++/test/DNN/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/hls/C++/test/DNN/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/hls/C++/test/DNN/solution1/.autopilot/db/a.o.1.bc -o D:/hls/C++/test/DNN/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'DNN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'DNN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'DNN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'DNN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'DNN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'DNN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'DNN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'DNN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'DNN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'DNN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (DNN.cpp:19) in function 'DNN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_4' (DNN.cpp:15) in function 'DNN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_2' (DNN.cpp:58) in function 'DNN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_3' (DNN.cpp:40) in function 'DNN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_78_1' (DNN.cpp:76) in function 'DNN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_1' (DNN.cpp:117) in function 'DNN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_4' (DNN.cpp:127) in function 'DNN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_6' (DNN.cpp:136) in function 'DNN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_143_8' (DNN.cpp:144) in function 'DNN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_150_10' (DNN.cpp:150) in function 'DNN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_11' (DNN.cpp:153) in function 'DNN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_158_12' (DNN.cpp:157) in function 'DNN' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_25_4' (DNN.cpp:15) in function 'DNN' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_61_2' (DNN.cpp:58) in function 'DNN' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_43_3' (DNN.cpp:40) in function 'DNN' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_78_1' (DNN.cpp:76) in function 'DNN' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_126_4' (DNN.cpp:127) in function 'DNN' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_135_6' (DNN.cpp:136) in function 'DNN' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_143_8' (DNN.cpp:144) in function 'DNN' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_27_5' (DNN.cpp:14) in function 'DNN' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_28_6' (DNN.cpp:14) in function 'DNN' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_3' (DNN.cpp:58) in function 'DNN' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_4' (DNN.cpp:58) in function 'DNN' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_45_4' (DNN.cpp:39) in function 'DNN' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_46_5' (DNN.cpp:39) in function 'DNN' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_82_4' (DNN.cpp:76) in function 'DNN' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_83_5' (DNN.cpp:76) in function 'DNN' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_128_5' (DNN.cpp:128) in function 'DNN' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_137_7' (DNN.cpp:137) in function 'DNN' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_145_9' (DNN.cpp:145) in function 'DNN' completely with a factor of 12.
INFO: [XFORM 203-102] Partitioning array 'pool2_output' (DNN.cpp:100) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'pool2_output.0' (DNN.cpp:100) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::output_weight' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::fc2_weight' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::fc1_weight' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::conv2_kernel' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::conv2_kernel.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::conv2_kernel.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights::conv2_kernel.2' in dimension 2 automatically.
Command         transform done; 0.769 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name D:/hls/C++/test/DNN/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/hls/C++/test/DNN/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.032 seconds; current allocated memory: 316.104 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/hls/C++/test/DNN/solution1/.autopilot/db/a.o.2.bc -o D:/hls/C++/test/DNN/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (DNN.cpp:18:30) in function 'DNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_3' (DNN.cpp:14:9) in function 'DNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_1' (DNN.cpp:58:9) in function 'DNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_2' (DNN.cpp:39:9) in function 'DNN'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (DNN.cpp:39:20) in function 'DNN'.
INFO: [HLS 200-472] Inferring partial write operation for 'conv1_output' (DNN.cpp:97:11)
INFO: [HLS 200-472] Inferring partial write operation for 'pool1_output' (DNN.cpp:98:11)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2_output' (DNN.cpp:99:11)
INFO: [HLS 200-472] Inferring partial write operation for 'pool2_output[0][0]' (DNN.cpp:100:11)
INFO: [HLS 200-472] Inferring partial write operation for 'flatten_output' (DNN.cpp:101:11)
INFO: [HLS 200-472] Inferring partial write operation for 'fc1_output' (DNN.cpp:102:11)
INFO: [HLS 200-472] Inferring partial write operation for 'fc2_output' (DNN.cpp:103:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (DNN.cpp:104:11)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (DNN.cpp:105:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_input' (DNN.cpp:16:11)
INFO: [HLS 200-472] Inferring partial write operation for 'conv1_output' 
INFO: [HLS 200-472] Inferring partial write operation for 'pool1_output' 
INFO: [HLS 200-472] Inferring partial write operation for 'conv2_output' 
INFO: [HLS 200-472] Inferring partial write operation for 'flatten_output' 
INFO: [HLS 200-472] Inferring partial write operation for 'fc1_output' 
INFO: [HLS 200-472] Inferring partial write operation for 'fc2_output' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' 
INFO: [HLS 200-472] Inferring partial write operation for 'output' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_input' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_input' (DNN.cpp:20:29)
INFO: [HLS 200-472] Inferring partial write operation for 'conv1_output' (DNN.cpp:33:26)
INFO: [HLS 200-472] Inferring partial write operation for 'pool1_output' (DNN.cpp:70:34)
INFO: [HLS 200-472] Inferring partial write operation for 'conv2_output' (DNN.cpp:50:29)
INFO: [HLS 200-472] Inferring partial write operation for 'pool2_output[0][0]' (DNN.cpp:90:37)
INFO: [HLS 200-472] Inferring partial write operation for 'flatten_output' (DNN.cpp:120:31)
INFO: [HLS 200-472] Inferring partial write operation for 'fc1_output' (DNN.cpp:131:23)
INFO: [HLS 200-472] Inferring partial write operation for 'fc2_output' (DNN.cpp:140:23)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_output' (DNN.cpp:148:24)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (DNN.cpp:154:15)
Command         transform done; 0.81 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.988 seconds; current allocated memory: 514.534 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.768 sec.
Command     elaborate done; 16.377 sec.
Execute     ap_eval exec zip -j D:/hls/C++/test/DNN/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'DNN' ...
Execute       ap_set_top_model DNN 
Execute       get_model_list DNN -filter all-wo-channel -topdown 
Execute       preproc_iomode -model DNN 
Execute       preproc_iomode -model DNN_Pipeline_VITIS_LOOP_158_12 
Execute       preproc_iomode -model DNN_Pipeline_VITIS_LOOP_153_11 
Execute       preproc_iomode -model DNN_Pipeline_VITIS_LOOP_150_10 
Execute       preproc_iomode -model DNN_Pipeline_VITIS_LOOP_143_8 
Execute       preproc_iomode -model DNN_Pipeline_VITIS_LOOP_135_6 
Execute       preproc_iomode -model DNN_Pipeline_VITIS_LOOP_126_4 
Execute       preproc_iomode -model DNN_Pipeline_VITIS_LOOP_117_1 
Execute       preproc_iomode -model DNN_Pipeline_VITIS_LOOP_78_1 
Execute       preproc_iomode -model DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 
Execute       preproc_iomode -model DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 
Execute       preproc_iomode -model DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 
Execute       preproc_iomode -model DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       preproc_iomode -model DNN_Pipeline_9 
Execute       preproc_iomode -model DNN_Pipeline_8 
Execute       preproc_iomode -model DNN_Pipeline_7 
Execute       preproc_iomode -model DNN_Pipeline_6 
Execute       preproc_iomode -model DNN_Pipeline_5 
Execute       preproc_iomode -model DNN_Pipeline_4 
Execute       preproc_iomode -model DNN_Pipeline_3 
Execute       preproc_iomode -model DNN_Pipeline_2 
Execute       preproc_iomode -model DNN_Pipeline_1 
Execute       get_model_list DNN -filter all-wo-channel 
INFO-FLOW: Model list for configure: DNN_Pipeline_1 DNN_Pipeline_2 DNN_Pipeline_3 DNN_Pipeline_4 DNN_Pipeline_5 DNN_Pipeline_6 DNN_Pipeline_7 DNN_Pipeline_8 DNN_Pipeline_9 DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 DNN_Pipeline_VITIS_LOOP_78_1 DNN_Pipeline_VITIS_LOOP_117_1 DNN_Pipeline_VITIS_LOOP_126_4 DNN_Pipeline_VITIS_LOOP_135_6 DNN_Pipeline_VITIS_LOOP_143_8 DNN_Pipeline_VITIS_LOOP_150_10 DNN_Pipeline_VITIS_LOOP_153_11 DNN_Pipeline_VITIS_LOOP_158_12 DNN
INFO-FLOW: Configuring Module : DNN_Pipeline_1 ...
Execute       set_default_model DNN_Pipeline_1 
Execute       apply_spec_resource_limit DNN_Pipeline_1 
INFO-FLOW: Configuring Module : DNN_Pipeline_2 ...
Execute       set_default_model DNN_Pipeline_2 
Execute       apply_spec_resource_limit DNN_Pipeline_2 
INFO-FLOW: Configuring Module : DNN_Pipeline_3 ...
Execute       set_default_model DNN_Pipeline_3 
Execute       apply_spec_resource_limit DNN_Pipeline_3 
INFO-FLOW: Configuring Module : DNN_Pipeline_4 ...
Execute       set_default_model DNN_Pipeline_4 
Execute       apply_spec_resource_limit DNN_Pipeline_4 
INFO-FLOW: Configuring Module : DNN_Pipeline_5 ...
Execute       set_default_model DNN_Pipeline_5 
Execute       apply_spec_resource_limit DNN_Pipeline_5 
INFO-FLOW: Configuring Module : DNN_Pipeline_6 ...
Execute       set_default_model DNN_Pipeline_6 
Execute       apply_spec_resource_limit DNN_Pipeline_6 
INFO-FLOW: Configuring Module : DNN_Pipeline_7 ...
Execute       set_default_model DNN_Pipeline_7 
Execute       apply_spec_resource_limit DNN_Pipeline_7 
INFO-FLOW: Configuring Module : DNN_Pipeline_8 ...
Execute       set_default_model DNN_Pipeline_8 
Execute       apply_spec_resource_limit DNN_Pipeline_8 
INFO-FLOW: Configuring Module : DNN_Pipeline_9 ...
Execute       set_default_model DNN_Pipeline_9 
Execute       apply_spec_resource_limit DNN_Pipeline_9 
INFO-FLOW: Configuring Module : DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       apply_spec_resource_limit DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
INFO-FLOW: Configuring Module : DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 
Execute       apply_spec_resource_limit DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 
INFO-FLOW: Configuring Module : DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 
Execute       apply_spec_resource_limit DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 
INFO-FLOW: Configuring Module : DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 
Execute       apply_spec_resource_limit DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 
INFO-FLOW: Configuring Module : DNN_Pipeline_VITIS_LOOP_78_1 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_78_1 
Execute       apply_spec_resource_limit DNN_Pipeline_VITIS_LOOP_78_1 
INFO-FLOW: Configuring Module : DNN_Pipeline_VITIS_LOOP_117_1 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_117_1 
Execute       apply_spec_resource_limit DNN_Pipeline_VITIS_LOOP_117_1 
INFO-FLOW: Configuring Module : DNN_Pipeline_VITIS_LOOP_126_4 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_126_4 
Execute       apply_spec_resource_limit DNN_Pipeline_VITIS_LOOP_126_4 
INFO-FLOW: Configuring Module : DNN_Pipeline_VITIS_LOOP_135_6 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_135_6 
Execute       apply_spec_resource_limit DNN_Pipeline_VITIS_LOOP_135_6 
INFO-FLOW: Configuring Module : DNN_Pipeline_VITIS_LOOP_143_8 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_143_8 
Execute       apply_spec_resource_limit DNN_Pipeline_VITIS_LOOP_143_8 
INFO-FLOW: Configuring Module : DNN_Pipeline_VITIS_LOOP_150_10 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_150_10 
Execute       apply_spec_resource_limit DNN_Pipeline_VITIS_LOOP_150_10 
INFO-FLOW: Configuring Module : DNN_Pipeline_VITIS_LOOP_153_11 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_153_11 
Execute       apply_spec_resource_limit DNN_Pipeline_VITIS_LOOP_153_11 
INFO-FLOW: Configuring Module : DNN_Pipeline_VITIS_LOOP_158_12 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_158_12 
Execute       apply_spec_resource_limit DNN_Pipeline_VITIS_LOOP_158_12 
INFO-FLOW: Configuring Module : DNN ...
Execute       set_default_model DNN 
Execute       apply_spec_resource_limit DNN 
INFO-FLOW: Model list for preprocess: DNN_Pipeline_1 DNN_Pipeline_2 DNN_Pipeline_3 DNN_Pipeline_4 DNN_Pipeline_5 DNN_Pipeline_6 DNN_Pipeline_7 DNN_Pipeline_8 DNN_Pipeline_9 DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 DNN_Pipeline_VITIS_LOOP_78_1 DNN_Pipeline_VITIS_LOOP_117_1 DNN_Pipeline_VITIS_LOOP_126_4 DNN_Pipeline_VITIS_LOOP_135_6 DNN_Pipeline_VITIS_LOOP_143_8 DNN_Pipeline_VITIS_LOOP_150_10 DNN_Pipeline_VITIS_LOOP_153_11 DNN_Pipeline_VITIS_LOOP_158_12 DNN
INFO-FLOW: Preprocessing Module: DNN_Pipeline_1 ...
Execute       set_default_model DNN_Pipeline_1 
Execute       cdfg_preprocess -model DNN_Pipeline_1 
Execute       rtl_gen_preprocess DNN_Pipeline_1 
INFO-FLOW: Preprocessing Module: DNN_Pipeline_2 ...
Execute       set_default_model DNN_Pipeline_2 
Execute       cdfg_preprocess -model DNN_Pipeline_2 
Execute       rtl_gen_preprocess DNN_Pipeline_2 
INFO-FLOW: Preprocessing Module: DNN_Pipeline_3 ...
Execute       set_default_model DNN_Pipeline_3 
Execute       cdfg_preprocess -model DNN_Pipeline_3 
Execute       rtl_gen_preprocess DNN_Pipeline_3 
INFO-FLOW: Preprocessing Module: DNN_Pipeline_4 ...
Execute       set_default_model DNN_Pipeline_4 
Execute       cdfg_preprocess -model DNN_Pipeline_4 
Execute       rtl_gen_preprocess DNN_Pipeline_4 
INFO-FLOW: Preprocessing Module: DNN_Pipeline_5 ...
Execute       set_default_model DNN_Pipeline_5 
Execute       cdfg_preprocess -model DNN_Pipeline_5 
Execute       rtl_gen_preprocess DNN_Pipeline_5 
INFO-FLOW: Preprocessing Module: DNN_Pipeline_6 ...
Execute       set_default_model DNN_Pipeline_6 
Execute       cdfg_preprocess -model DNN_Pipeline_6 
Execute       rtl_gen_preprocess DNN_Pipeline_6 
INFO-FLOW: Preprocessing Module: DNN_Pipeline_7 ...
Execute       set_default_model DNN_Pipeline_7 
Execute       cdfg_preprocess -model DNN_Pipeline_7 
Execute       rtl_gen_preprocess DNN_Pipeline_7 
INFO-FLOW: Preprocessing Module: DNN_Pipeline_8 ...
Execute       set_default_model DNN_Pipeline_8 
Execute       cdfg_preprocess -model DNN_Pipeline_8 
Execute       rtl_gen_preprocess DNN_Pipeline_8 
INFO-FLOW: Preprocessing Module: DNN_Pipeline_9 ...
Execute       set_default_model DNN_Pipeline_9 
Execute       cdfg_preprocess -model DNN_Pipeline_9 
Execute       rtl_gen_preprocess DNN_Pipeline_9 
INFO-FLOW: Preprocessing Module: DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       cdfg_preprocess -model DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
INFO-FLOW: Preprocessing Module: DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 
Execute       cdfg_preprocess -model DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 
INFO-FLOW: Preprocessing Module: DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 
Execute       cdfg_preprocess -model DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 
INFO-FLOW: Preprocessing Module: DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 
Execute       cdfg_preprocess -model DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 
INFO-FLOW: Preprocessing Module: DNN_Pipeline_VITIS_LOOP_78_1 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_78_1 
Execute       cdfg_preprocess -model DNN_Pipeline_VITIS_LOOP_78_1 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_78_1 
INFO-FLOW: Preprocessing Module: DNN_Pipeline_VITIS_LOOP_117_1 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_117_1 
Execute       cdfg_preprocess -model DNN_Pipeline_VITIS_LOOP_117_1 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_117_1 
INFO-FLOW: Preprocessing Module: DNN_Pipeline_VITIS_LOOP_126_4 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_126_4 
Execute       cdfg_preprocess -model DNN_Pipeline_VITIS_LOOP_126_4 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_126_4 
INFO-FLOW: Preprocessing Module: DNN_Pipeline_VITIS_LOOP_135_6 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_135_6 
Execute       cdfg_preprocess -model DNN_Pipeline_VITIS_LOOP_135_6 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_135_6 
INFO-FLOW: Preprocessing Module: DNN_Pipeline_VITIS_LOOP_143_8 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_143_8 
Execute       cdfg_preprocess -model DNN_Pipeline_VITIS_LOOP_143_8 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_143_8 
INFO-FLOW: Preprocessing Module: DNN_Pipeline_VITIS_LOOP_150_10 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_150_10 
Execute       cdfg_preprocess -model DNN_Pipeline_VITIS_LOOP_150_10 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_150_10 
INFO-FLOW: Preprocessing Module: DNN_Pipeline_VITIS_LOOP_153_11 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_153_11 
Execute       cdfg_preprocess -model DNN_Pipeline_VITIS_LOOP_153_11 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_153_11 
INFO-FLOW: Preprocessing Module: DNN_Pipeline_VITIS_LOOP_158_12 ...
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_158_12 
Execute       cdfg_preprocess -model DNN_Pipeline_VITIS_LOOP_158_12 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_158_12 
INFO-FLOW: Preprocessing Module: DNN ...
Execute       set_default_model DNN 
Execute       cdfg_preprocess -model DNN 
Execute       rtl_gen_preprocess DNN 
WARNING: [SYN 201-107] Renaming port name 'DNN/input' to 'DNN/input_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: DNN_Pipeline_1 DNN_Pipeline_2 DNN_Pipeline_3 DNN_Pipeline_4 DNN_Pipeline_5 DNN_Pipeline_6 DNN_Pipeline_7 DNN_Pipeline_8 DNN_Pipeline_9 DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 DNN_Pipeline_VITIS_LOOP_78_1 DNN_Pipeline_VITIS_LOOP_117_1 DNN_Pipeline_VITIS_LOOP_126_4 DNN_Pipeline_VITIS_LOOP_135_6 DNN_Pipeline_VITIS_LOOP_143_8 DNN_Pipeline_VITIS_LOOP_150_10 DNN_Pipeline_VITIS_LOOP_153_11 DNN_Pipeline_VITIS_LOOP_158_12 DNN
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_Pipeline_1 
Execute       schedule -model DNN_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv1_output'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 514.927 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling DNN_Pipeline_1.
Execute       set_default_model DNN_Pipeline_1 
Execute       bind -model DNN_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 515.046 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding DNN_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_Pipeline_2 
Execute       schedule -model DNN_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pool1_output'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 515.108 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling DNN_Pipeline_2.
Execute       set_default_model DNN_Pipeline_2 
Execute       bind -model DNN_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 515.175 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding DNN_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_Pipeline_3 
Execute       schedule -model DNN_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv2_output'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 515.237 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling DNN_Pipeline_3.
Execute       set_default_model DNN_Pipeline_3 
Execute       bind -model DNN_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 515.305 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding DNN_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_Pipeline_4 
Execute       schedule -model DNN_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 515.424 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling DNN_Pipeline_4.
Execute       set_default_model DNN_Pipeline_4 
Execute       bind -model DNN_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 515.490 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding DNN_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_Pipeline_5 
Execute       schedule -model DNN_Pipeline_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 515.550 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_5.sched.adb -f 
INFO-FLOW: Finish scheduling DNN_Pipeline_5.
Execute       set_default_model DNN_Pipeline_5 
Execute       bind -model DNN_Pipeline_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 515.616 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_5.bind.adb -f 
INFO-FLOW: Finish binding DNN_Pipeline_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_Pipeline_6 
Execute       schedule -model DNN_Pipeline_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 515.677 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_6.sched.adb -f 
INFO-FLOW: Finish scheduling DNN_Pipeline_6.
Execute       set_default_model DNN_Pipeline_6 
Execute       bind -model DNN_Pipeline_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 515.772 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_6.bind.adb -f 
INFO-FLOW: Finish binding DNN_Pipeline_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_Pipeline_7 
Execute       schedule -model DNN_Pipeline_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 515.833 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_7.sched.adb -f 
INFO-FLOW: Finish scheduling DNN_Pipeline_7.
Execute       set_default_model DNN_Pipeline_7 
Execute       bind -model DNN_Pipeline_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 515.899 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_7.bind.adb -f 
INFO-FLOW: Finish binding DNN_Pipeline_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_Pipeline_8 
Execute       schedule -model DNN_Pipeline_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 515.988 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_8.sched.adb -f 
INFO-FLOW: Finish scheduling DNN_Pipeline_8.
Execute       set_default_model DNN_Pipeline_8 
Execute       bind -model DNN_Pipeline_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 516.054 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_8.bind.adb -f 
INFO-FLOW: Finish binding DNN_Pipeline_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_Pipeline_9 
Execute       schedule -model DNN_Pipeline_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'temp_input'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 516.144 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_9.sched.adb -f 
INFO-FLOW: Finish scheduling DNN_Pipeline_9.
Execute       set_default_model DNN_Pipeline_9 
Execute       bind -model DNN_Pipeline_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 516.210 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.134 sec.
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_9.bind.adb -f 
INFO-FLOW: Finish binding DNN_Pipeline_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       schedule -model DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'temp_input'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 516.345 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.sched.adb -f 
INFO-FLOW: Finish scheduling DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       bind -model DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 516.496 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.bind.adb -f 
INFO-FLOW: Finish binding DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 
Execute       schedule -model DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv1_output'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'temp_input'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_3_VITIS_LOOP_25_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_24_3_VITIS_LOOP_25_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.354 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.631 seconds; current allocated memory: 516.865 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.179 sec.
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4.sched.adb -f 
INFO-FLOW: Finish scheduling DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4.
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 
Execute       bind -model DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.163 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 517.309 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.282 sec.
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4.bind.adb -f 
INFO-FLOW: Finish binding DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 
Execute       schedule -model DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pool1_output'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv1_output'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.127 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 517.645 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2.sched.adb -f 
INFO-FLOW: Finish scheduling DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2.
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 
Execute       bind -model DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 518.025 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.157 sec.
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2.bind.adb -f 
INFO-FLOW: Finish binding DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 
Execute       schedule -model DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv2_output'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pool1_output'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 32, loop 'VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.377 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.777 seconds; current allocated memory: 518.471 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.173 sec.
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3.sched.adb -f 
INFO-FLOW: Finish scheduling DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3.
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 
Execute       bind -model DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.174 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 519.023 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.357 sec.
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3.bind.adb -f 
INFO-FLOW: Finish binding DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_Pipeline_VITIS_LOOP_78_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_78_1 
Execute       schedule -model DNN_Pipeline_VITIS_LOOP_78_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv2_output'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_78_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.107 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.719 seconds; current allocated memory: 519.313 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_78_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_78_1.sched.adb -f 
INFO-FLOW: Finish scheduling DNN_Pipeline_VITIS_LOOP_78_1.
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_78_1 
Execute       bind -model DNN_Pipeline_VITIS_LOOP_78_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 519.633 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_78_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.142 sec.
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_78_1.bind.adb -f 
INFO-FLOW: Finish binding DNN_Pipeline_VITIS_LOOP_78_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_Pipeline_VITIS_LOOP_117_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_117_1 
Execute       schedule -model DNN_Pipeline_VITIS_LOOP_117_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_117_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 519.708 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_117_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_117_1.sched.adb -f 
INFO-FLOW: Finish scheduling DNN_Pipeline_VITIS_LOOP_117_1.
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_117_1 
Execute       bind -model DNN_Pipeline_VITIS_LOOP_117_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 519.784 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_117_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_117_1.bind.adb -f 
INFO-FLOW: Finish binding DNN_Pipeline_VITIS_LOOP_117_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_Pipeline_VITIS_LOOP_126_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_126_4 
Execute       schedule -model DNN_Pipeline_VITIS_LOOP_126_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 53, loop 'VITIS_LOOP_126_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.528 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.768 seconds; current allocated memory: 520.206 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_126_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.252 sec.
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_126_4.sched.adb -f 
INFO-FLOW: Finish scheduling DNN_Pipeline_VITIS_LOOP_126_4.
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_126_4 
Execute       bind -model DNN_Pipeline_VITIS_LOOP_126_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.225 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 520.734 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_126_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.348 sec.
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_126_4.bind.adb -f 
INFO-FLOW: Finish binding DNN_Pipeline_VITIS_LOOP_126_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_Pipeline_VITIS_LOOP_135_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_135_6 
Execute       schedule -model DNN_Pipeline_VITIS_LOOP_135_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 53, loop 'VITIS_LOOP_135_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.587 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.186 seconds; current allocated memory: 521.128 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_135_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.255 sec.
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_135_6.sched.adb -f 
INFO-FLOW: Finish scheduling DNN_Pipeline_VITIS_LOOP_135_6.
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_135_6 
Execute       bind -model DNN_Pipeline_VITIS_LOOP_135_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.665 seconds; current allocated memory: 521.627 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_135_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.401 sec.
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_135_6.bind.adb -f 
INFO-FLOW: Finish binding DNN_Pipeline_VITIS_LOOP_135_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_Pipeline_VITIS_LOOP_143_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_143_8 
Execute       schedule -model DNN_Pipeline_VITIS_LOOP_143_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 44, loop 'VITIS_LOOP_143_8'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.418 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.072 seconds; current allocated memory: 521.930 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_143_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.205 sec.
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_143_8.sched.adb -f 
INFO-FLOW: Finish scheduling DNN_Pipeline_VITIS_LOOP_143_8.
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_143_8 
Execute       bind -model DNN_Pipeline_VITIS_LOOP_143_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.179 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.591 seconds; current allocated memory: 522.309 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_143_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.459 sec.
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_143_8.bind.adb -f 
INFO-FLOW: Finish binding DNN_Pipeline_VITIS_LOOP_143_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_Pipeline_VITIS_LOOP_150_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_150_10 
Execute       schedule -model DNN_Pipeline_VITIS_LOOP_150_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_10'.
WARNING: [HLS 200-880] The II Violation in module 'DNN_Pipeline_VITIS_LOOP_150_10' (loop 'VITIS_LOOP_150_10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('s_write_ln151', DNN.cpp:151) of variable 's', DNN.cpp:151 on local variable 's' and 'load' operation ('s_load', DNN.cpp:151) on local variable 's'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_150_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.805 seconds; current allocated memory: 522.424 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_150_10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_150_10.sched.adb -f 
INFO-FLOW: Finish scheduling DNN_Pipeline_VITIS_LOOP_150_10.
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_150_10 
Execute       bind -model DNN_Pipeline_VITIS_LOOP_150_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 522.520 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_150_10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_150_10.bind.adb -f 
INFO-FLOW: Finish binding DNN_Pipeline_VITIS_LOOP_150_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_Pipeline_VITIS_LOOP_153_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_153_11 
Execute       schedule -model DNN_Pipeline_VITIS_LOOP_153_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_153_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 522.638 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_153_11.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_153_11.sched.adb -f 
INFO-FLOW: Finish scheduling DNN_Pipeline_VITIS_LOOP_153_11.
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_153_11 
Execute       bind -model DNN_Pipeline_VITIS_LOOP_153_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 522.738 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_153_11.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_153_11.bind.adb -f 
INFO-FLOW: Finish binding DNN_Pipeline_VITIS_LOOP_153_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN_Pipeline_VITIS_LOOP_158_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_158_12 
Execute       schedule -model DNN_Pipeline_VITIS_LOOP_158_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_158_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 522.870 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_158_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_158_12.sched.adb -f 
INFO-FLOW: Finish scheduling DNN_Pipeline_VITIS_LOOP_158_12.
Execute       set_default_model DNN_Pipeline_VITIS_LOOP_158_12 
Execute       bind -model DNN_Pipeline_VITIS_LOOP_158_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 523.051 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_158_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_158_12.bind.adb -f 
INFO-FLOW: Finish binding DNN_Pipeline_VITIS_LOOP_158_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DNN 
Execute       schedule -model DNN 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'temp_input'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv2_output'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pool1_output'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'conv1_output'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.239 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 523.477 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.sched.adb -f 
INFO-FLOW: Finish scheduling DNN.
Execute       set_default_model DNN 
Execute       bind -model DNN 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.589 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.986 seconds; current allocated memory: 524.171 MB.
Execute       syn_report -verbosereport -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.45 sec.
Execute       db_write -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.bind.adb -f 
INFO-FLOW: Finish binding DNN.
Execute       get_model_list DNN -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess DNN_Pipeline_1 
Execute       rtl_gen_preprocess DNN_Pipeline_2 
Execute       rtl_gen_preprocess DNN_Pipeline_3 
Execute       rtl_gen_preprocess DNN_Pipeline_4 
Execute       rtl_gen_preprocess DNN_Pipeline_5 
Execute       rtl_gen_preprocess DNN_Pipeline_6 
Execute       rtl_gen_preprocess DNN_Pipeline_7 
Execute       rtl_gen_preprocess DNN_Pipeline_8 
Execute       rtl_gen_preprocess DNN_Pipeline_9 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_78_1 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_117_1 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_126_4 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_135_6 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_143_8 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_150_10 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_153_11 
Execute       rtl_gen_preprocess DNN_Pipeline_VITIS_LOOP_158_12 
Execute       rtl_gen_preprocess DNN 
INFO-FLOW: Model list for RTL generation: DNN_Pipeline_1 DNN_Pipeline_2 DNN_Pipeline_3 DNN_Pipeline_4 DNN_Pipeline_5 DNN_Pipeline_6 DNN_Pipeline_7 DNN_Pipeline_8 DNN_Pipeline_9 DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 DNN_Pipeline_VITIS_LOOP_78_1 DNN_Pipeline_VITIS_LOOP_117_1 DNN_Pipeline_VITIS_LOOP_126_4 DNN_Pipeline_VITIS_LOOP_135_6 DNN_Pipeline_VITIS_LOOP_143_8 DNN_Pipeline_VITIS_LOOP_150_10 DNN_Pipeline_VITIS_LOOP_153_11 DNN_Pipeline_VITIS_LOOP_158_12 DNN
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_Pipeline_1 -top_prefix DNN_ -sub_prefix DNN_ -mg_file D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.765 seconds; current allocated memory: 524.431 MB.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_Pipeline_1 -style xilinx -f -lang vhdl -o D:/hls/C++/test/DNN/solution1/syn/vhdl/DNN_DNN_Pipeline_1 
Execute       gen_rtl DNN_Pipeline_1 -style xilinx -f -lang vlog -o D:/hls/C++/test/DNN/solution1/syn/verilog/DNN_DNN_Pipeline_1 
Execute       syn_report -csynth -model DNN_Pipeline_1 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model DNN_Pipeline_1 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DNN_Pipeline_1 -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model DNN_Pipeline_1 -f -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_1.adb 
Execute       db_write -model DNN_Pipeline_1 -bindview -o D:/hls/C++/test/DNN/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DNN_Pipeline_1 -p D:/hls/C++/test/DNN/solution1/.autopilot/db -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_Pipeline_2 -top_prefix DNN_ -sub_prefix DNN_ -mg_file D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 524.911 MB.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_Pipeline_2 -style xilinx -f -lang vhdl -o D:/hls/C++/test/DNN/solution1/syn/vhdl/DNN_DNN_Pipeline_2 
Execute       gen_rtl DNN_Pipeline_2 -style xilinx -f -lang vlog -o D:/hls/C++/test/DNN/solution1/syn/verilog/DNN_DNN_Pipeline_2 
Execute       syn_report -csynth -model DNN_Pipeline_2 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model DNN_Pipeline_2 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DNN_Pipeline_2 -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model DNN_Pipeline_2 -f -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_2.adb 
Execute       db_write -model DNN_Pipeline_2 -bindview -o D:/hls/C++/test/DNN/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DNN_Pipeline_2 -p D:/hls/C++/test/DNN/solution1/.autopilot/db -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_Pipeline_3 -top_prefix DNN_ -sub_prefix DNN_ -mg_file D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 525.375 MB.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_Pipeline_3 -style xilinx -f -lang vhdl -o D:/hls/C++/test/DNN/solution1/syn/vhdl/DNN_DNN_Pipeline_3 
Execute       gen_rtl DNN_Pipeline_3 -style xilinx -f -lang vlog -o D:/hls/C++/test/DNN/solution1/syn/verilog/DNN_DNN_Pipeline_3 
Execute       syn_report -csynth -model DNN_Pipeline_3 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model DNN_Pipeline_3 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DNN_Pipeline_3 -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model DNN_Pipeline_3 -f -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_3.adb 
Execute       db_write -model DNN_Pipeline_3 -bindview -o D:/hls/C++/test/DNN/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DNN_Pipeline_3 -p D:/hls/C++/test/DNN/solution1/.autopilot/db -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_Pipeline_4 -top_prefix DNN_ -sub_prefix DNN_ -mg_file D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 525.811 MB.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_Pipeline_4 -style xilinx -f -lang vhdl -o D:/hls/C++/test/DNN/solution1/syn/vhdl/DNN_DNN_Pipeline_4 
Command       gen_rtl done; 0.174 sec.
Execute       gen_rtl DNN_Pipeline_4 -style xilinx -f -lang vlog -o D:/hls/C++/test/DNN/solution1/syn/verilog/DNN_DNN_Pipeline_4 
Execute       syn_report -csynth -model DNN_Pipeline_4 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model DNN_Pipeline_4 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DNN_Pipeline_4 -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.345 sec.
Execute       db_write -model DNN_Pipeline_4 -f -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_4.adb 
Execute       db_write -model DNN_Pipeline_4 -bindview -o D:/hls/C++/test/DNN/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DNN_Pipeline_4 -p D:/hls/C++/test/DNN/solution1/.autopilot/db -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_Pipeline_5 -top_prefix DNN_ -sub_prefix DNN_ -mg_file D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.834 seconds; current allocated memory: 526.246 MB.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_Pipeline_5 -style xilinx -f -lang vhdl -o D:/hls/C++/test/DNN/solution1/syn/vhdl/DNN_DNN_Pipeline_5 
Execute       gen_rtl DNN_Pipeline_5 -style xilinx -f -lang vlog -o D:/hls/C++/test/DNN/solution1/syn/verilog/DNN_DNN_Pipeline_5 
Execute       syn_report -csynth -model DNN_Pipeline_5 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model DNN_Pipeline_5 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DNN_Pipeline_5 -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model DNN_Pipeline_5 -f -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_5.adb 
Execute       db_write -model DNN_Pipeline_5 -bindview -o D:/hls/C++/test/DNN/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DNN_Pipeline_5 -p D:/hls/C++/test/DNN/solution1/.autopilot/db -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_Pipeline_6 -top_prefix DNN_ -sub_prefix DNN_ -mg_file D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 526.653 MB.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_Pipeline_6 -style xilinx -f -lang vhdl -o D:/hls/C++/test/DNN/solution1/syn/vhdl/DNN_DNN_Pipeline_6 
Execute       gen_rtl DNN_Pipeline_6 -style xilinx -f -lang vlog -o D:/hls/C++/test/DNN/solution1/syn/verilog/DNN_DNN_Pipeline_6 
Execute       syn_report -csynth -model DNN_Pipeline_6 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model DNN_Pipeline_6 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DNN_Pipeline_6 -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model DNN_Pipeline_6 -f -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_6.adb 
Execute       db_write -model DNN_Pipeline_6 -bindview -o D:/hls/C++/test/DNN/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DNN_Pipeline_6 -p D:/hls/C++/test/DNN/solution1/.autopilot/db -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_Pipeline_7 -top_prefix DNN_ -sub_prefix DNN_ -mg_file D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 527.060 MB.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_Pipeline_7 -style xilinx -f -lang vhdl -o D:/hls/C++/test/DNN/solution1/syn/vhdl/DNN_DNN_Pipeline_7 
Execute       gen_rtl DNN_Pipeline_7 -style xilinx -f -lang vlog -o D:/hls/C++/test/DNN/solution1/syn/verilog/DNN_DNN_Pipeline_7 
Execute       syn_report -csynth -model DNN_Pipeline_7 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model DNN_Pipeline_7 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DNN_Pipeline_7 -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model DNN_Pipeline_7 -f -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_7.adb 
Execute       db_write -model DNN_Pipeline_7 -bindview -o D:/hls/C++/test/DNN/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DNN_Pipeline_7 -p D:/hls/C++/test/DNN/solution1/.autopilot/db -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_Pipeline_8 -top_prefix DNN_ -sub_prefix DNN_ -mg_file D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 527.495 MB.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_Pipeline_8 -style xilinx -f -lang vhdl -o D:/hls/C++/test/DNN/solution1/syn/vhdl/DNN_DNN_Pipeline_8 
Execute       gen_rtl DNN_Pipeline_8 -style xilinx -f -lang vlog -o D:/hls/C++/test/DNN/solution1/syn/verilog/DNN_DNN_Pipeline_8 
Execute       syn_report -csynth -model DNN_Pipeline_8 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model DNN_Pipeline_8 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DNN_Pipeline_8 -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model DNN_Pipeline_8 -f -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_8.adb 
Execute       db_write -model DNN_Pipeline_8 -bindview -o D:/hls/C++/test/DNN/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DNN_Pipeline_8 -p D:/hls/C++/test/DNN/solution1/.autopilot/db -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_Pipeline_9 -top_prefix DNN_ -sub_prefix DNN_ -mg_file D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 527.956 MB.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_Pipeline_9 -style xilinx -f -lang vhdl -o D:/hls/C++/test/DNN/solution1/syn/vhdl/DNN_DNN_Pipeline_9 
Execute       gen_rtl DNN_Pipeline_9 -style xilinx -f -lang vlog -o D:/hls/C++/test/DNN/solution1/syn/verilog/DNN_DNN_Pipeline_9 
Execute       syn_report -csynth -model DNN_Pipeline_9 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model DNN_Pipeline_9 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DNN_Pipeline_9 -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model DNN_Pipeline_9 -f -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_9.adb 
Execute       db_write -model DNN_Pipeline_9 -bindview -o D:/hls/C++/test/DNN/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DNN_Pipeline_9 -p D:/hls/C++/test/DNN/solution1/.autopilot/db -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -top_prefix DNN_ -sub_prefix DNN_ -mg_file D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 528.556 MB.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -style xilinx -f -lang vhdl -o D:/hls/C++/test/DNN/solution1/syn/vhdl/DNN_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -style xilinx -f -lang vlog -o D:/hls/C++/test/DNN/solution1/syn/verilog/DNN_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Execute       syn_report -csynth -model DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.128 sec.
Execute       syn_report -verbosereport -model DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -f -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.adb 
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -bindview -o D:/hls/C++/test/DNN/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 -p D:/hls/C++/test/DNN/solution1/.autopilot/db -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 
Command       gen_tb_info done; 0.117 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 -top_prefix DNN_ -sub_prefix DNN_ -mg_file D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4' pipeline 'VITIS_LOOP_24_3_VITIS_LOOP_25_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4'.
Command       create_rtl_model done; 0.216 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.876 seconds; current allocated memory: 530.895 MB.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 -style xilinx -f -lang vhdl -o D:/hls/C++/test/DNN/solution1/syn/vhdl/DNN_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 -style xilinx -f -lang vlog -o D:/hls/C++/test/DNN/solution1/syn/verilog/DNN_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 
Execute       syn_report -csynth -model DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.342 sec.
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 -f -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4.adb 
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 -bindview -o D:/hls/C++/test/DNN/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 -p D:/hls/C++/test/DNN/solution1/.autopilot/db -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 -top_prefix DNN_ -sub_prefix DNN_ -mg_file D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' pipeline 'VITIS_LOOP_60_1_VITIS_LOOP_61_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.992 seconds; current allocated memory: 533.683 MB.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 -style xilinx -f -lang vhdl -o D:/hls/C++/test/DNN/solution1/syn/vhdl/DNN_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 
Command       gen_rtl done; 0.142 sec.
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 -style xilinx -f -lang vlog -o D:/hls/C++/test/DNN/solution1/syn/verilog/DNN_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 
Execute       syn_report -csynth -model DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.101 sec.
Execute       syn_report -rtlxml -model DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.202 sec.
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 -f -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2.adb 
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 -bindview -o D:/hls/C++/test/DNN/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 -p D:/hls/C++/test/DNN/solution1/.autopilot/db -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 -top_prefix DNN_ -sub_prefix DNN_ -mg_file D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3' pipeline 'VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3'.
Command       create_rtl_model done; 0.139 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.039 seconds; current allocated memory: 537.284 MB.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 -style xilinx -f -lang vhdl -o D:/hls/C++/test/DNN/solution1/syn/vhdl/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 -style xilinx -f -lang vlog -o D:/hls/C++/test/DNN/solution1/syn/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 
Execute       syn_report -csynth -model DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.217 sec.
Execute       syn_report -rtlxml -model DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.462 sec.
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 -f -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3.adb 
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 -bindview -o D:/hls/C++/test/DNN/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 -p D:/hls/C++/test/DNN/solution1/.autopilot/db -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_Pipeline_VITIS_LOOP_78_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_Pipeline_VITIS_LOOP_78_1 -top_prefix DNN_ -sub_prefix DNN_ -mg_file D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_78_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DNN_Pipeline_VITIS_LOOP_78_1' pipeline 'VITIS_LOOP_78_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_Pipeline_VITIS_LOOP_78_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.271 seconds; current allocated memory: 540.355 MB.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_78_1 -style xilinx -f -lang vhdl -o D:/hls/C++/test/DNN/solution1/syn/vhdl/DNN_DNN_Pipeline_VITIS_LOOP_78_1 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_78_1 -style xilinx -f -lang vlog -o D:/hls/C++/test/DNN/solution1/syn/verilog/DNN_DNN_Pipeline_VITIS_LOOP_78_1 
Execute       syn_report -csynth -model DNN_Pipeline_VITIS_LOOP_78_1 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_78_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.125 sec.
Execute       syn_report -rtlxml -model DNN_Pipeline_VITIS_LOOP_78_1 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_78_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.219 sec.
Execute       syn_report -verbosereport -model DNN_Pipeline_VITIS_LOOP_78_1 -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_78_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.163 sec.
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_78_1 -f -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_78_1.adb 
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_78_1 -bindview -o D:/hls/C++/test/DNN/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DNN_Pipeline_VITIS_LOOP_78_1 -p D:/hls/C++/test/DNN/solution1/.autopilot/db -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_78_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_Pipeline_VITIS_LOOP_117_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_Pipeline_VITIS_LOOP_117_1 -top_prefix DNN_ -sub_prefix DNN_ -mg_file D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_117_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DNN_Pipeline_VITIS_LOOP_117_1' pipeline 'VITIS_LOOP_117_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_Pipeline_VITIS_LOOP_117_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.939 seconds; current allocated memory: 541.874 MB.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_117_1 -style xilinx -f -lang vhdl -o D:/hls/C++/test/DNN/solution1/syn/vhdl/DNN_DNN_Pipeline_VITIS_LOOP_117_1 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_117_1 -style xilinx -f -lang vlog -o D:/hls/C++/test/DNN/solution1/syn/verilog/DNN_DNN_Pipeline_VITIS_LOOP_117_1 
Execute       syn_report -csynth -model DNN_Pipeline_VITIS_LOOP_117_1 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_117_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model DNN_Pipeline_VITIS_LOOP_117_1 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_117_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DNN_Pipeline_VITIS_LOOP_117_1 -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_117_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_117_1 -f -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_117_1.adb 
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_117_1 -bindview -o D:/hls/C++/test/DNN/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DNN_Pipeline_VITIS_LOOP_117_1 -p D:/hls/C++/test/DNN/solution1/.autopilot/db -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_117_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_Pipeline_VITIS_LOOP_126_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_Pipeline_VITIS_LOOP_126_4 -top_prefix DNN_ -sub_prefix DNN_ -mg_file D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_126_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DNN_Pipeline_VITIS_LOOP_126_4' pipeline 'VITIS_LOOP_126_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_Pipeline_VITIS_LOOP_126_4'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 545.185 MB.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_126_4 -style xilinx -f -lang vhdl -o D:/hls/C++/test/DNN/solution1/syn/vhdl/DNN_DNN_Pipeline_VITIS_LOOP_126_4 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_126_4 -style xilinx -f -lang vlog -o D:/hls/C++/test/DNN/solution1/syn/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4 
Command       gen_rtl done; 0.226 sec.
Execute       syn_report -csynth -model DNN_Pipeline_VITIS_LOOP_126_4 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_126_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model DNN_Pipeline_VITIS_LOOP_126_4 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_126_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DNN_Pipeline_VITIS_LOOP_126_4 -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_126_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.364 sec.
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_126_4 -f -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_126_4.adb 
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_126_4 -bindview -o D:/hls/C++/test/DNN/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DNN_Pipeline_VITIS_LOOP_126_4 -p D:/hls/C++/test/DNN/solution1/.autopilot/db -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_126_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_Pipeline_VITIS_LOOP_135_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_Pipeline_VITIS_LOOP_135_6 -top_prefix DNN_ -sub_prefix DNN_ -mg_file D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_135_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DNN_Pipeline_VITIS_LOOP_135_6' pipeline 'VITIS_LOOP_135_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_Pipeline_VITIS_LOOP_135_6'.
Command       create_rtl_model done; 0.226 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.289 seconds; current allocated memory: 550.102 MB.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_135_6 -style xilinx -f -lang vhdl -o D:/hls/C++/test/DNN/solution1/syn/vhdl/DNN_DNN_Pipeline_VITIS_LOOP_135_6 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_135_6 -style xilinx -f -lang vlog -o D:/hls/C++/test/DNN/solution1/syn/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6 
Execute       syn_report -csynth -model DNN_Pipeline_VITIS_LOOP_135_6 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_135_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model DNN_Pipeline_VITIS_LOOP_135_6 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_135_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.249 sec.
Execute       syn_report -verbosereport -model DNN_Pipeline_VITIS_LOOP_135_6 -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_135_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.411 sec.
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_135_6 -f -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_135_6.adb 
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_135_6 -bindview -o D:/hls/C++/test/DNN/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DNN_Pipeline_VITIS_LOOP_135_6 -p D:/hls/C++/test/DNN/solution1/.autopilot/db -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_135_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_Pipeline_VITIS_LOOP_143_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_Pipeline_VITIS_LOOP_143_8 -top_prefix DNN_ -sub_prefix DNN_ -mg_file D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_143_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DNN_Pipeline_VITIS_LOOP_143_8' pipeline 'VITIS_LOOP_143_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_Pipeline_VITIS_LOOP_143_8'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.389 seconds; current allocated memory: 554.234 MB.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_143_8 -style xilinx -f -lang vhdl -o D:/hls/C++/test/DNN/solution1/syn/vhdl/DNN_DNN_Pipeline_VITIS_LOOP_143_8 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_143_8 -style xilinx -f -lang vlog -o D:/hls/C++/test/DNN/solution1/syn/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8 
Execute       syn_report -csynth -model DNN_Pipeline_VITIS_LOOP_143_8 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_143_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.226 sec.
Execute       syn_report -rtlxml -model DNN_Pipeline_VITIS_LOOP_143_8 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_143_8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DNN_Pipeline_VITIS_LOOP_143_8 -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_143_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.284 sec.
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_143_8 -f -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_143_8.adb 
Command       db_write done; 0.249 sec.
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_143_8 -bindview -o D:/hls/C++/test/DNN/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DNN_Pipeline_VITIS_LOOP_143_8 -p D:/hls/C++/test/DNN/solution1/.autopilot/db -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_143_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_Pipeline_VITIS_LOOP_150_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_Pipeline_VITIS_LOOP_150_10 -top_prefix DNN_ -sub_prefix DNN_ -mg_file D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_150_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DNN_Pipeline_VITIS_LOOP_150_10' pipeline 'VITIS_LOOP_150_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_Pipeline_VITIS_LOOP_150_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.194 seconds; current allocated memory: 556.054 MB.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_150_10 -style xilinx -f -lang vhdl -o D:/hls/C++/test/DNN/solution1/syn/vhdl/DNN_DNN_Pipeline_VITIS_LOOP_150_10 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_150_10 -style xilinx -f -lang vlog -o D:/hls/C++/test/DNN/solution1/syn/verilog/DNN_DNN_Pipeline_VITIS_LOOP_150_10 
Execute       syn_report -csynth -model DNN_Pipeline_VITIS_LOOP_150_10 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_150_10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model DNN_Pipeline_VITIS_LOOP_150_10 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_150_10_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DNN_Pipeline_VITIS_LOOP_150_10 -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_150_10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_150_10 -f -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_150_10.adb 
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_150_10 -bindview -o D:/hls/C++/test/DNN/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DNN_Pipeline_VITIS_LOOP_150_10 -p D:/hls/C++/test/DNN/solution1/.autopilot/db -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_150_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_Pipeline_VITIS_LOOP_153_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_Pipeline_VITIS_LOOP_153_11 -top_prefix DNN_ -sub_prefix DNN_ -mg_file D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_153_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DNN_Pipeline_VITIS_LOOP_153_11' pipeline 'VITIS_LOOP_153_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_Pipeline_VITIS_LOOP_153_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 556.810 MB.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_153_11 -style xilinx -f -lang vhdl -o D:/hls/C++/test/DNN/solution1/syn/vhdl/DNN_DNN_Pipeline_VITIS_LOOP_153_11 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_153_11 -style xilinx -f -lang vlog -o D:/hls/C++/test/DNN/solution1/syn/verilog/DNN_DNN_Pipeline_VITIS_LOOP_153_11 
Execute       syn_report -csynth -model DNN_Pipeline_VITIS_LOOP_153_11 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_153_11_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model DNN_Pipeline_VITIS_LOOP_153_11 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_153_11_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DNN_Pipeline_VITIS_LOOP_153_11 -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_153_11.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_153_11 -f -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_153_11.adb 
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_153_11 -bindview -o D:/hls/C++/test/DNN/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DNN_Pipeline_VITIS_LOOP_153_11 -p D:/hls/C++/test/DNN/solution1/.autopilot/db -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_153_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN_Pipeline_VITIS_LOOP_158_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN_Pipeline_VITIS_LOOP_158_12 -top_prefix DNN_ -sub_prefix DNN_ -mg_file D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_158_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'DNN_Pipeline_VITIS_LOOP_158_12' pipeline 'VITIS_LOOP_158_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN_Pipeline_VITIS_LOOP_158_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 557.623 MB.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_158_12 -style xilinx -f -lang vhdl -o D:/hls/C++/test/DNN/solution1/syn/vhdl/DNN_DNN_Pipeline_VITIS_LOOP_158_12 
Execute       gen_rtl DNN_Pipeline_VITIS_LOOP_158_12 -style xilinx -f -lang vlog -o D:/hls/C++/test/DNN/solution1/syn/verilog/DNN_DNN_Pipeline_VITIS_LOOP_158_12 
Execute       syn_report -csynth -model DNN_Pipeline_VITIS_LOOP_158_12 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_158_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model DNN_Pipeline_VITIS_LOOP_158_12 -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_Pipeline_VITIS_LOOP_158_12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DNN_Pipeline_VITIS_LOOP_158_12 -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_158_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_158_12 -f -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_158_12.adb 
Execute       db_write -model DNN_Pipeline_VITIS_LOOP_158_12 -bindview -o D:/hls/C++/test/DNN/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DNN_Pipeline_VITIS_LOOP_158_12 -p D:/hls/C++/test/DNN/solution1/.autopilot/db -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_158_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DNN -top_prefix  -sub_prefix DNN_ -mg_file D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'DNN/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DNN' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DNN'.
Command       create_rtl_model done; 0.313 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 564.094 MB.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       gen_rtl DNN -istop -style xilinx -f -lang vhdl -o D:/hls/C++/test/DNN/solution1/syn/vhdl/DNN 
Command       gen_rtl done; 0.176 sec.
Execute       gen_rtl DNN -istop -style xilinx -f -lang vlog -o D:/hls/C++/test/DNN/solution1/syn/verilog/DNN 
Execute       syn_report -csynth -model DNN -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model DNN -o D:/hls/C++/test/DNN/solution1/syn/report/DNN_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model DNN -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.6 sec.
Execute       db_write -model DNN -f -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.adb 
Command       db_write done; 0.137 sec.
Execute       db_write -model DNN -bindview -o D:/hls/C++/test/DNN/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info DNN -p D:/hls/C++/test/DNN/solution1/.autopilot/db -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN 
Execute       export_constraint_db -f -tool general -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.constraint.tcl 
Execute       syn_report -designview -model DNN -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.design.xml 
Command       syn_report done; 0.803 sec.
Execute       syn_report -csynthDesign -model DNN -o D:/hls/C++/test/DNN/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model DNN -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model DNN -o D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks DNN 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain DNN 
INFO-FLOW: Model list for RTL component generation: DNN_Pipeline_1 DNN_Pipeline_2 DNN_Pipeline_3 DNN_Pipeline_4 DNN_Pipeline_5 DNN_Pipeline_6 DNN_Pipeline_7 DNN_Pipeline_8 DNN_Pipeline_9 DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 DNN_Pipeline_VITIS_LOOP_78_1 DNN_Pipeline_VITIS_LOOP_117_1 DNN_Pipeline_VITIS_LOOP_126_4 DNN_Pipeline_VITIS_LOOP_135_6 DNN_Pipeline_VITIS_LOOP_143_8 DNN_Pipeline_VITIS_LOOP_150_10 DNN_Pipeline_VITIS_LOOP_153_11 DNN_Pipeline_VITIS_LOOP_158_12 DNN
INFO-FLOW: Handling components in module [DNN_Pipeline_1] ... 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component DNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DNN_Pipeline_2] ... 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component DNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DNN_Pipeline_3] ... 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component DNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DNN_Pipeline_4] ... 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component DNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DNN_Pipeline_5] ... 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_5.compgen.tcl 
INFO-FLOW: Found component DNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DNN_Pipeline_6] ... 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_6.compgen.tcl 
INFO-FLOW: Found component DNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DNN_Pipeline_7] ... 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_7.compgen.tcl 
INFO-FLOW: Found component DNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DNN_Pipeline_8] ... 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_8.compgen.tcl 
INFO-FLOW: Found component DNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DNN_Pipeline_9] ... 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_9.compgen.tcl 
INFO-FLOW: Found component DNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2] ... 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.compgen.tcl 
INFO-FLOW: Found component DNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4] ... 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4.compgen.tcl 
INFO-FLOW: Found component DNN_fadd_32ns_32ns_32_3_full_dsp_1.
INFO-FLOW: Append model DNN_fadd_32ns_32ns_32_3_full_dsp_1
INFO-FLOW: Found component DNN_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model DNN_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component DNN_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model DNN_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component DNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2] ... 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2.compgen.tcl 
INFO-FLOW: Found component DNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3] ... 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3.compgen.tcl 
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_0.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_0
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_1.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_1
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_2.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_2
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_0.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_0
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_1.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_1
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_2.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_2
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_0.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_0
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_1.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_1
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_2.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_2
INFO-FLOW: Found component DNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DNN_Pipeline_VITIS_LOOP_78_1] ... 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_78_1.compgen.tcl 
INFO-FLOW: Found component DNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DNN_Pipeline_VITIS_LOOP_117_1] ... 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_117_1.compgen.tcl 
INFO-FLOW: Found component DNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DNN_Pipeline_VITIS_LOOP_126_4] ... 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_126_4.compgen.tcl 
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_0.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_0
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_1.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_1
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_2.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_2
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_3.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_3
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_4.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_4
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_5.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_5
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_6.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_6
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_7.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_7
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_8.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_8
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_9.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_9
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_10.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_10
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_11.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_11
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_12.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_12
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_13.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_13
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_14.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_14
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_15.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_15
INFO-FLOW: Found component DNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DNN_Pipeline_VITIS_LOOP_135_6] ... 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_135_6.compgen.tcl 
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_0.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_0
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_1.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_1
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_2.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_2
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_3.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_3
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_4.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_4
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_5.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_5
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_6.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_6
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_7.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_7
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_8.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_8
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_9.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_9
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_10.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_10
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_11.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_11
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_12.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_12
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_13.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_13
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_14.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_14
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_15.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_15
INFO-FLOW: Found component DNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DNN_Pipeline_VITIS_LOOP_143_8] ... 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_143_8.compgen.tcl 
INFO-FLOW: Found component DNN_fexp_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model DNN_fexp_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_0.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_0
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_1.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_1
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_2.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_2
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_3.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_3
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_4.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_4
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_5.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_5
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_6.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_6
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_7.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_7
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_8.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_8
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_9.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_9
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_10.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_10
INFO-FLOW: Found component DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_11.
INFO-FLOW: Append model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_11
INFO-FLOW: Found component DNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DNN_Pipeline_VITIS_LOOP_150_10] ... 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_150_10.compgen.tcl 
INFO-FLOW: Found component DNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DNN_Pipeline_VITIS_LOOP_153_11] ... 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_153_11.compgen.tcl 
INFO-FLOW: Found component DNN_fdiv_32ns_32ns_32_7_no_dsp_1.
INFO-FLOW: Append model DNN_fdiv_32ns_32ns_32_7_no_dsp_1
INFO-FLOW: Found component DNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DNN_Pipeline_VITIS_LOOP_158_12] ... 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_158_12.compgen.tcl 
INFO-FLOW: Found component DNN_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DNN] ... 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.compgen.tcl 
INFO-FLOW: Found component DNN_temp_input.
INFO-FLOW: Append model DNN_temp_input
INFO-FLOW: Found component DNN_conv1_output.
INFO-FLOW: Append model DNN_conv1_output
INFO-FLOW: Found component DNN_pool1_output.
INFO-FLOW: Append model DNN_pool1_output
INFO-FLOW: Found component DNN_pool2_output_0_0.
INFO-FLOW: Append model DNN_pool2_output_0_0
INFO-FLOW: Found component DNN_flatten_output.
INFO-FLOW: Append model DNN_flatten_output
INFO-FLOW: Found component DNN_fc2_output.
INFO-FLOW: Append model DNN_fc2_output
INFO-FLOW: Found component DNN_temp_output.
INFO-FLOW: Append model DNN_temp_output
INFO-FLOW: Append model DNN_Pipeline_1
INFO-FLOW: Append model DNN_Pipeline_2
INFO-FLOW: Append model DNN_Pipeline_3
INFO-FLOW: Append model DNN_Pipeline_4
INFO-FLOW: Append model DNN_Pipeline_5
INFO-FLOW: Append model DNN_Pipeline_6
INFO-FLOW: Append model DNN_Pipeline_7
INFO-FLOW: Append model DNN_Pipeline_8
INFO-FLOW: Append model DNN_Pipeline_9
INFO-FLOW: Append model DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2
INFO-FLOW: Append model DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4
INFO-FLOW: Append model DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2
INFO-FLOW: Append model DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3
INFO-FLOW: Append model DNN_Pipeline_VITIS_LOOP_78_1
INFO-FLOW: Append model DNN_Pipeline_VITIS_LOOP_117_1
INFO-FLOW: Append model DNN_Pipeline_VITIS_LOOP_126_4
INFO-FLOW: Append model DNN_Pipeline_VITIS_LOOP_135_6
INFO-FLOW: Append model DNN_Pipeline_VITIS_LOOP_143_8
INFO-FLOW: Append model DNN_Pipeline_VITIS_LOOP_150_10
INFO-FLOW: Append model DNN_Pipeline_VITIS_LOOP_153_11
INFO-FLOW: Append model DNN_Pipeline_VITIS_LOOP_158_12
INFO-FLOW: Append model DNN
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: DNN_flow_control_loop_pipe_sequential_init DNN_flow_control_loop_pipe_sequential_init DNN_flow_control_loop_pipe_sequential_init DNN_flow_control_loop_pipe_sequential_init DNN_flow_control_loop_pipe_sequential_init DNN_flow_control_loop_pipe_sequential_init DNN_flow_control_loop_pipe_sequential_init DNN_flow_control_loop_pipe_sequential_init DNN_flow_control_loop_pipe_sequential_init DNN_flow_control_loop_pipe_sequential_init DNN_fadd_32ns_32ns_32_3_full_dsp_1 DNN_fmul_32ns_32ns_32_2_max_dsp_1 DNN_fcmp_32ns_32ns_1_2_no_dsp_1 DNN_flow_control_loop_pipe_sequential_init DNN_flow_control_loop_pipe_sequential_init DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_0 DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_1 DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_2 DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_0 DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_1 DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_2 DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_0 DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_1 DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_2 DNN_flow_control_loop_pipe_sequential_init DNN_flow_control_loop_pipe_sequential_init DNN_flow_control_loop_pipe_sequential_init DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_0 DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_1 DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_2 DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_3 DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_4 DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_5 DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_6 DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_7 DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_8 DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_9 DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_10 DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_11 DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_12 DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_13 DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_14 DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_15 DNN_flow_control_loop_pipe_sequential_init DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_0 DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_1 DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_2 DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_3 DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_4 DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_5 DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_6 DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_7 DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_8 DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_9 DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_10 DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_11 DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_12 DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_13 DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_14 DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_15 DNN_flow_control_loop_pipe_sequential_init DNN_fexp_32ns_32ns_32_4_full_dsp_1 DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_0 DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_1 DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_2 DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_3 DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_4 DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_5 DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_6 DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_7 DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_8 DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_9 DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_10 DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_11 DNN_flow_control_loop_pipe_sequential_init DNN_flow_control_loop_pipe_sequential_init DNN_fdiv_32ns_32ns_32_7_no_dsp_1 DNN_flow_control_loop_pipe_sequential_init DNN_flow_control_loop_pipe_sequential_init DNN_temp_input DNN_conv1_output DNN_pool1_output DNN_pool2_output_0_0 DNN_flatten_output DNN_fc2_output DNN_temp_output DNN_Pipeline_1 DNN_Pipeline_2 DNN_Pipeline_3 DNN_Pipeline_4 DNN_Pipeline_5 DNN_Pipeline_6 DNN_Pipeline_7 DNN_Pipeline_8 DNN_Pipeline_9 DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 DNN_Pipeline_VITIS_LOOP_78_1 DNN_Pipeline_VITIS_LOOP_117_1 DNN_Pipeline_VITIS_LOOP_126_4 DNN_Pipeline_VITIS_LOOP_135_6 DNN_Pipeline_VITIS_LOOP_143_8 DNN_Pipeline_VITIS_LOOP_150_10 DNN_Pipeline_VITIS_LOOP_153_11 DNN_Pipeline_VITIS_LOOP_158_12 DNN
INFO-FLOW: Generating D:/hls/C++/test/DNN/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model DNN_fadd_32ns_32ns_32_3_full_dsp_1
INFO-FLOW: To file: write model DNN_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model DNN_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_0
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_1
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_2
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_0
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_1
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_2
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_0
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_1
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_2
INFO-FLOW: To file: write model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_0
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_1
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_2
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_3
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_4
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_5
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_6
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_7
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_8
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_9
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_10
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_11
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_12
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_13
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_14
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_15
INFO-FLOW: To file: write model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_0
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_1
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_2
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_3
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_4
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_5
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_6
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_7
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_8
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_9
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_10
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_11
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_12
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_13
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_14
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_15
INFO-FLOW: To file: write model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model DNN_fexp_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_0
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_1
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_2
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_3
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_4
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_5
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_6
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_7
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_8
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_9
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_10
INFO-FLOW: To file: write model DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_11
INFO-FLOW: To file: write model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model DNN_fdiv_32ns_32ns_32_7_no_dsp_1
INFO-FLOW: To file: write model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model DNN_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model DNN_temp_input
INFO-FLOW: To file: write model DNN_conv1_output
INFO-FLOW: To file: write model DNN_pool1_output
INFO-FLOW: To file: write model DNN_pool2_output_0_0
INFO-FLOW: To file: write model DNN_flatten_output
INFO-FLOW: To file: write model DNN_fc2_output
INFO-FLOW: To file: write model DNN_temp_output
INFO-FLOW: To file: write model DNN_Pipeline_1
INFO-FLOW: To file: write model DNN_Pipeline_2
INFO-FLOW: To file: write model DNN_Pipeline_3
INFO-FLOW: To file: write model DNN_Pipeline_4
INFO-FLOW: To file: write model DNN_Pipeline_5
INFO-FLOW: To file: write model DNN_Pipeline_6
INFO-FLOW: To file: write model DNN_Pipeline_7
INFO-FLOW: To file: write model DNN_Pipeline_8
INFO-FLOW: To file: write model DNN_Pipeline_9
INFO-FLOW: To file: write model DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2
INFO-FLOW: To file: write model DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4
INFO-FLOW: To file: write model DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2
INFO-FLOW: To file: write model DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3
INFO-FLOW: To file: write model DNN_Pipeline_VITIS_LOOP_78_1
INFO-FLOW: To file: write model DNN_Pipeline_VITIS_LOOP_117_1
INFO-FLOW: To file: write model DNN_Pipeline_VITIS_LOOP_126_4
INFO-FLOW: To file: write model DNN_Pipeline_VITIS_LOOP_135_6
INFO-FLOW: To file: write model DNN_Pipeline_VITIS_LOOP_143_8
INFO-FLOW: To file: write model DNN_Pipeline_VITIS_LOOP_150_10
INFO-FLOW: To file: write model DNN_Pipeline_VITIS_LOOP_153_11
INFO-FLOW: To file: write model DNN_Pipeline_VITIS_LOOP_158_12
INFO-FLOW: To file: write model DNN
INFO-FLOW: Generating D:/hls/C++/test/DNN/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.158 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=30.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/hls/C++/test/DNN/solution1/.autopilot/db/vhdl' dstVlogDir='D:/hls/C++/test/DNN/solution1/.autopilot/db/vlog' tclDir='D:/hls/C++/test/DNN/solution1/.autopilot/db' modelList='DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_fadd_32ns_32ns_32_3_full_dsp_1
DNN_fmul_32ns_32ns_32_2_max_dsp_1
DNN_fcmp_32ns_32ns_1_2_no_dsp_1
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_0
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_1
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_2
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_0
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_1
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_2
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_0
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_1
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_2
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_0
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_1
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_2
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_3
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_4
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_5
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_6
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_7
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_8
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_9
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_10
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_11
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_12
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_13
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_14
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_15
DNN_flow_control_loop_pipe_sequential_init
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_0
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_1
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_2
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_3
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_4
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_5
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_6
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_7
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_8
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_9
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_10
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_11
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_12
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_13
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_14
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_15
DNN_flow_control_loop_pipe_sequential_init
DNN_fexp_32ns_32ns_32_4_full_dsp_1
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_0
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_1
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_2
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_3
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_4
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_5
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_6
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_7
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_8
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_9
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_10
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_11
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_fdiv_32ns_32ns_32_7_no_dsp_1
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_temp_input
DNN_conv1_output
DNN_pool1_output
DNN_pool2_output_0_0
DNN_flatten_output
DNN_fc2_output
DNN_temp_output
DNN_Pipeline_1
DNN_Pipeline_2
DNN_Pipeline_3
DNN_Pipeline_4
DNN_Pipeline_5
DNN_Pipeline_6
DNN_Pipeline_7
DNN_Pipeline_8
DNN_Pipeline_9
DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2
DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4
DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2
DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3
DNN_Pipeline_VITIS_LOOP_78_1
DNN_Pipeline_VITIS_LOOP_117_1
DNN_Pipeline_VITIS_LOOP_126_4
DNN_Pipeline_VITIS_LOOP_135_6
DNN_Pipeline_VITIS_LOOP_143_8
DNN_Pipeline_VITIS_LOOP_150_10
DNN_Pipeline_VITIS_LOOP_153_11
DNN_Pipeline_VITIS_LOOP_158_12
DNN
' expOnly='0'
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_1.compgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_2.compgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_3.compgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_4.compgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_5.compgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_6.compgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_7.compgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_8.compgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_9.compgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.compgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4.compgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2.compgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_0' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_1' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_2' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_0' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_1' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_2' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_0' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_1' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_2' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 2.076 sec.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_78_1.compgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_117_1.compgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_126_4.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_0' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_1' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_2' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_3' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_4' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_5' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_6' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_7' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_8' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_9' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_10' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_11' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_12' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_13' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_14' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_15' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 3.677 sec.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_135_6.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_0' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_1' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_2' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_3' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_4' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_5' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_6' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_7' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_8' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_9' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_10' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_11' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_12' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_13' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_14' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_15' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 3.603 sec.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_143_8.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_0' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_1' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_2' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_3' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_4' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_5' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_6' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_7' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_8' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_9' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_10' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_11' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 2.714 sec.
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_150_10.compgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_153_11.compgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_158_12.compgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'DNN_temp_input_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'DNN_conv1_output_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'DNN_pool1_output_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'DNN_pool2_output_0_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'DNN_flatten_output_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'DNN_fc2_output_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'DNN_temp_output_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.674 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 18.106 seconds; current allocated memory: 569.547 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -disable_deadlock_detection 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=D:/hls/C++/test/DNN/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_fadd_32ns_32ns_32_3_full_dsp_1
DNN_fmul_32ns_32ns_32_2_max_dsp_1
DNN_fcmp_32ns_32ns_1_2_no_dsp_1
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_0
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_1
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_2
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_0
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_1
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_2
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_0
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_1
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_2
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_0
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_1
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_2
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_3
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_4
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_5
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_6
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_7
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_8
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_9
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_10
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_11
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_12
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_13
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_14
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_15
DNN_flow_control_loop_pipe_sequential_init
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_0
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_1
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_2
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_3
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_4
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_5
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_6
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_7
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_8
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_9
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_10
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_11
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_12
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_13
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_14
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_15
DNN_flow_control_loop_pipe_sequential_init
DNN_fexp_32ns_32ns_32_4_full_dsp_1
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_0
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_1
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_2
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_3
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_4
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_5
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_6
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_7
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_8
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_9
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_10
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_11
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_fdiv_32ns_32ns_32_7_no_dsp_1
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_temp_input
DNN_conv1_output
DNN_pool1_output
DNN_pool2_output_0_0
DNN_flatten_output
DNN_fc2_output
DNN_temp_output
DNN_Pipeline_1
DNN_Pipeline_2
DNN_Pipeline_3
DNN_Pipeline_4
DNN_Pipeline_5
DNN_Pipeline_6
DNN_Pipeline_7
DNN_Pipeline_8
DNN_Pipeline_9
DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2
DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4
DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2
DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3
DNN_Pipeline_VITIS_LOOP_78_1
DNN_Pipeline_VITIS_LOOP_117_1
DNN_Pipeline_VITIS_LOOP_126_4
DNN_Pipeline_VITIS_LOOP_135_6
DNN_Pipeline_VITIS_LOOP_143_8
DNN_Pipeline_VITIS_LOOP_150_10
DNN_Pipeline_VITIS_LOOP_153_11
DNN_Pipeline_VITIS_LOOP_158_12
DNN
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_1.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_2.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_3.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_4.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_5.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_6.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_7.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_8.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_9.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_78_1.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_117_1.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_126_4.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_135_6.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_143_8.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_150_10.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_153_11.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_158_12.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.constraint.tcl 
Execute       sc_get_clocks DNN 
Execute       source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source D:/hls/C++/test/DNN/solution1/impl/misc/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/impl/misc/DNN_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/impl/misc/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/impl/misc/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source D:/hls/C++/test/DNN/solution1/impl/misc/DNN_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.006 seconds; current allocated memory: 576.493 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for DNN.
INFO: [VLOG 209-307] Generating Verilog RTL for DNN.
Execute       syn_report -model DNN -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 46.96 MHz
Command     autosyn done; 56.742 sec.
Command   csynth_design done; 73.214 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19 seconds. CPU system time: 0 seconds. Elapsed time: 73.422 seconds; current allocated memory: 576.479 MB.
Command ap_source done; 76.362 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/hls/C++/test/DNN/solution1 opened at Fri Jun 02 02:55:19 +0800 2023
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2021.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.432 sec.
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.118 sec.
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.671 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.697 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.104 sec.
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.151 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.285 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.106 sec.
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.154 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=30.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/hls/C++/test/DNN_tb.cpp D:/hls/C++/test/DNN/solution1/./sim/autowrap/testbench/DNN_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process D:/hls/C++/test/DNN/solution1/./sim/autowrap/testbench/DNN_tb.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/hls/C++/test/DNN/solution1/./sim/autowrap/testbench/DNN_tb.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 2.318 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/hls/C++/test/DNN.cpp D:/hls/C++/test/DNN/solution1/./sim/autowrap/testbench/DNN.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process D:/hls/C++/test/DNN/solution1/./sim/autowrap/testbench/DNN.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/hls/C++/test/DNN/solution1/./sim/autowrap/testbench/DNN.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.619 sec.
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.533 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 66.958 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 153.471 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 153.674 seconds; current allocated memory: 296.605 MB.
Command ap_source done; 156.703 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/hls/C++/test/DNN/solution1 opened at Tue Jun 02 02:58:20 +0800 2020
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2021.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.728 sec.
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.232 sec.
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.303 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.123 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 4.314 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.161 sec.
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.224 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.391 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.132 sec.
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.185 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=30.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=DNN xml_exists=0
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to DNN
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=108 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_fadd_32ns_32ns_32_3_full_dsp_1
DNN_fmul_32ns_32ns_32_2_max_dsp_1
DNN_fcmp_32ns_32ns_1_2_no_dsp_1
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_0
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_1
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_2
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_0
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_1
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_2
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_0
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_1
DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_2
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_0
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_1
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_2
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_3
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_4
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_5
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_6
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_7
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_8
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_9
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_10
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_11
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_12
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_13
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_14
DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_15
DNN_flow_control_loop_pipe_sequential_init
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_0
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_1
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_2
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_3
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_4
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_5
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_6
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_7
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_8
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_9
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_10
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_11
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_12
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_13
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_14
DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_15
DNN_flow_control_loop_pipe_sequential_init
DNN_fexp_32ns_32ns_32_4_full_dsp_1
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_0
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_1
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_2
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_3
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_4
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_5
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_6
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_7
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_8
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_9
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_10
DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_11
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_fdiv_32ns_32ns_32_7_no_dsp_1
DNN_flow_control_loop_pipe_sequential_init
DNN_flow_control_loop_pipe_sequential_init
DNN_temp_input
DNN_conv1_output
DNN_pool1_output
DNN_pool2_output_0_0
DNN_flatten_output
DNN_fc2_output
DNN_temp_output
DNN_Pipeline_1
DNN_Pipeline_2
DNN_Pipeline_3
DNN_Pipeline_4
DNN_Pipeline_5
DNN_Pipeline_6
DNN_Pipeline_7
DNN_Pipeline_8
DNN_Pipeline_9
DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2
DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4
DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2
DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3
DNN_Pipeline_VITIS_LOOP_78_1
DNN_Pipeline_VITIS_LOOP_117_1
DNN_Pipeline_VITIS_LOOP_126_4
DNN_Pipeline_VITIS_LOOP_135_6
DNN_Pipeline_VITIS_LOOP_143_8
DNN_Pipeline_VITIS_LOOP_150_10
DNN_Pipeline_VITIS_LOOP_153_11
DNN_Pipeline_VITIS_LOOP_158_12
DNN
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source D:/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/top-io-be.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_1.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_2.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_3.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_4.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_5.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_6.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_7.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_8.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_9.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_78_1.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_117_1.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_126_4.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_135_6.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_143_8.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_150_10.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_153_11.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN_Pipeline_VITIS_LOOP_158_12.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.constraint.tcl 
Execute     sc_get_clocks DNN 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     source D:/hls/C++/test/DNN/solution1/impl/misc/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/impl/misc/DNN_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/impl/misc/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/impl/misc/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/impl/misc/DNN_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to DNN
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=DNN
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.constraint.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       copy-tb-files D:/hls/C++/test/DNN/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.125 sec.
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.176 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec D:/hls/C++/test/DNN/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/hls/C++/test/DNN/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s DNN/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file DNN/solution1/impl/export.zip
Command   export_design done; 51.588 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 51.788 seconds; current allocated memory: 296.579 MB.
Command ap_source done; 56.534 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/hls/C++/test/DNN/solution1 opened at Fri Jun 02 03:45:39 +0800 2023
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2021.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 4.057 sec.
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.134 sec.
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.488 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.652 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 4.827 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.158 sec.
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.279 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.453 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./DNN/solution1/directives.tcl 
Execute     set_directive_top -name DNN DNN 
INFO: [HLS 200-1510] Running: set_directive_top -name DNN DNN 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.287 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.306 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.485 seconds; current allocated memory: 289.305 MB.
Command ap_source done; 7.864 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/hls/C++/test/DNN/solution1 opened at Fri Jun 02 16:36:38 +0800 2023
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2021.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 5.235 sec.
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.211 sec.
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.632 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_part_info done; 0.113 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.044 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 6.207 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.2 sec.
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.321 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.531 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./DNN/solution1/directives.tcl 
Execute     set_directive_top -name DNN DNN 
INFO: [HLS 200-1510] Running: set_directive_top -name DNN DNN 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.316 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.152 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.397 seconds; current allocated memory: 289.305 MB.
Command ap_source done; 17.308 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/hls/C++/test/DNN/solution1 opened at Fri Jun 02 16:38:01 +0800 2023
Execute     ap_set_clock -name default -period 30 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2021.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.773 sec.
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.17 sec.
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.235 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.089 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.131 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.104 sec.
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.155 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.287 sec.
Execute   create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./DNN/solution1/directives.tcl 
Execute     set_directive_top -name DNN DNN 
INFO: [HLS 200-1510] Running: set_directive_top -name DNN DNN 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.115 sec.
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.164 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=30.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/hls/C++/test/DNN_tb.cpp D:/hls/C++/test/DNN/solution1/./sim/autowrap/testbench/DNN_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process D:/hls/C++/test/DNN/solution1/./sim/autowrap/testbench/DNN_tb.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/hls/C++/test/DNN/solution1/./sim/autowrap/testbench/DNN_tb.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 3.407 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/hls/C++/test/DNN.cpp D:/hls/C++/test/DNN/solution1/./sim/autowrap/testbench/DNN.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process D:/hls/C++/test/DNN/solution1/./sim/autowrap/testbench/DNN.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2021.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/hls/C++/test/DNN/solution1/./sim/autowrap/testbench/DNN.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.644 sec.
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.rtl_wrap.cfg.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.68 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     source D:/hls/C++/test/DNN/solution1/.autopilot/db/DNN.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 79.884 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 189.627 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 189.822 seconds; current allocated memory: 296.773 MB.
Command ap_source done; 193.334 sec.
Execute cleanup_all 
