// Seed: 1430894404
module module_0 (
    input tri id_0,
    input wor id_1,
    input supply0 id_2,
    input tri0 id_3,
    input uwire id_4,
    output wor id_5,
    output wor id_6,
    input supply1 id_7,
    output supply1 id_8
);
  wire id_10;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input logic id_3,
    output logic id_4,
    output supply1 id_5,
    input tri id_6
);
  always @* begin
    id_4 <= id_3;
  end
  module_0(
      id_0, id_1, id_6, id_2, id_6, id_5, id_5, id_1, id_5
  );
endmodule
