
*** Running vivado
    with args -log new_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source new_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source new_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/shiningy/LASTONE/LASTONE.srcs/utils_1/imports/synth_1/new_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/shiningy/LASTONE/LASTONE.srcs/utils_1/imports/synth_1/new_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top new_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14820
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'data_out' is not allowed [C:/Users/shiningy/FPGA_PROJECT/final/Block_Rom.v:52]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1841.258 ; gain = 409.227
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'new_top' [C:/Users/shiningy/FPGA_PROJECT/final/new_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Block_Rom' [C:/Users/shiningy/FPGA_PROJECT/final/Block_Rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'BRAM' [c:/Users/shiningy/LASTONE/LASTONE.gen/sources_1/bd/BRAM/synth/BRAM.v:12]
INFO: [Synth 8-6157] synthesizing module 'BRAM_blk_mem_gen_0_0' [C:/Users/shiningy/LASTONE/LASTONE.runs/synth_1/.Xil/Vivado-10560-ECE-PHO115-126/realtime/BRAM_blk_mem_gen_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_blk_mem_gen_0_0' (0#1) [C:/Users/shiningy/LASTONE/LASTONE.runs/synth_1/.Xil/Vivado-10560-ECE-PHO115-126/realtime/BRAM_blk_mem_gen_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'BRAM' (0#1) [c:/Users/shiningy/LASTONE/LASTONE.gen/sources_1/bd/BRAM/synth/BRAM.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Block_Rom' (0#1) [C:/Users/shiningy/FPGA_PROJECT/final/Block_Rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'sobel' [C:/Users/shiningy/FPGA_PROJECT/final/sobel.v:10]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/shiningy/FPGA_PROJECT/final/sobel.v:40]
INFO: [Synth 8-6157] synthesizing module 'Mod' [C:/Users/shiningy/FPGA_PROJECT/final/sobel.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Mod' (0#1) [C:/Users/shiningy/FPGA_PROJECT/final/sobel.v:2]
INFO: [Synth 8-6155] done synthesizing module 'sobel' (0#1) [C:/Users/shiningy/FPGA_PROJECT/final/sobel.v:10]
INFO: [Synth 8-6157] synthesizing module 'VGA' [C:/Users/shiningy/FPGA_PROJECT/final/VGA.v:2]
INFO: [Synth 8-6155] done synthesizing module 'VGA' (0#1) [C:/Users/shiningy/FPGA_PROJECT/final/VGA.v:2]
WARNING: [Synth 8-689] width (16) of port connection 'Hread' does not match port width (10) of module 'VGA' [C:/Users/shiningy/FPGA_PROJECT/final/new_top.v:135]
WARNING: [Synth 8-689] width (16) of port connection 'Wread' does not match port width (10) of module 'VGA' [C:/Users/shiningy/FPGA_PROJECT/final/new_top.v:136]
INFO: [Synth 8-6155] done synthesizing module 'new_top' (0#1) [C:/Users/shiningy/FPGA_PROJECT/final/new_top.v:23]
WARNING: [Synth 8-6014] Unused sequential element count2_reg was removed.  [C:/Users/shiningy/FPGA_PROJECT/final/Block_Rom.v:105]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/shiningy/FPGA_PROJECT/final/Block_Rom.v:137]
WARNING: [Synth 8-3848] Net BRAM_PORTB_0_dout in module/entity Block_Rom does not have driver. [C:/Users/shiningy/FPGA_PROJECT/final/Block_Rom.v:48]
WARNING: [Synth 8-6014] Unused sequential element first_time_reg was removed.  [C:/Users/shiningy/FPGA_PROJECT/final/sobel.v:47]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/shiningy/FPGA_PROJECT/final/sobel.v:51]
WARNING: [Synth 8-6014] Unused sequential element final_reg was removed.  [C:/Users/shiningy/FPGA_PROJECT/final/sobel.v:52]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][3] was removed.  [C:/Users/shiningy/FPGA_PROJECT/final/sobel.v:98]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][1] was removed.  [C:/Users/shiningy/FPGA_PROJECT/final/sobel.v:98]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][3] was removed.  [C:/Users/shiningy/FPGA_PROJECT/final/sobel.v:98]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][2] was removed.  [C:/Users/shiningy/FPGA_PROJECT/final/sobel.v:98]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][3] was removed.  [C:/Users/shiningy/FPGA_PROJECT/final/sobel.v:98]
WARNING: [Synth 8-6014] Unused sequential element data_reg[3][0] was removed.  [C:/Users/shiningy/FPGA_PROJECT/final/sobel.v:98]
WARNING: [Synth 8-6014] Unused sequential element data_reg[3][1] was removed.  [C:/Users/shiningy/FPGA_PROJECT/final/sobel.v:98]
WARNING: [Synth 8-6014] Unused sequential element data_reg[3][2] was removed.  [C:/Users/shiningy/FPGA_PROJECT/final/sobel.v:98]
WARNING: [Synth 8-6014] Unused sequential element data_reg[3][3] was removed.  [C:/Users/shiningy/FPGA_PROJECT/final/sobel.v:98]
WARNING: [Synth 8-7129] Port H[15] in module Block_Rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[14] in module Block_Rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[13] in module Block_Rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[12] in module Block_Rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[11] in module Block_Rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[10] in module Block_Rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[9] in module Block_Rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[8] in module Block_Rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[7] in module Block_Rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[6] in module Block_Rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[5] in module Block_Rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[4] in module Block_Rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[3] in module Block_Rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[2] in module Block_Rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[1] in module Block_Rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port H[0] in module Block_Rom is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1938.551 ; gain = 506.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1938.551 ; gain = 506.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1938.551 ; gain = 506.520
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1938.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/shiningy/LASTONE/LASTONE.gen/sources_1/bd/BRAM/ip/BRAM_blk_mem_gen_0_0_1/BRAM_blk_mem_gen_0_0/BRAM_blk_mem_gen_0_0_in_context.xdc] for cell 'Block_Rom/BRAM/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/shiningy/LASTONE/LASTONE.gen/sources_1/bd/BRAM/ip/BRAM_blk_mem_gen_0_0_1/BRAM_blk_mem_gen_0_0/BRAM_blk_mem_gen_0_0_in_context.xdc] for cell 'Block_Rom/BRAM/blk_mem_gen_0'
Parsing XDC File [C:/Users/shiningy/LASTONE/LASTONE.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [C:/Users/shiningy/LASTONE/LASTONE.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/shiningy/LASTONE/LASTONE.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/new_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/new_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/shiningy/LASTONE/LASTONE.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/shiningy/LASTONE/LASTONE.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2023.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2023.770 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Block_Rom/BRAM/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2024.977 ; gain = 592.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2024.977 ; gain = 592.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Block_Rom/BRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Block_Rom/BRAM/blk_mem_gen_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2024.977 ; gain = 592.945
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'Gx_reg' and it is trimmed from '16' to '8' bits. [C:/Users/shiningy/FPGA_PROJECT/final/sobel.v:206]
WARNING: [Synth 8-3936] Found unconnected internal register 'Gy_reg' and it is trimmed from '16' to '8' bits. [C:/Users/shiningy/FPGA_PROJECT/final/sobel.v:210]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2024.977 ; gain = 592.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP p_0_out, operation Mode is: (D'+A)*(B:0x280).
DSP Report: register sobel/H_counter_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator Block_Rom/write_address4 is absorbed into DSP p_0_out.
DSP Report: Generating DSP Block_Rom/write_address_reg, operation Mode is: (PCIN+A:B+C)'.
DSP Report: register Block_Rom/write_address_reg is absorbed into DSP Block_Rom/write_address_reg.
DSP Report: operator p_2_out is absorbed into DSP Block_Rom/write_address_reg.
DSP Report: Generating DSP Block_Rom/read_address_reg, operation Mode is: C+A*(B:0x280).
DSP Report: register Block_Rom/read_address_reg is absorbed into DSP Block_Rom/read_address_reg.
DSP Report: operator read_address0 is absorbed into DSP Block_Rom/read_address_reg.
DSP Report: operator p_0_out is absorbed into DSP Block_Rom/read_address_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2024.977 ; gain = 592.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|new_top     | (D'+A)*(B:0x280) | 2      | 10     | -      | 16     | 29     | 0    | 0    | -    | 1    | 0     | 0    | 0    | 
|Block_Rom   | (PCIN+A:B+C)'    | 1      | 18     | 16     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|Block_Rom   | C+A*(B:0x280)    | 16     | 10     | 16     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2024.977 ; gain = 592.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2024.977 ; gain = 592.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2024.977 ; gain = 592.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2024.977 ; gain = 592.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2024.977 ; gain = 592.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2024.977 ; gain = 592.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2024.977 ; gain = 592.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2024.977 ; gain = 592.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2024.977 ; gain = 592.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|new_top     | D'+A*B        | 30     | 10     | -      | 16     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|Block_Rom   | (PCIN+A:B+C)' | 30     | 18     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Block_Rom   | (C+A*B)'      | 16     | 10     | 16     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |BRAM_blk_mem_gen_0_0 |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |BRAM_blk_mem_gen_0 |     1|
|2     |BUFG               |     1|
|3     |CARRY4             |    46|
|4     |DSP48E1            |     3|
|7     |LUT1               |     9|
|8     |LUT2               |    78|
|9     |LUT3               |    50|
|10    |LUT4               |    35|
|11    |LUT5               |    49|
|12    |LUT6               |    34|
|13    |FDRE               |   142|
|14    |IBUF               |     2|
|15    |OBUF               |    14|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2024.977 ; gain = 592.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2024.977 ; gain = 506.520
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2024.977 ; gain = 592.945
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2031.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2035.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 79ae1a57
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2035.309 ; gain = 999.047
INFO: [Common 17-1381] The checkpoint 'C:/Users/shiningy/LASTONE/LASTONE.runs/synth_1/new_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file new_top_utilization_synth.rpt -pb new_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 12:10:12 2023...
