<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab9.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="alu.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="alu_new.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="alu_new.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bcdToHexDecoder.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="bcdToHexDecoder.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="encoder_4to2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="encoder_4to2.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="full_adder_8bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="full_adder_8bit.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab9.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab9.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab9.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab9.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab9.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="lab9.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab9.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab9.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab9.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab9.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab9.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab9.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab9.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab9.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab9.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab9.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab9.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab9.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab9.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab9.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab9.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab9.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="lab9.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab9.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab9.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab9_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab9_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab9_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab9_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab9_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab9_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab9_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab9_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab9_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab9_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab9_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab9_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab9_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab9_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="myMultiplexer.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="myMultiplexer.vf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="selector.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="selector.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="shl.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="shl.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="sub_8bit_2complement.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="sub_8bit_2complement.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="to1000Hz.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="to1000Hz.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="xxorrr.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="xxorrr.vf"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1573446911" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1573446911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573449520" xil_pn:in_ck="-6773585947319308475" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5814657212686054742" xil_pn:start_ts="1573449518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu_new.vf"/>
      <outfile xil_pn:name="bcdToHexDecoder.vf"/>
      <outfile xil_pn:name="encoder_4to2.vf"/>
      <outfile xil_pn:name="full_adder_8bit.vf"/>
      <outfile xil_pn:name="lab9.vf"/>
      <outfile xil_pn:name="myMultiplexer.vf"/>
      <outfile xil_pn:name="selector.vf"/>
      <outfile xil_pn:name="shl.vf"/>
      <outfile xil_pn:name="sub_8bit_2complement.vf"/>
      <outfile xil_pn:name="to1000Hz.vf"/>
      <outfile xil_pn:name="xxorrr.vf"/>
    </transform>
    <transform xil_pn:end_ts="1573448444" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2742957145958226451" xil_pn:start_ts="1573448444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573448444" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1573448444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573448444" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5349954135145455576" xil_pn:start_ts="1573448444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573448754" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1573448754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573448754" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1936916242797841225" xil_pn:start_ts="1573448754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573449527" xil_pn:in_ck="-1920873389885746015" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7698517208363174411" xil_pn:start_ts="1573449520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab9.jhd"/>
      <outfile xil_pn:name="lab9.lso"/>
      <outfile xil_pn:name="lab9.ngc"/>
      <outfile xil_pn:name="lab9.ngr"/>
      <outfile xil_pn:name="lab9.prj"/>
      <outfile xil_pn:name="lab9.stx"/>
      <outfile xil_pn:name="lab9.syr"/>
      <outfile xil_pn:name="lab9.xst"/>
      <outfile xil_pn:name="lab9_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1573448761" xil_pn:in_ck="4731968884404" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027435891434" xil_pn:start_ts="1573448761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573449531" xil_pn:in_ck="-5389965274386559454" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3302006952397604878" xil_pn:start_ts="1573449527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab9.bld"/>
      <outfile xil_pn:name="lab9.ngd"/>
      <outfile xil_pn:name="lab9_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1573449537" xil_pn:in_ck="-5389963867977941213" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1573449531">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab9.pcf"/>
      <outfile xil_pn:name="lab9_map.map"/>
      <outfile xil_pn:name="lab9_map.mrp"/>
      <outfile xil_pn:name="lab9_map.ncd"/>
      <outfile xil_pn:name="lab9_map.ngm"/>
      <outfile xil_pn:name="lab9_map.xrpt"/>
      <outfile xil_pn:name="lab9_summary.xml"/>
      <outfile xil_pn:name="lab9_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1573449545" xil_pn:in_ck="-7213919157195400004" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1573449537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab9.ncd"/>
      <outfile xil_pn:name="lab9.pad"/>
      <outfile xil_pn:name="lab9.par"/>
      <outfile xil_pn:name="lab9.ptwx"/>
      <outfile xil_pn:name="lab9.unroutes"/>
      <outfile xil_pn:name="lab9.xpi"/>
      <outfile xil_pn:name="lab9_pad.csv"/>
      <outfile xil_pn:name="lab9_pad.txt"/>
      <outfile xil_pn:name="lab9_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1573449551" xil_pn:in_ck="4731968876779" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1573449545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab9.bgn"/>
      <outfile xil_pn:name="lab9.bit"/>
      <outfile xil_pn:name="lab9.drc"/>
      <outfile xil_pn:name="lab9.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1573449545" xil_pn:in_ck="-5390149513915549025" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1573449542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab9.twr"/>
      <outfile xil_pn:name="lab9.twx"/>
    </transform>
  </transforms>

</generated_project>
