<root><simulation><result_generated_time />2023-05-12 16:54:47<layer><layer_spec />{'B': 1, 'K': 160, 'C': 576, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4515840<total_data_size_element />{'W': 92160, 'I': 28224, 'O': 7840}<total_data_reuse />{'W': 49, 'I': 160.0, 'O': 576}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />11/26</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [224, 1, 1], 'O': [28, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], []], [[('K', 4)], [('C', 32)]], [], []]<I />[[[('K', 4)], []], [[('OY', 7)], [('C', 32)]], [], []]<O />[[[], [('C', 32)]], [[('OY', 7), ('K', 4)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('OX', 7)], [('C', 9), ('K', 20), ('C', 2)], []]<I />[[('K', 2), ('OX', 7), ('C', 9), ('K', 20)], [('C', 2)], []]<O />[[('K', 2), ('OX', 7), ('C', 9)], [('K', 20), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [7.0, 7, 1, 1], 'I': [4.0, 40.0, 1.0, 1.0], 'O': [32.0, 9, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 737280, 737280], 'I': [504, 225792, 225792], 'O': [112, 62720, 62720], 'O_partial': [112, 62720, 0], 'O_final': [0, 0, 62720]}<actual_mem_utilization_individual />{'W': [0.03, 0.02, 0.0], 'I': [0.98, 0.01, 0.0], 'O': [0.22, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.03, 0.0], 'I': [0.98, 0.03, 0.0], 'O': [0.22, 0.03, 0.0]}<effective_mem_size_bit />{'W': [16, 81920, 737280], 'I': [504, 112896, 225792], 'O': [112, 62720, 62720], 'O_partial': [112, 62720, 0], 'O_final': [0, 0, 62720]}<total_unit_count />{'W': [896, 128, 1, 1], 'I': [896, 224, 1, 1], 'O': [896, 28, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [224, 224, 1, 1], 'O': [28, 28, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[645120, 92160], [92160, 92160], [92160, 0]]<I />[[564480, 28224], [28224, 28224], [28224, 0]]<O />[[(133280, 141120), (15680, 7840)], [(7840, 15680), (7840, 0)], [(0, 7840), (0, 0)]]<O_partial />[[(133280, 141120), (15680, 7840)], [(7840, 15680), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (7840, 0)], [(0, 7840), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[80640, 11520], [1440, 1440], [360, 0]]<I />[[70560, 3528], [441, 441], [110, 0]]<O />[[(16660, 17640), (1960, 980)], [(122, 245), (122, 0)], [(0, 31), (0, 0)]]<O_partial />[([16660, 17640], [1960, 980]), ([122, 245], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [122, 0]), ([0, 31], [0, 0])]</mem_access_count_word><mac_count><active />4515840<idle />645120</mac_count></basic_info><energy><total_energy />9905040.0<mem_energy_breakdown><W />[31.3, 285.4, 479.5]<I />[25.0, 87.4, 146.8]<O />[13.0, 48.6, 40.8]</mem_energy_breakdown><MAC_energy><active_MAC />9871626.2<idle_MAC />32256.0<total />9903882.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6283<utilization_without_data_loading />0.859<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.7181<mac_utilize_temporal_without_data_loading />0.9817</mac_array_utilization><latency><latency_cycle_with_data_loading />7019<latency_cycle_without_data_loading />5134<ideal_computing_cycle />5040<data_loading><load_cycle_total />1885<load_cycle_individual />{'W': [4, 1440, 0], 'I': [221, 441, 0]}<load_cycle_combined />{'W': 1440, 'I': 441}</data_loading><mem_stalling><mem_stall_cycle_total />94<mem_stall_cycle_individual />{'W': [[-5039], [-5026, -3590], [-5040, -5040]], 'I': [[-5039], [-118, 94], [-5040, -5040]], 'O': [[-5040], [-4960, -4800], [-4918, -5009]]}<mem_stall_cycle_shared />{'W': [[-5039], [-5026, 94], [0, 0]], 'I': [[-5039], [-118, 94], [0, 0]], 'O': [[-5040], [-4960, -4800], [-4918, -5009]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 737280, 737280], 'I': [504, 225792, 225792], 'O': [112, 62720, 62720], 'O_partial': [112, 62720, 0], 'O_final': [0, 0, 62720]}<data_size_each_level_total />{'W': [2048, 737280, 737280], 'I': [112896, 225792, 225792], 'O': [3136, 62720, 62720]}<loop_cycles_each_level />{'W': [14, 5040, 5040], 'I': [2520, 5040, 5040], 'O': [126, 5040, 5040]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [20, 1, 1], 'O': [9, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [146.3, 146.3], [146.3, 146.3]], 'I': [[8.0, 0.2], [44.8, 44.8], [44.8, 44.8]], 'O': [[8.0, 0.9], [24.9, 12.4], [12.4, 12.4]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 146.3], [146.3, 146.3]], 'I': [[8.0, 4.0], [896.0, 44.8], [44.8, 44.8]], 'O': [[8.0, 8.0], [224.0, 24.9], [24.9, 12.4]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [146.3, 146.3], [146.3, 0]], 'I': [[8.0, 4.0], [896.0, 44.8], [44.8, 0]], 'O': [[8.0, 0.9], [24.9, 12.4], [12.4, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [1079.6, 216.0], [191.1, 12.4]], 'I': [[8.0, 4.0], [1079.6, 216.0], [191.1, 12.4]], 'O': [[8.0, 0.9], [1079.6, 216.0], [191.1, 12.4]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 5040], [14, 14, 360], [5040, 5040, 1]], 'I': [[1, 1, 5040], [126, 2520, 2], [5040, 5040, 1]], 'O': [[1, 1, 5040], [126, 126, 40], [5040, 5040, 1]]}<trans_time_real />{'W': [[0, 1, 5040], [[0, 14, 360], [4, 14, 360]], [[1440, 5040, 1], [360, 5040, 1]]], 'I': [[0, 1, 5040], [[8, 2520, 2], [220, 2520, 2]], [[441, 5040, 1], [110, 5040, 1]]], 'O': [[0, 1, 5040], [[2, 126, 40], [6, 126, 40]], [[122, 5040, 1], [31, 5040, 1]]]}<single_stall_cycle />{'W': [[-1], [-14, -10], [-3600, -4680]], 'I': [[-1], [-118, 94], [-4599, -4930]], 'O': [[-1], [-124, -120], [-4918, -5009]]}<single_stall_count />{'W': [5039, 359, 0], 'I': [5039, 1, 0], 'O': [5040, 40, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [1436, 0], 'I': [126, 0], 'O': [240, 122]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [122, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-3238, -5040], [-4800, -4918]], 1: [[-5040, -5040], [-4918, -5040]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>