<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/8319F78A-DCBD-49F6-BE00-78E1CD75CDA9"><gtr:id>8319F78A-DCBD-49F6-BE00-78E1CD75CDA9</gtr:id><gtr:name>University of York</gtr:name><gtr:department>Computer Science</gtr:department><gtr:address><gtr:line1>Heslington</gtr:line1><gtr:line4>York</gtr:line4><gtr:line5>North Yorkshire</gtr:line5><gtr:postCode>YO10 5DD</gtr:postCode><gtr:region>Yorkshire and The Humber</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/8319F78A-DCBD-49F6-BE00-78E1CD75CDA9"><gtr:id>8319F78A-DCBD-49F6-BE00-78E1CD75CDA9</gtr:id><gtr:name>University of York</gtr:name><gtr:address><gtr:line1>Heslington</gtr:line1><gtr:line4>York</gtr:line4><gtr:line5>North Yorkshire</gtr:line5><gtr:postCode>YO10 5DD</gtr:postCode><gtr:region>Yorkshire and The Humber</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/B9FC22F0-A3D7-4EA3-B97B-5A355C899880"><gtr:id>B9FC22F0-A3D7-4EA3-B97B-5A355C899880</gtr:id><gtr:firstName>Colin</gtr:firstName><gtr:surname>Runciman</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FG011052%2F1"><gtr:id>5783D2FD-B5BC-4E3C-93D0-A2F56EAC276A</gtr:id><gtr:title>The Reduceron: high level symbolic computing on FPGA</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/G011052/1</gtr:grantReference><gtr:abstractText>Symbolic computing is a key technology with programs often written in very expressive high level languages. The Reduceron is a custom processor for executing such symbolic programs by a technique called graph reduction. It is built on an FPGA (Field-Programmable Gate Array), a medium that allows rapid exploration of alternative designs. The current prototype was developed in just 2--3 months as a case-study in the closing stages of a PhD. Early results are sufficiently promising that we propose a 15-month feasibility study researching the potential of a special-purpose processor based on an advanced Reduceron. Results will be immediately applicable in FPGA-based systems and could inform the future design of a SPU (Symbolic Processing Unit) analogous to current highly successful GPUs for graphics.</gtr:abstractText><gtr:fund><gtr:end>2010-03-31</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2008-10-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>100364</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/3A66B30E-9F12-4235-9DE4-08C314B47A9B"><gtr:id>3A66B30E-9F12-4235-9DE4-08C314B47A9B</gtr:id><gtr:title>Supercompilation and the Reduceron</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/dd5b69a79c207f4268fb35e1eb1e1e74"><gtr:id>dd5b69a79c207f4268fb35e1eb1e1e74</gtr:id><gtr:otherNames>J Reich</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/16B85DA1-0D4B-4FDF-8381-AC528789559F"><gtr:id>16B85DA1-0D4B-4FDF-8381-AC528789559F</gtr:id><gtr:title>The reduceron reconfigured</gtr:title><gtr:parentPublicationTitle>ACM SIGPLAN Notices</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/82b080ce0b08ac39c2a239a5720fc52e"><gtr:id>82b080ce0b08ac39c2a239a5720fc52e</gtr:id><gtr:otherNames>Naylor M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/49487A59-E8E8-4D87-82E5-7C5D23D663D8"><gtr:id>49487A59-E8E8-4D87-82E5-7C5D23D663D8</gtr:id><gtr:title>The Reduceron reconfigured and re-evaluated</gtr:title><gtr:parentPublicationTitle>Journal of Functional Programming</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/248efe7435bf1b7817d22bd0d9f11aaf"><gtr:id>248efe7435bf1b7817d22bd0d9f11aaf</gtr:id><gtr:otherNames>NAYLOR M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/DA5E8BAA-5D7E-4B0C-A2C6-61E5C27893C5"><gtr:id>DA5E8BAA-5D7E-4B0C-A2C6-61E5C27893C5</gtr:id><gtr:title>Supercompilation and the Reduceron</gtr:title><gtr:parentPublicationTitle>Proceedings of the Second International Workshop on Metacomputation in Russia</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/f9086ecff35cfe429f56b8929dbe289c"><gtr:id>f9086ecff35cfe429f56b8929dbe289c</gtr:id><gtr:otherNames>Colin   Runciman (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/8D0CF087-7371-4C5D-BAE7-48C9E1607FF8"><gtr:id>8D0CF087-7371-4C5D-BAE7-48C9E1607FF8</gtr:id><gtr:title>The Reduceron Reconfigured</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/f9086ecff35cfe429f56b8929dbe289c"><gtr:id>f9086ecff35cfe429f56b8929dbe289c</gtr:id><gtr:otherNames>Colin   Runciman (Author)</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/AAB0461F-268F-41D6-B1D5-DF262549B456"><gtr:id>AAB0461F-268F-41D6-B1D5-DF262549B456</gtr:id><gtr:title>Improvements to the design and description of the Reduceron</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/994f7293ba0bb716026505fd85d55db8"><gtr:id>994f7293ba0bb716026505fd85d55db8</gtr:id><gtr:otherNames>M Naylor</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/G011052/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>76783275-A9F8-4B4E-B314-51363124259C</gtr:id><gtr:percentage>35</gtr:percentage><gtr:text>Fundamentals of Computing</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>1E31C833-3A35-4F54-A499-31D0C245B5D5</gtr:id><gtr:percentage>65</gtr:percentage><gtr:text>System on Chip</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>