read_verilog -sv src/TOP_FILE
hierarchy -top TopModule
proc; opt; techmap; opt
stat
