# VHDL_RW_memory
<p>A 16x8 synchronous read/write memory system in VHDL with testbench. I wrote this while going through <a href="https://www.springer.com/gp/book/9783030124885">Introduction to Logic Circuits & Logic Design with VHDL</a> by Brock LaMeres.</p>
