{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479652175276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479652175276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 22:29:35 2016 " "Processing started: Sun Nov 20 22:29:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479652175276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479652175276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_INTERFACE -c UART_INTERFACE " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_INTERFACE -c UART_INTERFACE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479652175276 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479652175479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_top_ctl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_top_ctl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_TOP_CTL_MODULE " "Found entity 1: RX_TOP_CTL_MODULE" {  } { { "SRC/RX_TOP_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_TOP_CTL_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652175510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652175510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_top_ctl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_top_ctl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_TOP_CTL_MODULE " "Found entity 1: TX_TOP_CTL_MODULE" {  } { { "SRC/TX_TOP_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_TOP_CTL_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652175526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652175526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_MODULE " "Found entity 1: TX_MODULE" {  } { { "SRC/TX_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652175526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652175526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_INTERFACE " "Found entity 1: TX_INTERFACE" {  } { { "SRC/TX_INTERFACE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_INTERFACE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652175526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652175526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_ctl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_ctl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_CTL_MODULE " "Found entity 1: TX_CTL_MODULE" {  } { { "SRC/TX_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_CTL_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652175526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652175526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_bps_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_bps_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_BPS_MODULE " "Found entity 1: TX_BPS_MODULE" {  } { { "SRC/TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_BPS_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652175526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652175526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_tx_interface_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_tx_interface_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_tx_interface_demo " "Found entity 1: rx_tx_interface_demo" {  } { { "SRC/rx_tx_interface_demo.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/rx_tx_interface_demo.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652175526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652175526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_MODULE " "Found entity 1: RX_MODULE" {  } { { "SRC/RX_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652175526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652175526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_INTERFACE " "Found entity 1: RX_INTERFACE" {  } { { "SRC/RX_INTERFACE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_INTERFACE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652175526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652175526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_ctl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_ctl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_CTL_MODULE " "Found entity 1: RX_CTL_MODULE" {  } { { "SRC/RX_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_CTL_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652175526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652175526 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 RX_BPS_MODULE.v(32) " "Verilog HDL Expression warning at RX_BPS_MODULE.v(32): truncated literal to match 12 bits" {  } { { "SRC/RX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_BPS_MODULE.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1479652175542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_bps_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_bps_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_BPS_MODULE " "Found entity 1: RX_BPS_MODULE" {  } { { "SRC/RX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_BPS_MODULE.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652175542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652175542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/inter_ctl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/inter_ctl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 inter_ctl_module " "Found entity 1: inter_ctl_module" {  } { { "SRC/inter_ctl_module.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/inter_ctl_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652175542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652175542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/h2l_detect_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/h2l_detect_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 H2L_DETECT_MODULE " "Found entity 1: H2L_DETECT_MODULE" {  } { { "SRC/H2L_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/H2L_DETECT_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652175542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652175542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_fifo_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_fifo_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_FIFO_MODULE " "Found entity 1: RX_FIFO_MODULE" {  } { { "SRC/RX_FIFO_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_FIFO_MODULE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652175542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652175542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_fifo_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_fifo_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_FIFO_MODULE " "Found entity 1: TX_FIFO_MODULE" {  } { { "SRC/TX_FIFO_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_FIFO_MODULE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652175542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652175542 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rx_tx_interface_demo " "Elaborating entity \"rx_tx_interface_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479652175573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_INTERFACE RX_INTERFACE:U1 " "Elaborating entity \"RX_INTERFACE\" for hierarchy \"RX_INTERFACE:U1\"" {  } { { "SRC/rx_tx_interface_demo.v" "U1" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/rx_tx_interface_demo.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652175573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_MODULE RX_INTERFACE:U1\|RX_MODULE:U1 " "Elaborating entity \"RX_MODULE\" for hierarchy \"RX_INTERFACE:U1\|RX_MODULE:U1\"" {  } { { "SRC/RX_INTERFACE.v" "U1" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_INTERFACE.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652175573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H2L_DETECT_MODULE RX_INTERFACE:U1\|RX_MODULE:U1\|H2L_DETECT_MODULE:U1 " "Elaborating entity \"H2L_DETECT_MODULE\" for hierarchy \"RX_INTERFACE:U1\|RX_MODULE:U1\|H2L_DETECT_MODULE:U1\"" {  } { { "SRC/RX_MODULE.v" "U1" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_MODULE.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652175573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_BPS_MODULE RX_INTERFACE:U1\|RX_MODULE:U1\|RX_BPS_MODULE:U10 " "Elaborating entity \"RX_BPS_MODULE\" for hierarchy \"RX_INTERFACE:U1\|RX_MODULE:U1\|RX_BPS_MODULE:U10\"" {  } { { "SRC/RX_MODULE.v" "U10" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_MODULE.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652175573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_CTL_MODULE RX_INTERFACE:U1\|RX_MODULE:U1\|RX_CTL_MODULE:U2 " "Elaborating entity \"RX_CTL_MODULE\" for hierarchy \"RX_INTERFACE:U1\|RX_MODULE:U1\|RX_CTL_MODULE:U2\"" {  } { { "SRC/RX_MODULE.v" "U2" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_MODULE.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652175588 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rLED RX_CTL_MODULE.v(38) " "Verilog HDL or VHDL warning at RX_CTL_MODULE.v(38): object \"rLED\" assigned a value but never read" {  } { { "SRC/RX_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_CTL_MODULE.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1479652175588 "|rx_tx_interface_demo|RX_INTERFACE:U1|RX_MODULE:U1|RX_CTL_MODULE:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_TOP_CTL_MODULE RX_INTERFACE:U1\|RX_TOP_CTL_MODULE:U2 " "Elaborating entity \"RX_TOP_CTL_MODULE\" for hierarchy \"RX_INTERFACE:U1\|RX_TOP_CTL_MODULE:U2\"" {  } { { "SRC/RX_INTERFACE.v" "U2" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_INTERFACE.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652175588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_FIFO_MODULE RX_INTERFACE:U1\|RX_FIFO_MODULE:U3 " "Elaborating entity \"RX_FIFO_MODULE\" for hierarchy \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\"" {  } { { "SRC/RX_INTERFACE.v" "U3" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_INTERFACE.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652175588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\"" {  } { { "SRC/RX_FIFO_MODULE.v" "scfifo_component" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_FIFO_MODULE.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652175666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\"" {  } { { "SRC/RX_FIFO_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_FIFO_MODULE.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479652175666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component " "Instantiated megafunction \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652175666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652175666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652175666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652175666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652175666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652175666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652175666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652175666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652175666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652175666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652175666 ""}  } { { "SRC/RX_FIFO_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/RX_FIFO_MODULE.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479652175666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_uj71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_uj71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_uj71 " "Found entity 1: scfifo_uj71" {  } { { "db/scfifo_uj71.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/scfifo_uj71.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652175729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652175729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_uj71 RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated " "Elaborating entity \"scfifo_uj71\" for hierarchy \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652175729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5q71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5q71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5q71 " "Found entity 1: a_dpfifo_5q71" {  } { { "db/a_dpfifo_5q71.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_5q71.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652175729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652175729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5q71 RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo " "Elaborating entity \"a_dpfifo_5q71\" for hierarchy \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\"" {  } { { "db/scfifo_uj71.tdf" "dpfifo" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/scfifo_uj71.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652175729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_knf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_knf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_knf1 " "Found entity 1: altsyncram_knf1" {  } { { "db/altsyncram_knf1.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/altsyncram_knf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652175791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652175791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_knf1 RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|altsyncram_knf1:FIFOram " "Elaborating entity \"altsyncram_knf1\" for hierarchy \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|altsyncram_knf1:FIFOram\"" {  } { { "db/a_dpfifo_5q71.tdf" "FIFOram" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_5q71.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652175791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_is8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_is8 " "Found entity 1: cmpr_is8" {  } { { "db/cmpr_is8.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/cmpr_is8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652175838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652175838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|cmpr_is8:almost_full_comparer " "Elaborating entity \"cmpr_is8\" for hierarchy \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|cmpr_is8:almost_full_comparer\"" {  } { { "db/a_dpfifo_5q71.tdf" "almost_full_comparer" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_5q71.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652175838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|cmpr_is8:two_comparison " "Elaborating entity \"cmpr_is8\" for hierarchy \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|cmpr_is8:two_comparison\"" {  } { { "db/a_dpfifo_5q71.tdf" "two_comparison" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_5q71.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652175838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t9b " "Found entity 1: cntr_t9b" {  } { { "db/cntr_t9b.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/cntr_t9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652175900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652175900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t9b RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|cntr_t9b:rd_ptr_msb " "Elaborating entity \"cntr_t9b\" for hierarchy \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|cntr_t9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_5q71.tdf" "rd_ptr_msb" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_5q71.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652175900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aa7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aa7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aa7 " "Found entity 1: cntr_aa7" {  } { { "db/cntr_aa7.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/cntr_aa7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652175947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652175947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_aa7 RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|cntr_aa7:usedw_counter " "Elaborating entity \"cntr_aa7\" for hierarchy \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|cntr_aa7:usedw_counter\"" {  } { { "db/a_dpfifo_5q71.tdf" "usedw_counter" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_5q71.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652175947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u9b " "Found entity 1: cntr_u9b" {  } { { "db/cntr_u9b.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/cntr_u9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652176009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652176009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u9b RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|cntr_u9b:wr_ptr " "Elaborating entity \"cntr_u9b\" for hierarchy \"RX_INTERFACE:U1\|RX_FIFO_MODULE:U3\|scfifo:scfifo_component\|scfifo_uj71:auto_generated\|a_dpfifo_5q71:dpfifo\|cntr_u9b:wr_ptr\"" {  } { { "db/a_dpfifo_5q71.tdf" "wr_ptr" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_5q71.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652176009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inter_ctl_module inter_ctl_module:U2 " "Elaborating entity \"inter_ctl_module\" for hierarchy \"inter_ctl_module:U2\"" {  } { { "SRC/rx_tx_interface_demo.v" "U2" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/rx_tx_interface_demo.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652176009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_INTERFACE TX_INTERFACE:U3 " "Elaborating entity \"TX_INTERFACE\" for hierarchy \"TX_INTERFACE:U3\"" {  } { { "SRC/rx_tx_interface_demo.v" "U3" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/rx_tx_interface_demo.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652176009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_FIFO_MODULE TX_INTERFACE:U3\|TX_FIFO_MODULE:U1 " "Elaborating entity \"TX_FIFO_MODULE\" for hierarchy \"TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\"" {  } { { "SRC/TX_INTERFACE.v" "U1" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_INTERFACE.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652176009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\"" {  } { { "SRC/TX_FIFO_MODULE.v" "scfifo_component" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_FIFO_MODULE.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652176041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\"" {  } { { "SRC/TX_FIFO_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_FIFO_MODULE.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479652176041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component " "Instantiated megafunction \"TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652176041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652176041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652176041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652176041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652176041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652176041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652176041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652176041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652176041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652176041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479652176041 ""}  } { { "SRC/TX_FIFO_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_FIFO_MODULE.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479652176041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vj71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vj71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vj71 " "Found entity 1: scfifo_vj71" {  } { { "db/scfifo_vj71.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/scfifo_vj71.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652176103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652176103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vj71 TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated " "Elaborating entity \"scfifo_vj71\" for hierarchy \"TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652176103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_6q71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_6q71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_6q71 " "Found entity 1: a_dpfifo_6q71" {  } { { "db/a_dpfifo_6q71.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_6q71.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652176103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652176103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_6q71 TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo " "Elaborating entity \"a_dpfifo_6q71\" for hierarchy \"TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo\"" {  } { { "db/scfifo_vj71.tdf" "dpfifo" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/scfifo_vj71.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652176103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mnf1 " "Found entity 1: altsyncram_mnf1" {  } { { "db/altsyncram_mnf1.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/altsyncram_mnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652176165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652176165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mnf1 TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo\|altsyncram_mnf1:FIFOram " "Elaborating entity \"altsyncram_mnf1\" for hierarchy \"TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo\|altsyncram_mnf1:FIFOram\"" {  } { { "db/a_dpfifo_6q71.tdf" "FIFOram" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_6q71.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652176165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hs8 " "Found entity 1: cmpr_hs8" {  } { { "db/cmpr_hs8.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/cmpr_hs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652176212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652176212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo\|cmpr_hs8:almost_full_comparer " "Elaborating entity \"cmpr_hs8\" for hierarchy \"TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo\|cmpr_hs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_6q71.tdf" "almost_full_comparer" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_6q71.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652176212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo\|cmpr_hs8:two_comparison " "Elaborating entity \"cmpr_hs8\" for hierarchy \"TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo\|cmpr_hs8:two_comparison\"" {  } { { "db/a_dpfifo_6q71.tdf" "two_comparison" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_6q71.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652176212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s9b " "Found entity 1: cntr_s9b" {  } { { "db/cntr_s9b.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/cntr_s9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652176275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652176275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s9b TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo\|cntr_s9b:rd_ptr_msb " "Elaborating entity \"cntr_s9b\" for hierarchy \"TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo\|cntr_s9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_6q71.tdf" "rd_ptr_msb" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_6q71.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652176275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9a7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9a7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9a7 " "Found entity 1: cntr_9a7" {  } { { "db/cntr_9a7.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/cntr_9a7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479652176321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479652176321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9a7 TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo\|cntr_9a7:usedw_counter " "Elaborating entity \"cntr_9a7\" for hierarchy \"TX_INTERFACE:U3\|TX_FIFO_MODULE:U1\|scfifo:scfifo_component\|scfifo_vj71:auto_generated\|a_dpfifo_6q71:dpfifo\|cntr_9a7:usedw_counter\"" {  } { { "db/a_dpfifo_6q71.tdf" "usedw_counter" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/db/a_dpfifo_6q71.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652176321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_TOP_CTL_MODULE TX_INTERFACE:U3\|TX_TOP_CTL_MODULE:U2 " "Elaborating entity \"TX_TOP_CTL_MODULE\" for hierarchy \"TX_INTERFACE:U3\|TX_TOP_CTL_MODULE:U2\"" {  } { { "SRC/TX_INTERFACE.v" "U2" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_INTERFACE.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652176321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_MODULE TX_INTERFACE:U3\|TX_MODULE:U3 " "Elaborating entity \"TX_MODULE\" for hierarchy \"TX_INTERFACE:U3\|TX_MODULE:U3\"" {  } { { "SRC/TX_INTERFACE.v" "U3" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_INTERFACE.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652176337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_BPS_MODULE TX_INTERFACE:U3\|TX_MODULE:U3\|TX_BPS_MODULE:U1 " "Elaborating entity \"TX_BPS_MODULE\" for hierarchy \"TX_INTERFACE:U3\|TX_MODULE:U3\|TX_BPS_MODULE:U1\"" {  } { { "SRC/TX_MODULE.v" "U1" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_MODULE.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652176337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_CTL_MODULE TX_INTERFACE:U3\|TX_MODULE:U3\|TX_CTL_MODULE:U2 " "Elaborating entity \"TX_CTL_MODULE\" for hierarchy \"TX_INTERFACE:U3\|TX_MODULE:U3\|TX_CTL_MODULE:U2\"" {  } { { "SRC/TX_MODULE.v" "U2" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_MODULE.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479652176337 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SRC/TX_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/TX_CTL_MODULE.v" 38 -1 0 } } { "SRC/H2L_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/H2L_DETECT_MODULE.v" 23 -1 0 } } { "SRC/H2L_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/H2L_DETECT_MODULE.v" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1479652177086 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1479652177086 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1479652177351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1479652177991 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1479652177991 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "219 " "Implemented 219 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1479652178037 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1479652178037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Implemented 195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1479652178037 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1479652178037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1479652178037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479652178069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 22:29:38 2016 " "Processing ended: Sun Nov 20 22:29:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479652178069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479652178069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479652178069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479652178069 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479652179098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479652179098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 22:29:38 2016 " "Processing started: Sun Nov 20 22:29:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479652179098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479652179098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UART_INTERFACE -c UART_INTERFACE " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UART_INTERFACE -c UART_INTERFACE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479652179098 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479652179176 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UART_INTERFACE EP4CE15F17C8 " "Selected device EP4CE15F17C8 for design \"UART_INTERFACE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1479652179192 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1479652179239 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1479652179239 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1479652179379 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1479652179582 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1479652179582 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1479652179582 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1479652179582 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/" { { 0 { 0 ""} 0 700 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1479652179582 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/" { { 0 { 0 ""} 0 702 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1479652179582 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/" { { 0 { 0 ""} 0 704 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1479652179582 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/" { { 0 { 0 ""} 0 706 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1479652179582 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/" { { 0 { 0 ""} 0 708 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1479652179582 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1479652179582 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1479652179582 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1479652179582 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_INTERFACE.sdc " "Synopsys Design Constraints File file not found: 'UART_INTERFACE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1479652180409 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1479652180409 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1479652180424 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1479652180424 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1479652180424 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN R9 (CLK13, DIFFCLK_7p)) " "Automatically promoted node CLK~input (placed in PIN R9 (CLK13, DIFFCLK_7p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1479652180440 ""}  } { { "SRC/rx_tx_interface_demo.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/rx_tx_interface_demo.v" 16 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/" { { 0 { 0 ""} 0 692 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1479652180440 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RSTn~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node RSTn~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1479652180440 ""}  } { { "SRC/rx_tx_interface_demo.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/SRC/rx_tx_interface_demo.v" 17 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RSTn~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/" { { 0 { 0 ""} 0 693 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1479652180440 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1479652180736 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1479652180736 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1479652180736 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1479652180736 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1479652180736 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1479652180736 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1479652180736 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1479652180736 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1479652181032 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1479652181032 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1479652181032 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479652181048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1479652181719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479652181828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1479652181844 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1479652182452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479652182452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1479652182904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1479652183606 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1479652183606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479652184012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1479652184012 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1479652184012 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1479652184090 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1479652184230 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1479652184293 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1479652184449 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479652184714 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/output_files/UART_INTERFACE.fit.smsg " "Generated suppressed messages file D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/output_files/UART_INTERFACE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1479652185291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "701 " "Peak virtual memory: 701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479652185697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 22:29:45 2016 " "Processing ended: Sun Nov 20 22:29:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479652185697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479652185697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479652185697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479652185697 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479652186742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479652186742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 22:29:46 2016 " "Processing started: Sun Nov 20 22:29:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479652186742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479652186742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UART_INTERFACE -c UART_INTERFACE " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UART_INTERFACE -c UART_INTERFACE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479652186742 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1479652187491 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1479652187506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479652187771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 22:29:47 2016 " "Processing ended: Sun Nov 20 22:29:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479652187771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479652187771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479652187771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479652187771 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1479652188349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479652188848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479652188848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 22:29:48 2016 " "Processing started: Sun Nov 20 22:29:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479652188848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479652188848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UART_INTERFACE -c UART_INTERFACE " "Command: quartus_sta UART_INTERFACE -c UART_INTERFACE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479652188848 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1479652188910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479652189004 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1479652189066 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1479652189066 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_INTERFACE.sdc " "Synopsys Design Constraints File file not found: 'UART_INTERFACE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1479652189300 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1479652189300 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1479652189300 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1479652189300 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1479652189409 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1479652189409 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1479652189409 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1479652189409 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1479652189425 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1479652189425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.190 " "Worst-case setup slack is -3.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652189425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652189425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.190      -247.495 CLK  " "   -3.190      -247.495 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652189425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479652189425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.435 " "Worst-case hold slack is 0.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652189425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652189425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435         0.000 CLK  " "    0.435         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652189425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479652189425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1479652189440 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1479652189440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652189440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652189440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -235.959 CLK  " "   -3.201      -235.959 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652189440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479652189440 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1479652189487 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1479652189503 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1479652189737 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1479652189815 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1479652189830 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1479652189830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.859 " "Worst-case setup slack is -2.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652189830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652189830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.859      -220.990 CLK  " "   -2.859      -220.990 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652189830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479652189830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652189830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652189830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384         0.000 CLK  " "    0.384         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652189830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479652189830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1479652189846 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1479652189846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652189846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652189846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -235.959 CLK  " "   -3.201      -235.959 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652189846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479652189846 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1479652189893 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1479652190064 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1479652190064 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1479652190064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.785 " "Worst-case setup slack is -0.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652190080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652190080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.785       -34.240 CLK  " "   -0.785       -34.240 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652190080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479652190080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652190080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652190080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153         0.000 CLK  " "    0.153         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652190080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479652190080 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1479652190080 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1479652190096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652190096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652190096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -140.550 CLK  " "   -3.000      -140.550 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479652190096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479652190096 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1479652190454 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1479652190454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479652190517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 22:29:50 2016 " "Processing ended: Sun Nov 20 22:29:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479652190517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479652190517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479652190517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479652190517 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479652191593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479652191593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 22:29:51 2016 " "Processing started: Sun Nov 20 22:29:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479652191593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479652191593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off UART_INTERFACE -c UART_INTERFACE " "Command: quartus_eda --read_settings_files=off --write_settings_files=off UART_INTERFACE -c UART_INTERFACE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479652191593 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_INTERFACE_8_1200mv_85c_slow.vo D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/simulation/modelsim/ simulation " "Generated file UART_INTERFACE_8_1200mv_85c_slow.vo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479652191983 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_INTERFACE_8_1200mv_0c_slow.vo D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/simulation/modelsim/ simulation " "Generated file UART_INTERFACE_8_1200mv_0c_slow.vo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479652192030 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_INTERFACE_min_1200mv_0c_fast.vo D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/simulation/modelsim/ simulation " "Generated file UART_INTERFACE_min_1200mv_0c_fast.vo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479652192092 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_INTERFACE.vo D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/simulation/modelsim/ simulation " "Generated file UART_INTERFACE.vo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479652192139 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_INTERFACE_8_1200mv_85c_v_slow.sdo D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/simulation/modelsim/ simulation " "Generated file UART_INTERFACE_8_1200mv_85c_v_slow.sdo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479652192186 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_INTERFACE_8_1200mv_0c_v_slow.sdo D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/simulation/modelsim/ simulation " "Generated file UART_INTERFACE_8_1200mv_0c_v_slow.sdo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479652192233 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_INTERFACE_min_1200mv_0c_v_fast.sdo D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/simulation/modelsim/ simulation " "Generated file UART_INTERFACE_min_1200mv_0c_v_fast.sdo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479652192280 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_INTERFACE_v.sdo D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/simulation/modelsim/ simulation " "Generated file UART_INTERFACE_v.sdo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/UART_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479652192326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479652192373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 22:29:52 2016 " "Processing ended: Sun Nov 20 22:29:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479652192373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479652192373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479652192373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479652192373 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479652192950 ""}
