=== Testing 128-bit VPSLLD instruction ===
Test 1: VPSLLD(immediate shift 4)
  Input:    [0x12345678, 0x87654321, 0x00000001, 0xFFFFFFFF]
  Result:   [0x23456780, 0x76543210, 0x00000010, 0xFFFFFFF0]
  Expected: [0x23456780, 0x76543210, 0x00000010, 0xFFFFFFF0]
  [OK]
Test 2: VPSLLD(immediate shift 0)
  Input:    [0x12345678, 0x87654321, 0x00000001, 0xFFFFFFFF]
  Result:   [0x12345678, 0x87654321, 0x00000001, 0xFFFFFFFF]
  Expected: [0x12345678, 0x87654321, 0x00000001, 0xFFFFFFFF]
  [OK]
Test 3: VPSLLD(immediate shift 31)
  Input:    [0x00000001, 0x00000002, 0x00000004, 0x00000008]
  Result:   [0x80000000, 0x00000000, 0x00000000, 0x00000000]
  Expected: [0x80000000, 0x00000000, 0x00000000, 0x00000000]
  [OK]
=== Testing 256-bit VPSLLD instruction ===
Test 1: VPSLLD(immediate shift 8)
  Input:    [0x12345678, 0x87654321, 0x00000001, 0xFFFFFFFF, 0x11223344, 0x55667788, 0x99AABBCC, 0xDDEEFF00]
  Result:   [0x34567800, 0x65432100, 0x00000100, 0xFFFFFF00, 0x22334400, 0x66778800, 0xAABBCC00, 0xEEFF0000]
  Expected: [0x34567800, 0x65432100, 0x00000100, 0xFFFFFF00, 0x22334400, 0x66778800, 0xAABBCC00, 0xEEFF0000]
  [OK]
Test 2: VPSLLD(immediate shift 0)
  Input:    [0x12345678, 0x87654321, 0x00000001, 0xFFFFFFFF, 0x11223344, 0x55667788, 0x99AABBCC, 0xDDEEFF00]
  Result:   [0x12345678, 0x87654321, 0x00000001, 0xFFFFFFFF, 0x11223344, 0x55667788, 0x99AABBCC, 0xDDEEFF00]
  Expected: [0x12345678, 0x87654321, 0x00000001, 0xFFFFFFFF, 0x11223344, 0x55667788, 0x99AABBCC, 0xDDEEFF00]
  [OK]
All VPSLLD tests completed successfully.
