[{"commit":{"message":"Alias tmp registers, also fix RISCV (hopefully)"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/interp_masm_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/interp_masm_x86.cpp"}],"sha":"98bcd82e4e06a413d0545b519d16b989d5de1bc1"}]