{"vcs1":{"timestamp_begin":1682463845.516985274, "rt":0.40, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1682463845.952409887, "rt":0.37, "ut":0.23, "st":0.09}}
{"link":{"timestamp_begin":1682463846.348423531, "rt":0.20, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682463845.178600084}
{"VCS_COMP_START_TIME": 1682463845.178600084}
{"VCS_COMP_END_TIME": 1682463846.590571825}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc RISC240.sv controlpath.sv datapath.sv library.sv memory.sv constants.sv regfile.sv alu.sv"}
{"vcs1": {"peak_mem": 338844}}
{"stitch_vcselab": {"peak_mem": 238980}}
