git clone --depth 1 --no-tags https://github.com/01sharanshetty/gitpractice.git f:/verilog_sva_gh_scraper/data/full_repos/650021221
git clone --depth 1 --no-tags https://github.com/tommy73594/cardinal_CMP.git f:/verilog_sva_gh_scraper/data/full_repos/654841346
git clone --depth 1 --no-tags https://github.com/capt-FROSTY/PWM_Generator.git f:/verilog_sva_gh_scraper/data/full_repos/649653736
git clone --depth 1 --no-tags https://github.com/NarasimhaInamdar/16BIT-MAC-UNIT.git f:/verilog_sva_gh_scraper/data/full_repos/650156324
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Johnson-Counter-Day-070-.git f:/verilog_sva_gh_scraper/data/full_repos/655379232
git clone --depth 1 --no-tags https://github.com/sunil6309/100daysofverilog.git f:/verilog_sva_gh_scraper/data/full_repos/650237598
git clone --depth 1 --no-tags https://github.com/RIOSMPW/GreenRio-V2.0.git f:/verilog_sva_gh_scraper/data/full_repos/656155883
git clone --depth 1 --no-tags https://github.com/PawelZieba01/FPGA_WARSHIPS.git f:/verilog_sva_gh_scraper/data/full_repos/653801341
git clone --depth 1 --no-tags https://github.com/michalmonday/xohw23-121.git f:/verilog_sva_gh_scraper/data/full_repos/654070483
git clone --depth 1 --no-tags https://github.com/whb04/RISCV-pipeline-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/653956069
git clone --depth 1 --no-tags https://github.com/laishuzhong/LzuCourseResource.git f:/verilog_sva_gh_scraper/data/full_repos/655155767
git clone --depth 1 --no-tags https://github.com/hemanthdogga/-Experimentally-determining-the-peak-DDR-bandwidth-of-HLS-FPGA-accelerators.git f:/verilog_sva_gh_scraper/data/full_repos/653328036
git clone --depth 1 --no-tags https://github.com/SagarSorathiya2002/APB_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/651136818
git clone --depth 1 --no-tags https://github.com/AEmreEser/Sobel-Edge-Detection-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/653570689
git clone --depth 1 --no-tags https://github.com/Sarcasticdude/RISC-V-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/649842890
git clone --depth 1 --no-tags https://github.com/MateusPincho/Bomba-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/654991370
git clone --depth 1 --no-tags https://github.com/maochiyu1111/miniRV-SoC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/650448864
git clone --depth 1 --no-tags https://github.com/Luan-Daniel/verilog-prj.git f:/verilog_sva_gh_scraper/data/full_repos/653819326
git clone --depth 1 --no-tags https://github.com/MYNAMEHOLO/fx_pt_add.git f:/verilog_sva_gh_scraper/data/full_repos/650633387
git clone --depth 1 --no-tags https://github.com/richa-singh01/vedic_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/656054532
git clone --depth 1 --no-tags https://github.com/rahulk29/delay_line_sky130_macros.git f:/verilog_sva_gh_scraper/data/full_repos/649499547
git clone --depth 1 --no-tags https://github.com/johnforgit/Verilog-Programs-Digital-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/649756606
git clone --depth 1 --no-tags https://github.com/HebaBoudy/AES-encryption-and-decryption.git f:/verilog_sva_gh_scraper/data/full_repos/654599065
git clone --depth 1 --no-tags https://github.com/Gemidge/update_flash.git f:/verilog_sva_gh_scraper/data/full_repos/651844851
git clone --depth 1 --no-tags https://github.com/niklasekstrom/a314-1000-gateware.git f:/verilog_sva_gh_scraper/data/full_repos/651995129
git clone --depth 1 --no-tags https://github.com/goktugkorkulu/Logic-and-Digital-System-Design-Project.git f:/verilog_sva_gh_scraper/data/full_repos/652361159
git clone --depth 1 --no-tags https://github.com/ronaldofreitas41/OAC-2.git f:/verilog_sva_gh_scraper/data/full_repos/653343400
git clone --depth 1 --no-tags https://github.com/Essenceia/ITCH.git f:/verilog_sva_gh_scraper/data/full_repos/649548768
git clone --depth 1 --no-tags https://github.com/atharvaagiwal2/HDLBits-solution.git f:/verilog_sva_gh_scraper/data/full_repos/651829052
git clone --depth 1 --no-tags https://github.com/ksareen123/369-Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/656482388
git clone --depth 1 --no-tags https://github.com/Peter-Herrmann/obi-lib.git f:/verilog_sva_gh_scraper/data/full_repos/650362042
git clone --depth 1 --no-tags https://github.com/nango2000/flappybird-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/652609445
git clone --depth 1 --no-tags https://github.com/efabless/caravel_aes_example.git f:/verilog_sva_gh_scraper/data/full_repos/649627331
git clone --depth 1 --no-tags https://github.com/sh7078/verilog_project.git f:/verilog_sva_gh_scraper/data/full_repos/652276846
git clone --depth 1 --no-tags https://github.com/112101011/Signals-and-systems-Designing-24Hr-clock-and-alarm..git f:/verilog_sva_gh_scraper/data/full_repos/650067700
git clone --depth 1 --no-tags https://github.com/BHa2R00/fp_gen.git f:/verilog_sva_gh_scraper/data/full_repos/652477869
git clone --depth 1 --no-tags https://github.com/rodrigorcz/ProjetoSistemasDigitais_SEL0628.git f:/verilog_sva_gh_scraper/data/full_repos/655950967
git clone --depth 1 --no-tags https://github.com/1111394/Digital-ic.git f:/verilog_sva_gh_scraper/data/full_repos/654579673
git clone --depth 1 --no-tags https://github.com/Plutoisy/8_and_16_point_fft.git f:/verilog_sva_gh_scraper/data/full_repos/652452512
git clone --depth 1 --no-tags https://github.com/ARJinturkar/Convolution-encoder-and-Viterbi-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/654056523
git clone --depth 1 --no-tags https://github.com/farid03/circuit_design.git f:/verilog_sva_gh_scraper/data/full_repos/652027860
git clone --depth 1 --no-tags https://github.com/zzhaire/31SinglePeriodMipsCpu.git f:/verilog_sva_gh_scraper/data/full_repos/651951898
git clone --depth 1 --no-tags https://github.com/VELIDIPRADEEPKUMAR/-Low-Memory-Onboard-Convolution-Engine-using-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/649992608
git clone --depth 1 --no-tags https://github.com/AnjPR/iVerilog-ktu.git f:/verilog_sva_gh_scraper/data/full_repos/655341511
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/synthsurgeons.git f:/verilog_sva_gh_scraper/data/full_repos/656185309
git clone --depth 1 --no-tags https://github.com/PundlikAnantNayak/4x4-Noc-Router-Mesh.git f:/verilog_sva_gh_scraper/data/full_repos/655700870
git clone --depth 1 --no-tags https://github.com/Ethereal1679/GreedySnake_base_on_LEDArray.git f:/verilog_sva_gh_scraper/data/full_repos/649732437
git clone --depth 1 --no-tags https://github.com/Wangyxht/NUAA_Single_Cycle_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/650182418
git clone --depth 1 --no-tags https://github.com/robot-acceleration/rbd-accelerator-harness.git f:/verilog_sva_gh_scraper/data/full_repos/655670138
git clone --depth 1 --no-tags https://github.com/Urvesh2510/UART.git f:/verilog_sva_gh_scraper/data/full_repos/650144163
git clone --depth 1 --no-tags https://github.com/visvaldas01/functional-schematics-2.git f:/verilog_sva_gh_scraper/data/full_repos/651635089
git clone --depth 1 --no-tags https://github.com/Eason-Kuo/NCTU_ICLAB_2023_Spring.git f:/verilog_sva_gh_scraper/data/full_repos/650913719
git clone --depth 1 --no-tags https://github.com/saikumargadde2807/HDLBITS_solutions.git f:/verilog_sva_gh_scraper/data/full_repos/655683811
git clone --depth 1 --no-tags https://github.com/flare-sandy/SoC_project.git f:/verilog_sva_gh_scraper/data/full_repos/653901083
git clone --depth 1 --no-tags https://github.com/RIOSMPW/GreenRio-V1.0.git f:/verilog_sva_gh_scraper/data/full_repos/656133898
git clone --depth 1 --no-tags https://github.com/Sevenqi7/ysyx_22040814.git f:/verilog_sva_gh_scraper/data/full_repos/652316591
git clone --depth 1 --no-tags https://github.com/Alan123alan/hardware.git f:/verilog_sva_gh_scraper/data/full_repos/649924708
git clone --depth 1 --no-tags https://github.com/S1rEBrum/step_motor_controller.git f:/verilog_sva_gh_scraper/data/full_repos/650039930
git clone --depth 1 --no-tags https://github.com/imranmd9018/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/649722589
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-13-SR-LATCH.git f:/verilog_sva_gh_scraper/data/full_repos/651552240
git clone --depth 1 --no-tags https://github.com/danielforever/RISC_Vesp.git f:/verilog_sva_gh_scraper/data/full_repos/656852729
git clone --depth 1 --no-tags https://github.com/tzuwen0925/RISC_16-Bit-Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/655966586
git clone --depth 1 --no-tags https://github.com/Yasara-Hasini/32-bit-RISCV-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/656307129
git clone --depth 1 --no-tags https://github.com/WazaAbdulkadir/Direct-Mapped-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/655286809
git clone --depth 1 --no-tags https://github.com/vbyash/FIFO_Memory.git f:/verilog_sva_gh_scraper/data/full_repos/654909446
git clone --depth 1 --no-tags https://github.com/ambroseling/ARM-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/655553978
git clone --depth 1 --no-tags https://github.com/sprsr/boolean.git f:/verilog_sva_gh_scraper/data/full_repos/655440247
git clone --depth 1 --no-tags https://github.com/LucasHJesus/Elementos-de-sistemas-computacionais.git f:/verilog_sva_gh_scraper/data/full_repos/654258828
git clone --depth 1 --no-tags https://github.com/F64081169/NCKU_DIC_2023.git f:/verilog_sva_gh_scraper/data/full_repos/653959246
git clone --depth 1 --no-tags https://github.com/Disat/helloFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/655470054
git clone --depth 1 --no-tags https://github.com/DaliaEl-Sayed/CSE620_ASU_Advanced_CO_Assignment_DFT.git f:/verilog_sva_gh_scraper/data/full_repos/652862095
git clone --depth 1 --no-tags https://github.com/vendraDp/AES_Vendra_Durgaprasad-.git f:/verilog_sva_gh_scraper/data/full_repos/653606584
git clone --depth 1 --no-tags https://github.com/yaryaja/y86_Processor_verilog_design.git f:/verilog_sva_gh_scraper/data/full_repos/650906804
git clone --depth 1 --no-tags https://github.com/krystRe/ParityGenerator.git f:/verilog_sva_gh_scraper/data/full_repos/650509002
git clone --depth 1 --no-tags https://github.com/yyywwa/RISC_V_CPU_DEMO.git f:/verilog_sva_gh_scraper/data/full_repos/649548873
git clone --depth 1 --no-tags https://github.com/Qertile/NAND-Flash-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/653427050
git clone --depth 1 --no-tags https://github.com/nitheeshgowdasm/risc_v.git f:/verilog_sva_gh_scraper/data/full_repos/652471953
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-17.git f:/verilog_sva_gh_scraper/data/full_repos/653445542
git clone --depth 1 --no-tags https://github.com/htkddt/Encoder_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/652110731
git clone --depth 1 --no-tags https://github.com/neha-sawant03/N-Bit-Multiplier-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/652527991
git clone --depth 1 --no-tags https://github.com/Dhruva-Sahani/16-1MUX.git f:/verilog_sva_gh_scraper/data/full_repos/652974949
git clone --depth 1 --no-tags https://github.com/devchadha-jmi/Design-of-Router-1x3.git f:/verilog_sva_gh_scraper/data/full_repos/653239341
git clone --depth 1 --no-tags https://github.com/NipunDharmarathne/8-Bit-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/653264152
git clone --depth 1 --no-tags https://github.com/aidancapaldi/arm-processor.git f:/verilog_sva_gh_scraper/data/full_repos/652691523
git clone --depth 1 --no-tags https://github.com/danielyu925/Trapezoid_Randering_Engine.git f:/verilog_sva_gh_scraper/data/full_repos/652420389
git clone --depth 1 --no-tags https://github.com/calint/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/652120430
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-11.git f:/verilog_sva_gh_scraper/data/full_repos/650669572
git clone --depth 1 --no-tags https://github.com/sushakam/cocotb_backup.git f:/verilog_sva_gh_scraper/data/full_repos/650946931
git clone --depth 1 --no-tags https://github.com/wngxirui/calendar.git f:/verilog_sva_gh_scraper/data/full_repos/651381706
git clone --depth 1 --no-tags https://github.com/Ninhvt/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/651470430
git clone --depth 1 --no-tags https://github.com/Co1dmountain/Sdram_Controler_pro.git f:/verilog_sva_gh_scraper/data/full_repos/650971108
git clone --depth 1 --no-tags https://github.com/gavaskark/caravel1.git f:/verilog_sva_gh_scraper/data/full_repos/651852056
git clone --depth 1 --no-tags https://github.com/MirceaTT8/BoothVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/649732030
git clone --depth 1 --no-tags https://github.com/Kishok-S/Improvised_Exploring_Device_Vision.git f:/verilog_sva_gh_scraper/data/full_repos/649707530
git clone --depth 1 --no-tags https://github.com/boranunal/triangles-vs.-circles.git f:/verilog_sva_gh_scraper/data/full_repos/653672501
git clone --depth 1 --no-tags https://github.com/yasmiinezaki/FIFO_Synchronizer.git f:/verilog_sva_gh_scraper/data/full_repos/652999178
git clone --depth 1 --no-tags https://github.com/cidoca/MAX7219-LEDS.git f:/verilog_sva_gh_scraper/data/full_repos/653256481
git clone --depth 1 --no-tags https://github.com/ellen-wood/caravel_user_project_final_mixed_signal_top_OLD.git f:/verilog_sva_gh_scraper/data/full_repos/653554185
git clone --depth 1 --no-tags https://github.com/JJJOSH/FPGA-7-Segment-Display.git f:/verilog_sva_gh_scraper/data/full_repos/653581356
git clone --depth 1 --no-tags https://github.com/ericjessee/sm83-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/653395971
