Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Mohanty, S.P., Li, X., Li, H., Cao, Y.","Guest Editorial Special Issue on Nanoelectronic Devices and Circuits for Next Generation Sensing and Information Processing",2017,"IEEE Transactions on Nanotechnology","16","3", 7927514,"383","386",,,10.1109/TNANO.2017.2680420,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019561430&doi=10.1109%2fTNANO.2017.2680420&partnerID=40&md5=55017dc32e8c171c1039c2a43d032513",Editorial,Scopus,2-s2.0-85019561430
"Mohanty, A., Sutaria, K.B., Awano, H., Sato, T., Cao, Y.","RTN in Scaled Transistors for On-Chip Random Seed Generation",2017,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems",,,,"","",,,10.1109/TVLSI.2017.2687762,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85018468566&doi=10.1109%2fTVLSI.2017.2687762&partnerID=40&md5=3f60353443d2baff6b2f05a357ed5a66",Article in Press,Scopus,2-s2.0-85018468566
"Ma, Y., Cao, Y., Vrudhula, S., Seo, J.-S.","Optimizing loop operation and dataflow in FPGA acceleration of deep convolutional neural networks",2017,"FPGA 2017 - Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays",,,,"45","54",,1,10.1145/3020078.3021736,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85016023112&doi=10.1145%2f3020078.3021736&partnerID=40&md5=7554ec9b9e34864044ee8c4dc6c3a47f",Conference Paper,Scopus,2-s2.0-85016023112
"Fang, X., Lin, F., Nordlund, D., Mecklenburg, M., Ge, M., Rong, J., Zhang, A., Shen, C., Liu, Y., Cao, Y., Doeff, M.M., Zhou, C.","Atomic Insights into the Enhanced Surface Stability in High Voltage Cathode Materials by Ultrathin Coating",2017,"Advanced Functional Materials","27","7", 1602873,"","",,,10.1002/adfm.201602873,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85007608347&doi=10.1002%2fadfm.201602873&partnerID=40&md5=54084020fa0e19090bc909b06dfcb650",Article,Scopus,2-s2.0-85007608347
"Kim, M., Mohanty, A., Kadetotad, D., Suda, N., Wei, L., Saseendran, P., He, X., Cao, Y., Seo, J.-S.","A real-time 17-scale object detection accelerator with adaptive 2000-stage classification in 65nm CMOS",2017,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 7858282,"21","22",,,10.1109/ASPDAC.2017.7858282,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015343559&doi=10.1109%2fASPDAC.2017.7858282&partnerID=40&md5=f5c4a5344db0a826cf05c54f772b06b2",Conference Paper,Scopus,2-s2.0-85015343559
"Xu, Z., Skorheim, S., Tu, M., Berisha, V., Yu, S., Seo, J.-S., Bazhenov, M., Cao, Y.","Improving efficiency in sparse learning with the feedforward inhibitory motif",2017,"Neurocomputing",,,,"","",,,10.1016/j.neucom.2017.05.016,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019640545&doi=10.1016%2fj.neucom.2017.05.016&partnerID=40&md5=687bc85699552f3ee828db9795df2544",Article in Press,Scopus,2-s2.0-85019640545
"Cao, Y., Li, X., Kim, T., Gupta, S.","Guest editors' introduction: Hardware and algorithms for on-chip learning",2017,"ACM Journal on Emerging Technologies in Computing Systems","13","3", 30,"","",,,10.1145/3022193,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85013113368&doi=10.1145%2f3022193&partnerID=40&md5=df7e19526f14e3f718a6b54d1cd24158",Editorial,Scopus,2-s2.0-85013113368
"Zhou, D., He, J., Cao, Y., Seo, J.-S.","Bi-Level rare temporal pattern detection",2017,"Proceedings - IEEE International Conference on Data Mining, ICDM",,, 7837896,"719","728",,,10.1109/ICDM.2016.16,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85014566739&doi=10.1109%2fICDM.2016.16&partnerID=40&md5=62f955daf360870c4a5da4a1bc329502",Conference Paper,Scopus,2-s2.0-85014566739
"Yang, C., Mao, M., Cao, Y., Chakrabarti, C.","Cost-Effective Design Solutions for Enhancing PRAM Reliability and Performance",2017,"IEEE Transactions on Multi-Scale Computing Systems","3","1", 7422141,"1","11",,,10.1109/TMSCS.2016.2536026,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85016312433&doi=10.1109%2fTMSCS.2016.2536026&partnerID=40&md5=da7e8df18ab41ac2eebade2cec910652",Article,Scopus,2-s2.0-85016312433
"Cong, S., Cao, Y., Fang, X., Wang, Y., Liu, Q., Gui, H., Shen, C., Cao, X., Kim, E.S., Zhou, C.","Carbon Nanotube Macroelectronics for Active Matrix Polymer-Dispersed Liquid Crystal Displays",2016,"ACS Nano","10","11",,"10068","10074",,2,10.1021/acsnano.6b04951,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84997207313&doi=10.1021%2facsnano.6b04951&partnerID=40&md5=2073beac4f9f622d5406caa787b90cb5",Article,Scopus,2-s2.0-84997207313
"Chen, P.-Y., Seo, J.-S., Cao, Y., Yu, S.","Compact oscillation neuron exploiting metal-insulator-transition for neuromorphic computing",2016,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","07-10-November-2016",, 2967015,"","",,1,10.1145/2966986.2967015,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85001022713&doi=10.1145%2f2966986.2967015&partnerID=40&md5=655354a5d542934439f4ef85a98a5bf1",Conference Paper,Scopus,2-s2.0-85001022713
"Ma, Y., Suda, N., Cao, Y., Seo, J.-S., Vrudhula, S.","Scalable and modularized RTL compilation of Convolutional Neural Networks onto FPGA",2016,"FPL 2016 - 26th International Conference on Field-Programmable Logic and Applications",,, 7577356,"","",,2,10.1109/FPL.2016.7577356,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84994891079&doi=10.1109%2fFPL.2016.7577356&partnerID=40&md5=1381511b40e771fd0bb6a399ced9d52f",Conference Paper,Scopus,2-s2.0-84994891079
"Tu, M., Berisha, V., Cao, Y., Seo, J.-S.","Reducing the model order of deep neural networks using information theory",2016,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","2016-September",, 7560179,"93","98",,,10.1109/ISVLSI.2016.117,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84988929256&doi=10.1109%2fISVLSI.2016.117&partnerID=40&md5=c483f06a16164ce584e65b1b9e625516",Conference Paper,Scopus,2-s2.0-84988929256
"Mao, M., Cao, Y., Yu, S., Chakrabarti, C.","Optimizing Latency, Energy, and Reliability of 1T1R ReRAM Through Cross-Layer Techniques",2016,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","6","3", 7450693,"352","363",,3,10.1109/JETCAS.2016.2547745,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963538304&doi=10.1109%2fJETCAS.2016.2547745&partnerID=40&md5=9e523e0e041161d9ae56a196b87b7240",Article,Scopus,2-s2.0-84963538304
"Shrivastava, A., Chen, P.-Y., Cao, Y., Yu, S., Chakrabarti, C.","Design of a reliable RRAM-based PUF for compact hardware security primitives",2016,"Proceedings - IEEE International Symposium on Circuits and Systems","2016-July",, 7539050,"2326","2329",,,10.1109/ISCAS.2016.7539050,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983401632&doi=10.1109%2fISCAS.2016.7539050&partnerID=40&md5=d63afbbd8bb6aeeb48c2a8e1dd694a84",Conference Paper,Scopus,2-s2.0-84983401632
"Mohanty, A., Suda, N., Kim, M., Vrudhula, S., Seo, J.-S., Cao, Y.","High-performance face detection with CPU-FPGA acceleration",2016,"Proceedings - IEEE International Symposium on Circuits and Systems","2016-July",, 7527184,"117","120",,,10.1109/ISCAS.2016.7527184,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983399733&doi=10.1109%2fISCAS.2016.7527184&partnerID=40&md5=1732ad69edb8d025ea6be9ad13392750",Conference Paper,Scopus,2-s2.0-84983399733
"Cao, Y., Brady, G.J., Gui, H., Rutherglen, C., Arnold, M.S., Zhou, C.","Radio Frequency Transistors Using Aligned Semiconducting Carbon Nanotubes with Current-Gain Cutoff Frequency and Maximum Oscillation Frequency Simultaneously Greater than 70 GHz",2016,"ACS Nano","10","7",,"6782","6790",,3,10.1021/acsnano.6b02395,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84979871478&doi=10.1021%2facsnano.6b02395&partnerID=40&md5=1bcf53ef9e4490f4e292ca04d2066002",Article,Scopus,2-s2.0-84979871478
"Cao, Y., Che, Y., Seo, J.-W.T., Gui, H., Hersam, M.C., Zhou, C.","High-performance radio frequency transistors based on diameter-separated semiconducting carbon nanotubes",2016,"Applied Physics Letters","108","23", 233105,"","",,2,10.1063/1.4953074,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84974602699&doi=10.1063%2f1.4953074&partnerID=40&md5=7587354836619f66218b006446632f13",Article,Scopus,2-s2.0-84974602699
"Tu, M., Berisha, V., Woolf, M., Seo, J.-S., Cao, Y.","Ranking the parameters of deep neural networks using the fisher information",2016,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","2016-May",, 7472157,"2647","2651",,2,10.1109/ICASSP.2016.7472157,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973402931&doi=10.1109%2fICASSP.2016.7472157&partnerID=40&md5=ca3529560eec97e170cc482ba288c09f",Conference Paper,Scopus,2-s2.0-84973402931
"Xia, L., Li, B., Tang, T., Gu, P., Yin, X., Huangfu, W., Chen, P.-Y., Yu, S., Cao, Y., Wang, Y., Xie, Y., Yang, H.","MNSIM: Simulation platform for memristor-based neuromorphic computing system",2016,"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",,, 7459356,"469","474",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973662351&partnerID=40&md5=7d9d0d429c50d1c712a51560f6a7eb65",Conference Paper,Scopus,2-s2.0-84973662351
"Suda, N., Chandra, V., Dasika, G., Mohanty, A., Ma, Y., Vrudhula, S., Seo, J.-S., Cao, Y.","Throughput-optimized openCL-based FPGA accelerator for large-scale convolutional neural networks",2016,"FPGA 2016 - Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays",,,,"16","25",,27,10.1145/2847263.2847276,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84966471227&doi=10.1145%2f2847263.2847276&partnerID=40&md5=16a7805ae842f290f8e7af76e654b182",Conference Paper,Scopus,2-s2.0-84966471227
"Yu, S., Chen, P.-Y., Cao, Y., Xia, L., Wang, Y., Wu, H.","Scaling-up resistive synaptic arrays for neuro-inspired architecture: Challenges and prospect",2016,"Technical Digest - International Electron Devices Meeting, IEDM","2016-February",, 7409718,"17.3.1","17.3.4",,8,10.1109/IEDM.2015.7409718,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964078185&doi=10.1109%2fIEDM.2015.7409718&partnerID=40&md5=ea8433f9e94f04ad0baddae237edddd9",Conference Paper,Scopus,2-s2.0-84964078185
"Cao, Y., Che, Y., Gui, H., Cao, X., Zhou, C.","Radio frequency transistors based on ultra-high purity semiconducting carbon nanotubes with superior extrinsic maximum oscillation frequency",2016,"Nano Research","9","2",,"363","371",,5,10.1007/s12274-015-0915-7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958111480&doi=10.1007%2fs12274-015-0915-7&partnerID=40&md5=ef206018d0981c0874bc107ad2ad69c1",Article,Scopus,2-s2.0-84958111480
"Suda, N., Suh, J., Hakim, N., Cao, Y., Bakkaloglu, B.","A 65 nm Programmable ANalog Device Array (PANDA) for Analog Circuit Emulation",2016,"IEEE Transactions on Circuits and Systems I: Regular Papers","63","2", 7390224,"181","190",,1,10.1109/TCSI.2015.2512718,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84961372410&doi=10.1109%2fTCSI.2015.2512718&partnerID=40&md5=5bf0bf03d6e87745682ce25f924b2a1b",Article,Scopus,2-s2.0-84961372410
"Cao, X., Cao, Y., Zhou, C.","Imperceptible and ultraflexible p-Type transistors and macroelectronics based on carbon nanotubes",2016,"ACS Nano","10","1",,"199","206",,8,10.1021/acsnano.5b02847,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84989906234&doi=10.1021%2facsnano.5b02847&partnerID=40&md5=633ed0df8ddd7642d8ac4dbb56620d0f",Article,Scopus,2-s2.0-84989906234
"Chen, P.-Y., Lin, B., Wang, I.-T., Hou, T.-H., Ye, J., Vrudhula, S., Seo, J.-S., Cao, Y., Yu, S.","Mitigating effects of non-ideal synaptic device characteristics for on-chip learning",2016,"2015 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2015",,, 7372570,"194","199",,10,10.1109/ICCAD.2015.7372570,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964556162&doi=10.1109%2fICCAD.2015.7372570&partnerID=40&md5=2b35dcafdc142ea619034a7998bb96ac",Conference Paper,Scopus,2-s2.0-84964556162
"Xia, L., Gu, P., Li, B., Tang, T., Yin, X., Huangfu, W., Yu, S., Cao, Y., Wang, Y., Yang, H.","Technological Exploration of RRAM Crossbar Array for Matrix-Vector Multiplication",2016,"Journal of Computer Science and Technology","31","1",,"3","19",,5,10.1007/s11390-016-1608-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84953426381&doi=10.1007%2fs11390-016-1608-8&partnerID=40&md5=1d1acbaa5ec118c5b925d40afd000d8c",Article,Scopus,2-s2.0-84953426381
"Mao, M., Cao, Y., Yu, S., Chakrabarti, C.","Optimizing latency, energy, and reliability of 1T1R ReRAM through appropriate voltage settings",2015,"Proceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015",,, 7357125,"359","366",,3,10.1109/ICCD.2015.7357125,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962424463&doi=10.1109%2fICCD.2015.7357125&partnerID=40&md5=228360c36c857221dc0991a112554a16",Conference Paper,Scopus,2-s2.0-84962424463
"Ma, Y., Kim, M., Cao, Y., Seo, J.-S., Vrudhula, S.","Energy-efficient reconstruction of compressively sensed bioelectrical signals with stochastic computing circuits",2015,"Proceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015",,, 7357144,"443","446",,1,10.1109/ICCD.2015.7357144,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962456201&doi=10.1109%2fICCD.2015.7357144&partnerID=40&md5=1d633a54b51f30c7ce6e7831d154004a",Conference Paper,Scopus,2-s2.0-84962456201
"Mao, M., Cao, Y., Yu, S., Chakrabarti, C.","Programming strategies to improve energy efficiency and reliability of ReRAM memory systems",2015,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation","2015-December",, 7344980,"","",,2,10.1109/SiPS.2015.7344980,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958212264&doi=10.1109%2fSiPS.2015.7344980&partnerID=40&md5=a67dfd2db5f31b36c881cda63e37c403",Conference Paper,Scopus,2-s2.0-84958212264
"Gao, L., Wang, I.-T., Chen, P.-Y., Vrudhula, S., Seo, J., Cao, Y., Hou, T.-H., Yu, S.","Fully parallel write/read in resistive synaptic array for accelerating on-chip learning",2015,"Nanotechnology","26","45",,"455204","",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84979796621&partnerID=40&md5=61161e56a918e002de15eef67565cca2",Article,Scopus,2-s2.0-84979796621
"Subramaniam, A.R., Roveda, J., Cao, Y.","A finite-point method for efficient gate characterization under multiple input switching",2015,"ACM Transactions on Design Automation of Electronic Systems","21","1", 10,"","",,,10.1145/2778970,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84952012029&doi=10.1145%2f2778970&partnerID=40&md5=85a35700a89d61fe0771e1958b76f122",Article,Scopus,2-s2.0-84952012029
"Seo, J.-S., Lin, B., Kim, M., Chen, P.-Y., Kadetotad, D., Xu, Z., Mohanty, A., Vrudhula, S., Yu, S., Ye, J., Cao, Y.","On-Chip Sparse Learning Acceleration With CMOS and Resistive Synaptic Devices",2015,"IEEE Transactions on Nanotechnology","14","6", 7268884,"969","979",,2,10.1109/TNANO.2015.2478861,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947777810&doi=10.1109%2fTNANO.2015.2478861&partnerID=40&md5=405647e2bf38a035da3b92d40caff2ab",Article,Scopus,2-s2.0-84947777810
"Gao, L., Wang, I.-T., Chen, P.-Y., Vrudhula, S., Seo, J.-S., Cao, Y., Hou, T.-H., Yu, S.","Fully parallel write/read in resistive synaptic array for accelerating on-chip learning",2015,"Nanotechnology","26","45", 455204,"","",,4,10.1088/0957-4484/26/45/455204,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946013859&doi=10.1088%2f0957-4484%2f26%2f45%2f455204&partnerID=40&md5=9d5281fc44ed27e405d8108bb790b3f8",Article,Scopus,2-s2.0-84946013859
"Sutaria, K.B., Mohanty, A., Wang, R., Huang, R., Cao, Y.","Accelerated aging in analog and digital circuits with feedback",2015,"IEEE Transactions on Device and Materials Reliability","15","3", 7159040,"384","393",,3,10.1109/TDMR.2015.2456893,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84941004664&doi=10.1109%2fTDMR.2015.2456893&partnerID=40&md5=ea1899f8792f6eab3c530085cb3fb827",Article,Scopus,2-s2.0-84941004664
"Kadetotad, D., Xu, Z., Mohanty, A., Chen, P., Lin, B., Ye, J., Vrudhula, S., Yu, S., Cao, Y., Seo, J.","Parallel Architecture With Resistive Crosspoint Array for Dictionary Learning Acceleration",2015,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems",,,,"","",,1,10.1109/JETCAS.2015.2426495,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84930453254&doi=10.1109%2fJETCAS.2015.2426495&partnerID=40&md5=b3ce1e15226dad514c8100c6c8405c2e",Article in Press,Scopus,2-s2.0-84930453254
"Kadetotad, D., Xu, Z., Mohanty, A., Chen, P.-Y., Lin, B., Ye, J., Vrudhula, S., Yu, S., Cao, Y., Seo, J.-S.","Parallel architecture with resistive crosspoint array for dictionary learning acceleration",2015,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","5","2", 07116611,"194","204",,9,10.1109/JETCAS.2015.2426495,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84934279333&doi=10.1109%2fJETCAS.2015.2426495&partnerID=40&md5=d16d9a9268ea0ed222ca6f6b24eb33e3",Article,Scopus,2-s2.0-84934279333
"Yu, S., Cao, Y.","On-chip sparse learning with resistive cross-point array architecture",2015,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","20-22-May-2015",,,"195","197",,1,10.1145/2742060.2743757,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84955454939&doi=10.1145%2f2742060.2743757&partnerID=40&md5=89bf2bfa465688d6c9c8f55d1d01c6ac",Conference Paper,Scopus,2-s2.0-84955454939
"Esqueda, I.S., Cress, C.D., Cao, Y., Che, Y., Fritze, M., Zhou, C.","The impact of defect scattering on the quasi-ballistic transport of nanoscale conductors",2015,"Journal of Applied Physics","117","8", 084319,"","",,4,10.1063/1.4913779,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84924075661&doi=10.1063%2f1.4913779&partnerID=40&md5=07141f95bdc8c010282c4edd0869fa5e",Article,Scopus,2-s2.0-84924075661
"Wang, R., Cao, Y.","Impact of temporal transistor variations on circuit reliability",2015,"Proceedings - IEEE International Symposium on Circuits and Systems","2015-July",, 7169181,"2453","2456",,2,10.1109/ISCAS.2015.7169181,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946196830&doi=10.1109%2fISCAS.2015.7169181&partnerID=40&md5=0e6e98b3c34123805b3e358b60945216",Conference Paper,Scopus,2-s2.0-84946196830
"Subramaniam, A.R., Roveda, J., Cao, Y.","Finite-point method for efficient timing characterization of sequential elements",2015,"Integration, the VLSI Journal","49",,,"104","113",,,10.1016/j.vlsi.2014.11.004,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84925131219&doi=10.1016%2fj.vlsi.2014.11.004&partnerID=40&md5=d735d1b2e1da0cfbc0230ed86e7d8bbc",Article,Scopus,2-s2.0-84925131219
"Reis, R., Cao, Y., Wirth, G.","Introduction",2015,"Circuit Design for Reliability",,,,"1","4",,,10.1007/978-1-4614-4078-9_1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944232783&doi=10.1007%2f978-1-4614-4078-9_1&partnerID=40&md5=0c686a3804a3314e72dede29ef88d3d8",Book Chapter,Scopus,2-s2.0-84944232783
"Reis, R., Wirth, G., Cao, Y.","Circuit design for reliability",2015,"Circuit Design for Reliability",,,,"1","272",,2,10.1007/978-1-4614-4078-9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944256488&doi=10.1007%2f978-1-4614-4078-9&partnerID=40&md5=79c0970360594c0273c092aa2b9a3fc1",Book,Scopus,2-s2.0-84944256488
"Sutaria, K.B., Velamala, J.B., Ramkumar, A., Cao, Y.","Compact modeling of BTI for circuit reliability analysis",2015,"Circuit Design for Reliability",,,,"93","119",,3,10.1007/978-1-4614-4078-9_6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84929200923&doi=10.1007%2f978-1-4614-4078-9_6&partnerID=40&md5=f797b8f427b3ab0347d1b46ec17a35d0",Book Chapter,Scopus,2-s2.0-84929200923
"Gu, P., Li, B., Tang, T., Yu, S., Cao, Y., Wang, Y., Yang, H.","Technological exploration of RRAM crossbar array for matrix-vector multiplication",2015,"20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015",,, 7058989,"106","111",,14,10.1109/ASPDAC.2015.7058989,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84926459123&doi=10.1109%2fASPDAC.2015.7058989&partnerID=40&md5=96cf5960ccc356db9a8060ea93de372d",Conference Paper,Scopus,2-s2.0-84926459123
"Chen, P.-Y., Fang, R., Liu, R., Chakrabarti, C., Cao, Y., Yu, S.","Exploiting resistive cross-point array for compact design of physical unclonable function",2015,"Proceedings of the 2015 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2015",,, 7140231,"26","31",,19,10.1109/HST.2015.7140231,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942573821&doi=10.1109%2fHST.2015.7140231&partnerID=40&md5=fe1393440d733b876ad515750859d2f3",Conference Paper,Scopus,2-s2.0-84942573821
"Sutaria, K.B., Ren, P., Mohanty, A., Feng, X., Wang, R., Huang, R., Cao, Y.","Duty cycle shift under static/dynamic aging in 28nm HK-MG technology",2015,"IEEE International Reliability Physics Symposium Proceedings","2015-May",, 7112785,"CA71","CA75",,,10.1109/IRPS.2015.7112785,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942908102&doi=10.1109%2fIRPS.2015.7112785&partnerID=40&md5=61299d84c63a29506b34c85b5c2bdd97",Conference Paper,Scopus,2-s2.0-84942908102
"Chen, P.-Y., Kadetotad, D., Xu, Z., Mohanty, A., Lin, B., Ye, J., Vrudhula, S., Seo, J.-S., Cao, Y., Yu, S.","Technology-design co-optimization of resistive cross-point array for accelerating learning algorithms on chip",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092504,"854","859",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945955645&partnerID=40&md5=5c38278f8077896d938c37ee8b3b9705",Conference Paper,Scopus,2-s2.0-84945955645
"Wirth, G., Cao, Y., Velamala, J.B., Sutaria, K.B., Sato, T.","Charge trapping in MOSFETS: BTI and RTN modeling for circuits",2014,"Bias Temperature Instability for Devices and Circuits",,,,"751","782",,,10.1007/978-1-4614-7909-3_29,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84929618987&doi=10.1007%2f978-1-4614-7909-3_29&partnerID=40&md5=cd499644600d2dbffd39acce7169e428",Book Chapter,Scopus,2-s2.0-84929618987
"Sutaria, K.B., Velamala, J.B., Ravi, V., Wirth, G., Sato, T., Cao, Y.","Multilevel reliability simulation for IC design",2014,"Bias Temperature Instability for Devices and Circuits",,,,"719","749",,1,10.1007/978-1-4614-7909-3_28,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84929623784&doi=10.1007%2f978-1-4614-7909-3_28&partnerID=40&md5=446829700ae40352389b387c0d2fca33",Book Chapter,Scopus,2-s2.0-84929623784
"Chen, H., Cao, Y., Zhang, J., Zhou, C.","Large-scale complementary macroelectronics using hybrid integration of carbon nanotubes and IGZO thin-film transistors",2014,"Nature Communications","5",, 4097,"","",,63,10.1038/ncomms5097,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84902481760&doi=10.1038%2fncomms5097&partnerID=40&md5=a7280c0eb2fed156faf0aa3ab838bfa0",Article,Scopus,2-s2.0-84902481760
"Yao, M., Huang, N., Cong, S., Chi, C.-Y., Seyedi, M.A., Lin, Y.-T., Cao, Y., Povinelli, M.L., Dapkus, P.D., Zhou, C.","GaAs nanowire array solar cells with axial p-i-n junctions",2014,"Nano Letters","14","6",,"3293","3303",,63,10.1021/nl500704r,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84902263929&doi=10.1021%2fnl500704r&partnerID=40&md5=6f61e8f4689d3656d1bd3ed695c76776",Article,Scopus,2-s2.0-84902263929
"Sutaria, K.B., Velamala, J.B., Kim, C.H., Sato, T., Cao, Y.","Aging statistics based on trapping/detrapping: Compact modeling and silicon validation",2014,"IEEE Transactions on Device and Materials Reliability","14","2", 6747313,"607","615",,10,10.1109/TDMR.2014.2308140,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84902187186&doi=10.1109%2fTDMR.2014.2308140&partnerID=40&md5=b548d5fadb1672768f40b7521ad5842a",Article,Scopus,2-s2.0-84902187186
"Chen, X., Wang, Y., Cao, Y., Yang, H.","Statistical analysis of random telegraph noise in digital circuits",2014,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6742883,"161","166",,3,10.1109/ASPDAC.2014.6742883,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897865244&doi=10.1109%2fASPDAC.2014.6742883&partnerID=40&md5=2f6ee0a03c367abdacc2bd8d67106f06",Conference Paper,Scopus,2-s2.0-84897865244
"Zhu, H., Shi, M., Su, Y., Zhao, X., Chen, Q., Yu, C., He, J., Wang, H., Ye, Y., He, H.","A pinned photodiode analytic model enabling opto-electronic circuit simulation",2014,"Journal of Computational and Theoretical Nanoscience","11","2",,"313","317",,1,10.1166/jctn.2014.3353,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892379659&doi=10.1166%2fjctn.2014.3353&partnerID=40&md5=f0e34ae806234588a18a805da5dbaf05",Article,Scopus,2-s2.0-84892379659
"Feng, X., Ren, P., Ji, Z., Wang, R., Sutaria, K.B., Cao, Y., Huang, R.","Novel voltage step stress (VSS) technique for fast lifetime prediction of hot carrier degradation",2014,"Proceedings - 2014 IEEE 12th International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2014",,, 7021226,"","",,,10.1109/ICSICT.2014.7021226,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946691312&doi=10.1109%2fICSICT.2014.7021226&partnerID=40&md5=4ed03eae8e8ebb1352726a096cb36bcb",Conference Paper,Scopus,2-s2.0-84946691312
"Sutaria, K., Ramkumar, A., Zhu, R., Cao, Y.","Where is the Achilles heel under circuit aging",2014,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI",,, 6903375,"278","279",,,10.1109/ISVLSI.2014.106,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908218260&doi=10.1109%2fISVLSI.2014.106&partnerID=40&md5=5add6720b88dac81e1390b84617afd0c",Conference Paper,Scopus,2-s2.0-84908218260
"Esqueda, I.S., Cress, C.D., Che, Y., Cao, Y., Zhou, C.","Charge trapping in aligned single-walled carbon nanotube arrays induced by ionizing radiation exposure",2014,"Journal of Applied Physics","115","5", 054506,"","",,7,10.1063/1.4864126,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906870229&doi=10.1063%2f1.4864126&partnerID=40&md5=d906401a1c75e95f723658ef23959bea",Article,Scopus,2-s2.0-84906870229
"Xu, Z., Cavaliere, M., An, P., Vrudhula, S., Cao, Y.","The stochastic loss of spikes in spiking neural P systems: Design and implementation of reliable arithmetic circuits",2014,"Fundamenta Informaticae","134","1-2",,"183","200",,1,10.3233/FI-2014-1098,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84912060159&doi=10.3233%2fFI-2014-1098&partnerID=40&md5=9ff4edaf040cb32a6b12eb038cd39267",Article,Scopus,2-s2.0-84912060159
"Mao, M., Yang, C., Xu, Z., Cao, Y., Chakrabarti, C.","Low cost ECC schemes for improving the reliability of DRAM+PRAMMAIN memory systems",2014,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",,, 6986076,"","",,1,10.1109/SiPS.2014.6986076,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84920276890&doi=10.1109%2fSiPS.2014.6986076&partnerID=40&md5=a990abddd89d19263adfc993276d1558",Conference Paper,Scopus,2-s2.0-84920276890
"Yang, C., Emre, Y., Xu, Z., Chen, H., Cao, Y., Chakrabarti, C.","A low cost multi-tiered approach to improving the reliability of multi-level cell pram",2014,"Journal of Signal Processing Systems","76","2",,"133","147",,3,10.1007/s11265-013-0856-x,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907599144&doi=10.1007%2fs11265-013-0856-x&partnerID=40&md5=7b5c28102b83293d15361fa9853c1d85",Article,Scopus,2-s2.0-84907599144
"Xu, Z., Yang, C., Mao, M., Sutaria, K.B., Chakrabarti, C., Cao, Y.","Compact modeling of STT-MTJ devices",2014,"Solid-State Electronics",,,,"","",,3,10.1016/j.sse.2014.06.003,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84940239294&doi=10.1016%2fj.sse.2014.06.003&partnerID=40&md5=d6447ee1ee46db9198dc1d93cf3cea7e",Article in Press,Scopus,2-s2.0-84940239294
"Xu, Z., Yang, C., Mao, M., Sutaria, K.B., Chakrabarti, C., Cao, Y.","Compact modeling of STT-MTJ devices",2014,"Solid-State Electronics","102",,,"76","81",,2,10.1016/j.sse.2014.06.003,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908364864&doi=10.1016%2fj.sse.2014.06.003&partnerID=40&md5=4d7891c659b34958f38154fab15a2b3f",Article,Scopus,2-s2.0-84908364864
"Sutaria, K., Ramkumar, A., Zhu, R., Rajveev, R., Ma, Y., Cao, Y.","BTI-induced aging under random stress waveforms: Modeling, simulation and silicon validation",2014,"Proceedings - Design Automation Conference",,, 2593101,"","",,4,10.1145/2593069.2593101,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903124430&doi=10.1145%2f2593069.2593101&partnerID=40&md5=5aefabaf6d51be1d6badb0b7c4e9ad35",Conference Paper,Scopus,2-s2.0-84903124430
"Sutaria, K.B., Ren, P., Ramkumar, A., Zhu, R., Feng, X., Wang, R., Huang, R., Cao, Y.","Diagnosing bias runaway in analog/mixed signal circuits",2014,"IEEE International Reliability Physics Symposium Proceedings",,, 6860595,"2D.3.1","2D.3.6",,2,10.1109/IRPS.2014.6860595,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905667144&doi=10.1109%2fIRPS.2014.6860595&partnerID=40&md5=693960fc2872b759e18cb2688a64406a",Conference Paper,Scopus,2-s2.0-84905667144
"Xu, Z., Mohanty, A., Chen, P.-Y., Kadetotad, D., Lin, B., Ye, J., Vrudhula, S., Yu, S., Seo, J.-S., Cao, Y.","Parallel programming of resistive cross-point array for synaptic plasticity",2014,"Procedia Computer Science","41",,,"126","133",,2,10.1016/j.procs.2014.11.094,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84939225102&doi=10.1016%2fj.procs.2014.11.094&partnerID=40&md5=f0f7be5052126b9cef67daf927eafc46",Conference Paper,Scopus,2-s2.0-84939225102
"Kadetotad, D., Xu, Z., Mohanty, A., Chen, P.-Y., Lin, B., Ye, J., Vrudhula, S., Yu, S., Cao, Y., Seo, J.-S.","Neurophysics-inspired parallel architecture with resistive crosspoint array for dictionary learning",2014,"IEEE 2014 Biomedical Circuits and Systems Conference, BioCAS 2014 - Proceedings",,, 6981781,"536","539",,6,10.1109/BioCAS.2014.6981781,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84920545941&doi=10.1109%2fBioCAS.2014.6981781&partnerID=40&md5=04aace8ada98aec0595fe4d339106988",Conference Paper,Scopus,2-s2.0-84920545941
"Xu, Z., Mohanty, A., Chen, P.-Y., Kadetotad, D., Lin, B., Ye, J., Vrudhula, S., Yu, S., Seo, J.-S., Cao, Y.","Parallel programming of resistive cross-point array for synaptic plasticity",2014,"Energy Procedia","41","C",,"126","133",,2,10.1016/j.procs.2014.11.094,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84922366588&doi=10.1016%2fj.procs.2014.11.094&partnerID=40&md5=9e1dd283938b0824693ae18ef6c11e0b",Conference Paper,Scopus,2-s2.0-84922366588
"Cao, Y., Velamala, J., Sutaria, K., Chen, M.S.-W., Ahlbin, J., Esqueda, I.S., Bajura, M., Fritze, M.","Cross-layer modeling and simulation of circuit reliability",2014,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","33","1", 6685855,"8","23",,20,10.1109/TCAD.2013.2289874,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891594553&doi=10.1109%2fTCAD.2013.2289874&partnerID=40&md5=d089e4f34936401ee7c94571b3059e9d",Article,Scopus,2-s2.0-84891594553
"Cao, X., Chen, H., Gu, X., Liu, B., Wang, W., Cao, Y., Wu, F., Zhou, C.","Screen printing as a scalable and low-cost approach for rigid and flexible thin-film transistors using separated carbon nanotubes",2014,"ACS Nano","8","12",,"12769","12776",,43,10.1021/nn505979j,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919741398&doi=10.1021%2fnn505979j&partnerID=40&md5=ca22dd2ca29397bd96952eab2a66c2e0",Article,Scopus,2-s2.0-84919741398
"Zhu, Y., Ye, Y., Cao, Y., He, J., Zhang, A., He, H., Wang, H., Ma, C., Hu, Y., Chan, M., Zhu, X.","Numerical study on effects of random dopant fluctuation in double gate tunneling FET",2013,"2013 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2013",,, 6628040,"","",,1,10.1109/EDSSC.2013.6628040,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890519956&doi=10.1109%2fEDSSC.2013.6628040&partnerID=40&md5=f60f59171e3b8e0c4aa7c2c5507b3e2d",Conference Paper,Scopus,2-s2.0-84890519956
"Velamala, J.B., Sutaria, K.B., Shimizu, H., Awano, H., Sato, T., Wirth, G., Cao, Y.","Compact modeling of statistical BTI under trapping/detrapping",2013,"IEEE Transactions on Electron Devices","60","11", 6612719,"3645","3654",,22,10.1109/TED.2013.2281986,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84887228235&doi=10.1109%2fTED.2013.2281986&partnerID=40&md5=ab3a14a4dbd093276d1c12be08c85885",Article,Scopus,2-s2.0-84887228235
"Onodera, H., Cao, Y.K.","AMS verification in advanced technologies",2013,"Proceedings of the Custom Integrated Circuits Conference",,, 6658571,"","",,,10.1109/CICC.2013.6658571,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892638693&doi=10.1109%2fCICC.2013.6658571&partnerID=40&md5=499f66083a66ab97593dc2385e84ca1c",Conference Paper,Scopus,2-s2.0-84892638693
"Yang, S., Wang, W., Hagan, M., Zhang, W., Gupta, P., Cao, Y.","NBTI-aware circuit node criticality computation",2013,"ACM Journal on Emerging Technologies in Computing Systems","9","3", 23,"","",,2,10.1145/2491681,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885667804&doi=10.1145%2f2491681&partnerID=40&md5=a95415c51378350913ee2758b6e3c7d1",Article,Scopus,2-s2.0-84885667804
"Chen, H., Luo, H., Wang, Y., Cao, Y., Xie, Y., Ma, Y., Yang, H.","Evaluation and mitigation of performance degradation under random telegraph noise for digital circuits",2013,"IET Circuits, Devices and Systems","7","5",,"273","282",,,10.1049/iet-cds.2012.0361,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84884317086&doi=10.1049%2fiet-cds.2012.0361&partnerID=40&md5=204024cd5fd24c90373f8653f38fe1d3",Article,Scopus,2-s2.0-84884317086
"Ye, Y., Zhu, Y., He, H., Mei, J., Cao, Y., He, J.","Compact modeling of parameter variations of nanoscale CMOS due to random dopant fluctuation",2013,"Technical Proceedings of the 2013 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2013","2",,,"552","555",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881108192&partnerID=40&md5=e3df1ddfcf25325fa6b1e2d9ecaa6792",Conference Paper,Scopus,2-s2.0-84881108192
"Mei, J., Zhang, A., Yu, C., Ye, Y., Wang, H., Deng, W., He, J.","Junctionless nanowire MOSFET with dynamic threshold voltage operation methodology",2013,"Technical Proceedings of the 2013 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2013","2",,,"516","519",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881111817&partnerID=40&md5=7f6581451bb1ca32019099014e4c02f8",Conference Paper,Scopus,2-s2.0-84881111817
"Wang, W., Wang, C., Cao, Y., Wang, H., Ye, Y., He, J.","Analytic model foramorphous GST OTS in phase change memory cell with hopping transport",2013,"Technical Proceedings of the 2013 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2013","2",,,"508","511",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881113013&partnerID=40&md5=7df9a3330b66b55b4f73f2c336eda791",Conference Paper,Scopus,2-s2.0-84881113013
"Velamala, J.B., Sutaria, K.B., Shimuzu, H., Awano, H., Sato, T., Wirth, G., Cao, Y.","Logarithmic modeling of BTI under dynamic circuit operation: Static, dynamic and long-term prediction",2013,"IEEE International Reliability Physics Symposium Proceedings",,, 6532063,"CM.3.1","CM.3.5",,3,10.1109/IRPS.2013.6532063,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880973748&doi=10.1109%2fIRPS.2013.6532063&partnerID=40&md5=500ea96e8b8ae5f7ca66dec83f5fab05",Conference Paper,Scopus,2-s2.0-84880973748
"Velamala, J.B., Sutaria, K.B., Ravi, V.S., Cao, Y.","Failure analysis of asymmetric aging under NBTI",2013,"IEEE Transactions on Device and Materials Reliability","13","2", 6389767,"340","349",,11,10.1109/TDMR.2012.2235441,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879350442&doi=10.1109%2fTDMR.2012.2235441&partnerID=40&md5=782b56d48492dc32009630a4421c0ba2",Article,Scopus,2-s2.0-84879350442
"Suh, J., Suda, N., Xu, C., Hakim, N., Cao, Y., Bakkaloglu, B.","Programmable ANalog Device Array (PANDA): A methodology for transistor-level analog emulation",2013,"IEEE Transactions on Circuits and Systems I: Regular Papers","60","6", 6516619,"1369","1380",,4,10.1109/TCSI.2012.2220453,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878410605&doi=10.1109%2fTCSI.2012.2220453&partnerID=40&md5=7d12681dcb5267ffbf165db734ba7d39",Article,Scopus,2-s2.0-84878410605
"He, J., Xu, Y., Chen, L., Zhang, L., Zhou, X., Ma, C., Cao, Y., Ye, Y., Wang, C., Liang, H., Chan, M.","Numerical electron mobility model of nanoscale symmetric, asymmetric and independent double-gate MOSFETs",2013,"Journal of Computational and Theoretical Nanoscience","10","4",,"763","771",,,10.1166/jctn.2013.2767,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879763080&doi=10.1166%2fjctn.2013.2767&partnerID=40&md5=815d3e66af5e3c4947d8f294db783102",Article,Scopus,2-s2.0-84879763080
"Shi, M., He, H., Zhang, G., Chen, Q., Wang, C., He, J., Chen, A., Wu, W., Ye, Y., Liang, H., Cao, Y., Zhang, W., Sun, L.","Logarithm cofactor difference extrema method of mosfet's post-breakdown current and application to parameter extraction",2013,"Journal of Computational and Theoretical Nanoscience","10","3",,"669","672",,,10.1166/jctn.2013.2753,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876543277&doi=10.1166%2fjctn.2013.2753&partnerID=40&md5=6428081c9ae0e17ba1ab7bf0dad9f476",Article,Scopus,2-s2.0-84876543277
"Chen, M., Reddy, V., Krishnan, S., Ondrusek, J., Cao, Y.","ACE: A robust variability and aging sensor for high-k/metal gate SoC",2013,"European Solid-State Device Research Conference",,, 6818849,"182","185",,1,10.1109/ESSDERC.2013.6818849,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84902208499&doi=10.1109%2fESSDERC.2013.6818849&partnerID=40&md5=0a17376877a034419b16e3e778fd506b",Conference Paper,Scopus,2-s2.0-84902208499
"Xu, Z., Sutaria, K.B., Yang, C., Chakrabarti, C., Cao, Y.","Compact modeling of STT-MTJ for SPICE simulation",2013,"European Solid-State Device Research Conference",,, 6818887,"338","341",,1,10.1109/ESSDERC.2013.6818887,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84902158080&doi=10.1109%2fESSDERC.2013.6818887&partnerID=40&md5=40bbcff6a74cc2f2f4df9ddfdd6ae748",Conference Paper,Scopus,2-s2.0-84902158080
"He, J., Zhou, Z., Yu, C., He, L., Ye, Y., Chan, M.","Non-charge-sheet analytic model for ideal retrograde doping MOSFETs",2013,"Journal of Computational and Theoretical Nanoscience","10","1",,"232","239",,,10.1166/jctn.2013.2684,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876574798&doi=10.1166%2fjctn.2013.2684&partnerID=40&md5=0b77e0cd55a2c9ad7b4021b3915d78f8",Article,Scopus,2-s2.0-84876574798
"Yang, C., Emre, Y., Cao, Y., Chakrabarti, C.","Multi-tiered approach to improving the reliability of multi-level cell pram",2012,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",,, 6363192,"114","119",,4,10.1109/SiPS.2012.46,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875302248&doi=10.1109%2fSiPS.2012.46&partnerID=40&md5=4d789f7902eda0d1a8ed2db51189101c",Conference Paper,Scopus,2-s2.0-84875302248
"Sutaria, K., Velamala, J., Cao, Y.","Multi-level reliability simulation for IC design",2012,"ICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings",,, 6467818,"","",,,10.1109/ICSICT.2012.6467818,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874845652&doi=10.1109%2fICSICT.2012.6467818&partnerID=40&md5=368133746c6e291e80246ba8d4d1174b",Conference Paper,Scopus,2-s2.0-84874845652
"Yang, C., Emre, Y., Cao, Y., Chakrabarti, C.","Improving reliability of non-volatile memory technologies through circuit level techniques and error control coding",2012,"Eurasip Journal on Advances in Signal Processing","2012","1", 211,"","",,6,10.1186/1687-6180-2012-211,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872952625&doi=10.1186%2f1687-6180-2012-211&partnerID=40&md5=4698737c30d706b7af7545c91dcc7d73",Article,Scopus,2-s2.0-84872952625
"Emre, Y., Yang, C., Sutaria, K., Cao, Y., Chakrabarti, C.","Enhancing the reliability of STT-RAM through circuit and system level techniques",2012,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",,, 6363194,"125","130",,12,10.1109/SiPS.2012.11,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875323744&doi=10.1109%2fSiPS.2012.11&partnerID=40&md5=9757c563c28f24fa289f7239ab845bbd",Conference Paper,Scopus,2-s2.0-84875323744
"Chen, M., Reddy, V., Krishnan, S., Srinivasan, V., Cao, Y.","Asymmetric aging and workload sensitive bias temperature instability sensors",2012,"IEEE Design and Test of Computers","29","5", 6249796,"18","26",,13,10.1109/MDT.2012.2210381,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84873037353&doi=10.1109%2fMDT.2012.2210381&partnerID=40&md5=3aae77e72dfeb25af08d5c23f17eac5d",Article,Scopus,2-s2.0-84873037353
"Xu, Z., Sutaria, K.B., Yang, C., Chakrabarti, C., Cao, Y.","Hierarchical modeling of phase change memory for reliable design",2012,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6378626,"115","120",,4,10.1109/ICCD.2012.6378626,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872082001&doi=10.1109%2fICCD.2012.6378626&partnerID=40&md5=7d0a0dce5b0eec989a2378e8cf0b1052",Conference Paper,Scopus,2-s2.0-84872082001
"Sun, J., Zheng, R., Velamala, J., Cao, Y., Lysecky, R., Shankar, K., Roveda, J.","A self-tuning design methodology for power-efficient multi-core systems",2012,"ACM Transactions on Design Automation of Electronic Systems","18","1", 4,"","",,,10.1145/2390191.2390195,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872380863&doi=10.1145%2f2390191.2390195&partnerID=40&md5=f27e7c3d7a543ab54bf140a2b5479620",Article,Scopus,2-s2.0-84872380863
"Velamala, J.B., Sutaria, K., Shimizu, H., Awano, H., Sato, T., Cao, Y.","Statistical aging under dynamic voltage scaling: A logarithmic model approach",2012,"Proceedings of the Custom Integrated Circuits Conference",,, 6330572,"","",,11,10.1109/CICC.2012.6330572,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869430767&doi=10.1109%2fCICC.2012.6330572&partnerID=40&md5=5ee4edf13edc930b12148aaa34344a8f",Conference Paper,Scopus,2-s2.0-84869430767
"Wang, C.-C., Ye, Y., Cao, Y.","The potential of Fe-FET for robust design under variations: A compact modeling study",2012,"Microelectronics Journal","43","11",,"898","903",,,10.1016/j.mejo.2012.05.012,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866729939&doi=10.1016%2fj.mejo.2012.05.012&partnerID=40&md5=7824f98c9d259d3dfdbaa00a3273d8e5",Article,Scopus,2-s2.0-84866729939
"Luo, H., Wang, Y., Cao, Y., Xie, Y., Ma, Y., Yang, H.","Temporal performance degradation under RTN: Evaluation and mitigation for nanoscale circuits",2012,"Proceedings - 2012 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2012",,, 6296470,"183","188",,6,10.1109/ISVLSI.2012.35,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867811316&doi=10.1109%2fISVLSI.2012.35&partnerID=40&md5=368ca6d25d0c08ce4d1ee79d7483e900",Conference Paper,Scopus,2-s2.0-84867811316
"Velamala, J.B., Sutaria, K.B., Sato, T., Cao, Y.","Aging statistics based on trapping/detrapping: Silicon evidence, modeling and long-term prediction",2012,"IEEE International Reliability Physics Symposium Proceedings",,, 6241795,"2F.2.1","2F.2.5",,17,10.1109/IRPS.2012.6241795,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866634964&doi=10.1109%2fIRPS.2012.6241795&partnerID=40&md5=3bc99e24b22cfafbfa4f7b44877bebe4",Conference Paper,Scopus,2-s2.0-84866634964
"Sinha, S., Cline, B., Yeric, G., Chandra, V., Cao, Y.","Design benchmarking to 7nm with FinFET predictive technology models",2012,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"15","20",,9,10.1145/2333660.2333666,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865546093&doi=10.1145%2f2333660.2333666&partnerID=40&md5=90746f813e323afc7c3a6af4f64daefd",Conference Paper,Scopus,2-s2.0-84865546093
"Gummalla, S., Subramaniam, A.R., Cao, Y., Chakrabarti, C.","An analytical approach to efficient circuit variability analysis in scaled CMOS design",2012,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6187560,"641","647",,7,10.1109/ISQED.2012.6187560,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863676873&doi=10.1109%2fISQED.2012.6187560&partnerID=40&md5=d5effb74773c0f84c738204a35c84151",Conference Paper,Scopus,2-s2.0-84863676873
"Velamala, J.B., Sutaria, K., Sato, T., Cao, Y.","Physics matters: Statistical aging prediction under trapping/detrapping",2012,"Proceedings - Design Automation Conference",,,,"139","144",,30,10.1145/2228360.2228388,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863538466&doi=10.1145%2f2228360.2228388&partnerID=40&md5=1f290ebdaeca00887736ba4a547f1828",Conference Paper,Scopus,2-s2.0-84863538466
"Sinha, S., Yeric, G., Chandra, V., Cline, B., Cao, Y.","Exploring sub-20nm FinFET design with predictive technology models",2012,"Proceedings - Design Automation Conference",,,,"283","288",,118,10.1145/2228360.2228414,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863552314&doi=10.1145%2f2228360.2228414&partnerID=40&md5=b568735f2a481604c3f507e14e0c7557",Conference Paper,Scopus,2-s2.0-84863552314
"Xu, W., Sinha, S., Wu, H., Dastagir, T., Cao, Y., Yu, H.","On-Chip Spiral Inductors with Integrated Magnetic Materials",2012,"Advanced Circuits for Emerging Technologies",,,,"439","462",,,10.1002/9781118181508.ch17,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886506221&doi=10.1002%2f9781118181508.ch17&partnerID=40&md5=2137d4c1351746af93bfde1454f4ad48",Book Chapter,Scopus,2-s2.0-84886506221
"Chen, X., Wang, Y., Cao, Y., Ma, Y., Yang, H.","Variation-aware supply voltage assignment for simultaneous power and aging optimization",2012,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","20","11", 6042352,"2143","2147",,15,10.1109/TVLSI.2011.2168433,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864578679&doi=10.1109%2fTVLSI.2011.2168433&partnerID=40&md5=37f39951bd86182e77c150491862a635",Article,Scopus,2-s2.0-84864578679
"Velamala, J.B., Ravi, V., Cao, Y.","Failure diagnosis of asymmetric aging under NBTI",2011,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6105364,"428","433",,17,10.1109/ICCAD.2011.6105364,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855802109&doi=10.1109%2fICCAD.2011.6105364&partnerID=40&md5=e67019e1ab951322421f105d6954c697",Conference Paper,Scopus,2-s2.0-84855802109
"Wang, W., Reddy, V., Krishnan, S., Cao, Y.","Compact modeling for NBTI and CHC effects",2011,"Recent Topics on Modeling of Semiconductor Processes, Devices, and Circuits",,,,"40","60",,1,10.2174/9781608050741111010140,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875093757&doi=10.2174%2f9781608050741111010140&partnerID=40&md5=ab4ddbc7b93bb8542d4d856d38f6533b",Book Chapter,Scopus,2-s2.0-84875093757
"Liu, Z., Yu, C., Ma, C., Wu, W., Wang, W., Wang, R., He, J.","FinFET reliability issue analysis by forward gated-diode method",2011,"Technical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011","2",,,"168","171",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-81455133446&partnerID=40&md5=2a82ff85004566d473c8818afdeeaa03",Conference Paper,Scopus,2-s2.0-81455133446
"Zhao, W., Liu, C., Wu, W., Ma, Y., Zhao, X., Cao, Y., Wang, G., He, J.","Compact modeling of signal transients and integrity analysis for dispersionless interconnect",2011,"Technical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011","2",,,"686","689",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-81455132961&partnerID=40&md5=06f6c6b4077fb23adb49859d4f34fc5f",Conference Paper,Scopus,2-s2.0-81455132961
"Su, Y., Wang, L., Lin, X., He, J., Zhao, X., Cao, Y., Zhang, D., Li, Y.","A drift-diffusion model of pinned photodiode enabling opto-electronic circuit simulation",2011,"Technical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011","2",,,"682","685",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-81455140085&partnerID=40&md5=ae3a2b7018bd02f3c3dca41e07030ea3",Conference Paper,Scopus,2-s2.0-81455140085
"Wang, S., Guo, X., Zhang, L., Zhang, C., Liu, Z., Wang, G., Zhang, Y., Wu, W., Zhao, X., Wang, W., Cao, Y., Ye, Y., Wang, R., Ma, Y., He, J.","Analytic potential model for asymmetricunderlap gate-all-around MOSFET",2011,"Technical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011","2",,,"776","779",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-81455144038&partnerID=40&md5=82ec2d788b00f36600a61e055179d7f2",Conference Paper,Scopus,2-s2.0-81455144038
"Zhang, X., Ma, C., Zhao, W., Zhang, C., Wang, G., Wu, W., Wang, W., Cao, Y., Yang, S., Yang, Z., Ma, Y., Ye, Y., Li, Y., Wang, R., Wang, R., He, J.","Numerical study on effect of random dopant fluctuation on double gate MOSFET based 6-T SRAM performance",2011,"Technical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011","2",,,"172","175",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-81455127367&partnerID=40&md5=6f49583e1078e00b288e0543621cfdb3",Conference Paper,Scopus,2-s2.0-81455127367
"Xu, Z., Zhuang, H., Jiang, B., Gu, B., Lin, X., He, J., Cao, Y., Zhang, Y., Wang, G., Deng, P., Zhao, X., Zhang, Y., Ma, Y., Wu, W., Wang, W.","An efficient iterative grid selection strategy for time-mapped harmonic balance method",2011,"Technical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011","2",,,"671","674",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-81455132968&partnerID=40&md5=14988ae7ca2d760b9f62694568bb6c41",Conference Paper,Scopus,2-s2.0-81455132968
"Xu, J., Ma, C., Zhang, C., Zhang, X., Wu, W., Cao, Y., Wang, W., Ye, Y., Yang, S., Lin, X., He, J.","Characteristics sensitivity of FinFET to fin vertical nonuniformity",2011,"Technical Proceedings of the 2011 NSTI Nanotechnology Conference and Expo, NSTI-Nanotech 2011","2",,,"176","179",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-81455133455&partnerID=40&md5=f54381da15eeed11451dea62f4a33c54",Conference Paper,Scopus,2-s2.0-81455133455
"Luo, H., Wang, Y., Velamala, J., Cao, Y., Xie, Y., Yang, H.","The impact of correlation between NBTI and TDDB on the performance of digital circuits",2011,"Midwest Symposium on Circuits and Systems",,, 6026408,"","",,4,10.1109/MWSCAS.2011.6026408,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053631802&doi=10.1109%2fMWSCAS.2011.6026408&partnerID=40&md5=44d31a1ef4ebf2bd368e5bbb48df18cb",Conference Paper,Scopus,2-s2.0-80053631802
"Velamala, J., LiVolsi, R., Torres, M., Cao, Y.","Design sensitivity of single event transients in scaled logic circuits",2011,"Proceedings - Design Automation Conference",,, 5981990,"694","699",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052685576&partnerID=40&md5=76b453ba6318c35bb55d83f08a2e48bb",Conference Paper,Scopus,2-s2.0-80052685576
"Zheng, R., Suh, J., Xu, C., Hakim, N., Bakkaloglu, B., Cao, Y.","Programmable ANalog Device Array (PANDA): A platform for transistor-level analog reconfigurability",2011,"Proceedings - Design Automation Conference",,, 5981952,"322","327",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052658044&partnerID=40&md5=0967889a5c5fce83b35e0bf66a6051ae",Conference Paper,Scopus,2-s2.0-80052658044
"Sinha, S., Suh, J., Bakkaloglu, B., Cao, Y.","Workload-aware neuromorphic design of the power controller",2011,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","1","3", 6035994,"381","390",,4,10.1109/JETCAS.2011.2165233,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-81255171387&doi=10.1109%2fJETCAS.2011.2165233&partnerID=40&md5=9ce4a7d90927863ebe22f4ef948c2072",Article,Scopus,2-s2.0-81255171387
"Sinha, S., Suh, J., Bakkaloglu, B., Cao, Y.","A workload-aware neuromorphic controller for dynamic power and thermal management",2011,"Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2011",,, 5963936,"200","207",,,10.1109/AHS.2011.5963936,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052123455&doi=10.1109%2fAHS.2011.5963936&partnerID=40&md5=e58c0359723b2a55f44d75de70bd0109",Conference Paper,Scopus,2-s2.0-80052123455
"Velamala, J., Wang, C.-C., Zheng, R., Ye, Y., Cao, Y.","Intrinsic variability and reliability in nano-CMOS",2011,"ECS Transactions","35","4",,"353","367",,1,10.1149/1.3572293,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960851007&doi=10.1149%2f1.3572293&partnerID=40&md5=0d305c6da84720e0f66e2b2a6575fa16",Conference Paper,Scopus,2-s2.0-79960851007
"Chen, M., Reddy, V., Carulli, J., Krishnan, S., Rentala, V., Srinivasan, V., Cao, Y.","A TDC-based test platform for dynamic circuit aging characterization",2011,"IEEE International Reliability Physics Symposium Proceedings",,, 5784448,"2B.2.1","2B.2.5",,14,10.1109/IRPS.2011.5784448,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959290188&doi=10.1109%2fIRPS.2011.5784448&partnerID=40&md5=083c378f532690a95f7095bf7f4b4fc8",Conference Paper,Scopus,2-s2.0-79959290188
"Luo, H., Chen, X., Velamala, J., Wang, Y., Cao, Y., Chandra, V., Ma, Y., Yang, H.","Circuit-level delay modeling considering both TDDB and NBTI",2011,"Proceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011",,, 5770697,"14","21",,11,10.1109/ISQED.2011.5770697,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959232668&doi=10.1109%2fISQED.2011.5770697&partnerID=40&md5=1d7500405e27a2e694005b4412b05bb5",Conference Paper,Scopus,2-s2.0-79959232668
"Ye, Y., Liu, F., Chen, M., Nassif, S., Cao, Y.","Statistical modeling and simulation of threshold variation under random dopant fluctuations and line-edge roughness",2011,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","19","6", 5439902,"987","996",,36,10.1109/TVLSI.2010.2043694,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84857355231&doi=10.1109%2fTVLSI.2010.2043694&partnerID=40&md5=ae36625d6406699cff289058dafb59c5",Article,Scopus,2-s2.0-84857355231
"LiVolsi, R., McCormick, K., Torres, M., Velamala, J., Zheng, R., Cao, Y.","Correlation of no trouble found errors to negative bias temperature instability",2011,"IEEE Aerospace Conference Proceedings",,, 5747585,"","",,,10.1109/AERO.2011.5747585,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955771952&doi=10.1109%2fAERO.2011.5747585&partnerID=40&md5=f7008f90ccd1e84b65cb9abaee10480f",Conference Paper,Scopus,2-s2.0-79955771952
"Mintarno, E., Skaf, J., Zheng, R., Velamala, J.B., Cao, Y., Boyd, S., Dutton, R.W., Mitra, S.","Self-tuning for maximized lifetime energy-efficiency in the presence of circuit aging",2011,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","30","5", 5752409,"760","773",,45,10.1109/TCAD.2010.2100531,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955364564&doi=10.1109%2fTCAD.2010.2100531&partnerID=40&md5=e3a32e08948ac2ea88ec93b4f8fbb9cb",Article,Scopus,2-s2.0-79955364564
"Wang, Y., Chen, X., Wang, W., Cao, Y., Xie, Y., Yang, H.","Leakage power and circuit aging cooptimization by gate replacement techniques",2011,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","19","4", 5378474,"615","628",,32,10.1109/TVLSI.2009.2037637,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953078540&doi=10.1109%2fTVLSI.2009.2037637&partnerID=40&md5=eb12c457fef7bf2d0b2a20b515dedb2a",Article,Scopus,2-s2.0-79953078540
"Xu, W., Wu, H., Gardner, D.S., Sinha, S., Dastagir, T., Bakkaloglu, B., Cao, Y., Yu, H.","Sub-100 μm scale on-chip inductors with CoZrTa for GHz applications",2011,"Journal of Applied Physics","109","7", 07A316,"","",,14,10.1063/1.3549594,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955388684&doi=10.1063%2f1.3549594&partnerID=40&md5=bbb8a7ee1fabe9dea755688862a10574",Conference Paper,Scopus,2-s2.0-79955388684
"Xu, W., Sinha, S., Dastagir, T., Wu, H., Bakkaloglu, B., Gardner, D.S., Cao, Y., Yu, H.","Performance enhancement of on-chip inductors with permalloy magnetic rings",2011,"IEEE Electron Device Letters","32","1", 5660072,"69","71",,30,10.1109/LED.2010.2089779,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650860325&doi=10.1109%2fLED.2010.2089779&partnerID=40&md5=d7326e5494f6291ed1f29de12152c983",Conference Paper,Scopus,2-s2.0-78650860325
"Wang, C.-C., Ye, Y., Cao, Y.","Compact modeling of Fe-FET and implications on variation-insensitive design",2010,"International Conference on Simulation of Semiconductor Processes and Devices, SISPAD",,, 5604516,"247","250",,3,10.1109/SISPAD.2010.5604516,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78649549039&doi=10.1109%2fSISPAD.2010.5604516&partnerID=40&md5=80f0656d637f374f18287b241c5e33ae",Conference Paper,Scopus,2-s2.0-78649549039
"Ye, Y., Wang, C.-C., Cao, Y.","Simulation of random telegraph noise with 2-stage equivalent circuit",2010,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5654254,"709","713",,16,10.1109/ICCAD.2010.5654254,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650910634&doi=10.1109%2fICCAD.2010.5654254&partnerID=40&md5=e686a8dbf3d515b95c92c4bf78797d17",Conference Paper,Scopus,2-s2.0-78650910634
"Ye, Y., Gummalla, S., Wang, C.-C., Chakrabarti, C., Cao, Y.","Random variability modeling and its impact on scaled CMOS circuits",2010,"Journal of Computational Electronics","9","3-4",,"108","113",,9,10.1007/s10825-010-0336-5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78649902118&doi=10.1007%2fs10825-010-0336-5&partnerID=40&md5=e26007d77d3e489879b62ebbbfc2658e",Article,Scopus,2-s2.0-78649902118
"Cao, Y., Wang, C.-C., Ye, Y., Gummalla, S., Chakrabarti, C.","Intrinsic variability in nano-CMOS design and beyond",2010,"Technical Digest - International Electron Devices Meeting, IEDM",,, 5703382,"","",,,10.1109/IEDM.2010.5703382,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951848756&doi=10.1109%2fIEDM.2010.5703382&partnerID=40&md5=85a181756e3aa0eacfac8437680a09c3",Conference Paper,Scopus,2-s2.0-79951848756
"Sun, J., Zheng, R., Velamala, J., Cao, Y., Lysecky, R., Shankar, K., Roveda, J.","A self-evolving design methodology for power efficient multi-core systems",2010,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5654175,"264","268",,2,10.1109/ICCAD.2010.5654175,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650923284&doi=10.1109%2fICCAD.2010.5654175&partnerID=40&md5=da8cc116dbba43438fa9e5c2319c2a64",Conference Paper,Scopus,2-s2.0-78650923284
"Sinha, S., Suh, J., Bakkaloglu, B., Cao, Y.","Workload-aware neuromorphic design of low-power supply voltage controller",2010,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"241","246",,2,10.1145/1840845.1840896,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957966978&doi=10.1145%2f1840845.1840896&partnerID=40&md5=673e2ed0733e1f910cbd6ba1f2ee3511",Conference Paper,Scopus,2-s2.0-77957966978
"Lee, J., Wang, C.-C., Ghasemi, H., Bircher, L., Cao, Y., Kim, N.S.","Workload-adaptive process tuning strategy for power- efficient multi-core processors",2010,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"225","230",,2,10.1145/1840845.1840889,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957935379&doi=10.1145%2f1840845.1840889&partnerID=40&md5=90ebebcedac700e29953e8a063348836",Conference Paper,Scopus,2-s2.0-77957935379
"Velamala, J.B., Reddy, V., Zheng, R., Krishnan, S., Cao, Y.","On the bias dependence of time exponent in NBTI and CHC effects",2010,"IEEE International Reliability Physics Symposium Proceedings",,, 5488754,"650","654",,4,10.1109/IRPS.2010.5488754,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957929309&doi=10.1109%2fIRPS.2010.5488754&partnerID=40&md5=92dee4192dfee9a501eaa60429c53cff",Conference Paper,Scopus,2-s2.0-77957929309
"Dastagir, T., Xu, W., Sinha, S., Wu, H., Cao, Y., Yu, H.","Tuning the permeability of permalloy films for on-chip inductor applications",2010,"Applied Physics Letters","97","16", 162506,"","",,32,10.1063/1.3502478,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77958468407&doi=10.1063%2f1.3502478&partnerID=40&md5=8ed717485344b89e42d3a2b3cd1374d7",Article,Scopus,2-s2.0-77958468407
"Chellappa, S., Ni, J., Yao, X., Hindman, N., Velamala, J., Chen, M., Cao, Y., Clark, L.T.","In-situ characterization and extraction of SRAM variability",2010,"Proceedings - Design Automation Conference",,,,"711","716",,2,10.1145/1837274.1837454,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956196819&doi=10.1145%2f1837274.1837454&partnerID=40&md5=91dcdcc28dfd5ccc0ecb6071e6bd4f7b",Conference Paper,Scopus,2-s2.0-77956196819
"Nassif, S.R., Mehta, N., Cao, Y.","A resilience roadmap",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5456958,"1011","1016",,57,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953099455&partnerID=40&md5=dde69396095578fc0e2de8f4d2e4f67e",Conference Paper,Scopus,2-s2.0-77953099455
"Mintarno, E., Skaf, J., Zheng, R., Velamala, J., Cao, Y., Boyd, S., Dutton, R.W., Mitra, S.","Optimized self-tuning for circuit aging",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5457140,"586","591",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953113043&partnerID=40&md5=4855b0ead8ca56583b2481a112c141a6",Conference Paper,Scopus,2-s2.0-77953113043
"Singal, R., Balijepalli, A., Subramaniam, A., Wang, C.-C., Liu, F., Nassif, S.R., Cao, Y.","Modeling and analysis of the nonrectangular gate effect for postlithography circuit simulation",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","4", 5153589,"666","670",,1,10.1109/TVLSI.2009.2013630,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950296987&doi=10.1109%2fTVLSI.2009.2013630&partnerID=40&md5=295596a1af48327dab72e34bb93291e9",Article,Scopus,2-s2.0-77950296987
"Cao, Y., Liu, F.","Guest editors' introduction: Compact variability modeling in scaled CMOS design",2010,"IEEE Design and Test of Computers","27","2", 5432317,"6","7",,,10.1109/MDT.2010.47,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950133865&doi=10.1109%2fMDT.2010.47&partnerID=40&md5=c83786508b6d3c5b1b8be239c35853d8",Editorial,Scopus,2-s2.0-77950133865
"Xu, W., Sinha, S., Pan, F., Dastagir, T., Cao, Y., Yu, H.","Improved frequency response of on-chip inductors with patterned magnetic dots",2010,"IEEE Electron Device Letters","31","3", 5404426,"207","209",,22,10.1109/LED.2009.2039112,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77649180259&doi=10.1109%2fLED.2009.2039112&partnerID=40&md5=1c301a056a02dc909d5944f189c924ea",Article,Scopus,2-s2.0-77649180259
"Wang, W., Yang, S., Bhardwaj, S., Vrudhula, S., Liu, F., Cao, Y.","The impact of NBTI effect on combinational circuit: Modeling, simulation, and analysis",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","2", 5031899,"173","183",,152,10.1109/TVLSI.2008.2008810,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-75549089060&doi=10.1109%2fTVLSI.2008.2008810&partnerID=40&md5=41346b1a8d45150e42e8dc2f27d6c17f",Article,Scopus,2-s2.0-75549089060
"Cao, Y., Bose, P., Tschanz, J.","Guest editors' introduction: Reliability challenges in nano-CMOS design",2009,"IEEE Design and Test of Computers","26","6",,"6","7",,16,10.1109/MDT.2009.149,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-73249142126&doi=10.1109%2fMDT.2009.149&partnerID=40&md5=f268bb29e4e493c138440a8f5e59f744",Editorial,Scopus,2-s2.0-73249142126
"Wang, C.-C., Zhao, W., Liu, F., Chen, M., Cao, Y.","Compact modeling of stress effects in scaled CMOS",2009,"International Conference on Simulation of Semiconductor Processes and Devices, SISPAD",,, 5290231,"","",,6,10.1109/SISPAD.2009.5290231,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74349095855&doi=10.1109%2fSISPAD.2009.5290231&partnerID=40&md5=1c07226151e97387e7e2a8268368f316",Conference Paper,Scopus,2-s2.0-74349095855
"Wang, C.-C., Zhao, W., Liu, F., Chen, M., Cao, Y.","Modeling of layout-dependent stress effect in CMOS design",2009,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5361246,"513","520",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76349094452&partnerID=40&md5=7c410ba546c1e3c91bbdd073bf0c5294",Conference Paper,Scopus,2-s2.0-76349094452
"Ye, Y., Gummalla, S., Wang, C.-C., Chakrabarti, C., Cao, Y.","Random variability modeling and its impact on scaled CMOS circuits",2009,"Journal of Computational Electronics","8","3-4",,"108","113",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953832436&partnerID=40&md5=55c118e57651e6a1c13e2593731e6e02",Article,Scopus,2-s2.0-79953832436
"Sinha, S., Xu, W., Velamala, J.B., Dastagir, T., Bakkaloglu, B., Yu, H., Cao, Y.","Enabling resonant clock distribution with scaled on-chip magnetic inductors",2009,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 5413169,"103","108",,1,10.1109/ICCD.2009.5413169,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950964143&doi=10.1109%2fICCD.2009.5413169&partnerID=40&md5=8725fd87ff9a0a747c9dc361ebec7be3",Conference Paper,Scopus,2-s2.0-77950964143
"Cao, Y., Balijepalli, A., Sinha, S., Wang, C.C., Wang, W., Zhao, W.","The predictive technology model in the late silicon era and beyond",2009,"Foundations and Trends in Electronic Design Automation","3","4",,"305","401",,3,10.1561/1000000012,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74549125441&doi=10.1561%2f1000000012&partnerID=40&md5=817e1a92b7e88ea80bd6eab40da67520",Article,Scopus,2-s2.0-74549125441
"Zheng, R., Velamala, J., Reddy, V., Balakrishnan, V., Mintarno, E., Mitra, S., Krishnan, S., Cao, Y.","Circuit aging prediction for low-power operation",2009,"Proceedings of the Custom Integrated Circuits Conference",,, 5280814,"427","430",,33,10.1109/CICC.2009.5280814,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74049160392&doi=10.1109%2fCICC.2009.5280814&partnerID=40&md5=ba3a5ac5a759e94c2c373d40218811bb",Conference Paper,Scopus,2-s2.0-74049160392
"Li, X., Zhao, W., Cao, Y., Zhu, Z., Song, J., Bang, D., Wang, C.-C., Kang, S.H., Wang, J., Nowak, M., Yu, N.","Pathfinding for 22nm CMOS designs using Predictive Technology Models",2009,"Proceedings of the Custom Integrated Circuits Conference",,, 5280845,"227","230",,3,10.1109/CICC.2009.5280845,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74049129900&doi=10.1109%2fCICC.2009.5280845&partnerID=40&md5=b7d96d07e2f5332cf99d6e1f8ea1f83a",Conference Paper,Scopus,2-s2.0-74049129900
"Chen, X., Wang, Y., Cao, Y., Ma, Y., Yang, H.","Variation-aware supply voltage assignment for minimizing circuit degradation and leakage",2009,"Proceedings of the International Symposium on Low Power Electronics and Design",,, 1594244,"39","44",,11,10.1145/1594233.1594244,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449728136&doi=10.1145%2f1594233.1594244&partnerID=40&md5=91f8be92150f0e57b1cfe7818dbb1952",Conference Paper,Scopus,2-s2.0-70449728136
"Ye, Y., Liu, F., Chen, M., Cao, Y.","Variability analysis under layout pattern-dependent rapid-thermal annealing process",2009,"Proceedings - Design Automation Conference",,, 5227061,"551","556",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350733809&partnerID=40&md5=562c50d4de6385b2f7412547b70eb5e1",Conference Paper,Scopus,2-s2.0-70350733809
"Yu, W., Xiaoming, C., Wenping, W., Yu, C., Yuan, X., Huazhong, Y.","Gate replacement techniques for simultaneous leakage and aging optimization",2009,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5090683,"328","333",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350048944&partnerID=40&md5=1059efcb00df7b206ec94627ccbc48b4",Conference Paper,Scopus,2-s2.0-70350048944
"Chen, M., Zhao, W., Liu, F., Cao, Y.","Finite-point-based transistor model: A new approach to fast circuit simulation",2009,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","17","10", 4801560,"1470","1480",,1,10.1109/TVLSI.2008.2005061,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349744045&doi=10.1109%2fTVLSI.2008.2005061&partnerID=40&md5=ef95ee56e34541a12ef78f953347f742",Article,Scopus,2-s2.0-70349744045
"Sinha, S., Balijepalli, A., Cao, Y.","Compact model of carbon nanotube transistor and interconnect",2009,"IEEE Transactions on Electron Devices","56","10",,"2232","2242",,10,10.1109/TED.2009.2028625,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350041409&doi=10.1109%2fTED.2009.2028625&partnerID=40&md5=f51a18e873fd167b57ff4cbc750a7d7b",Article,Scopus,2-s2.0-70350041409
"Balijepalli, A., Ervin, J., Lepkowski, W., Cao, Y., Thornton, T.J.","Compact modeling of a PD SOI MESFET for wide temperature designs",2009,"Microelectronics Journal","40","9",,"1264","1273",,4,10.1016/j.mejo.2008.03.014,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-69249232311&doi=10.1016%2fj.mejo.2008.03.014&partnerID=40&md5=4c85f6dfebcc9d87b83be872ff9a10f9",Article,Scopus,2-s2.0-69249232311
"Zhao, W., Li, X., Gu, S., Kang, S.H., Nowak, M.M., Cao, Y.","Field-based capacitance modeling for sub-65-nm on-chip interconnect",2009,"IEEE Transactions on Electron Devices","56","9",,"1862","1872",,29,10.1109/TED.2009.2026162,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-69549109854&doi=10.1109%2fTED.2009.2026162&partnerID=40&md5=6677d74936dc41fff0bb9b5911dacb8a",Review,Scopus,2-s2.0-69549109854
"Debole, M., Krishnan, R., Balakrishnan, V., Wang, W., Luo, H., Wang, Y., Xie, Y., Cao, Y., Vijaykrishnan, N.","New-age: A negative bias temperature instability-estimation framework for microarchitectural components",2009,"International Journal of Parallel Programming","37","4",,"417","431",,11,10.1007/s10766-009-0104-y,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67651006381&doi=10.1007%2fs10766-009-0104-y&partnerID=40&md5=9dc77c22bacb3e5b96c808a95d2bc89b",Article,Scopus,2-s2.0-67651006381
"Wang, Y., Chen, X., Wang, W., Balakrishnan, V., Cao, Y., Xie, Y., Yang, H.","On the efficacy of input vector control to mitigate NBTI effects and leakage power",2009,"Proceedings of the 10th International Symposium on Quality Electronic Design, ISQED 2009",,, 4810264,"19","26",,51,10.1109/ISQED.2009.4810264,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649663718&doi=10.1109%2fISQED.2009.4810264&partnerID=40&md5=cce4a02b3a074a569dda9c32c74f23ec",Conference Paper,Scopus,2-s2.0-67649663718
"Ye, Y., Liu, F., Cao, Y.","Modeling and simulation of transistor performance shift under pattern-dependent RTA process",2009,"Proceedings of SPIE - The International Society for Optical Engineering","7275",, 72751T,"","",,1,10.1117/12.816683,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-66749113685&doi=10.1117%2f12.816683&partnerID=40&md5=bff5c01f038b8e33368411401b5e92be",Conference Paper,Scopus,2-s2.0-66749113685
"Debole, M., Ramakrishnan, K., Balakrishnan, V., Wang, W., Luo, H., Wang, Y., Xie, Y., Cao, Y., Vijaykrishnan, N.","A framework for estimating NBTI degradation of microarchitectural components",2009,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4796522,"455","460",,11,10.1109/ASPDAC.2009.4796522,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64549086727&doi=10.1109%2fASPDAC.2009.4796522&partnerID=40&md5=7e644e1adeb04ee27ab0b3515012ed20",Conference Paper,Scopus,2-s2.0-64549086727
"Zhao, W., Liu, F., Agarwal, K., Acharyya, D., Nassif, S.R., Nowka, K.J., Cao, Y.","Rigorous extraction of process variations for 65-nm CMOS design",2009,"IEEE Transactions on Semiconductor Manufacturing","22","1", 4773506,"196","203",,27,10.1109/TSM.2008.2011182,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-59849086593&doi=10.1109%2fTSM.2008.2011182&partnerID=40&md5=14106bb8ba578f5467dfc92882682c92",Conference Paper,Scopus,2-s2.0-59849086593
"Wangt, W., Reddy, Y., Yangt, B., Balakrishnant, V., Krishnam, S., Cao, Y.","Statistical prediction of circuit aging under process variations",2008,"Proceedings of the Custom Integrated Circuits Conference",,, 4672007,"13","16",,41,10.1109/CICC.2008.4672007,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849099283&doi=10.1109%2fCICC.2008.4672007&partnerID=40&md5=072d0b6f7ceaf6b7b07eca8c0a2e30e6",Conference Paper,Scopus,2-s2.0-57849099283
"Wang, W., Balakrishnan, V., Yang, B., Cao, Y.","Statistical prediction of NBTI-induced circuit aging",2008,"International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT",,, 4734563,"416","419",,8,10.1109/ICSICT.2008.4734563,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-60749117261&doi=10.1109%2fICSICT.2008.4734563&partnerID=40&md5=6d54cbf28347ef92256565f5a0759920",Conference Paper,Scopus,2-s2.0-60749117261
"Cheng, L., Lin, Y., He, L., Cao, Y.","Trace-based framework for concurrent development of process and FPGA architecture considering process variation and reliability",2008,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"159","168",,5,10.1145/1344671.1344696,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349316106&doi=10.1145%2f1344671.1344696&partnerID=40&md5=0de43ea9344a7a1e3d05a44e6660031c",Conference Paper,Scopus,2-s2.0-70349316106
"Wang, J.M., Cao, Y., Chen, M., Sun, J., Mitev, A.","Capturing device mismatch in analog and mixed-signal designs",2008,"IEEE Circuits and Systems Magazine","8","4",,"37","44",,1,10.1109/MCAS.2008.930154,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57649123316&doi=10.1109%2fMCAS.2008.930154&partnerID=40&md5=e26227b54258e24dad86fa699d85a5aa",Article,Scopus,2-s2.0-57649123316
"Agarwal, M., Balakrishnan, V., Bhuyan, A., Kim, K., Paul, B.C., Wang, W., Yang, B., Cao, Y., Mitra, S.","Optimized circuit failure prediction for aging: Practicality and promise",2008,"Proceedings - International Test Conference",,, 4700619,"","",,40,10.1109/TEST.2008.4700619,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67249159156&doi=10.1109%2fTEST.2008.4700619&partnerID=40&md5=804ed2fb763eb0888f806d145135fac7",Conference Paper,Scopus,2-s2.0-67249159156
"Zeng, D., Spanos, C.J., Tan, Y., Wang, T.-Y., Lin, C.-H., Lo, H., Wang, J., Yu, C.H.","Virtual metrology modeling for plasma etch operations",2008,"IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings",,, 5714918,"269","272",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952551444&partnerID=40&md5=697f949ed2b98853dab42302eed2cf3a",Conference Paper,Scopus,2-s2.0-79952551444
"Ye, Y., Liu, F., Nassif, S., Cao, Y.","Statistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness",2008,"Proceedings - Design Automation Conference",,, 4555948,"900","905",,34,10.1109/DAC.2008.4555948,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51549098014&doi=10.1109%2fDAC.2008.4555948&partnerID=40&md5=aa6e250bb6bccba8d25089cc1648b7c5",Conference Paper,Scopus,2-s2.0-51549098014
"Yu, S.-Q., Cao, Y., Johnson, S.R., Zhang, Y.-H., Huang, Y.-Z.","Equilateral-triangle-resonator mid-infrared laser diodes",2008,"2008 Conference on Quantum Electronics and Laser Science Conference on Lasers and Electro-Optics, CLEO/QELS",,, 4551886,"","",,,10.1109/CLEO.2008.4551886,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51349137547&doi=10.1109%2fCLEO.2008.4551886&partnerID=40&md5=58f4896c607330f30adcadfcf43f53cc",Conference Paper,Scopus,2-s2.0-51349137547
"Li, X., Cao, Y.","Projection-based piecewise-linear response surface modeling for strongly nonlinear VLSI performance variations",2008,"Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008",,, 4479708,"108","113",,5,10.1109/ISQED.2008.4479708,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749094794&doi=10.1109%2fISQED.2008.4479708&partnerID=40&md5=7f52512f588ac91bd757248c0645677c",Conference Paper,Scopus,2-s2.0-49749094794
"Wang, W., Yang, S., Cao, Y.","Node criticality computation for circuit timing analysis and optimization under NBTI effect",2008,"Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008",,, 4479834,"763","768",,21,10.1109/ISQED.2008.4479834,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749135199&doi=10.1109%2fISQED.2008.4479834&partnerID=40&md5=a46963b24a7a41711c4bc151d4c3dcca",Conference Paper,Scopus,2-s2.0-49749135199
"Ganesan, D., Mitev, A., Wang, J., Cao, Y.","Finite-point gate model for fast timing and power analysis",2008,"Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008",,, 4479815,"657","662",,2,10.1109/ISQED.2008.4479815,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749097946&doi=10.1109%2fISQED.2008.4479815&partnerID=40&md5=9f06f61a494699f9781ae6b1a56d0a35",Conference Paper,Scopus,2-s2.0-49749097946
"Sinha, S., Balijepalli, A., Cao, Y.","A simplified model of Carbon nanotube transistor with applications to analog and digital design",2008,"Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008",,, 4479786,"502","507",,9,10.1109/ISQED.2008.4479786,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749106010&doi=10.1109%2fISQED.2008.4479786&partnerID=40&md5=865fc9653ccc8c91f988c222668bf233",Conference Paper,Scopus,2-s2.0-49749106010
"Subramaniam, A.R., Singhal, R., Wang, C.-C., Cao, Y.","Design rule optimization of regular layout for leakage reduction in nanoscale design",2008,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4483997,"474","479",,10,10.1109/ASPDAC.2008.4483997,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549107717&doi=10.1109%2fASPDAC.2008.4483997&partnerID=40&md5=f76ba0f259620ce54c65e76ef4bed839",Conference Paper,Scopus,2-s2.0-49549107717
"Austin, T., Bertacco, V., Mahlke, S., Cao, Y.","Reliable systems on unreliable fabrics",2008,"IEEE Design and Test of Computers","25","4",,"322","332",,40,10.1109/MDT.2008.107,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549119735&doi=10.1109%2fMDT.2008.107&partnerID=40&md5=df96bf98a4715185917f191dd845cd03",Article,Scopus,2-s2.0-49549119735
"Bhardwaj, S., Wang, W., Vattikonda, R., Cao, Y., Vrudhula, S.","Scalable model for predicting the effect of negative bias temperature instability for reliable design",2008,"IET Circuits, Devices and Systems","2","4",,"361","371",,22,10.1049/iet-cds:20070225,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49149121230&doi=10.1049%2fiet-cds%3a20070225&partnerID=40&md5=fdf84c5c3419c1e285bb1b0fbdbd0a25",Article,Scopus,2-s2.0-49149121230
"Wang, W., Reddy, V., Krishnan, A.T., Vattikonda, R., Krishnan, S., Cao, Y.","An integrated modeling paradigm of circuit reliability for 65nm CMOS technology",2008,"Proceedings of the Custom Integrated Circuits Conference",,, 4405783,"511","514",,3,10.1109/CICC.2007.4405783,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39549085217&doi=10.1109%2fCICC.2007.4405783&partnerID=40&md5=fd9bbf70db0afe1473daf311b3ccaca9",Conference Paper,Scopus,2-s2.0-39549085217
"Yu, S.-Q., Cao, Y., Johnson, S.R., Zhang, Y.-H., Huang, Y.-Z.","GaSb based midinfrared equilateral-triangle-resonator semiconductor lasers",2008,"Journal of Vacuum Science and Technology B: Microelectronics and Nanometer Structures","26","1",,"56","61",,,10.1116/1.2819260,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38849108271&doi=10.1116%2f1.2819260&partnerID=40&md5=223d36c06ecd28a7958a719f57be1542",Article,Scopus,2-s2.0-38849108271
"Calhoun, B.H., Cao, Y., Li, X., Mai, K., Pileggi, L.T., Rutenbar, R.A., Shepard, K.L.","Digital circuit design challenges and opportunities in the era of nanoscale CMOS",2008,"Proceedings of the IEEE","96","2", 4403891,"343","365",,94,10.1109/JPROC.2007.911072,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549116664&doi=10.1109%2fJPROC.2007.911072&partnerID=40&md5=1d15dedc2a539e7f22701567f77c5fb7",Article,Scopus,2-s2.0-49549116664
"Yu, S.-Q., Cao, Y., Johnson, S.R., Zhang, Y.-H., Huang, Y.-Z.","Equilateral-triangle-resonator mid-infrared laser diodes",2008,"Optics InfoBase Conference Papers",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898639677&partnerID=40&md5=1ff9cf722de646c5df63810c5b0f258f",Conference Paper,Scopus,2-s2.0-84898639677
"Zhao, W., Cao, Y., Liu, F., Agarwal, K., Acharyya, D., Nassif, S., Nowka, K.","Rigorous extraction of process variations for 65nm CMOS design",2008,"ESSDERC 2007 - Proceedings of the 37th European Solid-State Device Research Conference","2007",, 4430886,"89","92",,9,10.1109/ESSDERC.2007.4430886,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39549103654&doi=10.1109%2fESSDERC.2007.4430886&partnerID=40&md5=c38e9c2a15b17a98a7ebf4a047ced1e5",Conference Paper,Scopus,2-s2.0-39549103654
"Balijepalli, A., Sinha, S., Cao, Y.","Compact modeling of carbon nanotube transistor for early stage process-design exploration",2007,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"2","7",,54,10.1145/1283780.1283783,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37049005375&doi=10.1145%2f1283780.1283783&partnerID=40&md5=c81dbe477ca8aecfe1b0f349710bdf1b",Conference Paper,Scopus,2-s2.0-37049005375
"Cao, Y., McAndrew, C.","MOSFET modeling for 45nm and beyond",2007,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4397337,"638","643",,12,10.1109/ICCAD.2007.4397337,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50249137789&doi=10.1109%2fICCAD.2007.4397337&partnerID=40&md5=a04e856dc70d6622be98730e4b7824a7",Conference Paper,Scopus,2-s2.0-50249137789
"Zhao, W., Li, X., Nowak, M., Cao, Y.","Predictive technology modeling for 32nm low power design",2007,"2007 International Semiconductor Device Research Symposium, ISDRS",,, 4422430,"","",,6,10.1109/ISDRS.2007.4422430,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-44949222611&doi=10.1109%2fISDRS.2007.4422430&partnerID=40&md5=6f585c2166fbbbb08a61cdfd85def98f",Conference Paper,Scopus,2-s2.0-44949222611
"Wang, W., Wei, Z., Yang, S., Cao, Y.","An efficient method to identify critical gates under circuit aging",2007,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4397353,"735","740",,109,10.1109/ICCAD.2007.4397353,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549122051&doi=10.1109%2fICCAD.2007.4397353&partnerID=40&md5=bd4c7f9cbd31ac10d215c48d8de90dbe",Conference Paper,Scopus,2-s2.0-49549122051
"Mitev, A., Ganesan, D., Shanmugasundaram, D., Cao, Y., Wang, J.M.","A robust finite-point based gate model considering process variations",2007,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4397346,"692","697",,5,10.1109/ICCAD.2007.4397346,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749089291&doi=10.1109%2fICCAD.2007.4397346&partnerID=40&md5=c1b3ae42ba84f622f93100707646db35",Conference Paper,Scopus,2-s2.0-49749089291
"Zhao, W., Cao, Y., Liu, F., Agarwal, K., Acharyya, D., Nassif, S., Nowka, K.","Rigorous extraction of process variations for 65nm CMOS design",2007,"ESSCIRC 2007 - Proceedings of the 33rd European Solid-State Circuits Conference",,, 4430253,"89","92",,15,10.1109/ESSCIRC.2007.4430253,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37549006162&doi=10.1109%2fESSCIRC.2007.4430253&partnerID=40&md5=070f9ce7f3a93d37de15476d80b905d2",Conference Paper,Scopus,2-s2.0-37549006162
"Wang, W., Reddy, V., Krishnan, A.T., Vattikonda, R., Krishnan, S., Cao, Y.","Compact modeling and simulation of circuit reliability for 65-nm CMOS technology",2007,"IEEE Transactions on Device and Materials Reliability","7","4",,"509","517",,197,10.1109/TDMR.2007.910130,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37549052068&doi=10.1109%2fTDMR.2007.910130&partnerID=40&md5=c4f2b81ec5d363064298749749e08750",Article,Scopus,2-s2.0-37549052068
"Cao, Y., Clark, L.T.","Mapping statistical process variations toward circuit performance variability: An analytical modeling approach",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","10",,"1866","1873",,34,10.1109/TCAD.2007.895613,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748898842&doi=10.1109%2fTCAD.2007.895613&partnerID=40&md5=ca1a5468ad19382ee7f3e934a3792a4d",Article,Scopus,2-s2.0-34748898842
"Sairam, T., Zhao, W., Cao, Y.","Optimizing finfet technology for high-speed and low-power design",2007,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, 1228807,"73","77",,22,10.1145/1228784.1228807,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748840102&doi=10.1145%2f1228784.1228807&partnerID=40&md5=9bccc3618d357a3dc3225ca326557a5d",Conference Paper,Scopus,2-s2.0-34748840102
"Yu, S.-Q., Ding, D., Wang, J.-B., Samal, N., Jin, X., Cao, Y., Johnson, S.R., Zhang, Y.-H.","High performance GaAsSb/GaAs quantum well lasers",2007,"Journal of Vacuum Science and Technology B: Microelectronics and Nanometer Structures","25","5",,"1658","1663",,8,10.1116/1.2781531,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34648818930&doi=10.1116%2f1.2781531&partnerID=40&md5=a79f673d7e722245c70cc363eecc8d67",Article,Scopus,2-s2.0-34648818930
"Chen, M., Zhao, W., Liu, F., Cao, Y.","Fast statistical circuit analysis with finite-point based transistor model",2007,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4212002,"1391","1396",,8,10.1109/DATE.2007.364492,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548356683&doi=10.1109%2fDATE.2007.364492&partnerID=40&md5=32348916d9b2deacd022c48c68a195dd",Conference Paper,Scopus,2-s2.0-34548356683
"Balijepalli, A., Ervin, J., Yu, C., Thornton, T.","Compact modeling of a PD SOI MESFET for wide temperature designs",2007,"Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007",,, 4149024,"133","138",,2,10.1109/ISQED.2007.49,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548141721&doi=10.1109%2fISQED.2007.49&partnerID=40&md5=ded7d51397c54c5d83a425ee2bff81d3",Conference Paper,Scopus,2-s2.0-34548141721
"Vattikonda, R., Luo, Y., Gyure, A., Qi, X., Lo, S., Shahram, M., Cao, Y., Singhal, K., Toffolon, D.","A new simulation method for NBTI analysis in SPICE environment",2007,"Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007",,, 4149009,"41","46",,12,10.1109/ISQED.2007.21,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548128261&doi=10.1109%2fISQED.2007.21&partnerID=40&md5=d111b9dd1c3fb3b241f6397af349e081",Conference Paper,Scopus,2-s2.0-34548128261
"Wang, W., Yang, S., Bhardwaj, S., Vattikonda, R., Vrudhula, S., Liu, F., Cao, Y.","The impact of NBTI on the performance of combinational and sequential circuits",2007,"Proceedings - Design Automation Conference",,, 4261207,"364","369",,147,10.1109/DAC.2007.375188,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547342641&doi=10.1109%2fDAC.2007.375188&partnerID=40&md5=6e85c889c6789a0572d08c5053cc5582",Conference Paper,Scopus,2-s2.0-34547342641
"Singhal, R., Balijepalli, A., Subramaniam, A., Liu, F., Nassif, S., Cao, Y.","Modeling and analysis of non-rectangular gate for post-lithography circuit simulation",2007,"Proceedings - Design Automation Conference",,, 4261297,"823","828",,46,10.1109/DAC.2007.375278,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547287531&doi=10.1109%2fDAC.2007.375278&partnerID=40&md5=18f7f499b120a137d8cb87e63ab104f8",Conference Paper,Scopus,2-s2.0-34547287531
"Zhao, W., Cao, Y.","Predictive technology model for nano-CMOS design exploration",2007,"ACM Journal on Emerging Technologies in Computing Systems","3","1", 1,"","",,104,10.1145/1229175.1229176,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247502116&doi=10.1145%2f1229175.1229176&partnerID=40&md5=01b9f05a74533bca7455badd4dae94ea",Article,Scopus,2-s2.0-34247502116
"Wang, Y., Djie, H.S., Ooi, B.S., Rotella, P., Dowd, P., Aimez, V., Cao, Y., Zhang, Y.H.","Interdiffusion effect on quantum-well structures grown on GaSb substrate",2007,"Thin Solid Films","515","10",,"4352","4355",,8,10.1016/j.tsf.2006.07.099,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847034854&doi=10.1016%2fj.tsf.2006.07.099&partnerID=40&md5=2a473ad3ab2ac440cf56066d045e57e1",Article,Scopus,2-s2.0-33847034854
"Wang, W., Reddy, V., Krishnan, A.T., Vattikonda, R., Krishnan, S., Cao, Y.","An Integrated Modeling Paradigm of Circuit Reliability for 65nm CMOS Technology",2007,"Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007",,, 4405783,"511","514",,17,10.1109/CICC.2007.4405783,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84938602082&doi=10.1109%2fCICC.2007.4405783&partnerID=40&md5=85d78a4c92615e3275228fb732094261",Conference Paper,Scopus,2-s2.0-84938602082
"Cao, Y., Zhao, W.","Predictive technology model for nano-CMOS design exploration",2006,"2006 1st International Conference on Nano-Networks and Workshops, Nano-Net",,, 4152810,"","",,7,10.1109/NANONET.2006.346227,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50149084763&doi=10.1109%2fNANONET.2006.346227&partnerID=40&md5=70828be2120ab8fa72395e221e1e1f9d",Conference Paper,Scopus,2-s2.0-50149084763
"Chen, M., Cao, Y.","Analysis of pulse signaling for low-power on-chip global bus design",2006,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1613170,"401","406",,5,10.1109/ISQED.2006.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749100060&doi=10.1109%2fISQED.2006.27&partnerID=40&md5=483b44a050dc533293447952fc4fb867",Conference Paper,Scopus,2-s2.0-56749100060
"Zhao, W., Cao, Y.","New generation of predictive technology model for sub-45nm design exploration",2006,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1613201,"585","590",,289,10.1109/ISQED.2006.91,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886736952&doi=10.1109%2fISQED.2006.91&partnerID=40&md5=1d19b67be0c55735f38ff0880730b2a4",Conference Paper,Scopus,2-s2.0-84886736952
"Bhardwaj, S., Vrudhula, S., Ghanta, P., Cao, Y.","Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits",2006,"Proceedings - Design Automation Conference",,,,"791","796",,32,10.1145/1146909.1147109,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547152233&doi=10.1145%2f1146909.1147109&partnerID=40&md5=ee342aa5305502fef2cfd02785fd20a8",Conference Paper,Scopus,2-s2.0-34547152233
"Cline, B., Chopra, K., Blaauw, D., Cao, Yu.","Analysis and modeling of CD variation for statistical static timing",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110154,"60","66",,51,10.1109/ICCAD.2006.320134,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-41549090501&doi=10.1109%2fICCAD.2006.320134&partnerID=40&md5=2b7659d6ebaee4b3a7675df9b9b93237",Conference Paper,Scopus,2-s2.0-41549090501
"Vattikonda, R., Wang, W., Cao, Y.","Modeling and minimization of PMOS NBTI effect for robust nanometer design",2006,"Proceedings - Design Automation Conference",,,,"1047","1052",,267,10.1145/1146909.1147172,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34347269880&doi=10.1145%2f1146909.1147172&partnerID=40&md5=5de845239a8c82f59560c80ebd978c67",Conference Paper,Scopus,2-s2.0-34347269880
"Bhardwaj, S., Vrudhula, S., Cao, Y.","LOTUS: Leakage optimization under timing uncertainty for standard-cell designs",2006,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1613221,"717","722",,4,10.1109/ISQED.2006.83,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886744801&doi=10.1109%2fISQED.2006.83&partnerID=40&md5=8a9ced534fa12141d710c8cb2133319d",Conference Paper,Scopus,2-s2.0-84886744801
"Bhardwaj, S., Wang, W., Vattikonda, R., Cao, Y., Vrudhula, S.","Predictive modeling of the NBTI effect for reliable design",2006,"Proceedings of the Custom Integrated Circuits Conference",,, 4114936,"189","192",,263,10.1109/CICC.2006.320885,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547293316&doi=10.1109%2fCICC.2006.320885&partnerID=40&md5=a500fed691f05dd1660c6118a798c17a",Conference Paper,Scopus,2-s2.0-34547293316
"Balijepalli, A., Ervin, J., Joshi, P., Yang, J., Cao, Y., Thornton, T.J.","High-voltage CMOS compatible SOI MESFET characterization and spice model extraction",2006,"IEEE MTT-S International Microwave Symposium Digest",,, 4015171,"1335","1338",,7,10.1109/MWSYM.2006.249495,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34250362380&doi=10.1109%2fMWSYM.2006.249495&partnerID=40&md5=8b1210e13050377f59043e51d3312045",Conference Paper,Scopus,2-s2.0-34250362380
"Zhao, W., Cao, Y.","New generation of predictive technology model for sub-45 nm early design exploration",2006,"IEEE Transactions on Electron Devices","53","11",,"2816","2823",,448,10.1109/TED.2006.884077,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750600861&doi=10.1109%2fTED.2006.884077&partnerID=40&md5=69936270195495f2a9d55503556d1961",Article,Scopus,2-s2.0-33750600861
"He, J., Fang, M., Li, B., Cao, Y.","A new analytic approximation to general diode equation",2006,"Solid-State Electronics","50","7-8",,"1371","1374",,18,10.1016/j.sse.2006.06.013,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33747437340&doi=10.1016%2fj.sse.2006.06.013&partnerID=40&md5=bb37e9ffa40a73c96f11e2ba4b996a10",Article,Scopus,2-s2.0-33747437340
"Cao, Y., Clark, L.T.","Mapping statistical process variations toward circuit performance variability: An analytical modeling approach",2005,"Proceedings - Design Automation Conference",,, 40.2,"658","663",,82,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944460031&partnerID=40&md5=dffdaf12f7b8bee698a5f8d03c8c8baf",Conference Paper,Scopus,2-s2.0-27944460031
"Chen, J., Clark, L.T., Cao, Y.","Robust design of high fan-in/out subthreshold circuits",2005,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors","2005",, 1524183,"405","410",,19,10.1109/ICCD.2005.96,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33747042922&doi=10.1109%2fICCD.2005.96&partnerID=40&md5=7015a7f1c6da968e50163cbc2c0bd3fb",Conference Paper,Scopus,2-s2.0-33747042922
"Friedberg, P., Cao, Y., Cain, J., Wang, R., Rabaey, J., Spanos, C.","Modeling within-die spatial correlation effects for process-design co-optimization",2005,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1410637,"516","521",,145,10.1109/ISQED.2005.82,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886673851&doi=10.1109%2fISQED.2005.82&partnerID=40&md5=b2a94bfe67c962e876f14ef5117ccee1",Conference Paper,Scopus,2-s2.0-84886673851
"Chen, J., Clark, L.T., Cao, Y.","Maximum fan-in/out",2005,"IEEE Circuits and Devices Magazine","21","6",,"12","20",,7,10.1109/MCD.2005.1578583,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-31944441194&doi=10.1109%2fMCD.2005.1578583&partnerID=40&md5=17b61e1f8e421e2c6488ea2e854ec7ac",Article,Scopus,2-s2.0-31944441194
"Friedberg, P., Cao, Y., Cain, J., Wang, R., Rabaey, J., Spanos, C.","Modeling within-field gate length spatial variation for process-design co-optimization",2005,"Proceedings of SPIE - The International Society for Optical Engineering","5756",, 18,"178","188",,13,10.1117/12.600028,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-25144483328&doi=10.1117%2f12.600028&partnerID=40&md5=33afe1a4de48612939cb90b2cfe382c9",Conference Paper,Scopus,2-s2.0-25144483328
"Cao, Y., Yang, X., Huang, X., Sylvester, D.","Switch-factor based loop RLC modeling for efficient timing analysis",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","9",,"1072","1078",,5,10.1109/TVLSI.2005.857175,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27844487904&doi=10.1109%2fTVLSI.2005.857175&partnerID=40&md5=4329e6a9a082f2267bf2ce5e8b72e671",Conference Paper,Scopus,2-s2.0-27844487904
"Qin, H., Cao, Y., Markovic, D., Vladimirescu, A., Rabaey, J.","Standby supply voltage minimization for deep sub-micron SRAM",2005,"Microelectronics Journal","36","9",,"789","800",,31,10.1016/j.mejo.2005.03.003,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-23844470184&doi=10.1016%2fj.mejo.2005.03.003&partnerID=40&md5=bc7dee8802258d8b4f11302ab4dac7dd",Conference Paper,Scopus,2-s2.0-23844470184
"Cao, Y., Huang, X., Sylvester, D., King, T.-J., Hu, C.","Impact of on-chip interconnect frequency-dependent R(f) L(f) on digital and RF design",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","1",,"158","162",,10,10.1109/TVLSI.2004.840399,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-13144278327&doi=10.1109%2fTVLSI.2004.840399&partnerID=40&md5=34406e907bb08ace8f743fea210786cd",Article,Scopus,2-s2.0-13144278327
"Wei, Z., Cao, Y., Newton, A.R.","Digital image restoration by exposure-splitting and registration",2004,"Proceedings - International Conference on Pattern Recognition","4",,,"657","660",,1,10.1109/ICPR.2004.1333858,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-10044248102&doi=10.1109%2fICPR.2004.1333858&partnerID=40&md5=80fcdb34d280abf2a513870fb2bcd45e",Conference Paper,Scopus,2-s2.0-10044248102
"Vladimirescu, A., Cao, Y., Thomas, O., Qin, H., Markovic, D., Valentian, A., Ionita, R., Rabaey, J., Amara, A.","Ultra-low-voltage robust design issues in deep-submicron CMOS",2004,"Conference Proceedings - 2nd Annual IEEE Northeast Workshop on Circuits and Systems, NEWCAS 2004",,,,"49","52",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-14844303791&partnerID=40&md5=b02a54eaa25a5661f0cf24c11ccce8ca",Conference Paper,Scopus,2-s2.0-14844303791
"Wang, J.-B., Johnson, S.R., Chaparro, S.A., Ding, D., Cao, Y., Sadofyev, Yu.G., Zhang, Y.-H., Gupta, J.A., Guo, C.Z.","Band edge alignment of pseudomorphic GaAs<inf>1-y</inf>Sb<inf>y</inf> on GaAs",2004,"Physical Review B - Condensed Matter and Materials Physics","70","19", 195339,"1","8",,40,10.1103/PhysRevB.70.195339,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-12344262528&doi=10.1103%2fPhysRevB.70.195339&partnerID=40&md5=bcf8da6d947fc630cf56ba69fdba8b30",Article,Scopus,2-s2.0-12344262528
"Chang, R., Cao, Y., Spanos, C.J.","Modeling the electrical effects of metal dishing due to CMP for on-chip interconnect optimization",2004,"IEEE Transactions on Electron Devices","51","10",,"1577","1583",,18,10.1109/TED.2004.834898,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-5444255768&doi=10.1109%2fTED.2004.834898&partnerID=40&md5=00edd75226a0ac4002b192f15dec7fe8",Article,Scopus,2-s2.0-5444255768
"Sadofyev, Yu.G., Johnson, S.R., Chaparro, S.A., Cao, Y., Ding, D., Wang, J.-B., Franzreb, K., Zhang, Y.-H.","Sb-mediated growth of Si-doped AlGaAs by molecular-beam epitaxy",2004,"Applied Physics Letters","84","18",,"3546","3548",,7,10.1063/1.1715153,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2542487471&doi=10.1063%2f1.1715153&partnerID=40&md5=2125ec79c4296454344d37b742626410",Article,Scopus,2-s2.0-2542487471
"Johnson, S.R., Sadofyev, Yu.G., Ding, D., Cao, Y., Chaparro, S.A., Franzreb, K., Zhang, Y.-H.","Sb-mediated growth of n- and p-type AlGaAs by molecular beam epitaxy",2004,"Journal of Vacuum Science and Technology B: Microelectronics and Nanometer Structures","22","3",,"1436","1440",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3242733125&partnerID=40&md5=af40e4e9547b70689432a6a827c01d8c",Conference Paper,Scopus,2-s2.0-3242733125
"Qin, H., Cao, Y., Markovic, D., Vladimirescu, A., Rabaey, J.","SRAM leakage suppression by minimizing standby supply voltage",2004,"Proceedings - 5th International Symposium on Quality Electronic Design, ISQUED 2004",,,,"55","60",,135,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942687683&partnerID=40&md5=f5993c1a4f19452234ee686e3ed6316f",Conference Paper,Scopus,2-s2.0-2942687683
"Yu, S.-Q., Jin, X., Cao, Y., Ding, D., Wang, J.-B., Johnson, S.R., Zhang, Y.-H., Dowd, P., Adamcyk, M., Chaparro, S.A.","Above room temperature CW edge-emitting lasers with GaAsP/GaAs/GaAsSb active regions",2004,"OSA Trends in Optics and Photonics Series","96 A",,,"1577","1578",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33645233539&partnerID=40&md5=0078cfc3ba4c20f808b9ed7c28a1663a",Conference Paper,Scopus,2-s2.0-33645233539
"Cao, Y., Yang, X.-D., Huang, X., Sylvester, D.","Switch-Factor Based Loop RLC Modeling for Efficient Timing Analysis",2003,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"848","853",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0346148428&partnerID=40&md5=6878c36a7731ef7424a54ecf9572a58e",Conference Paper,Scopus,2-s2.0-0346148428
"Jin, X., Yu, S.-Q., Cao, Y., Ding, D., Wang, J.-B., Samal, N., Sadofyev, Y., Johnson, S.R., Zhang, Y.-H.","1.3 μm GaAsSb resonant-cavity light-emitting diodes grown on GaAs substrate",2003,"Conference Proceedings - Lasers and Electro-Optics Society Annual Meeting-LEOS","1",,,"69","70",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0345328215&partnerID=40&md5=706e172ff0049f787fa1ae7c7c2bbd41",Conference Paper,Scopus,2-s2.0-0345328215
"Chang, R., Cao, Y., Spanos, C.J.","Modeling Metal Dishing for Interconnect Optimization",2003,"Technical Digest - International Electron Devices Meeting",,,,"249","252",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0842288266&partnerID=40&md5=69451087bdfaf4ee00f8aae873ee42da",Conference Paper,Scopus,2-s2.0-0842288266
"Niknejad, A.M., Chan, M., Hu, C., Brodersen, B., Xi, X., He, J., Emami, S., Doan, C., Cao, Y., Su, P., Wan, H., Dunga, M., Lin, C.H.","Compact modeling for RF and microwave integrated circuits",2003,"2003 Nanotechnology Conference and Trade Show - Nanotech 2003","2",,,"294","297",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-6344240669&partnerID=40&md5=f926e76926842ac1f502e2319c211f8b",Conference Paper,Scopus,2-s2.0-6344240669
"Sadofyev, Yu.G., Cao, Y., Chaparro, S., Ramamoorthy, A., Naser, B., Bird, J.P., Johnson, S.R., Zhang, Y.-H.","High-mobility InAs/AlSb heterostructures for spintronics applications",2003,"Proceedings of SPIE - The International Society for Optical Engineering","5023",,,"49","51",,,10.1117/12.510557,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0042878664&doi=10.1117%2f12.510557&partnerID=40&md5=0e9a68d466cf6d3a02643fd380859946",Conference Paper,Scopus,2-s2.0-0042878664
"Sato, T., Cao, Y., Agarwal, K., Sylvester, D., Hu, C.","Bidirectional closed-form transformation between on-chip coupling noise waveforms and interconnect delay-change curves",2003,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","22","5",,"560","572",,20,10.1109/TCAD.2003.810750,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038529604&doi=10.1109%2fTCAD.2003.810750&partnerID=40&md5=d53014c9105950079b325a03ae4068a0",Article,Scopus,2-s2.0-0038529604
"Johnson, S.R., Guo, C.Z., Chaparro, S., Sadofyev, Yu.G., Wang, J., Cao, Y., Samal, N., Xu, J., Yu, S.Q., Ding, D., Zhang, Y.-H.","GaAsSb/GaAs band alignment evaluation for long-wave photonic applications",2003,"Journal of Crystal Growth","251","1-4",,"521","525",,34,10.1016/S0022-0248(02)02294-7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037380510&doi=10.1016%2fS0022-0248%2802%2902294-7&partnerID=40&md5=a5060f66f2b2aa7daec2aff6f7781c8a",Conference Paper,Scopus,2-s2.0-0037380510
"Huang, X., Restle, P., Bucelot, T., Cao, Y., King, T.-J., Hu, C.","Loop-based interconnect modeling and optimization approach for multigigahertz clock network design",2003,"IEEE Journal of Solid-State Circuits","38","3",,"457","463",,20,10.1109/JSSC.2002.808313,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037347427&doi=10.1109%2fJSSC.2002.808313&partnerID=40&md5=dd4c58a4253e151261641fe43fa3f1fa",Article,Scopus,2-s2.0-0037347427
"Cao, Y., Groves, R.A., Huang, X., Zamdmer, N.D., Plouchart, J.-O., Wachnik, R.A., King, T.-J., Hu, C.","Frequency-independent equivalent-circuit model for on-chip spiral inductors",2003,"IEEE Journal of Solid-State Circuits","38","3",,"419","426",,252,10.1109/JSSC.2002.808285,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037348311&doi=10.1109%2fJSSC.2002.808285&partnerID=40&md5=80c577c600fa209f475708b58b286871",Article,Scopus,2-s2.0-0037348311
"Cao, Y., Hu, C., Huang, X., Kahng, A.B., Markov, I.L., Oliver, M., Stroobandt, D., Sylvester, D.","Improved a priori interconnect predictions and technology extrapolation in the GTX system",2003,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","11","1",,"3","14",,8,10.1109/TVLSI.2002.808479,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037316903&doi=10.1109%2fTVLSI.2002.808479&partnerID=40&md5=08aa4f7605f01173822aa245f614fcdd",Article,Scopus,2-s2.0-0037316903
"Cao, Y., Orshansky, M., Sato, T., Sylvester, D., Hu, C.","Spice up your MOSFET modelling",2003,"IEEE Circuits and Devices Magazine","19","4",,"17","23",,5,10.1109/MCD.2003.1217613,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0042921255&doi=10.1109%2fMCD.2003.1217613&partnerID=40&md5=9bd11195fd06866325ba5eecb416fd53",Article,Scopus,2-s2.0-0042921255
"Cao, Y., Qin, H., Wang, R., Friedberg, P., Vladimirescu, A., Rabaey, J.","Yield optimization with energy-delay constraints in low-power digital circuits",2003,"2003 IEEE Conference on Electron Devices and Solid-State Circuits, EDSSC 2003",,, 1283533,"285","288",,13,10.1109/EDSSC.2003.1283533,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-14844302557&doi=10.1109%2fEDSSC.2003.1283533&partnerID=40&md5=30cd47606ef0fa9730ea989d750e7216",Conference Paper,Scopus,2-s2.0-14844302557
"Wang, J.-B., Johnson, S.R., Chaparro, S.A., Ding, D., Cao, Y., Sadofyev, Yu.G., Zhang, Y.-H., Gupta, J.A., Guo, C.Z.","Determination of GaAsSb/GaAs heterojunction band offset by photoluminescence spectroscopy",2003,"IEEE International Symposium on Compound Semiconductors, Proceedings","2003-August",, 1354433,"66","71",,,10.1109/ISCSPC.2003.1354433,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84979295361&doi=10.1109%2fISCSPC.2003.1354433&partnerID=40&md5=a3fcbc26a6cccff90a20091539b250bc",Conference Paper,Scopus,2-s2.0-84979295361
"Wang, J.-B., Johnson, S.R., Guo, C.Z., Chaparro, S.A., Gupta, J.A., Sadofyev, Yu.G., Cao, Y., Samal, N., Jin, X., Yu, S.-Q., Ding, D., Zhang, Y.-H.","Determination of GaAs/GaAsSb heterojunction conduction band offset",2003,"IEEE International Symposium on Compound Semiconductors, Proceedings","2003-January",, 1239983,"217","218",,,10.1109/ISCS.2003.1239983,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84943519584&doi=10.1109%2fISCS.2003.1239983&partnerID=40&md5=70a2e22bb24736a760a2f1cb7a6944b8",Conference Paper,Scopus,2-s2.0-84943519584
"Cao, Y., Huang, X., Chang, N.H., Lin, S., Nakagawa, O.S., Xie, W., Sylvester, D., Hu, C.","Effective on-chip inductance modeling for multiple signal lines and application to repeater insertion",2002,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","10","6",,"799","805",,23,10.1109/TVLSI.2002.808426,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037002052&doi=10.1109%2fTVLSI.2002.808426&partnerID=40&md5=0a69ee23ddf50ab8f5a449af639d0aa0",Article,Scopus,2-s2.0-0037002052
"Huang, X., Restle, P., Bucelot, T., Cao, Y., King, T.-J.","Loop-based interconnect modeling and optimization approach for multi-GHz clock network design",2002,"Proceedings of the Custom Integrated Circuits Conference",,,,"19","22",,4,10.1109/CICC.2002.1012758,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036045268&doi=10.1109%2fCICC.2002.1012758&partnerID=40&md5=e736583b136a17e6c481d6513db3dd3a",Article,Scopus,2-s2.0-0036045268
"Cao, Y., Huang, X., Sylvester, D., King, T.-J., Hu, C.","Impact of on-chip interconnect frequency-dependent R(f)L(f) on digital and RF design",2002,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit","2002-January",, 1158099,"438","442",,17,10.1109/ASIC.2002.1158099,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29244484901&doi=10.1109%2fASIC.2002.1158099&partnerID=40&md5=e796f55a3b88652ae580c01d16dcb781",Conference Paper,Scopus,2-s2.0-29244484901
"Agarwal, K., Cao, Y., Sato, T., Sylvester, D., Hu, C.","Efficient generation of delay change curves for noise-aware static timing analysis",2002,"Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002",,, 994889,"77","84",,20,10.1109/ASPDAC.2002.994889,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962260194&doi=10.1109%2fASPDAC.2002.994889&partnerID=40&md5=b6f10d86716514b7822e12a52faea89f",Conference Paper,Scopus,2-s2.0-84962260194
"Cao, Y., Gupta, P., Kahng, A.B., Sylvester, D., Yang, J.","Design sensitivities to variability: Extrapolations and assessments in nanometer VLSI",2002,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit","2002-January",, 1158094,"411","415",,62,10.1109/ASIC.2002.1158094,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949480508&doi=10.1109%2fASIC.2002.1158094&partnerID=40&md5=656725afa0f31ae71b30ca9c6f59e527",Conference Paper,Scopus,2-s2.0-84949480508
"Huang, X., Cao, Y., Sylvester, D., King, T.-J., Hu, C.","Analytical performance models for RLC interconnects and application to clock optimization",2002,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit","2002-January",, 1158084,"353","357",,5,10.1109/ASIC.2002.1158084,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27544471932&doi=10.1109%2fASIC.2002.1158084&partnerID=40&md5=92c96d3ac7c6b278912e6e4ee0a2364d",Conference Paper,Scopus,2-s2.0-27544471932
"Sadofyev, Yu.G., Cao, Y., Ramamoorthy, A., Naser, B., Bird, J.P., Johnson, S.R., Zhang, Y.-H.","MBE growth and characterization of high-mobility InAs quantum-well systems for application in spintronics",2002,"MBE 2002 - 2002 12th International Conference on Molecular Beam Epitaxy",,, 1037918,"379","380",,,10.1109/MBE.2002.1037918,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84968611355&doi=10.1109%2fMBE.2002.1037918&partnerID=40&md5=3596e8ea5ee5e437d5fa88140f163b25",Conference Paper,Scopus,2-s2.0-84968611355
"Cao, Y., Groves, R.A., Zamdmer, N.D., Plouchart, J.-O., Wachnik, R.A., Huang, X., King, T.-J., Hu, C.","Frequency-independent equivalent circuit model for on-chip spiral inductors",2002,"Proceedings of the Custom Integrated Circuits Conference",,,,"217","220",,22,10.1109/CICC.2002.1012800,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036053797&doi=10.1109%2fCICC.2002.1012800&partnerID=40&md5=1d30b00a07a4a120332be72f3cc4d43b",Article,Scopus,2-s2.0-0036053797
"Johnson, S.R., Guo, C.Z., Chaparro, S., Sadofyev, Yu.G., Wang, J., Cao, Y., Samal, N., Navarro, C., Xu, J., Yu, S.Q., Ding, D., Zhang, Y.-H.","Band alignment determination of MBE grown GaAsSb on GaAs with 1300 nm emission",2002,"MBE 2002 - 2002 12th International Conference on Molecular Beam Epitaxy",,, 1037827,"197","198",,,10.1109/MBE.2002.1037827,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84968619219&doi=10.1109%2fMBE.2002.1037827&partnerID=40&md5=704af78b00391250c34e68fc0370feae",Conference Paper,Scopus,2-s2.0-84968619219
"Chen, Z.B., Johnson, S.R., Navarro, C., Chaparro, S., Xu, J., Samal, N., Wang, J., Cao, Y., Yu, S., Zhang, Y.-H.","Strain compensated GaAsP/GaAsSb/GaAs 1.3 μm lasers grown on GaAs using MBE",2001,"Conference on Lasers and Electro-Optics Europe - Technical Digest",,,,"209","",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034801113&partnerID=40&md5=99c267ff10ea06fcc1eef4ab69f9d85e",Conference Paper,Scopus,2-s2.0-0034801113
"Sato, T., Sylvester, D., Cao, Y., Hu, C.","Accurate in situ measurement of peak noise and delay change induced by interconnect coupling",2001,"IEEE Journal of Solid-State Circuits","36","10",,"1587","1591",,19,10.1109/4.953489,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035472991&doi=10.1109%2f4.953489&partnerID=40&md5=85d32f0fa679f8486ef4e2711da173c5",Article,Scopus,2-s2.0-0035472991
"Johnson, S.R., Chaparro, S., Wang, J., Samal, N., Cao, Y., Chen, Z.B., Navarro, C., Xu, J., Yu, S.Q., Smith, D.J., Guo, C.-Z., Dowd, P., Braun, W., Zhang, Y.-H.","GaAs-substrate-based long-wave active materials with type-II band alignments",2001,"Journal of Vacuum Science and Technology B: Microelectronics and Nanometer Structures","19","4",,"1501","1504",,15,10.1116/1.1386380,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035535318&doi=10.1116%2f1.1386380&partnerID=40&md5=b67333e63a820190b5f0522fec38fdd2",Conference Paper,Scopus,2-s2.0-0035535318
"Cao, Y., Huang, X., Chang, N., Lin, S., Nakagawa, O.S., Xie, W., Hu, C.","Effective on-chip inductance modeling for multiple signal lines and application on repeater insertion",2001,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2001-January",, 915225,"185","190",,6,10.1109/ISQED.2001.915225,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037776893&doi=10.1109%2fISQED.2001.915225&partnerID=40&md5=ce15ed65a9d1622abdd410f6da87f9a9",Conference Paper,Scopus,2-s2.0-0037776893
"Sato, T., Sylvester, D., Cao, Y., Hu, C.","Accurate in-situ measurement of peak noise and signal delay induced by interconnect coupling",2000,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference",,,,"226","227",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034428844&partnerID=40&md5=5f1cf1d82f8aa9c4a7e41d5360370758",Conference Paper,Scopus,2-s2.0-0034428844
"Cao, Y., Huang, X., Sylvester, D., Chang, N., Hu, C.","A new analytical delay and noise model for on-chip RLC interconnect",2000,"Technical Digest - International Electron Devices Meeting",,,,"823","826",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034449490&partnerID=40&md5=9f133a9230bac2b45dabd584705e455e",Conference Paper,Scopus,2-s2.0-0034449490
"Huang, X., Cao, Y., Sylvester, D., Lin, S., King, T.-J., Hu, C.","RLC signal integrity analysis of high-speed global interconnects",2000,"Technical Digest - International Electron Devices Meeting",,,,"731","733",,31,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034453548&partnerID=40&md5=9b7c63c7ef816a84c117f3aed795442f",Conference Paper,Scopus,2-s2.0-0034453548
"Sato, Takashi, Cao, Yu, Sylvester, Dennis, Hu, Chenming","Characterization of interconnect coupling noise using in-situ delay-change curve measurements",2000,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"321","325",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033681236&partnerID=40&md5=001c0d2a09481bfffadabb32273c1253",Conference Paper,Scopus,2-s2.0-0033681236
"Cao, Yu., Sato, Takashi, Orshansky, Michael, Sylvester, Dennis, Hu, Chenming","New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation",2000,"Proceedings of the Custom Integrated Circuits Conference",,,,"201","204",,397,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033712799&partnerID=40&md5=f3789c536170764ee784a18e7c23358f",Conference Paper,Scopus,2-s2.0-0033712799
"Cao, Y., Hu, C., Huang, X., Kahng, A.B., Muddu, S., Stroobandt, D., Sylvestel, D.","Effects of global interconnect optimizations on performance estimation of deep submicron design",2000,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2000-January",, 896451,"56","61",,40,10.1109/ICCAD.2000.896451,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034477838&doi=10.1109%2fICCAD.2000.896451&partnerID=40&md5=a042e729496ad5aba17c24015c1a90b3",Conference Paper,Scopus,2-s2.0-0034477838
"Caldwell, A.E., Cao, Y., Kahng, A.B., Koushanfar, F., Lu, H., Markov, I.L., Oliver, M., Stroobandt, D., Sylvester, D.","GTX: The MARCO GSRC technology extrapolation system",2000,"Proceedings - Design Automation Conference",,,,"693","698",,28,10.1109/DAC.2000.855404,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033720599&doi=10.1109%2fDAC.2000.855404&partnerID=40&md5=d0699d08add3a81e9ede6c68f71d6928",Article,Scopus,2-s2.0-0033720599
"Subramanian, V., Kedzierski, J., Lindert, N., Tam, H., Su, Y., McHale, J., Cao, K., King, T.-J., Bokor, J., Hu, C.","Bulk-Si-compatible ultrathin-body SOI technology for sub-100 nm MOSFETs",1999,"Annual Device Research Conference Digest",,,,"28","29",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033362286&partnerID=40&md5=606c1a8c6657fb2f19e1def5194e8c74",Article,Scopus,2-s2.0-0033362286
"Datian, Ye, Yu, Cao, Qin, Gong","Wavelet analysis method for processing and recognition of abdominal fetal ECG waveform",1998,"Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems","3",,,"121","124",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032265332&partnerID=40&md5=f1944aef5607b18ea72c2678579db1bf",Article,Scopus,2-s2.0-0032265332
