#ifndef _ALTERA_HPS_0_H_
#define _ALTERA_HPS_0_H_

/*
 * This file was automatically generated by the swinfo2header utility.
 * 
 * Created from SOPC Builder system 'soc_system' in
 * file './soc_system.sopcinfo'.
 */

/*
 * This file contains macros for module 'hps_0' and devices
 * connected to the following masters:
 *   h2f_axi_master
 *   h2f_lw_axi_master
 * 
 * Do not include this header file and another header file created for a
 * different module or master group at the same time.
 * Doing so may result in duplicate macro names.
 * Instead, use the system header file which has macros with unique names.
 */

/*
 * Macros for device 'HPSToFPGAResetPIO', class 'altera_avalon_pio'
 * The macros are prefixed with 'HPSTOFPGARESETPIO_'.
 * The prefix is the slave descriptor.
 */
#define HPSTOFPGARESETPIO_COMPONENT_TYPE altera_avalon_pio
#define HPSTOFPGARESETPIO_COMPONENT_NAME HPSToFPGAResetPIO
#define HPSTOFPGARESETPIO_BASE 0x0
#define HPSTOFPGARESETPIO_SPAN 32
#define HPSTOFPGARESETPIO_END 0x1f
#define HPSTOFPGARESETPIO_BIT_CLEARING_EDGE_REGISTER 0
#define HPSTOFPGARESETPIO_BIT_MODIFYING_OUTPUT_REGISTER 1
#define HPSTOFPGARESETPIO_CAPTURE 0
#define HPSTOFPGARESETPIO_DATA_WIDTH 2
#define HPSTOFPGARESETPIO_DO_TEST_BENCH_WIRING 0
#define HPSTOFPGARESETPIO_DRIVEN_SIM_VALUE 0
#define HPSTOFPGARESETPIO_EDGE_TYPE NONE
#define HPSTOFPGARESETPIO_FREQ 10000000
#define HPSTOFPGARESETPIO_HAS_IN 0
#define HPSTOFPGARESETPIO_HAS_OUT 0
#define HPSTOFPGARESETPIO_HAS_TRI 1
#define HPSTOFPGARESETPIO_IRQ_TYPE NONE
#define HPSTOFPGARESETPIO_RESET_VALUE 3

/*
 * Macros for device 'sysid_qsys', class 'altera_avalon_sysid_qsys'
 * The macros are prefixed with 'SYSID_QSYS_'.
 * The prefix is the slave descriptor.
 */
#define SYSID_QSYS_COMPONENT_TYPE altera_avalon_sysid_qsys
#define SYSID_QSYS_COMPONENT_NAME sysid_qsys
#define SYSID_QSYS_BASE 0x1000
#define SYSID_QSYS_SPAN 8
#define SYSID_QSYS_END 0x1007
#define SYSID_QSYS_ID 2899645186
#define SYSID_QSYS_TIMESTAMP 1547887571

/*
 * Macros for device 'LEDControl', class 'altera_avalon_pio'
 * The macros are prefixed with 'LEDCONTROL_'.
 * The prefix is the slave descriptor.
 */
#define LEDCONTROL_COMPONENT_TYPE altera_avalon_pio
#define LEDCONTROL_COMPONENT_NAME LEDControl
#define LEDCONTROL_BASE 0x3000
#define LEDCONTROL_SPAN 16
#define LEDCONTROL_END 0x300f
#define LEDCONTROL_BIT_CLEARING_EDGE_REGISTER 0
#define LEDCONTROL_BIT_MODIFYING_OUTPUT_REGISTER 0
#define LEDCONTROL_CAPTURE 0
#define LEDCONTROL_DATA_WIDTH 10
#define LEDCONTROL_DO_TEST_BENCH_WIRING 0
#define LEDCONTROL_DRIVEN_SIM_VALUE 0
#define LEDCONTROL_EDGE_TYPE NONE
#define LEDCONTROL_FREQ 50000000
#define LEDCONTROL_HAS_IN 0
#define LEDCONTROL_HAS_OUT 1
#define LEDCONTROL_HAS_TRI 0
#define LEDCONTROL_IRQ_TYPE NONE
#define LEDCONTROL_RESET_VALUE 0

/*
 * Macros for device 'jtag_uart', class 'altera_avalon_jtag_uart'
 * The macros are prefixed with 'JTAG_UART_'.
 * The prefix is the slave descriptor.
 */
#define JTAG_UART_COMPONENT_TYPE altera_avalon_jtag_uart
#define JTAG_UART_COMPONENT_NAME jtag_uart
#define JTAG_UART_BASE 0x20000
#define JTAG_UART_SPAN 8
#define JTAG_UART_END 0x20007
#define JTAG_UART_IRQ 2
#define JTAG_UART_READ_DEPTH 64
#define JTAG_UART_READ_THRESHOLD 8
#define JTAG_UART_WRITE_DEPTH 64
#define JTAG_UART_WRITE_THRESHOLD 8

/*
 * Macros for device 'ILC', class 'interrupt_latency_counter'
 * The macros are prefixed with 'ILC_'.
 * The prefix is the slave descriptor.
 */
#define ILC_COMPONENT_TYPE interrupt_latency_counter
#define ILC_COMPONENT_NAME ILC
#define ILC_BASE 0x30000
#define ILC_SPAN 256
#define ILC_END 0x300ff

/*
 * Macros for device 'ReceiverTopQsys_0_fifo_0_out_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_'.
 * The prefix is the slave descriptor.
 */
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_COMPONENT_TYPE altera_avalon_fifo
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_COMPONENT_NAME ReceiverTopQsys_0_fifo_0
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_BASE 0x40000
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_SPAN 32
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_END 0x4001f
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_BITS_PER_SYMBOL 2
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_CHANNEL_WIDTH 0
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_ERROR_WIDTH 0
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_FIFO_DEPTH 512
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_SINGLE_CLOCK_MODE 0
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_SYMBOLS_PER_BEAT 16
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_USE_AVALONST_SINK 1
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_USE_AVALONST_SOURCE 0
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_USE_BACKPRESSURE 0
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_USE_IRQ 0
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_USE_PACKET 0
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_USE_READ_CONTROL 1
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_USE_REGISTER 1
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CSR_USE_WRITE_CONTROL 0

/*
 * Macros for device 'ReceiverTopQsys_0_ReceiverSysId', class 'altera_avalon_sysid_qsys'
 * The macros are prefixed with 'RECEIVERTOPQSYS_0_RECEIVERSYSID_'.
 * The prefix is the slave descriptor.
 */
#define RECEIVERTOPQSYS_0_RECEIVERSYSID_COMPONENT_TYPE altera_avalon_sysid_qsys
#define RECEIVERTOPQSYS_0_RECEIVERSYSID_COMPONENT_NAME ReceiverTopQsys_0_ReceiverSysId
#define RECEIVERTOPQSYS_0_RECEIVERSYSID_BASE 0x40040
#define RECEIVERTOPQSYS_0_RECEIVERSYSID_SPAN 8
#define RECEIVERTOPQSYS_0_RECEIVERSYSID_END 0x40047
#define RECEIVERTOPQSYS_0_RECEIVERSYSID_ID 591751049
#define RECEIVERTOPQSYS_0_RECEIVERSYSID_TIMESTAMP 1547887571

/*
 * Macros for device 'ReceiverTopQsys_0_HPSTestFIFO_in', class 'altera_avalon_fifo'
 * The macros are prefixed with 'RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_'.
 * The prefix is the slave descriptor.
 */
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_COMPONENT_TYPE altera_avalon_fifo
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_COMPONENT_NAME ReceiverTopQsys_0_HPSTestFIFO
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_BASE 0x40050
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_SPAN 4
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_END 0x40053
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_BITS_PER_SYMBOL 16
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_CHANNEL_WIDTH 8
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_ERROR_WIDTH 8
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_FIFO_DEPTH 128
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_SINGLE_CLOCK_MODE 1
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_SYMBOLS_PER_BEAT 2
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_USE_AVALONMM_READ_SLAVE 1
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_USE_AVALONMM_WRITE_SLAVE 1
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_USE_AVALONST_SINK 0
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_USE_AVALONST_SOURCE 0
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_USE_BACKPRESSURE 1
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_USE_IRQ 1
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_USE_PACKET 1
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_USE_READ_CONTROL 0
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_USE_REGISTER 0
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_IN_USE_WRITE_CONTROL 0

/*
 * Macros for device 'ReceiverTopQsys_0_HPSTestFIFO_out', class 'altera_avalon_fifo'
 * The macros are prefixed with 'RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_'.
 * The prefix is the slave descriptor.
 */
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_COMPONENT_TYPE altera_avalon_fifo
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_COMPONENT_NAME ReceiverTopQsys_0_HPSTestFIFO
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_BASE 0x40060
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_SPAN 4
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_END 0x40063
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_BITS_PER_SYMBOL 16
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_CHANNEL_WIDTH 8
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_ERROR_WIDTH 8
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_FIFO_DEPTH 128
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_SINGLE_CLOCK_MODE 1
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_SYMBOLS_PER_BEAT 2
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_USE_AVALONMM_READ_SLAVE 1
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_USE_AVALONMM_WRITE_SLAVE 1
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_USE_AVALONST_SINK 0
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_USE_AVALONST_SOURCE 0
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_USE_BACKPRESSURE 1
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_USE_IRQ 1
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_USE_PACKET 1
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_USE_READ_CONTROL 0
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_USE_REGISTER 0
#define RECEIVERTOPQSYS_0_HPSTESTFIFO_OUT_USE_WRITE_CONTROL 0

/*
 * Macros for device 'ReceiverTopQsys_0_fifo_0_out', class 'altera_avalon_fifo'
 * The macros are prefixed with 'RECEIVERTOPQSYS_0_FIFO_0_OUT_'.
 * The prefix is the slave descriptor.
 */
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_COMPONENT_TYPE altera_avalon_fifo
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_COMPONENT_NAME ReceiverTopQsys_0_fifo_0
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_BASE 0x40068
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_SPAN 8
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_END 0x4006f
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_BITS_PER_SYMBOL 2
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_CHANNEL_WIDTH 0
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_ERROR_WIDTH 0
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_FIFO_DEPTH 512
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_SINGLE_CLOCK_MODE 0
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_SYMBOLS_PER_BEAT 16
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_USE_AVALONMM_READ_SLAVE 1
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_USE_AVALONST_SINK 1
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_USE_AVALONST_SOURCE 0
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_USE_BACKPRESSURE 0
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_USE_IRQ 0
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_USE_PACKET 0
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_USE_READ_CONTROL 1
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_USE_REGISTER 1
#define RECEIVERTOPQSYS_0_FIFO_0_OUT_USE_WRITE_CONTROL 0

/*
 * Macros for device 'TransmitterTopQsys_0_FFTInputBuffer', class 'altera_avalon_sc_fifo'
 * The macros are prefixed with 'TRANSMITTERTOPQSYS_0_FFTINPUTBUFFER_'.
 * The prefix is the slave descriptor.
 */
#define TRANSMITTERTOPQSYS_0_FFTINPUTBUFFER_COMPONENT_TYPE altera_avalon_sc_fifo
#define TRANSMITTERTOPQSYS_0_FFTINPUTBUFFER_COMPONENT_NAME TransmitterTopQsys_0_FFTInputBuffer
#define TRANSMITTERTOPQSYS_0_FFTINPUTBUFFER_BASE 0x50000
#define TRANSMITTERTOPQSYS_0_FFTINPUTBUFFER_SPAN 32
#define TRANSMITTERTOPQSYS_0_FFTINPUTBUFFER_END 0x5001f

/*
 * Macros for device 'TransmitterTopQsys_0_OutPutForwardBuffer', class 'altera_avalon_sc_fifo'
 * The macros are prefixed with 'TRANSMITTERTOPQSYS_0_OUTPUTFORWARDBUFFER_'.
 * The prefix is the slave descriptor.
 */
#define TRANSMITTERTOPQSYS_0_OUTPUTFORWARDBUFFER_COMPONENT_TYPE altera_avalon_sc_fifo
#define TRANSMITTERTOPQSYS_0_OUTPUTFORWARDBUFFER_COMPONENT_NAME TransmitterTopQsys_0_OutPutForwardBuffer
#define TRANSMITTERTOPQSYS_0_OUTPUTFORWARDBUFFER_BASE 0x50020
#define TRANSMITTERTOPQSYS_0_OUTPUTFORWARDBUFFER_SPAN 32
#define TRANSMITTERTOPQSYS_0_OUTPUTFORWARDBUFFER_END 0x5003f

/*
 * Macros for device 'TransmitterTopQsys_0_QAMOutputBuffer', class 'altera_avalon_sc_fifo'
 * The macros are prefixed with 'TRANSMITTERTOPQSYS_0_QAMOUTPUTBUFFER_'.
 * The prefix is the slave descriptor.
 */
#define TRANSMITTERTOPQSYS_0_QAMOUTPUTBUFFER_COMPONENT_TYPE altera_avalon_sc_fifo
#define TRANSMITTERTOPQSYS_0_QAMOUTPUTBUFFER_COMPONENT_NAME TransmitterTopQsys_0_QAMOutputBuffer
#define TRANSMITTERTOPQSYS_0_QAMOUTPUTBUFFER_BASE 0x50040
#define TRANSMITTERTOPQSYS_0_QAMOUTPUTBUFFER_SPAN 32
#define TRANSMITTERTOPQSYS_0_QAMOUTPUTBUFFER_END 0x5005f

/*
 * Macros for device 'TransmitterTopQsys_0_SPIBuffer', class 'altera_avalon_sc_fifo'
 * The macros are prefixed with 'TRANSMITTERTOPQSYS_0_SPIBUFFER_'.
 * The prefix is the slave descriptor.
 */
#define TRANSMITTERTOPQSYS_0_SPIBUFFER_COMPONENT_TYPE altera_avalon_sc_fifo
#define TRANSMITTERTOPQSYS_0_SPIBUFFER_COMPONENT_NAME TransmitterTopQsys_0_SPIBuffer
#define TRANSMITTERTOPQSYS_0_SPIBUFFER_BASE 0x50060
#define TRANSMITTERTOPQSYS_0_SPIBUFFER_SPAN 32
#define TRANSMITTERTOPQSYS_0_SPIBUFFER_END 0x5007f


#endif /* _ALTERA_HPS_0_H_ */
