
steer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c84  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000022c  08003d90  08003d90  00004d90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003fbc  08003fbc  00005068  2**0
                  CONTENTS
  4 .ARM          00000000  08003fbc  08003fbc  00005068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003fbc  08003fbc  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003fbc  08003fbc  00004fbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003fc0  08003fc0  00004fc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003fc4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005cc  20000068  0800402c  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000634  0800402c  00005634  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d5fd  00000000  00000000  00005091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025df  00000000  00000000  0001268e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d80  00000000  00000000  00014c70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a79  00000000  00000000  000159f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000185a1  00000000  00000000  00016469  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f985  00000000  00000000  0002ea0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ad9d  00000000  00000000  0003e38f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c912c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036c8  00000000  00000000  000c9170  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  000cc838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08003d78 	.word	0x08003d78

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08003d78 	.word	0x08003d78

0800014c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000152:	4b0c      	ldr	r3, [pc, #48]	@ (8000184 <MX_DMA_Init+0x38>)
 8000154:	695b      	ldr	r3, [r3, #20]
 8000156:	4a0b      	ldr	r2, [pc, #44]	@ (8000184 <MX_DMA_Init+0x38>)
 8000158:	f043 0301 	orr.w	r3, r3, #1
 800015c:	6153      	str	r3, [r2, #20]
 800015e:	4b09      	ldr	r3, [pc, #36]	@ (8000184 <MX_DMA_Init+0x38>)
 8000160:	695b      	ldr	r3, [r3, #20]
 8000162:	f003 0301 	and.w	r3, r3, #1
 8000166:	607b      	str	r3, [r7, #4]
 8000168:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800016a:	2200      	movs	r2, #0
 800016c:	2100      	movs	r1, #0
 800016e:	200f      	movs	r0, #15
 8000170:	f001 f9a3 	bl	80014ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000174:	200f      	movs	r0, #15
 8000176:	f001 f9bc 	bl	80014f2 <HAL_NVIC_EnableIRQ>

}
 800017a:	bf00      	nop
 800017c:	3708      	adds	r7, #8
 800017e:	46bd      	mov	sp, r7
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	40021000 	.word	0x40021000

08000188 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000188:	b580      	push	{r7, lr}
 800018a:	b088      	sub	sp, #32
 800018c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800018e:	f107 0310 	add.w	r3, r7, #16
 8000192:	2200      	movs	r2, #0
 8000194:	601a      	str	r2, [r3, #0]
 8000196:	605a      	str	r2, [r3, #4]
 8000198:	609a      	str	r2, [r3, #8]
 800019a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800019c:	4b2c      	ldr	r3, [pc, #176]	@ (8000250 <MX_GPIO_Init+0xc8>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	4a2b      	ldr	r2, [pc, #172]	@ (8000250 <MX_GPIO_Init+0xc8>)
 80001a2:	f043 0310 	orr.w	r3, r3, #16
 80001a6:	6193      	str	r3, [r2, #24]
 80001a8:	4b29      	ldr	r3, [pc, #164]	@ (8000250 <MX_GPIO_Init+0xc8>)
 80001aa:	699b      	ldr	r3, [r3, #24]
 80001ac:	f003 0310 	and.w	r3, r3, #16
 80001b0:	60fb      	str	r3, [r7, #12]
 80001b2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80001b4:	4b26      	ldr	r3, [pc, #152]	@ (8000250 <MX_GPIO_Init+0xc8>)
 80001b6:	699b      	ldr	r3, [r3, #24]
 80001b8:	4a25      	ldr	r2, [pc, #148]	@ (8000250 <MX_GPIO_Init+0xc8>)
 80001ba:	f043 0320 	orr.w	r3, r3, #32
 80001be:	6193      	str	r3, [r2, #24]
 80001c0:	4b23      	ldr	r3, [pc, #140]	@ (8000250 <MX_GPIO_Init+0xc8>)
 80001c2:	699b      	ldr	r3, [r3, #24]
 80001c4:	f003 0320 	and.w	r3, r3, #32
 80001c8:	60bb      	str	r3, [r7, #8]
 80001ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001cc:	4b20      	ldr	r3, [pc, #128]	@ (8000250 <MX_GPIO_Init+0xc8>)
 80001ce:	699b      	ldr	r3, [r3, #24]
 80001d0:	4a1f      	ldr	r2, [pc, #124]	@ (8000250 <MX_GPIO_Init+0xc8>)
 80001d2:	f043 0304 	orr.w	r3, r3, #4
 80001d6:	6193      	str	r3, [r2, #24]
 80001d8:	4b1d      	ldr	r3, [pc, #116]	@ (8000250 <MX_GPIO_Init+0xc8>)
 80001da:	699b      	ldr	r3, [r3, #24]
 80001dc:	f003 0304 	and.w	r3, r3, #4
 80001e0:	607b      	str	r3, [r7, #4]
 80001e2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001e4:	4b1a      	ldr	r3, [pc, #104]	@ (8000250 <MX_GPIO_Init+0xc8>)
 80001e6:	699b      	ldr	r3, [r3, #24]
 80001e8:	4a19      	ldr	r2, [pc, #100]	@ (8000250 <MX_GPIO_Init+0xc8>)
 80001ea:	f043 0308 	orr.w	r3, r3, #8
 80001ee:	6193      	str	r3, [r2, #24]
 80001f0:	4b17      	ldr	r3, [pc, #92]	@ (8000250 <MX_GPIO_Init+0xc8>)
 80001f2:	699b      	ldr	r3, [r3, #24]
 80001f4:	f003 0308 	and.w	r3, r3, #8
 80001f8:	603b      	str	r3, [r7, #0]
 80001fa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
 80001fc:	2200      	movs	r2, #0
 80001fe:	2102      	movs	r1, #2
 8000200:	4814      	ldr	r0, [pc, #80]	@ (8000254 <MX_GPIO_Init+0xcc>)
 8000202:	f001 fdb7 	bl	8001d74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR2_GPIO_Port, DIR2_Pin, GPIO_PIN_RESET);
 8000206:	2200      	movs	r2, #0
 8000208:	2110      	movs	r1, #16
 800020a:	4813      	ldr	r0, [pc, #76]	@ (8000258 <MX_GPIO_Init+0xd0>)
 800020c:	f001 fdb2 	bl	8001d74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DIR1_Pin */
  GPIO_InitStruct.Pin = DIR1_Pin;
 8000210:	2302      	movs	r3, #2
 8000212:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000214:	2301      	movs	r3, #1
 8000216:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000218:	2300      	movs	r3, #0
 800021a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800021c:	2302      	movs	r3, #2
 800021e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DIR1_GPIO_Port, &GPIO_InitStruct);
 8000220:	f107 0310 	add.w	r3, r7, #16
 8000224:	4619      	mov	r1, r3
 8000226:	480b      	ldr	r0, [pc, #44]	@ (8000254 <MX_GPIO_Init+0xcc>)
 8000228:	f001 fc20 	bl	8001a6c <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR2_Pin */
  GPIO_InitStruct.Pin = DIR2_Pin;
 800022c:	2310      	movs	r3, #16
 800022e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000230:	2301      	movs	r3, #1
 8000232:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000234:	2300      	movs	r3, #0
 8000236:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000238:	2302      	movs	r3, #2
 800023a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DIR2_GPIO_Port, &GPIO_InitStruct);
 800023c:	f107 0310 	add.w	r3, r7, #16
 8000240:	4619      	mov	r1, r3
 8000242:	4805      	ldr	r0, [pc, #20]	@ (8000258 <MX_GPIO_Init+0xd0>)
 8000244:	f001 fc12 	bl	8001a6c <HAL_GPIO_Init>

}
 8000248:	bf00      	nop
 800024a:	3720      	adds	r7, #32
 800024c:	46bd      	mov	sp, r7
 800024e:	bd80      	pop	{r7, pc}
 8000250:	40021000 	.word	0x40021000
 8000254:	40010800 	.word	0x40010800
 8000258:	40010c00 	.word	0x40010c00

0800025c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b082      	sub	sp, #8
 8000260:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000262:	f000 ffcd 	bl	8001200 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000266:	f000 f81d 	bl	80002a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800026a:	f7ff ff8d 	bl	8000188 <MX_GPIO_Init>
  MX_DMA_Init();
 800026e:	f7ff ff6d 	bl	800014c <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000272:	f000 fe07 	bl	8000e84 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000276:	f000 fc8d 	bl	8000b94 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 800027a:	f000 fe3d 	bl	8000ef8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800027e:	f000 fe65 	bl	8000f4c <MX_USART3_UART_Init>
//  HAL_UART_Receive_IT(&huart1, (uint8_t *)aRxBuffer, 1);
//  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE); // 使能空闲中断
//  HAL_UART_Receive_DMA(&huart1, RxBuf1, RX_MAX_BUF); // 启动DMA接收
  /* USER CODE END WHILE */
  //TestAccuracy(1,50);
  xlSeriesStart();
 8000282:	f000 f854 	bl	800032e <xlSeriesStart>
//  HAL_Delay(1000);
//  xl320CheckMovingStatus(tested_id);
//  ReadPositionAndSendToPC(tested_id);
//  xlSeriesLed(tested_id, LED_GREEN, XL320Led);
//  HAL_Delay(100);
  uint8_t last_send_time = HAL_GetTick();
 8000286:	f001 f813 	bl	80012b0 <HAL_GetTick>
 800028a:	4603      	mov	r3, r0
 800028c:	71fb      	strb	r3, [r7, #7]
  sys_data.update_status = true;
 800028e:	4b04      	ldr	r3, [pc, #16]	@ (80002a0 <main+0x44>)
 8000290:	2201      	movs	r2, #1
 8000292:	719a      	strb	r2, [r3, #6]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uart_protocol_decode();
 8000294:	f000 fdde 	bl	8000e54 <uart_protocol_decode>
	  system_task_schedule();
 8000298:	f000 fc54 	bl	8000b44 <system_task_schedule>
	  uart_protocol_decode();
 800029c:	bf00      	nop
 800029e:	e7f9      	b.n	8000294 <main+0x38>
 80002a0:	20000054 	.word	0x20000054

080002a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b090      	sub	sp, #64	@ 0x40
 80002a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002aa:	f107 0318 	add.w	r3, r7, #24
 80002ae:	2228      	movs	r2, #40	@ 0x28
 80002b0:	2100      	movs	r1, #0
 80002b2:	4618      	mov	r0, r3
 80002b4:	f003 fd34 	bl	8003d20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b8:	1d3b      	adds	r3, r7, #4
 80002ba:	2200      	movs	r2, #0
 80002bc:	601a      	str	r2, [r3, #0]
 80002be:	605a      	str	r2, [r3, #4]
 80002c0:	609a      	str	r2, [r3, #8]
 80002c2:	60da      	str	r2, [r3, #12]
 80002c4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002c6:	2301      	movs	r3, #1
 80002c8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002ca:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002d0:	2300      	movs	r3, #0
 80002d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002d4:	2301      	movs	r3, #1
 80002d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002d8:	2302      	movs	r3, #2
 80002da:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002e2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80002e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002e8:	f107 0318 	add.w	r3, r7, #24
 80002ec:	4618      	mov	r0, r3
 80002ee:	f001 fd59 	bl	8001da4 <HAL_RCC_OscConfig>
 80002f2:	4603      	mov	r3, r0
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d001      	beq.n	80002fc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002f8:	f000 fb10 	bl	800091c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002fc:	230f      	movs	r3, #15
 80002fe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000300:	2302      	movs	r3, #2
 8000302:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000304:	2300      	movs	r3, #0
 8000306:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000308:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800030c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800030e:	2300      	movs	r3, #0
 8000310:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000312:	1d3b      	adds	r3, r7, #4
 8000314:	2102      	movs	r1, #2
 8000316:	4618      	mov	r0, r3
 8000318:	f001 ffc6 	bl	80022a8 <HAL_RCC_ClockConfig>
 800031c:	4603      	mov	r3, r0
 800031e:	2b00      	cmp	r3, #0
 8000320:	d001      	beq.n	8000326 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000322:	f000 fafb 	bl	800091c <Error_Handler>
  }
}
 8000326:	bf00      	nop
 8000328:	3740      	adds	r7, #64	@ 0x40
 800032a:	46bd      	mov	sp, r7
 800032c:	bd80      	pop	{r7, pc}

0800032e <xlSeriesStart>:
/**
  * @brief  初始化舵机系统
  * @retval None
  */
void xlSeriesStart(void)
{
 800032e:	b580      	push	{r7, lr}
 8000330:	b082      	sub	sp, #8
 8000332:	af00      	add	r7, sp, #0
    // 初始化LED和扭矩

    for(uint8_t id=1; id <= 9;id++){
 8000334:	2301      	movs	r3, #1
 8000336:	71fb      	strb	r3, [r7, #7]
 8000338:	e01b      	b.n	8000372 <xlSeriesStart+0x44>
    	xlSeriesControlMode(id, 2);
 800033a:	79fb      	ldrb	r3, [r7, #7]
 800033c:	2102      	movs	r1, #2
 800033e:	4618      	mov	r0, r3
 8000340:	f000 f8be 	bl	80004c0 <xlSeriesControlMode>
    	HAL_Delay(100);
 8000344:	2064      	movs	r0, #100	@ 0x64
 8000346:	f000 ffbd 	bl	80012c4 <HAL_Delay>
    	xl320SendMovingSpeed(id, 80);
 800034a:	79fb      	ldrb	r3, [r7, #7]
 800034c:	2150      	movs	r1, #80	@ 0x50
 800034e:	4618      	mov	r0, r3
 8000350:	f000 faae 	bl	80008b0 <xl320SendMovingSpeed>
    	HAL_Delay(100);
 8000354:	2064      	movs	r0, #100	@ 0x64
 8000356:	f000 ffb5 	bl	80012c4 <HAL_Delay>
    	xlSeriesLed(id, LED_PURPLE, XL320Led);
 800035a:	79fb      	ldrb	r3, [r7, #7]
 800035c:	2219      	movs	r2, #25
 800035e:	2105      	movs	r1, #5
 8000360:	4618      	mov	r0, r3
 8000362:	f000 f879 	bl	8000458 <xlSeriesLed>
    	HAL_Delay(200);
 8000366:	20c8      	movs	r0, #200	@ 0xc8
 8000368:	f000 ffac 	bl	80012c4 <HAL_Delay>
    for(uint8_t id=1; id <= 9;id++){
 800036c:	79fb      	ldrb	r3, [r7, #7]
 800036e:	3301      	adds	r3, #1
 8000370:	71fb      	strb	r3, [r7, #7]
 8000372:	79fb      	ldrb	r3, [r7, #7]
 8000374:	2b09      	cmp	r3, #9
 8000376:	d9e0      	bls.n	800033a <xlSeriesStart+0xc>
    }

}
 8000378:	bf00      	nop
 800037a:	bf00      	nop
 800037c:	3708      	adds	r7, #8
 800037e:	46bd      	mov	sp, r7
 8000380:	bd80      	pop	{r7, pc}
	...

08000384 <xlSeriesSetDirection>:
  * @brief  设置通信方向
  * @param  tx_mode: 1=发送模式, 0=接收模式
  * @retval None
  */
void xlSeriesSetDirection(uint8_t tx_mode)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	b082      	sub	sp, #8
 8000388:	af00      	add	r7, sp, #0
 800038a:	4603      	mov	r3, r0
 800038c:	71fb      	strb	r3, [r7, #7]
    if (tx_mode) {
 800038e:	79fb      	ldrb	r3, [r7, #7]
 8000390:	2b00      	cmp	r3, #0
 8000392:	d005      	beq.n	80003a0 <xlSeriesSetDirection+0x1c>
        HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_SET);
 8000394:	2201      	movs	r2, #1
 8000396:	2102      	movs	r1, #2
 8000398:	4806      	ldr	r0, [pc, #24]	@ (80003b4 <xlSeriesSetDirection+0x30>)
 800039a:	f001 fceb 	bl	8001d74 <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
    }
}
 800039e:	e004      	b.n	80003aa <xlSeriesSetDirection+0x26>
        HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
 80003a0:	2200      	movs	r2, #0
 80003a2:	2102      	movs	r1, #2
 80003a4:	4803      	ldr	r0, [pc, #12]	@ (80003b4 <xlSeriesSetDirection+0x30>)
 80003a6:	f001 fce5 	bl	8001d74 <HAL_GPIO_WritePin>
}
 80003aa:	bf00      	nop
 80003ac:	3708      	adds	r7, #8
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bd80      	pop	{r7, pc}
 80003b2:	bf00      	nop
 80003b4:	40010800 	.word	0x40010800

080003b8 <xlSeriesSendFrame>:
  * @param  frame: 数据帧指针
  * @param  length: 数据长度
  * @retval None
  */
void xlSeriesSendFrame(UART_HandleTypeDef *huart, uint8_t *frame, uint16_t length)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b084      	sub	sp, #16
 80003bc:	af00      	add	r7, sp, #0
 80003be:	60f8      	str	r0, [r7, #12]
 80003c0:	60b9      	str	r1, [r7, #8]
 80003c2:	4613      	mov	r3, r2
 80003c4:	80fb      	strh	r3, [r7, #6]
    xlSeriesSetDirection(1); // 设置为发送模式
 80003c6:	2001      	movs	r0, #1
 80003c8:	f7ff ffdc 	bl	8000384 <xlSeriesSetDirection>

    HAL_UART_Transmit(huart, frame, length, 100);
 80003cc:	88fa      	ldrh	r2, [r7, #6]
 80003ce:	2364      	movs	r3, #100	@ 0x64
 80003d0:	68b9      	ldr	r1, [r7, #8]
 80003d2:	68f8      	ldr	r0, [r7, #12]
 80003d4:	f002 fbbe 	bl	8002b54 <HAL_UART_Transmit>

    // 等待发送完成
    while (HAL_UART_GetState(huart) != HAL_UART_STATE_READY);
 80003d8:	bf00      	nop
 80003da:	68f8      	ldr	r0, [r7, #12]
 80003dc:	f003 f841 	bl	8003462 <HAL_UART_GetState>
 80003e0:	4603      	mov	r3, r0
 80003e2:	2b20      	cmp	r3, #32
 80003e4:	d1f9      	bne.n	80003da <xlSeriesSendFrame+0x22>

    xlSeriesSetDirection(0); // 切换回接收模式
 80003e6:	2000      	movs	r0, #0
 80003e8:	f7ff ffcc 	bl	8000384 <xlSeriesSetDirection>
}
 80003ec:	bf00      	nop
 80003ee:	3710      	adds	r7, #16
 80003f0:	46bd      	mov	sp, r7
 80003f2:	bd80      	pop	{r7, pc}

080003f4 <updateCRC>:
  * @param  data_blk_ptr: 数据指针
  * @param  data_blk_size: 数据长度
  * @retval 计算后的CRC值
  */
uint16_t updateCRC(uint16_t crc_accum, uint8_t *data_blk_ptr, uint16_t data_blk_size)
{
 80003f4:	b480      	push	{r7}
 80003f6:	b085      	sub	sp, #20
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	4603      	mov	r3, r0
 80003fc:	6039      	str	r1, [r7, #0]
 80003fe:	80fb      	strh	r3, [r7, #6]
 8000400:	4613      	mov	r3, r2
 8000402:	80bb      	strh	r3, [r7, #4]
	    0x0270, 0x8275, 0x827F, 0x027A, 0x826B, 0x026E, 0x0264,
	    0x8261, 0x0220, 0x8225, 0x822F, 0x022A, 0x823B, 0x023E,
	    0x0234, 0x8231, 0x8213, 0x0216, 0x021C, 0x8219, 0x0208,
	    0x820D, 0x8207, 0x0202 };

	  for (j = 0; j < data_blk_size; j++)
 8000404:	2300      	movs	r3, #0
 8000406:	81fb      	strh	r3, [r7, #14]
 8000408:	e019      	b.n	800043e <updateCRC+0x4a>
	  {
	    i = ((uint16_t)(crc_accum >> 8) ^ *data_blk_ptr++) & 0xFF;
 800040a:	88fb      	ldrh	r3, [r7, #6]
 800040c:	0a1b      	lsrs	r3, r3, #8
 800040e:	b29a      	uxth	r2, r3
 8000410:	683b      	ldr	r3, [r7, #0]
 8000412:	1c59      	adds	r1, r3, #1
 8000414:	6039      	str	r1, [r7, #0]
 8000416:	781b      	ldrb	r3, [r3, #0]
 8000418:	4053      	eors	r3, r2
 800041a:	b29b      	uxth	r3, r3
 800041c:	b2db      	uxtb	r3, r3
 800041e:	81bb      	strh	r3, [r7, #12]
	    crc_accum = (crc_accum << 8) ^ crc_table[i];
 8000420:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000424:	021b      	lsls	r3, r3, #8
 8000426:	b21a      	sxth	r2, r3
 8000428:	89bb      	ldrh	r3, [r7, #12]
 800042a:	490a      	ldr	r1, [pc, #40]	@ (8000454 <updateCRC+0x60>)
 800042c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000430:	b21b      	sxth	r3, r3
 8000432:	4053      	eors	r3, r2
 8000434:	b21b      	sxth	r3, r3
 8000436:	80fb      	strh	r3, [r7, #6]
	  for (j = 0; j < data_blk_size; j++)
 8000438:	89fb      	ldrh	r3, [r7, #14]
 800043a:	3301      	adds	r3, #1
 800043c:	81fb      	strh	r3, [r7, #14]
 800043e:	89fa      	ldrh	r2, [r7, #14]
 8000440:	88bb      	ldrh	r3, [r7, #4]
 8000442:	429a      	cmp	r2, r3
 8000444:	d3e1      	bcc.n	800040a <updateCRC+0x16>
	  }

	  return crc_accum;
 8000446:	88fb      	ldrh	r3, [r7, #6]
}
 8000448:	4618      	mov	r0, r3
 800044a:	3714      	adds	r7, #20
 800044c:	46bd      	mov	sp, r7
 800044e:	bc80      	pop	{r7}
 8000450:	4770      	bx	lr
 8000452:	bf00      	nop
 8000454:	08003d90 	.word	0x08003d90

08000458 <xlSeriesLed>:
  * @param  on: LED状态
  * @param  address: LED地址
  * @retval None
  */
void xlSeriesLed(uint8_t id, uint8_t on, uint8_t address)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b084      	sub	sp, #16
 800045c:	af00      	add	r7, sp, #0
 800045e:	4603      	mov	r3, r0
 8000460:	71fb      	strb	r3, [r7, #7]
 8000462:	460b      	mov	r3, r1
 8000464:	71bb      	strb	r3, [r7, #6]
 8000466:	4613      	mov	r3, r2
 8000468:	717b      	strb	r3, [r7, #5]
    uint16_t crc;

    ledFrame[4] = id;
 800046a:	4a13      	ldr	r2, [pc, #76]	@ (80004b8 <xlSeriesLed+0x60>)
 800046c:	79fb      	ldrb	r3, [r7, #7]
 800046e:	7113      	strb	r3, [r2, #4]
    ledFrame[8] = address;
 8000470:	4a11      	ldr	r2, [pc, #68]	@ (80004b8 <xlSeriesLed+0x60>)
 8000472:	797b      	ldrb	r3, [r7, #5]
 8000474:	7213      	strb	r3, [r2, #8]
    ledFrame[10] = on;
 8000476:	4a10      	ldr	r2, [pc, #64]	@ (80004b8 <xlSeriesLed+0x60>)
 8000478:	79bb      	ldrb	r3, [r7, #6]
 800047a:	7293      	strb	r3, [r2, #10]

    crc = updateCRC(0, ledFrame, 11);
 800047c:	220b      	movs	r2, #11
 800047e:	490e      	ldr	r1, [pc, #56]	@ (80004b8 <xlSeriesLed+0x60>)
 8000480:	2000      	movs	r0, #0
 8000482:	f7ff ffb7 	bl	80003f4 <updateCRC>
 8000486:	4603      	mov	r3, r0
 8000488:	81fb      	strh	r3, [r7, #14]
    ledFrame[11] = (uint8_t)(crc & 0xff);
 800048a:	89fb      	ldrh	r3, [r7, #14]
 800048c:	b2da      	uxtb	r2, r3
 800048e:	4b0a      	ldr	r3, [pc, #40]	@ (80004b8 <xlSeriesLed+0x60>)
 8000490:	72da      	strb	r2, [r3, #11]
    ledFrame[12] = (uint8_t)((crc >> 8) & 0xff);
 8000492:	89fb      	ldrh	r3, [r7, #14]
 8000494:	0a1b      	lsrs	r3, r3, #8
 8000496:	b29b      	uxth	r3, r3
 8000498:	b2da      	uxtb	r2, r3
 800049a:	4b07      	ldr	r3, [pc, #28]	@ (80004b8 <xlSeriesLed+0x60>)
 800049c:	731a      	strb	r2, [r3, #12]

    xlSeriesSendFrame(&huart2, ledFrame, 13);
 800049e:	220d      	movs	r2, #13
 80004a0:	4905      	ldr	r1, [pc, #20]	@ (80004b8 <xlSeriesLed+0x60>)
 80004a2:	4806      	ldr	r0, [pc, #24]	@ (80004bc <xlSeriesLed+0x64>)
 80004a4:	f7ff ff88 	bl	80003b8 <xlSeriesSendFrame>
    HAL_Delay(1);
 80004a8:	2001      	movs	r0, #1
 80004aa:	f000 ff0b 	bl	80012c4 <HAL_Delay>
}
 80004ae:	bf00      	nop
 80004b0:	3710      	adds	r7, #16
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	bf00      	nop
 80004b8:	20000000 	.word	0x20000000
 80004bc:	2000055c 	.word	0x2000055c

080004c0 <xlSeriesControlMode>:
  * @param  id: 舵机ID
  * @param  mode: 控制模式：1、滚动模式 2、关节模式
  * @retval None
  */
void xlSeriesControlMode(uint8_t id, uint8_t mode)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b084      	sub	sp, #16
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	4603      	mov	r3, r0
 80004c8:	460a      	mov	r2, r1
 80004ca:	71fb      	strb	r3, [r7, #7]
 80004cc:	4613      	mov	r3, r2
 80004ce:	71bb      	strb	r3, [r7, #6]
    uint16_t crc;

    ctrlModeFrame[4] = id;
 80004d0:	4a11      	ldr	r2, [pc, #68]	@ (8000518 <xlSeriesControlMode+0x58>)
 80004d2:	79fb      	ldrb	r3, [r7, #7]
 80004d4:	7113      	strb	r3, [r2, #4]
    ctrlModeFrame[10] = mode;
 80004d6:	4a10      	ldr	r2, [pc, #64]	@ (8000518 <xlSeriesControlMode+0x58>)
 80004d8:	79bb      	ldrb	r3, [r7, #6]
 80004da:	7293      	strb	r3, [r2, #10]

    crc = updateCRC(0, ctrlModeFrame, 11);
 80004dc:	220b      	movs	r2, #11
 80004de:	490e      	ldr	r1, [pc, #56]	@ (8000518 <xlSeriesControlMode+0x58>)
 80004e0:	2000      	movs	r0, #0
 80004e2:	f7ff ff87 	bl	80003f4 <updateCRC>
 80004e6:	4603      	mov	r3, r0
 80004e8:	81fb      	strh	r3, [r7, #14]
    ctrlModeFrame[11] = (uint8_t)(crc & 0xff);
 80004ea:	89fb      	ldrh	r3, [r7, #14]
 80004ec:	b2da      	uxtb	r2, r3
 80004ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000518 <xlSeriesControlMode+0x58>)
 80004f0:	72da      	strb	r2, [r3, #11]
    ctrlModeFrame[12] = (uint8_t)((crc >> 8) & 0xff);
 80004f2:	89fb      	ldrh	r3, [r7, #14]
 80004f4:	0a1b      	lsrs	r3, r3, #8
 80004f6:	b29b      	uxth	r3, r3
 80004f8:	b2da      	uxtb	r2, r3
 80004fa:	4b07      	ldr	r3, [pc, #28]	@ (8000518 <xlSeriesControlMode+0x58>)
 80004fc:	731a      	strb	r2, [r3, #12]

    xlSeriesSendFrame(&huart2, ctrlModeFrame, 13);
 80004fe:	220d      	movs	r2, #13
 8000500:	4905      	ldr	r1, [pc, #20]	@ (8000518 <xlSeriesControlMode+0x58>)
 8000502:	4806      	ldr	r0, [pc, #24]	@ (800051c <xlSeriesControlMode+0x5c>)
 8000504:	f7ff ff58 	bl	80003b8 <xlSeriesSendFrame>
    HAL_Delay(1);
 8000508:	2001      	movs	r0, #1
 800050a:	f000 fedb 	bl	80012c4 <HAL_Delay>
}
 800050e:	bf00      	nop
 8000510:	3710      	adds	r7, #16
 8000512:	46bd      	mov	sp, r7
 8000514:	bd80      	pop	{r7, pc}
 8000516:	bf00      	nop
 8000518:	20000010 	.word	0x20000010
 800051c:	2000055c 	.word	0x2000055c

08000520 <xl320SendPosition>:
  * @param  id: 舵机ID
  * @param  position: 目标位置
  * @retval None
  */
void xl320SendPosition(uint8_t id, uint16_t position)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b084      	sub	sp, #16
 8000524:	af00      	add	r7, sp, #0
 8000526:	4603      	mov	r3, r0
 8000528:	460a      	mov	r2, r1
 800052a:	71fb      	strb	r3, [r7, #7]
 800052c:	4613      	mov	r3, r2
 800052e:	80bb      	strh	r3, [r7, #4]
    uint16_t crc;

    xl320PFrame[4] = id;
 8000530:	4a14      	ldr	r2, [pc, #80]	@ (8000584 <xl320SendPosition+0x64>)
 8000532:	79fb      	ldrb	r3, [r7, #7]
 8000534:	7113      	strb	r3, [r2, #4]
    xl320PFrame[10] = (uint8_t)(position & 0xFF);
 8000536:	88bb      	ldrh	r3, [r7, #4]
 8000538:	b2da      	uxtb	r2, r3
 800053a:	4b12      	ldr	r3, [pc, #72]	@ (8000584 <xl320SendPosition+0x64>)
 800053c:	729a      	strb	r2, [r3, #10]
    xl320PFrame[11] = (uint8_t)((position >> 8) & 0xFF);
 800053e:	88bb      	ldrh	r3, [r7, #4]
 8000540:	0a1b      	lsrs	r3, r3, #8
 8000542:	b29b      	uxth	r3, r3
 8000544:	b2da      	uxtb	r2, r3
 8000546:	4b0f      	ldr	r3, [pc, #60]	@ (8000584 <xl320SendPosition+0x64>)
 8000548:	72da      	strb	r2, [r3, #11]

    crc = updateCRC(0, xl320PFrame, 12);
 800054a:	220c      	movs	r2, #12
 800054c:	490d      	ldr	r1, [pc, #52]	@ (8000584 <xl320SendPosition+0x64>)
 800054e:	2000      	movs	r0, #0
 8000550:	f7ff ff50 	bl	80003f4 <updateCRC>
 8000554:	4603      	mov	r3, r0
 8000556:	81fb      	strh	r3, [r7, #14]
    xl320PFrame[12] = (uint8_t)(crc & 0xff);
 8000558:	89fb      	ldrh	r3, [r7, #14]
 800055a:	b2da      	uxtb	r2, r3
 800055c:	4b09      	ldr	r3, [pc, #36]	@ (8000584 <xl320SendPosition+0x64>)
 800055e:	731a      	strb	r2, [r3, #12]
    xl320PFrame[13] = (uint8_t)((crc >> 8) & 0xff);
 8000560:	89fb      	ldrh	r3, [r7, #14]
 8000562:	0a1b      	lsrs	r3, r3, #8
 8000564:	b29b      	uxth	r3, r3
 8000566:	b2da      	uxtb	r2, r3
 8000568:	4b06      	ldr	r3, [pc, #24]	@ (8000584 <xl320SendPosition+0x64>)
 800056a:	735a      	strb	r2, [r3, #13]

    xlSeriesSendFrame(&huart2, xl320PFrame, 14);
 800056c:	220e      	movs	r2, #14
 800056e:	4905      	ldr	r1, [pc, #20]	@ (8000584 <xl320SendPosition+0x64>)
 8000570:	4805      	ldr	r0, [pc, #20]	@ (8000588 <xl320SendPosition+0x68>)
 8000572:	f7ff ff21 	bl	80003b8 <xlSeriesSendFrame>
    HAL_Delay(1);
 8000576:	2001      	movs	r0, #1
 8000578:	f000 fea4 	bl	80012c4 <HAL_Delay>
}
 800057c:	bf00      	nop
 800057e:	3710      	adds	r7, #16
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}
 8000584:	20000020 	.word	0x20000020
 8000588:	2000055c 	.word	0x2000055c

0800058c <xl320ReadPosition>:
 * @brief 读取XL320舵机位置
 * @param id: 舵机ID
 * @retval None
 */
uint16_t xl320ReadPosition(uint8_t id)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b084      	sub	sp, #16
 8000590:	af00      	add	r7, sp, #0
 8000592:	4603      	mov	r3, r0
 8000594:	71fb      	strb	r3, [r7, #7]
    uint16_t crc;

    // 更新ID
    xl320ReadGoalPosition[4] = id;
 8000596:	4a25      	ldr	r2, [pc, #148]	@ (800062c <xl320ReadPosition+0xa0>)
 8000598:	79fb      	ldrb	r3, [r7, #7]
 800059a:	7113      	strb	r3, [r2, #4]

    // 计算CRC（从包头到参数结束，不包括CRC字段）
    crc = updateCRC(0, xl320ReadGoalPosition, 12);
 800059c:	220c      	movs	r2, #12
 800059e:	4923      	ldr	r1, [pc, #140]	@ (800062c <xl320ReadPosition+0xa0>)
 80005a0:	2000      	movs	r0, #0
 80005a2:	f7ff ff27 	bl	80003f4 <updateCRC>
 80005a6:	4603      	mov	r3, r0
 80005a8:	81fb      	strh	r3, [r7, #14]
    xl320ReadGoalPosition[12] = (uint8_t)(crc & 0xFF);
 80005aa:	89fb      	ldrh	r3, [r7, #14]
 80005ac:	b2da      	uxtb	r2, r3
 80005ae:	4b1f      	ldr	r3, [pc, #124]	@ (800062c <xl320ReadPosition+0xa0>)
 80005b0:	731a      	strb	r2, [r3, #12]
    xl320ReadGoalPosition[13] = (uint8_t)((crc >> 8) & 0xFF);
 80005b2:	89fb      	ldrh	r3, [r7, #14]
 80005b4:	0a1b      	lsrs	r3, r3, #8
 80005b6:	b29b      	uxth	r3, r3
 80005b8:	b2da      	uxtb	r2, r3
 80005ba:	4b1c      	ldr	r3, [pc, #112]	@ (800062c <xl320ReadPosition+0xa0>)
 80005bc:	735a      	strb	r2, [r3, #13]

    // 发送读取指令
    xlSeriesSendFrame(&huart2, xl320ReadGoalPosition, 14);
 80005be:	220e      	movs	r2, #14
 80005c0:	491a      	ldr	r1, [pc, #104]	@ (800062c <xl320ReadPosition+0xa0>)
 80005c2:	481b      	ldr	r0, [pc, #108]	@ (8000630 <xl320ReadPosition+0xa4>)
 80005c4:	f7ff fef8 	bl	80003b8 <xlSeriesSendFrame>

    // 启动串口接收
    // 使用轮询接收
    uint8_t length = 13;
 80005c8:	230d      	movs	r3, #13
 80005ca:	737b      	strb	r3, [r7, #13]
	HAL_StatusTypeDef status = HAL_UART_Receive(&huart2, uart2_rx_buffer, length, 200);
 80005cc:	7b7b      	ldrb	r3, [r7, #13]
 80005ce:	b29a      	uxth	r2, r3
 80005d0:	23c8      	movs	r3, #200	@ 0xc8
 80005d2:	4918      	ldr	r1, [pc, #96]	@ (8000634 <xl320ReadPosition+0xa8>)
 80005d4:	4816      	ldr	r0, [pc, #88]	@ (8000630 <xl320ReadPosition+0xa4>)
 80005d6:	f002 fb48 	bl	8002c6a <HAL_UART_Receive>
 80005da:	4603      	mov	r3, r0
 80005dc:	733b      	strb	r3, [r7, #12]

	if (status == HAL_OK) {
 80005de:	7b3b      	ldrb	r3, [r7, #12]
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d11c      	bne.n	800061e <xl320ReadPosition+0x92>
//		position_received = 1;
		if (verifyPositionPacket(uart2_rx_buffer)) {
 80005e4:	4813      	ldr	r0, [pc, #76]	@ (8000634 <xl320ReadPosition+0xa8>)
 80005e6:	f000 f827 	bl	8000638 <verifyPositionPacket>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d009      	beq.n	8000604 <xl320ReadPosition+0x78>
			uint16_t current_position = (uint16_t)(uart2_rx_buffer[10] << 8) | uart2_rx_buffer[9];
 80005f0:	4b10      	ldr	r3, [pc, #64]	@ (8000634 <xl320ReadPosition+0xa8>)
 80005f2:	7a9b      	ldrb	r3, [r3, #10]
 80005f4:	021b      	lsls	r3, r3, #8
 80005f6:	b29b      	uxth	r3, r3
 80005f8:	4a0e      	ldr	r2, [pc, #56]	@ (8000634 <xl320ReadPosition+0xa8>)
 80005fa:	7a52      	ldrb	r2, [r2, #9]
 80005fc:	4313      	orrs	r3, r2
 80005fe:	817b      	strh	r3, [r7, #10]
			return current_position;
 8000600:	897b      	ldrh	r3, [r7, #10]
 8000602:	e00e      	b.n	8000622 <xl320ReadPosition+0x96>
		} else {
			memset(uart2_rx_buffer, 0, sizeof(uart2_rx_buffer));
 8000604:	2220      	movs	r2, #32
 8000606:	2100      	movs	r1, #0
 8000608:	480a      	ldr	r0, [pc, #40]	@ (8000634 <xl320ReadPosition+0xa8>)
 800060a:	f003 fb89 	bl	8003d20 <memset>
			xlSeriesLed(SERVO_ID, LED_RED, XL320Led);
 800060e:	2219      	movs	r2, #25
 8000610:	2101      	movs	r1, #1
 8000612:	2000      	movs	r0, #0
 8000614:	f7ff ff20 	bl	8000458 <xlSeriesLed>
			return 0xFFF0; // 返回错误值
 8000618:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 800061c:	e001      	b.n	8000622 <xl320ReadPosition+0x96>
		}
	} else {
//		position_received = 0;
		return 0xFFFF; // 未接收到数据
 800061e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
	}
}
 8000622:	4618      	mov	r0, r3
 8000624:	3710      	adds	r7, #16
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	20000040 	.word	0x20000040
 8000630:	2000055c 	.word	0x2000055c
 8000634:	200000bc 	.word	0x200000bc

08000638 <verifyPositionPacket>:
 * @brief 验证位置数据包的有效性
 * @param data: 接收到的数据
 * @retval 1:有效 0:无效
 */
uint8_t verifyPositionPacket(uint8_t *data)
{
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
    // 检查包头
    if (data[0] != 0xFF || data[1] != 0xFF || data[2] != 0xFD || data[3] != 0x00) {
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	2bff      	cmp	r3, #255	@ 0xff
 8000646:	d10e      	bne.n	8000666 <verifyPositionPacket+0x2e>
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	3301      	adds	r3, #1
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	2bff      	cmp	r3, #255	@ 0xff
 8000650:	d109      	bne.n	8000666 <verifyPositionPacket+0x2e>
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	3302      	adds	r3, #2
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	2bfd      	cmp	r3, #253	@ 0xfd
 800065a:	d104      	bne.n	8000666 <verifyPositionPacket+0x2e>
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	3303      	adds	r3, #3
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <verifyPositionPacket+0x32>
        return 0;
 8000666:	2300      	movs	r3, #0
 8000668:	e007      	b.n	800067a <verifyPositionPacket+0x42>
    }

    // 检查指令（应该是0x55，即读取应答）
    if (data[7] != 0x55) {
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	3307      	adds	r3, #7
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	2b55      	cmp	r3, #85	@ 0x55
 8000672:	d001      	beq.n	8000678 <verifyPositionPacket+0x40>
        return 0;
 8000674:	2300      	movs	r3, #0
 8000676:	e000      	b.n	800067a <verifyPositionPacket+0x42>
    }

    return 1;
 8000678:	2301      	movs	r3, #1
}
 800067a:	4618      	mov	r0, r3
 800067c:	370c      	adds	r7, #12
 800067e:	46bd      	mov	sp, r7
 8000680:	bc80      	pop	{r7}
 8000682:	4770      	bx	lr

08000684 <Control9Servos>:
    HAL_Delay(50);

    return current_position;
}
void Control9Servos(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
	if(NewSpeedAvailable)
 800068a:	4b2b      	ldr	r3, [pc, #172]	@ (8000738 <Control9Servos+0xb4>)
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	b2db      	uxtb	r3, r3
 8000690:	2b00      	cmp	r3, #0
 8000692:	d023      	beq.n	80006dc <Control9Servos+0x58>
	    {
	        NewSpeedAvailable = 0; // 清除标志
 8000694:	4b28      	ldr	r3, [pc, #160]	@ (8000738 <Control9Servos+0xb4>)
 8000696:	2200      	movs	r2, #0
 8000698:	701a      	strb	r2, [r3, #0]
	        for(int i = 0; i < 9; i++)
 800069a:	2300      	movs	r3, #0
 800069c:	607b      	str	r3, [r7, #4]
 800069e:	e01a      	b.n	80006d6 <Control9Servos+0x52>
	        {
	        	xl320SendMovingSpeed(ServoTargets[i].id, ServoTargets[i].speed);
 80006a0:	4926      	ldr	r1, [pc, #152]	@ (800073c <Control9Servos+0xb8>)
 80006a2:	687a      	ldr	r2, [r7, #4]
 80006a4:	4613      	mov	r3, r2
 80006a6:	005b      	lsls	r3, r3, #1
 80006a8:	4413      	add	r3, r2
 80006aa:	005b      	lsls	r3, r3, #1
 80006ac:	440b      	add	r3, r1
 80006ae:	7818      	ldrb	r0, [r3, #0]
 80006b0:	4922      	ldr	r1, [pc, #136]	@ (800073c <Control9Servos+0xb8>)
 80006b2:	687a      	ldr	r2, [r7, #4]
 80006b4:	4613      	mov	r3, r2
 80006b6:	005b      	lsls	r3, r3, #1
 80006b8:	4413      	add	r3, r2
 80006ba:	005b      	lsls	r3, r3, #1
 80006bc:	440b      	add	r3, r1
 80006be:	3304      	adds	r3, #4
 80006c0:	881b      	ldrh	r3, [r3, #0]
 80006c2:	4619      	mov	r1, r3
 80006c4:	f000 f8f4 	bl	80008b0 <xl320SendMovingSpeed>
	              HAL_Delay(300);
 80006c8:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80006cc:	f000 fdfa 	bl	80012c4 <HAL_Delay>
	        for(int i = 0; i < 9; i++)
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	3301      	adds	r3, #1
 80006d4:	607b      	str	r3, [r7, #4]
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	2b08      	cmp	r3, #8
 80006da:	dde1      	ble.n	80006a0 <Control9Servos+0x1c>
	        }
	    }
	if(NewPositionAvailable)
 80006dc:	4b18      	ldr	r3, [pc, #96]	@ (8000740 <Control9Servos+0xbc>)
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	b2db      	uxtb	r3, r3
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d023      	beq.n	800072e <Control9Servos+0xaa>
		    {
		NewPositionAvailable = 0; // 清除标志
 80006e6:	4b16      	ldr	r3, [pc, #88]	@ (8000740 <Control9Servos+0xbc>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	701a      	strb	r2, [r3, #0]
		        for(int i = 0; i < 9; i++)
 80006ec:	2300      	movs	r3, #0
 80006ee:	603b      	str	r3, [r7, #0]
 80006f0:	e01a      	b.n	8000728 <Control9Servos+0xa4>
		        {
		             xl320SendPosition(ServoTargets[i].id, ServoTargets[i].position);
 80006f2:	4912      	ldr	r1, [pc, #72]	@ (800073c <Control9Servos+0xb8>)
 80006f4:	683a      	ldr	r2, [r7, #0]
 80006f6:	4613      	mov	r3, r2
 80006f8:	005b      	lsls	r3, r3, #1
 80006fa:	4413      	add	r3, r2
 80006fc:	005b      	lsls	r3, r3, #1
 80006fe:	440b      	add	r3, r1
 8000700:	7818      	ldrb	r0, [r3, #0]
 8000702:	490e      	ldr	r1, [pc, #56]	@ (800073c <Control9Servos+0xb8>)
 8000704:	683a      	ldr	r2, [r7, #0]
 8000706:	4613      	mov	r3, r2
 8000708:	005b      	lsls	r3, r3, #1
 800070a:	4413      	add	r3, r2
 800070c:	005b      	lsls	r3, r3, #1
 800070e:	440b      	add	r3, r1
 8000710:	3302      	adds	r3, #2
 8000712:	881b      	ldrh	r3, [r3, #0]
 8000714:	4619      	mov	r1, r3
 8000716:	f7ff ff03 	bl	8000520 <xl320SendPosition>
		              HAL_Delay(400);
 800071a:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800071e:	f000 fdd1 	bl	80012c4 <HAL_Delay>
		        for(int i = 0; i < 9; i++)
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	3301      	adds	r3, #1
 8000726:	603b      	str	r3, [r7, #0]
 8000728:	683b      	ldr	r3, [r7, #0]
 800072a:	2b08      	cmp	r3, #8
 800072c:	dde1      	ble.n	80006f2 <Control9Servos+0x6e>
		        }
		    }
}
 800072e:	bf00      	nop
 8000730:	3708      	adds	r7, #8
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	200000bb 	.word	0x200000bb
 800073c:	20000084 	.word	0x20000084
 8000740:	200000ba 	.word	0x200000ba

08000744 <Read9ServosAndSend_Protocol>:
void Read9ServosAndSend_Protocol(void)
{
 8000744:	b590      	push	{r4, r7, lr}
 8000746:	b095      	sub	sp, #84	@ 0x54
 8000748:	af00      	add	r7, sp, #0
    uint8_t tx_packet[40]; // 缓冲区
    uint16_t positions[9];
    uint16_t data_len = 27; // 9个舵机 * 3字节
 800074a:	231b      	movs	r3, #27
 800074c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    int idx = 0;
 8000750:	2300      	movs	r3, #0
 8000752:	64fb      	str	r3, [r7, #76]	@ 0x4c
    uint8_t sum = 0;
 8000754:	2300      	movs	r3, #0
 8000756:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

    //读取数据
    for(uint8_t i = 0; i < 9; i++)
 800075a:	2300      	movs	r3, #0
 800075c:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8000760:	e017      	b.n	8000792 <Read9ServosAndSend_Protocol+0x4e>
    {
        positions[i] = xl320ReadPosition(i + 1); // ID从1开始
 8000762:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8000766:	3301      	adds	r3, #1
 8000768:	b2db      	uxtb	r3, r3
 800076a:	f897 404a 	ldrb.w	r4, [r7, #74]	@ 0x4a
 800076e:	4618      	mov	r0, r3
 8000770:	f7ff ff0c 	bl	800058c <xl320ReadPosition>
 8000774:	4603      	mov	r3, r0
 8000776:	461a      	mov	r2, r3
 8000778:	0063      	lsls	r3, r4, #1
 800077a:	3350      	adds	r3, #80	@ 0x50
 800077c:	443b      	add	r3, r7
 800077e:	f823 2c4c 	strh.w	r2, [r3, #-76]
        HAL_Delay(100); // 极短延时防冲突
 8000782:	2064      	movs	r0, #100	@ 0x64
 8000784:	f000 fd9e 	bl	80012c4 <HAL_Delay>
    for(uint8_t i = 0; i < 9; i++)
 8000788:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800078c:	3301      	adds	r3, #1
 800078e:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8000792:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8000796:	2b08      	cmp	r3, #8
 8000798:	d9e3      	bls.n	8000762 <Read9ServosAndSend_Protocol+0x1e>
    }

    // 组包
    tx_packet[idx++] = 0xA8;          // 帧头
 800079a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800079c:	1c5a      	adds	r2, r3, #1
 800079e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80007a0:	3350      	adds	r3, #80	@ 0x50
 80007a2:	443b      	add	r3, r7
 80007a4:	22a8      	movs	r2, #168	@ 0xa8
 80007a6:	f803 2c38 	strb.w	r2, [r3, #-56]
    tx_packet[idx++] = 0x81;          // 功能码 (0x81 表示位置反馈)
 80007aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80007ac:	1c5a      	adds	r2, r3, #1
 80007ae:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80007b0:	3350      	adds	r3, #80	@ 0x50
 80007b2:	443b      	add	r3, r7
 80007b4:	2281      	movs	r2, #129	@ 0x81
 80007b6:	f803 2c38 	strb.w	r2, [r3, #-56]
    tx_packet[idx++] = data_len & 0xFF;        // 长度低位
 80007ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80007bc:	1c5a      	adds	r2, r3, #1
 80007be:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80007c0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80007c4:	b2d2      	uxtb	r2, r2
 80007c6:	3350      	adds	r3, #80	@ 0x50
 80007c8:	443b      	add	r3, r7
 80007ca:	f803 2c38 	strb.w	r2, [r3, #-56]
    tx_packet[idx++] = (data_len >> 8) & 0xFF; // 长度高位
 80007ce:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80007d2:	0a1b      	lsrs	r3, r3, #8
 80007d4:	b299      	uxth	r1, r3
 80007d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80007d8:	1c5a      	adds	r2, r3, #1
 80007da:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80007dc:	b2ca      	uxtb	r2, r1
 80007de:	3350      	adds	r3, #80	@ 0x50
 80007e0:	443b      	add	r3, r7
 80007e2:	f803 2c38 	strb.w	r2, [r3, #-56]

    // 填充数据段 (ID + Position)
    for(uint8_t i = 0; i < 9; i++)
 80007e6:	2300      	movs	r3, #0
 80007e8:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 80007ec:	e02f      	b.n	800084e <Read9ServosAndSend_Protocol+0x10a>
    {
        tx_packet[idx++] = i + 1; // ID (1~9)
 80007ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80007f0:	1c5a      	adds	r2, r3, #1
 80007f2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80007f4:	f897 2049 	ldrb.w	r2, [r7, #73]	@ 0x49
 80007f8:	3201      	adds	r2, #1
 80007fa:	b2d2      	uxtb	r2, r2
 80007fc:	3350      	adds	r3, #80	@ 0x50
 80007fe:	443b      	add	r3, r7
 8000800:	f803 2c38 	strb.w	r2, [r3, #-56]
        tx_packet[idx++] = positions[i] & 0xFF;        // 位置低8位
 8000804:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8000808:	005b      	lsls	r3, r3, #1
 800080a:	3350      	adds	r3, #80	@ 0x50
 800080c:	443b      	add	r3, r7
 800080e:	f833 1c4c 	ldrh.w	r1, [r3, #-76]
 8000812:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000814:	1c5a      	adds	r2, r3, #1
 8000816:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8000818:	b2ca      	uxtb	r2, r1
 800081a:	3350      	adds	r3, #80	@ 0x50
 800081c:	443b      	add	r3, r7
 800081e:	f803 2c38 	strb.w	r2, [r3, #-56]
        tx_packet[idx++] = (positions[i] >> 8) & 0xFF; // 位置高8位
 8000822:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8000826:	005b      	lsls	r3, r3, #1
 8000828:	3350      	adds	r3, #80	@ 0x50
 800082a:	443b      	add	r3, r7
 800082c:	f833 3c4c 	ldrh.w	r3, [r3, #-76]
 8000830:	0a1b      	lsrs	r3, r3, #8
 8000832:	b299      	uxth	r1, r3
 8000834:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000836:	1c5a      	adds	r2, r3, #1
 8000838:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800083a:	b2ca      	uxtb	r2, r1
 800083c:	3350      	adds	r3, #80	@ 0x50
 800083e:	443b      	add	r3, r7
 8000840:	f803 2c38 	strb.w	r2, [r3, #-56]
    for(uint8_t i = 0; i < 9; i++)
 8000844:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8000848:	3301      	adds	r3, #1
 800084a:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 800084e:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8000852:	2b08      	cmp	r3, #8
 8000854:	d9cb      	bls.n	80007ee <Read9ServosAndSend_Protocol+0xaa>
    }

    // 计算校验和
    // 从帧头开始一直加到数据段结束
    for(int i = 0; i < idx; i++)
 8000856:	2300      	movs	r3, #0
 8000858:	647b      	str	r3, [r7, #68]	@ 0x44
 800085a:	e00c      	b.n	8000876 <Read9ServosAndSend_Protocol+0x132>
    {
        sum += tx_packet[i];
 800085c:	f107 0218 	add.w	r2, r7, #24
 8000860:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000862:	4413      	add	r3, r2
 8000864:	781a      	ldrb	r2, [r3, #0]
 8000866:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800086a:	4413      	add	r3, r2
 800086c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    for(int i = 0; i < idx; i++)
 8000870:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000872:	3301      	adds	r3, #1
 8000874:	647b      	str	r3, [r7, #68]	@ 0x44
 8000876:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000878:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800087a:	429a      	cmp	r2, r3
 800087c:	dbee      	blt.n	800085c <Read9ServosAndSend_Protocol+0x118>
    }
    tx_packet[idx++] = sum; // 填入校验和
 800087e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000880:	1c5a      	adds	r2, r3, #1
 8000882:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8000884:	3350      	adds	r3, #80	@ 0x50
 8000886:	443b      	add	r3, r7
 8000888:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 800088c:	f803 2c38 	strb.w	r2, [r3, #-56]

    // 4. 发送二进制数据包
    HAL_UART_Transmit(&huart1, tx_packet, idx, 500);
 8000890:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000892:	b29a      	uxth	r2, r3
 8000894:	f107 0118 	add.w	r1, r7, #24
 8000898:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800089c:	4803      	ldr	r0, [pc, #12]	@ (80008ac <Read9ServosAndSend_Protocol+0x168>)
 800089e:	f002 f959 	bl	8002b54 <HAL_UART_Transmit>
}
 80008a2:	bf00      	nop
 80008a4:	3754      	adds	r7, #84	@ 0x54
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd90      	pop	{r4, r7, pc}
 80008aa:	bf00      	nop
 80008ac:	20000514 	.word	0x20000514

080008b0 <xl320SendMovingSpeed>:
  * @param  id: 舵机ID
  * @param  movingSpeed: 目标位置
  * @retval None
  */
void xl320SendMovingSpeed(uint8_t id, uint16_t movingSpeed)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b084      	sub	sp, #16
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	4603      	mov	r3, r0
 80008b8:	460a      	mov	r2, r1
 80008ba:	71fb      	strb	r3, [r7, #7]
 80008bc:	4613      	mov	r3, r2
 80008be:	80bb      	strh	r3, [r7, #4]
    uint16_t crc;

    xl320MSFrame[4] = id;
 80008c0:	4a14      	ldr	r2, [pc, #80]	@ (8000914 <xl320SendMovingSpeed+0x64>)
 80008c2:	79fb      	ldrb	r3, [r7, #7]
 80008c4:	7113      	strb	r3, [r2, #4]
    xl320MSFrame[10] = (uint8_t)(movingSpeed & 0xFF);
 80008c6:	88bb      	ldrh	r3, [r7, #4]
 80008c8:	b2da      	uxtb	r2, r3
 80008ca:	4b12      	ldr	r3, [pc, #72]	@ (8000914 <xl320SendMovingSpeed+0x64>)
 80008cc:	729a      	strb	r2, [r3, #10]
    xl320MSFrame[11] = (uint8_t)((movingSpeed >> 8) & 0xFF);
 80008ce:	88bb      	ldrh	r3, [r7, #4]
 80008d0:	0a1b      	lsrs	r3, r3, #8
 80008d2:	b29b      	uxth	r3, r3
 80008d4:	b2da      	uxtb	r2, r3
 80008d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000914 <xl320SendMovingSpeed+0x64>)
 80008d8:	72da      	strb	r2, [r3, #11]

    crc = updateCRC(0, xl320MSFrame, 12);
 80008da:	220c      	movs	r2, #12
 80008dc:	490d      	ldr	r1, [pc, #52]	@ (8000914 <xl320SendMovingSpeed+0x64>)
 80008de:	2000      	movs	r0, #0
 80008e0:	f7ff fd88 	bl	80003f4 <updateCRC>
 80008e4:	4603      	mov	r3, r0
 80008e6:	81fb      	strh	r3, [r7, #14]
    xl320MSFrame[12] = (uint8_t)(crc & 0xff);
 80008e8:	89fb      	ldrh	r3, [r7, #14]
 80008ea:	b2da      	uxtb	r2, r3
 80008ec:	4b09      	ldr	r3, [pc, #36]	@ (8000914 <xl320SendMovingSpeed+0x64>)
 80008ee:	731a      	strb	r2, [r3, #12]
    xl320MSFrame[13] = (uint8_t)((crc >> 8) & 0xff);
 80008f0:	89fb      	ldrh	r3, [r7, #14]
 80008f2:	0a1b      	lsrs	r3, r3, #8
 80008f4:	b29b      	uxth	r3, r3
 80008f6:	b2da      	uxtb	r2, r3
 80008f8:	4b06      	ldr	r3, [pc, #24]	@ (8000914 <xl320SendMovingSpeed+0x64>)
 80008fa:	735a      	strb	r2, [r3, #13]

    xlSeriesSendFrame(&huart2, xl320MSFrame, 14);
 80008fc:	220e      	movs	r2, #14
 80008fe:	4905      	ldr	r1, [pc, #20]	@ (8000914 <xl320SendMovingSpeed+0x64>)
 8000900:	4805      	ldr	r0, [pc, #20]	@ (8000918 <xl320SendMovingSpeed+0x68>)
 8000902:	f7ff fd59 	bl	80003b8 <xlSeriesSendFrame>
    HAL_Delay(1);
 8000906:	2001      	movs	r0, #1
 8000908:	f000 fcdc 	bl	80012c4 <HAL_Delay>
}
 800090c:	bf00      	nop
 800090e:	3710      	adds	r7, #16
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	20000030 	.word	0x20000030
 8000918:	2000055c 	.word	0x2000055c

0800091c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000920:	b672      	cpsid	i
}
 8000922:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000924:	bf00      	nop
 8000926:	e7fd      	b.n	8000924 <Error_Handler+0x8>

08000928 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000928:	b480      	push	{r7}
 800092a:	b085      	sub	sp, #20
 800092c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800092e:	4b15      	ldr	r3, [pc, #84]	@ (8000984 <HAL_MspInit+0x5c>)
 8000930:	699b      	ldr	r3, [r3, #24]
 8000932:	4a14      	ldr	r2, [pc, #80]	@ (8000984 <HAL_MspInit+0x5c>)
 8000934:	f043 0301 	orr.w	r3, r3, #1
 8000938:	6193      	str	r3, [r2, #24]
 800093a:	4b12      	ldr	r3, [pc, #72]	@ (8000984 <HAL_MspInit+0x5c>)
 800093c:	699b      	ldr	r3, [r3, #24]
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	60bb      	str	r3, [r7, #8]
 8000944:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000946:	4b0f      	ldr	r3, [pc, #60]	@ (8000984 <HAL_MspInit+0x5c>)
 8000948:	69db      	ldr	r3, [r3, #28]
 800094a:	4a0e      	ldr	r2, [pc, #56]	@ (8000984 <HAL_MspInit+0x5c>)
 800094c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000950:	61d3      	str	r3, [r2, #28]
 8000952:	4b0c      	ldr	r3, [pc, #48]	@ (8000984 <HAL_MspInit+0x5c>)
 8000954:	69db      	ldr	r3, [r3, #28]
 8000956:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800095a:	607b      	str	r3, [r7, #4]
 800095c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800095e:	4b0a      	ldr	r3, [pc, #40]	@ (8000988 <HAL_MspInit+0x60>)
 8000960:	685b      	ldr	r3, [r3, #4]
 8000962:	60fb      	str	r3, [r7, #12]
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800096a:	60fb      	str	r3, [r7, #12]
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000972:	60fb      	str	r3, [r7, #12]
 8000974:	4a04      	ldr	r2, [pc, #16]	@ (8000988 <HAL_MspInit+0x60>)
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800097a:	bf00      	nop
 800097c:	3714      	adds	r7, #20
 800097e:	46bd      	mov	sp, r7
 8000980:	bc80      	pop	{r7}
 8000982:	4770      	bx	lr
 8000984:	40021000 	.word	0x40021000
 8000988:	40010000 	.word	0x40010000

0800098c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000990:	bf00      	nop
 8000992:	e7fd      	b.n	8000990 <NMI_Handler+0x4>

08000994 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000998:	bf00      	nop
 800099a:	e7fd      	b.n	8000998 <HardFault_Handler+0x4>

0800099c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009a0:	bf00      	nop
 80009a2:	e7fd      	b.n	80009a0 <MemManage_Handler+0x4>

080009a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009a8:	bf00      	nop
 80009aa:	e7fd      	b.n	80009a8 <BusFault_Handler+0x4>

080009ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009b0:	bf00      	nop
 80009b2:	e7fd      	b.n	80009b0 <UsageFault_Handler+0x4>

080009b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009b8:	bf00      	nop
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bc80      	pop	{r7}
 80009be:	4770      	bx	lr

080009c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009c4:	bf00      	nop
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bc80      	pop	{r7}
 80009ca:	4770      	bx	lr

080009cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009d0:	bf00      	nop
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bc80      	pop	{r7}
 80009d6:	4770      	bx	lr

080009d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	static __IO uint16_t systick_count = 1;
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009dc:	f000 fc56 	bl	800128c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  if(sys_data.update_status == true)
 80009e0:	4b16      	ldr	r3, [pc, #88]	@ (8000a3c <SysTick_Handler+0x64>)
 80009e2:	799b      	ldrb	r3, [r3, #6]
 80009e4:	b2db      	uxtb	r3, r3
 80009e6:	2b01      	cmp	r3, #1
 80009e8:	d126      	bne.n	8000a38 <SysTick_Handler+0x60>
  	{
  		systick_count++;
 80009ea:	4b15      	ldr	r3, [pc, #84]	@ (8000a40 <SysTick_Handler+0x68>)
 80009ec:	881b      	ldrh	r3, [r3, #0]
 80009ee:	b29b      	uxth	r3, r3
 80009f0:	3301      	adds	r3, #1
 80009f2:	b29a      	uxth	r2, r3
 80009f4:	4b12      	ldr	r3, [pc, #72]	@ (8000a40 <SysTick_Handler+0x68>)
 80009f6:	801a      	strh	r2, [r3, #0]
  		// sys_count分频，对应周期加1
  		if(systick_count > sys_scheduling_period)
 80009f8:	4b11      	ldr	r3, [pc, #68]	@ (8000a40 <SysTick_Handler+0x68>)
 80009fa:	881b      	ldrh	r3, [r3, #0]
 80009fc:	b29a      	uxth	r2, r3
 80009fe:	4b11      	ldr	r3, [pc, #68]	@ (8000a44 <SysTick_Handler+0x6c>)
 8000a00:	881b      	ldrh	r3, [r3, #0]
 8000a02:	b29b      	uxth	r3, r3
 8000a04:	429a      	cmp	r2, r3
 8000a06:	d917      	bls.n	8000a38 <SysTick_Handler+0x60>
  		{
  			systick_count = 1;
 8000a08:	4b0d      	ldr	r3, [pc, #52]	@ (8000a40 <SysTick_Handler+0x68>)
 8000a0a:	2201      	movs	r2, #1
 8000a0c:	801a      	strh	r2, [r3, #0]
  			sys_count++;
 8000a0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a48 <SysTick_Handler+0x70>)
 8000a10:	881b      	ldrh	r3, [r3, #0]
 8000a12:	b29b      	uxth	r3, r3
 8000a14:	3301      	adds	r3, #1
 8000a16:	b29a      	uxth	r2, r3
 8000a18:	4b0b      	ldr	r3, [pc, #44]	@ (8000a48 <SysTick_Handler+0x70>)
 8000a1a:	801a      	strh	r2, [r3, #0]
  			if(sys_count > sys_data.sampling_rate)
 8000a1c:	4b07      	ldr	r3, [pc, #28]	@ (8000a3c <SysTick_Handler+0x64>)
 8000a1e:	889b      	ldrh	r3, [r3, #4]
 8000a20:	b29a      	uxth	r2, r3
 8000a22:	4b09      	ldr	r3, [pc, #36]	@ (8000a48 <SysTick_Handler+0x70>)
 8000a24:	881b      	ldrh	r3, [r3, #0]
 8000a26:	b29b      	uxth	r3, r3
 8000a28:	429a      	cmp	r2, r3
 8000a2a:	d202      	bcs.n	8000a32 <SysTick_Handler+0x5a>
  			{
  				sys_count = 1;
 8000a2c:	4b06      	ldr	r3, [pc, #24]	@ (8000a48 <SysTick_Handler+0x70>)
 8000a2e:	2201      	movs	r2, #1
 8000a30:	801a      	strh	r2, [r3, #0]
  			}
  			sys_task_flag = true;
 8000a32:	4b06      	ldr	r3, [pc, #24]	@ (8000a4c <SysTick_Handler+0x74>)
 8000a34:	2201      	movs	r2, #1
 8000a36:	701a      	strb	r2, [r3, #0]
  		}
  	}
  /* USER CODE END SysTick_IRQn 1 */
}
 8000a38:	bf00      	nop
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	20000054 	.word	0x20000054
 8000a40:	2000004e 	.word	0x2000004e
 8000a44:	20000052 	.word	0x20000052
 8000a48:	20000050 	.word	0x20000050
 8000a4c:	200000dc 	.word	0x200000dc

08000a50 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000a54:	4802      	ldr	r0, [pc, #8]	@ (8000a60 <DMA1_Channel5_IRQHandler+0x10>)
 8000a56:	f000 fed5 	bl	8001804 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	200005ec 	.word	0x200005ec

08000a64 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	if(__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE)==SET)
 8000a6a:	4b15      	ldr	r3, [pc, #84]	@ (8000ac0 <USART1_IRQHandler+0x5c>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	f003 0310 	and.w	r3, r3, #16
 8000a74:	2b10      	cmp	r3, #16
 8000a76:	d11c      	bne.n	8000ab2 <USART1_IRQHandler+0x4e>
		{
			__HAL_UART_CLEAR_IDLEFLAG(&huart1);                 // 清除空闲中断标志
 8000a78:	2300      	movs	r3, #0
 8000a7a:	607b      	str	r3, [r7, #4]
 8000a7c:	4b10      	ldr	r3, [pc, #64]	@ (8000ac0 <USART1_IRQHandler+0x5c>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	607b      	str	r3, [r7, #4]
 8000a84:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac0 <USART1_IRQHandler+0x5c>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	685b      	ldr	r3, [r3, #4]
 8000a8a:	607b      	str	r3, [r7, #4]
 8000a8c:	687b      	ldr	r3, [r7, #4]
			HAL_UART_DMAStop(&huart1);                          // 停止DMA传输
 8000a8e:	480c      	ldr	r0, [pc, #48]	@ (8000ac0 <USART1_IRQHandler+0x5c>)
 8000a90:	f002 f9a7 	bl	8002de2 <HAL_UART_DMAStop>
			rx1_num = RX_MAX_BUF - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 8000a94:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac4 <USART1_IRQHandler+0x60>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	b29b      	uxth	r3, r3
 8000a9c:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 8000aa0:	b29a      	uxth	r2, r3
 8000aa2:	4b09      	ldr	r3, [pc, #36]	@ (8000ac8 <USART1_IRQHandler+0x64>)
 8000aa4:	801a      	strh	r2, [r3, #0]
//			uint8_t len = sprintf(header, "[DMA Recv Bytes]:%d\r\n", sizeof(RxBuf1));
//			// 发送头部信息
//			HAL_UART_Transmit(&huart1, (uint8_t*)header, len, 100);
			// 发送刚才 DMA 接收到的实际数据
//			HAL_UART_Transmit(&huart1, RxBuf1, sizeof(RxBuf1), 100);
			HAL_UART_Receive_DMA(&huart1, RxBuf1, RX_MAX_BUF);     // 重新打开DMA接收
 8000aa6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000aaa:	4908      	ldr	r1, [pc, #32]	@ (8000acc <USART1_IRQHandler+0x68>)
 8000aac:	4804      	ldr	r0, [pc, #16]	@ (8000ac0 <USART1_IRQHandler+0x5c>)
 8000aae:	f002 f973 	bl	8002d98 <HAL_UART_Receive_DMA>
		}
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000ab2:	4803      	ldr	r0, [pc, #12]	@ (8000ac0 <USART1_IRQHandler+0x5c>)
 8000ab4:	f002 fa14 	bl	8002ee0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000ab8:	bf00      	nop
 8000aba:	3708      	adds	r7, #8
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	20000514 	.word	0x20000514
 8000ac4:	200005ec 	.word	0x200005ec
 8000ac8:	20000510 	.word	0x20000510
 8000acc:	20000128 	.word	0x20000128

08000ad0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ad4:	4802      	ldr	r0, [pc, #8]	@ (8000ae0 <USART2_IRQHandler+0x10>)
 8000ad6:	f002 fa03 	bl	8002ee0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000ada:	bf00      	nop
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	2000055c 	.word	0x2000055c

08000ae4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000ae8:	4802      	ldr	r0, [pc, #8]	@ (8000af4 <USART3_IRQHandler+0x10>)
 8000aea:	f002 f9f9 	bl	8002ee0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000aee:	bf00      	nop
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	200005a4 	.word	0x200005a4

08000af8 <sched_task>:
 *
 * @param p 	任务函数指针
 * @param freq	任务运行频率，1~200Hz
 */
static void sched_task(void (*p)(void), uint16_t freq)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
 8000b00:	460b      	mov	r3, r1
 8000b02:	807b      	strh	r3, [r7, #2]
	if((sys_count * sys_scheduling_period) % (SYS_COUNT_MAX / freq) == 0)
 8000b04:	4b0d      	ldr	r3, [pc, #52]	@ (8000b3c <sched_task+0x44>)
 8000b06:	881b      	ldrh	r3, [r3, #0]
 8000b08:	b29b      	uxth	r3, r3
 8000b0a:	461a      	mov	r2, r3
 8000b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b40 <sched_task+0x48>)
 8000b0e:	881b      	ldrh	r3, [r3, #0]
 8000b10:	b29b      	uxth	r3, r3
 8000b12:	fb02 f303 	mul.w	r3, r2, r3
 8000b16:	887a      	ldrh	r2, [r7, #2]
 8000b18:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000b1c:	fb91 f2f2 	sdiv	r2, r1, r2
 8000b20:	fb93 f1f2 	sdiv	r1, r3, r2
 8000b24:	fb01 f202 	mul.w	r2, r1, r2
 8000b28:	1a9b      	subs	r3, r3, r2
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d101      	bne.n	8000b32 <sched_task+0x3a>
	{
		(*p)();
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	4798      	blx	r3
	}
}
 8000b32:	bf00      	nop
 8000b34:	3708      	adds	r7, #8
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	20000050 	.word	0x20000050
 8000b40:	20000052 	.word	0x20000052

08000b44 <system_task_schedule>:

/*
 * @brief 系统控制周期任务
 */
void system_task_schedule()
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
	if(sys_task_flag == true)
 8000b48:	4b0b      	ldr	r3, [pc, #44]	@ (8000b78 <system_task_schedule+0x34>)
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	b2db      	uxtb	r3, r3
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	d110      	bne.n	8000b74 <system_task_schedule+0x30>
	{
		sched_task(Control9Servos,sys_data.sampling_rate);
 8000b52:	4b0a      	ldr	r3, [pc, #40]	@ (8000b7c <system_task_schedule+0x38>)
 8000b54:	889b      	ldrh	r3, [r3, #4]
 8000b56:	b29b      	uxth	r3, r3
 8000b58:	4619      	mov	r1, r3
 8000b5a:	4809      	ldr	r0, [pc, #36]	@ (8000b80 <system_task_schedule+0x3c>)
 8000b5c:	f7ff ffcc 	bl	8000af8 <sched_task>
		sched_task(Read9ServosAndSend_Protocol,sys_data.sampling_rate);
 8000b60:	4b06      	ldr	r3, [pc, #24]	@ (8000b7c <system_task_schedule+0x38>)
 8000b62:	889b      	ldrh	r3, [r3, #4]
 8000b64:	b29b      	uxth	r3, r3
 8000b66:	4619      	mov	r1, r3
 8000b68:	4806      	ldr	r0, [pc, #24]	@ (8000b84 <system_task_schedule+0x40>)
 8000b6a:	f7ff ffc5 	bl	8000af8 <sched_task>
		sys_task_flag = false;
 8000b6e:	4b02      	ldr	r3, [pc, #8]	@ (8000b78 <system_task_schedule+0x34>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	701a      	strb	r2, [r3, #0]
	}
}
 8000b74:	bf00      	nop
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	200000dc 	.word	0x200000dc
 8000b7c:	20000054 	.word	0x20000054
 8000b80:	08000685 	.word	0x08000685
 8000b84:	08000745 	.word	0x08000745

08000b88 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b8c:	bf00      	nop
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bc80      	pop	{r7}
 8000b92:	4770      	bx	lr

08000b94 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b086      	sub	sp, #24
 8000b98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b9a:	f107 0308 	add.w	r3, r7, #8
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	601a      	str	r2, [r3, #0]
 8000ba2:	605a      	str	r2, [r3, #4]
 8000ba4:	609a      	str	r2, [r3, #8]
 8000ba6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ba8:	463b      	mov	r3, r7
 8000baa:	2200      	movs	r2, #0
 8000bac:	601a      	str	r2, [r3, #0]
 8000bae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000bb0:	4b1e      	ldr	r3, [pc, #120]	@ (8000c2c <MX_TIM1_Init+0x98>)
 8000bb2:	4a1f      	ldr	r2, [pc, #124]	@ (8000c30 <MX_TIM1_Init+0x9c>)
 8000bb4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000bb6:	4b1d      	ldr	r3, [pc, #116]	@ (8000c2c <MX_TIM1_Init+0x98>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bbc:	4b1b      	ldr	r3, [pc, #108]	@ (8000c2c <MX_TIM1_Init+0x98>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000bc2:	4b1a      	ldr	r3, [pc, #104]	@ (8000c2c <MX_TIM1_Init+0x98>)
 8000bc4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000bc8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bca:	4b18      	ldr	r3, [pc, #96]	@ (8000c2c <MX_TIM1_Init+0x98>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000bd0:	4b16      	ldr	r3, [pc, #88]	@ (8000c2c <MX_TIM1_Init+0x98>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bd6:	4b15      	ldr	r3, [pc, #84]	@ (8000c2c <MX_TIM1_Init+0x98>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000bdc:	4813      	ldr	r0, [pc, #76]	@ (8000c2c <MX_TIM1_Init+0x98>)
 8000bde:	f001 fcf1 	bl	80025c4 <HAL_TIM_Base_Init>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000be8:	f7ff fe98 	bl	800091c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bf0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000bf2:	f107 0308 	add.w	r3, r7, #8
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	480c      	ldr	r0, [pc, #48]	@ (8000c2c <MX_TIM1_Init+0x98>)
 8000bfa:	f001 fd32 	bl	8002662 <HAL_TIM_ConfigClockSource>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000c04:	f7ff fe8a 	bl	800091c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000c10:	463b      	mov	r3, r7
 8000c12:	4619      	mov	r1, r3
 8000c14:	4805      	ldr	r0, [pc, #20]	@ (8000c2c <MX_TIM1_Init+0x98>)
 8000c16:	f001 feef 	bl	80029f8 <HAL_TIMEx_MasterConfigSynchronization>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000c20:	f7ff fe7c 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000c24:	bf00      	nop
 8000c26:	3718      	adds	r7, #24
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	200000e0 	.word	0x200000e0
 8000c30:	40012c00 	.word	0x40012c00

08000c34 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b085      	sub	sp, #20
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a09      	ldr	r2, [pc, #36]	@ (8000c68 <HAL_TIM_Base_MspInit+0x34>)
 8000c42:	4293      	cmp	r3, r2
 8000c44:	d10b      	bne.n	8000c5e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000c46:	4b09      	ldr	r3, [pc, #36]	@ (8000c6c <HAL_TIM_Base_MspInit+0x38>)
 8000c48:	699b      	ldr	r3, [r3, #24]
 8000c4a:	4a08      	ldr	r2, [pc, #32]	@ (8000c6c <HAL_TIM_Base_MspInit+0x38>)
 8000c4c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000c50:	6193      	str	r3, [r2, #24]
 8000c52:	4b06      	ldr	r3, [pc, #24]	@ (8000c6c <HAL_TIM_Base_MspInit+0x38>)
 8000c54:	699b      	ldr	r3, [r3, #24]
 8000c56:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000c5a:	60fb      	str	r3, [r7, #12]
 8000c5c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000c5e:	bf00      	nop
 8000c60:	3714      	adds	r7, #20
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bc80      	pop	{r7}
 8000c66:	4770      	bx	lr
 8000c68:	40012c00 	.word	0x40012c00
 8000c6c:	40021000 	.word	0x40021000

08000c70 <data_decode_v2>:
 *
 * @param buf 接收数据缓存
 * @param num 接收到的数据数量
 */
void data_decode_v2(uint8_t* buf, int16_t num)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b08b      	sub	sp, #44	@ 0x2c
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
 8000c78:	460b      	mov	r3, r1
 8000c7a:	807b      	strh	r3, [r7, #2]
	uint8_t sum;
	uint8_t* data_start = 0;    // data start pointer
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	61bb      	str	r3, [r7, #24]
	uint16_t data_length = 0;
 8000c80:	2300      	movs	r3, #0
 8000c82:	82fb      	strh	r3, [r7, #22]
	uint8_t func = 0;
 8000c84:	2300      	movs	r3, #0
 8000c86:	757b      	strb	r3, [r7, #21]
//	float data = 0;
//	HAL_UART_Transmit(&huart1, RxBuf1, sizeof(RxBuf1), 100);
	while(num > 0)
 8000c88:	e0d1      	b.n	8000e2e <data_decode_v2+0x1be>
	{
		if(buf[0] == FRAME_HEAD)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	2ba8      	cmp	r3, #168	@ 0xa8
 8000c90:	f040 80c4 	bne.w	8000e1c <data_decode_v2+0x1ac>
		{
			data_length = buf[2] + (buf[3] << 8);//小端模式
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	3302      	adds	r3, #2
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	461a      	mov	r2, r3
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	3303      	adds	r3, #3
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	021b      	lsls	r3, r3, #8
 8000ca4:	b29b      	uxth	r3, r3
 8000ca6:	4413      	add	r3, r2
 8000ca8:	82fb      	strh	r3, [r7, #22]
			if(num < FRAME_OVERHEAD_LENGTH + data_length)
 8000caa:	8afb      	ldrh	r3, [r7, #22]
 8000cac:	1d1a      	adds	r2, r3, #4
 8000cae:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	f280 80c1 	bge.w	8000e3a <data_decode_v2+0x1ca>
				break;
			// check sum
			sum = 0;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			for(uint16_t i = 0; i < FRAME_OVERHEAD_LENGTH + data_length - 1; i++)
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8000cc2:	e00b      	b.n	8000cdc <data_decode_v2+0x6c>
			{
				sum += buf[i];
 8000cc4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000cc6:	687a      	ldr	r2, [r7, #4]
 8000cc8:	4413      	add	r3, r2
 8000cca:	781a      	ldrb	r2, [r3, #0]
 8000ccc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000cd0:	4413      	add	r3, r2
 8000cd2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			for(uint16_t i = 0; i < FRAME_OVERHEAD_LENGTH + data_length - 1; i++)
 8000cd6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000cd8:	3301      	adds	r3, #1
 8000cda:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8000cdc:	8afb      	ldrh	r3, [r7, #22]
 8000cde:	1cda      	adds	r2, r3, #3
 8000ce0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	daee      	bge.n	8000cc4 <data_decode_v2+0x54>
			}
			sum &= 0xff;
			 //循环累加从帧头到数据部分最后一个字节的所有字节,最后一个字节是接收到的校验和，不参与计算
			if(sum == buf[FRAME_OVERHEAD_LENGTH + data_length - 1])
 8000ce6:	8afb      	ldrh	r3, [r7, #22]
 8000ce8:	3304      	adds	r3, #4
 8000cea:	687a      	ldr	r2, [r7, #4]
 8000cec:	4413      	add	r3, r2
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000cf4:	429a      	cmp	r2, r3
 8000cf6:	f040 8083 	bne.w	8000e00 <data_decode_v2+0x190>
			{
				func = buf[1];
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	785b      	ldrb	r3, [r3, #1]
 8000cfe:	757b      	strb	r3, [r7, #21]
				data_start = &buf[4];
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	3304      	adds	r3, #4
 8000d04:	61bb      	str	r3, [r7, #24]

				if(data_length == 0)
 8000d06:	8afb      	ldrh	r3, [r7, #22]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d079      	beq.n	8000e00 <data_decode_v2+0x190>
				}
				else
				{
					// 带有数据部分，通常是设置或配置指令
					  // 1. 判断功能码是否匹配
					if(func == SETSPEED){
 8000d0c:	7d7b      	ldrb	r3, [r7, #21]
 8000d0e:	2b02      	cmp	r3, #2
 8000d10:	d139      	bne.n	8000d86 <data_decode_v2+0x116>
						if(data_length == 27)
 8000d12:	8afb      	ldrh	r3, [r7, #22]
 8000d14:	2b1b      	cmp	r3, #27
 8000d16:	d136      	bne.n	8000d86 <data_decode_v2+0x116>
						{
							for(int i = 0; i < 9; i++)
 8000d18:	2300      	movs	r3, #0
 8000d1a:	623b      	str	r3, [r7, #32]
 8000d1c:	e02d      	b.n	8000d7a <data_decode_v2+0x10a>
							{
								int offset = i * 3;
 8000d1e:	6a3a      	ldr	r2, [r7, #32]
 8000d20:	4613      	mov	r3, r2
 8000d22:	005b      	lsls	r3, r3, #1
 8000d24:	4413      	add	r3, r2
 8000d26:	613b      	str	r3, [r7, #16]
								 ServoTargets[i].id = data_start[offset];
 8000d28:	693b      	ldr	r3, [r7, #16]
 8000d2a:	69ba      	ldr	r2, [r7, #24]
 8000d2c:	4413      	add	r3, r2
 8000d2e:	7818      	ldrb	r0, [r3, #0]
 8000d30:	4945      	ldr	r1, [pc, #276]	@ (8000e48 <data_decode_v2+0x1d8>)
 8000d32:	6a3a      	ldr	r2, [r7, #32]
 8000d34:	4613      	mov	r3, r2
 8000d36:	005b      	lsls	r3, r3, #1
 8000d38:	4413      	add	r3, r2
 8000d3a:	005b      	lsls	r3, r3, #1
 8000d3c:	440b      	add	r3, r1
 8000d3e:	4602      	mov	r2, r0
 8000d40:	701a      	strb	r2, [r3, #0]
								 ServoTargets[i].speed = data_start[offset + 1] + (data_start[offset + 2] << 8);
 8000d42:	693b      	ldr	r3, [r7, #16]
 8000d44:	3301      	adds	r3, #1
 8000d46:	69ba      	ldr	r2, [r7, #24]
 8000d48:	4413      	add	r3, r2
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	693b      	ldr	r3, [r7, #16]
 8000d50:	3302      	adds	r3, #2
 8000d52:	69ba      	ldr	r2, [r7, #24]
 8000d54:	4413      	add	r3, r2
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	021b      	lsls	r3, r3, #8
 8000d5a:	b29b      	uxth	r3, r3
 8000d5c:	440b      	add	r3, r1
 8000d5e:	b298      	uxth	r0, r3
 8000d60:	4939      	ldr	r1, [pc, #228]	@ (8000e48 <data_decode_v2+0x1d8>)
 8000d62:	6a3a      	ldr	r2, [r7, #32]
 8000d64:	4613      	mov	r3, r2
 8000d66:	005b      	lsls	r3, r3, #1
 8000d68:	4413      	add	r3, r2
 8000d6a:	005b      	lsls	r3, r3, #1
 8000d6c:	440b      	add	r3, r1
 8000d6e:	3304      	adds	r3, #4
 8000d70:	4602      	mov	r2, r0
 8000d72:	801a      	strh	r2, [r3, #0]
							for(int i = 0; i < 9; i++)
 8000d74:	6a3b      	ldr	r3, [r7, #32]
 8000d76:	3301      	adds	r3, #1
 8000d78:	623b      	str	r3, [r7, #32]
 8000d7a:	6a3b      	ldr	r3, [r7, #32]
 8000d7c:	2b08      	cmp	r3, #8
 8000d7e:	ddce      	ble.n	8000d1e <data_decode_v2+0xae>
							}
							NewSpeedAvailable = 1;
 8000d80:	4b32      	ldr	r3, [pc, #200]	@ (8000e4c <data_decode_v2+0x1dc>)
 8000d82:	2201      	movs	r2, #1
 8000d84:	701a      	strb	r2, [r3, #0]
						}
					}
					if(func == SETPOSITION)
 8000d86:	7d7b      	ldrb	r3, [r7, #21]
 8000d88:	2b01      	cmp	r3, #1
 8000d8a:	d139      	bne.n	8000e00 <data_decode_v2+0x190>
					{
						// 2. 确认数据长度是否符合预期
						// 9个舵机 * (1字节ID + 2字节位置) = 27字节
						if(data_length == 27)
 8000d8c:	8afb      	ldrh	r3, [r7, #22]
 8000d8e:	2b1b      	cmp	r3, #27
 8000d90:	d136      	bne.n	8000e00 <data_decode_v2+0x190>
						{
							// 循环解析9组数据
							for(int i = 0; i < 9; i++)
 8000d92:	2300      	movs	r3, #0
 8000d94:	61fb      	str	r3, [r7, #28]
 8000d96:	e02d      	b.n	8000df4 <data_decode_v2+0x184>
							{
								// 计算当前舵机数据的偏移量: 0, 3, 6, 9...
								int offset = i * 3;
 8000d98:	69fa      	ldr	r2, [r7, #28]
 8000d9a:	4613      	mov	r3, r2
 8000d9c:	005b      	lsls	r3, r3, #1
 8000d9e:	4413      	add	r3, r2
 8000da0:	60fb      	str	r3, [r7, #12]
								 ServoTargets[i].id = data_start[offset];
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	69ba      	ldr	r2, [r7, #24]
 8000da6:	4413      	add	r3, r2
 8000da8:	7818      	ldrb	r0, [r3, #0]
 8000daa:	4927      	ldr	r1, [pc, #156]	@ (8000e48 <data_decode_v2+0x1d8>)
 8000dac:	69fa      	ldr	r2, [r7, #28]
 8000dae:	4613      	mov	r3, r2
 8000db0:	005b      	lsls	r3, r3, #1
 8000db2:	4413      	add	r3, r2
 8000db4:	005b      	lsls	r3, r3, #1
 8000db6:	440b      	add	r3, r1
 8000db8:	4602      	mov	r2, r0
 8000dba:	701a      	strb	r2, [r3, #0]
								 ServoTargets[i].position = data_start[offset + 1] + (data_start[offset + 2] << 8);
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	3301      	adds	r3, #1
 8000dc0:	69ba      	ldr	r2, [r7, #24]
 8000dc2:	4413      	add	r3, r2
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	3302      	adds	r3, #2
 8000dcc:	69ba      	ldr	r2, [r7, #24]
 8000dce:	4413      	add	r3, r2
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	021b      	lsls	r3, r3, #8
 8000dd4:	b29b      	uxth	r3, r3
 8000dd6:	440b      	add	r3, r1
 8000dd8:	b298      	uxth	r0, r3
 8000dda:	491b      	ldr	r1, [pc, #108]	@ (8000e48 <data_decode_v2+0x1d8>)
 8000ddc:	69fa      	ldr	r2, [r7, #28]
 8000dde:	4613      	mov	r3, r2
 8000de0:	005b      	lsls	r3, r3, #1
 8000de2:	4413      	add	r3, r2
 8000de4:	005b      	lsls	r3, r3, #1
 8000de6:	440b      	add	r3, r1
 8000de8:	3302      	adds	r3, #2
 8000dea:	4602      	mov	r2, r0
 8000dec:	801a      	strh	r2, [r3, #0]
							for(int i = 0; i < 9; i++)
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	3301      	adds	r3, #1
 8000df2:	61fb      	str	r3, [r7, #28]
 8000df4:	69fb      	ldr	r3, [r7, #28]
 8000df6:	2b08      	cmp	r3, #8
 8000df8:	ddce      	ble.n	8000d98 <data_decode_v2+0x128>

							}
							NewPositionAvailable = 1;
 8000dfa:	4b15      	ldr	r3, [pc, #84]	@ (8000e50 <data_decode_v2+0x1e0>)
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	701a      	strb	r2, [r3, #0]
					}

				}
			}
			// 将buf指针向后移动整个已处理过的帧的长度
			buf += FRAME_OVERHEAD_LENGTH + data_length;
 8000e00:	8afb      	ldrh	r3, [r7, #22]
 8000e02:	3305      	adds	r3, #5
 8000e04:	461a      	mov	r2, r3
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	4413      	add	r3, r2
 8000e0a:	607b      	str	r3, [r7, #4]
			num -= FRAME_OVERHEAD_LENGTH + data_length;
 8000e0c:	887a      	ldrh	r2, [r7, #2]
 8000e0e:	8afb      	ldrh	r3, [r7, #22]
 8000e10:	1ad3      	subs	r3, r2, r3
 8000e12:	b29b      	uxth	r3, r3
 8000e14:	3b05      	subs	r3, #5
 8000e16:	b29b      	uxth	r3, r3
 8000e18:	807b      	strh	r3, [r7, #2]
 8000e1a:	e008      	b.n	8000e2e <data_decode_v2+0x1be>
		}
		else
		{
			buf++;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	3301      	adds	r3, #1
 8000e20:	607b      	str	r3, [r7, #4]
			num--;
 8000e22:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e26:	b29b      	uxth	r3, r3
 8000e28:	3b01      	subs	r3, #1
 8000e2a:	b29b      	uxth	r3, r3
 8000e2c:	807b      	strh	r3, [r7, #2]
	while(num > 0)
 8000e2e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	f73f af29 	bgt.w	8000c8a <data_decode_v2+0x1a>
		}
	}
}
 8000e38:	e000      	b.n	8000e3c <data_decode_v2+0x1cc>
				break;
 8000e3a:	bf00      	nop
}
 8000e3c:	bf00      	nop
 8000e3e:	372c      	adds	r7, #44	@ 0x2c
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bc80      	pop	{r7}
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	20000084 	.word	0x20000084
 8000e4c:	200000bb 	.word	0x200000bb
 8000e50:	200000ba 	.word	0x200000ba

08000e54 <uart_protocol_decode>:

void uart_protocol_decode()
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
	if(rx1_num != 0)
 8000e58:	4b08      	ldr	r3, [pc, #32]	@ (8000e7c <uart_protocol_decode+0x28>)
 8000e5a:	881b      	ldrh	r3, [r3, #0]
 8000e5c:	b29b      	uxth	r3, r3
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d00a      	beq.n	8000e78 <uart_protocol_decode+0x24>
	{
		data_decode_v2(RxBuf1, rx1_num);
 8000e62:	4b06      	ldr	r3, [pc, #24]	@ (8000e7c <uart_protocol_decode+0x28>)
 8000e64:	881b      	ldrh	r3, [r3, #0]
 8000e66:	b29b      	uxth	r3, r3
 8000e68:	b21b      	sxth	r3, r3
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	4804      	ldr	r0, [pc, #16]	@ (8000e80 <uart_protocol_decode+0x2c>)
 8000e6e:	f7ff feff 	bl	8000c70 <data_decode_v2>
		rx1_num = 0;
 8000e72:	4b02      	ldr	r3, [pc, #8]	@ (8000e7c <uart_protocol_decode+0x28>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	801a      	strh	r2, [r3, #0]
	}
}
 8000e78:	bf00      	nop
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	20000510 	.word	0x20000510
 8000e80:	20000128 	.word	0x20000128

08000e84 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e88:	4b18      	ldr	r3, [pc, #96]	@ (8000eec <MX_USART1_UART_Init+0x68>)
 8000e8a:	4a19      	ldr	r2, [pc, #100]	@ (8000ef0 <MX_USART1_UART_Init+0x6c>)
 8000e8c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000e8e:	4b17      	ldr	r3, [pc, #92]	@ (8000eec <MX_USART1_UART_Init+0x68>)
 8000e90:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e94:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e96:	4b15      	ldr	r3, [pc, #84]	@ (8000eec <MX_USART1_UART_Init+0x68>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e9c:	4b13      	ldr	r3, [pc, #76]	@ (8000eec <MX_USART1_UART_Init+0x68>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ea2:	4b12      	ldr	r3, [pc, #72]	@ (8000eec <MX_USART1_UART_Init+0x68>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ea8:	4b10      	ldr	r3, [pc, #64]	@ (8000eec <MX_USART1_UART_Init+0x68>)
 8000eaa:	220c      	movs	r2, #12
 8000eac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eae:	4b0f      	ldr	r3, [pc, #60]	@ (8000eec <MX_USART1_UART_Init+0x68>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000eb4:	4b0d      	ldr	r3, [pc, #52]	@ (8000eec <MX_USART1_UART_Init+0x68>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000eba:	480c      	ldr	r0, [pc, #48]	@ (8000eec <MX_USART1_UART_Init+0x68>)
 8000ebc:	f001 fdfa 	bl	8002ab4 <HAL_UART_Init>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000ec6:	f7ff fd29 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8000eca:	4b08      	ldr	r3, [pc, #32]	@ (8000eec <MX_USART1_UART_Init+0x68>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	68da      	ldr	r2, [r3, #12]
 8000ed0:	4b06      	ldr	r3, [pc, #24]	@ (8000eec <MX_USART1_UART_Init+0x68>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f042 0210 	orr.w	r2, r2, #16
 8000ed8:	60da      	str	r2, [r3, #12]
  	HAL_UART_Receive_DMA(&huart1, RxBuf1, RX_MAX_BUF);
 8000eda:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ede:	4905      	ldr	r1, [pc, #20]	@ (8000ef4 <MX_USART1_UART_Init+0x70>)
 8000ee0:	4802      	ldr	r0, [pc, #8]	@ (8000eec <MX_USART1_UART_Init+0x68>)
 8000ee2:	f001 ff59 	bl	8002d98 <HAL_UART_Receive_DMA>
  /* USER CODE END USART1_Init 2 */

}
 8000ee6:	bf00      	nop
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	20000514 	.word	0x20000514
 8000ef0:	40013800 	.word	0x40013800
 8000ef4:	20000128 	.word	0x20000128

08000ef8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000efc:	4b11      	ldr	r3, [pc, #68]	@ (8000f44 <MX_USART2_UART_Init+0x4c>)
 8000efe:	4a12      	ldr	r2, [pc, #72]	@ (8000f48 <MX_USART2_UART_Init+0x50>)
 8000f00:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f02:	4b10      	ldr	r3, [pc, #64]	@ (8000f44 <MX_USART2_UART_Init+0x4c>)
 8000f04:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f08:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f44 <MX_USART2_UART_Init+0x4c>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f10:	4b0c      	ldr	r3, [pc, #48]	@ (8000f44 <MX_USART2_UART_Init+0x4c>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f16:	4b0b      	ldr	r3, [pc, #44]	@ (8000f44 <MX_USART2_UART_Init+0x4c>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f1c:	4b09      	ldr	r3, [pc, #36]	@ (8000f44 <MX_USART2_UART_Init+0x4c>)
 8000f1e:	220c      	movs	r2, #12
 8000f20:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f22:	4b08      	ldr	r3, [pc, #32]	@ (8000f44 <MX_USART2_UART_Init+0x4c>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f28:	4b06      	ldr	r3, [pc, #24]	@ (8000f44 <MX_USART2_UART_Init+0x4c>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f2e:	4805      	ldr	r0, [pc, #20]	@ (8000f44 <MX_USART2_UART_Init+0x4c>)
 8000f30:	f001 fdc0 	bl	8002ab4 <HAL_UART_Init>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000f3a:	f7ff fcef 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f3e:	bf00      	nop
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	2000055c 	.word	0x2000055c
 8000f48:	40004400 	.word	0x40004400

08000f4c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000f50:	4b11      	ldr	r3, [pc, #68]	@ (8000f98 <MX_USART3_UART_Init+0x4c>)
 8000f52:	4a12      	ldr	r2, [pc, #72]	@ (8000f9c <MX_USART3_UART_Init+0x50>)
 8000f54:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000f56:	4b10      	ldr	r3, [pc, #64]	@ (8000f98 <MX_USART3_UART_Init+0x4c>)
 8000f58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f5c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000f98 <MX_USART3_UART_Init+0x4c>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000f64:	4b0c      	ldr	r3, [pc, #48]	@ (8000f98 <MX_USART3_UART_Init+0x4c>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000f6a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f98 <MX_USART3_UART_Init+0x4c>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000f70:	4b09      	ldr	r3, [pc, #36]	@ (8000f98 <MX_USART3_UART_Init+0x4c>)
 8000f72:	220c      	movs	r2, #12
 8000f74:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f76:	4b08      	ldr	r3, [pc, #32]	@ (8000f98 <MX_USART3_UART_Init+0x4c>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f7c:	4b06      	ldr	r3, [pc, #24]	@ (8000f98 <MX_USART3_UART_Init+0x4c>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000f82:	4805      	ldr	r0, [pc, #20]	@ (8000f98 <MX_USART3_UART_Init+0x4c>)
 8000f84:	f001 fd96 	bl	8002ab4 <HAL_UART_Init>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000f8e:	f7ff fcc5 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000f92:	bf00      	nop
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	200005a4 	.word	0x200005a4
 8000f9c:	40004800 	.word	0x40004800

08000fa0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b08c      	sub	sp, #48	@ 0x30
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa8:	f107 0320 	add.w	r3, r7, #32
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	605a      	str	r2, [r3, #4]
 8000fb2:	609a      	str	r2, [r3, #8]
 8000fb4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	4a76      	ldr	r2, [pc, #472]	@ (8001194 <HAL_UART_MspInit+0x1f4>)
 8000fbc:	4293      	cmp	r3, r2
 8000fbe:	d160      	bne.n	8001082 <HAL_UART_MspInit+0xe2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000fc0:	4b75      	ldr	r3, [pc, #468]	@ (8001198 <HAL_UART_MspInit+0x1f8>)
 8000fc2:	699b      	ldr	r3, [r3, #24]
 8000fc4:	4a74      	ldr	r2, [pc, #464]	@ (8001198 <HAL_UART_MspInit+0x1f8>)
 8000fc6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fca:	6193      	str	r3, [r2, #24]
 8000fcc:	4b72      	ldr	r3, [pc, #456]	@ (8001198 <HAL_UART_MspInit+0x1f8>)
 8000fce:	699b      	ldr	r3, [r3, #24]
 8000fd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fd4:	61fb      	str	r3, [r7, #28]
 8000fd6:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fd8:	4b6f      	ldr	r3, [pc, #444]	@ (8001198 <HAL_UART_MspInit+0x1f8>)
 8000fda:	699b      	ldr	r3, [r3, #24]
 8000fdc:	4a6e      	ldr	r2, [pc, #440]	@ (8001198 <HAL_UART_MspInit+0x1f8>)
 8000fde:	f043 0304 	orr.w	r3, r3, #4
 8000fe2:	6193      	str	r3, [r2, #24]
 8000fe4:	4b6c      	ldr	r3, [pc, #432]	@ (8001198 <HAL_UART_MspInit+0x1f8>)
 8000fe6:	699b      	ldr	r3, [r3, #24]
 8000fe8:	f003 0304 	and.w	r3, r3, #4
 8000fec:	61bb      	str	r3, [r7, #24]
 8000fee:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ff0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ff4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ffa:	2303      	movs	r3, #3
 8000ffc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ffe:	f107 0320 	add.w	r3, r7, #32
 8001002:	4619      	mov	r1, r3
 8001004:	4865      	ldr	r0, [pc, #404]	@ (800119c <HAL_UART_MspInit+0x1fc>)
 8001006:	f000 fd31 	bl	8001a6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800100a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800100e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001010:	2300      	movs	r3, #0
 8001012:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001014:	2300      	movs	r3, #0
 8001016:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001018:	f107 0320 	add.w	r3, r7, #32
 800101c:	4619      	mov	r1, r3
 800101e:	485f      	ldr	r0, [pc, #380]	@ (800119c <HAL_UART_MspInit+0x1fc>)
 8001020:	f000 fd24 	bl	8001a6c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001024:	4b5e      	ldr	r3, [pc, #376]	@ (80011a0 <HAL_UART_MspInit+0x200>)
 8001026:	4a5f      	ldr	r2, [pc, #380]	@ (80011a4 <HAL_UART_MspInit+0x204>)
 8001028:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800102a:	4b5d      	ldr	r3, [pc, #372]	@ (80011a0 <HAL_UART_MspInit+0x200>)
 800102c:	2200      	movs	r2, #0
 800102e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001030:	4b5b      	ldr	r3, [pc, #364]	@ (80011a0 <HAL_UART_MspInit+0x200>)
 8001032:	2200      	movs	r2, #0
 8001034:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001036:	4b5a      	ldr	r3, [pc, #360]	@ (80011a0 <HAL_UART_MspInit+0x200>)
 8001038:	2280      	movs	r2, #128	@ 0x80
 800103a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800103c:	4b58      	ldr	r3, [pc, #352]	@ (80011a0 <HAL_UART_MspInit+0x200>)
 800103e:	2200      	movs	r2, #0
 8001040:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001042:	4b57      	ldr	r3, [pc, #348]	@ (80011a0 <HAL_UART_MspInit+0x200>)
 8001044:	2200      	movs	r2, #0
 8001046:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001048:	4b55      	ldr	r3, [pc, #340]	@ (80011a0 <HAL_UART_MspInit+0x200>)
 800104a:	2220      	movs	r2, #32
 800104c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800104e:	4b54      	ldr	r3, [pc, #336]	@ (80011a0 <HAL_UART_MspInit+0x200>)
 8001050:	2200      	movs	r2, #0
 8001052:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001054:	4852      	ldr	r0, [pc, #328]	@ (80011a0 <HAL_UART_MspInit+0x200>)
 8001056:	f000 fa67 	bl	8001528 <HAL_DMA_Init>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8001060:	f7ff fc5c 	bl	800091c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4a4e      	ldr	r2, [pc, #312]	@ (80011a0 <HAL_UART_MspInit+0x200>)
 8001068:	63da      	str	r2, [r3, #60]	@ 0x3c
 800106a:	4a4d      	ldr	r2, [pc, #308]	@ (80011a0 <HAL_UART_MspInit+0x200>)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001070:	2200      	movs	r2, #0
 8001072:	2100      	movs	r1, #0
 8001074:	2025      	movs	r0, #37	@ 0x25
 8001076:	f000 fa20 	bl	80014ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800107a:	2025      	movs	r0, #37	@ 0x25
 800107c:	f000 fa39 	bl	80014f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001080:	e084      	b.n	800118c <HAL_UART_MspInit+0x1ec>
  else if(uartHandle->Instance==USART2)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a48      	ldr	r2, [pc, #288]	@ (80011a8 <HAL_UART_MspInit+0x208>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d138      	bne.n	80010fe <HAL_UART_MspInit+0x15e>
    __HAL_RCC_USART2_CLK_ENABLE();
 800108c:	4b42      	ldr	r3, [pc, #264]	@ (8001198 <HAL_UART_MspInit+0x1f8>)
 800108e:	69db      	ldr	r3, [r3, #28]
 8001090:	4a41      	ldr	r2, [pc, #260]	@ (8001198 <HAL_UART_MspInit+0x1f8>)
 8001092:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001096:	61d3      	str	r3, [r2, #28]
 8001098:	4b3f      	ldr	r3, [pc, #252]	@ (8001198 <HAL_UART_MspInit+0x1f8>)
 800109a:	69db      	ldr	r3, [r3, #28]
 800109c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010a0:	617b      	str	r3, [r7, #20]
 80010a2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a4:	4b3c      	ldr	r3, [pc, #240]	@ (8001198 <HAL_UART_MspInit+0x1f8>)
 80010a6:	699b      	ldr	r3, [r3, #24]
 80010a8:	4a3b      	ldr	r2, [pc, #236]	@ (8001198 <HAL_UART_MspInit+0x1f8>)
 80010aa:	f043 0304 	orr.w	r3, r3, #4
 80010ae:	6193      	str	r3, [r2, #24]
 80010b0:	4b39      	ldr	r3, [pc, #228]	@ (8001198 <HAL_UART_MspInit+0x1f8>)
 80010b2:	699b      	ldr	r3, [r3, #24]
 80010b4:	f003 0304 	and.w	r3, r3, #4
 80010b8:	613b      	str	r3, [r7, #16]
 80010ba:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80010bc:	2304      	movs	r3, #4
 80010be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010c0:	2302      	movs	r3, #2
 80010c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010c4:	2303      	movs	r3, #3
 80010c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010c8:	f107 0320 	add.w	r3, r7, #32
 80010cc:	4619      	mov	r1, r3
 80010ce:	4833      	ldr	r0, [pc, #204]	@ (800119c <HAL_UART_MspInit+0x1fc>)
 80010d0:	f000 fccc 	bl	8001a6c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80010d4:	2308      	movs	r3, #8
 80010d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010d8:	2300      	movs	r3, #0
 80010da:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010dc:	2300      	movs	r3, #0
 80010de:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e0:	f107 0320 	add.w	r3, r7, #32
 80010e4:	4619      	mov	r1, r3
 80010e6:	482d      	ldr	r0, [pc, #180]	@ (800119c <HAL_UART_MspInit+0x1fc>)
 80010e8:	f000 fcc0 	bl	8001a6c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80010ec:	2200      	movs	r2, #0
 80010ee:	2100      	movs	r1, #0
 80010f0:	2026      	movs	r0, #38	@ 0x26
 80010f2:	f000 f9e2 	bl	80014ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80010f6:	2026      	movs	r0, #38	@ 0x26
 80010f8:	f000 f9fb 	bl	80014f2 <HAL_NVIC_EnableIRQ>
}
 80010fc:	e046      	b.n	800118c <HAL_UART_MspInit+0x1ec>
  else if(uartHandle->Instance==USART3)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a2a      	ldr	r2, [pc, #168]	@ (80011ac <HAL_UART_MspInit+0x20c>)
 8001104:	4293      	cmp	r3, r2
 8001106:	d141      	bne.n	800118c <HAL_UART_MspInit+0x1ec>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001108:	4b23      	ldr	r3, [pc, #140]	@ (8001198 <HAL_UART_MspInit+0x1f8>)
 800110a:	69db      	ldr	r3, [r3, #28]
 800110c:	4a22      	ldr	r2, [pc, #136]	@ (8001198 <HAL_UART_MspInit+0x1f8>)
 800110e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001112:	61d3      	str	r3, [r2, #28]
 8001114:	4b20      	ldr	r3, [pc, #128]	@ (8001198 <HAL_UART_MspInit+0x1f8>)
 8001116:	69db      	ldr	r3, [r3, #28]
 8001118:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800111c:	60fb      	str	r3, [r7, #12]
 800111e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001120:	4b1d      	ldr	r3, [pc, #116]	@ (8001198 <HAL_UART_MspInit+0x1f8>)
 8001122:	699b      	ldr	r3, [r3, #24]
 8001124:	4a1c      	ldr	r2, [pc, #112]	@ (8001198 <HAL_UART_MspInit+0x1f8>)
 8001126:	f043 0308 	orr.w	r3, r3, #8
 800112a:	6193      	str	r3, [r2, #24]
 800112c:	4b1a      	ldr	r3, [pc, #104]	@ (8001198 <HAL_UART_MspInit+0x1f8>)
 800112e:	699b      	ldr	r3, [r3, #24]
 8001130:	f003 0308 	and.w	r3, r3, #8
 8001134:	60bb      	str	r3, [r7, #8]
 8001136:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001138:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800113c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113e:	2302      	movs	r3, #2
 8001140:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001142:	2303      	movs	r3, #3
 8001144:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001146:	f107 0320 	add.w	r3, r7, #32
 800114a:	4619      	mov	r1, r3
 800114c:	4818      	ldr	r0, [pc, #96]	@ (80011b0 <HAL_UART_MspInit+0x210>)
 800114e:	f000 fc8d 	bl	8001a6c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001152:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001156:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001158:	2300      	movs	r3, #0
 800115a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115c:	2300      	movs	r3, #0
 800115e:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001160:	f107 0320 	add.w	r3, r7, #32
 8001164:	4619      	mov	r1, r3
 8001166:	4812      	ldr	r0, [pc, #72]	@ (80011b0 <HAL_UART_MspInit+0x210>)
 8001168:	f000 fc80 	bl	8001a6c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800116c:	2200      	movs	r2, #0
 800116e:	2100      	movs	r1, #0
 8001170:	2027      	movs	r0, #39	@ 0x27
 8001172:	f000 f9a2 	bl	80014ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001176:	2027      	movs	r0, #39	@ 0x27
 8001178:	f000 f9bb 	bl	80014f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800117c:	2200      	movs	r2, #0
 800117e:	2100      	movs	r1, #0
 8001180:	2027      	movs	r0, #39	@ 0x27
 8001182:	f000 f99a 	bl	80014ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001186:	2027      	movs	r0, #39	@ 0x27
 8001188:	f000 f9b3 	bl	80014f2 <HAL_NVIC_EnableIRQ>
}
 800118c:	bf00      	nop
 800118e:	3730      	adds	r7, #48	@ 0x30
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40013800 	.word	0x40013800
 8001198:	40021000 	.word	0x40021000
 800119c:	40010800 	.word	0x40010800
 80011a0:	200005ec 	.word	0x200005ec
 80011a4:	40020058 	.word	0x40020058
 80011a8:	40004400 	.word	0x40004400
 80011ac:	40004800 	.word	0x40004800
 80011b0:	40010c00 	.word	0x40010c00

080011b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011b4:	f7ff fce8 	bl	8000b88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011b8:	480b      	ldr	r0, [pc, #44]	@ (80011e8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80011ba:	490c      	ldr	r1, [pc, #48]	@ (80011ec <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80011bc:	4a0c      	ldr	r2, [pc, #48]	@ (80011f0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80011be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011c0:	e002      	b.n	80011c8 <LoopCopyDataInit>

080011c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011c6:	3304      	adds	r3, #4

080011c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011cc:	d3f9      	bcc.n	80011c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011ce:	4a09      	ldr	r2, [pc, #36]	@ (80011f4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80011d0:	4c09      	ldr	r4, [pc, #36]	@ (80011f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011d4:	e001      	b.n	80011da <LoopFillZerobss>

080011d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011d8:	3204      	adds	r2, #4

080011da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011dc:	d3fb      	bcc.n	80011d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011de:	f002 fda7 	bl	8003d30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011e2:	f7ff f83b 	bl	800025c <main>
  bx lr
 80011e6:	4770      	bx	lr
  ldr r0, =_sdata
 80011e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011ec:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80011f0:	08003fc4 	.word	0x08003fc4
  ldr r2, =_sbss
 80011f4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80011f8:	20000634 	.word	0x20000634

080011fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011fc:	e7fe      	b.n	80011fc <ADC1_2_IRQHandler>
	...

08001200 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001204:	4b08      	ldr	r3, [pc, #32]	@ (8001228 <HAL_Init+0x28>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a07      	ldr	r2, [pc, #28]	@ (8001228 <HAL_Init+0x28>)
 800120a:	f043 0310 	orr.w	r3, r3, #16
 800120e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001210:	2003      	movs	r0, #3
 8001212:	f000 f947 	bl	80014a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001216:	200f      	movs	r0, #15
 8001218:	f000 f808 	bl	800122c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800121c:	f7ff fb84 	bl	8000928 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001220:	2300      	movs	r3, #0
}
 8001222:	4618      	mov	r0, r3
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40022000 	.word	0x40022000

0800122c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001234:	4b12      	ldr	r3, [pc, #72]	@ (8001280 <HAL_InitTick+0x54>)
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	4b12      	ldr	r3, [pc, #72]	@ (8001284 <HAL_InitTick+0x58>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	4619      	mov	r1, r3
 800123e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001242:	fbb3 f3f1 	udiv	r3, r3, r1
 8001246:	fbb2 f3f3 	udiv	r3, r2, r3
 800124a:	4618      	mov	r0, r3
 800124c:	f000 f95f 	bl	800150e <HAL_SYSTICK_Config>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	e00e      	b.n	8001278 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2b0f      	cmp	r3, #15
 800125e:	d80a      	bhi.n	8001276 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001260:	2200      	movs	r2, #0
 8001262:	6879      	ldr	r1, [r7, #4]
 8001264:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001268:	f000 f927 	bl	80014ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800126c:	4a06      	ldr	r2, [pc, #24]	@ (8001288 <HAL_InitTick+0x5c>)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001272:	2300      	movs	r3, #0
 8001274:	e000      	b.n	8001278 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001276:	2301      	movs	r3, #1
}
 8001278:	4618      	mov	r0, r3
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	2000005c 	.word	0x2000005c
 8001284:	20000064 	.word	0x20000064
 8001288:	20000060 	.word	0x20000060

0800128c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001290:	4b05      	ldr	r3, [pc, #20]	@ (80012a8 <HAL_IncTick+0x1c>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	461a      	mov	r2, r3
 8001296:	4b05      	ldr	r3, [pc, #20]	@ (80012ac <HAL_IncTick+0x20>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4413      	add	r3, r2
 800129c:	4a03      	ldr	r2, [pc, #12]	@ (80012ac <HAL_IncTick+0x20>)
 800129e:	6013      	str	r3, [r2, #0]
}
 80012a0:	bf00      	nop
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bc80      	pop	{r7}
 80012a6:	4770      	bx	lr
 80012a8:	20000064 	.word	0x20000064
 80012ac:	20000630 	.word	0x20000630

080012b0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  return uwTick;
 80012b4:	4b02      	ldr	r3, [pc, #8]	@ (80012c0 <HAL_GetTick+0x10>)
 80012b6:	681b      	ldr	r3, [r3, #0]
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bc80      	pop	{r7}
 80012be:	4770      	bx	lr
 80012c0:	20000630 	.word	0x20000630

080012c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012cc:	f7ff fff0 	bl	80012b0 <HAL_GetTick>
 80012d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80012dc:	d005      	beq.n	80012ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012de:	4b0a      	ldr	r3, [pc, #40]	@ (8001308 <HAL_Delay+0x44>)
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	461a      	mov	r2, r3
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	4413      	add	r3, r2
 80012e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012ea:	bf00      	nop
 80012ec:	f7ff ffe0 	bl	80012b0 <HAL_GetTick>
 80012f0:	4602      	mov	r2, r0
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	68fa      	ldr	r2, [r7, #12]
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d8f7      	bhi.n	80012ec <HAL_Delay+0x28>
  {
  }
}
 80012fc:	bf00      	nop
 80012fe:	bf00      	nop
 8001300:	3710      	adds	r7, #16
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	20000064 	.word	0x20000064

0800130c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800130c:	b480      	push	{r7}
 800130e:	b085      	sub	sp, #20
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	f003 0307 	and.w	r3, r3, #7
 800131a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800131c:	4b0c      	ldr	r3, [pc, #48]	@ (8001350 <__NVIC_SetPriorityGrouping+0x44>)
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001322:	68ba      	ldr	r2, [r7, #8]
 8001324:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001328:	4013      	ands	r3, r2
 800132a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001334:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001338:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800133c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800133e:	4a04      	ldr	r2, [pc, #16]	@ (8001350 <__NVIC_SetPriorityGrouping+0x44>)
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	60d3      	str	r3, [r2, #12]
}
 8001344:	bf00      	nop
 8001346:	3714      	adds	r7, #20
 8001348:	46bd      	mov	sp, r7
 800134a:	bc80      	pop	{r7}
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	e000ed00 	.word	0xe000ed00

08001354 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001358:	4b04      	ldr	r3, [pc, #16]	@ (800136c <__NVIC_GetPriorityGrouping+0x18>)
 800135a:	68db      	ldr	r3, [r3, #12]
 800135c:	0a1b      	lsrs	r3, r3, #8
 800135e:	f003 0307 	and.w	r3, r3, #7
}
 8001362:	4618      	mov	r0, r3
 8001364:	46bd      	mov	sp, r7
 8001366:	bc80      	pop	{r7}
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	e000ed00 	.word	0xe000ed00

08001370 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	4603      	mov	r3, r0
 8001378:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800137a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137e:	2b00      	cmp	r3, #0
 8001380:	db0b      	blt.n	800139a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	f003 021f 	and.w	r2, r3, #31
 8001388:	4906      	ldr	r1, [pc, #24]	@ (80013a4 <__NVIC_EnableIRQ+0x34>)
 800138a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800138e:	095b      	lsrs	r3, r3, #5
 8001390:	2001      	movs	r0, #1
 8001392:	fa00 f202 	lsl.w	r2, r0, r2
 8001396:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800139a:	bf00      	nop
 800139c:	370c      	adds	r7, #12
 800139e:	46bd      	mov	sp, r7
 80013a0:	bc80      	pop	{r7}
 80013a2:	4770      	bx	lr
 80013a4:	e000e100 	.word	0xe000e100

080013a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	6039      	str	r1, [r7, #0]
 80013b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	db0a      	blt.n	80013d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	b2da      	uxtb	r2, r3
 80013c0:	490c      	ldr	r1, [pc, #48]	@ (80013f4 <__NVIC_SetPriority+0x4c>)
 80013c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c6:	0112      	lsls	r2, r2, #4
 80013c8:	b2d2      	uxtb	r2, r2
 80013ca:	440b      	add	r3, r1
 80013cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013d0:	e00a      	b.n	80013e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	b2da      	uxtb	r2, r3
 80013d6:	4908      	ldr	r1, [pc, #32]	@ (80013f8 <__NVIC_SetPriority+0x50>)
 80013d8:	79fb      	ldrb	r3, [r7, #7]
 80013da:	f003 030f 	and.w	r3, r3, #15
 80013de:	3b04      	subs	r3, #4
 80013e0:	0112      	lsls	r2, r2, #4
 80013e2:	b2d2      	uxtb	r2, r2
 80013e4:	440b      	add	r3, r1
 80013e6:	761a      	strb	r2, [r3, #24]
}
 80013e8:	bf00      	nop
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bc80      	pop	{r7}
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	e000e100 	.word	0xe000e100
 80013f8:	e000ed00 	.word	0xe000ed00

080013fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b089      	sub	sp, #36	@ 0x24
 8001400:	af00      	add	r7, sp, #0
 8001402:	60f8      	str	r0, [r7, #12]
 8001404:	60b9      	str	r1, [r7, #8]
 8001406:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	f003 0307 	and.w	r3, r3, #7
 800140e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001410:	69fb      	ldr	r3, [r7, #28]
 8001412:	f1c3 0307 	rsb	r3, r3, #7
 8001416:	2b04      	cmp	r3, #4
 8001418:	bf28      	it	cs
 800141a:	2304      	movcs	r3, #4
 800141c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800141e:	69fb      	ldr	r3, [r7, #28]
 8001420:	3304      	adds	r3, #4
 8001422:	2b06      	cmp	r3, #6
 8001424:	d902      	bls.n	800142c <NVIC_EncodePriority+0x30>
 8001426:	69fb      	ldr	r3, [r7, #28]
 8001428:	3b03      	subs	r3, #3
 800142a:	e000      	b.n	800142e <NVIC_EncodePriority+0x32>
 800142c:	2300      	movs	r3, #0
 800142e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001430:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001434:	69bb      	ldr	r3, [r7, #24]
 8001436:	fa02 f303 	lsl.w	r3, r2, r3
 800143a:	43da      	mvns	r2, r3
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	401a      	ands	r2, r3
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001444:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	fa01 f303 	lsl.w	r3, r1, r3
 800144e:	43d9      	mvns	r1, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001454:	4313      	orrs	r3, r2
         );
}
 8001456:	4618      	mov	r0, r3
 8001458:	3724      	adds	r7, #36	@ 0x24
 800145a:	46bd      	mov	sp, r7
 800145c:	bc80      	pop	{r7}
 800145e:	4770      	bx	lr

08001460 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	3b01      	subs	r3, #1
 800146c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001470:	d301      	bcc.n	8001476 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001472:	2301      	movs	r3, #1
 8001474:	e00f      	b.n	8001496 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001476:	4a0a      	ldr	r2, [pc, #40]	@ (80014a0 <SysTick_Config+0x40>)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	3b01      	subs	r3, #1
 800147c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800147e:	210f      	movs	r1, #15
 8001480:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001484:	f7ff ff90 	bl	80013a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001488:	4b05      	ldr	r3, [pc, #20]	@ (80014a0 <SysTick_Config+0x40>)
 800148a:	2200      	movs	r2, #0
 800148c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800148e:	4b04      	ldr	r3, [pc, #16]	@ (80014a0 <SysTick_Config+0x40>)
 8001490:	2207      	movs	r2, #7
 8001492:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001494:	2300      	movs	r3, #0
}
 8001496:	4618      	mov	r0, r3
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	e000e010 	.word	0xe000e010

080014a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f7ff ff2d 	bl	800130c <__NVIC_SetPriorityGrouping>
}
 80014b2:	bf00      	nop
 80014b4:	3708      	adds	r7, #8
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}

080014ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b086      	sub	sp, #24
 80014be:	af00      	add	r7, sp, #0
 80014c0:	4603      	mov	r3, r0
 80014c2:	60b9      	str	r1, [r7, #8]
 80014c4:	607a      	str	r2, [r7, #4]
 80014c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014c8:	2300      	movs	r3, #0
 80014ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014cc:	f7ff ff42 	bl	8001354 <__NVIC_GetPriorityGrouping>
 80014d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014d2:	687a      	ldr	r2, [r7, #4]
 80014d4:	68b9      	ldr	r1, [r7, #8]
 80014d6:	6978      	ldr	r0, [r7, #20]
 80014d8:	f7ff ff90 	bl	80013fc <NVIC_EncodePriority>
 80014dc:	4602      	mov	r2, r0
 80014de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014e2:	4611      	mov	r1, r2
 80014e4:	4618      	mov	r0, r3
 80014e6:	f7ff ff5f 	bl	80013a8 <__NVIC_SetPriority>
}
 80014ea:	bf00      	nop
 80014ec:	3718      	adds	r7, #24
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014f2:	b580      	push	{r7, lr}
 80014f4:	b082      	sub	sp, #8
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	4603      	mov	r3, r0
 80014fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff ff35 	bl	8001370 <__NVIC_EnableIRQ>
}
 8001506:	bf00      	nop
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}

0800150e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	b082      	sub	sp, #8
 8001512:	af00      	add	r7, sp, #0
 8001514:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7ff ffa2 	bl	8001460 <SysTick_Config>
 800151c:	4603      	mov	r3, r0
}
 800151e:	4618      	mov	r0, r3
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
	...

08001528 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001528:	b480      	push	{r7}
 800152a:	b085      	sub	sp, #20
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001530:	2300      	movs	r3, #0
 8001532:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d101      	bne.n	800153e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e043      	b.n	80015c6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	461a      	mov	r2, r3
 8001544:	4b22      	ldr	r3, [pc, #136]	@ (80015d0 <HAL_DMA_Init+0xa8>)
 8001546:	4413      	add	r3, r2
 8001548:	4a22      	ldr	r2, [pc, #136]	@ (80015d4 <HAL_DMA_Init+0xac>)
 800154a:	fba2 2303 	umull	r2, r3, r2, r3
 800154e:	091b      	lsrs	r3, r3, #4
 8001550:	009a      	lsls	r2, r3, #2
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4a1f      	ldr	r2, [pc, #124]	@ (80015d8 <HAL_DMA_Init+0xb0>)
 800155a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2202      	movs	r2, #2
 8001560:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001572:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001576:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001580:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	68db      	ldr	r3, [r3, #12]
 8001586:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800158c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	695b      	ldr	r3, [r3, #20]
 8001592:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001598:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	69db      	ldr	r3, [r3, #28]
 800159e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80015a0:	68fa      	ldr	r2, [r7, #12]
 80015a2:	4313      	orrs	r3, r2
 80015a4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	68fa      	ldr	r2, [r7, #12]
 80015ac:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2200      	movs	r2, #0
 80015b2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2201      	movs	r2, #1
 80015b8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2200      	movs	r2, #0
 80015c0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80015c4:	2300      	movs	r3, #0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3714      	adds	r7, #20
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bc80      	pop	{r7}
 80015ce:	4770      	bx	lr
 80015d0:	bffdfff8 	.word	0xbffdfff8
 80015d4:	cccccccd 	.word	0xcccccccd
 80015d8:	40020000 	.word	0x40020000

080015dc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b086      	sub	sp, #24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	607a      	str	r2, [r7, #4]
 80015e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80015ea:	2300      	movs	r3, #0
 80015ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d101      	bne.n	80015fc <HAL_DMA_Start_IT+0x20>
 80015f8:	2302      	movs	r3, #2
 80015fa:	e04b      	b.n	8001694 <HAL_DMA_Start_IT+0xb8>
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	2201      	movs	r2, #1
 8001600:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800160a:	b2db      	uxtb	r3, r3
 800160c:	2b01      	cmp	r3, #1
 800160e:	d13a      	bne.n	8001686 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	2202      	movs	r2, #2
 8001614:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	2200      	movs	r2, #0
 800161c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f022 0201 	bic.w	r2, r2, #1
 800162c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	687a      	ldr	r2, [r7, #4]
 8001632:	68b9      	ldr	r1, [r7, #8]
 8001634:	68f8      	ldr	r0, [r7, #12]
 8001636:	f000 f9eb 	bl	8001a10 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800163e:	2b00      	cmp	r3, #0
 8001640:	d008      	beq.n	8001654 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f042 020e 	orr.w	r2, r2, #14
 8001650:	601a      	str	r2, [r3, #0]
 8001652:	e00f      	b.n	8001674 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f022 0204 	bic.w	r2, r2, #4
 8001662:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f042 020a 	orr.w	r2, r2, #10
 8001672:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f042 0201 	orr.w	r2, r2, #1
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	e005      	b.n	8001692 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	2200      	movs	r2, #0
 800168a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800168e:	2302      	movs	r3, #2
 8001690:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001692:	7dfb      	ldrb	r3, [r7, #23]
}
 8001694:	4618      	mov	r0, r3
 8001696:	3718      	adds	r7, #24
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}

0800169c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800169c:	b480      	push	{r7}
 800169e:	b085      	sub	sp, #20
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016a4:	2300      	movs	r3, #0
 80016a6:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	2b02      	cmp	r3, #2
 80016b2:	d008      	beq.n	80016c6 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2204      	movs	r2, #4
 80016b8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2200      	movs	r2, #0
 80016be:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
 80016c4:	e020      	b.n	8001708 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f022 020e 	bic.w	r2, r2, #14
 80016d4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f022 0201 	bic.w	r2, r2, #1
 80016e4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016ee:	2101      	movs	r1, #1
 80016f0:	fa01 f202 	lsl.w	r2, r1, r2
 80016f4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2201      	movs	r2, #1
 80016fa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2200      	movs	r2, #0
 8001702:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001706:	7bfb      	ldrb	r3, [r7, #15]
}
 8001708:	4618      	mov	r0, r3
 800170a:	3714      	adds	r7, #20
 800170c:	46bd      	mov	sp, r7
 800170e:	bc80      	pop	{r7}
 8001710:	4770      	bx	lr
	...

08001714 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800171c:	2300      	movs	r3, #0
 800171e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001726:	b2db      	uxtb	r3, r3
 8001728:	2b02      	cmp	r3, #2
 800172a:	d005      	beq.n	8001738 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2204      	movs	r2, #4
 8001730:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	73fb      	strb	r3, [r7, #15]
 8001736:	e051      	b.n	80017dc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f022 020e 	bic.w	r2, r2, #14
 8001746:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f022 0201 	bic.w	r2, r2, #1
 8001756:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a22      	ldr	r2, [pc, #136]	@ (80017e8 <HAL_DMA_Abort_IT+0xd4>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d029      	beq.n	80017b6 <HAL_DMA_Abort_IT+0xa2>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a21      	ldr	r2, [pc, #132]	@ (80017ec <HAL_DMA_Abort_IT+0xd8>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d022      	beq.n	80017b2 <HAL_DMA_Abort_IT+0x9e>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a1f      	ldr	r2, [pc, #124]	@ (80017f0 <HAL_DMA_Abort_IT+0xdc>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d01a      	beq.n	80017ac <HAL_DMA_Abort_IT+0x98>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a1e      	ldr	r2, [pc, #120]	@ (80017f4 <HAL_DMA_Abort_IT+0xe0>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d012      	beq.n	80017a6 <HAL_DMA_Abort_IT+0x92>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a1c      	ldr	r2, [pc, #112]	@ (80017f8 <HAL_DMA_Abort_IT+0xe4>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d00a      	beq.n	80017a0 <HAL_DMA_Abort_IT+0x8c>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a1b      	ldr	r2, [pc, #108]	@ (80017fc <HAL_DMA_Abort_IT+0xe8>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d102      	bne.n	800179a <HAL_DMA_Abort_IT+0x86>
 8001794:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001798:	e00e      	b.n	80017b8 <HAL_DMA_Abort_IT+0xa4>
 800179a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800179e:	e00b      	b.n	80017b8 <HAL_DMA_Abort_IT+0xa4>
 80017a0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017a4:	e008      	b.n	80017b8 <HAL_DMA_Abort_IT+0xa4>
 80017a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017aa:	e005      	b.n	80017b8 <HAL_DMA_Abort_IT+0xa4>
 80017ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017b0:	e002      	b.n	80017b8 <HAL_DMA_Abort_IT+0xa4>
 80017b2:	2310      	movs	r3, #16
 80017b4:	e000      	b.n	80017b8 <HAL_DMA_Abort_IT+0xa4>
 80017b6:	2301      	movs	r3, #1
 80017b8:	4a11      	ldr	r2, [pc, #68]	@ (8001800 <HAL_DMA_Abort_IT+0xec>)
 80017ba:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2201      	movs	r2, #1
 80017c0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2200      	movs	r2, #0
 80017c8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d003      	beq.n	80017dc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	4798      	blx	r3
    } 
  }
  return status;
 80017dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3710      	adds	r7, #16
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	40020008 	.word	0x40020008
 80017ec:	4002001c 	.word	0x4002001c
 80017f0:	40020030 	.word	0x40020030
 80017f4:	40020044 	.word	0x40020044
 80017f8:	40020058 	.word	0x40020058
 80017fc:	4002006c 	.word	0x4002006c
 8001800:	40020000 	.word	0x40020000

08001804 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001820:	2204      	movs	r2, #4
 8001822:	409a      	lsls	r2, r3
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	4013      	ands	r3, r2
 8001828:	2b00      	cmp	r3, #0
 800182a:	d04f      	beq.n	80018cc <HAL_DMA_IRQHandler+0xc8>
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	f003 0304 	and.w	r3, r3, #4
 8001832:	2b00      	cmp	r3, #0
 8001834:	d04a      	beq.n	80018cc <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f003 0320 	and.w	r3, r3, #32
 8001840:	2b00      	cmp	r3, #0
 8001842:	d107      	bne.n	8001854 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f022 0204 	bic.w	r2, r2, #4
 8001852:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a66      	ldr	r2, [pc, #408]	@ (80019f4 <HAL_DMA_IRQHandler+0x1f0>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d029      	beq.n	80018b2 <HAL_DMA_IRQHandler+0xae>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a65      	ldr	r2, [pc, #404]	@ (80019f8 <HAL_DMA_IRQHandler+0x1f4>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d022      	beq.n	80018ae <HAL_DMA_IRQHandler+0xaa>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a63      	ldr	r2, [pc, #396]	@ (80019fc <HAL_DMA_IRQHandler+0x1f8>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d01a      	beq.n	80018a8 <HAL_DMA_IRQHandler+0xa4>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a62      	ldr	r2, [pc, #392]	@ (8001a00 <HAL_DMA_IRQHandler+0x1fc>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d012      	beq.n	80018a2 <HAL_DMA_IRQHandler+0x9e>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a60      	ldr	r2, [pc, #384]	@ (8001a04 <HAL_DMA_IRQHandler+0x200>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d00a      	beq.n	800189c <HAL_DMA_IRQHandler+0x98>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a5f      	ldr	r2, [pc, #380]	@ (8001a08 <HAL_DMA_IRQHandler+0x204>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d102      	bne.n	8001896 <HAL_DMA_IRQHandler+0x92>
 8001890:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001894:	e00e      	b.n	80018b4 <HAL_DMA_IRQHandler+0xb0>
 8001896:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800189a:	e00b      	b.n	80018b4 <HAL_DMA_IRQHandler+0xb0>
 800189c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80018a0:	e008      	b.n	80018b4 <HAL_DMA_IRQHandler+0xb0>
 80018a2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80018a6:	e005      	b.n	80018b4 <HAL_DMA_IRQHandler+0xb0>
 80018a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018ac:	e002      	b.n	80018b4 <HAL_DMA_IRQHandler+0xb0>
 80018ae:	2340      	movs	r3, #64	@ 0x40
 80018b0:	e000      	b.n	80018b4 <HAL_DMA_IRQHandler+0xb0>
 80018b2:	2304      	movs	r3, #4
 80018b4:	4a55      	ldr	r2, [pc, #340]	@ (8001a0c <HAL_DMA_IRQHandler+0x208>)
 80018b6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018bc:	2b00      	cmp	r3, #0
 80018be:	f000 8094 	beq.w	80019ea <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80018ca:	e08e      	b.n	80019ea <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d0:	2202      	movs	r2, #2
 80018d2:	409a      	lsls	r2, r3
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	4013      	ands	r3, r2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d056      	beq.n	800198a <HAL_DMA_IRQHandler+0x186>
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	f003 0302 	and.w	r3, r3, #2
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d051      	beq.n	800198a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f003 0320 	and.w	r3, r3, #32
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d10b      	bne.n	800190c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f022 020a 	bic.w	r2, r2, #10
 8001902:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2201      	movs	r2, #1
 8001908:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a38      	ldr	r2, [pc, #224]	@ (80019f4 <HAL_DMA_IRQHandler+0x1f0>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d029      	beq.n	800196a <HAL_DMA_IRQHandler+0x166>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a37      	ldr	r2, [pc, #220]	@ (80019f8 <HAL_DMA_IRQHandler+0x1f4>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d022      	beq.n	8001966 <HAL_DMA_IRQHandler+0x162>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a35      	ldr	r2, [pc, #212]	@ (80019fc <HAL_DMA_IRQHandler+0x1f8>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d01a      	beq.n	8001960 <HAL_DMA_IRQHandler+0x15c>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a34      	ldr	r2, [pc, #208]	@ (8001a00 <HAL_DMA_IRQHandler+0x1fc>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d012      	beq.n	800195a <HAL_DMA_IRQHandler+0x156>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a32      	ldr	r2, [pc, #200]	@ (8001a04 <HAL_DMA_IRQHandler+0x200>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d00a      	beq.n	8001954 <HAL_DMA_IRQHandler+0x150>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a31      	ldr	r2, [pc, #196]	@ (8001a08 <HAL_DMA_IRQHandler+0x204>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d102      	bne.n	800194e <HAL_DMA_IRQHandler+0x14a>
 8001948:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800194c:	e00e      	b.n	800196c <HAL_DMA_IRQHandler+0x168>
 800194e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001952:	e00b      	b.n	800196c <HAL_DMA_IRQHandler+0x168>
 8001954:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001958:	e008      	b.n	800196c <HAL_DMA_IRQHandler+0x168>
 800195a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800195e:	e005      	b.n	800196c <HAL_DMA_IRQHandler+0x168>
 8001960:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001964:	e002      	b.n	800196c <HAL_DMA_IRQHandler+0x168>
 8001966:	2320      	movs	r3, #32
 8001968:	e000      	b.n	800196c <HAL_DMA_IRQHandler+0x168>
 800196a:	2302      	movs	r3, #2
 800196c:	4a27      	ldr	r2, [pc, #156]	@ (8001a0c <HAL_DMA_IRQHandler+0x208>)
 800196e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2200      	movs	r2, #0
 8001974:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800197c:	2b00      	cmp	r3, #0
 800197e:	d034      	beq.n	80019ea <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001988:	e02f      	b.n	80019ea <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198e:	2208      	movs	r2, #8
 8001990:	409a      	lsls	r2, r3
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	4013      	ands	r3, r2
 8001996:	2b00      	cmp	r3, #0
 8001998:	d028      	beq.n	80019ec <HAL_DMA_IRQHandler+0x1e8>
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	f003 0308 	and.w	r3, r3, #8
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d023      	beq.n	80019ec <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f022 020e 	bic.w	r2, r2, #14
 80019b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019bc:	2101      	movs	r1, #1
 80019be:	fa01 f202 	lsl.w	r2, r1, r2
 80019c2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2201      	movs	r2, #1
 80019c8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2201      	movs	r2, #1
 80019ce:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2200      	movs	r2, #0
 80019d6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d004      	beq.n	80019ec <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	4798      	blx	r3
    }
  }
  return;
 80019ea:	bf00      	nop
 80019ec:	bf00      	nop
}
 80019ee:	3710      	adds	r7, #16
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	40020008 	.word	0x40020008
 80019f8:	4002001c 	.word	0x4002001c
 80019fc:	40020030 	.word	0x40020030
 8001a00:	40020044 	.word	0x40020044
 8001a04:	40020058 	.word	0x40020058
 8001a08:	4002006c 	.word	0x4002006c
 8001a0c:	40020000 	.word	0x40020000

08001a10 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b085      	sub	sp, #20
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	60f8      	str	r0, [r7, #12]
 8001a18:	60b9      	str	r1, [r7, #8]
 8001a1a:	607a      	str	r2, [r7, #4]
 8001a1c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a26:	2101      	movs	r1, #1
 8001a28:	fa01 f202 	lsl.w	r2, r1, r2
 8001a2c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	683a      	ldr	r2, [r7, #0]
 8001a34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	2b10      	cmp	r3, #16
 8001a3c:	d108      	bne.n	8001a50 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	68ba      	ldr	r2, [r7, #8]
 8001a4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001a4e:	e007      	b.n	8001a60 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	68ba      	ldr	r2, [r7, #8]
 8001a56:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	687a      	ldr	r2, [r7, #4]
 8001a5e:	60da      	str	r2, [r3, #12]
}
 8001a60:	bf00      	nop
 8001a62:	3714      	adds	r7, #20
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bc80      	pop	{r7}
 8001a68:	4770      	bx	lr
	...

08001a6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b08b      	sub	sp, #44	@ 0x2c
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a76:	2300      	movs	r3, #0
 8001a78:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a7e:	e169      	b.n	8001d54 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a80:	2201      	movs	r2, #1
 8001a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a84:	fa02 f303 	lsl.w	r3, r2, r3
 8001a88:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	69fa      	ldr	r2, [r7, #28]
 8001a90:	4013      	ands	r3, r2
 8001a92:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a94:	69ba      	ldr	r2, [r7, #24]
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	f040 8158 	bne.w	8001d4e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	4a9a      	ldr	r2, [pc, #616]	@ (8001d0c <HAL_GPIO_Init+0x2a0>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d05e      	beq.n	8001b66 <HAL_GPIO_Init+0xfa>
 8001aa8:	4a98      	ldr	r2, [pc, #608]	@ (8001d0c <HAL_GPIO_Init+0x2a0>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d875      	bhi.n	8001b9a <HAL_GPIO_Init+0x12e>
 8001aae:	4a98      	ldr	r2, [pc, #608]	@ (8001d10 <HAL_GPIO_Init+0x2a4>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d058      	beq.n	8001b66 <HAL_GPIO_Init+0xfa>
 8001ab4:	4a96      	ldr	r2, [pc, #600]	@ (8001d10 <HAL_GPIO_Init+0x2a4>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d86f      	bhi.n	8001b9a <HAL_GPIO_Init+0x12e>
 8001aba:	4a96      	ldr	r2, [pc, #600]	@ (8001d14 <HAL_GPIO_Init+0x2a8>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d052      	beq.n	8001b66 <HAL_GPIO_Init+0xfa>
 8001ac0:	4a94      	ldr	r2, [pc, #592]	@ (8001d14 <HAL_GPIO_Init+0x2a8>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d869      	bhi.n	8001b9a <HAL_GPIO_Init+0x12e>
 8001ac6:	4a94      	ldr	r2, [pc, #592]	@ (8001d18 <HAL_GPIO_Init+0x2ac>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d04c      	beq.n	8001b66 <HAL_GPIO_Init+0xfa>
 8001acc:	4a92      	ldr	r2, [pc, #584]	@ (8001d18 <HAL_GPIO_Init+0x2ac>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d863      	bhi.n	8001b9a <HAL_GPIO_Init+0x12e>
 8001ad2:	4a92      	ldr	r2, [pc, #584]	@ (8001d1c <HAL_GPIO_Init+0x2b0>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d046      	beq.n	8001b66 <HAL_GPIO_Init+0xfa>
 8001ad8:	4a90      	ldr	r2, [pc, #576]	@ (8001d1c <HAL_GPIO_Init+0x2b0>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d85d      	bhi.n	8001b9a <HAL_GPIO_Init+0x12e>
 8001ade:	2b12      	cmp	r3, #18
 8001ae0:	d82a      	bhi.n	8001b38 <HAL_GPIO_Init+0xcc>
 8001ae2:	2b12      	cmp	r3, #18
 8001ae4:	d859      	bhi.n	8001b9a <HAL_GPIO_Init+0x12e>
 8001ae6:	a201      	add	r2, pc, #4	@ (adr r2, 8001aec <HAL_GPIO_Init+0x80>)
 8001ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001aec:	08001b67 	.word	0x08001b67
 8001af0:	08001b41 	.word	0x08001b41
 8001af4:	08001b53 	.word	0x08001b53
 8001af8:	08001b95 	.word	0x08001b95
 8001afc:	08001b9b 	.word	0x08001b9b
 8001b00:	08001b9b 	.word	0x08001b9b
 8001b04:	08001b9b 	.word	0x08001b9b
 8001b08:	08001b9b 	.word	0x08001b9b
 8001b0c:	08001b9b 	.word	0x08001b9b
 8001b10:	08001b9b 	.word	0x08001b9b
 8001b14:	08001b9b 	.word	0x08001b9b
 8001b18:	08001b9b 	.word	0x08001b9b
 8001b1c:	08001b9b 	.word	0x08001b9b
 8001b20:	08001b9b 	.word	0x08001b9b
 8001b24:	08001b9b 	.word	0x08001b9b
 8001b28:	08001b9b 	.word	0x08001b9b
 8001b2c:	08001b9b 	.word	0x08001b9b
 8001b30:	08001b49 	.word	0x08001b49
 8001b34:	08001b5d 	.word	0x08001b5d
 8001b38:	4a79      	ldr	r2, [pc, #484]	@ (8001d20 <HAL_GPIO_Init+0x2b4>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d013      	beq.n	8001b66 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b3e:	e02c      	b.n	8001b9a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	623b      	str	r3, [r7, #32]
          break;
 8001b46:	e029      	b.n	8001b9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	3304      	adds	r3, #4
 8001b4e:	623b      	str	r3, [r7, #32]
          break;
 8001b50:	e024      	b.n	8001b9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	68db      	ldr	r3, [r3, #12]
 8001b56:	3308      	adds	r3, #8
 8001b58:	623b      	str	r3, [r7, #32]
          break;
 8001b5a:	e01f      	b.n	8001b9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	68db      	ldr	r3, [r3, #12]
 8001b60:	330c      	adds	r3, #12
 8001b62:	623b      	str	r3, [r7, #32]
          break;
 8001b64:	e01a      	b.n	8001b9c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d102      	bne.n	8001b74 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b6e:	2304      	movs	r3, #4
 8001b70:	623b      	str	r3, [r7, #32]
          break;
 8001b72:	e013      	b.n	8001b9c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d105      	bne.n	8001b88 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b7c:	2308      	movs	r3, #8
 8001b7e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	69fa      	ldr	r2, [r7, #28]
 8001b84:	611a      	str	r2, [r3, #16]
          break;
 8001b86:	e009      	b.n	8001b9c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b88:	2308      	movs	r3, #8
 8001b8a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	69fa      	ldr	r2, [r7, #28]
 8001b90:	615a      	str	r2, [r3, #20]
          break;
 8001b92:	e003      	b.n	8001b9c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b94:	2300      	movs	r3, #0
 8001b96:	623b      	str	r3, [r7, #32]
          break;
 8001b98:	e000      	b.n	8001b9c <HAL_GPIO_Init+0x130>
          break;
 8001b9a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b9c:	69bb      	ldr	r3, [r7, #24]
 8001b9e:	2bff      	cmp	r3, #255	@ 0xff
 8001ba0:	d801      	bhi.n	8001ba6 <HAL_GPIO_Init+0x13a>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	e001      	b.n	8001baa <HAL_GPIO_Init+0x13e>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	3304      	adds	r3, #4
 8001baa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001bac:	69bb      	ldr	r3, [r7, #24]
 8001bae:	2bff      	cmp	r3, #255	@ 0xff
 8001bb0:	d802      	bhi.n	8001bb8 <HAL_GPIO_Init+0x14c>
 8001bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	e002      	b.n	8001bbe <HAL_GPIO_Init+0x152>
 8001bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bba:	3b08      	subs	r3, #8
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	210f      	movs	r1, #15
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bcc:	43db      	mvns	r3, r3
 8001bce:	401a      	ands	r2, r3
 8001bd0:	6a39      	ldr	r1, [r7, #32]
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd8:	431a      	orrs	r2, r3
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	f000 80b1 	beq.w	8001d4e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001bec:	4b4d      	ldr	r3, [pc, #308]	@ (8001d24 <HAL_GPIO_Init+0x2b8>)
 8001bee:	699b      	ldr	r3, [r3, #24]
 8001bf0:	4a4c      	ldr	r2, [pc, #304]	@ (8001d24 <HAL_GPIO_Init+0x2b8>)
 8001bf2:	f043 0301 	orr.w	r3, r3, #1
 8001bf6:	6193      	str	r3, [r2, #24]
 8001bf8:	4b4a      	ldr	r3, [pc, #296]	@ (8001d24 <HAL_GPIO_Init+0x2b8>)
 8001bfa:	699b      	ldr	r3, [r3, #24]
 8001bfc:	f003 0301 	and.w	r3, r3, #1
 8001c00:	60bb      	str	r3, [r7, #8]
 8001c02:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c04:	4a48      	ldr	r2, [pc, #288]	@ (8001d28 <HAL_GPIO_Init+0x2bc>)
 8001c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c08:	089b      	lsrs	r3, r3, #2
 8001c0a:	3302      	adds	r3, #2
 8001c0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c10:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c14:	f003 0303 	and.w	r3, r3, #3
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	220f      	movs	r2, #15
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	43db      	mvns	r3, r3
 8001c22:	68fa      	ldr	r2, [r7, #12]
 8001c24:	4013      	ands	r3, r2
 8001c26:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	4a40      	ldr	r2, [pc, #256]	@ (8001d2c <HAL_GPIO_Init+0x2c0>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d013      	beq.n	8001c58 <HAL_GPIO_Init+0x1ec>
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	4a3f      	ldr	r2, [pc, #252]	@ (8001d30 <HAL_GPIO_Init+0x2c4>)
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d00d      	beq.n	8001c54 <HAL_GPIO_Init+0x1e8>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	4a3e      	ldr	r2, [pc, #248]	@ (8001d34 <HAL_GPIO_Init+0x2c8>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d007      	beq.n	8001c50 <HAL_GPIO_Init+0x1e4>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	4a3d      	ldr	r2, [pc, #244]	@ (8001d38 <HAL_GPIO_Init+0x2cc>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d101      	bne.n	8001c4c <HAL_GPIO_Init+0x1e0>
 8001c48:	2303      	movs	r3, #3
 8001c4a:	e006      	b.n	8001c5a <HAL_GPIO_Init+0x1ee>
 8001c4c:	2304      	movs	r3, #4
 8001c4e:	e004      	b.n	8001c5a <HAL_GPIO_Init+0x1ee>
 8001c50:	2302      	movs	r3, #2
 8001c52:	e002      	b.n	8001c5a <HAL_GPIO_Init+0x1ee>
 8001c54:	2301      	movs	r3, #1
 8001c56:	e000      	b.n	8001c5a <HAL_GPIO_Init+0x1ee>
 8001c58:	2300      	movs	r3, #0
 8001c5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c5c:	f002 0203 	and.w	r2, r2, #3
 8001c60:	0092      	lsls	r2, r2, #2
 8001c62:	4093      	lsls	r3, r2
 8001c64:	68fa      	ldr	r2, [r7, #12]
 8001c66:	4313      	orrs	r3, r2
 8001c68:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c6a:	492f      	ldr	r1, [pc, #188]	@ (8001d28 <HAL_GPIO_Init+0x2bc>)
 8001c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c6e:	089b      	lsrs	r3, r3, #2
 8001c70:	3302      	adds	r3, #2
 8001c72:	68fa      	ldr	r2, [r7, #12]
 8001c74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d006      	beq.n	8001c92 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c84:	4b2d      	ldr	r3, [pc, #180]	@ (8001d3c <HAL_GPIO_Init+0x2d0>)
 8001c86:	689a      	ldr	r2, [r3, #8]
 8001c88:	492c      	ldr	r1, [pc, #176]	@ (8001d3c <HAL_GPIO_Init+0x2d0>)
 8001c8a:	69bb      	ldr	r3, [r7, #24]
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	608b      	str	r3, [r1, #8]
 8001c90:	e006      	b.n	8001ca0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c92:	4b2a      	ldr	r3, [pc, #168]	@ (8001d3c <HAL_GPIO_Init+0x2d0>)
 8001c94:	689a      	ldr	r2, [r3, #8]
 8001c96:	69bb      	ldr	r3, [r7, #24]
 8001c98:	43db      	mvns	r3, r3
 8001c9a:	4928      	ldr	r1, [pc, #160]	@ (8001d3c <HAL_GPIO_Init+0x2d0>)
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d006      	beq.n	8001cba <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001cac:	4b23      	ldr	r3, [pc, #140]	@ (8001d3c <HAL_GPIO_Init+0x2d0>)
 8001cae:	68da      	ldr	r2, [r3, #12]
 8001cb0:	4922      	ldr	r1, [pc, #136]	@ (8001d3c <HAL_GPIO_Init+0x2d0>)
 8001cb2:	69bb      	ldr	r3, [r7, #24]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	60cb      	str	r3, [r1, #12]
 8001cb8:	e006      	b.n	8001cc8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001cba:	4b20      	ldr	r3, [pc, #128]	@ (8001d3c <HAL_GPIO_Init+0x2d0>)
 8001cbc:	68da      	ldr	r2, [r3, #12]
 8001cbe:	69bb      	ldr	r3, [r7, #24]
 8001cc0:	43db      	mvns	r3, r3
 8001cc2:	491e      	ldr	r1, [pc, #120]	@ (8001d3c <HAL_GPIO_Init+0x2d0>)
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d006      	beq.n	8001ce2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001cd4:	4b19      	ldr	r3, [pc, #100]	@ (8001d3c <HAL_GPIO_Init+0x2d0>)
 8001cd6:	685a      	ldr	r2, [r3, #4]
 8001cd8:	4918      	ldr	r1, [pc, #96]	@ (8001d3c <HAL_GPIO_Init+0x2d0>)
 8001cda:	69bb      	ldr	r3, [r7, #24]
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	604b      	str	r3, [r1, #4]
 8001ce0:	e006      	b.n	8001cf0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001ce2:	4b16      	ldr	r3, [pc, #88]	@ (8001d3c <HAL_GPIO_Init+0x2d0>)
 8001ce4:	685a      	ldr	r2, [r3, #4]
 8001ce6:	69bb      	ldr	r3, [r7, #24]
 8001ce8:	43db      	mvns	r3, r3
 8001cea:	4914      	ldr	r1, [pc, #80]	@ (8001d3c <HAL_GPIO_Init+0x2d0>)
 8001cec:	4013      	ands	r3, r2
 8001cee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d021      	beq.n	8001d40 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001cfc:	4b0f      	ldr	r3, [pc, #60]	@ (8001d3c <HAL_GPIO_Init+0x2d0>)
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	490e      	ldr	r1, [pc, #56]	@ (8001d3c <HAL_GPIO_Init+0x2d0>)
 8001d02:	69bb      	ldr	r3, [r7, #24]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	600b      	str	r3, [r1, #0]
 8001d08:	e021      	b.n	8001d4e <HAL_GPIO_Init+0x2e2>
 8001d0a:	bf00      	nop
 8001d0c:	10320000 	.word	0x10320000
 8001d10:	10310000 	.word	0x10310000
 8001d14:	10220000 	.word	0x10220000
 8001d18:	10210000 	.word	0x10210000
 8001d1c:	10120000 	.word	0x10120000
 8001d20:	10110000 	.word	0x10110000
 8001d24:	40021000 	.word	0x40021000
 8001d28:	40010000 	.word	0x40010000
 8001d2c:	40010800 	.word	0x40010800
 8001d30:	40010c00 	.word	0x40010c00
 8001d34:	40011000 	.word	0x40011000
 8001d38:	40011400 	.word	0x40011400
 8001d3c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d40:	4b0b      	ldr	r3, [pc, #44]	@ (8001d70 <HAL_GPIO_Init+0x304>)
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	43db      	mvns	r3, r3
 8001d48:	4909      	ldr	r1, [pc, #36]	@ (8001d70 <HAL_GPIO_Init+0x304>)
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d50:	3301      	adds	r3, #1
 8001d52:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d5a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	f47f ae8e 	bne.w	8001a80 <HAL_GPIO_Init+0x14>
  }
}
 8001d64:	bf00      	nop
 8001d66:	bf00      	nop
 8001d68:	372c      	adds	r7, #44	@ 0x2c
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bc80      	pop	{r7}
 8001d6e:	4770      	bx	lr
 8001d70:	40010400 	.word	0x40010400

08001d74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	807b      	strh	r3, [r7, #2]
 8001d80:	4613      	mov	r3, r2
 8001d82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d84:	787b      	ldrb	r3, [r7, #1]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d003      	beq.n	8001d92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d8a:	887a      	ldrh	r2, [r7, #2]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d90:	e003      	b.n	8001d9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d92:	887b      	ldrh	r3, [r7, #2]
 8001d94:	041a      	lsls	r2, r3, #16
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	611a      	str	r2, [r3, #16]
}
 8001d9a:	bf00      	nop
 8001d9c:	370c      	adds	r7, #12
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bc80      	pop	{r7}
 8001da2:	4770      	bx	lr

08001da4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b086      	sub	sp, #24
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d101      	bne.n	8001db6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e272      	b.n	800229c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	f000 8087 	beq.w	8001ed2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001dc4:	4b92      	ldr	r3, [pc, #584]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	f003 030c 	and.w	r3, r3, #12
 8001dcc:	2b04      	cmp	r3, #4
 8001dce:	d00c      	beq.n	8001dea <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001dd0:	4b8f      	ldr	r3, [pc, #572]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f003 030c 	and.w	r3, r3, #12
 8001dd8:	2b08      	cmp	r3, #8
 8001dda:	d112      	bne.n	8001e02 <HAL_RCC_OscConfig+0x5e>
 8001ddc:	4b8c      	ldr	r3, [pc, #560]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001de4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001de8:	d10b      	bne.n	8001e02 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dea:	4b89      	ldr	r3, [pc, #548]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d06c      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x12c>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d168      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e24c      	b.n	800229c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e0a:	d106      	bne.n	8001e1a <HAL_RCC_OscConfig+0x76>
 8001e0c:	4b80      	ldr	r3, [pc, #512]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a7f      	ldr	r2, [pc, #508]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001e12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e16:	6013      	str	r3, [r2, #0]
 8001e18:	e02e      	b.n	8001e78 <HAL_RCC_OscConfig+0xd4>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d10c      	bne.n	8001e3c <HAL_RCC_OscConfig+0x98>
 8001e22:	4b7b      	ldr	r3, [pc, #492]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a7a      	ldr	r2, [pc, #488]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001e28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e2c:	6013      	str	r3, [r2, #0]
 8001e2e:	4b78      	ldr	r3, [pc, #480]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a77      	ldr	r2, [pc, #476]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001e34:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e38:	6013      	str	r3, [r2, #0]
 8001e3a:	e01d      	b.n	8001e78 <HAL_RCC_OscConfig+0xd4>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e44:	d10c      	bne.n	8001e60 <HAL_RCC_OscConfig+0xbc>
 8001e46:	4b72      	ldr	r3, [pc, #456]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a71      	ldr	r2, [pc, #452]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001e4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e50:	6013      	str	r3, [r2, #0]
 8001e52:	4b6f      	ldr	r3, [pc, #444]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a6e      	ldr	r2, [pc, #440]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001e58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e5c:	6013      	str	r3, [r2, #0]
 8001e5e:	e00b      	b.n	8001e78 <HAL_RCC_OscConfig+0xd4>
 8001e60:	4b6b      	ldr	r3, [pc, #428]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a6a      	ldr	r2, [pc, #424]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001e66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e6a:	6013      	str	r3, [r2, #0]
 8001e6c:	4b68      	ldr	r3, [pc, #416]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a67      	ldr	r2, [pc, #412]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001e72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e76:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d013      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e80:	f7ff fa16 	bl	80012b0 <HAL_GetTick>
 8001e84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e86:	e008      	b.n	8001e9a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e88:	f7ff fa12 	bl	80012b0 <HAL_GetTick>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	2b64      	cmp	r3, #100	@ 0x64
 8001e94:	d901      	bls.n	8001e9a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e96:	2303      	movs	r3, #3
 8001e98:	e200      	b.n	800229c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e9a:	4b5d      	ldr	r3, [pc, #372]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d0f0      	beq.n	8001e88 <HAL_RCC_OscConfig+0xe4>
 8001ea6:	e014      	b.n	8001ed2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ea8:	f7ff fa02 	bl	80012b0 <HAL_GetTick>
 8001eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eae:	e008      	b.n	8001ec2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001eb0:	f7ff f9fe 	bl	80012b0 <HAL_GetTick>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	1ad3      	subs	r3, r2, r3
 8001eba:	2b64      	cmp	r3, #100	@ 0x64
 8001ebc:	d901      	bls.n	8001ec2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	e1ec      	b.n	800229c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ec2:	4b53      	ldr	r3, [pc, #332]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d1f0      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x10c>
 8001ece:	e000      	b.n	8001ed2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ed0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 0302 	and.w	r3, r3, #2
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d063      	beq.n	8001fa6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ede:	4b4c      	ldr	r3, [pc, #304]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	f003 030c 	and.w	r3, r3, #12
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d00b      	beq.n	8001f02 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001eea:	4b49      	ldr	r3, [pc, #292]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f003 030c 	and.w	r3, r3, #12
 8001ef2:	2b08      	cmp	r3, #8
 8001ef4:	d11c      	bne.n	8001f30 <HAL_RCC_OscConfig+0x18c>
 8001ef6:	4b46      	ldr	r3, [pc, #280]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d116      	bne.n	8001f30 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f02:	4b43      	ldr	r3, [pc, #268]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0302 	and.w	r3, r3, #2
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d005      	beq.n	8001f1a <HAL_RCC_OscConfig+0x176>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	691b      	ldr	r3, [r3, #16]
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d001      	beq.n	8001f1a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e1c0      	b.n	800229c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f1a:	4b3d      	ldr	r3, [pc, #244]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	695b      	ldr	r3, [r3, #20]
 8001f26:	00db      	lsls	r3, r3, #3
 8001f28:	4939      	ldr	r1, [pc, #228]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f2e:	e03a      	b.n	8001fa6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	691b      	ldr	r3, [r3, #16]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d020      	beq.n	8001f7a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f38:	4b36      	ldr	r3, [pc, #216]	@ (8002014 <HAL_RCC_OscConfig+0x270>)
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f3e:	f7ff f9b7 	bl	80012b0 <HAL_GetTick>
 8001f42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f44:	e008      	b.n	8001f58 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f46:	f7ff f9b3 	bl	80012b0 <HAL_GetTick>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	1ad3      	subs	r3, r2, r3
 8001f50:	2b02      	cmp	r3, #2
 8001f52:	d901      	bls.n	8001f58 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f54:	2303      	movs	r3, #3
 8001f56:	e1a1      	b.n	800229c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f58:	4b2d      	ldr	r3, [pc, #180]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 0302 	and.w	r3, r3, #2
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d0f0      	beq.n	8001f46 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f64:	4b2a      	ldr	r3, [pc, #168]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	695b      	ldr	r3, [r3, #20]
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	4927      	ldr	r1, [pc, #156]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001f74:	4313      	orrs	r3, r2
 8001f76:	600b      	str	r3, [r1, #0]
 8001f78:	e015      	b.n	8001fa6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f7a:	4b26      	ldr	r3, [pc, #152]	@ (8002014 <HAL_RCC_OscConfig+0x270>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f80:	f7ff f996 	bl	80012b0 <HAL_GetTick>
 8001f84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f86:	e008      	b.n	8001f9a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f88:	f7ff f992 	bl	80012b0 <HAL_GetTick>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	1ad3      	subs	r3, r2, r3
 8001f92:	2b02      	cmp	r3, #2
 8001f94:	d901      	bls.n	8001f9a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001f96:	2303      	movs	r3, #3
 8001f98:	e180      	b.n	800229c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f9a:	4b1d      	ldr	r3, [pc, #116]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 0302 	and.w	r3, r3, #2
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d1f0      	bne.n	8001f88 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 0308 	and.w	r3, r3, #8
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d03a      	beq.n	8002028 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	699b      	ldr	r3, [r3, #24]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d019      	beq.n	8001fee <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fba:	4b17      	ldr	r3, [pc, #92]	@ (8002018 <HAL_RCC_OscConfig+0x274>)
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fc0:	f7ff f976 	bl	80012b0 <HAL_GetTick>
 8001fc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fc6:	e008      	b.n	8001fda <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fc8:	f7ff f972 	bl	80012b0 <HAL_GetTick>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d901      	bls.n	8001fda <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e160      	b.n	800229c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fda:	4b0d      	ldr	r3, [pc, #52]	@ (8002010 <HAL_RCC_OscConfig+0x26c>)
 8001fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fde:	f003 0302 	and.w	r3, r3, #2
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d0f0      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001fe6:	2001      	movs	r0, #1
 8001fe8:	f000 face 	bl	8002588 <RCC_Delay>
 8001fec:	e01c      	b.n	8002028 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fee:	4b0a      	ldr	r3, [pc, #40]	@ (8002018 <HAL_RCC_OscConfig+0x274>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ff4:	f7ff f95c 	bl	80012b0 <HAL_GetTick>
 8001ff8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ffa:	e00f      	b.n	800201c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ffc:	f7ff f958 	bl	80012b0 <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	2b02      	cmp	r3, #2
 8002008:	d908      	bls.n	800201c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e146      	b.n	800229c <HAL_RCC_OscConfig+0x4f8>
 800200e:	bf00      	nop
 8002010:	40021000 	.word	0x40021000
 8002014:	42420000 	.word	0x42420000
 8002018:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800201c:	4b92      	ldr	r3, [pc, #584]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 800201e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002020:	f003 0302 	and.w	r3, r3, #2
 8002024:	2b00      	cmp	r3, #0
 8002026:	d1e9      	bne.n	8001ffc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0304 	and.w	r3, r3, #4
 8002030:	2b00      	cmp	r3, #0
 8002032:	f000 80a6 	beq.w	8002182 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002036:	2300      	movs	r3, #0
 8002038:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800203a:	4b8b      	ldr	r3, [pc, #556]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 800203c:	69db      	ldr	r3, [r3, #28]
 800203e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002042:	2b00      	cmp	r3, #0
 8002044:	d10d      	bne.n	8002062 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002046:	4b88      	ldr	r3, [pc, #544]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 8002048:	69db      	ldr	r3, [r3, #28]
 800204a:	4a87      	ldr	r2, [pc, #540]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 800204c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002050:	61d3      	str	r3, [r2, #28]
 8002052:	4b85      	ldr	r3, [pc, #532]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 8002054:	69db      	ldr	r3, [r3, #28]
 8002056:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800205a:	60bb      	str	r3, [r7, #8]
 800205c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800205e:	2301      	movs	r3, #1
 8002060:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002062:	4b82      	ldr	r3, [pc, #520]	@ (800226c <HAL_RCC_OscConfig+0x4c8>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800206a:	2b00      	cmp	r3, #0
 800206c:	d118      	bne.n	80020a0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800206e:	4b7f      	ldr	r3, [pc, #508]	@ (800226c <HAL_RCC_OscConfig+0x4c8>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a7e      	ldr	r2, [pc, #504]	@ (800226c <HAL_RCC_OscConfig+0x4c8>)
 8002074:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002078:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800207a:	f7ff f919 	bl	80012b0 <HAL_GetTick>
 800207e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002080:	e008      	b.n	8002094 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002082:	f7ff f915 	bl	80012b0 <HAL_GetTick>
 8002086:	4602      	mov	r2, r0
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	1ad3      	subs	r3, r2, r3
 800208c:	2b64      	cmp	r3, #100	@ 0x64
 800208e:	d901      	bls.n	8002094 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002090:	2303      	movs	r3, #3
 8002092:	e103      	b.n	800229c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002094:	4b75      	ldr	r3, [pc, #468]	@ (800226c <HAL_RCC_OscConfig+0x4c8>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800209c:	2b00      	cmp	r3, #0
 800209e:	d0f0      	beq.n	8002082 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d106      	bne.n	80020b6 <HAL_RCC_OscConfig+0x312>
 80020a8:	4b6f      	ldr	r3, [pc, #444]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 80020aa:	6a1b      	ldr	r3, [r3, #32]
 80020ac:	4a6e      	ldr	r2, [pc, #440]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 80020ae:	f043 0301 	orr.w	r3, r3, #1
 80020b2:	6213      	str	r3, [r2, #32]
 80020b4:	e02d      	b.n	8002112 <HAL_RCC_OscConfig+0x36e>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	68db      	ldr	r3, [r3, #12]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d10c      	bne.n	80020d8 <HAL_RCC_OscConfig+0x334>
 80020be:	4b6a      	ldr	r3, [pc, #424]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 80020c0:	6a1b      	ldr	r3, [r3, #32]
 80020c2:	4a69      	ldr	r2, [pc, #420]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 80020c4:	f023 0301 	bic.w	r3, r3, #1
 80020c8:	6213      	str	r3, [r2, #32]
 80020ca:	4b67      	ldr	r3, [pc, #412]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 80020cc:	6a1b      	ldr	r3, [r3, #32]
 80020ce:	4a66      	ldr	r2, [pc, #408]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 80020d0:	f023 0304 	bic.w	r3, r3, #4
 80020d4:	6213      	str	r3, [r2, #32]
 80020d6:	e01c      	b.n	8002112 <HAL_RCC_OscConfig+0x36e>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	2b05      	cmp	r3, #5
 80020de:	d10c      	bne.n	80020fa <HAL_RCC_OscConfig+0x356>
 80020e0:	4b61      	ldr	r3, [pc, #388]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 80020e2:	6a1b      	ldr	r3, [r3, #32]
 80020e4:	4a60      	ldr	r2, [pc, #384]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 80020e6:	f043 0304 	orr.w	r3, r3, #4
 80020ea:	6213      	str	r3, [r2, #32]
 80020ec:	4b5e      	ldr	r3, [pc, #376]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 80020ee:	6a1b      	ldr	r3, [r3, #32]
 80020f0:	4a5d      	ldr	r2, [pc, #372]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 80020f2:	f043 0301 	orr.w	r3, r3, #1
 80020f6:	6213      	str	r3, [r2, #32]
 80020f8:	e00b      	b.n	8002112 <HAL_RCC_OscConfig+0x36e>
 80020fa:	4b5b      	ldr	r3, [pc, #364]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 80020fc:	6a1b      	ldr	r3, [r3, #32]
 80020fe:	4a5a      	ldr	r2, [pc, #360]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 8002100:	f023 0301 	bic.w	r3, r3, #1
 8002104:	6213      	str	r3, [r2, #32]
 8002106:	4b58      	ldr	r3, [pc, #352]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 8002108:	6a1b      	ldr	r3, [r3, #32]
 800210a:	4a57      	ldr	r2, [pc, #348]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 800210c:	f023 0304 	bic.w	r3, r3, #4
 8002110:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	68db      	ldr	r3, [r3, #12]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d015      	beq.n	8002146 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800211a:	f7ff f8c9 	bl	80012b0 <HAL_GetTick>
 800211e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002120:	e00a      	b.n	8002138 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002122:	f7ff f8c5 	bl	80012b0 <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002130:	4293      	cmp	r3, r2
 8002132:	d901      	bls.n	8002138 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002134:	2303      	movs	r3, #3
 8002136:	e0b1      	b.n	800229c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002138:	4b4b      	ldr	r3, [pc, #300]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 800213a:	6a1b      	ldr	r3, [r3, #32]
 800213c:	f003 0302 	and.w	r3, r3, #2
 8002140:	2b00      	cmp	r3, #0
 8002142:	d0ee      	beq.n	8002122 <HAL_RCC_OscConfig+0x37e>
 8002144:	e014      	b.n	8002170 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002146:	f7ff f8b3 	bl	80012b0 <HAL_GetTick>
 800214a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800214c:	e00a      	b.n	8002164 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800214e:	f7ff f8af 	bl	80012b0 <HAL_GetTick>
 8002152:	4602      	mov	r2, r0
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	f241 3288 	movw	r2, #5000	@ 0x1388
 800215c:	4293      	cmp	r3, r2
 800215e:	d901      	bls.n	8002164 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e09b      	b.n	800229c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002164:	4b40      	ldr	r3, [pc, #256]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 8002166:	6a1b      	ldr	r3, [r3, #32]
 8002168:	f003 0302 	and.w	r3, r3, #2
 800216c:	2b00      	cmp	r3, #0
 800216e:	d1ee      	bne.n	800214e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002170:	7dfb      	ldrb	r3, [r7, #23]
 8002172:	2b01      	cmp	r3, #1
 8002174:	d105      	bne.n	8002182 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002176:	4b3c      	ldr	r3, [pc, #240]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 8002178:	69db      	ldr	r3, [r3, #28]
 800217a:	4a3b      	ldr	r2, [pc, #236]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 800217c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002180:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	69db      	ldr	r3, [r3, #28]
 8002186:	2b00      	cmp	r3, #0
 8002188:	f000 8087 	beq.w	800229a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800218c:	4b36      	ldr	r3, [pc, #216]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f003 030c 	and.w	r3, r3, #12
 8002194:	2b08      	cmp	r3, #8
 8002196:	d061      	beq.n	800225c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	69db      	ldr	r3, [r3, #28]
 800219c:	2b02      	cmp	r3, #2
 800219e:	d146      	bne.n	800222e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021a0:	4b33      	ldr	r3, [pc, #204]	@ (8002270 <HAL_RCC_OscConfig+0x4cc>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a6:	f7ff f883 	bl	80012b0 <HAL_GetTick>
 80021aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021ac:	e008      	b.n	80021c0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021ae:	f7ff f87f 	bl	80012b0 <HAL_GetTick>
 80021b2:	4602      	mov	r2, r0
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	1ad3      	subs	r3, r2, r3
 80021b8:	2b02      	cmp	r3, #2
 80021ba:	d901      	bls.n	80021c0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80021bc:	2303      	movs	r3, #3
 80021be:	e06d      	b.n	800229c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021c0:	4b29      	ldr	r3, [pc, #164]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d1f0      	bne.n	80021ae <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6a1b      	ldr	r3, [r3, #32]
 80021d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021d4:	d108      	bne.n	80021e8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80021d6:	4b24      	ldr	r3, [pc, #144]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	4921      	ldr	r1, [pc, #132]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 80021e4:	4313      	orrs	r3, r2
 80021e6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6a19      	ldr	r1, [r3, #32]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021f8:	430b      	orrs	r3, r1
 80021fa:	491b      	ldr	r1, [pc, #108]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 80021fc:	4313      	orrs	r3, r2
 80021fe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002200:	4b1b      	ldr	r3, [pc, #108]	@ (8002270 <HAL_RCC_OscConfig+0x4cc>)
 8002202:	2201      	movs	r2, #1
 8002204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002206:	f7ff f853 	bl	80012b0 <HAL_GetTick>
 800220a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800220c:	e008      	b.n	8002220 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800220e:	f7ff f84f 	bl	80012b0 <HAL_GetTick>
 8002212:	4602      	mov	r2, r0
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	1ad3      	subs	r3, r2, r3
 8002218:	2b02      	cmp	r3, #2
 800221a:	d901      	bls.n	8002220 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800221c:	2303      	movs	r3, #3
 800221e:	e03d      	b.n	800229c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002220:	4b11      	ldr	r3, [pc, #68]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002228:	2b00      	cmp	r3, #0
 800222a:	d0f0      	beq.n	800220e <HAL_RCC_OscConfig+0x46a>
 800222c:	e035      	b.n	800229a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800222e:	4b10      	ldr	r3, [pc, #64]	@ (8002270 <HAL_RCC_OscConfig+0x4cc>)
 8002230:	2200      	movs	r2, #0
 8002232:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002234:	f7ff f83c 	bl	80012b0 <HAL_GetTick>
 8002238:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800223a:	e008      	b.n	800224e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800223c:	f7ff f838 	bl	80012b0 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b02      	cmp	r3, #2
 8002248:	d901      	bls.n	800224e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e026      	b.n	800229c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800224e:	4b06      	ldr	r3, [pc, #24]	@ (8002268 <HAL_RCC_OscConfig+0x4c4>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d1f0      	bne.n	800223c <HAL_RCC_OscConfig+0x498>
 800225a:	e01e      	b.n	800229a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	69db      	ldr	r3, [r3, #28]
 8002260:	2b01      	cmp	r3, #1
 8002262:	d107      	bne.n	8002274 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e019      	b.n	800229c <HAL_RCC_OscConfig+0x4f8>
 8002268:	40021000 	.word	0x40021000
 800226c:	40007000 	.word	0x40007000
 8002270:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002274:	4b0b      	ldr	r3, [pc, #44]	@ (80022a4 <HAL_RCC_OscConfig+0x500>)
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6a1b      	ldr	r3, [r3, #32]
 8002284:	429a      	cmp	r2, r3
 8002286:	d106      	bne.n	8002296 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002292:	429a      	cmp	r2, r3
 8002294:	d001      	beq.n	800229a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e000      	b.n	800229c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800229a:	2300      	movs	r3, #0
}
 800229c:	4618      	mov	r0, r3
 800229e:	3718      	adds	r7, #24
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	40021000 	.word	0x40021000

080022a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d101      	bne.n	80022bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	e0d0      	b.n	800245e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022bc:	4b6a      	ldr	r3, [pc, #424]	@ (8002468 <HAL_RCC_ClockConfig+0x1c0>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0307 	and.w	r3, r3, #7
 80022c4:	683a      	ldr	r2, [r7, #0]
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d910      	bls.n	80022ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ca:	4b67      	ldr	r3, [pc, #412]	@ (8002468 <HAL_RCC_ClockConfig+0x1c0>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f023 0207 	bic.w	r2, r3, #7
 80022d2:	4965      	ldr	r1, [pc, #404]	@ (8002468 <HAL_RCC_ClockConfig+0x1c0>)
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022da:	4b63      	ldr	r3, [pc, #396]	@ (8002468 <HAL_RCC_ClockConfig+0x1c0>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0307 	and.w	r3, r3, #7
 80022e2:	683a      	ldr	r2, [r7, #0]
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d001      	beq.n	80022ec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e0b8      	b.n	800245e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0302 	and.w	r3, r3, #2
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d020      	beq.n	800233a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 0304 	and.w	r3, r3, #4
 8002300:	2b00      	cmp	r3, #0
 8002302:	d005      	beq.n	8002310 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002304:	4b59      	ldr	r3, [pc, #356]	@ (800246c <HAL_RCC_ClockConfig+0x1c4>)
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	4a58      	ldr	r2, [pc, #352]	@ (800246c <HAL_RCC_ClockConfig+0x1c4>)
 800230a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800230e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0308 	and.w	r3, r3, #8
 8002318:	2b00      	cmp	r3, #0
 800231a:	d005      	beq.n	8002328 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800231c:	4b53      	ldr	r3, [pc, #332]	@ (800246c <HAL_RCC_ClockConfig+0x1c4>)
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	4a52      	ldr	r2, [pc, #328]	@ (800246c <HAL_RCC_ClockConfig+0x1c4>)
 8002322:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002326:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002328:	4b50      	ldr	r3, [pc, #320]	@ (800246c <HAL_RCC_ClockConfig+0x1c4>)
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	689b      	ldr	r3, [r3, #8]
 8002334:	494d      	ldr	r1, [pc, #308]	@ (800246c <HAL_RCC_ClockConfig+0x1c4>)
 8002336:	4313      	orrs	r3, r2
 8002338:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0301 	and.w	r3, r3, #1
 8002342:	2b00      	cmp	r3, #0
 8002344:	d040      	beq.n	80023c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	2b01      	cmp	r3, #1
 800234c:	d107      	bne.n	800235e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800234e:	4b47      	ldr	r3, [pc, #284]	@ (800246c <HAL_RCC_ClockConfig+0x1c4>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d115      	bne.n	8002386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e07f      	b.n	800245e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	2b02      	cmp	r3, #2
 8002364:	d107      	bne.n	8002376 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002366:	4b41      	ldr	r3, [pc, #260]	@ (800246c <HAL_RCC_ClockConfig+0x1c4>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800236e:	2b00      	cmp	r3, #0
 8002370:	d109      	bne.n	8002386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e073      	b.n	800245e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002376:	4b3d      	ldr	r3, [pc, #244]	@ (800246c <HAL_RCC_ClockConfig+0x1c4>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0302 	and.w	r3, r3, #2
 800237e:	2b00      	cmp	r3, #0
 8002380:	d101      	bne.n	8002386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e06b      	b.n	800245e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002386:	4b39      	ldr	r3, [pc, #228]	@ (800246c <HAL_RCC_ClockConfig+0x1c4>)
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	f023 0203 	bic.w	r2, r3, #3
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	4936      	ldr	r1, [pc, #216]	@ (800246c <HAL_RCC_ClockConfig+0x1c4>)
 8002394:	4313      	orrs	r3, r2
 8002396:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002398:	f7fe ff8a 	bl	80012b0 <HAL_GetTick>
 800239c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800239e:	e00a      	b.n	80023b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023a0:	f7fe ff86 	bl	80012b0 <HAL_GetTick>
 80023a4:	4602      	mov	r2, r0
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d901      	bls.n	80023b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023b2:	2303      	movs	r3, #3
 80023b4:	e053      	b.n	800245e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023b6:	4b2d      	ldr	r3, [pc, #180]	@ (800246c <HAL_RCC_ClockConfig+0x1c4>)
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	f003 020c 	and.w	r2, r3, #12
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d1eb      	bne.n	80023a0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023c8:	4b27      	ldr	r3, [pc, #156]	@ (8002468 <HAL_RCC_ClockConfig+0x1c0>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 0307 	and.w	r3, r3, #7
 80023d0:	683a      	ldr	r2, [r7, #0]
 80023d2:	429a      	cmp	r2, r3
 80023d4:	d210      	bcs.n	80023f8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023d6:	4b24      	ldr	r3, [pc, #144]	@ (8002468 <HAL_RCC_ClockConfig+0x1c0>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f023 0207 	bic.w	r2, r3, #7
 80023de:	4922      	ldr	r1, [pc, #136]	@ (8002468 <HAL_RCC_ClockConfig+0x1c0>)
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023e6:	4b20      	ldr	r3, [pc, #128]	@ (8002468 <HAL_RCC_ClockConfig+0x1c0>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f003 0307 	and.w	r3, r3, #7
 80023ee:	683a      	ldr	r2, [r7, #0]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d001      	beq.n	80023f8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e032      	b.n	800245e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 0304 	and.w	r3, r3, #4
 8002400:	2b00      	cmp	r3, #0
 8002402:	d008      	beq.n	8002416 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002404:	4b19      	ldr	r3, [pc, #100]	@ (800246c <HAL_RCC_ClockConfig+0x1c4>)
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	4916      	ldr	r1, [pc, #88]	@ (800246c <HAL_RCC_ClockConfig+0x1c4>)
 8002412:	4313      	orrs	r3, r2
 8002414:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0308 	and.w	r3, r3, #8
 800241e:	2b00      	cmp	r3, #0
 8002420:	d009      	beq.n	8002436 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002422:	4b12      	ldr	r3, [pc, #72]	@ (800246c <HAL_RCC_ClockConfig+0x1c4>)
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	691b      	ldr	r3, [r3, #16]
 800242e:	00db      	lsls	r3, r3, #3
 8002430:	490e      	ldr	r1, [pc, #56]	@ (800246c <HAL_RCC_ClockConfig+0x1c4>)
 8002432:	4313      	orrs	r3, r2
 8002434:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002436:	f000 f821 	bl	800247c <HAL_RCC_GetSysClockFreq>
 800243a:	4602      	mov	r2, r0
 800243c:	4b0b      	ldr	r3, [pc, #44]	@ (800246c <HAL_RCC_ClockConfig+0x1c4>)
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	091b      	lsrs	r3, r3, #4
 8002442:	f003 030f 	and.w	r3, r3, #15
 8002446:	490a      	ldr	r1, [pc, #40]	@ (8002470 <HAL_RCC_ClockConfig+0x1c8>)
 8002448:	5ccb      	ldrb	r3, [r1, r3]
 800244a:	fa22 f303 	lsr.w	r3, r2, r3
 800244e:	4a09      	ldr	r2, [pc, #36]	@ (8002474 <HAL_RCC_ClockConfig+0x1cc>)
 8002450:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002452:	4b09      	ldr	r3, [pc, #36]	@ (8002478 <HAL_RCC_ClockConfig+0x1d0>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4618      	mov	r0, r3
 8002458:	f7fe fee8 	bl	800122c <HAL_InitTick>

  return HAL_OK;
 800245c:	2300      	movs	r3, #0
}
 800245e:	4618      	mov	r0, r3
 8002460:	3710      	adds	r7, #16
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	40022000 	.word	0x40022000
 800246c:	40021000 	.word	0x40021000
 8002470:	08003f90 	.word	0x08003f90
 8002474:	2000005c 	.word	0x2000005c
 8002478:	20000060 	.word	0x20000060

0800247c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800247c:	b480      	push	{r7}
 800247e:	b087      	sub	sp, #28
 8002480:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002482:	2300      	movs	r3, #0
 8002484:	60fb      	str	r3, [r7, #12]
 8002486:	2300      	movs	r3, #0
 8002488:	60bb      	str	r3, [r7, #8]
 800248a:	2300      	movs	r3, #0
 800248c:	617b      	str	r3, [r7, #20]
 800248e:	2300      	movs	r3, #0
 8002490:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002492:	2300      	movs	r3, #0
 8002494:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002496:	4b1e      	ldr	r3, [pc, #120]	@ (8002510 <HAL_RCC_GetSysClockFreq+0x94>)
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	f003 030c 	and.w	r3, r3, #12
 80024a2:	2b04      	cmp	r3, #4
 80024a4:	d002      	beq.n	80024ac <HAL_RCC_GetSysClockFreq+0x30>
 80024a6:	2b08      	cmp	r3, #8
 80024a8:	d003      	beq.n	80024b2 <HAL_RCC_GetSysClockFreq+0x36>
 80024aa:	e027      	b.n	80024fc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024ac:	4b19      	ldr	r3, [pc, #100]	@ (8002514 <HAL_RCC_GetSysClockFreq+0x98>)
 80024ae:	613b      	str	r3, [r7, #16]
      break;
 80024b0:	e027      	b.n	8002502 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	0c9b      	lsrs	r3, r3, #18
 80024b6:	f003 030f 	and.w	r3, r3, #15
 80024ba:	4a17      	ldr	r2, [pc, #92]	@ (8002518 <HAL_RCC_GetSysClockFreq+0x9c>)
 80024bc:	5cd3      	ldrb	r3, [r2, r3]
 80024be:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d010      	beq.n	80024ec <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80024ca:	4b11      	ldr	r3, [pc, #68]	@ (8002510 <HAL_RCC_GetSysClockFreq+0x94>)
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	0c5b      	lsrs	r3, r3, #17
 80024d0:	f003 0301 	and.w	r3, r3, #1
 80024d4:	4a11      	ldr	r2, [pc, #68]	@ (800251c <HAL_RCC_GetSysClockFreq+0xa0>)
 80024d6:	5cd3      	ldrb	r3, [r2, r3]
 80024d8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002514 <HAL_RCC_GetSysClockFreq+0x98>)
 80024de:	fb03 f202 	mul.w	r2, r3, r2
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80024e8:	617b      	str	r3, [r7, #20]
 80024ea:	e004      	b.n	80024f6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	4a0c      	ldr	r2, [pc, #48]	@ (8002520 <HAL_RCC_GetSysClockFreq+0xa4>)
 80024f0:	fb02 f303 	mul.w	r3, r2, r3
 80024f4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	613b      	str	r3, [r7, #16]
      break;
 80024fa:	e002      	b.n	8002502 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80024fc:	4b05      	ldr	r3, [pc, #20]	@ (8002514 <HAL_RCC_GetSysClockFreq+0x98>)
 80024fe:	613b      	str	r3, [r7, #16]
      break;
 8002500:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002502:	693b      	ldr	r3, [r7, #16]
}
 8002504:	4618      	mov	r0, r3
 8002506:	371c      	adds	r7, #28
 8002508:	46bd      	mov	sp, r7
 800250a:	bc80      	pop	{r7}
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	40021000 	.word	0x40021000
 8002514:	007a1200 	.word	0x007a1200
 8002518:	08003fa8 	.word	0x08003fa8
 800251c:	08003fb8 	.word	0x08003fb8
 8002520:	003d0900 	.word	0x003d0900

08002524 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002528:	4b02      	ldr	r3, [pc, #8]	@ (8002534 <HAL_RCC_GetHCLKFreq+0x10>)
 800252a:	681b      	ldr	r3, [r3, #0]
}
 800252c:	4618      	mov	r0, r3
 800252e:	46bd      	mov	sp, r7
 8002530:	bc80      	pop	{r7}
 8002532:	4770      	bx	lr
 8002534:	2000005c 	.word	0x2000005c

08002538 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800253c:	f7ff fff2 	bl	8002524 <HAL_RCC_GetHCLKFreq>
 8002540:	4602      	mov	r2, r0
 8002542:	4b05      	ldr	r3, [pc, #20]	@ (8002558 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	0a1b      	lsrs	r3, r3, #8
 8002548:	f003 0307 	and.w	r3, r3, #7
 800254c:	4903      	ldr	r1, [pc, #12]	@ (800255c <HAL_RCC_GetPCLK1Freq+0x24>)
 800254e:	5ccb      	ldrb	r3, [r1, r3]
 8002550:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002554:	4618      	mov	r0, r3
 8002556:	bd80      	pop	{r7, pc}
 8002558:	40021000 	.word	0x40021000
 800255c:	08003fa0 	.word	0x08003fa0

08002560 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002564:	f7ff ffde 	bl	8002524 <HAL_RCC_GetHCLKFreq>
 8002568:	4602      	mov	r2, r0
 800256a:	4b05      	ldr	r3, [pc, #20]	@ (8002580 <HAL_RCC_GetPCLK2Freq+0x20>)
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	0adb      	lsrs	r3, r3, #11
 8002570:	f003 0307 	and.w	r3, r3, #7
 8002574:	4903      	ldr	r1, [pc, #12]	@ (8002584 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002576:	5ccb      	ldrb	r3, [r1, r3]
 8002578:	fa22 f303 	lsr.w	r3, r2, r3
}
 800257c:	4618      	mov	r0, r3
 800257e:	bd80      	pop	{r7, pc}
 8002580:	40021000 	.word	0x40021000
 8002584:	08003fa0 	.word	0x08003fa0

08002588 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002588:	b480      	push	{r7}
 800258a:	b085      	sub	sp, #20
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002590:	4b0a      	ldr	r3, [pc, #40]	@ (80025bc <RCC_Delay+0x34>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a0a      	ldr	r2, [pc, #40]	@ (80025c0 <RCC_Delay+0x38>)
 8002596:	fba2 2303 	umull	r2, r3, r2, r3
 800259a:	0a5b      	lsrs	r3, r3, #9
 800259c:	687a      	ldr	r2, [r7, #4]
 800259e:	fb02 f303 	mul.w	r3, r2, r3
 80025a2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80025a4:	bf00      	nop
  }
  while (Delay --);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	1e5a      	subs	r2, r3, #1
 80025aa:	60fa      	str	r2, [r7, #12]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d1f9      	bne.n	80025a4 <RCC_Delay+0x1c>
}
 80025b0:	bf00      	nop
 80025b2:	bf00      	nop
 80025b4:	3714      	adds	r7, #20
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bc80      	pop	{r7}
 80025ba:	4770      	bx	lr
 80025bc:	2000005c 	.word	0x2000005c
 80025c0:	10624dd3 	.word	0x10624dd3

080025c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d101      	bne.n	80025d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e041      	b.n	800265a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d106      	bne.n	80025f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f7fe fb22 	bl	8000c34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2202      	movs	r2, #2
 80025f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	3304      	adds	r3, #4
 8002600:	4619      	mov	r1, r3
 8002602:	4610      	mov	r0, r2
 8002604:	f000 f8f4 	bl	80027f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2201      	movs	r2, #1
 800260c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2201      	movs	r2, #1
 8002614:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2201      	movs	r2, #1
 800261c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2201      	movs	r2, #1
 8002624:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2201      	movs	r2, #1
 800262c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2201      	movs	r2, #1
 8002634:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2201      	movs	r2, #1
 800263c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2201      	movs	r2, #1
 8002644:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2201      	movs	r2, #1
 800264c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2201      	movs	r2, #1
 8002654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002658:	2300      	movs	r3, #0
}
 800265a:	4618      	mov	r0, r3
 800265c:	3708      	adds	r7, #8
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}

08002662 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002662:	b580      	push	{r7, lr}
 8002664:	b084      	sub	sp, #16
 8002666:	af00      	add	r7, sp, #0
 8002668:	6078      	str	r0, [r7, #4]
 800266a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800266c:	2300      	movs	r3, #0
 800266e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002676:	2b01      	cmp	r3, #1
 8002678:	d101      	bne.n	800267e <HAL_TIM_ConfigClockSource+0x1c>
 800267a:	2302      	movs	r3, #2
 800267c:	e0b4      	b.n	80027e8 <HAL_TIM_ConfigClockSource+0x186>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2201      	movs	r2, #1
 8002682:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2202      	movs	r2, #2
 800268a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800269c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80026a4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	68ba      	ldr	r2, [r7, #8]
 80026ac:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026b6:	d03e      	beq.n	8002736 <HAL_TIM_ConfigClockSource+0xd4>
 80026b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026bc:	f200 8087 	bhi.w	80027ce <HAL_TIM_ConfigClockSource+0x16c>
 80026c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026c4:	f000 8086 	beq.w	80027d4 <HAL_TIM_ConfigClockSource+0x172>
 80026c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026cc:	d87f      	bhi.n	80027ce <HAL_TIM_ConfigClockSource+0x16c>
 80026ce:	2b70      	cmp	r3, #112	@ 0x70
 80026d0:	d01a      	beq.n	8002708 <HAL_TIM_ConfigClockSource+0xa6>
 80026d2:	2b70      	cmp	r3, #112	@ 0x70
 80026d4:	d87b      	bhi.n	80027ce <HAL_TIM_ConfigClockSource+0x16c>
 80026d6:	2b60      	cmp	r3, #96	@ 0x60
 80026d8:	d050      	beq.n	800277c <HAL_TIM_ConfigClockSource+0x11a>
 80026da:	2b60      	cmp	r3, #96	@ 0x60
 80026dc:	d877      	bhi.n	80027ce <HAL_TIM_ConfigClockSource+0x16c>
 80026de:	2b50      	cmp	r3, #80	@ 0x50
 80026e0:	d03c      	beq.n	800275c <HAL_TIM_ConfigClockSource+0xfa>
 80026e2:	2b50      	cmp	r3, #80	@ 0x50
 80026e4:	d873      	bhi.n	80027ce <HAL_TIM_ConfigClockSource+0x16c>
 80026e6:	2b40      	cmp	r3, #64	@ 0x40
 80026e8:	d058      	beq.n	800279c <HAL_TIM_ConfigClockSource+0x13a>
 80026ea:	2b40      	cmp	r3, #64	@ 0x40
 80026ec:	d86f      	bhi.n	80027ce <HAL_TIM_ConfigClockSource+0x16c>
 80026ee:	2b30      	cmp	r3, #48	@ 0x30
 80026f0:	d064      	beq.n	80027bc <HAL_TIM_ConfigClockSource+0x15a>
 80026f2:	2b30      	cmp	r3, #48	@ 0x30
 80026f4:	d86b      	bhi.n	80027ce <HAL_TIM_ConfigClockSource+0x16c>
 80026f6:	2b20      	cmp	r3, #32
 80026f8:	d060      	beq.n	80027bc <HAL_TIM_ConfigClockSource+0x15a>
 80026fa:	2b20      	cmp	r3, #32
 80026fc:	d867      	bhi.n	80027ce <HAL_TIM_ConfigClockSource+0x16c>
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d05c      	beq.n	80027bc <HAL_TIM_ConfigClockSource+0x15a>
 8002702:	2b10      	cmp	r3, #16
 8002704:	d05a      	beq.n	80027bc <HAL_TIM_ConfigClockSource+0x15a>
 8002706:	e062      	b.n	80027ce <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002718:	f000 f94f 	bl	80029ba <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800272a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	68ba      	ldr	r2, [r7, #8]
 8002732:	609a      	str	r2, [r3, #8]
      break;
 8002734:	e04f      	b.n	80027d6 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002746:	f000 f938 	bl	80029ba <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	689a      	ldr	r2, [r3, #8]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002758:	609a      	str	r2, [r3, #8]
      break;
 800275a:	e03c      	b.n	80027d6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002768:	461a      	mov	r2, r3
 800276a:	f000 f8af 	bl	80028cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	2150      	movs	r1, #80	@ 0x50
 8002774:	4618      	mov	r0, r3
 8002776:	f000 f906 	bl	8002986 <TIM_ITRx_SetConfig>
      break;
 800277a:	e02c      	b.n	80027d6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002788:	461a      	mov	r2, r3
 800278a:	f000 f8cd 	bl	8002928 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	2160      	movs	r1, #96	@ 0x60
 8002794:	4618      	mov	r0, r3
 8002796:	f000 f8f6 	bl	8002986 <TIM_ITRx_SetConfig>
      break;
 800279a:	e01c      	b.n	80027d6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80027a8:	461a      	mov	r2, r3
 80027aa:	f000 f88f 	bl	80028cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	2140      	movs	r1, #64	@ 0x40
 80027b4:	4618      	mov	r0, r3
 80027b6:	f000 f8e6 	bl	8002986 <TIM_ITRx_SetConfig>
      break;
 80027ba:	e00c      	b.n	80027d6 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4619      	mov	r1, r3
 80027c6:	4610      	mov	r0, r2
 80027c8:	f000 f8dd 	bl	8002986 <TIM_ITRx_SetConfig>
      break;
 80027cc:	e003      	b.n	80027d6 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	73fb      	strb	r3, [r7, #15]
      break;
 80027d2:	e000      	b.n	80027d6 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80027d4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2201      	movs	r2, #1
 80027da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2200      	movs	r2, #0
 80027e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80027e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3710      	adds	r7, #16
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b085      	sub	sp, #20
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	4a2f      	ldr	r2, [pc, #188]	@ (80028c0 <TIM_Base_SetConfig+0xd0>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d00b      	beq.n	8002820 <TIM_Base_SetConfig+0x30>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800280e:	d007      	beq.n	8002820 <TIM_Base_SetConfig+0x30>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	4a2c      	ldr	r2, [pc, #176]	@ (80028c4 <TIM_Base_SetConfig+0xd4>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d003      	beq.n	8002820 <TIM_Base_SetConfig+0x30>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	4a2b      	ldr	r2, [pc, #172]	@ (80028c8 <TIM_Base_SetConfig+0xd8>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d108      	bne.n	8002832 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002826:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	68fa      	ldr	r2, [r7, #12]
 800282e:	4313      	orrs	r3, r2
 8002830:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a22      	ldr	r2, [pc, #136]	@ (80028c0 <TIM_Base_SetConfig+0xd0>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d00b      	beq.n	8002852 <TIM_Base_SetConfig+0x62>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002840:	d007      	beq.n	8002852 <TIM_Base_SetConfig+0x62>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a1f      	ldr	r2, [pc, #124]	@ (80028c4 <TIM_Base_SetConfig+0xd4>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d003      	beq.n	8002852 <TIM_Base_SetConfig+0x62>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a1e      	ldr	r2, [pc, #120]	@ (80028c8 <TIM_Base_SetConfig+0xd8>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d108      	bne.n	8002864 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002858:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	68db      	ldr	r3, [r3, #12]
 800285e:	68fa      	ldr	r2, [r7, #12]
 8002860:	4313      	orrs	r3, r2
 8002862:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	695b      	ldr	r3, [r3, #20]
 800286e:	4313      	orrs	r3, r2
 8002870:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	68fa      	ldr	r2, [r7, #12]
 8002876:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	689a      	ldr	r2, [r3, #8]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	4a0d      	ldr	r2, [pc, #52]	@ (80028c0 <TIM_Base_SetConfig+0xd0>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d103      	bne.n	8002898 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	691a      	ldr	r2, [r3, #16]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2201      	movs	r2, #1
 800289c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d005      	beq.n	80028b6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	691b      	ldr	r3, [r3, #16]
 80028ae:	f023 0201 	bic.w	r2, r3, #1
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	611a      	str	r2, [r3, #16]
  }
}
 80028b6:	bf00      	nop
 80028b8:	3714      	adds	r7, #20
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bc80      	pop	{r7}
 80028be:	4770      	bx	lr
 80028c0:	40012c00 	.word	0x40012c00
 80028c4:	40000400 	.word	0x40000400
 80028c8:	40000800 	.word	0x40000800

080028cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b087      	sub	sp, #28
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	60f8      	str	r0, [r7, #12]
 80028d4:	60b9      	str	r1, [r7, #8]
 80028d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6a1b      	ldr	r3, [r3, #32]
 80028dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	6a1b      	ldr	r3, [r3, #32]
 80028e2:	f023 0201 	bic.w	r2, r3, #1
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	699b      	ldr	r3, [r3, #24]
 80028ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80028f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	011b      	lsls	r3, r3, #4
 80028fc:	693a      	ldr	r2, [r7, #16]
 80028fe:	4313      	orrs	r3, r2
 8002900:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	f023 030a 	bic.w	r3, r3, #10
 8002908:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800290a:	697a      	ldr	r2, [r7, #20]
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	4313      	orrs	r3, r2
 8002910:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	693a      	ldr	r2, [r7, #16]
 8002916:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	697a      	ldr	r2, [r7, #20]
 800291c:	621a      	str	r2, [r3, #32]
}
 800291e:	bf00      	nop
 8002920:	371c      	adds	r7, #28
 8002922:	46bd      	mov	sp, r7
 8002924:	bc80      	pop	{r7}
 8002926:	4770      	bx	lr

08002928 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002928:	b480      	push	{r7}
 800292a:	b087      	sub	sp, #28
 800292c:	af00      	add	r7, sp, #0
 800292e:	60f8      	str	r0, [r7, #12]
 8002930:	60b9      	str	r1, [r7, #8]
 8002932:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	6a1b      	ldr	r3, [r3, #32]
 8002938:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	6a1b      	ldr	r3, [r3, #32]
 800293e:	f023 0210 	bic.w	r2, r3, #16
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	699b      	ldr	r3, [r3, #24]
 800294a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002952:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	031b      	lsls	r3, r3, #12
 8002958:	693a      	ldr	r2, [r7, #16]
 800295a:	4313      	orrs	r3, r2
 800295c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002964:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	011b      	lsls	r3, r3, #4
 800296a:	697a      	ldr	r2, [r7, #20]
 800296c:	4313      	orrs	r3, r2
 800296e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	693a      	ldr	r2, [r7, #16]
 8002974:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	697a      	ldr	r2, [r7, #20]
 800297a:	621a      	str	r2, [r3, #32]
}
 800297c:	bf00      	nop
 800297e:	371c      	adds	r7, #28
 8002980:	46bd      	mov	sp, r7
 8002982:	bc80      	pop	{r7}
 8002984:	4770      	bx	lr

08002986 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002986:	b480      	push	{r7}
 8002988:	b085      	sub	sp, #20
 800298a:	af00      	add	r7, sp, #0
 800298c:	6078      	str	r0, [r7, #4]
 800298e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800299c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800299e:	683a      	ldr	r2, [r7, #0]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	4313      	orrs	r3, r2
 80029a4:	f043 0307 	orr.w	r3, r3, #7
 80029a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	68fa      	ldr	r2, [r7, #12]
 80029ae:	609a      	str	r2, [r3, #8]
}
 80029b0:	bf00      	nop
 80029b2:	3714      	adds	r7, #20
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bc80      	pop	{r7}
 80029b8:	4770      	bx	lr

080029ba <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80029ba:	b480      	push	{r7}
 80029bc:	b087      	sub	sp, #28
 80029be:	af00      	add	r7, sp, #0
 80029c0:	60f8      	str	r0, [r7, #12]
 80029c2:	60b9      	str	r1, [r7, #8]
 80029c4:	607a      	str	r2, [r7, #4]
 80029c6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80029d4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	021a      	lsls	r2, r3, #8
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	431a      	orrs	r2, r3
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	697a      	ldr	r2, [r7, #20]
 80029e4:	4313      	orrs	r3, r2
 80029e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	697a      	ldr	r2, [r7, #20]
 80029ec:	609a      	str	r2, [r3, #8]
}
 80029ee:	bf00      	nop
 80029f0:	371c      	adds	r7, #28
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bc80      	pop	{r7}
 80029f6:	4770      	bx	lr

080029f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d101      	bne.n	8002a10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002a0c:	2302      	movs	r3, #2
 8002a0e:	e046      	b.n	8002a9e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2201      	movs	r2, #1
 8002a14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2202      	movs	r2, #2
 8002a1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	68fa      	ldr	r2, [r7, #12]
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	68fa      	ldr	r2, [r7, #12]
 8002a48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a16      	ldr	r2, [pc, #88]	@ (8002aa8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d00e      	beq.n	8002a72 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a5c:	d009      	beq.n	8002a72 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a12      	ldr	r2, [pc, #72]	@ (8002aac <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d004      	beq.n	8002a72 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a10      	ldr	r2, [pc, #64]	@ (8002ab0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d10c      	bne.n	8002a8c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002a78:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	68ba      	ldr	r2, [r7, #8]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	68ba      	ldr	r2, [r7, #8]
 8002a8a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2200      	movs	r2, #0
 8002a98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002a9c:	2300      	movs	r3, #0
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3714      	adds	r7, #20
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bc80      	pop	{r7}
 8002aa6:	4770      	bx	lr
 8002aa8:	40012c00 	.word	0x40012c00
 8002aac:	40000400 	.word	0x40000400
 8002ab0:	40000800 	.word	0x40000800

08002ab4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d101      	bne.n	8002ac6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e042      	b.n	8002b4c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d106      	bne.n	8002ae0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f7fe fa60 	bl	8000fa0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2224      	movs	r2, #36	@ 0x24
 8002ae4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	68da      	ldr	r2, [r3, #12]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002af6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	f001 f883 	bl	8003c04 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	691a      	ldr	r2, [r3, #16]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002b0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	695a      	ldr	r2, [r3, #20]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002b1c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	68da      	ldr	r2, [r3, #12]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b2c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2200      	movs	r2, #0
 8002b32:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2220      	movs	r2, #32
 8002b38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2220      	movs	r2, #32
 8002b40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2200      	movs	r2, #0
 8002b48:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002b4a:	2300      	movs	r3, #0
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3708      	adds	r7, #8
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b08a      	sub	sp, #40	@ 0x28
 8002b58:	af02      	add	r7, sp, #8
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	60b9      	str	r1, [r7, #8]
 8002b5e:	603b      	str	r3, [r7, #0]
 8002b60:	4613      	mov	r3, r2
 8002b62:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b64:	2300      	movs	r3, #0
 8002b66:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	2b20      	cmp	r3, #32
 8002b72:	d175      	bne.n	8002c60 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d002      	beq.n	8002b80 <HAL_UART_Transmit+0x2c>
 8002b7a:	88fb      	ldrh	r3, [r7, #6]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d101      	bne.n	8002b84 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e06e      	b.n	8002c62 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2200      	movs	r2, #0
 8002b88:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2221      	movs	r2, #33	@ 0x21
 8002b8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b92:	f7fe fb8d 	bl	80012b0 <HAL_GetTick>
 8002b96:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	88fa      	ldrh	r2, [r7, #6]
 8002b9c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	88fa      	ldrh	r2, [r7, #6]
 8002ba2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bac:	d108      	bne.n	8002bc0 <HAL_UART_Transmit+0x6c>
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	691b      	ldr	r3, [r3, #16]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d104      	bne.n	8002bc0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	61bb      	str	r3, [r7, #24]
 8002bbe:	e003      	b.n	8002bc8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002bc8:	e02e      	b.n	8002c28 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	9300      	str	r3, [sp, #0]
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	2180      	movs	r1, #128	@ 0x80
 8002bd4:	68f8      	ldr	r0, [r7, #12]
 8002bd6:	f000 fd5f 	bl	8003698 <UART_WaitOnFlagUntilTimeout>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d005      	beq.n	8002bec <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2220      	movs	r2, #32
 8002be4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002be8:	2303      	movs	r3, #3
 8002bea:	e03a      	b.n	8002c62 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002bec:	69fb      	ldr	r3, [r7, #28]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d10b      	bne.n	8002c0a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002bf2:	69bb      	ldr	r3, [r7, #24]
 8002bf4:	881b      	ldrh	r3, [r3, #0]
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c00:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002c02:	69bb      	ldr	r3, [r7, #24]
 8002c04:	3302      	adds	r3, #2
 8002c06:	61bb      	str	r3, [r7, #24]
 8002c08:	e007      	b.n	8002c1a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	781a      	ldrb	r2, [r3, #0]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	3301      	adds	r3, #1
 8002c18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	3b01      	subs	r3, #1
 8002c22:	b29a      	uxth	r2, r3
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c2c:	b29b      	uxth	r3, r3
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1cb      	bne.n	8002bca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	9300      	str	r3, [sp, #0]
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	2140      	movs	r1, #64	@ 0x40
 8002c3c:	68f8      	ldr	r0, [r7, #12]
 8002c3e:	f000 fd2b 	bl	8003698 <UART_WaitOnFlagUntilTimeout>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d005      	beq.n	8002c54 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2220      	movs	r2, #32
 8002c4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002c50:	2303      	movs	r3, #3
 8002c52:	e006      	b.n	8002c62 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2220      	movs	r2, #32
 8002c58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	e000      	b.n	8002c62 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002c60:	2302      	movs	r3, #2
  }
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3720      	adds	r7, #32
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}

08002c6a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c6a:	b580      	push	{r7, lr}
 8002c6c:	b08a      	sub	sp, #40	@ 0x28
 8002c6e:	af02      	add	r7, sp, #8
 8002c70:	60f8      	str	r0, [r7, #12]
 8002c72:	60b9      	str	r1, [r7, #8]
 8002c74:	603b      	str	r3, [r7, #0]
 8002c76:	4613      	mov	r3, r2
 8002c78:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	2b20      	cmp	r3, #32
 8002c88:	f040 8081 	bne.w	8002d8e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d002      	beq.n	8002c98 <HAL_UART_Receive+0x2e>
 8002c92:	88fb      	ldrh	r3, [r7, #6]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d101      	bne.n	8002c9c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e079      	b.n	8002d90 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2222      	movs	r2, #34	@ 0x22
 8002ca6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2200      	movs	r2, #0
 8002cae:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002cb0:	f7fe fafe 	bl	80012b0 <HAL_GetTick>
 8002cb4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	88fa      	ldrh	r2, [r7, #6]
 8002cba:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	88fa      	ldrh	r2, [r7, #6]
 8002cc0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cca:	d108      	bne.n	8002cde <HAL_UART_Receive+0x74>
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	691b      	ldr	r3, [r3, #16]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d104      	bne.n	8002cde <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	61bb      	str	r3, [r7, #24]
 8002cdc:	e003      	b.n	8002ce6 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002ce6:	e047      	b.n	8002d78 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	9300      	str	r3, [sp, #0]
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	2120      	movs	r1, #32
 8002cf2:	68f8      	ldr	r0, [r7, #12]
 8002cf4:	f000 fcd0 	bl	8003698 <UART_WaitOnFlagUntilTimeout>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d005      	beq.n	8002d0a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2220      	movs	r2, #32
 8002d02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e042      	b.n	8002d90 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002d0a:	69fb      	ldr	r3, [r7, #28]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d10c      	bne.n	8002d2a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	b29b      	uxth	r3, r3
 8002d18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d1c:	b29a      	uxth	r2, r3
 8002d1e:	69bb      	ldr	r3, [r7, #24]
 8002d20:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	3302      	adds	r3, #2
 8002d26:	61bb      	str	r3, [r7, #24]
 8002d28:	e01f      	b.n	8002d6a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d32:	d007      	beq.n	8002d44 <HAL_UART_Receive+0xda>
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d10a      	bne.n	8002d52 <HAL_UART_Receive+0xe8>
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	691b      	ldr	r3, [r3, #16]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d106      	bne.n	8002d52 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	b2da      	uxtb	r2, r3
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	701a      	strb	r2, [r3, #0]
 8002d50:	e008      	b.n	8002d64 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d5e:	b2da      	uxtb	r2, r3
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	3301      	adds	r3, #1
 8002d68:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	3b01      	subs	r3, #1
 8002d72:	b29a      	uxth	r2, r3
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d1b2      	bne.n	8002ce8 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2220      	movs	r2, #32
 8002d86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	e000      	b.n	8002d90 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002d8e:	2302      	movs	r3, #2
  }
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	3720      	adds	r7, #32
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	60f8      	str	r0, [r7, #12]
 8002da0:	60b9      	str	r1, [r7, #8]
 8002da2:	4613      	mov	r3, r2
 8002da4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	2b20      	cmp	r3, #32
 8002db0:	d112      	bne.n	8002dd8 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d002      	beq.n	8002dbe <HAL_UART_Receive_DMA+0x26>
 8002db8:	88fb      	ldrh	r3, [r7, #6]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d101      	bne.n	8002dc2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e00b      	b.n	8002dda <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8002dc8:	88fb      	ldrh	r3, [r7, #6]
 8002dca:	461a      	mov	r2, r3
 8002dcc:	68b9      	ldr	r1, [r7, #8]
 8002dce:	68f8      	ldr	r0, [r7, #12]
 8002dd0:	f000 fcbc 	bl	800374c <UART_Start_Receive_DMA>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	e000      	b.n	8002dda <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002dd8:	2302      	movs	r3, #2
  }
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3710      	adds	r7, #16
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}

08002de2 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8002de2:	b580      	push	{r7, lr}
 8002de4:	b090      	sub	sp, #64	@ 0x40
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8002dea:	2300      	movs	r3, #0
 8002dec:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	695b      	ldr	r3, [r3, #20]
 8002df4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	bf14      	ite	ne
 8002dfc:	2301      	movne	r3, #1
 8002dfe:	2300      	moveq	r3, #0
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	2b21      	cmp	r3, #33	@ 0x21
 8002e0e:	d128      	bne.n	8002e62 <HAL_UART_DMAStop+0x80>
 8002e10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d025      	beq.n	8002e62 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	3314      	adds	r3, #20
 8002e1c:	627b      	str	r3, [r7, #36]	@ 0x24
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e20:	e853 3f00 	ldrex	r3, [r3]
 8002e24:	623b      	str	r3, [r7, #32]
   return(result);
 8002e26:	6a3b      	ldr	r3, [r7, #32]
 8002e28:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002e2c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	3314      	adds	r3, #20
 8002e34:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002e36:	633a      	str	r2, [r7, #48]	@ 0x30
 8002e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e3a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002e3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e3e:	e841 2300 	strex	r3, r2, [r1]
 8002e42:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d1e5      	bne.n	8002e16 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d004      	beq.n	8002e5c <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7fe fc20 	bl	800169c <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8002e5c:	6878      	ldr	r0, [r7, #4]
 8002e5e:	f000 fd0f 	bl	8003880 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	695b      	ldr	r3, [r3, #20]
 8002e68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	bf14      	ite	ne
 8002e70:	2301      	movne	r3, #1
 8002e72:	2300      	moveq	r3, #0
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	2b22      	cmp	r3, #34	@ 0x22
 8002e82:	d128      	bne.n	8002ed6 <HAL_UART_DMAStop+0xf4>
 8002e84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d025      	beq.n	8002ed6 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	3314      	adds	r3, #20
 8002e90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	e853 3f00 	ldrex	r3, [r3]
 8002e98:	60fb      	str	r3, [r7, #12]
   return(result);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002ea0:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	3314      	adds	r3, #20
 8002ea8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002eaa:	61fa      	str	r2, [r7, #28]
 8002eac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eae:	69b9      	ldr	r1, [r7, #24]
 8002eb0:	69fa      	ldr	r2, [r7, #28]
 8002eb2:	e841 2300 	strex	r3, r2, [r1]
 8002eb6:	617b      	str	r3, [r7, #20]
   return(result);
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1e5      	bne.n	8002e8a <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d004      	beq.n	8002ed0 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f7fe fbe6 	bl	800169c <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8002ed0:	6878      	ldr	r0, [r7, #4]
 8002ed2:	f000 fcfc 	bl	80038ce <UART_EndRxTransfer>
  }

  return HAL_OK;
 8002ed6:	2300      	movs	r3, #0
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3740      	adds	r7, #64	@ 0x40
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}

08002ee0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b0ba      	sub	sp, #232	@ 0xe8
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	695b      	ldr	r3, [r3, #20]
 8002f02:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002f06:	2300      	movs	r3, #0
 8002f08:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002f12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f16:	f003 030f 	and.w	r3, r3, #15
 8002f1a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002f1e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d10f      	bne.n	8002f46 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f2a:	f003 0320 	and.w	r3, r3, #32
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d009      	beq.n	8002f46 <HAL_UART_IRQHandler+0x66>
 8002f32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f36:	f003 0320 	and.w	r3, r3, #32
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d003      	beq.n	8002f46 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f000 fda2 	bl	8003a88 <UART_Receive_IT>
      return;
 8002f44:	e25b      	b.n	80033fe <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002f46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	f000 80de 	beq.w	800310c <HAL_UART_IRQHandler+0x22c>
 8002f50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002f54:	f003 0301 	and.w	r3, r3, #1
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d106      	bne.n	8002f6a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002f5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f60:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	f000 80d1 	beq.w	800310c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002f6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f6e:	f003 0301 	and.w	r3, r3, #1
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d00b      	beq.n	8002f8e <HAL_UART_IRQHandler+0xae>
 8002f76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d005      	beq.n	8002f8e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f86:	f043 0201 	orr.w	r2, r3, #1
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f92:	f003 0304 	and.w	r3, r3, #4
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d00b      	beq.n	8002fb2 <HAL_UART_IRQHandler+0xd2>
 8002f9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d005      	beq.n	8002fb2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002faa:	f043 0202 	orr.w	r2, r3, #2
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002fb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002fb6:	f003 0302 	and.w	r3, r3, #2
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d00b      	beq.n	8002fd6 <HAL_UART_IRQHandler+0xf6>
 8002fbe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002fc2:	f003 0301 	and.w	r3, r3, #1
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d005      	beq.n	8002fd6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fce:	f043 0204 	orr.w	r2, r3, #4
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002fd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002fda:	f003 0308 	and.w	r3, r3, #8
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d011      	beq.n	8003006 <HAL_UART_IRQHandler+0x126>
 8002fe2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002fe6:	f003 0320 	and.w	r3, r3, #32
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d105      	bne.n	8002ffa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002fee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002ff2:	f003 0301 	and.w	r3, r3, #1
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d005      	beq.n	8003006 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ffe:	f043 0208 	orr.w	r2, r3, #8
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800300a:	2b00      	cmp	r3, #0
 800300c:	f000 81f2 	beq.w	80033f4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003010:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003014:	f003 0320 	and.w	r3, r3, #32
 8003018:	2b00      	cmp	r3, #0
 800301a:	d008      	beq.n	800302e <HAL_UART_IRQHandler+0x14e>
 800301c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003020:	f003 0320 	and.w	r3, r3, #32
 8003024:	2b00      	cmp	r3, #0
 8003026:	d002      	beq.n	800302e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003028:	6878      	ldr	r0, [r7, #4]
 800302a:	f000 fd2d 	bl	8003a88 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	695b      	ldr	r3, [r3, #20]
 8003034:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003038:	2b00      	cmp	r3, #0
 800303a:	bf14      	ite	ne
 800303c:	2301      	movne	r3, #1
 800303e:	2300      	moveq	r3, #0
 8003040:	b2db      	uxtb	r3, r3
 8003042:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800304a:	f003 0308 	and.w	r3, r3, #8
 800304e:	2b00      	cmp	r3, #0
 8003050:	d103      	bne.n	800305a <HAL_UART_IRQHandler+0x17a>
 8003052:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003056:	2b00      	cmp	r3, #0
 8003058:	d04f      	beq.n	80030fa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f000 fc37 	bl	80038ce <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	695b      	ldr	r3, [r3, #20]
 8003066:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800306a:	2b00      	cmp	r3, #0
 800306c:	d041      	beq.n	80030f2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	3314      	adds	r3, #20
 8003074:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003078:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800307c:	e853 3f00 	ldrex	r3, [r3]
 8003080:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003084:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003088:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800308c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	3314      	adds	r3, #20
 8003096:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800309a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800309e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80030a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80030aa:	e841 2300 	strex	r3, r2, [r1]
 80030ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80030b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d1d9      	bne.n	800306e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d013      	beq.n	80030ea <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030c6:	4a7e      	ldr	r2, [pc, #504]	@ (80032c0 <HAL_UART_IRQHandler+0x3e0>)
 80030c8:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7fe fb20 	bl	8001714 <HAL_DMA_Abort_IT>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d016      	beq.n	8003108 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80030e4:	4610      	mov	r0, r2
 80030e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030e8:	e00e      	b.n	8003108 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f000 f9a5 	bl	800343a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030f0:	e00a      	b.n	8003108 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f000 f9a1 	bl	800343a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030f8:	e006      	b.n	8003108 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f000 f99d 	bl	800343a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003106:	e175      	b.n	80033f4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003108:	bf00      	nop
    return;
 800310a:	e173      	b.n	80033f4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003110:	2b01      	cmp	r3, #1
 8003112:	f040 814f 	bne.w	80033b4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003116:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800311a:	f003 0310 	and.w	r3, r3, #16
 800311e:	2b00      	cmp	r3, #0
 8003120:	f000 8148 	beq.w	80033b4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003124:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003128:	f003 0310 	and.w	r3, r3, #16
 800312c:	2b00      	cmp	r3, #0
 800312e:	f000 8141 	beq.w	80033b4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003132:	2300      	movs	r3, #0
 8003134:	60bb      	str	r3, [r7, #8]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	60bb      	str	r3, [r7, #8]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	60bb      	str	r3, [r7, #8]
 8003146:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	695b      	ldr	r3, [r3, #20]
 800314e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003152:	2b00      	cmp	r3, #0
 8003154:	f000 80b6 	beq.w	80032c4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003164:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003168:	2b00      	cmp	r3, #0
 800316a:	f000 8145 	beq.w	80033f8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003172:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003176:	429a      	cmp	r2, r3
 8003178:	f080 813e 	bcs.w	80033f8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003182:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003188:	699b      	ldr	r3, [r3, #24]
 800318a:	2b20      	cmp	r3, #32
 800318c:	f000 8088 	beq.w	80032a0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	330c      	adds	r3, #12
 8003196:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800319a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800319e:	e853 3f00 	ldrex	r3, [r3]
 80031a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80031a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80031aa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80031ae:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	330c      	adds	r3, #12
 80031b8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80031bc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80031c0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031c4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80031c8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80031cc:	e841 2300 	strex	r3, r2, [r1]
 80031d0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80031d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d1d9      	bne.n	8003190 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	3314      	adds	r3, #20
 80031e2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80031e6:	e853 3f00 	ldrex	r3, [r3]
 80031ea:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80031ec:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80031ee:	f023 0301 	bic.w	r3, r3, #1
 80031f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	3314      	adds	r3, #20
 80031fc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003200:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003204:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003206:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003208:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800320c:	e841 2300 	strex	r3, r2, [r1]
 8003210:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003212:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003214:	2b00      	cmp	r3, #0
 8003216:	d1e1      	bne.n	80031dc <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	3314      	adds	r3, #20
 800321e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003220:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003222:	e853 3f00 	ldrex	r3, [r3]
 8003226:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003228:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800322a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800322e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	3314      	adds	r3, #20
 8003238:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800323c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800323e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003240:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003242:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003244:	e841 2300 	strex	r3, r2, [r1]
 8003248:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800324a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800324c:	2b00      	cmp	r3, #0
 800324e:	d1e3      	bne.n	8003218 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2220      	movs	r2, #32
 8003254:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	330c      	adds	r3, #12
 8003264:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003266:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003268:	e853 3f00 	ldrex	r3, [r3]
 800326c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800326e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003270:	f023 0310 	bic.w	r3, r3, #16
 8003274:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	330c      	adds	r3, #12
 800327e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003282:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003284:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003286:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003288:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800328a:	e841 2300 	strex	r3, r2, [r1]
 800328e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003290:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003292:	2b00      	cmp	r3, #0
 8003294:	d1e3      	bne.n	800325e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800329a:	4618      	mov	r0, r3
 800329c:	f7fe f9fe 	bl	800169c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2202      	movs	r2, #2
 80032a4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	b29b      	uxth	r3, r3
 80032b4:	4619      	mov	r1, r3
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f000 f8c8 	bl	800344c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80032bc:	e09c      	b.n	80033f8 <HAL_UART_IRQHandler+0x518>
 80032be:	bf00      	nop
 80032c0:	08003993 	.word	0x08003993
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80032d8:	b29b      	uxth	r3, r3
 80032da:	2b00      	cmp	r3, #0
 80032dc:	f000 808e 	beq.w	80033fc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80032e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	f000 8089 	beq.w	80033fc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	330c      	adds	r3, #12
 80032f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032f4:	e853 3f00 	ldrex	r3, [r3]
 80032f8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80032fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003300:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	330c      	adds	r3, #12
 800330a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800330e:	647a      	str	r2, [r7, #68]	@ 0x44
 8003310:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003312:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003314:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003316:	e841 2300 	strex	r3, r2, [r1]
 800331a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800331c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800331e:	2b00      	cmp	r3, #0
 8003320:	d1e3      	bne.n	80032ea <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	3314      	adds	r3, #20
 8003328:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800332a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800332c:	e853 3f00 	ldrex	r3, [r3]
 8003330:	623b      	str	r3, [r7, #32]
   return(result);
 8003332:	6a3b      	ldr	r3, [r7, #32]
 8003334:	f023 0301 	bic.w	r3, r3, #1
 8003338:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	3314      	adds	r3, #20
 8003342:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003346:	633a      	str	r2, [r7, #48]	@ 0x30
 8003348:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800334a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800334c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800334e:	e841 2300 	strex	r3, r2, [r1]
 8003352:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003356:	2b00      	cmp	r3, #0
 8003358:	d1e3      	bne.n	8003322 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2220      	movs	r2, #32
 800335e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	330c      	adds	r3, #12
 800336e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	e853 3f00 	ldrex	r3, [r3]
 8003376:	60fb      	str	r3, [r7, #12]
   return(result);
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	f023 0310 	bic.w	r3, r3, #16
 800337e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	330c      	adds	r3, #12
 8003388:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800338c:	61fa      	str	r2, [r7, #28]
 800338e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003390:	69b9      	ldr	r1, [r7, #24]
 8003392:	69fa      	ldr	r2, [r7, #28]
 8003394:	e841 2300 	strex	r3, r2, [r1]
 8003398:	617b      	str	r3, [r7, #20]
   return(result);
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d1e3      	bne.n	8003368 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2202      	movs	r2, #2
 80033a4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80033a6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80033aa:	4619      	mov	r1, r3
 80033ac:	6878      	ldr	r0, [r7, #4]
 80033ae:	f000 f84d 	bl	800344c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80033b2:	e023      	b.n	80033fc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80033b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d009      	beq.n	80033d4 <HAL_UART_IRQHandler+0x4f4>
 80033c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80033c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d003      	beq.n	80033d4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	f000 faf4 	bl	80039ba <UART_Transmit_IT>
    return;
 80033d2:	e014      	b.n	80033fe <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80033d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d00e      	beq.n	80033fe <HAL_UART_IRQHandler+0x51e>
 80033e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80033e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d008      	beq.n	80033fe <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	f000 fb33 	bl	8003a58 <UART_EndTransmit_IT>
    return;
 80033f2:	e004      	b.n	80033fe <HAL_UART_IRQHandler+0x51e>
    return;
 80033f4:	bf00      	nop
 80033f6:	e002      	b.n	80033fe <HAL_UART_IRQHandler+0x51e>
      return;
 80033f8:	bf00      	nop
 80033fa:	e000      	b.n	80033fe <HAL_UART_IRQHandler+0x51e>
      return;
 80033fc:	bf00      	nop
  }
}
 80033fe:	37e8      	adds	r7, #232	@ 0xe8
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}

08003404 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003404:	b480      	push	{r7}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800340c:	bf00      	nop
 800340e:	370c      	adds	r7, #12
 8003410:	46bd      	mov	sp, r7
 8003412:	bc80      	pop	{r7}
 8003414:	4770      	bx	lr

08003416 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003416:	b480      	push	{r7}
 8003418:	b083      	sub	sp, #12
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800341e:	bf00      	nop
 8003420:	370c      	adds	r7, #12
 8003422:	46bd      	mov	sp, r7
 8003424:	bc80      	pop	{r7}
 8003426:	4770      	bx	lr

08003428 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003428:	b480      	push	{r7}
 800342a:	b083      	sub	sp, #12
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003430:	bf00      	nop
 8003432:	370c      	adds	r7, #12
 8003434:	46bd      	mov	sp, r7
 8003436:	bc80      	pop	{r7}
 8003438:	4770      	bx	lr

0800343a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800343a:	b480      	push	{r7}
 800343c:	b083      	sub	sp, #12
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003442:	bf00      	nop
 8003444:	370c      	adds	r7, #12
 8003446:	46bd      	mov	sp, r7
 8003448:	bc80      	pop	{r7}
 800344a:	4770      	bx	lr

0800344c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	460b      	mov	r3, r1
 8003456:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003458:	bf00      	nop
 800345a:	370c      	adds	r7, #12
 800345c:	46bd      	mov	sp, r7
 800345e:	bc80      	pop	{r7}
 8003460:	4770      	bx	lr

08003462 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 8003462:	b480      	push	{r7}
 8003464:	b085      	sub	sp, #20
 8003466:	af00      	add	r7, sp, #0
 8003468:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 800346a:	2300      	movs	r3, #0
 800346c:	60fb      	str	r3, [r7, #12]
 800346e:	2300      	movs	r3, #0
 8003470:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003478:	b2db      	uxtb	r3, r3
 800347a:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003482:	b2db      	uxtb	r3, r3
 8003484:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	b2da      	uxtb	r2, r3
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	b2db      	uxtb	r3, r3
 800348e:	4313      	orrs	r3, r2
 8003490:	b2db      	uxtb	r3, r3
}
 8003492:	4618      	mov	r0, r3
 8003494:	3714      	adds	r7, #20
 8003496:	46bd      	mov	sp, r7
 8003498:	bc80      	pop	{r7}
 800349a:	4770      	bx	lr

0800349c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b09c      	sub	sp, #112	@ 0x70
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0320 	and.w	r3, r3, #32
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d172      	bne.n	800359e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80034b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034ba:	2200      	movs	r2, #0
 80034bc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80034be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	330c      	adds	r3, #12
 80034c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80034c8:	e853 3f00 	ldrex	r3, [r3]
 80034cc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80034ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80034d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80034d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80034d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	330c      	adds	r3, #12
 80034dc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80034de:	65ba      	str	r2, [r7, #88]	@ 0x58
 80034e0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034e2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80034e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80034e6:	e841 2300 	strex	r3, r2, [r1]
 80034ea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80034ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d1e5      	bne.n	80034be <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	3314      	adds	r3, #20
 80034f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034fc:	e853 3f00 	ldrex	r3, [r3]
 8003500:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003502:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003504:	f023 0301 	bic.w	r3, r3, #1
 8003508:	667b      	str	r3, [r7, #100]	@ 0x64
 800350a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	3314      	adds	r3, #20
 8003510:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003512:	647a      	str	r2, [r7, #68]	@ 0x44
 8003514:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003516:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003518:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800351a:	e841 2300 	strex	r3, r2, [r1]
 800351e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003520:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003522:	2b00      	cmp	r3, #0
 8003524:	d1e5      	bne.n	80034f2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003526:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	3314      	adds	r3, #20
 800352c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800352e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003530:	e853 3f00 	ldrex	r3, [r3]
 8003534:	623b      	str	r3, [r7, #32]
   return(result);
 8003536:	6a3b      	ldr	r3, [r7, #32]
 8003538:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800353c:	663b      	str	r3, [r7, #96]	@ 0x60
 800353e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	3314      	adds	r3, #20
 8003544:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003546:	633a      	str	r2, [r7, #48]	@ 0x30
 8003548:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800354a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800354c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800354e:	e841 2300 	strex	r3, r2, [r1]
 8003552:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003554:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003556:	2b00      	cmp	r3, #0
 8003558:	d1e5      	bne.n	8003526 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800355a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800355c:	2220      	movs	r2, #32
 800355e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003562:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003566:	2b01      	cmp	r3, #1
 8003568:	d119      	bne.n	800359e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800356a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	330c      	adds	r3, #12
 8003570:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	e853 3f00 	ldrex	r3, [r3]
 8003578:	60fb      	str	r3, [r7, #12]
   return(result);
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	f023 0310 	bic.w	r3, r3, #16
 8003580:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003582:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	330c      	adds	r3, #12
 8003588:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800358a:	61fa      	str	r2, [r7, #28]
 800358c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800358e:	69b9      	ldr	r1, [r7, #24]
 8003590:	69fa      	ldr	r2, [r7, #28]
 8003592:	e841 2300 	strex	r3, r2, [r1]
 8003596:	617b      	str	r3, [r7, #20]
   return(result);
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d1e5      	bne.n	800356a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800359e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80035a0:	2200      	movs	r2, #0
 80035a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80035a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d106      	bne.n	80035ba <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80035ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80035ae:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80035b0:	4619      	mov	r1, r3
 80035b2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80035b4:	f7ff ff4a 	bl	800344c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80035b8:	e002      	b.n	80035c0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80035ba:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80035bc:	f7ff ff2b 	bl	8003416 <HAL_UART_RxCpltCallback>
}
 80035c0:	bf00      	nop
 80035c2:	3770      	adds	r7, #112	@ 0x70
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b084      	sub	sp, #16
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	2201      	movs	r2, #1
 80035da:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d108      	bne.n	80035f6 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80035e8:	085b      	lsrs	r3, r3, #1
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	4619      	mov	r1, r3
 80035ee:	68f8      	ldr	r0, [r7, #12]
 80035f0:	f7ff ff2c 	bl	800344c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80035f4:	e002      	b.n	80035fc <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80035f6:	68f8      	ldr	r0, [r7, #12]
 80035f8:	f7ff ff16 	bl	8003428 <HAL_UART_RxHalfCpltCallback>
}
 80035fc:	bf00      	nop
 80035fe:	3710      	adds	r7, #16
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}

08003604 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800360c:	2300      	movs	r3, #0
 800360e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003614:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	695b      	ldr	r3, [r3, #20]
 800361c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003620:	2b00      	cmp	r3, #0
 8003622:	bf14      	ite	ne
 8003624:	2301      	movne	r3, #1
 8003626:	2300      	moveq	r3, #0
 8003628:	b2db      	uxtb	r3, r3
 800362a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003632:	b2db      	uxtb	r3, r3
 8003634:	2b21      	cmp	r3, #33	@ 0x21
 8003636:	d108      	bne.n	800364a <UART_DMAError+0x46>
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d005      	beq.n	800364a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	2200      	movs	r2, #0
 8003642:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8003644:	68b8      	ldr	r0, [r7, #8]
 8003646:	f000 f91b 	bl	8003880 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	695b      	ldr	r3, [r3, #20]
 8003650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003654:	2b00      	cmp	r3, #0
 8003656:	bf14      	ite	ne
 8003658:	2301      	movne	r3, #1
 800365a:	2300      	moveq	r3, #0
 800365c:	b2db      	uxtb	r3, r3
 800365e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003666:	b2db      	uxtb	r3, r3
 8003668:	2b22      	cmp	r3, #34	@ 0x22
 800366a:	d108      	bne.n	800367e <UART_DMAError+0x7a>
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d005      	beq.n	800367e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	2200      	movs	r2, #0
 8003676:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8003678:	68b8      	ldr	r0, [r7, #8]
 800367a:	f000 f928 	bl	80038ce <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003682:	f043 0210 	orr.w	r2, r3, #16
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800368a:	68b8      	ldr	r0, [r7, #8]
 800368c:	f7ff fed5 	bl	800343a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003690:	bf00      	nop
 8003692:	3710      	adds	r7, #16
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}

08003698 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b086      	sub	sp, #24
 800369c:	af00      	add	r7, sp, #0
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	603b      	str	r3, [r7, #0]
 80036a4:	4613      	mov	r3, r2
 80036a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036a8:	e03b      	b.n	8003722 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036aa:	6a3b      	ldr	r3, [r7, #32]
 80036ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80036b0:	d037      	beq.n	8003722 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036b2:	f7fd fdfd 	bl	80012b0 <HAL_GetTick>
 80036b6:	4602      	mov	r2, r0
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	6a3a      	ldr	r2, [r7, #32]
 80036be:	429a      	cmp	r2, r3
 80036c0:	d302      	bcc.n	80036c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80036c2:	6a3b      	ldr	r3, [r7, #32]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d101      	bne.n	80036cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80036c8:	2303      	movs	r3, #3
 80036ca:	e03a      	b.n	8003742 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	f003 0304 	and.w	r3, r3, #4
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d023      	beq.n	8003722 <UART_WaitOnFlagUntilTimeout+0x8a>
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	2b80      	cmp	r3, #128	@ 0x80
 80036de:	d020      	beq.n	8003722 <UART_WaitOnFlagUntilTimeout+0x8a>
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	2b40      	cmp	r3, #64	@ 0x40
 80036e4:	d01d      	beq.n	8003722 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0308 	and.w	r3, r3, #8
 80036f0:	2b08      	cmp	r3, #8
 80036f2:	d116      	bne.n	8003722 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80036f4:	2300      	movs	r3, #0
 80036f6:	617b      	str	r3, [r7, #20]
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	617b      	str	r3, [r7, #20]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	617b      	str	r3, [r7, #20]
 8003708:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800370a:	68f8      	ldr	r0, [r7, #12]
 800370c:	f000 f8df 	bl	80038ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2208      	movs	r2, #8
 8003714:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2200      	movs	r2, #0
 800371a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e00f      	b.n	8003742 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	4013      	ands	r3, r2
 800372c:	68ba      	ldr	r2, [r7, #8]
 800372e:	429a      	cmp	r2, r3
 8003730:	bf0c      	ite	eq
 8003732:	2301      	moveq	r3, #1
 8003734:	2300      	movne	r3, #0
 8003736:	b2db      	uxtb	r3, r3
 8003738:	461a      	mov	r2, r3
 800373a:	79fb      	ldrb	r3, [r7, #7]
 800373c:	429a      	cmp	r2, r3
 800373e:	d0b4      	beq.n	80036aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003740:	2300      	movs	r3, #0
}
 8003742:	4618      	mov	r0, r3
 8003744:	3718      	adds	r7, #24
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
	...

0800374c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b098      	sub	sp, #96	@ 0x60
 8003750:	af00      	add	r7, sp, #0
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	60b9      	str	r1, [r7, #8]
 8003756:	4613      	mov	r3, r2
 8003758:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800375a:	68ba      	ldr	r2, [r7, #8]
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	88fa      	ldrh	r2, [r7, #6]
 8003764:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2200      	movs	r2, #0
 800376a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2222      	movs	r2, #34	@ 0x22
 8003770:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003778:	4a3e      	ldr	r2, [pc, #248]	@ (8003874 <UART_Start_Receive_DMA+0x128>)
 800377a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003780:	4a3d      	ldr	r2, [pc, #244]	@ (8003878 <UART_Start_Receive_DMA+0x12c>)
 8003782:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003788:	4a3c      	ldr	r2, [pc, #240]	@ (800387c <UART_Start_Receive_DMA+0x130>)
 800378a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003790:	2200      	movs	r2, #0
 8003792:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8003794:	f107 0308 	add.w	r3, r7, #8
 8003798:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	3304      	adds	r3, #4
 80037a4:	4619      	mov	r1, r3
 80037a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	88fb      	ldrh	r3, [r7, #6]
 80037ac:	f7fd ff16 	bl	80015dc <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80037b0:	2300      	movs	r3, #0
 80037b2:	613b      	str	r3, [r7, #16]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	613b      	str	r3, [r7, #16]
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	613b      	str	r3, [r7, #16]
 80037c4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	691b      	ldr	r3, [r3, #16]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d019      	beq.n	8003802 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	330c      	adds	r3, #12
 80037d4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037d8:	e853 3f00 	ldrex	r3, [r3]
 80037dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80037de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037e4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	330c      	adds	r3, #12
 80037ec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80037ee:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80037f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037f2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80037f4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80037f6:	e841 2300 	strex	r3, r2, [r1]
 80037fa:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80037fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d1e5      	bne.n	80037ce <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	3314      	adds	r3, #20
 8003808:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800380a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800380c:	e853 3f00 	ldrex	r3, [r3]
 8003810:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003814:	f043 0301 	orr.w	r3, r3, #1
 8003818:	657b      	str	r3, [r7, #84]	@ 0x54
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	3314      	adds	r3, #20
 8003820:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003822:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003824:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003826:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003828:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800382a:	e841 2300 	strex	r3, r2, [r1]
 800382e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003832:	2b00      	cmp	r3, #0
 8003834:	d1e5      	bne.n	8003802 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	3314      	adds	r3, #20
 800383c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800383e:	69bb      	ldr	r3, [r7, #24]
 8003840:	e853 3f00 	ldrex	r3, [r3]
 8003844:	617b      	str	r3, [r7, #20]
   return(result);
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800384c:	653b      	str	r3, [r7, #80]	@ 0x50
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	3314      	adds	r3, #20
 8003854:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003856:	627a      	str	r2, [r7, #36]	@ 0x24
 8003858:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800385a:	6a39      	ldr	r1, [r7, #32]
 800385c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800385e:	e841 2300 	strex	r3, r2, [r1]
 8003862:	61fb      	str	r3, [r7, #28]
   return(result);
 8003864:	69fb      	ldr	r3, [r7, #28]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d1e5      	bne.n	8003836 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800386a:	2300      	movs	r3, #0
}
 800386c:	4618      	mov	r0, r3
 800386e:	3760      	adds	r7, #96	@ 0x60
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	0800349d 	.word	0x0800349d
 8003878:	080035c9 	.word	0x080035c9
 800387c:	08003605 	.word	0x08003605

08003880 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003880:	b480      	push	{r7}
 8003882:	b089      	sub	sp, #36	@ 0x24
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	330c      	adds	r3, #12
 800388e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	e853 3f00 	ldrex	r3, [r3]
 8003896:	60bb      	str	r3, [r7, #8]
   return(result);
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800389e:	61fb      	str	r3, [r7, #28]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	330c      	adds	r3, #12
 80038a6:	69fa      	ldr	r2, [r7, #28]
 80038a8:	61ba      	str	r2, [r7, #24]
 80038aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ac:	6979      	ldr	r1, [r7, #20]
 80038ae:	69ba      	ldr	r2, [r7, #24]
 80038b0:	e841 2300 	strex	r3, r2, [r1]
 80038b4:	613b      	str	r3, [r7, #16]
   return(result);
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d1e5      	bne.n	8003888 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2220      	movs	r2, #32
 80038c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80038c4:	bf00      	nop
 80038c6:	3724      	adds	r7, #36	@ 0x24
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bc80      	pop	{r7}
 80038cc:	4770      	bx	lr

080038ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80038ce:	b480      	push	{r7}
 80038d0:	b095      	sub	sp, #84	@ 0x54
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	330c      	adds	r3, #12
 80038dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038e0:	e853 3f00 	ldrex	r3, [r3]
 80038e4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80038e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80038ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	330c      	adds	r3, #12
 80038f4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80038f6:	643a      	str	r2, [r7, #64]	@ 0x40
 80038f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80038fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80038fe:	e841 2300 	strex	r3, r2, [r1]
 8003902:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003906:	2b00      	cmp	r3, #0
 8003908:	d1e5      	bne.n	80038d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	3314      	adds	r3, #20
 8003910:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003912:	6a3b      	ldr	r3, [r7, #32]
 8003914:	e853 3f00 	ldrex	r3, [r3]
 8003918:	61fb      	str	r3, [r7, #28]
   return(result);
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	f023 0301 	bic.w	r3, r3, #1
 8003920:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	3314      	adds	r3, #20
 8003928:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800392a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800392c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800392e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003930:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003932:	e841 2300 	strex	r3, r2, [r1]
 8003936:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800393a:	2b00      	cmp	r3, #0
 800393c:	d1e5      	bne.n	800390a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003942:	2b01      	cmp	r3, #1
 8003944:	d119      	bne.n	800397a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	330c      	adds	r3, #12
 800394c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	e853 3f00 	ldrex	r3, [r3]
 8003954:	60bb      	str	r3, [r7, #8]
   return(result);
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	f023 0310 	bic.w	r3, r3, #16
 800395c:	647b      	str	r3, [r7, #68]	@ 0x44
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	330c      	adds	r3, #12
 8003964:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003966:	61ba      	str	r2, [r7, #24]
 8003968:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800396a:	6979      	ldr	r1, [r7, #20]
 800396c:	69ba      	ldr	r2, [r7, #24]
 800396e:	e841 2300 	strex	r3, r2, [r1]
 8003972:	613b      	str	r3, [r7, #16]
   return(result);
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d1e5      	bne.n	8003946 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2220      	movs	r2, #32
 800397e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003988:	bf00      	nop
 800398a:	3754      	adds	r7, #84	@ 0x54
 800398c:	46bd      	mov	sp, r7
 800398e:	bc80      	pop	{r7}
 8003990:	4770      	bx	lr

08003992 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003992:	b580      	push	{r7, lr}
 8003994:	b084      	sub	sp, #16
 8003996:	af00      	add	r7, sp, #0
 8003998:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2200      	movs	r2, #0
 80039a4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2200      	movs	r2, #0
 80039aa:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80039ac:	68f8      	ldr	r0, [r7, #12]
 80039ae:	f7ff fd44 	bl	800343a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80039b2:	bf00      	nop
 80039b4:	3710      	adds	r7, #16
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}

080039ba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80039ba:	b480      	push	{r7}
 80039bc:	b085      	sub	sp, #20
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	2b21      	cmp	r3, #33	@ 0x21
 80039cc:	d13e      	bne.n	8003a4c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039d6:	d114      	bne.n	8003a02 <UART_Transmit_IT+0x48>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	691b      	ldr	r3, [r3, #16]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d110      	bne.n	8003a02 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6a1b      	ldr	r3, [r3, #32]
 80039e4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	881b      	ldrh	r3, [r3, #0]
 80039ea:	461a      	mov	r2, r3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039f4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6a1b      	ldr	r3, [r3, #32]
 80039fa:	1c9a      	adds	r2, r3, #2
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	621a      	str	r2, [r3, #32]
 8003a00:	e008      	b.n	8003a14 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6a1b      	ldr	r3, [r3, #32]
 8003a06:	1c59      	adds	r1, r3, #1
 8003a08:	687a      	ldr	r2, [r7, #4]
 8003a0a:	6211      	str	r1, [r2, #32]
 8003a0c:	781a      	ldrb	r2, [r3, #0]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003a18:	b29b      	uxth	r3, r3
 8003a1a:	3b01      	subs	r3, #1
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	4619      	mov	r1, r3
 8003a22:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d10f      	bne.n	8003a48 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	68da      	ldr	r2, [r3, #12]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003a36:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68da      	ldr	r2, [r3, #12]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a46:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	e000      	b.n	8003a4e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003a4c:	2302      	movs	r3, #2
  }
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3714      	adds	r7, #20
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bc80      	pop	{r7}
 8003a56:	4770      	bx	lr

08003a58 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b082      	sub	sp, #8
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	68da      	ldr	r2, [r3, #12]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a6e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2220      	movs	r2, #32
 8003a74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f7ff fcc3 	bl	8003404 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003a7e:	2300      	movs	r3, #0
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3708      	adds	r7, #8
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b08c      	sub	sp, #48	@ 0x30
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003a96:	b2db      	uxtb	r3, r3
 8003a98:	2b22      	cmp	r3, #34	@ 0x22
 8003a9a:	f040 80ae 	bne.w	8003bfa <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003aa6:	d117      	bne.n	8003ad8 <UART_Receive_IT+0x50>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d113      	bne.n	8003ad8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	b29b      	uxth	r3, r3
 8003ac2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ac6:	b29a      	uxth	r2, r3
 8003ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003aca:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ad0:	1c9a      	adds	r2, r3, #2
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	629a      	str	r2, [r3, #40]	@ 0x28
 8003ad6:	e026      	b.n	8003b26 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003aea:	d007      	beq.n	8003afc <UART_Receive_IT+0x74>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d10a      	bne.n	8003b0a <UART_Receive_IT+0x82>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	691b      	ldr	r3, [r3, #16]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d106      	bne.n	8003b0a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	b2da      	uxtb	r2, r3
 8003b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b06:	701a      	strb	r2, [r3, #0]
 8003b08:	e008      	b.n	8003b1c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b16:	b2da      	uxtb	r2, r3
 8003b18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b1a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b20:	1c5a      	adds	r2, r3, #1
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	3b01      	subs	r3, #1
 8003b2e:	b29b      	uxth	r3, r3
 8003b30:	687a      	ldr	r2, [r7, #4]
 8003b32:	4619      	mov	r1, r3
 8003b34:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d15d      	bne.n	8003bf6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	68da      	ldr	r2, [r3, #12]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f022 0220 	bic.w	r2, r2, #32
 8003b48:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	68da      	ldr	r2, [r3, #12]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b58:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	695a      	ldr	r2, [r3, #20]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f022 0201 	bic.w	r2, r2, #1
 8003b68:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2220      	movs	r2, #32
 8003b6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2200      	movs	r2, #0
 8003b76:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d135      	bne.n	8003bec <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	330c      	adds	r3, #12
 8003b8c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	e853 3f00 	ldrex	r3, [r3]
 8003b94:	613b      	str	r3, [r7, #16]
   return(result);
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	f023 0310 	bic.w	r3, r3, #16
 8003b9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	330c      	adds	r3, #12
 8003ba4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ba6:	623a      	str	r2, [r7, #32]
 8003ba8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003baa:	69f9      	ldr	r1, [r7, #28]
 8003bac:	6a3a      	ldr	r2, [r7, #32]
 8003bae:	e841 2300 	strex	r3, r2, [r1]
 8003bb2:	61bb      	str	r3, [r7, #24]
   return(result);
 8003bb4:	69bb      	ldr	r3, [r7, #24]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d1e5      	bne.n	8003b86 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0310 	and.w	r3, r3, #16
 8003bc4:	2b10      	cmp	r3, #16
 8003bc6:	d10a      	bne.n	8003bde <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003bc8:	2300      	movs	r3, #0
 8003bca:	60fb      	str	r3, [r7, #12]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	60fb      	str	r3, [r7, #12]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	60fb      	str	r3, [r7, #12]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003be2:	4619      	mov	r1, r3
 8003be4:	6878      	ldr	r0, [r7, #4]
 8003be6:	f7ff fc31 	bl	800344c <HAL_UARTEx_RxEventCallback>
 8003bea:	e002      	b.n	8003bf2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f7ff fc12 	bl	8003416 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	e002      	b.n	8003bfc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	e000      	b.n	8003bfc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003bfa:	2302      	movs	r3, #2
  }
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3730      	adds	r7, #48	@ 0x30
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}

08003c04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b084      	sub	sp, #16
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	691b      	ldr	r3, [r3, #16]
 8003c12:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	68da      	ldr	r2, [r3, #12]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	689a      	ldr	r2, [r3, #8]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	691b      	ldr	r3, [r3, #16]
 8003c2a:	431a      	orrs	r2, r3
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	695b      	ldr	r3, [r3, #20]
 8003c30:	4313      	orrs	r3, r2
 8003c32:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	68db      	ldr	r3, [r3, #12]
 8003c3a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003c3e:	f023 030c 	bic.w	r3, r3, #12
 8003c42:	687a      	ldr	r2, [r7, #4]
 8003c44:	6812      	ldr	r2, [r2, #0]
 8003c46:	68b9      	ldr	r1, [r7, #8]
 8003c48:	430b      	orrs	r3, r1
 8003c4a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	695b      	ldr	r3, [r3, #20]
 8003c52:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	699a      	ldr	r2, [r3, #24]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	430a      	orrs	r2, r1
 8003c60:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a2c      	ldr	r2, [pc, #176]	@ (8003d18 <UART_SetConfig+0x114>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d103      	bne.n	8003c74 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003c6c:	f7fe fc78 	bl	8002560 <HAL_RCC_GetPCLK2Freq>
 8003c70:	60f8      	str	r0, [r7, #12]
 8003c72:	e002      	b.n	8003c7a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003c74:	f7fe fc60 	bl	8002538 <HAL_RCC_GetPCLK1Freq>
 8003c78:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c7a:	68fa      	ldr	r2, [r7, #12]
 8003c7c:	4613      	mov	r3, r2
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	4413      	add	r3, r2
 8003c82:	009a      	lsls	r2, r3, #2
 8003c84:	441a      	add	r2, r3
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	009b      	lsls	r3, r3, #2
 8003c8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c90:	4a22      	ldr	r2, [pc, #136]	@ (8003d1c <UART_SetConfig+0x118>)
 8003c92:	fba2 2303 	umull	r2, r3, r2, r3
 8003c96:	095b      	lsrs	r3, r3, #5
 8003c98:	0119      	lsls	r1, r3, #4
 8003c9a:	68fa      	ldr	r2, [r7, #12]
 8003c9c:	4613      	mov	r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	4413      	add	r3, r2
 8003ca2:	009a      	lsls	r2, r3, #2
 8003ca4:	441a      	add	r2, r3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	fbb2 f2f3 	udiv	r2, r2, r3
 8003cb0:	4b1a      	ldr	r3, [pc, #104]	@ (8003d1c <UART_SetConfig+0x118>)
 8003cb2:	fba3 0302 	umull	r0, r3, r3, r2
 8003cb6:	095b      	lsrs	r3, r3, #5
 8003cb8:	2064      	movs	r0, #100	@ 0x64
 8003cba:	fb00 f303 	mul.w	r3, r0, r3
 8003cbe:	1ad3      	subs	r3, r2, r3
 8003cc0:	011b      	lsls	r3, r3, #4
 8003cc2:	3332      	adds	r3, #50	@ 0x32
 8003cc4:	4a15      	ldr	r2, [pc, #84]	@ (8003d1c <UART_SetConfig+0x118>)
 8003cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cca:	095b      	lsrs	r3, r3, #5
 8003ccc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003cd0:	4419      	add	r1, r3
 8003cd2:	68fa      	ldr	r2, [r7, #12]
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	4413      	add	r3, r2
 8003cda:	009a      	lsls	r2, r3, #2
 8003cdc:	441a      	add	r2, r3
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ce8:	4b0c      	ldr	r3, [pc, #48]	@ (8003d1c <UART_SetConfig+0x118>)
 8003cea:	fba3 0302 	umull	r0, r3, r3, r2
 8003cee:	095b      	lsrs	r3, r3, #5
 8003cf0:	2064      	movs	r0, #100	@ 0x64
 8003cf2:	fb00 f303 	mul.w	r3, r0, r3
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	011b      	lsls	r3, r3, #4
 8003cfa:	3332      	adds	r3, #50	@ 0x32
 8003cfc:	4a07      	ldr	r2, [pc, #28]	@ (8003d1c <UART_SetConfig+0x118>)
 8003cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003d02:	095b      	lsrs	r3, r3, #5
 8003d04:	f003 020f 	and.w	r2, r3, #15
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	440a      	add	r2, r1
 8003d0e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003d10:	bf00      	nop
 8003d12:	3710      	adds	r7, #16
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	40013800 	.word	0x40013800
 8003d1c:	51eb851f 	.word	0x51eb851f

08003d20 <memset>:
 8003d20:	4603      	mov	r3, r0
 8003d22:	4402      	add	r2, r0
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d100      	bne.n	8003d2a <memset+0xa>
 8003d28:	4770      	bx	lr
 8003d2a:	f803 1b01 	strb.w	r1, [r3], #1
 8003d2e:	e7f9      	b.n	8003d24 <memset+0x4>

08003d30 <__libc_init_array>:
 8003d30:	b570      	push	{r4, r5, r6, lr}
 8003d32:	2600      	movs	r6, #0
 8003d34:	4d0c      	ldr	r5, [pc, #48]	@ (8003d68 <__libc_init_array+0x38>)
 8003d36:	4c0d      	ldr	r4, [pc, #52]	@ (8003d6c <__libc_init_array+0x3c>)
 8003d38:	1b64      	subs	r4, r4, r5
 8003d3a:	10a4      	asrs	r4, r4, #2
 8003d3c:	42a6      	cmp	r6, r4
 8003d3e:	d109      	bne.n	8003d54 <__libc_init_array+0x24>
 8003d40:	f000 f81a 	bl	8003d78 <_init>
 8003d44:	2600      	movs	r6, #0
 8003d46:	4d0a      	ldr	r5, [pc, #40]	@ (8003d70 <__libc_init_array+0x40>)
 8003d48:	4c0a      	ldr	r4, [pc, #40]	@ (8003d74 <__libc_init_array+0x44>)
 8003d4a:	1b64      	subs	r4, r4, r5
 8003d4c:	10a4      	asrs	r4, r4, #2
 8003d4e:	42a6      	cmp	r6, r4
 8003d50:	d105      	bne.n	8003d5e <__libc_init_array+0x2e>
 8003d52:	bd70      	pop	{r4, r5, r6, pc}
 8003d54:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d58:	4798      	blx	r3
 8003d5a:	3601      	adds	r6, #1
 8003d5c:	e7ee      	b.n	8003d3c <__libc_init_array+0xc>
 8003d5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d62:	4798      	blx	r3
 8003d64:	3601      	adds	r6, #1
 8003d66:	e7f2      	b.n	8003d4e <__libc_init_array+0x1e>
 8003d68:	08003fbc 	.word	0x08003fbc
 8003d6c:	08003fbc 	.word	0x08003fbc
 8003d70:	08003fbc 	.word	0x08003fbc
 8003d74:	08003fc0 	.word	0x08003fc0

08003d78 <_init>:
 8003d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d7a:	bf00      	nop
 8003d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d7e:	bc08      	pop	{r3}
 8003d80:	469e      	mov	lr, r3
 8003d82:	4770      	bx	lr

08003d84 <_fini>:
 8003d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d86:	bf00      	nop
 8003d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d8a:	bc08      	pop	{r3}
 8003d8c:	469e      	mov	lr, r3
 8003d8e:	4770      	bx	lr
