<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Benchmark on oneAPI Community Page</title>
    <link>http://oneapi-community.github.io/tags/benchmark/</link>
    <description>Recent content in Benchmark on oneAPI Community Page</description>
    <generator>Hugo</generator>
    <language>en-us</language>
    <lastBuildDate>Tue, 14 Nov 2023 15:07:03 -0800</lastBuildDate>
    <atom:link href="http://oneapi-community.github.io/tags/benchmark/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>Dwarf Bench</title>
      <link>http://oneapi-community.github.io/projects/dwarf-bench/</link>
      <pubDate>Tue, 14 Nov 2023 15:07:03 -0800</pubDate>
      <guid>http://oneapi-community.github.io/projects/dwarf-bench/</guid>
      <description>&lt;p&gt;“Dwarf bench” is a collection of patterns that attempt to capture&#xA;performance characteristics of analytical queries. The idea is to extend&#xA;the taxonomy of computational patterns defined in the article “The&#xA;Landscape of Parallel Computing Research” published in 2006 to data&#xA;analytics in heterogeneous environments. Implementing basic structures&#xA;and algorithms once for multiple devices strives to find a balance&#xA;between performance and specific capabilities usage, and implementation&#xA;effort. We chose platform-agnostic tools to express our language of&#xA;patterns (OpenCL, SYCL).&lt;/p&gt;</description>
    </item>
    <item>
      <title>Altis Sycl</title>
      <link>http://oneapi-community.github.io/projects/altis-sycl/</link>
      <pubDate>Tue, 14 Nov 2023 12:51:11 -0800</pubDate>
      <guid>http://oneapi-community.github.io/projects/altis-sycl/</guid>
      <description>&lt;p&gt;Altis-SYCL is a SYCL-based implementation of the Altis GPGPU benchmark&#xA;suite (originally written in CUDA) for CPUs, GPUs, and FPGAs.&lt;/p&gt;&#xA;&lt;p&gt;Altis-SYCL has been migrated from CUDA using the DPC++ Compatibility Tool&#xA;(DPCT) of oneAPI v2022.1. Our main focus is to evaluate the performance&#xA;of these GPU-tailored SYCL kernels and to investigate their optimization&#xA;potential for FPGAs. For some cases, minor code changes were made to&#xA;speedup the FPGA port as our interest lies in the achievable performance&#xA;without major rework of the kernels.&lt;/p&gt;</description>
    </item>
  </channel>
</rss>
