# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {encrypt_top_tb_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -lib xil_defaultlib xil_defaultlib.encrypt_top_tb xil_defaultlib.glbl 
# Start time: 13:49:42 on Apr 13,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.encrypt_top_tb(fast)
# Loading work.ROLLO_II_Encrypt(fast)
# Loading work.K_Gen_Ctrl(fast)
# Loading work.RegFiles(fast)
# Loading work.comb_SA(fast)
# Loading work.processor_AB(fast)
# Loading work.prng(fast)
# Loading work.f_permutation_200(fast)
# Loading work.rconst_200(fast)
# Loading work.round_200(fast)
# Loading work.keccak(fast)
# Loading work.padder(fast)
# Loading work.f_permutation(fast)
# Loading work.rconst(fast)
# Loading work.round(fast)
# Loading work.c_Gen_Ctrl(fast)
# Loading work.gf2mz_top(fast)
# Loading work.gf2m_mul(fast)
# Loading work.shift_x_by_i(fast)
# Loading work.shift_x_by_i(fast__1)
# Loading work.shift_x_by_i(fast__2)
# Loading work.shift_x_by_i(fast__3)
# Loading work.shift_x_by_i(fast__4)
# Loading work.shift_x_by_i(fast__5)
# Loading work.shift_x_by_i(fast__6)
# Loading work.shift_x_by_i(fast__7)
# Loading work.shift_x_by_i(fast__8)
# Loading work.shift_x_by_i(fast__9)
# Loading work.shift_x_by_i(fast__10)
# Loading work.shift_x_by_i(fast__11)
# Loading work.shift_x_by_i(fast__12)
# Loading work.shift_x_by_i(fast__13)
# Loading work.shift_x_by_i(fast__14)
# Loading work.shift_x_by_i(fast__15)
# Loading work.mul_ctrl(fast)
# Loading work.mem_sp(fast)
# Loading work.mem_sp(fast__1)
# Loading work.mem_dp(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) ../../../../Verilog/encrypt_top.v(190): [PCDPC] - Port size (415) does not match connection size (32) for port 'e2_din'. The port definition is at: ../../../../Verilog/c_Gen_Ctrl.v(23).
#    Time: 0 ps  Iteration: 0  Instance: /encrypt_top_tb/DUT/c_Gen_Ctrl File: ../../../../Verilog/c_Gen_Ctrl.v
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run 100us
run 100us
# 
# runtime: 13244 cycles
# 
# End time: 13:50:18 on Apr 13,2021, Elapsed time: 0:00:36
# Errors: 0, Warnings: 1
