5 9 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd task4.1.vcd -o task4.1.cdd -v task4.1.v
3 0 $root $root NA 0 0
3 0 main main task4.1.v 1 18
1 c 3 30004 1 0 0 0 1 1 2
3 0 mod_a main.a task4.1.v 21 35
2 1 23 110011 1 1 4 0 0 c
2 2 23 110011 1 47 4 1 0 foo.c
2 3 23 c0014 2 3b 2600a 0 2 1 2 1102 foo
2 4 23 90009 1 1 4 0 0 c
2 5 23 90009 0 2a 20000 0 0 1 2 2
2 6 23 90009 3 29 2100a 4 5 1 2 2
1 c 21 19 1 0 0 0 1 1 2
4 3 6 0
4 6 3 0
3 3 mod_a.foo main.a.foo task4.1.v 25 33
2 7 29 70007 1 1 4 0 0 c
2 8 29 30003 0 1 400 0 0 a
2 9 29 30007 1 37 11006 7 8
2 10 30 40004 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 11 30 40004 1 0 20004 0 0 64 0 11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
2 12 30 30004 2 2c 2000a 10 11 64 2 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
2 13 31 80008 1 1 4 0 0 c
2 14 31 70007 1 1b 20008 13 0 1 2 1002
2 15 31 30003 0 1 400 0 0 a
2 16 31 30008 1 37 a 14 15
1 c 26 800008 1 0 0 0 1 1 2
1 a 27 830006 1 0 0 0 1 1 102
4 16 0 0
4 12 16 0
4 9 12 12
3 0 mod_a main.b task4.1.v 21 35
2 17 23 110011 1 1 8 0 0 c
2 18 23 110011 1 47 8 17 0 foo.c
2 19 23 c0014 2 3b 2600a 0 18 1 2 1102 foo
2 20 23 90009 1 1 8 0 0 c
2 21 23 90009 0 2a 20000 0 0 1 2 2
2 22 23 90009 3 29 2100a 20 21 1 2 2
1 c 21 19 1 0 0 0 1 1 2
4 19 22 0
4 22 19 0
3 3 mod_a.foo main.b.foo task4.1.v 25 33
2 23 29 70007 1 1 8 0 0 c
2 24 29 30003 0 1 400 0 0 a
2 25 29 30007 1 37 1100a 23 24
2 26 30 40004 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 27 30 40004 1 0 20004 0 0 64 0 11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
2 28 30 30004 2 2c 2000a 26 27 64 2 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
2 29 31 80008 1 1 8 0 0 c
2 30 31 70007 1 1b 20004 29 0 1 2 102
2 31 31 30003 0 1 400 0 0 a
2 32 31 30008 1 37 6 30 31
1 c 26 800008 1 0 0 0 1 1 2
1 a 27 830006 1 0 0 0 1 1 1002
4 32 0 0
4 28 32 0
4 25 28 28
