# Linux Foundation: Building a RISC-V CPU Core
A short MOOC reinforcing my knowledge of the RISC-V ISA. 

Following the syllabus, I implemented a CPU Core running RISC-V ISA from scratch. The CPU Core ran on an online IDE, Makerchip, where I coded in a mixture of SystemVerilog and verilog.

Check out the simulation by clicking on the thumbnail below.


[![▶️ Watch on YouTube](https://img.youtube.com/vi/O3yng1LCuhI/hqdefault.jpg)](https://youtu.be/O3yng1LCuhI)




