# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab17.srcs/sim_1/new/BH_FIFO_TB.vhd" \

# Do not sort compile order
nosort
