// Seed: 2010791489
module module_0;
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
  wand id_4 = 1'b0;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output tri1 id_2,
    input tri0 id_3,
    input supply1 id_4
    , id_11,
    output uwire id_5,
    input tri1 id_6,
    input supply1 id_7,
    input wand id_8,
    output uwire id_9
);
  logic [7:0] id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  nor primCall (id_2, id_3, id_4, id_6, id_7, id_8);
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
  wire id_19;
  assign id_17[1] = id_8;
endmodule
