// Seed: 865222971
module module_0;
  reg id_0;
  always @(1 or posedge 1'h0) begin
    id_0 = 1;
    id_0 <= 1 == id_0;
  end
  logic id_1;
  assign id_1 = id_1 + 1;
  logic id_2;
endmodule
