$comment
	File created using the following command:
		vcd file MI-CircuitosDigitais-Problema-2.msim.vcd -direction
$end
$date
	Mon Oct 02 05:46:10 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module pbl_vlg_vec_tst $end
$var reg 1 ! button_confirmation $end
$var reg 1 " button_count $end
$var reg 1 # clk $end
$var reg 2 $ hh1 [1:0] $end
$var reg 2 % hh2 [1:0] $end
$var wire 1 & m_col [4] $end
$var wire 1 ' m_col [3] $end
$var wire 1 ( m_col [2] $end
$var wire 1 ) m_col [1] $end
$var wire 1 * m_col [0] $end
$var wire 1 + m_line [6] $end
$var wire 1 , m_line [5] $end
$var wire 1 - m_line [4] $end
$var wire 1 . m_line [3] $end
$var wire 1 / m_line [2] $end
$var wire 1 0 m_line [1] $end
$var wire 1 1 m_line [0] $end
$var wire 1 2 out_7seg [7] $end
$var wire 1 3 out_7seg [6] $end
$var wire 1 4 out_7seg [5] $end
$var wire 1 5 out_7seg [4] $end
$var wire 1 6 out_7seg [3] $end
$var wire 1 7 out_7seg [2] $end
$var wire 1 8 out_7seg [1] $end
$var wire 1 9 out_7seg [0] $end
$var wire 1 : out_7seg_ac [3] $end
$var wire 1 ; out_7seg_ac [2] $end
$var wire 1 < out_7seg_ac [1] $end
$var wire 1 = out_7seg_ac [0] $end
$var wire 1 > rgb_output [1] $end
$var wire 1 ? rgb_output [0] $end

$scope module i1 $end
$var wire 1 @ gnd $end
$var wire 1 A vcc $end
$var wire 1 B unknown $end
$var tri1 1 C devclrn $end
$var tri1 1 D devpor $end
$var tri1 1 E devoe $end
$var wire 1 F clk~combout $end
$var wire 1 G div_1|ff_1|q~regout $end
$var wire 1 H count_2_bits_1|ff_2|q~regout $end
$var wire 1 I count_2_bits_1|ff_1|q~regout $end
$var wire 1 J decodificador_bcd_ex_1|gate_34|WideOr0~0_combout $end
$var wire 1 K decodificador_bcd_ex_1|gate_29|WideOr0~0_combout $end
$var wire 1 L decodificador_bcd_ex_1|gate_24|WideOr0~0_combout $end
$var wire 1 M decodificador_bcd_ex_1|gate_19|WideOr0~0_combout $end
$var wire 1 N decodificador_bcd_ex_1|gate_13|WideOr0~0_combout $end
$var wire 1 O demux_button_confirmation|gate_3|WideAnd0~0_combout $end
$var wire 1 P count_3_bits_1|ff_1|q~regout $end
$var wire 1 Q count_3_bits_1|ff_2|q~regout $end
$var wire 1 R count_3_bits_1|ff_3|q~regout $end
$var wire 1 S mux_8|gate_1|WideAnd0~0_combout $end
$var wire 1 T mux_8|gate_1|WideAnd0~1_combout $end
$var wire 1 U mux_8|gate_1|WideAnd0~2_combout $end
$var wire 1 V mux_8|gate_1|WideAnd0~3_combout $end
$var wire 1 W mux_8|gate_1|WideAnd0~4_combout $end
$var wire 1 X button_confirmation~combout $end
$var wire 1 Y demux_button_confirmation|gate_2|WideAnd0~combout $end
$var wire 1 Z reg_matriz_po_1|ff_11|q~0_combout $end
$var wire 1 [ reg_matriz_po_1|ff_10|q~regout $end
$var wire 1 \ mux_8|gate_1|WideAnd0~5_combout $end
$var wire 1 ] mux_35|gate_5|WideOr0~3_combout $end
$var wire 1 ^ mux_35|gate_5|WideOr0~4_combout $end
$var wire 1 _ demux_button_confirmation|gate_4|WideAnd0~combout $end
$var wire 1 ` reg_matriz_po_1|ff_31|q~regout $end
$var wire 1 a reg_matriz_po_1|ff_33|q~regout $end
$var wire 1 b mux_35|gate_5|WideOr0~1_combout $end
$var wire 1 c mux_35|gate_5|WideOr0~0_combout $end
$var wire 1 d mux_35|gate_5|WideOr0~2_combout $end
$var wire 1 e mux_35|gate_5|WideOr0~5_combout $end
$var wire 1 f reg_matriz_po_1|ff_30|q~regout $end
$var wire 1 g reg_matriz_po_1|ff_26|q~regout $end
$var wire 1 h mux_34|gate_5|WideOr0~1_combout $end
$var wire 1 i reg_matriz_po_1|ff_1|q~0_combout $end
$var wire 1 j reg_matriz_po_1|ff_15|q~regout $end
$var wire 1 k mux_34|gate_5|WideOr0~0_combout $end
$var wire 1 l mux_34|gate_5|WideOr0~2_combout $end
$var wire 1 m mux_33|gate_5|WideOr0~0 $end
$var wire 1 n reg_matriz_po_1|ff_19|q~regout $end
$var wire 1 o mux_33|gate_5|WideOr0~2_combout $end
$var wire 1 p reg_matriz_po_1|ff_1|q~regout $end
$var wire 1 q mux_33|gate_5|WideOr0~1_combout $end
$var wire 1 r mux_33|gate_5|WideOr0~3_combout $end
$var wire 1 s mux_33|gate_5|WideOr0~4_combout $end
$var wire 1 t mux_32|gate_5|WideOr0~2_combout $end
$var wire 1 u mux_32|gate_5|WideOr0~0 $end
$var wire 1 v mux_32|gate_5|WideOr0~1_combout $end
$var wire 1 w mux_32|gate_5|WideOr0~3_combout $end
$var wire 1 x reg_matriz_po_1|ff_14|q~regout $end
$var wire 1 y mux_31|gate_5|WideOr0~0_combout $end
$var wire 1 z reg_matriz_po_1|ff_11|q~regout $end
$var wire 1 { mux_31|gate_5|WideOr0~1_combout $end
$var wire 1 | mux_31|gate_5|WideOr0~2_combout $end
$var wire 1 } mux_31|gate_5|WideOr0~3_combout $end
$var wire 1 ~ demux_button_confirmation|gate_3|WideAnd0~combout $end
$var wire 1 !! reg_matriz_at_1|ff_9|q~regout $end
$var wire 1 "! mux_30|gate_5|WideOr0~0_combout $end
$var wire 1 #! mux_30|gate_5|WideOr0~1_combout $end
$var wire 1 $! mux_30|gate_5|WideOr0~2_combout $end
$var wire 1 %! mux_30|gate_5|WideOr0~3_combout $end
$var wire 1 &! mux_30|gate_5|WideOr0~4_combout $end
$var wire 1 '! mux_29|gate_5|WideOr0~1_combout $end
$var wire 1 (! mux_29|gate_5|WideOr0~2_combout $end
$var wire 1 )! mux_29|gate_5|WideOr0~3_combout $end
$var wire 1 *! mux_8|gate_1|WideAnd0~6_combout $end
$var wire 1 +! mux_29|gate_5|WideOr0~0_combout $end
$var wire 1 ,! mux_29|gate_5|WideOr0~4_combout $end
$var wire 1 -! hh1~combout [1] $end
$var wire 1 .! hh1~combout [0] $end
$var wire 1 /! hh2~combout [1] $end
$var wire 1 0! hh2~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
b10 $
b0 %
0*
0)
0(
0'
1&
11
10
1/
1.
1-
1,
1+
19
08
07
06
15
04
03
02
1=
0<
0;
0:
0?
0>
0@
1A
xB
1C
1D
1E
0F
0G
0H
0I
0J
0K
0L
1M
0N
1O
0P
0Q
0R
0S
0T
0U
0V
1W
1X
0Y
0Z
0[
1\
1]
0^
0_
0`
0a
1b
0c
0d
1e
0f
0g
1h
1i
0j
0k
1l
1m
0n
1o
0p
0q
1r
1s
1t
1u
1v
1w
0x
1y
0z
1{
0|
1}
1~
0!!
1"!
0#!
1$!
1%!
1&!
0'!
0(!
1)!
0*!
0+!
1,!
0.!
1-!
00!
0/!
$end
#10000
0!
1#
0X
1F
0~
#20000
0#
0F
1G
#30000
1!
1#
1X
1F
1~
1!!
0)!
0,!
0+
#40000
0#
0F
0G
1P
1I
0%!
0t
1k
0\
0W
1V
0M
1J
1)!
0m
0h
0&
1'
05
18
1,!
1+
#50000
1#
1F
#60000
0#
0F
1G
#70000
1#
1F
#80000
0#
0F
0G
1Q
0P
0I
1H
1*!
0"!
0V
1U
1+!
0'
1(
#90000
1#
1F
#100000
0#
0F
1G
#110000
1#
1F
#120000
0#
0F
0G
1P
0H
0$!
1q
0o
0U
1T
1M
0J
0&!
0(
1)
15
08
0,
#130000
1#
1F
#140000
0#
0F
1G
#150000
1#
1F
#160000
0#
0F
0G
1R
0Q
0P
1I
0*!
0)!
1'!
0v
0r
0k
0]
0T
1S
1%!
1"!
1t
0q
1o
1\
0M
1J
0+!
1(!
0s
0l
0}
0e
1&!
1)!
1m
1h
1]
0)
1*
05
18
1s
1l
1}
1e
0/
00
0-
01
1,
1/
10
1-
11
#170000
1#
1F
#180000
0#
0F
1G
#190000
1#
1F
#200000
0#
0F
0G
0R
0I
1H
0)!
0'!
1$!
1v
1r
1W
0S
0(!
1&
0*
0,!
0+
#210000
1#
1F
#220000
0#
0F
1G
#230000
1#
1F
#240000
0#
0F
0G
1P
0H
0%!
0t
1k
0\
0W
1V
1M
0J
1)!
0m
0h
0&
1'
15
08
1,!
1+
#250000
1#
1F
#260000
0#
0F
1G
#270000
1#
1F
#280000
0#
0F
0G
1Q
0P
1I
1*!
0"!
0V
1U
0M
1J
1+!
0'
1(
05
18
#290000
1#
1F
#300000
0#
0F
1G
#310000
b0 $
1#
0-!
1F
0~
0O
1;
1<
#320000
0#
0F
0G
1P
0I
0$!
1q
0o
0U
1T
1K
0J
0(
1)
12
17
08
#330000
1#
1F
#340000
0#
0F
1G
#350000
1#
1F
#360000
0#
0F
0G
1R
0Q
0P
0*!
1'!
0v
0r
0k
0T
1S
1%!
1"!
1t
0q
1o
1\
0+!
1(!
1m
1h
0)
1*
#370000
1#
1F
#380000
0#
0F
1G
#390000
1#
1F
#400000
0#
0F
0G
0R
0'!
1$!
1v
1r
1W
0S
0(!
1&
0*
#410000
1#
1F
#420000
0#
0F
1G
#430000
1#
1F
#440000
0#
0F
0G
1P
0%!
0t
1k
0\
0W
1V
0m
0h
0&
1'
#450000
1#
1F
#460000
0#
0F
1G
#470000
1#
1F
#480000
0#
0F
0G
1Q
0P
1*!
0"!
0V
1U
1+!
0'
1(
#490000
1#
1F
#500000
0#
0F
1G
#510000
1#
1F
#520000
0#
0F
0G
1P
0$!
1q
0o
0U
1T
0(
1)
#530000
1#
1F
#540000
0#
0F
1G
#550000
1#
1F
#560000
0#
0F
0G
1R
0Q
0P
0*!
1'!
0v
0r
0k
0T
1S
1%!
1"!
1t
0q
1o
1\
0+!
1(!
1m
1h
0)
1*
#570000
1#
1F
#580000
0#
0F
1G
#590000
1#
1F
#600000
0#
0F
0G
0R
0'!
1$!
1v
1r
1W
0S
0(!
1&
0*
#610000
1#
1F
#620000
0#
0F
1G
#630000
1#
1F
#640000
0#
0F
0G
1P
0%!
0t
1k
0\
0W
1V
0m
0h
0&
1'
#650000
1#
1F
#660000
0#
0F
1G
#670000
1#
1F
#680000
0#
0F
0G
1Q
0P
1*!
0"!
0V
1U
1+!
0'
1(
#690000
1#
1F
#700000
0#
0F
1G
#710000
1#
1F
#720000
0#
0F
0G
1P
0$!
1q
0o
0U
1T
0(
1)
#730000
1#
1F
#740000
0#
0F
1G
#750000
1#
1F
#760000
0#
0F
0G
1R
0Q
0P
0*!
1'!
0v
0r
0k
0T
1S
1%!
1"!
1t
0q
1o
1\
0+!
1(!
1m
1h
0)
1*
#770000
1#
1F
#780000
0#
0F
1G
#790000
1#
1F
#800000
0#
0F
0G
0R
0'!
1$!
1v
1r
1W
0S
0(!
1&
0*
#810000
1#
1F
#820000
0#
0F
1G
#830000
1#
1F
#840000
0#
0F
0G
1P
0%!
0t
1k
0\
0W
1V
0m
0h
0&
1'
#850000
1#
1F
#860000
0#
0F
1G
#870000
1#
1F
#880000
0#
0F
0G
1Q
0P
1*!
0"!
0V
1U
1+!
0'
1(
#890000
1#
1F
#900000
0#
0F
1G
#910000
1#
1F
#920000
0#
0F
0G
1P
0$!
1q
0o
0U
1T
0(
1)
#930000
1#
1F
#940000
0#
0F
1G
#950000
1#
1F
#960000
0#
0F
0G
1R
0Q
0P
0*!
1'!
0v
0r
0k
0T
1S
1%!
1"!
1t
0q
1o
1\
0+!
1(!
1m
1h
0)
1*
#970000
1#
1F
#980000
0#
0F
1G
#990000
1#
1F
#1000000
