[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of NAND256W3A2BNXE production of MICRON TECHNOLOGY from the text:October 2012   Rev. 17 1/60\n1\n \nNAND128-A NAND256-A\n128-Mbit or 256-Mbit, 528-byte/264-word page,\n3 V, SLC NAND flash memories\nFeatures\n• High density NAND flash memories\n– Up to 256-Mbit memory array– Up to 32-Mbit spare area\n– Cost effective solutions for mass storage \napplications\n\x81N A N D  i n t e r f a c e\n–x 8  o r  x 1 6  b u s  w i d t h\n– Multiplexed address/ data\n– Pinout compatibility for all densities\n\x81 Supply voltage\n–V\nDD = 2.7 to\uf0203.6 V\n\x81P a g e  s i z e\n– x8 device: (512 + 16 spare) bytes\n– x16 device: (256 + 8 spare) words\n\x81B l o c k  s i z e\n– x8 device: (16 K + 512 spare) bytes– x16 device: (8 K + 256 spare) words\n\x81 Page read/program\n– Random access: 12 µs (3V)/15 us (1.8V) \n(max)\n– Sequential access: 50 ns (min)\n– Page program time: 200 µs (typ)\n\x81 Copy back program mode\n– Fast page copy without external buffering\n\x81 Fast block erase\n– Block erase time: 2 ms (typical)\n\x81 Status register\n\x81 Electronic signature\n\x81 Chip enable ‘don’t care’ \n– Simple interface wi th microcontroller\n\x81 Security features\n–O T P  a r e a\n– Serial number (unique ID)         \n         \n\x81 Hardware data protection\n– Program/erase locked during power \ntransitions\n\x81 Data integrity\n– 100,000 program/erase cycles\n– 10 years data retention\n\x81 RoHS compliance\n– Lead-free components are compliant with \nthe RoHS directive\n\x81D e v e l o p m e n t  t o o l s\n– Error correction code software and \nhardware models\n– Bad blocks management  and wear leveling \nalgorithms\n– File system OS native reference software\n– Hardware simulation modelsTSOP48 12 x 20mm\nFBGA\nVFBGA55 8 x 10 x 1.05mm\nwww.numonyx.com\nContents NAND128-A, NAND256-A\n2/60   \nContents\n1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6\n2 Memory array organization  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14\n2.1 Bad Blocks  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3 Signal descriptions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16\n3.1 Inputs/outputs (I/O0-I/O7)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.2 Inputs/outputs (I/O8-I/O15) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.3 Address Latch Enable (AL)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 163.4 Command Latch Enable (CL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.5 Chip Enable (E)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.6 Read Enable (R) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 163.7 Write Enable (W)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n3.8 Write Protect (WP)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n3.9 Ready/Busy (RB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 173.10 V\nDD supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n3.11 VSS ground  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n4 Bus operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18\n4.1 Command input  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 184.2 Address input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n4.3 Data input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 184.4 Data output  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n4.5 Write protect  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n4.6 Standby . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 9\n5 Command set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21\n6 Device operations  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22\n6.1 Pointer operations  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n6.2 Read memory array  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 236.3 Page program . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\nNAND128-A, NAND256-A Contents\n 3/60\n6.4 Copy back program  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\n6.5 Block erase  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n6.6 Reset  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  .2 8\n6.7 Read status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n6.7.1 Write Protection Bit (SR7)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29\n6.7.2 P/E/R controller bit (SR6)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29\n6.7.3 Error bit (SR0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29\n6.8 Read electronic signature  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\n7 Software algorithms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31\n7.1 Bad block management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n7.2 Block replacement  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n7.3 Garbage collection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 337.4 Wear-leveling algorithm  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\n7.5 Error correction code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\n7.6 Hardware simulation models . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\n7.6.1 Behavioral simulation models  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34\n7.6.2 IBIS simulations models  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34\n8 Program and erase times and endurance cycles . . . . . . . . . . . . . . . . . . . . . .35\n9 Maximum ratings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3610 DC and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .37\n10.1 Ready/busy signal electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 47\n10.2 Data protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50\n11 Package mechanical . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .51\n12 Part numbering  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .55\nAppendix A Hardware interface examples  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .56\n13 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .58\nList of tables NAND128-A, NAND256-A\n4/60   \nList of tables\nTable 1. NAND128-A and NAND256-A device su mmary  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6\nTable 2. Product description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7\nTable 3. Signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . .8\nTable 4. Valid blocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14\nTable 5. Bus operations  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19\nTable 6. Address insertion, x8 devices  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19\nTable 7. Address insertion, x16 device  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20\nTable 8. Address definitions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . .20\nTable 9. Commands  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21\nTable 10. Copy back program addresses  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .27\nTable 11. Status register bits  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . .29\nTable 12. Electronic signature. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30\nTable 13. Block failure. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . .32\nTable 14. Program, erase times and program erase endurance cy cles. . . . . . . . . . . . . . . . . . . . . . . . . . .35\nTable 15. Absolute maximum ratings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . .36\nTable 16. Operating and AC measurement conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .37\nTable 17. Capacitance  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . .37\nTable 18. DC characteristics, 1.8 V devices. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . .38\nTable 19. DC characteristics, 3 V devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .39\nTable 20. AC characteristics for command, addr ess, data input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .40\nTable 21. AC characteristics for operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .41\nTable 22. TSOP48 - 48 lead plastic th in small outline, 12 x 20mm, package mechanical data . . . . . .52\nTable 23. VFBGA 8 x 10 x 1.05 mm- 6 x 8 + 7 ball array, 0.8 pitch, package mechanical data  . . . . . . .54\nTable 24. Ordering information scheme. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . .55\nTable 25. Document revision history. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . .58\nNAND128-A, NAND256-A List of figures\n 5/60\nList of figures\nFigure 1. Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8\nFigure 2. Logic block diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . .9\nFigure 3. TSOP48 connections, x8 devices. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10\nFigure 4. TSOP48 connections, x16 devices. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . .11\nFigure 5. VFBGA55 connections, x8 device s (top view through package). . . . . . . . . . . . . . . . . . . . . . . .12\nFigure 6. VFBGA55 connections, x16 devi ces (top view through package)  . . . . . . . . . . . . . . . . . . . . . .13\nFigure 7. Memory array organizati on . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . .15\nFigure 8. Pointer operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22\nFigure 9. Pointer operations for programming. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23\nFigure 10. Read (A, B, C) operations  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . .24\nFigure 11. Read block diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . .24\nFigure 12. Sequential row read operations  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25\nFigure 13. Sequential row read block diagra ms  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25\nFigure 14. Page program operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . .26\nFigure 15. Copy back operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . .27\nFigure 16. Block erase operation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . .28\nFigure 17. Bad block management flowchart . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32\nFigure 18. Garbage collection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . .33\nFigure 19. Error detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . .34\nFigure 20. Equivalent testing circuit for AC characteristics measurement. . . . . . . . . . . . . . . . . . . . . . . .38\nFigure 21. Command latch AC waveforms. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . .42\nFigure 22. Address latch AC waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .42\nFigure 23. Data input latch AC waveforms  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . .43\nFigure 24. Sequential data output after re ad AC waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .43\nFigure 25. Read status register AC wavefo rm  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .44\nFigure 26. Read electronic signature AC waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .44\nFigure 27. Page read A/read B op eration AC waveform  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .45\nFigure 28. Read C operation, one page AC waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . .45\nFigure 29. Page program AC waveform  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .46\nFigure 30. Block erase AC waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .46\nFigure 31. Reset AC waveform  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . .47\nFigure 32. Ready/Busy AC waveform  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .48\nFigure 33. Ready/busy load circuit  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . .48\nFigure 34. Resistor value versus waveform timings for Ready/ Busy signal  . . . . . . . . . . . . . . . . . . . . . . .49\nFigure 35. Data protection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .50\nFigure 36. TSOP48 - 48 lead plastic thin small outline, 12 x 20 mm, pa ckage outline  . . . . . . . . . . . . . .51\nFigure 37. VFBGA55 8 x 10 mm - 6 x 8 active ball array, 0.80 mm pitch, package outline . . . . . . . . . . .53\nFigure 38. Connection to microcontroller, without glue logic  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\nFigure 39. Connection to microcontroller, with glue logic. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . .57\nFigure 40. Building storage modules. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . .57\nDescription NAND128-A, NAND256-A\n6/60   \n1 Description\nThe NAND flash 528 byte/ 264 word page is a family of non-volatile flash memories that \nuses the single level cell (SLC) NAND cell technology, referred to as the SLC small page \nfamily. The devices are either 128 Mbits or 256 Mbits and operate with a 3 V voltage supply. \nThe size of a page is either 528 bytes (512 + 16 spare) or 264 words (256 + 8 spare) depending on whether the device has a x8 or x16 bus width.\nThe address lines are multiplexed with the data  input/output signals on a multiplexed x8 \nor x16 input/output bus. This interface redu ces the pin count and makes it possible to \nmigrate to other densities without changing the footprint.\nEach block can be programmed and erased up to 100,000 cycles. To ex tend the lifetime of \nNAND flash devices it is strongly recommended to implement an error correction code (ECC). A Write Protect pin is available to provide hardware protection against program \nand erase operations. \nThe devices feature an open-drain ready/busy ou tput that identifies if the program/erase/ \nread (P/E/R) controller is cu rrently active. The use of an open-drain output allows the \nReady/Busy pins from several memories to be connected to a single pull-up resistor.\nA Copy Back command is available to optimize the management of defective blocks. \nWhen a page program operation fails, the data can be programmed in another page \nwithout having to resend the data to be programmed. \nTable 1  lists the individual part numbers of the device.\n         \nThe NAND128-A devices are only available in the TSOP48 (12 x 20 mm), while the \nNAND256-A devices are available in both the TSOP48 and the VFBGA55 (8 x 10 x 1.05 mm) packages.\nThe devices are available in two different versions:\n\x81 No option (Chip Enable ‘care’ , sequential row read enabled): the sequential row read \nfeature allows to download up to all the pages in a block with one read command and \naddressing only the first page to read\n\x81 With Chip Enable ‘don’t care’ feature. Th is enables the sharing of the bus between \nmore active memories that are simultaneo usly active as Chip Enable transitions \nduring latency do not stop read operations. Program and erase operations are not interrupted by Chip Enable transitions.Table 1. NAND128-A and NAND256-A device summary\nReference Part Number\nNAND128-A NAND128W3A\nNAND256-A(1)\n1. x16 organization only available for MCP.NAND256W3A\nNAND256W4A\nNAND128-A, NAND256-A Description\n 7/60\nThe devices come with the following security features:\n\x81 OTP (one time programmable) area, which is  a restricted access area where sensitive \ndata/code can be stored permanently. The access sequence and further details about \nthis feature are subject to an NDA (non disclosure agreement)\n\x81 Serial number (unique identifier), which enables each device to be uniquely \nidentified. It is subject to an NDA and is , therefore, not described in the datasheet.\nFor more details about these security features , contact your nearest Micron sales office.\nFor information on how to order these devices, refer to Table 24: Ordering information \nscheme . Devices are shipped from the factory wi th Block 0 always valid and the memory \ncontent bits in valid blocks erased to ’1’ .\nSee Table 2  for all the devices available in the family.\n         Table 2. Product description\nReference\nPart Number\nDensity\nBus Width\nPage \nSize\nBlock\nSize\nMemory Array\nOperating VoltageTimings\nPackageRand Access Max\nSeq Access\nMin\nPage Program\nTypical\nBlock Erase\nTypical\nNAND128-A NAND128W3A128\nMbitx8512+16 \nBytes16K+51\n2 Bytes32 pages \nx 1024 \nBlocks\n2.7 to 3.6V 12µs 50ns 200µs 2msTSOP48\nNAND256-A(1)NAND256W3A\n256\nMbitx8512+16 \nBytes16K+51\n2 Bytes 32 pages \nx 2048 \nBlocksTSOP48\nVFBGA55\nNAND256W4A x16256+8 \nWords8K+256 \nWords\n1. x16 organization only available for MCP. \nDescription NAND128-A, NAND256-A\n8/60   \nFigure 1. Logic diagram\n         Table 3. Signal names\nSymbol Function\nI/O8-15 Data input/outputs for x16 devices\nI/O0-7 Data input/outputs, ad dress inputs, or command in puts for x8 and x16 devices\nAL Address Latch Enable\nCL Command Latch Enable\nE Chip Enable\nR Read Enable\nRB Ready/Busy (open-drain output)\nW Write Enable\nWP Write Protect\nVDD Supply voltage\nVSS Ground\nNC Not connected internally\nDU Do not useAI07557CWI/O8-I/O15, x16 VDD\nNAND Flash E\nVSSWPAL\nCLRBRI/O0-I/O7, x8/x16 \nNAND128-A, NAND256-A Description\n 9/60\nFigure 2. Logic block diagram\nAddress\nRegister/Counter\nCommand\nInterface\nLogicP/E/R Controller, \nHigh Voltage \nGenerator\nWP\nI/O Buffers & Latches\nI/O8-I/O15, x16EW\nAI07561cR\nY DecoderPage BufferNAND Flash\nMemory ArrayX Decoder\nI/O0-I/O7, x8/x16Command RegisterCLAL\nRB\nDescription NAND128-A, NAND256-A\n10/60   \nFigure 3. TSOP48 connections, x8 devices\n1. This pin is DU in the USOP48 packageI/O3\nI/O2I/O6\nRRBNC\nI/O4I/O7\nAI07585CNAND Flash\n(x8)121\n13\n24 25363748\nE\nI/O1NCNC\nNCNC\nNC\nNCNCWPW\nNCNC\nNCVSSVDD\nALNC\nNC\nCL\nNCI/O5NC NC\nNCI/O0NC\nNC\nNCNCNC\nVDDNC\nNCNC\nVSS\nNC\nNCNCNC(1)\n(1) (1)(1)\nNAND128-A, NAND256-A Description\n 11/60\nFigure 4. TSOP48 connections, x16 devices\n1. This pin is DU in the USOP48 package.I/O3\nI/O9I/O2I/O6\nRRBNCI/O14\nI/O12\nI/O10I/O4I/O7\nAI07559CNAND Flash\n(x16)121\n13\n24 25363748\nI/O8E\nI/O1I/O11NCNC\nNCNC\nNC\nNCNCWPW\nNCNC\nNCVSSVDD\nALNC\nNC\nCL\nNCI/O13I/O15\nI/O5VSSNC\nVSSI/O0NC\nNC\nNCNCNCVDD(1)\n(1) (1)(1)\nDescription NAND128-A, NAND256-A\n12/60   \nFigure 5. VFBGA55 connections, x8 devices (top view through package)\nAI09366bI/O7WP\nI/O4 I/O3NC VDD\nI/O5 VDD NCHVSS\nI/O6DE\nCLC\nNCNCB DU\nNCW\nNCA8 7 6 5 4 3 2 1\nNC NC\nNC NC\nGFE\nI/O0AL\nNC NC\nNC\nNC NC NC NC NC\nNC NC\nVSSNC NC\nNC NCRB\nI/O2NCDU\nI/O1R\nNC\nNC\nNC\nVSSDU\nDUDU DU\nDU MLKJ\nNAND128-A, NAND256-A Description\n 13/60\nFigure 6. VFBGA55 connections, x16 devices (top view through package)\nAI09365bI/O15WP\nI/O4 I/O11I/O10 VDD\nI/O6 VDD I/O3HVSS\nI/O13DE\nCLC\nNCNCB DU\nNCW\nNCA8 7 6 5 4 3 2 1\nNC NC\nNC NC\nGFE\nI/O1AL\nNC NC\nNC\nNC NC NC I/O7 I/O5\nI/O14 I/O12\nVSSNC NC\nNC NCRB\nI/O2I/O0DU\nI/O9R\nNC\nNC\nI/O8\nVSSDU\nDUDU DU\nDU MLKJ\nMemory array organiza tion NAND128-A, NAND256-A\n14/60   \n2 Memory array organization\nThe memory array comprises NAND structures where 16 cells are connected in series.\nThe memory array is organized in blocks where each block contains 32 pages. The array is \nsplit into two areas, the main area and the spare area. The main area of the array stores data, whereas the spare area is typically used to  store error correction codes, software flags \nor bad block identification.\nIn x8 devices the pages are split into a main ar ea with two half pages of 256 bytes each and \na spare area of 16 bytes. In the x16 devices th e pages are split into a 256-word main area \nand an 8-word spare area. Refer to Figure 7: Memory array organization .\n2.1 Bad Blocks\nThe NAND flash 528 byte/ 264 word page devi ces may contain bad blocks, that is blocks \nthat contain one or more invalid bits whose reliability is not guar anteed. Additional bad \nblocks may develop during the lifetime of the device. \nThe bad block information is written prior to shipping (refer to Section 2.1: Bad Blocks  for \nmore details).\nTable 4  shows the minimum number of valid blocks in each device. The values shown \ninclude both the bad blocks that are presen t when the device is shipped and the bad \nblocks that could develop later on.\nThese blocks need to be managed using ba d blocks management, block replacement or \nerror correction codes (refer to Section 7: Software algorithms ).\n         Table 4. Valid blocks\nDensity of device Minimum Maximum\n256 Mbits 2008 2048\n128 Mbits 1004 1024\nNAND128-A, NAND256-A Memory array organization\n 15/60\nFigure 7. Memory array organization\nAI07587Block = 32 Pages\nPage = 528 Bytes (512+16)\n512 Bytes512 BytesSpare Area\n2nd half Page\n(256 bytes)\n16BytesBlock\n8 bits\n16Bytes 8 bitsPage\nPage Buffer, 512 Bytes1st half Page\n(256 bytes)Block = 32 PagesPage = 264 Words (256+8)\n256 Words256 WordsSpare Area\nMain Area\n8Words16 bits\n8Words 16 bitsPage Buffer, 264 WordsBlock\nPagex8 DEVICES x16 DEVICES\nSignal descriptions NAND128-A, NAND256-A\n16/60   \n3 Signal descriptions\nSee Figure 1: Logic diagram  and Table 3: Signal names  for a brief overview of the signals \nconnected to this device.\n3.1 Inputs/outputs (I/O0-I/O7)\nInput/Outputs 0 to 7 input the selected addres s, output the data during a read operation \nor input a command or data during a write oper ation. The inputs are latched on the rising \nedge of Write Enable. I/O0-I/O7 are left floating when the device is deselected or the outputs are disabled.\n3.2 Inputs/outputs (I/O8-I/O15)\nInput/outputs 8 to 15 are only available in x16 devices. They output the data during a read \noperation or input data during a write op eration. Command and address inputs only \nrequire I/O0 to I/O7.\nThe inputs are latched on the rising edge of Write Enable. I/O8-I/O15 are left floating \nwhen the device is deselected or the outputs are disabled.\n3.3 Address Latch Enable (AL)\nAddress Latch Enable activates the latching of the address inputs in the command interface. When AL is high, the inputs are latched on the rising edge of Write Enable.\n3.4 Command Latch Enable (CL)\nThe Command Latch Enable activates the la tching of the command inputs in the \ncommand interface. When CL is high, the inputs are latched on the rising edge of Write Enable.\n3.5 Chip Enable (E )\nThe Chip Enable input activates the memory control logic, input buffers, decoders and read circuitry. When Chip Enable is low, V\nIL, the device is selected. If Chip Enable goes \nHigh (VIH) while the device is busy, the device remains selected and does not go into \nstandby mode.\n3.6 Read Enable (R)\nRead Enable, R , controls the sequential data output during read operations. Data is valid \ntRLQV  after the falling edge of R . The falling edge of R  also increments the internal column \naddress counter by one. \nNAND128-A, NAND256-A Signal descriptions\n 17/60\n3.7 Write Enable (W )\nThe Write Enable input, W , controls writing to the Command Interface, Input Address and \nData latches. Both addresses and data are latched on the rising edge of Write Enable.\nDuring power-up and power-down a recovery ti me of 10µs (min) is required before the \nCommand Interface is ready to accept a co mmand. It is recommended to keep Write \nEnable high during the recovery time.\n3.8 Write Protect (WP )\nThe Write Protect pin is an input that prov ides hardware protection against unwanted \nprogram or erase operations. When Write Protect is Low, VIL, the device does not accept \nany program or erase operations.\nIt is recommended to keep the Write Protect pin Low, VIL, during power-up and power-\ndown.\n3.9 Ready/Busy (RB )\nThe Ready/Busy output, RB , is an open-drain output that can be used to identify if the \nP/E/R controller is currently active. \nWhen Ready/Busy is Low, VOL, a read, program or erase operat ion is in progress. When the \noperation completes Ready/Busy goes High, VOH.\nThe use of an open-drain output allows the Ready/Busy pins from several memories to be \nconnected to a single pull-up resistor. A Lo w then indicates that one or more of the \nmemories is busy.\nRefer to the Section 10.1: Ready/busy signal  electrical characteristics  for details on how to \ncalculate the value of the pull-up resistor.\n3.10 VDD supply voltage\nVDD provides the power supply to the internal co re of the memory device. It is the main \npower supply for all operations (read, program and erase). \nAn internal voltage detector disables all functions whenever VDD is below the VLKO \nthreshold (see paragraph Figure 35: Data protection ) to protect the device from any \ninvoluntary program/erase operat ions durings power-transitions.\nEach device in a system should have VDD decoupled with a 0.1 µF capacitor. The PCB track \nwidths should be sufficient to carry the required program and erase currents\n3.11 VSS ground\nGround, VSS, is the reference for the power supply. It must be connected to the system \nground.\nBus operations N AND128-A, NAND256-A\n18/60   \n4 Bus operations\nThere are six standard bus operations that co ntrol the memory. Each of these is described \nin this section, see Table 5: Bus operations  for a summary. \n4.1 Command input \nCommand input bus operations give command s to the memory. Commands are accepted \nwhen Chip Enable is Low, Command Latch Enable is High, Address Latch Enable is Low, and Read Enable is High. They are latched on the rising edge of the Write Enable signal.\nOnly I/O0 to I/O7 input commands. See Figure 21: Command latch AC waveforms  and Table 14: Program, erase times and \nprogram erase endurance cycles  for details of the timings requirements.\n4.2 Address input \nAddress input bus operations input the memory address. Three bus cycles are required to \ninput the addresses (refer to Tables Table 6: Address insertion, x8 devices  and Table 7: \nAddress insertion, x16 device ). \nThe addresses are accepted when Chip Enable is Low, Address Latch Enable is High, \nCommand Latch Enable is Low, and Read Enable  is High. They are latched on the rising \nedge of the Write Enable signal. Only I/O0 to I/O7 input addresses.\nSee Figure 22: Address latch AC waveforms  and Table 14: Program, erase times and program \nerase endurance cycles  for details of the timings requirements.\n4.3 Data input\nData input bus operations input the data to be programmed. \nData is accepted only when Chip Enable is Low, Address Latch Enable is Low, Command \nLatch Enable is Low, and Read Enable is High. The data is latched on the rising edge of the Write Enable signal and is input sequen tially using the Write Enable signal.\nSee Figure 23: Data input latch AC waveforms  and Table 14: Program, erase times and \nprogram erase endurance cycles  and Table 21: AC characteristics for operations  for details of \nthe timings requirements.\nNAND128-A, NAND256-A Bus operations\n 19/60\n4.4 Data output \nData output bus operations read the data in  the memory array, the status register, the \nelectronic signature,  and the serial number. \nData is output when Chip Enable is Low, Write Enable is High, Address Latch Enable is \nLow, and Command Latch Enable is Low.\nThe data is output sequentially using the Read Enable signal. See Figure 24: Sequential data output after read AC waveforms  and Table 21: AC \ncharacteristics for operations  for details of the timings requirements.\n4.5 Write protect \nWrite protect bus operations protect the memory against program or erase operations. \nWhen the Write Protect signal is Low the device does not accept program or erase operations, therefore, the contents of the memory array cannot be altered. The Write \nProtect signal is not latched by Write Enable to ensure protection, even during power-up.\n4.6 Standby \nWhen Chip Enable is High the memory enters standby mode: the device is deselected, outputs are disabled and power consumption is reduced.\n         \n         Table 5. Bus operations\nBus operation E AL CL R W WP I/O0 - I/O7I/O8 - \nI/O15(1)\n1. Only for x16 devices.Command input VIL VIL VIH VIH Rising X(2)\n2. WP  must be VIH when issuing a program or erase command.Command X\nAddress input VIL VIH VIL VIH Rising X Address X\nData input VIL VIL VIL VIH Rising X Data input Data input\nData output VIL VIL VILFallin\ngVIH X Data output Data output\nW r i t e  p r o t e c tXXXX XVIL XX\nStandby VIH XXX X X X X\nTable 6. Address insertion, x8 devices(1) (2)\n1. A8 is set Low or High by the 00h or 01h command ( see Section 6.1: Pointer operations )\n2. Any additional address input cycles are ignored.Bus \nCycleI/O7 I/O6 I/O5 I/O4 I/O3 I/O2 I/O1 I/O0\n1stA7 A6 A5 A4 A3 A2 A1 A0\n2ndA16 A15 A14 A13 A12 A11 A10 A9\n3rdA24 A23 A22 A21 A20 A19 A18 A17\nBus operations N AND128-A, NAND256-A\n20/60   \n          \n         Table 7. Address insertion, x16 device(1) (2) (3)\n1. A8 is ’don’t care’ in x16 devices.\n2. Any additional address input cycles are ignored.3. The 01h command is not used in x16 devicesBus \nCycleI/O8-\nI/O15I/O7 I/O6 I/O5 I/O4 I/O3 I/O2 I/O1 I/O0\n1stX A7 A6 A5 A4 A3 A2 A1 A0\n2ndX A16 A15 A14 A13 A12 A11 A10 A9\n3rdX A24 A23 A22 A21 A20 A19 A18 A17\nTable 8. Address definitions\nAddress Definition\nA0 - A7 Column address\nA9 - A26 Page address\nA9 - A13 Address in block\nA14 - A26 Block address\nA8A8 is set Low or High by the 00h or 01h  command, and is ’don’t care’ in x16 \ndevices\nNAND128-A, NAND256-A Command set\n 21/60\n5 Command set\nAll bus write operations to the device are interpreted by the command interface. The \ncommands are input on I/O0-I/O7 and are latc hed on the rising edge of Write Enable \nwhen the Command Latch Enable signal is high. Device operations are selected by writing specific commands to the command register. The two-step command sequences for program and erase operations are imposed to maximize data security.\nThe commands are summarized in Table 9 .\n         Table 9. Commands\nCommandBus write operations(1) (2)\n1. The bus cycles are only shown for issuing the codes. The cycles required to input the \naddresses or input/outp ut data are not shown.\n2. Any undefined command sequence is ignored by the device.Command \naccepted \nduring busy 1st cycle 2nd cycle 3rd cycle\nRead A 00h - -\nRead B 01h(2)- -\nRead C 50h - -\nRead Electronic Signature 90h - -\nRead Status Register 70h - - Yes\nPage Program 80h 10h -\nCopy Back Program 00h 8Ah 10h\nBlock Erase 60h D0h -\nReset FFh - - Yes\nDevice operations NAND128-A, NAND256-A\n22/60   \n6 Device operations\n6.1 Pointer operations\nAs the NAND flash memories contain two different areas for x16 devices and three \ndifferent areas for x8 devices (see Figure 8 ) the read command codes (00h, 01h, 50h) act as \npointers to the different areas of the memo ry array (they select the most significant \ncolumn address). \nThe Read A and Read B commands act as pointers to the main memory area. Their use \ndepends on the bus width of the device.\n\x81 In x16 devices the Read A command (00h) sets the pointer to Area A (the whole of the \nmain area), that is words 0 to 255.\n\x81 In x8 devices the Read A command (00h) sets th e pointer to Area A (the first half of the \nmain area), that is bytes 0 to 255, and the Read B command (01h) sets the pointer to Area B (the second half of the main area), that is bytes 256 to 511.\nIn both the x8 and x16 devices the Read C co mmand (50h) acts as a pointer to Area C (the \nspare memory area), that is bytes 512 to 527 or words 256 to 263. \nOnce the Read A and Read C commands have  been issued the pointer remains in the \nrespective areas until another pointer code is issued. However, the Read B command is \neffective for only one operation, once an operation has been executed in Area B the \npointer returns automatically to Area A.\nThe pointer operations can also be used before a program operation, that is the \nappropriate code (00h, 01h or 50h) can be issued before the program command 80h is \nissued (see Figure 9: Pointer operations for programming ).\nFigure 8. Pointer operations\nAI07592Area A\n(00h)\nAArea B\n(01h)Area C\n(50h)\nBytes 0- 255 Bytes 256-511Bytes 512-527\nC B\nPointer \n(00h,01h,50h)Page BufferArea A\n(00h)\nAArea C\n(50h)\nWords 0- 255Words 256-263\nC\nPointer \n(00h,50h)Page Bufferx8 Devices x16 Devices\nNAND128-A, NAND256-A Device operations\n 23/60\nFigure 9. Pointer operations for programming\n6.2 Read memory array\nEach operation to read the memory area starts with a pointer operation as shown in the \nSection 6.1: Pointer operations . Once the area (main or spare) has been selected using the \nRead A, Read B or Read C commands three bus cycles are required to input the address of the data to be read.\nThe device defaults to Read A mode after power-up or a reset operation.\nWhen reading the following spare area addresses: \n\x81 A0 to A3 (x8 devices)\x81 A0 to A2 (x16 devices)\nset the start address of the spare area, while the following addresses are ignored:\n\x81 A4 to A7 (x8 devices)\x81 A3 to A7 (x16 devices)\nOnce the Read A or Read C commands have been issued they do not need to be reissued \nfor subsequent read operations as the pointer remains in the respective area. However, the Read B command is effective for only one oper ation; once an operation has been executed \nin Area B the pointer returns automatically to Area A. Another Read B command is required to start another read operation in Area B.\nOnce a read command is issued two types of operations are available: random read and \npage read.\n\x81R a n d o m  r e a d\nEach time the command is issued the first read is random read.\n\x81 Page read\nAfter the random read access the page data is  transferred to the page buffer in a time \nof t\nWHBH  (refer to Table 21: AC characteristics for operations  for the value). Once the \ntransfer is complete the Read y/Busy signal goes High. The data can then be read out \nsequentially (from the selected column ad dress to the last column address) by \npulsing the Read Enable signal.\n\x81S e q u e n t i a l  r o w  r e a d\nAfter the data in last column of the page is output, if the Read Enable signal is pulsed ai07591I/OAddressInputs Data Input 10h 80h\nAreas A, B, C can be programmed depending on how much data is input. Subsequent 00h commands can be omitted. AREA A\n00hAddressInputs Data Input 10h 80h 00h\nI/OAddressInputs Data Input 10h 80h\nAreas B, C can be programmed depending on how much data is input. The 01h command must be re-issued before each program. AREA B\n01hAddressInputs Data Input 10h 80h 01h\nI/OAddressInputs Data Input 10h 80h\nOnly Areas  C can be programmed. Subsequent 50h commands can be omitted. AREA C\n50hAddressInputs Data Input 10h 80h 50h\nDevice operations NAND128-A, NAND256-A\n24/60   \nand Chip Enable remains Low, then the next page is automatically loaded into the \npage buffer and the read operation continue s. A sequential row read operation can \nonly be used to read within a block. If  the block changes a new read command must \nbe issued. Refer to Figure 12: Sequential row read operations  and Figure 13: Sequential \nrow read block diagrams  for details about sequential row read operations. To \nterminate a sequential row read operation, set to High the Chip Enable signal for \nmore than tEHEL . Sequential row read is not available when the Chip Enable don’t care \noption is enabled.\nFigure 10. Read (A, B, C) operations\nFigure 11. Read block diagrams\n1. The highest address depends on the device density.CL\nE\nW\nAL\nR\nI/ORB\n00h/\n01h/ 50h\nai07595cBusyCommand\nCodeAddress Input Data Output (sequentially)tBLBH1\n(read)\nAI07596A0-A7A9-A26(1)Area A\n(1st half Page)Read A Command, X8 Devices\nArea B\n(2nd half Page)Area C\n(Spare)Area  A\n(main area)Area C\n(Spare)\nA0-A7Read A Command, X16 Devices\nA0-A7Read B Command, X8 Devices\nArea A\n(1st half Page)Area B\n(2nd half Page)Area C\n(Spare)\nA0-A3 (x8)\nA0-A2 (x16)Read C Command, X8/x16 Devices\nArea A Area A/ B Area C\n(Spare)\nA9-A26 (1)A9-A26(1)\nA9-A26 (1)\nA4-A7 (x8), A3-A7 (x16) are don't care\nNAND128-A, NAND256-A Device operations\n 25/60\nFigure 12. Sequential row read operations\nFigure 13. Sequential row read block diagramsI/ORB\nAddress Inputs\nai075971st \nPage OutputBusytBLBH1\n(Read Busy time)\n00h/\n01h/ 50h\nCommand\nCode2nd \nPage  OutputNth \nPage OutputBusy BusytBLBH1 tBLBH1\nAI07598BlockArea A\n(1st half Page)Read A Command, x8 Devices\nArea B\n(2nd half Page)Area C\n(Spare)Area  A\n(main area)Area C\n(Spare)Read A Command, x16 Devices\nRead B Command, x8 Devices Read C Command, x8/x16 Devices\nArea A Area A/ B Area C\n(Spare)Area A\n(1st half Page)Area B\n(2nd half Page)Area C\n(Spare)1st page\n2nd page\nNth page\n1st page\n2nd page\nNth page1st page\n2nd page\nNth page\n1st page\n2nd page\nNth pageBlock\nBlock Block\nDevice operations NAND128-A, NAND256-A\n26/60   \n6.3 Page program\nThe page program operation is the standard operation to program data to the memory \narray. \nThe main area of the memory array is programmed by page, however partial page \nprogramming is allowed where an y number of bytes (1 to 528) or words (1 to 264) can be \nprogrammed.\nThe maximum number of consecutive partial page program operations allowed in the \nsame page is three. After exceeding this a Bl ock Erase command must be issued before any \nfurther program operations can take place in that page. \nBefore starting a page program operation a pointer operation can be performed to point \nto the area to be programmed. Refer to Section 6.1: Pointer operations  and Figure 9: Pointer \noperations for programming  for details.\nEach page program operation consists of the following five steps (see Figure 14: Page \nprogram operation ):\n1. One bus cycle is required to setup the Page Program command 2. Four bus cycles are then required to input the program address (refer to Table 6: \nAddress insertion, x8 devices )\n3. The data is then input (up to 528 bytes/ 264 words) and loaded into the page buffer4. One bus cycle is required to issue the co nfirm command to start the P/E/R controller.\n5. The P/E/R controller then programs the data into the array.\nOnce the program operation has started the status register can be read using the Read \nStatus Register command. During program operat ions the status register only flags errors \nfor bits set to '1' that have not been successfully programmed to '0'.\nDuring the program operation, only the Read Status Register and Reset commands are \naccepted; all other commands are ignored. \nOnce the program operation has completed the P/E/R controller bit SR6 is set to ‘1’ and \nthe Ready/Busy signal goes High.\nThe device remains in read status register mo de until another valid command is written to \nthe command interface.\nFigure 14. Page program operation\n1. Before starting a page program operation a pointer operation can be performed. Refer to \nSection 6.1: Pointer operations  for details.I/ORB\nAddress Inputs SR0\nai07566Data Input 10h 70h 80h\nPage Program\nSetup Code Confirm\nCodeRead Status RegisterBusytBLBH2\n(Program Busy time)\nNAND128-A, NAND256-A Device operations\n 27/60\n6.4 Copy back program\nThe copy back program operation copies the da ta stored in one page and reprogram it in \nanother page.\nThe copy back program operation does not require external memory and so the operation \nis faster and more efficient because the reading and loading cycles are not required. The operation is particularly useful  when a portion of a block is updated and the rest of the \nblock needs to be copied to the newly assigned block.\nIf the copy back program operation fails an error is signalled in the status register. \nHowever, as the standard external ECC cannot be used with the copy back operation bit \nerror due to charge loss cannot be detected. For this reason it is recommended to limit the \nnumber of copy back operations on the same  data and or to improve the performance of \nthe ECC.\nThe copy back program operation requires the following three steps:\n1. The source page must be read using the Read A command (one bus write cycle to \nsetup the command and then 4 bus write cycles to input the source page address). This operation copies all 264 words/ 528 bytes from the page into the page buffer.\n2. When the device returns to the ready state (Ready/Busy High), the second bus write \ncycle of the command is given with the 4 bus cycles to input the target page address. Refer to Table 10  for the addresses that must be th e same for the source and target \npages.\n3. Then the confirm command is issued to start the P/E/R controller.\nAfter a copy back program operation, a partial-page program is not allowed in the target \npage until the block has been erased. See Figure 15  for an example of the copy back \noperation.\n         \nFigure 15. Copy back operationTable 10. Copy back program addresses\nDensity Same address for source and target pages\n128 Mbit A23\n256 Mbit A24\nI/ORB\nSourceAddress Inputs SR0\nai07590b8Ah 70h 00h\nCopy Back\nCodeRead\nCode Read Status RegisterTargetAddress InputstBLBH1\n(Read Busy time)\n10hBusytBLBH2\n(Program Busy time)\nDevice operations NAND128-A, NAND256-A\n28/60   \n6.5 Block erase\nErase operations are done one block at a time. An  erase operation sets all of the bits in the \naddressed block to ‘1’ . All previous data in the block is lost. \nAn erase operation consists of th e following three steps (refer to Figure 16: Block erase \noperation ):\n1. One bus cycle is required to set up the Block Erase command. 2. Only two bus cycles are required to input the block address. The first cycle (A0 to A7) \nis not required as only addresses A14 to A26 (highest address depends on device density) are valid, A9 to A13 are ignored. In the last address cycle I/O2 to I/O7 must be \nset to V\nIL.\n3. One bus cycle is required to issue the co nfirm command to start the P/E/R controller.\nOnce the erase operation has completed the st atus register can be checked for errors.\nFigure 16. Block erase operation\n6.6 Reset\nThe Reset command resets the command inte rface and status register. If the Reset \ncommand is issued during any operation, the op eration is aborted. If it was a program or \nerase operation that was aborted, the conten ts of the memory locations being modified \nare no longer valid as the data is partially programmed or erased. \nIf the device has already been reset then  the new Reset command is not accepted. \nThe Ready/Busy signal goes Low for tBLBH4  after the Reset command is issued. The value \nof tBLBH4  depends on the operation that the de vice was performing when the command \nwas issued (refer to Table 21: AC characteristics for operations  for the values.)\n6.7 Read status register\nThe device contains a status register which provides information on the current or \nprevious program or erase operation. the va rious bits in the status register convey \ninformation and errors on the operation.\nthe status register is read by issuing the read  status register command. the status register \ninformation is present on the output data bus (I/O0-I/O7) on the falling edge of chip enable or read enable, whichever occurs last. when several memories are connected in a system, the use of chip enable and read enab le signals allows the system to poll each \ndevice separately, even when the ready/busy pins are common-wired. it is not necessary I/ORB\nBlock Address InputsSR0\nai07593D0h 70h 60h\nBlock Erase\nSetup Code Confirm\nCodeRead Status RegisterBusytBLBH3\n(Erase Busy time)\nNAND128-A, NAND256-A Device operations\n 29/60\nto toggle the chip enable or read enable si gnals to update the contents of the status \nregister.\nAfter the read status register command has been  issued, the device remains in read status \nregister mode until another command is issu ed. therefore if a read status register \ncommand is issued during a random read cy cle a new read command must be issued to \ncontinue with a page read.\nThe status register bits are summarized in Table 11: Status register bits , to which you \nshould refer in conjunction with the following sections.\n6.7.1 Write Protection Bit (SR7)\nThe Write Protection bit identifies if the device  is protected or not. If the Write Protection \nbit is set to ‘1’ the device is not protected an d program or erase operat ions are allowed. If \nthe Write Protection bit is set to ‘0’ the device is protected and program or erase \noperations are not allowed.\n6.7.2 P/E/R controller bit (SR6)\nThe program/erase/read controller bit indicates whether the P/E/R controller is active or inactive. When the P/E/R controller bit is set to ‘0’ , the P/E/R controller is active (device is busy); when the bit is set to ‘1’ , the P/E/R controller is inactive (device is ready).\n6.7.3 Error bit (SR0)\nThe error bit identifies if any errors have been detected by the P/E/R controller. The error bit is set to ’1’ when a program or erase operation has failed to write the correct data to the memory. If the error bit is set to ‘0’ the operation has completed successfully.\nSR5, SR4, SR3, SR2 and SR1 are reserved.\n         \n6.8 Read electronic signature\nThe device contains a manufacturer code and device code. To read these codes the \nfollowing two steps are required:Table 11. Status register bits\nBit Name Logic level Definition\nSR7 Write protection'1' Not protected\n'0' Protected\nSR6Program/erase/read \ncontroller'1' P/E/R C inactive, device ready\n'0' P/E/R C active, device busy\nSR5, SR4,  SR3, \nSR2, SR1Reserved ’don’t care’\nSR0 Generic error‘1’ Error – operation failed\n‘0’ No error – operation successful\nDevice operations NAND128-A, NAND256-A\n30/60   \n1. First use one bus write cycle to issue the Read Electronic Signature command (90h), \nfollowed by an address input of 00h.\n2. Then, perform two bus read operations. Th e first one reads the manufacturer code \nand the second reads the device code. Further bus read operations are ignored.\nRefer to Table 12  for information on the addresses.\n         Table 12. Electronic signature\nPart number Manufacturer code Device code\nNAND128W3A 20h 73h\nNAND256R3A\n20h35h\nNAND256W3A 75h\nNAND256R4A\n0020h0045h\nNAND256W4A 0055h\nNAND128-A, NAND256-A S oftware algorithms\n 31/60\n7 Software algorithms\nThis section gives information on the softwa re algorithms that Numonyx recommends to \nimplement to manage the bad blocks and ex tend the lifetime of the NAND device.\nNAND flash memories are programmed and er ased by Fowler-Nordheim tunneling using \na high voltage. Exposing the device to a high voltage for extended periods can cause the oxide layer to be damaged. For this reason, the number of program and erase cycles is limited (see Table 14: Program, erase times and program erase endurance cycles  for the \nvalues) and it is recommended to implement garbage collection, a wear-leveling algorithm and an error correction code to ex tend the number of program and erase cycles \nand increase the data retention.\nFor the integration of NAND memories into an application, Numonyx provides a full range \nof software solutions such as file systems, sector managers, drivers, and code management.\nContact the nearest Numonyx sales office or  visit www.numonyx.com for more details.\n7.1 Bad block management\nDevices with bad blocks have the same quality level and the same AC and DC \ncharacteristics as devices where all the blocks  are valid. A bad block does not affect the \nperformance of valid blocks be cause it is isolated from the bit line and common source \nline by a select transistor. \nThe devices are supplied with all the locations inside valid blocks erased (FFh). The bad \nblock information is writte n prior to shipping. Any block where the 6th byte (x8 \ndevice)/1st word (x16 device)  in the spare area of the 1st page does not contain FFh is a \nbad block.\nThe bad block information must be read befo re any erase is attempted as the bad block \ninformation may be erased. For the system to be  able to recognize the bad blocks based on \nthe original information it is recommended to create a bad block table following the flowchart shown in Figure 17: Bad block management flowchart .\n7.2 Block replacement\nOver the lifetime of the device additional bad blocks may develop. In this case the block \nhas to be replaced by copying the data to a valid block. These additional bad blocks can be \nidentified as attempts to pr ogram or erase them outputs errors to the status register.\nAs the failure of a page program operation does  not affect the data in other pages in the \nsame block, the block can be replaced by re-programming the current data and copying the rest of the replaced block to an available valid block. The Copy Back Program command can be used to copy the data to a valid block. \nRefer to Section 6.4: Copy back program  for more details.\nSoftware algorithms NAND128-A, NAND256-A\n32/60   \nRefer to Table 13  for the recommended procedure to follow if an error occurs during an \noperation.\n         \nFigure 17. Bad block management flowchartTable 13. Block failure\nOperation Recommended procedure\nErase Block replacement\nProgram Block replacement or ECC\nRead ECC\nAI07588CSTART\nENDNO\nYES\nYESNOBlock Address = \nBlock 0\nData \n= FFh?\nLast \nblock?Increment \nBlock Address\nUpdate \nBad Block table\nNAND128-A, NAND256-A S oftware algorithms\n 33/60\n7.3 Garbage collection\nWhen a data page needs to be modified, it is fa ster to write to the first available page, and \nthe previous page is marked as invalid. After several updates it is necessary to remove invalid pages to free some memory space.\nTo free this memory space and allow furthe r program operations it is recommended to \nimplement a garbage collection algorithm. In a garbage collection software the valid pages are copied into a free area and the block containing the invalid pages is erased (see Figure 18: Garbage collection ).\nFigure 18. Garbage collection\n7.4 Wear-leveling algorithm\nFor write-intensive applications, it is recommended to implement a wear-leveling \nalgorithm to monitor and spread the number of write cycles per block. \nIn memories that do not use a wear-leveling algorithm not all blocks get used at the same \nrate. Blocks with long-lived da ta do not endure as many write cycles as the blocks with \nfrequently-changed data. \nThe wear-leveling algorithm ensures that equal use is made of all the available write cycles \nfor each block. There are two wear-leveling levels:\n\x81 First level wear-leveling: new data is programmed to the free blocks that have had the \nfewest write cycles.\n\x81 Second level wear-leveling: long-lived data is copied to another block so that the \noriginal block can be used for more frequently-changed data.\nThe second level wear-leveling is triggered when the difference between the maximum \nand the minimum number of write cycles per block reaches a specific threshold.Valid \nPage\nInvalid \nPageFree \nPage\n(Erased)Old Area\nAI07599BNew Area (After GC)\nSoftware algorithms NAND128-A, NAND256-A\n34/60   \n7.5 Error correction code\nAn error correction code (ECC) can be im plemented in the NAND flash memories to \nidentify and correct errors in the data.\nThe recommendation is to implement 23 bits of ECC for every 4096 bits in the device.\nFigure 19. Error detection\n7.6 Hardware simulation models\n7.6.1 Behavioral simulation models\nDenali Software Corporation models are platform-independent functional models \ndesigned to assist customers in performi ng entire system simulations (typical \nVHDL/Verilog). These models describe the logic behavior and timings of NAND flash devices, and, therefore, allow software to be developed before hardware.\n7.6.2 IBIS simulations models\nIBIS (I/O buffer information specification) mod els describe the behavior of the I/O buffers \nand electrical characteristics of flash devices. \nThese models provide information such as AC characteristics, rise/f all times, and package \nmechanical data, all of which are measured  or simulated at voltage and temperature \nranges wider than those allowed by target specifications.\nIBIS models simulate PCB connections and can resolve compatibility issues when \nupgrading devices. They can be imported into SPICETOOLS.New ECC generated \nduring read\nXOR previous ECC\nwith new ECC\nAll results\n= zero?\n22 bit data = 0YES\n11 bit data = 1NO\n1 bit data = 1\nCorrectable \nErrorECC Error No Error\nai08332>1 bit \n= zero?\nYESNO\nNAND128-A, NAND256-A Program and er ase times and endurance cycles\n 35/60\n8 Program and erase times and endurance cycles\nThe program and erase times and the number of program/ erase cycles per block are \nshown in Table 14 .\n         Table 14. Program, erase times and program erase endurance cycles\nParametersNAND flash\nUnit\nMin Typ Max\nPage program time  200 500 µs\nBlock erase time 2 3m s\nProgram/erase cycles (per block) 100,000 cycles\nData retention 10 years\nMaximum ratings NAND128-A, NAND256-A\n36/60   \n9 Maximum ratings\nStressing the device above the ratings listed in Table 15  may cause permanent damage to \nthe device. These are stress ratings only and op eration of the device at these or any other \nconditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum ra tings conditions for extended periods may \naffect device reliability. \n         Table 15. Absolute maximum ratings\nSymbol ParameterValue\nUnit\nMin Max\nTBIAS Temperature under bias – 50 125 °C\nTSTG Storage temperature – 65 150 °C\nTLEAD Lead temperature during soldering (1)\n1. Compatibility with lead-free soldering processes in accordance with ECOPACK 7191395 specifications. \nNot exceeding 250°C for more than 10 s, and peaking at 260°C.260 °C\nVIO (2)\n2. Minimum voltage may undershoot to –2 V for less than 20 ns during transitions on input and I/O pins. \nMaximum voltage may oversh oot to VDD + 2 V for less than 20 ns  during transitions on I/O pins.Input or output voltage1.8 V devices – 0.6 2.7 V\n3 V devices – 0.6 4.6 V\nVDD Supply voltage1.8 V devices – 0.6 2.7 V\n3 V devices – 0.6 4.6 V\nNAND128-A, NAND256-A DC and AC parameters\n 37/60\n10 DC and AC parameters\nThis section summarizes the operating and measurement conditions and the DC and AC \ncharacteristics of the device. The parameters in the DC and AC characteristics tables in \nthis section are derived from tests performed under the measurement conditions summarized in Table 16 . Designers should check that the operating conditions in their \ncircuit match the measurement conditions when relying on the quoted parameters.\n         \n         Table 16. Operating and AC measurement conditions\nParameterNAND flash\nUnits\nMin Max\nSupply voltage (VDD)1.8 V devices 1.7 1.95 V\n3 V devices 2.7 3.6 V\nAmbient (TA)G r a d e  6 – 4 0  8 5 ° C\nLoad capacitance (CL) (1 TTL GATE \nand CL)1.8 V devices 30 pF\n3 V devices \n(2.7 - 3.6 V)50 pF\n3 V devices (3.0 - 3.6V) 100 pF\nInput pulses voltages1.8 V devices 0 VDD V\n3 V devices 0.4 2.4 V\nInput and output ti ming ref. voltages1.8 V devices 0.9 V\n3 V devices 1.5 V\nInput rise and fall times 5 nsOutput circui t resistors, R\nref 8.35 k \uf057\nTable 17. Capacitance(1) (2)\n1. TA = 25°C, f = 1 MHz. CIN and CI/O are not 100% tested.\n2. Input/output capacitances double on stacked devicesSymbol Parameter Test condition Typ Max Unit\nCIN Input capacitance VIN = 0 V 10 pF\nCI/O Input/output capacitance VIL = 0 V 10 pF\nDC and AC parameters NAND128-A, NAND256-A\n38/60   \n         \nFigure 20. Equivalent testing circuit for AC characteristics measurementTable 18. DC characteristics, 1.8 V devices(1)\n1. Leakage currents double on stacked devices.Symbol Parameter Test conditions Min Typ Max Unit\nIDD1\nOperating \nCurrentSequential \nreadtRLRL minimum\nE=VIL, IOUT = 0 mA-8 1 5 m A\nIDD2 Program - - 8 15 mA\nIDD3 Erase - - 8 15 mA\nIDD5 Standby current (CMOS)E = VDD-0.2,\nWP = 0/VDD- 10 50 µA\n- 20 100 µA\nILI Input leakage current VIN= 0 to VDDmax - - ±10 µA\nILO Output leakage currentVOUT= 0 to \nVDDmax- - ±10 µA\nVIH Input High voltage - VDD-0.4 - VDD+0.3 V\nVIL Input Low voltage - -0.3 - 0.4 V\nVOH Output High voltage level IOH = -100 µA VDD-0.1 - - V\nVOL Output Low voltage level IOL = 100 µA - - 0.1 V\nIOL (RB) Output Low current (RB ) VOL = 0.1 V 3 4 mA\nVLKOVDD supply voltage (erase and \nprogram lockout)- - - 1.1 V\nAi11085NAND Flash\nCL2RrefVDD\n2Rref\nGND GND\nNAND128-A, NAND256-A DC and AC parameters\n 39/60\n         Table 19. DC characteristics, 3 V devices(1)\n1. Leakage currents double on stacked devices.Symbol Parameter Test conditions Min Typ Max Unit\nIDD1\nOperating \ncurrentSequential \nreadtRLRL minimum\nE=VIL, IOUT = 0 mA-1 0 2 0 m A\nIDD2 Program - - 10 20 mA\nIDD3 Erase - - 10 20 mA\nIDD4 Standby current (TTL)E = VIH, \nWP = 0 V/VDD- - 1 mA\n- - 2 mA\nIDD5 Standby current (CMOS)E = VDD-0.2\nWP = 0 V/VDD- 10 50 µA\n- 20 100 µA\nILI Input leakage current VIN = 0 to VDDmax - - ±10 µA\nILO Output leakage currentVOUT= 0 to \nVDDmax- - ±10 µA\nVIH Input High voltage - 2.0 - VDD+0.3 V\nVIL Input Low voltage - \uf02d0.3 - 0.8 V\nVOH Output High voltage level IOH = \uf02d400 µA 2.4 - - V\nVOL Output Low voltage level IOL = 2.1 mA - - 0.4 V\nIOL (RB) Output Low current (RB ) VOL = 0.4 V 8 10 mA\nVLKOVDD supply voltage \n(erase and program lockout)- - - 1.7 V\nDC and AC parameters NAND128-A, NAND256-A\n40/60   \n         tTable 20. AC characteristics for command, address, data input\nSym-\nbolAlt. \nSym-\nbolParameter1.8 V \nDevices3 V \nDevicesUnit\ntALLWL\ntALSAddress Latch Low to  Write Enable Low\nAL Setup time Min 0 0 ns\ntALHWLAddress Latch High to Write Enable \nLow\ntCLHWL\ntCLSCommand Latch High to Write Enable \nLow\nCL Setup time Min 0 0 ns\ntCLLWLCommand Latch Low to Write Enable \nLow\ntDVWH tDS Data Valid to Write Enable High Data Setup time Min 20 20 ns\ntELWL tCS Chip Enable Low to Write Enable Low E Setup time Min 0 0 ns\ntWHALH\ntALHWrite Enable High to Address Latch \nHigh\nAL Hold time Min 10 10 ns\ntWHALLWrite Enable High to Address Latch Low\ntWHCLH\ntCLHWrite Enable High to Command Latch \nHigh\nCL hold time Min 10 10 ns\ntWHCLLWrite Enable High to Command Latch Low \ntWHDX tDH Write Enable High to Data Transition Data Hold time Min 10 10 ns\ntWHEH tCH Write Enable High to Chip Enable High E Hold time Min 10 10 ns\ntWHWL tWH Write Enable High to Write Enable LowW High Hold \ntimeMin 20 15 ns\ntWLWH tWP Write Enable Low to Write Enable High W Pulse Width Min 40 25(1)ns\ntWLWL tWC Write Enable Low to Write Enable Low Write Cycle time Min 60 50 ns\n1. If tELWL is less than 10 ns, tWLWH  must be minimum 35 ns, otherwise, tWLWH  may be minimum 25 ns.\nNAND128-A, NAND256-A DC and AC parameters\n 41/60\n         Table 21. AC characteristics for operations(1)\nSym-\nbolAlt. \nSym-\nbolParameter1.8 V \nDevices3 V \nDevicesUnit\ntALLRL1tARAddress Latch Low to \nRead Enable LowRead electronic signature Min 10 10 ns\ntALLRL2 Read cycle Min 10 10 ns\ntBHRL tRR Ready/Busy High to Read Enable Low Min 20 20 ns\ntBLBH1\nReady/Busy Low to \nReady/Busy HighRead Busy time, 128-Mbit, 256 Mbit, dual dieMax 12 12 µs\ntBLBH2 tPROG Program Busy time Max 500 500 µs\ntBLBH3 tBERS Erase Busy time Max 3 3 ms\ntBLBH4 Reset Busy time, during ready Max 5 5 µs\ntWHBH1 tRSTWrite Enable High to \nReady/Busy HighReset Busy time, during read Max 5 5 µs\nReset Busy time, during program Max 10 10 µs\nReset Busy time, during erase Max 500 500 µs\ntCLLRL tCLR Command Latch Low to Read Enable Low Min 10 10 ns\ntDZRL tIR Data Hi-Z to Read Enable Low Min 0 0 ns\ntEHQZ tCHZ Chip Enable High to Output Hi-Z Max 20 20 ns\ntELQV tCEA Chip Enable Low to Output Valid Max 45 45 ns\ntRHRL tREHRead Enable High to Read Enable Low Read Enable High Hold time Min 15 15 ns\ntRHQZ tRHZ Read Enable High to Output Hi-Z Max 30 30 ns\nTEHQXTOH Chip Enable high or Read Enable high to Output Hold Min 10 10 ns\nTRHQX\ntRLRH tRPRead Enable Low to \nRead Enable HighRead Enable Pulse Width Min 30 25 ns\ntRLRL tRCRead Enable Low to \nRead Enable LowRead Cycle time Min 60 50 ns\ntRLQV tREARead Enable Low to Output ValidRead Enable access time\nMax 35 35 ns\nRead ES access time(1)\ntWHBH tRWrite Enable High to \nReady/Busy HighRead Busy time, 128-Mbit, 256-Mbit dual dieMax 12 12 µs\ntWHBL tWB Write Enable High to Ready/Busy Low Max 100 100 ns\ntWHRL tWHR Write Enable High to  Read Enable Low Min 80 60 ns\ntWLWL tWCWrite Enable Low to \nWrite Enable LowWrite Cycle time Min 60 50 ns\n1. ES = electronic signature\nDC and AC parameters NAND128-A, NAND256-A\n42/60   \nFigure 21. Command latch AC waveforms\nFigure 22. Address latch AC waveforms ai08028CL\nE\nW\nAL\nI/OtCLHWL\ntELWLtWHCLL\ntWHEH\ntWLWH\ntALLWL tWHALH\nCommandtDVWH tWHDX(CL Setup time) (CL Hold time)\n(Data Setup time) (Data Hold time)(ALSetup time) (AL Hold time)(E Setup time) (E Hold time)\nai08029bCL\nE\nW\nAL\nI/OtWLWHtELWL tWLWLtCLLWL\ntWHWL tALHWL\ntDVWHtWLWL\ntWLWH tWLWH\ntWHWL\ntWHDXtWHALL\ntDVWH\ntWHDXtDVWH\ntWHDXtWHALL\nAdrresscycle 1tWHALL(AL Setup time)\n(AL Hold time)\nAdrresscycle 3Adrresscycle 2(CL Setup time)\n(Data Setup time)\n(Data Hold time)(E Setup time)\nNAND128-A, NAND256-A DC and AC parameters\n 43/60\nFigure 23. Data input latch AC waveforms\nFigure 24. Sequential data output after read AC waveforms\n1. CL = Low, AL = Low, W  = High.tWHCLH\nCL\nE\nAL\nW\nI/OtALLWL tWLWL\ntWLWHtWHEH\ntWLWH tWLWH\nData In 0 Data In 1Data In \nLasttDVWH\ntWHDXtDVWH\ntWHDXtDVWH\ntWHDX\nai08030(Data Setup time)\n(Data Hold time)(ALSetup time)(CL Hold time)\n(E Hold time)\ntEHQX\ntEHQZ\nDC and AC parameters NAND128-A, NAND256-A\n44/60   \nFigure 25. Read status register AC waveform\nFigure 26. Read electronic signature AC waveform\n1. Refer to Table 12: Electronic signature  for the values of the manu facturer and device codes. tEHQX\n90h 00hMan.\ncodeDevicecodeCL\nE\nW\nAL\nR\nI/OtRLQV\nRead Electronic\nSignature\nCommand1st Cycle\nAddressManufacturer and \nDevice Codes\nai08039b(Read ES Access time)tALLRL1\nNAND128-A, NAND256-A DC and AC parameters\n 45/60\nFigure 27. Page read A/read  B operation AC waveform \nFigure 28. Read C operation, one page AC waveform\n1. A0-A7 is the address in the spare memory area, where A0-A3 are valid and A4-A7 are ‘don’t care’.CL\nE\nW\nAL\nR\nI/ORBtWLWL\ntWHBL\ntALLRL2\n00h or\n01hData\nNData\nN+1Data\n N+2Data\nLasttWHBH tRLRLtEHQZ\ntRHQZ\nai08033dBusyCommand\nCode Address N InputData Output\n from Address N to Last Byte or Word in PageAdd.N\ncycle 1Add.N\ncycle 3Add.N\ncycle 2(Read Cycle time)\ntRLRH\ntBLBH1\ntRHQX\ntEHQX\nCL\nE\nW\nAL\nR\nI/O\nRBtWHALL\nData MData\n LasttALLRL2\nai08035ctWHBH\ntBHRL\n50h Add. Mcycle 1Add. Mcycle 3Add. Mcycle 2\nBusyCommand\nCode Address M InputData Output from M to \nLast Byte or Word in Area C\nDC and AC parameters NAND128-A, NAND256-A\n46/60   \nFigure 29. Page program AC waveform \nFigure 30. Block erase AC waveform CL\nE\nW\nAL\nR\nI/O\nRBSR0\nai08037bN Last 10h 70h 80h\nPage Program\nSetup Code Confirm\nCode\nRead Status RegistertWLWL tWLWL tWLWL\ntWHBL\ntBLBH2\nPage\nProgram Address Input Data InputAdd.Ncycle 1Add.Ncycle 3Add.Ncycle 2(Write Cycle time)\n(Program Busy time)\nD0h 60h SR0 70h\nai08038ctWHBLtWLWL\ntBLBH3\nBlock Erase\nSetup CommandBlock EraseCL\nE\nW\nAL\nR\nI/O\nRB\n Confirm\nCodeRead Status RegisterBlock Address\n Input(Erase Busy time)(Write Cycle  time)\nAdd.cycle 1Add.cycle 2\nNAND128-A, NAND256-A DC and AC parameters\n 47/60\nFigure 31. Reset AC waveform\n10.1 Ready/busy signal el ectrical characteristics\nFigures Figure 32 , Figure 33 , and Figure 34  show the electrical characteristics for the \nReady/Busy signal. The value required for the resistor RP can be calculated using the \nfollowing equation:\nTherefore, \nwhere IL is the sum of the input currents of all the devices tied to the Ready/Busy signal. RP \nmax is determined by the maximum value of tr.W\nR\nI/O\nRBtBLBH4AL\nCL\nFFh\nai08043(Reset Busy time)\nRPminVDDmaxVOLmax– \uf028\uf029\nIOLIL+----------------------------------------------------------- - =\nRPmin 1.8V\uf028\uf0291.85V\n3mA IL+---------------------------=\nRPmin 3V\uf028\uf0293.2V\n8mA IL+---------------------------=\nDC and AC parameters NAND128-A, NAND256-A\n48/60   \nFigure 32. Ready/Busy AC waveform\nFigure 33. Ready/busy load circuitbusy        VOHready VDD\nVOL\ntftr\nAI07563BRP VDD\nVSSRBDEVICE\nOpen Drain Outputibusy\nNAND128-A, NAND256-A DC and AC parameters\n 49/60\nFigure 34. Resistor value versus waveform timings for Ready/Busy signal\n1. T = 25°C. trtf ibusyRP (k:)1234250750\n500\n123\nibusy (mA)2.40\n1.20\n0.80\n0.60220440660800\n3.60 3.60 3.60 3.600 01000 4VDD = 3.3V, CL = 100pFtr, tf (ns)\nDC and AC parameters NAND128-A, NAND256-A\n50/60   \n10.2 Data protection \nThe Numonyx NAND device is designed to guarantee data protection during power \ntransitions.\nA VDD detection circuit disables all NAND operations, if VDD is below the VLKO threshold.\nIn the VDD range from VLKO to the lower limit of nominal range, the WP  pin should be kept \nlow (VIL) to guarantee hardware protection during power transitions as shown in the \nbelow figure.\nFigure 35. Data protection \nAi11086VLKOVDD\nWNominal Range\nLockedLocked\nNAND128-A, NAND256-A Package mechanical\n 51/60\n11 Package mechanical\nTo meet environmental requirements, Numonyx offers these devices in RoHS compliant \npackages, which have a lead-free second-level interconnect. The category of second-level \ninterconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also \nmarked on the inner box label. RoHS co mpliant specifications are available at \nwww.micron.com.\nFigure 36. TSOP48 - 48 lead plastic thin small outline, 12 x 20 mm, package \noutline\n1. Drawing is not to scale.TSOP-GBe\nDIE\nCL A1 αE1\nEA A21\n2448\n25D1\nL1\nCP\nPackage mechanical NAND128-A, NAND256-A\n52/60   \n         Table 22. TSOP48 - 48 lead plastic thin small outline, 12 x 20mm, package \nmechanical data\nSymbolMillimeters Inches\nTyp Min Max Typ Min Max\nA – – 1.200 – – 0.0472\nA1 0.100 0.050 0.150 0.0039 0.0020 0.0059A2 1.000 0.950 1.050 0.0394 0.0374 0.0413\nB 0.220 0.170 0.270 0.0087 0.0067 0.0106\nC – 0.100 0.210 – 0.0039 0.0083\nCP – – 0.080 – – 0.0031\nD1 12.000 11.900 12.100 0.4724 0.4685 0.4764\nE 20.000 19.800 20.200 0.7874 0.7795 0.7953\nE1 18.400 18.300 18.500 0.7244 0.7205 0.7283\ne 0.500 – – 0.0197 – –\nL 0.600 0.500 0.700 0.0236 0.0197 0.0276\nL1 0.800 – – 0.0315 – –\na 3 °0 °5 °3 °0 °5 °\nNAND128-A, NAND256-A Package mechanical\n 53/60\nFigure 37. VFBGA55 8 x 10 mm - 6 x 8 active ball array, 0.80 mm pitch, \npackage outline\n1. Drawing is not to scaleD1D\ne\nbSD\nBGA-Z61ddd\nA2\nA1ASE E2\nFE1E1 ED2\nFE\nFD1\nFD\nPackage mechanical NAND128-A, NAND256-A\n54/60   \n         Table 23. VFBGA 8 x 10 x 1.05 mm- 6 x 8 + 7 ball array, 0.8 pitch, package \nmechanical data\nSymbolMillimeters Inches\nTyp Min Max Typ Min Max\nA–– 1 . 0 5 –– 0 . 0 4 1\nA1 – 0.25 – – 0.010 –A2 0.65 – – 0.026 – –\nb 0.45 0.40 0.50 0.018 0.016 0.020\nD 8.00 7.90 8.10 0.315 0.311 0.319\nD1 4.00 – – 0.157 – –\nD2 5.60 – – 0.220 – –\nddd – – 0.10 – – 0.004\nE 10.00 9.90 10.10 0.394 0.390 0.398\nE1 5.60 – – 0.220 – –\nE2 8.80 – – 0.346 – –\ne0 . 8 0 0 . 0 3 1\nFD 2.00 – – 0.079 – –\nFD1 1.20 – – 0.047 – –\nFE 2.20 – – 0.087 – –\nFE1 0.60 – – 0.024 – –\nSD 0.40 0.016\nSE 0.40 0.016\nNAND128-A, NAND256-A Part numbering\n 55/60\n12 Part numbering\nNote: Not all combinations are necessarily available.  For a list of available devices or for further \ninformation on any aspect of these products, please contact your nearest Numonyx sales \noffice.\n          \n1. x16 organization only available for MCP.Table 24. Ordering information scheme\nExample: NAND128 R 3 A 2 B ZA 6 E\nDevice type\nNAND flash memory\nDensity\n128 = 128 Mbits\n256 = 256 Mbits\nOperating voltage\nW = VDD = 2.7 to 3.6 V\nBus width\n3 = x84 = x16\n(1)\n1.Family identifierA = 528 bytes/264 word page\nDevice options\n0 = No options (Chip Enable ‘car e’; sequential row read enabled)\n2 = Chip Enable ‘don't care’ enabled\nA = Automotive testing\nProduct version\nA = first versionB = second version\nC = third version\nPackage\nN = TSOP48 12 x 20 mm \nZA = VFBGA55 8 x 10 x 0.1 mm \nTemperature range\n6 = \uf02d40 to 85 °C\nX = \uf02d40 to 85 °C; Included in product longevity program (PLP)\nOption\nE = RoHS compliant pack age, standard packing\nF = RoHS compliant package, tape and reel packing\nHardware interface examples NAND128-A, NAND256-A\n56/60   \nAppendix A Hardware interface examples\nNAND flash devices can be connected to a microcontroller system bus for code and data \nstorage. For microcontrollers that have an embedded NAND controller the NAND flash \ncan be connected without the addition of glue logic (see Figure 38 ). However, a minimum \nof glue logic is required for general purpose microcontrollers that do not have an embedded NAND controller. The glue logic usually consists of a flip-flop to hold the Chip Enable, Address Latch Enable, and Command  Latch Enable signals stable during \ncommand and address latch operations, and some  logic gates to simplify the firmware or \nmake the design more robust. \nFigure 39  provides an example of how to conn ect a NAND flash to  a general purpose \nmicrocontroller. The additional OR gates al low the microcontroller’ s Output Enable and \nWrite Enable signals to be used for other peripherals. The OR gate between A3 and CSn maps the flip-flop and NAND I/O in different address spaces inside the same chip select \nunit, which improves the setup and hold times and simplifies the firmware. The structure uses the microcontroller DMA (direct memory access) engines to optimize the transfer between the NAND flash and the system RAM.\nFor any interface with glue logic, the extra de lay caused by the gates and flip-flop must be \ntaken into account. This delay must be adde d to the microcontroller’ s AC characteristics \nand register settings to get the NAND flash setup and hold times.\nFor mass storage applications (hard disk emul ations or systems where a huge amount of \nstorage is required) NAND flash memories can be connected together to build storage modules (see Figure 40 ).\nFigure 38. Connection to microcontroller, without glue logic\nAI08045bR\nW\nI/OEAL\nCL\nWG\nCSnAD(24:16)\nMicrocontroller\nNAND\nFlash\nDQ\nWPRB PWAITENAD17\nAD16\nVDD\nVDD or VSS \nor General Purpose I/O\nNAND128-A, NAND256-A Hardware interface examples\n 57/60\nFigure 39. Connection to microcontroller, with glue logic\nFigure 40. Building storage modulesAI07589R\nW\nI/OEALCLCLK\nD2\nD1\nD0 Q0Q1Q2WG\nCSn\nA3\nA0A1A2Microcontroller NAND Flash\nDQD flip-flop\nAI08331WNAND Flash \nDevice 1\nGE1\nCL\nALNAND Flash \nDevice 3NAND Flash \nDevice 2NAND Flash \nDevice n+1NAND Flash \nDevice nE2 E3 En En+1\nI/O0-I/O7 or \nI/O0-I/O15RB\nRevision history NAND128-A, NAND256-A\n58/60   \n13 Revision history\n         Table 25. Document revision history\nDate Ver. Revision details\n06-Jun-2003 1 First Issue \n07-Aug-2003 2 Design Phase\n27-Oct-2003 3 Engineering Phase\n03-Dec-2003 4Document promoted from Target Specification to Preliminary Data \nstatus.\nVCC changed to VDD and ICC to IDD. \nChanged title of Table 2  “Table 2.: Product description ” and page \nprogram typical timing for NANDXXXR3A devices corrected. Table 1: \nNAND128-A and NAND256-A device summary , inserted on page 2.\n13-Apr-2004 5WSOP48 and VFBGA55 packages ad ded, VFBGA63 (9 x 11 x 1mm) \nremoved.\nFigure 19., Cache Program Operation , modified and note 2 modified. \nNote removed for tWLWH  timing in Table 20: AC characteristics for \ncommand, address, data input . Meaning of tBLBH4  modified, partly \nreplaced by tWHBH1  and tWHRL  min for 3V devices modified in \n<Blue>Table 21., AC characteristics for operations.\nReferences removed from Section 13: Revision history  section and \nreference made to ST Website instead.\nFigure 5: VFBGA55 connections, x8 devices (top view through \npackage) , Figure 6: VFBGA55 connection s, x16 devices (top view \nthrough package) , Figure 27: Page read A/read B operation AC \nwaveform  and Figure 30: Block erase AC waveform  modified. \nSection 6.8: Read electronic signature  clarified and Figure 26: Read \nelectronic signat ure AC waveform , modified. Note 2 to Figure 28: Read \nC operation, one page AC waveform  removed. Only 00h Pointer \noperations are valid before a Cache Program operation.  Note added to \nFigure 30: Block erase AC waveform . Small text changes.\n28-May-2004 6TFBGA55 package added (mechanical data to be announced). 512Mb \nDual Die devices added. Figure 19., Cache Program Operation  \nmodified.\nPackage code changed for TFBGA63 8. 5 x 15 x 1.2mm, 6x8 ball array, \n0.8mm pitch (1Gbit Du al Die devices) in Table 24: Ordering \ninformation scheme .\n02-Jul-2004 7Cache Program removed from document. TFBGA55 package \nspecifications added ( Figure 40., TFBGA55 8 x 10mm - 6x8 active ball \narray - 0.80mm pitch, Package Outline  and Table 25., TFBGA55 8 x \n10mm - 6x8 active ball array - 0.80mm pitch, Package Mechanical \nData ).\nTest conditions modified for VOL and VOH parameters in <Blue> , .\n01-Oct-2004 8Section 6.5: Block erase  last address cycle modifi ed. Definition of a Bad \nBlock modified in Section 7.1: Bad block management . RoHS \ncompliance added to Section 1: Description . Figure 2: Logic block \ndiagram  modified.\nDocument promoted from Preliminary Data to Full Datasheet status.\nNAND128-A, NAND256-A Revision history\n 59/60\n         \n         \n         03-Dec-2004 9Automatic Page 0 Read at Power-Up  option no longer available.\nPC Demo board with simulation software removed from list of \navailable development tools. Section 3.5: Chip Enable (E)  paragraph \nclarified.\n13-Dec-2004 10Rref parameter added to the descriptio n of the family clarified in the \nSection 1: Description .\n25-Feb-2005 11WSOP48 replaced with USOP48 package,\nVFBGA63 (8.5 x 15 x 1mm) replaced with VFBGA63 (9 x 11 x 1mm) \npackage, \nTFBGA63 (8.5 x 15 x 1mm) replaced  with TFBGA63 (9 x 11 x 1.2mm) \npackage. \nChanges to Table 21: AC characte ristics for operations .\n23-June-\n200512tEHBH, tEHEL, tRHBL removed throughout document. TFBGA63 and TFBGA55 \npackages removed throughout document. Sequential Row Read \nremoved througho ut document.\nTEHQX and TRHQX added throughout document. Section 10.2: Data \nprotection  section and Figure 20: Equivalent te sting circuit for AC \ncharacteristics measurement  added.\nModified Section 3.7: Write Enable (W) , Section 3.5: Chip Enable (E) , \nSection 6.2: Read memory array , Section 6.3: Page program , \nSection 6.8: Read electronic signature , Section 7.1: Bad block \nmanagement  and Section 12: Part numbering .\nFigure 10: Read (A, B, C) operations  and Figure 26: Read electronic \nsignature AC waveform  modified.\n09-Aug-2005 13Note added to Figure 3: TSOP48 connections, x8 devices  and Figure 4: \nTSOP48 connections, x16 devices  regarding the USOP package.\n20-Jun-2008 14Removed all information pertaining  to the 512-Mbit and 1-Gbit \ndevices. Applied Numonyx branding.\n13-Aug-2008 15Removed all the information pertain ing the 1.8 V devices (VDD = 1.7 \nto\n1.95 V) and the USOP48 and VFBGA 63 packages. Added the sequential\nrow read option thro ughout the document.\n30-Nov-2009 16Added security features on the cover page and in Section 1: \nDescription.\nUpdated Figure 32: Ready/Busy AC waveform and Figure 34: Resistor\nvalue versus waveform timings for Ready/Busy signal. References to\nECOPACK removed and replaced by RoHS compliance. Modified\ndimension A2 of the VFBGA55 pac kage in Table 22. Added automotive\ntesting option in Table 23: Ordering information scheme.\n19-Oct-2012 17Added X = \uf02d40 to 85 °C; Included in product longevity program (PLP) \nunder temperature range in ordering information scheme table.Table 25. Document revision history (continua)\nDate Ver. Revision details\nNAND128-A, NAND256-A\n60/60   \n         \n \nPlease Read Carefully:\nINFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH NUMONYX™ PRODUCTS. NO LICE NSE, EXPRESS OR IMPLIED, \nBY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN \nNUMONYX'S TERMS AND CONDITIONS OF SALE FOR SUCH PR ODUCTS, NUMONYX ASSUMES NO LIABILITY WHATSOEVER, AND \nNUMONYX DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATI NG TO SALE AND/OR USE OF NUMONYX PRODUCTS INCLUDING \nLIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY \nPATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. \nNumonyx products are not intended for use in medical, life saving , life sustaining, critical control or safety systems, or in n uclear \nfacility applications.\nNumonyx may make changes to specifications and product descriptions at any time, without notice.\nNumonyx, B.V. may have patents or pending patent applications , trademarks, copyrights, or other intellectual property rights th at \nrelate to the presented subject matter. The furnishing of documents and other materials and information does not provide any \nlicense, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual prope rty rights.\nDesigners must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Num onyx \nreserves these for future definition and shall have no responsib ility whatsoever for conflicts or  incompatibilities arising fro m future \nchanges to them.\nContact your local Numonyx sales office or your distributor to obtain the latest specifications and before placing your product  order.\nCopies of documents which have an order number and are referenced in this document, or other Numonyx literature may be obtained  \nby visiting Numonyx's website at http://www.numonyx.com .\nNumonyx StrataFlash is a trademark or registered trademark of Numonyx or its subsidiaries in the United States and other countr ies.\n*Other names and brands may be claimed as the property of others.\nCopyright © 11/5/7, Numonyx, B.V., All Rights Reserved.\n"}]
!==============================================================================!
### Component Summary: NAND256W3A2BNXE (Micron Technology)

#### Key Specifications:
- **Voltage Ratings**: 
  - Operating Voltage (VDD): 2.7V to 3.6V
- **Current Ratings**:
  - Operating Current (Read): 10-20 mA
  - Program Current: 10-20 mA
  - Erase Current: 10-20 mA
  - Standby Current (CMOS): 10-50 µA
- **Power Consumption**: 
  - Active: Up to 20 mA during read/program/erase operations
  - Standby: 10-50 µA
- **Operating Temperature Range**: 
  - -40°C to 85°C
- **Package Type**: 
  - TSOP48 (12 x 20 mm) or VFBGA55 (8 x 10 x 1.05 mm)
- **Special Features**:
  - Single Level Cell (SLC) NAND flash memory
  - 100,000 program/erase cycles
  - 10 years data retention
  - Copy back program mode for efficient data management
  - Security features including OTP area and unique serial number
  - RoHS compliant
- **Moisture Sensitive Level**: 
  - Level 1 (according to JEDEC J-STD-020E)

#### Description:
The **NAND256W3A2BNXE** is a high-density, non-volatile NAND flash memory device produced by Micron Technology. It features a memory array of 256 Mbits organized into pages of 528 bytes (512 + 16 spare) for x8 devices, and 264 words (256 + 8 spare) for x16 devices. This component utilizes SLC technology, which provides enhanced reliability and performance compared to multi-level cell (MLC) technologies.

#### Typical Applications:
The NAND256W3A2BNXE is typically used in applications requiring high-density storage solutions, such as:
- **Mass Storage**: Ideal for solid-state drives (SSDs), USB flash drives, and memory cards.
- **Embedded Systems**: Used in microcontrollers for data storage and firmware updates.
- **Consumer Electronics**: Found in smartphones, tablets, and other portable devices for data storage.
- **Industrial Applications**: Suitable for data logging and storage in harsh environments due to its robust design and data retention capabilities.

This component is particularly advantageous in applications where data integrity and longevity are critical, making it suitable for both consumer and industrial use cases.