// Seed: 3215244362
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply1 id_3
);
  parameter id_5 = -1;
  assign module_1.id_0 = 0;
  parameter id_6 = {id_5{id_5}};
endmodule
module module_1 (
    input tri0 id_0
    , id_6,
    input supply0 id_1,
    input wand id_2,
    output wire id_3,
    input wire id_4
    , id_7
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_0 #(
    parameter id_2 = 32'd80
) (
    module_3,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  module_2 modCall_1 (
      id_5,
      id_8
  );
  output wire id_4;
  output wire id_3;
  inout wire _id_2;
  input wire id_1;
  logic [-1 : -1] id_9[id_2 : 1];
  ;
endmodule
