# Benchmark "delay_buffer" written by ABC on Sat Oct 19 00:43:50 2024
.model delay_buffer
.inputs clk rst valid_in ready_in
.outputs valid_out

.latch        n12    regs[1]  0
.latch        n17    regs[2]  0
.latch        n22    regs[3]  0
.latch        n27    regs[4]  0
.latch        n32    regs[5]  0
.latch        n37    regs[6]  0
.latch        n42    regs[7]  0
.latch        n47    regs[0]  0

.names ready_in regs[1] new_n30
01 1
.names ready_in regs[0] new_n31
11 1
.names new_n30 new_n31 new_n32_1
00 1
.names rst new_n32_1 n12
00 1
.names ready_in regs[2] new_n34
01 1
.names ready_in regs[1] new_n35
11 1
.names new_n34 new_n35 new_n36
00 1
.names rst new_n36 n17
00 1
.names ready_in regs[3] new_n38
01 1
.names ready_in regs[2] new_n39
11 1
.names new_n38 new_n39 new_n40
00 1
.names rst new_n40 n22
00 1
.names ready_in regs[4] new_n42_1
01 1
.names ready_in regs[3] new_n43
11 1
.names new_n42_1 new_n43 new_n44
00 1
.names rst new_n44 n27
00 1
.names ready_in regs[5] new_n46
01 1
.names ready_in regs[4] new_n47_1
11 1
.names new_n46 new_n47_1 new_n48
00 1
.names rst new_n48 n32
00 1
.names ready_in regs[6] new_n50
01 1
.names ready_in regs[5] new_n51
11 1
.names new_n50 new_n51 new_n52
00 1
.names rst new_n52 n37
00 1
.names ready_in regs[7] new_n54
01 1
.names ready_in regs[6] new_n55
11 1
.names new_n54 new_n55 new_n56
00 1
.names rst new_n56 n42
00 1
.names rst ready_in new_n58
00 1
.names regs[0] new_n58 new_n59
11 1
.names valid_in new_n58 new_n60
10 1
.names new_n59 new_n60 n47
00 0
.names regs[7] valid_out
1 1
.end
