# UCAS_CAlab

A 5-stage sequential LoongArch CPU built with Verilog.

Project of Computer Architecture Lab @UCAS.

Some of the documents are [here](https://josephqiu.notion.site/7c4cea2934a34752a09d344eb25ab96b?v=94987745cbbf4052b3efd212d0fc2637).
