// Seed: 2001240536
`timescale 1ps / 1 ps
module module_0;
  always @(1 - 1) id_0 = id_0;
  assign id_1[1] = 1;
  integer id_3;
  logic   id_4;
  assign id_3 = 1;
  type_7(
      1, id_3, id_3 && 1
  );
  assign id_4 = 1;
  logic id_5;
endmodule
