Release 14.4 Map P.49d (lin64)
Xilinx Mapping Report File for Design 'hsio_top'

Design Information
------------------
Command Line   : map -global_opt off -cm balanced -ir off -pr b -c 100 -p
xc4vfx60-11-ff1152 -o hsio_top_map.ncd hsio_top.ngd hsio_top.pcf 
Target Device  : xc4vfx60
Target Package : ff1152
Target Speed   : -11
Stepping Level : 0
Mapper Version : virtex4 -- $Revision: 1.55 $
Mapped Date    : Thu Oct  9 22:53:58 2014

Design Summary
--------------
Number of errors:      0
Number of warnings:  163
Logic Utilization:
  Total Number Slice Registers:       4,740 out of  50,560    9%
    Number used as Flip Flops:        4,714
    Number used as Latches:              26
    Number of Slice FFs used for
    DCM autocalibration logic:         35 out of   4,714    1%
  Number of 4 input LUTs:             5,647 out of  50,560   11%
    Number of LUTs used for
    DCM autocalibration logic:         20 out of   5,647    1%
      *See INFO below for an explanation of the DCM autocalibration logic
       added by Map
Logic Distribution:
  Number of occupied Slices:          4,558 out of  25,280   18%
    Number of Slices containing only related logic:   4,558 out of   4,558 100%
    Number of Slices containing unrelated logic:          0 out of   4,558   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       5,974 out of  50,560   11%
    Number used as logic:             5,537
    Number used as a route-thru:        327
    Number used as 16x1 RAMs:            16
    Number used as Shift registers:      94

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IPADs:                 8 out of      80   10%
  Number of bonded OPADs:                 4 out of      32   12%
  Number of bonded IOBs:                349 out of     576   60%
    IOB Flip Flops:                      57
    IOB Dual-Data Rate Flops:            41
    IOB Master Pads:                     42
    IOB Slave Pads:                      42
  Number of BUFG/BUFGCTRLs:              21 out of      32   65%
    Number used as BUFGs:                16
    Number used as BUFGCTRLs:             5
  Number of FIFO16/RAMB16s:              28 out of     232   12%
    Number used as RAMB16s:              28
  Number of DCM_ADVs:                     5 out of      12   41%
  Number of PMCDs:                        1 out of       8   12%
  Number of EMACs:                        2 out of       2  100%
  Number of BUFRs:                        1 out of      32    3%
  Number of IDELAYCTRLs:                  6 out of      20   30%
  Number of GT11s:                        2 out of      16   12%
  Number of GT11CLKs:                     2 out of       8   25%

  Number of RPM macros:            1
Average Fanout of Non-Clock Nets:                3.25

Peak Memory Usage:  906 MB
Total REAL time to MAP completion:  16 secs 
Total CPU time to MAP completion:   16 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

INFO:

   Logic has been added to automatically put the DCMs in auto-calibration
   mode if the clock input or clock feedback ever stops. This is recommended
   to ensure that the DCMs will maintain maximum operating frequency for the
   following Virtex-4 devices: Production Step 2 for LX/SX, and all Productions
   for FX.  The extra logic insertion can be disabled by placing the
   DCM_AUTOCALIBRATION=FALSE attribute on each applicable DCM or by setting
   the environment variable XIL_DCM_AUTOCALIBRATION_OFF.  For more information
   regarding the DCM auto-calibration mode, please consult Answer Record 21435.


Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:MapLib:701 - Signal ibe_spita_do_pi connected to top level port
   ibe_spita_do_pi has been removed.
WARNING:MapLib:701 - Signal ibe_spita_do_mi connected to top level port
   ibe_spita_do_mi has been removed.
WARNING:MapLib:701 - Signal idc_p2_io<26> connected to top level port
   idc_p2_io<26> has been removed.
WARNING:MapLib:701 - Signal idc_p2_io<27> connected to top level port
   idc_p2_io<27> has been removed.
WARNING:MapLib:701 - Signal ibe_osc0_pi connected to top level port ibe_osc0_pi
   has been removed.
WARNING:MapLib:701 - Signal ibe_osc0_mi connected to top level port ibe_osc0_mi
   has been removed.
WARNING:MapLib:701 - Signal clk_mgt0a_pi connected to top level port
   clk_mgt0a_pi has been removed.
WARNING:MapLib:701 - Signal clk_mgt0a_mi connected to top level port
   clk_mgt0a_mi has been removed.
WARNING:MapLib:701 - Signal clk_mgt1b_pi connected to top level port
   clk_mgt1b_pi has been removed.
WARNING:MapLib:701 - Signal clk_mgt1b_mi connected to top level port
   clk_mgt1b_mi has been removed.
WARNING:MapLib:701 - Signal ibe_do_pi<5> connected to top level port
   ibe_do_pi<5> has been removed.
WARNING:MapLib:701 - Signal ibe_do_pi<8> connected to top level port
   ibe_do_pi<8> has been removed.
WARNING:MapLib:701 - Signal ibe_do_mi<5> connected to top level port
   ibe_do_mi<5> has been removed.
WARNING:MapLib:701 - Signal ibe_do_mi<11> connected to top level port
   ibe_do_mi<11> has been removed.
WARNING:MapLib:701 - Signal ibe_do_mi<8> connected to top level port
   ibe_do_mi<8> has been removed.
WARNING:MapLib:701 - Signal ibe_do_mi<21> connected to top level port
   ibe_do_mi<21> has been removed.
WARNING:MapLib:701 - Signal ibe_do_mi<22> connected to top level port
   ibe_do_mi<22> has been removed.
WARNING:MapLib:701 - Signal ibe_do_mi<23> connected to top level port
   ibe_do_mi<23> has been removed.
WARNING:MapLib:701 - Signal ibe_do_pi<21> connected to top level port
   ibe_do_pi<21> has been removed.
WARNING:MapLib:701 - Signal ibe_do_pi<22> connected to top level port
   ibe_do_pi<22> has been removed.
WARNING:MapLib:701 - Signal ibe_do_pi<23> connected to top level port
   ibe_do_pi<23> has been removed.
WARNING:MapLib:701 - Signal ibe_do_pi<18> connected to top level port
   ibe_do_pi<18> has been removed.
WARNING:MapLib:701 - Signal ibe_dot_mi<21> connected to top level port
   ibe_dot_mi<21> has been removed.
WARNING:MapLib:701 - Signal ibe_dot_mi<22> connected to top level port
   ibe_dot_mi<22> has been removed.
WARNING:MapLib:701 - Signal ibe_dot_mi<23> connected to top level port
   ibe_dot_mi<23> has been removed.
WARNING:MapLib:701 - Signal ibe_dot_pi<21> connected to top level port
   ibe_dot_pi<21> has been removed.
WARNING:MapLib:701 - Signal ibe_dot_pi<22> connected to top level port
   ibe_dot_pi<22> has been removed.
WARNING:MapLib:701 - Signal ibe_dot_pi<18> connected to top level port
   ibe_dot_pi<18> has been removed.
WARNING:MapLib:701 - Signal ibe_dot_pi<23> connected to top level port
   ibe_dot_pi<23> has been removed.
WARNING:MapLib:701 - Signal ibe_dot_pi<5> connected to top level port
   ibe_dot_pi<5> has been removed.
WARNING:MapLib:701 - Signal ibe_dot_pi<8> connected to top level port
   ibe_dot_pi<8> has been removed.
WARNING:MapLib:701 - Signal ibe_dot_mi<5> connected to top level port
   ibe_dot_mi<5> has been removed.
WARNING:MapLib:701 - Signal ibe_dot_mi<8> connected to top level port
   ibe_dot_mi<8> has been removed.
WARNING:MapLib:701 - Signal ibe_dot_mi<11> connected to top level port
   ibe_dot_mi<11> has been removed.
WARNING:MapLib:701 - Signal ibepp0_data0_pi connected to top level port
   ibepp0_data0_pi has been removed.
WARNING:MapLib:701 - Signal ibepp0_data0_mi connected to top level port
   ibepp0_data0_mi has been removed.
WARNING:MapLib:701 - Signal ibepp0_data1_pi connected to top level port
   ibepp0_data1_pi has been removed.
WARNING:MapLib:701 - Signal ibepp0_data1_mi connected to top level port
   ibepp0_data1_mi has been removed.
WARNING:MapLib:701 - Signal ibepp1_data0_pi connected to top level port
   ibepp1_data0_pi has been removed.
WARNING:MapLib:701 - Signal ibepp1_data0_mi connected to top level port
   ibepp1_data0_mi has been removed.
WARNING:MapLib:701 - Signal ibepp1_data1_pi connected to top level port
   ibepp1_data1_pi has been removed.
WARNING:MapLib:701 - Signal ibepp1_data1_mi connected to top level port
   ibepp1_data1_mi has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<31> connected to top level port
   idc_p3_io<31> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<30> connected to top level port
   idc_p3_io<30> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<29> connected to top level port
   idc_p3_io<29> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<28> connected to top level port
   idc_p3_io<28> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<27> connected to top level port
   idc_p3_io<27> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<26> connected to top level port
   idc_p3_io<26> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<25> connected to top level port
   idc_p3_io<25> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<24> connected to top level port
   idc_p3_io<24> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<23> connected to top level port
   idc_p3_io<23> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<22> connected to top level port
   idc_p3_io<22> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<21> connected to top level port
   idc_p3_io<21> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<20> connected to top level port
   idc_p3_io<20> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<19> connected to top level port
   idc_p3_io<19> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<18> connected to top level port
   idc_p3_io<18> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<17> connected to top level port
   idc_p3_io<17> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<16> connected to top level port
   idc_p3_io<16> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<15> connected to top level port
   idc_p3_io<15> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<14> connected to top level port
   idc_p3_io<14> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<13> connected to top level port
   idc_p3_io<13> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<12> connected to top level port
   idc_p3_io<12> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<11> connected to top level port
   idc_p3_io<11> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<10> connected to top level port
   idc_p3_io<10> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<9> connected to top level port
   idc_p3_io<9> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<8> connected to top level port
   idc_p3_io<8> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<7> connected to top level port
   idc_p3_io<7> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<6> connected to top level port
   idc_p3_io<6> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<5> connected to top level port
   idc_p3_io<5> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<4> connected to top level port
   idc_p3_io<4> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<3> connected to top level port
   idc_p3_io<3> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<2> connected to top level port
   idc_p3_io<2> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<1> connected to top level port
   idc_p3_io<1> has been removed.
WARNING:MapLib:701 - Signal idc_p3_io<0> connected to top level port
   idc_p3_io<0> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<31> connected to top level port
   idc_p4_io<31> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<30> connected to top level port
   idc_p4_io<30> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<29> connected to top level port
   idc_p4_io<29> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<28> connected to top level port
   idc_p4_io<28> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<27> connected to top level port
   idc_p4_io<27> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<26> connected to top level port
   idc_p4_io<26> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<25> connected to top level port
   idc_p4_io<25> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<24> connected to top level port
   idc_p4_io<24> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<23> connected to top level port
   idc_p4_io<23> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<22> connected to top level port
   idc_p4_io<22> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<21> connected to top level port
   idc_p4_io<21> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<20> connected to top level port
   idc_p4_io<20> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<19> connected to top level port
   idc_p4_io<19> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<18> connected to top level port
   idc_p4_io<18> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<17> connected to top level port
   idc_p4_io<17> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<16> connected to top level port
   idc_p4_io<16> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<15> connected to top level port
   idc_p4_io<15> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<14> connected to top level port
   idc_p4_io<14> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<13> connected to top level port
   idc_p4_io<13> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<12> connected to top level port
   idc_p4_io<12> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<11> connected to top level port
   idc_p4_io<11> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<10> connected to top level port
   idc_p4_io<10> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<9> connected to top level port
   idc_p4_io<9> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<8> connected to top level port
   idc_p4_io<8> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<7> connected to top level port
   idc_p4_io<7> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<6> connected to top level port
   idc_p4_io<6> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<5> connected to top level port
   idc_p4_io<5> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<4> connected to top level port
   idc_p4_io<4> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<3> connected to top level port
   idc_p4_io<3> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<2> connected to top level port
   idc_p4_io<2> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<1> connected to top level port
   idc_p4_io<1> has been removed.
WARNING:MapLib:701 - Signal idc_p4_io<0> connected to top level port
   idc_p4_io<0> has been removed.
WARNING:MapLib:701 - Signal sf_rx_ratesel_o<1> connected to top level port
   sf_rx_ratesel_o<1> has been removed.
WARNING:MapLib:701 - Signal sf_rx_ratesel_o<0> connected to top level port
   sf_rx_ratesel_o<0> has been removed.
WARNING:MapLib:701 - Signal sf_tx_ratesel_o<1> connected to top level port
   sf_tx_ratesel_o<1> has been removed.
WARNING:MapLib:701 - Signal sf_tx_ratesel_o<0> connected to top level port
   sf_tx_ratesel_o<0> has been removed.
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGCTRL
   symbol "Uclocksmain/Ubufgctrl" (output signal=Uclocksmain/dcm_clk_in) has a
   mix of clock and non-clock loads. The non-clock loads are:
   Pin CLR of
   physical_group_Uclocksmain/Udcm160ps/CLK0_BUF/Uclocksmain/Udcm160ps/DCM_ADV_I
   NST/md/Q0
   Pin CLR of
   physical_group_Uclocksmain/Udcm160ps/CLK0_BUF/Uclocksmain/Udcm160ps/DCM_ADV_I
   NST/md/Q1
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFG symbol
   "Uclocksmain/Udcm160ps/CLK0_BUFG_INST" (output
   signal=Uclocksmain/Udcm160ps/CLK0_OUT) has a mix of clock and non-clock
   loads. The non-clock loads are:
   Pin I0 of
   physical_group_Uclocksmain/Udcm160ps/CLK0_BUF/Uclocksmain/Udcm160ps/DCM_ADV_I
   NST/md/_n00001
   Pin I0 of
   physical_group_Uclocksmain/Udcm160ps/CLK0_BUF/Uclocksmain/Udcm160ps/DCM_ADV_I
   NST/md/_n00011
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFG symbol
   "Uclockstop/Uclkmuxextin" (output signal=Uclockstop/clk40_ext_in) has a mix
   of clock and non-clock loads. The non-clock loads are:
   Pin CLR of
   DCM_AUTOCALIBRATION_Uclockstop/Udcmext/DCM_ADV_INST/Uclockstop/Udcmext/DCM_AD
   V_INST/md/Q0
   Pin CLR of
   DCM_AUTOCALIBRATION_Uclockstop/Udcmext/DCM_ADV_INST/Uclockstop/Udcmext/DCM_AD
   V_INST/md/Q1
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGCTRL
   symbol "Uclockstop/Ubufgctrl" (output signal=Uclockstop/dcm80160_clk_in) has
   a mix of clock and non-clock loads. The non-clock loads are:
   Pin CLR of
   physical_group_Uclockstop/Udcm80160/CLK0_BUF/Uclockstop/Udcm80160/DCM_ADV_INS
   T/md/Q0
   Pin CLR of
   physical_group_Uclockstop/Udcm80160/CLK0_BUF/Uclockstop/Udcm80160/DCM_ADV_INS
   T/md/Q1
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFG symbol
   "Uclockstop/Udcm125div3/CLKB1_BUFG_INST" (output
   signal=Uclockstop/Udcm125div3/CLK0_CLKB1_OUT) has a mix of clock and
   non-clock loads. The non-clock loads are:
   Pin I0 of
   DCM_AUTOCALIBRATION_Uclockstop/Udcm125div3/DCM_ADV_INST/Uclockstop/Udcm125div
   3/DCM_ADV_INST/md/_n00001
   Pin I1 of
   DCM_AUTOCALIBRATION_Uclockstop/Udcm125div3/DCM_ADV_INST/Uclockstop/Udcm125div
   3/DCM_ADV_INST/md/_n00011
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFG symbol
   "Uclockstop/Udcmext/CLK0_BUFG_INST" (output signal=Uclockstop/clk40e) has a
   mix of clock and non-clock loads. The non-clock loads are:
   Pin I0 of
   DCM_AUTOCALIBRATION_Uclockstop/Udcmext/DCM_ADV_INST/Uclockstop/Udcmext/DCM_AD
   V_INST/md/_n00001
   Pin I1 of
   DCM_AUTOCALIBRATION_Uclockstop/Udcmext/DCM_ADV_INST/Uclockstop/Udcmext/DCM_AD
   V_INST/md/_n00011
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFG symbol
   "Uclockstop/Udcm80160/CLK0_BUFG_INST" (output
   signal=Uclockstop/Udcm80160/CLK0_OUT) has a mix of clock and non-clock loads.
   The non-clock loads are:
   Pin I0 of
   physical_group_Uclockstop/Udcm80160/CLK0_BUF/Uclockstop/Udcm80160/DCM_ADV_INS
   T/md/_n00001
   Pin I0 of
   physical_group_Uclockstop/Udcm80160/CLK0_BUF/Uclockstop/Udcm80160/DCM_ADV_INS
   T/md/_n00011
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFG symbol
   "Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_client_clk_in_0_bufg"
   (output signal=Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/dcm_clkin)
   has a mix of clock and non-clock loads. The non-clock loads are:
   Pin CLR of
   DCM_AUTOCALIBRATION_Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_clie
   nt_dcm/Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_client_dcm/md/Q0
   Pin CLR of
   DCM_AUTOCALIBRATION_Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_clie
   nt_dcm/Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_client_dcm/md/Q1
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFG symbol
   "Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_client_clk_out_0_bufg"
   (output
   signal=Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_client_clk_in_0_i
   ) has a mix of clock and non-clock loads. The non-clock loads are:
   Pin I0 of
   DCM_AUTOCALIBRATION_Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_clie
   nt_dcm/Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_client_dcm/md/_n0
   0001
   Pin I1 of
   DCM_AUTOCALIBRATION_Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_clie
   nt_dcm/Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_client_dcm/md/_n0
   0011
WARNING:PhysDesignRules:1843 - One or more MGTs are being used in this design.
   Evaluate the SelectIO-To-MGT Crosstalk section of the Virtex-4 RocketIO
   Multi-Gigabit Transceiver User Guide to ensure that the design SelectIO usage
   meets the guidelines to minimize the impact on MGT performance. 
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Uclockstop/Udcm80160/DCM_ADV_INST/CLKOUT is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Uclocksmain/Udcm160ps/DCM_ADV_INST/CLKOUT is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_clie
   nt_dcm/Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_client_dcm/CLKOUT
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_Uclockstop/Udcmext/DCM_ADV_INST/Uclockstop/Udcmext/DCM_AD
   V_INST/CLKOUT is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_Uclockstop/Udcmext/DCM_ADV_INST/Uclockstop/Udcmext/DCM_AD
   V_INST/cd/CLK<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_Uclockstop/Udcmext/DCM_ADV_INST/Uclockstop/Udcmext/DCM_AD
   V_INST/cd/CLK<2> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_Uclockstop/Udcmext/DCM_ADV_INST/Uclockstop/Udcmext/DCM_AD
   V_INST/cd/CLK<3> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_Uclockstop/Udcmext/DCM_ADV_INST/Uclockstop/Udcmext/DCM_AD
   V_INST/cd/CLK<4> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_Uclockstop/Udcmext/DCM_ADV_INST/Uclockstop/Udcmext/DCM_AD
   V_INST/cd/CLK<5> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_Uclockstop/Udcmext/DCM_ADV_INST/Uclockstop/Udcmext/DCM_AD
   V_INST/cd/CLK<6> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_clie
   nt_dcm/Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_client_dcm/cd/CLK
   <1> is sourced by a combinatorial pin. This is not good design practice. Use
   the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Umain/Utriggertop/Uosencmap/id0_trg_and0000 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_clie
   nt_dcm/Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_client_dcm/cd/CLK
   <2> is sourced by a combinatorial pin. This is not good design practice. Use
   the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Uclockstop/Udcm80160/DCM_ADV_INST/cd/CLK<1> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Umain/Utriggertop/Uosencmap/id1_trg_not0001 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_clie
   nt_dcm/Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_client_dcm/cd/CLK
   <3> is sourced by a combinatorial pin. This is not good design practice. Use
   the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Uclocksmain/Udcm160ps/DCM_ADV_INST/cd/CLK<1> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_Uclockstop/Udcm125div3/DCM_ADV_INST/Uclockstop/Udcm125div
   3/DCM_ADV_INST/cd/CLK<1> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Uclockstop/Udcm80160/DCM_ADV_INST/cd/CLK<2> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_clie
   nt_dcm/Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_client_dcm/cd/CLK
   <4> is sourced by a combinatorial pin. This is not good design practice. Use
   the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Uclocksmain/Udcm160ps/DCM_ADV_INST/cd/CLK<2> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_Uclockstop/Udcm125div3/DCM_ADV_INST/Uclockstop/Udcm125div
   3/DCM_ADV_INST/cd/CLK<2> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Uclockstop/Udcm80160/DCM_ADV_INST/cd/CLK<3> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_clie
   nt_dcm/Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_client_dcm/cd/CLK
   <5> is sourced by a combinatorial pin. This is not good design practice. Use
   the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Uclocksmain/Udcm160ps/DCM_ADV_INST/cd/CLK<3> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_Uclockstop/Udcm125div3/DCM_ADV_INST/Uclockstop/Udcm125div
   3/DCM_ADV_INST/cd/CLK<3> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Uclockstop/Udcm80160/DCM_ADV_INST/cd/CLK<4> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_clie
   nt_dcm/Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_client_dcm/cd/CLK
   <6> is sourced by a combinatorial pin. This is not good design practice. Use
   the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Uclocksmain/Udcm160ps/DCM_ADV_INST/cd/CLK<4> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_Uclockstop/Udcm125div3/DCM_ADV_INST/Uclockstop/Udcm125div
   3/DCM_ADV_INST/cd/CLK<4> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Uclockstop/Udcm80160/DCM_ADV_INST/cd/CLK<5> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Uclocksmain/Udcm160ps/DCM_ADV_INST/cd/CLK<5> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_Uclockstop/Udcm125div3/DCM_ADV_INST/Uclockstop/Udcm125div
   3/DCM_ADV_INST/cd/CLK<5> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Uclockstop/Udcm80160/DCM_ADV_INST/cd/CLK<6> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Uclocksmain/Udcm160ps/DCM_ADV_INST/cd/CLK<6> is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_Uclockstop/Udcm125div3/DCM_ADV_INST/Uclockstop/Udcm125div
   3/DCM_ADV_INST/cd/CLK<6> is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DCM_AUTOCALIBRATION_Uclockstop/Udcm125div3/DCM_ADV_INST/Uclockstop/Udcm125div
   3/DCM_ADV_INST/CLKOUT is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Umain/Utriggertop/Uosencmap/stb_trg_and0000 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <sf_txm<0>/sf_txm<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sf_txm<1>/sf_txm<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sf_txp<0>/sf_txp<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sf_txp<1>/sf_txp<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:968 - Issue with pin connections and/or configuration on
   block:<Uclocksmain/Udcm160ps/DCM_ADV_INST>:<DCM_ADV_DCM_ADV>.  For VARIABLE
   or DIRECT phase shifting the phase shift pins PSEN PSCLK and PSDONE should be
   connected to active signals.

Section 3 - Informational
-------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@xilinx.mecheng.adelaide.edu.au'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc4vfx60' is not a WebPack part.
INFO:LIT:243 - Logical network N273 has no load.
INFO:LIT:395 - The above info message is repeated 5971 more times for the
   following (max. 5 shown):
   N276,
   N279,
   N295,
   N298,
   N299
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:796 - Due to DCM autocalibration, the DCM component
   Uclockstop/Udcm125div3/DCM_ADV_INST in your design has a new hierarchical
   name:
   DCM_AUTOCALIBRATION_Uclockstop/Udcm125div3/DCM_ADV_INST/Uclockstop/Udcm125div
   3/DCM_ADV_INST. Your simulation or formal verification flow may be affected.
INFO:MapLib:796 - Due to DCM autocalibration, the DCM component
   Uclockstop/Udcmext/DCM_ADV_INST in your design has a new hierarchical name:
   DCM_AUTOCALIBRATION_Uclockstop/Udcmext/DCM_ADV_INST/Uclockstop/Udcmext/DCM_AD
   V_INST. Your simulation or formal verification flow may be affected.
INFO:MapLib:796 - Due to DCM autocalibration, the DCM component
   Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_client_dcm in your
   design has a new hierarchical name:
   DCM_AUTOCALIBRATION_Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_clie
   nt_dcm/Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_client_dcm. Your
   simulation or formal verification flow may be affected.

Section 4 - Removed Logic Summary
---------------------------------
 588 block(s) removed
 165 block(s) optimized away
 643 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "Udioidc0/gdo1[0].Uidelayblk/Uiddr" (IDDR) removed.
 The signal "Udioidc0/rx_link_idelayed_o<0>" is loadless and has been removed.
 The signal "Udioidc0/gdo1[0].Uidelayblk/HI" is loadless and has been removed.
  Loadless block "Udioidc0/gdo1[0].Uidelayblk/Umpower/XST_VCC" (ONE) removed.
 The signal "Udioidc0/gdo1[0].Uidelayblk/LO" is loadless and has been removed.
  Loadless block "Udioidc0/gdo1[0].Uidelayblk/Umpower/XST_GND" (ZERO) removed.
Loadless block "Udioidc0/gdo1[1].Uidelayblk/Uiddr" (IDDR) removed.
 The signal "Udioidc0/rx_link_idelayed_o<1>" is loadless and has been removed.
 The signal "Udioidc0/gdo1[1].Uidelayblk/HI" is loadless and has been removed.
  Loadless block "Udioidc0/gdo1[1].Uidelayblk/Umpower/XST_VCC" (ONE) removed.
 The signal "Udioidc0/gdo1[1].Uidelayblk/LO" is loadless and has been removed.
  Loadless block "Udioidc0/gdo1[1].Uidelayblk/Umpower/XST_GND" (ZERO) removed.
Loadless block "Udioidc1/gdo1[0].Uidelayblk/Uiddr" (IDDR) removed.
 The signal "Udioidc1/rx_link_idelayed_o<0>" is loadless and has been removed.
 The signal "Udioidc1/gdo1[0].Uidelayblk/HI" is loadless and has been removed.
  Loadless block "Udioidc1/gdo1[0].Uidelayblk/Umpower/XST_VCC" (ONE) removed.
 The signal "Udioidc1/gdo1[0].Uidelayblk/LO" is loadless and has been removed.
  Loadless block "Udioidc1/gdo1[0].Uidelayblk/Umpower/XST_GND" (ZERO) removed.
Loadless block "Udioidc1/gdo1[1].Uidelayblk/Uiddr" (IDDR) removed.
 The signal "Udioidc1/rx_link_idelayed_o<1>" is loadless and has been removed.
 The signal "Udioidc1/gdo1[1].Uidelayblk/HI" is loadless and has been removed.
  Loadless block "Udioidc1/gdo1[1].Uidelayblk/Umpower/XST_VCC" (ONE) removed.
 The signal "Udioidc1/gdo1[1].Uidelayblk/LO" is loadless and has been removed.
  Loadless block "Udioidc1/gdo1[1].Uidelayblk/Umpower/XST_GND" (ZERO) removed.
Loadless block "Udiostbd/gdo2[3].Uoddr1" (ODDR) removed.
 The signal "Udiostbd/txsigs<3>" is loadless and has been removed.
  Loadless block "Udiostbd/txsigs_3_mux00001" (ROM) removed.
 The signal "Udiostbd/txsigs<11>" is loadless and has been removed.
  Loadless block "Udiostbd/txsigs_11_mux00001" (ROM) removed.
 The signal "rx_link_idly<53>" is loadless and has been removed.
Loadless block "Udiosttd/gdo2[3].Uoddr1" (ODDR) removed.
 The signal "Udiosttd/txsigs<3>" is loadless and has been removed.
  Loadless block "Udiosttd/txsigs_3_mux00001" (ROM) removed.
 The signal "Udiosttd/txsigs<11>" is loadless and has been removed.
  Loadless block "Udiosttd/txsigs_11_mux00001" (ROM) removed.
 The signal "rx_link_idly<21>" is loadless and has been removed.
Loadless block "Ugt11clk_mgt0a" (GT11CLK) removed.
 The signal "clk_mgt0a_pi" is loadless and has been removed.
  Loadless block "clk_mgt0a_pi" (PAD) removed.
 The signal "clk_mgt0a_mi" is loadless and has been removed.
  Loadless block "clk_mgt0a_mi" (PAD) removed.
Loadless block "Ugt11clk_mgt1b" (GT11CLK) removed.
 The signal "clk_mgt1b_pi" is loadless and has been removed.
  Loadless block "clk_mgt1b_pi" (PAD) removed.
 The signal "clk_mgt1b_mi" is loadless and has been removed.
  Loadless block "clk_mgt1b_mi" (PAD) removed.
Loadless block "Uibd5" (IBUFDS) removed.
 The signal "ibe_spita_do_pi" is loadless and has been removed.
  Loadless block "ibe_spita_do_pi" (PAD) removed.
 The signal "ibe_spita_do_mi" is loadless and has been removed.
  Loadless block "ibe_spita_do_mi" (PAD) removed.
Loadless block "Uibds0" (IBUFDS) removed.
 The signal "idc_p2_io<26>" is loadless and has been removed.
  Loadless block "idc_p2_io<26>" (PAD) removed.
 The signal "idc_p2_io<27>" is loadless and has been removed.
  Loadless block "idc_p2_io<27>" (PAD) removed.
Loadless block "Uibufgds1" (IBUFGDS) removed.
 The signal "ibe_osc0_pi" is loadless and has been removed.
  Loadless block "ibe_osc0_pi" (PAD) removed.
 The signal "ibe_osc0_mi" is loadless and has been removed.
  Loadless block "ibe_osc0_mi" (PAD) removed.
The signal "ibe_do_mi<11>" is sourceless and has been removed.
 Sourceless block "ibe_do_mi<11>" (PAD) removed.
The signal "ibe_do_mi<21>" is sourceless and has been removed.
 Sourceless block "ibe_do_mi<21>" (PAD) removed.
The signal "ibe_do_mi<22>" is sourceless and has been removed.
 Sourceless block "ibe_do_mi<22>" (PAD) removed.
The signal "ibe_do_mi<23>" is sourceless and has been removed.
 Sourceless block "ibe_do_mi<23>" (PAD) removed.
The signal "ibe_do_mi<5>" is sourceless and has been removed.
 Sourceless block "ibe_do_mi<5>" (PAD) removed.
The signal "ibe_do_mi<8>" is sourceless and has been removed.
 Sourceless block "ibe_do_mi<8>" (PAD) removed.
The signal "ibe_do_pi<18>" is sourceless and has been removed.
 Sourceless block "ibe_do_pi<18>" (PAD) removed.
The signal "ibe_do_pi<21>" is sourceless and has been removed.
 Sourceless block "ibe_do_pi<21>" (PAD) removed.
The signal "ibe_do_pi<22>" is sourceless and has been removed.
 Sourceless block "ibe_do_pi<22>" (PAD) removed.
The signal "ibe_do_pi<23>" is sourceless and has been removed.
 Sourceless block "ibe_do_pi<23>" (PAD) removed.
The signal "ibe_do_pi<5>" is sourceless and has been removed.
 Sourceless block "ibe_do_pi<5>" (PAD) removed.
The signal "ibe_do_pi<8>" is sourceless and has been removed.
 Sourceless block "ibe_do_pi<8>" (PAD) removed.
The signal "ibe_dot_mi<11>" is sourceless and has been removed.
 Sourceless block "ibe_dot_mi<11>" (PAD) removed.
The signal "ibe_dot_mi<21>" is sourceless and has been removed.
 Sourceless block "ibe_dot_mi<21>" (PAD) removed.
The signal "ibe_dot_mi<22>" is sourceless and has been removed.
 Sourceless block "ibe_dot_mi<22>" (PAD) removed.
The signal "ibe_dot_mi<23>" is sourceless and has been removed.
 Sourceless block "ibe_dot_mi<23>" (PAD) removed.
The signal "ibe_dot_mi<5>" is sourceless and has been removed.
 Sourceless block "ibe_dot_mi<5>" (PAD) removed.
The signal "ibe_dot_mi<8>" is sourceless and has been removed.
 Sourceless block "ibe_dot_mi<8>" (PAD) removed.
The signal "ibe_dot_pi<18>" is sourceless and has been removed.
 Sourceless block "ibe_dot_pi<18>" (PAD) removed.
The signal "ibe_dot_pi<21>" is sourceless and has been removed.
 Sourceless block "ibe_dot_pi<21>" (PAD) removed.
The signal "ibe_dot_pi<22>" is sourceless and has been removed.
 Sourceless block "ibe_dot_pi<22>" (PAD) removed.
The signal "ibe_dot_pi<23>" is sourceless and has been removed.
 Sourceless block "ibe_dot_pi<23>" (PAD) removed.
The signal "ibe_dot_pi<5>" is sourceless and has been removed.
 Sourceless block "ibe_dot_pi<5>" (PAD) removed.
The signal "ibe_dot_pi<8>" is sourceless and has been removed.
 Sourceless block "ibe_dot_pi<8>" (PAD) removed.
The signal "idc_p3_io<0>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<0>" (PAD) removed.
The signal "idc_p3_io<10>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<10>" (PAD) removed.
The signal "idc_p3_io<11>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<11>" (PAD) removed.
The signal "idc_p3_io<12>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<12>" (PAD) removed.
The signal "idc_p3_io<13>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<13>" (PAD) removed.
The signal "idc_p3_io<14>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<14>" (PAD) removed.
The signal "idc_p3_io<15>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<15>" (PAD) removed.
The signal "idc_p3_io<16>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<16>" (PAD) removed.
The signal "idc_p3_io<17>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<17>" (PAD) removed.
The signal "idc_p3_io<18>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<18>" (PAD) removed.
The signal "idc_p3_io<19>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<19>" (PAD) removed.
The signal "idc_p3_io<1>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<1>" (PAD) removed.
The signal "idc_p3_io<20>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<20>" (PAD) removed.
The signal "idc_p3_io<21>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<21>" (PAD) removed.
The signal "idc_p3_io<22>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<22>" (PAD) removed.
The signal "idc_p3_io<23>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<23>" (PAD) removed.
The signal "idc_p3_io<24>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<24>" (PAD) removed.
The signal "idc_p3_io<25>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<25>" (PAD) removed.
The signal "idc_p3_io<26>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<26>" (PAD) removed.
The signal "idc_p3_io<27>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<27>" (PAD) removed.
The signal "idc_p3_io<28>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<28>" (PAD) removed.
The signal "idc_p3_io<29>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<29>" (PAD) removed.
The signal "idc_p3_io<2>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<2>" (PAD) removed.
The signal "idc_p3_io<30>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<30>" (PAD) removed.
The signal "idc_p3_io<31>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<31>" (PAD) removed.
The signal "idc_p3_io<3>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<3>" (PAD) removed.
The signal "idc_p3_io<4>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<4>" (PAD) removed.
The signal "idc_p3_io<5>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<5>" (PAD) removed.
The signal "idc_p3_io<6>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<6>" (PAD) removed.
The signal "idc_p3_io<7>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<7>" (PAD) removed.
The signal "idc_p3_io<8>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<8>" (PAD) removed.
The signal "idc_p3_io<9>" is sourceless and has been removed.
 Sourceless block "idc_p3_io<9>" (PAD) removed.
The signal "idc_p4_io<0>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<0>" (PAD) removed.
The signal "idc_p4_io<10>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<10>" (PAD) removed.
The signal "idc_p4_io<11>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<11>" (PAD) removed.
The signal "idc_p4_io<12>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<12>" (PAD) removed.
The signal "idc_p4_io<13>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<13>" (PAD) removed.
The signal "idc_p4_io<14>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<14>" (PAD) removed.
The signal "idc_p4_io<15>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<15>" (PAD) removed.
The signal "idc_p4_io<16>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<16>" (PAD) removed.
The signal "idc_p4_io<17>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<17>" (PAD) removed.
The signal "idc_p4_io<18>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<18>" (PAD) removed.
The signal "idc_p4_io<19>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<19>" (PAD) removed.
The signal "idc_p4_io<1>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<1>" (PAD) removed.
The signal "idc_p4_io<20>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<20>" (PAD) removed.
The signal "idc_p4_io<21>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<21>" (PAD) removed.
The signal "idc_p4_io<22>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<22>" (PAD) removed.
The signal "idc_p4_io<23>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<23>" (PAD) removed.
The signal "idc_p4_io<24>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<24>" (PAD) removed.
The signal "idc_p4_io<25>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<25>" (PAD) removed.
The signal "idc_p4_io<26>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<26>" (PAD) removed.
The signal "idc_p4_io<27>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<27>" (PAD) removed.
The signal "idc_p4_io<28>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<28>" (PAD) removed.
The signal "idc_p4_io<29>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<29>" (PAD) removed.
The signal "idc_p4_io<2>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<2>" (PAD) removed.
The signal "idc_p4_io<30>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<30>" (PAD) removed.
The signal "idc_p4_io<31>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<31>" (PAD) removed.
The signal "idc_p4_io<3>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<3>" (PAD) removed.
The signal "idc_p4_io<4>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<4>" (PAD) removed.
The signal "idc_p4_io<5>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<5>" (PAD) removed.
The signal "idc_p4_io<6>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<6>" (PAD) removed.
The signal "idc_p4_io<7>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<7>" (PAD) removed.
The signal "idc_p4_io<8>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<8>" (PAD) removed.
The signal "idc_p4_io<9>" is sourceless and has been removed.
 Sourceless block "idc_p4_io<9>" (PAD) removed.
The signal "Uclockstop/LO" is sourceless and has been removed.
The signal "Uclockstop/Udcm125div3/CLKDV_CLKA1D4_BUF" is sourceless and has been
removed.
 Sourceless block "Uclockstop/Udcm125div3/CLKA1D4_BUFG_INST" (CKBUF) removed.
  The signal "Uclockstop/Udcm125div3/CLKDV_CLKA1D4_OUT" is sourceless and has been
removed.
The signal "Udiostbd/rx_link_idly_o<9>_inv" is sourceless and has been removed.
 Sourceless block "Udiostbd/ibe_do_pi_5_OBUFT" (TRI) removed.
 Sourceless block "Udiostbd/ibe_do_pi_8_OBUFT" (TRI) removed.
 Sourceless block "Udiostbd/ibe_do_mi_5_OBUFT" (TRI) removed.
 Sourceless block "Udiostbd/ibe_do_mi_11_OBUFT" (TRI) removed.
 Sourceless block "Udiostbd/ibe_do_mi_8_OBUFT" (TRI) removed.
 Sourceless block "Udiostbd/ibe_do_mi_21_OBUFT" (TRI) removed.
 Sourceless block "Udiostbd/ibe_do_mi_22_OBUFT" (TRI) removed.
 Sourceless block "Udiostbd/ibe_do_mi_23_OBUFT" (TRI) removed.
 Sourceless block "Udiostbd/ibe_do_pi_21_OBUFT" (TRI) removed.
 Sourceless block "Udiostbd/ibe_do_pi_22_OBUFT" (TRI) removed.
 Sourceless block "Udiostbd/ibe_do_pi_23_OBUFT" (TRI) removed.
 Sourceless block "Udiostbd/ibe_do_pi_18_OBUFT" (TRI) removed.
The signal "Udiostbd/Uidelayblk/HI" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk/LO" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk/stream0" is sourceless and has been removed.
 Sourceless block "Udiostbd/Uidelayblk/stream1_o_mux00021" (ROM) removed.
  The signal "Udiostbd/Uidelayblk/stream1_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiostbd/Uidelayblk/stream1_o" (SFF) removed.
    The signal "rx_strm<67>" is sourceless and has been removed.
 Sourceless block "Udiostbd/Uidelayblk/stream0_o_mux00021" (ROM) removed.
  The signal "Udiostbd/Uidelayblk/stream0_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiostbd/Uidelayblk/stream0_o" (SFF) removed.
    The signal "rx_strm<66>" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk/stream1" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk1/HI" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk1/LO" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk1/stream0" is sourceless and has been removed.
 Sourceless block "Udiostbd/Uidelayblk1/stream1_o_mux00021" (ROM) removed.
  The signal "Udiostbd/Uidelayblk1/stream1_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiostbd/Uidelayblk1/stream1_o" (SFF) removed.
    The signal "rx_strm<73>" is sourceless and has been removed.
 Sourceless block "Udiostbd/Uidelayblk1/stream0_o_mux00021" (ROM) removed.
  The signal "Udiostbd/Uidelayblk1/stream0_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiostbd/Uidelayblk1/stream0_o" (SFF) removed.
    The signal "rx_strm<72>" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk1/stream1" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk2/HI" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk2/LO" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk2/stream0" is sourceless and has been removed.
 Sourceless block "Udiostbd/Uidelayblk2/stream1_o_mux00021" (ROM) removed.
  The signal "Udiostbd/Uidelayblk2/stream1_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiostbd/Uidelayblk2/stream1_o" (SFF) removed.
    The signal "rx_strm<79>" is sourceless and has been removed.
 Sourceless block "Udiostbd/Uidelayblk2/stream0_o_mux00021" (ROM) removed.
  The signal "Udiostbd/Uidelayblk2/stream0_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiostbd/Uidelayblk2/stream0_o" (SFF) removed.
    The signal "rx_strm<78>" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk2/stream1" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk3/HI" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk3/LO" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk3/stream0" is sourceless and has been removed.
 Sourceless block "Udiostbd/Uidelayblk3/stream1_o_mux00021" (ROM) removed.
  The signal "Udiostbd/Uidelayblk3/stream1_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiostbd/Uidelayblk3/stream1_o" (SFF) removed.
    The signal "rx_strm<85>" is sourceless and has been removed.
 Sourceless block "Udiostbd/Uidelayblk3/stream0_o_mux00021" (ROM) removed.
  The signal "Udiostbd/Uidelayblk3/stream0_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiostbd/Uidelayblk3/stream0_o" (SFF) removed.
    The signal "rx_strm<84>" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk3/stream1" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk4/HI" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk4/LO" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk4/stream0" is sourceless and has been removed.
 Sourceless block "Udiostbd/Uidelayblk4/stream1_o_mux00021" (ROM) removed.
  The signal "Udiostbd/Uidelayblk4/stream1_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiostbd/Uidelayblk4/stream1_o" (SFF) removed.
    The signal "rx_strm<105>" is sourceless and has been removed.
 Sourceless block "Udiostbd/Uidelayblk4/stream0_o_mux00021" (ROM) removed.
  The signal "Udiostbd/Uidelayblk4/stream0_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiostbd/Uidelayblk4/stream0_o" (SFF) removed.
    The signal "rx_strm<104>" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk4/stream1" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk5/HI" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk5/LO" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk5/stream0" is sourceless and has been removed.
 Sourceless block "Udiostbd/Uidelayblk5/stream1_o_mux00021" (ROM) removed.
  The signal "Udiostbd/Uidelayblk5/stream1_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiostbd/Uidelayblk5/stream1_o" (SFF) removed.
    The signal "rx_strm<69>" is sourceless and has been removed.
 Sourceless block "Udiostbd/Uidelayblk5/stream0_o_mux00021" (ROM) removed.
  The signal "Udiostbd/Uidelayblk5/stream0_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiostbd/Uidelayblk5/stream0_o" (SFF) removed.
    The signal "rx_strm<68>" is sourceless and has been removed.
The signal "Udiostbd/Uidelayblk5/stream1" is sourceless and has been removed.
The signal "Udiosttd/rx_link_idly_o<9>_inv" is sourceless and has been removed.
 Sourceless block "Udiosttd/ibe_dot_mi_21_OBUFT" (TRI) removed.
 Sourceless block "Udiosttd/ibe_dot_mi_22_OBUFT" (TRI) removed.
 Sourceless block "Udiosttd/ibe_dot_mi_23_OBUFT" (TRI) removed.
 Sourceless block "Udiosttd/ibe_dot_pi_21_OBUFT" (TRI) removed.
 Sourceless block "Udiosttd/ibe_dot_pi_22_OBUFT" (TRI) removed.
 Sourceless block "Udiosttd/ibe_dot_pi_18_OBUFT" (TRI) removed.
 Sourceless block "Udiosttd/ibe_dot_pi_23_OBUFT" (TRI) removed.
 Sourceless block "Udiosttd/ibe_dot_pi_5_OBUFT" (TRI) removed.
 Sourceless block "Udiosttd/ibe_dot_pi_8_OBUFT" (TRI) removed.
 Sourceless block "Udiosttd/ibe_dot_mi_5_OBUFT" (TRI) removed.
 Sourceless block "Udiosttd/ibe_dot_mi_8_OBUFT" (TRI) removed.
 Sourceless block "Udiosttd/ibe_dot_mi_11_OBUFT" (TRI) removed.
The signal "Udiosttd/Uidelayblk/HI" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk/LO" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk/stream0" is sourceless and has been removed.
 Sourceless block "Udiosttd/Uidelayblk/stream1_o_mux00021" (ROM) removed.
  The signal "Udiosttd/Uidelayblk/stream1_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiosttd/Uidelayblk/stream1_o" (SFF) removed.
    The signal "rx_strm<3>" is sourceless and has been removed.
 Sourceless block "Udiosttd/Uidelayblk/stream0_o_mux00021" (ROM) removed.
  The signal "Udiosttd/Uidelayblk/stream0_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiosttd/Uidelayblk/stream0_o" (SFF) removed.
    The signal "rx_strm<2>" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk/stream1" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk1/HI" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk1/LO" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk1/stream0" is sourceless and has been removed.
 Sourceless block "Udiosttd/Uidelayblk1/stream1_o_mux00021" (ROM) removed.
  The signal "Udiosttd/Uidelayblk1/stream1_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiosttd/Uidelayblk1/stream1_o" (SFF) removed.
    The signal "rx_strm<9>" is sourceless and has been removed.
 Sourceless block "Udiosttd/Uidelayblk1/stream0_o_mux00021" (ROM) removed.
  The signal "Udiosttd/Uidelayblk1/stream0_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiosttd/Uidelayblk1/stream0_o" (SFF) removed.
    The signal "rx_strm<8>" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk1/stream1" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk2/HI" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk2/LO" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk2/stream0" is sourceless and has been removed.
 Sourceless block "Udiosttd/Uidelayblk2/stream1_o_mux00021" (ROM) removed.
  The signal "Udiosttd/Uidelayblk2/stream1_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiosttd/Uidelayblk2/stream1_o" (SFF) removed.
    The signal "rx_strm<15>" is sourceless and has been removed.
 Sourceless block "Udiosttd/Uidelayblk2/stream0_o_mux00021" (ROM) removed.
  The signal "Udiosttd/Uidelayblk2/stream0_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiosttd/Uidelayblk2/stream0_o" (SFF) removed.
    The signal "rx_strm<14>" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk2/stream1" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk3/HI" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk3/LO" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk3/stream0" is sourceless and has been removed.
 Sourceless block "Udiosttd/Uidelayblk3/stream1_o_mux00021" (ROM) removed.
  The signal "Udiosttd/Uidelayblk3/stream1_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiosttd/Uidelayblk3/stream1_o" (SFF) removed.
    The signal "rx_strm<21>" is sourceless and has been removed.
 Sourceless block "Udiosttd/Uidelayblk3/stream0_o_mux00021" (ROM) removed.
  The signal "Udiosttd/Uidelayblk3/stream0_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiosttd/Uidelayblk3/stream0_o" (SFF) removed.
    The signal "rx_strm<20>" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk3/stream1" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk4/HI" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk4/LO" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk4/stream0" is sourceless and has been removed.
 Sourceless block "Udiosttd/Uidelayblk4/stream1_o_mux00021" (ROM) removed.
  The signal "Udiosttd/Uidelayblk4/stream1_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiosttd/Uidelayblk4/stream1_o" (SFF) removed.
    The signal "rx_strm<41>" is sourceless and has been removed.
 Sourceless block "Udiosttd/Uidelayblk4/stream0_o_mux00021" (ROM) removed.
  The signal "Udiosttd/Uidelayblk4/stream0_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiosttd/Uidelayblk4/stream0_o" (SFF) removed.
    The signal "rx_strm<40>" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk4/stream1" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk5/HI" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk5/LO" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk5/stream0" is sourceless and has been removed.
 Sourceless block "Udiosttd/Uidelayblk5/stream1_o_mux00021" (ROM) removed.
  The signal "Udiosttd/Uidelayblk5/stream1_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiosttd/Uidelayblk5/stream1_o" (SFF) removed.
    The signal "rx_strm<5>" is sourceless and has been removed.
 Sourceless block "Udiosttd/Uidelayblk5/stream0_o_mux00021" (ROM) removed.
  The signal "Udiosttd/Uidelayblk5/stream0_o_mux0002" is sourceless and has been
removed.
   Sourceless block "Udiosttd/Uidelayblk5/stream0_o" (SFF) removed.
    The signal "rx_strm<4>" is sourceless and has been removed.
The signal "Udiosttd/Uidelayblk5/stream1" is sourceless and has been removed.
The signal "Udioidc0/LO" is sourceless and has been removed.
The signal "Udioidc0/rx_link<0>" is sourceless and has been removed.
The signal "Udioidc0/rx_link<1>" is sourceless and has been removed.
The signal "Udioidc0/gdo1[0].Uidelayblk/rst_idelay" is sourceless and has been
removed.
The signal "Udioidc0/gdo1[1].Uidelayblk/rst_idelay" is sourceless and has been
removed.
The signal "Udioidc1/LO" is sourceless and has been removed.
The signal "Udioidc1/rx_link<0>" is sourceless and has been removed.
The signal "Udioidc1/rx_link<1>" is sourceless and has been removed.
The signal "Udioidc1/gdo1[0].Uidelayblk/rst_idelay" is sourceless and has been
removed.
The signal "Udioidc1/gdo1[1].Uidelayblk/rst_idelay" is sourceless and has been
removed.
The signal "Umain/HSIO_VER<0>" is sourceless and has been removed.
 Sourceless block "Umain/idc_p3_io_31_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_30_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_29_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_28_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_27_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_26_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_25_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_24_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_23_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_22_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_21_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_20_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_19_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_18_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_17_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_16_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_15_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_14_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_13_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_12_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_11_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_10_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_9_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_8_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_7_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_6_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_5_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_4_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_3_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_2_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_1_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p3_io_0_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_31_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_30_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_29_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_28_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_27_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_26_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_25_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_24_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_23_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_22_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_21_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_20_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_19_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_18_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_17_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_16_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_15_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_14_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_13_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_12_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_11_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_10_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_9_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_8_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_7_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_6_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_5_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_4_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_3_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_2_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_1_OBUFT" (TRI) removed.
 Sourceless block "Umain/idc_p4_io_0_OBUFT" (TRI) removed.
The signal "Umain/g3.U_53/count_and0000" is sourceless and has been removed.
The signal "Umain/g3.Udisp/Udispcntrl1/N16" is sourceless and has been removed.
The signal "Umain/Utriggertop/Utdatfifo/data_count_o<0>" is sourceless and has
been removed.
 Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(9)" (MUX) removed.
  The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(9)" is sourceless and has
been removed.
   Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor(10)" (XOR) removed.
    The signal "Umain/Utriggertop/Utdatfifo/fifo0/Result(10)" is sourceless and has
been removed.
     Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_10" (SFF) removed.
      The signal "Umain/Utriggertop/Utdatfifo/data_count_o<1>" is sourceless and has
been removed.
       Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(10)" (ROM) removed.
        The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(10)" is sourceless and has
been removed.
 Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(9)" (ROM) removed.
  The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(9)" is sourceless and has
been removed.
   Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor(9)" (XOR) removed.
    The signal "Umain/Utriggertop/Utdatfifo/fifo0/Result(9)" is sourceless and has
been removed.
     Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_9" (SFF) removed.
The signal "Umain/Utriggertop/Utdatfifo/full_o" is sourceless and has been
removed.
The signal "Umain/Utriggertop/Utdatfifo/overflow_o" is sourceless and has been
removed.
The signal "Umain/Utriggertop/Utdatfifo/underflow_o" is sourceless and has been
removed.
The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i" is sourceless and has been removed.
 Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grhf.rhf/underflow_i_and00001" (ROM) removed.
  The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grhf.rhf/underflow_i_and0000" is sourceless and has been
removed.
   Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grhf.rhf/underflow_i" (FF) removed.
The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i_and0000" is sourceless and has been
removed.
 Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" (FF) removed.
The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en" is sourceless and has been removed.
 Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_0" (SFF) removed.
  The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count(0)" is sourceless and has been
removed.
   Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(0)" (MUX) removed.
    The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(0)" is sourceless and has
been removed.
     Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(1)" (MUX) removed.
      The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(1)" is sourceless and has
been removed.
       Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(2)" (MUX) removed.
        The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(2)" is sourceless and has
been removed.
         Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(3)" (MUX) removed.
          The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(3)" is sourceless and has
been removed.
           Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(4)" (MUX) removed.
            The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(4)" is sourceless and has
been removed.
             Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(5)" (MUX) removed.
              The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(5)" is sourceless and has
been removed.
               Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(6)" (MUX) removed.
                The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(6)" is sourceless and has
been removed.
                 Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(7)" (MUX) removed.
                  The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(7)" is sourceless and has
been removed.
                   Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(8)" (MUX) removed.
                    The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(8)" is sourceless and has
been removed.
                   Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor(8)" (XOR) removed.
                    The signal "Umain/Utriggertop/Utdatfifo/fifo0/Result(8)" is sourceless and has
been removed.
                     Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_8" (SFF) removed.
                      The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count(8)" is sourceless and has been
removed.
                       Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(8)" (ROM) removed.
                        The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(8)" is sourceless and has
been removed.
                 Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor(7)" (XOR) removed.
                  The signal "Umain/Utriggertop/Utdatfifo/fifo0/Result(7)" is sourceless and has
been removed.
                   Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_7" (SFF) removed.
                    The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count(7)" is sourceless and has been
removed.
                     Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(7)" (ROM) removed.
                      The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(7)" is sourceless and has
been removed.
               Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor(6)" (XOR) removed.
                The signal "Umain/Utriggertop/Utdatfifo/fifo0/Result(6)" is sourceless and has
been removed.
                 Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_6" (SFF) removed.
                  The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count(6)" is sourceless and has been
removed.
                   Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(6)" (ROM) removed.
                    The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(6)" is sourceless and has
been removed.
             Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor(5)" (XOR) removed.
              The signal "Umain/Utriggertop/Utdatfifo/fifo0/Result(5)" is sourceless and has
been removed.
               Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_5" (SFF) removed.
                The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count(5)" is sourceless and has been
removed.
                 Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(5)" (ROM) removed.
                  The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(5)" is sourceless and has
been removed.
           Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor(4)" (XOR) removed.
            The signal "Umain/Utriggertop/Utdatfifo/fifo0/Result(4)" is sourceless and has
been removed.
             Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_4" (SFF) removed.
              The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count(4)" is sourceless and has been
removed.
               Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(4)" (ROM) removed.
                The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(4)" is sourceless and has
been removed.
         Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor(3)" (XOR) removed.
          The signal "Umain/Utriggertop/Utdatfifo/fifo0/Result(3)" is sourceless and has
been removed.
           Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_3" (SFF) removed.
            The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count(3)" is sourceless and has been
removed.
             Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(3)" (ROM) removed.
              The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(3)" is sourceless and has
been removed.
       Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor(2)" (XOR) removed.
        The signal "Umain/Utriggertop/Utdatfifo/fifo0/Result(2)" is sourceless and has
been removed.
         Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_2" (SFF) removed.
          The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count(2)" is sourceless and has been
removed.
           Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(2)" (ROM) removed.
            The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(2)" is sourceless and has
been removed.
     Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor(1)" (XOR) removed.
      The signal "Umain/Utriggertop/Utdatfifo/fifo0/Result(1)" is sourceless and has
been removed.
       Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_1" (SFF) removed.
        The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count(1)" is sourceless and has been
removed.
         Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(1)" (ROM) removed.
          The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(1)" is sourceless and has
been removed.
   Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(0)" (ROM) removed.
    The signal
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(0)" is sourceless and has
been removed.
     Sourceless block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor(0)" (XOR) removed.
      The signal "Umain/Utriggertop/Utdatfifo/fifo0/Result(0)" is sourceless and has
been removed.
The signal "Umain/Uctltop/Uocbregblock/db_data_o<6>" is sourceless and has been
removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_10" (SFF) removed.
  The signal "idelay_ctl_strm_swap<10>" is sourceless and has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_20" (SFF) removed.
  The signal "idelay_ctl_strm_swap<20>" is sourceless and has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_34" (SFF) removed.
  The signal "idelay_ctl_strm_swap<34>" is sourceless and has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_33" (SFF) removed.
  The signal "idelay_ctl_strm_swap<33>" is sourceless and has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_36" (SFF) removed.
  The signal "idelay_ctl_strm_swap<36>" is sourceless and has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_42" (SFF) removed.
  The signal "idelay_ctl_strm_swap<42>" is sourceless and has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_39" (SFF) removed.
  The signal "idelay_ctl_strm_swap<39>" is sourceless and has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_52" (SFF) removed.
  The signal "idelay_ctl_strm_swap<52>" is sourceless and has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_1" (SFF) removed.
  The signal "idelay_ctl_strm_swap<1>" is sourceless and has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_2" (SFF) removed.
  The signal "idelay_ctl_strm_swap<2>" is sourceless and has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_4" (SFF) removed.
  The signal "idelay_ctl_strm_swap<4>" is sourceless and has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_7" (SFF) removed.
  The signal "idelay_ctl_strm_swap<7>" is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int(15)" is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int(14)" is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int(13)" is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int(12)" is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int(11)" is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int(10)" is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int(9)" is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int(8)" is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int(7)" is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int(6)" is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int(5)" is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int(4)" is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int(3)" is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int(2)" is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int(1)" is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int(0)" is sourceless and has been removed.
The signal "Umain/Uctltop/Uocbtwowire/opcode_ram/douta(17)" is sourceless and
has been removed.
The signal "Umain/Uctltop/Uidelayprog/N10" is sourceless and has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_42_not00011" (ROM)
removed.
  The signal "Umain/Uctltop/Uidelayprog/strm_swap_42_not0001" is sourceless and
has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_34_not00011" (ROM)
removed.
  The signal "Umain/Uctltop/Uidelayprog/strm_swap_34_not0001" is sourceless and
has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_10_not00011" (ROM)
removed.
  The signal "Umain/Uctltop/Uidelayprog/strm_swap_10_not0001" is sourceless and
has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_2_not00011" (ROM) removed.
  The signal "Umain/Uctltop/Uidelayprog/strm_swap_2_not0001" is sourceless and has
been removed.
The signal "Umain/Uctltop/Uidelayprog/N11" is sourceless and has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_33_not00011" (ROM)
removed.
  The signal "Umain/Uctltop/Uidelayprog/strm_swap_33_not0001" is sourceless and
has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_1_not00011" (ROM) removed.
  The signal "Umain/Uctltop/Uidelayprog/strm_swap_1_not0001" is sourceless and has
been removed.
The signal "Umain/Uctltop/Uidelayprog/N25" is sourceless and has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_39_not00011" (ROM)
removed.
  The signal "Umain/Uctltop/Uidelayprog/strm_swap_39_not0001" is sourceless and
has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_7_not00011" (ROM) removed.
  The signal "Umain/Uctltop/Uidelayprog/strm_swap_7_not0001" is sourceless and has
been removed.
The signal "Umain/Uctltop/Uidelayprog/N26" is sourceless and has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_52_not00011" (ROM)
removed.
  The signal "Umain/Uctltop/Uidelayprog/strm_swap_52_not0001" is sourceless and
has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_20_not00011" (ROM)
removed.
  The signal "Umain/Uctltop/Uidelayprog/strm_swap_20_not0001" is sourceless and
has been removed.
The signal "Umain/Uctltop/Uidelayprog/N27" is sourceless and has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_36_not00011" (ROM)
removed.
  The signal "Umain/Uctltop/Uidelayprog/strm_swap_36_not0001" is sourceless and
has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/strm_swap_4_not00011" (ROM) removed.
  The signal "Umain/Uctltop/Uidelayprog/strm_swap_4_not0001" is sourceless and has
been removed.
The signal "Umain/Uctltop/Uidelayprog/N7" is sourceless and has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/zero_67_mux00001" (ROM) removed.
  The signal "idelay_ctl_zero<67>" is sourceless and has been removed.
   Sourceless block "Udioidc1/gdo1[1].Uidelayblk/rst_idelay1" (ROM) removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/zero_66_mux00001" (ROM) removed.
  The signal "idelay_ctl_zero<66>" is sourceless and has been removed.
   Sourceless block "Udioidc1/gdo1[0].Uidelayblk/rst_idelay1" (ROM) removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/zero_65_mux00001" (ROM) removed.
  The signal "idelay_ctl_zero<65>" is sourceless and has been removed.
   Sourceless block "Udioidc0/gdo1[1].Uidelayblk/rst_idelay1" (ROM) removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/zero_64_mux00001" (ROM) removed.
  The signal "idelay_ctl_zero<64>" is sourceless and has been removed.
   Sourceless block "Udioidc0/gdo1[0].Uidelayblk/rst_idelay1" (ROM) removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/ce_67_mux00001" (ROM) removed.
  The signal "idelay_ctl_ce<67>" is sourceless and has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/ce_66_mux00001" (ROM) removed.
  The signal "idelay_ctl_ce<66>" is sourceless and has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/ce_65_mux00001" (ROM) removed.
  The signal "idelay_ctl_ce<65>" is sourceless and has been removed.
 Sourceless block "Umain/Uctltop/Uidelayprog/ce_64_mux00001" (ROM) removed.
  The signal "idelay_ctl_ce<64>" is sourceless and has been removed.
The signal "Umain/Uctltop/Uidelayprog/N8" is sourceless and has been removed.
The signal "Umain/Uctltop/Uidelayprog/N9" is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i" is sourceless and has
been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow_i_and00001" (ROM) removed.
  The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow_i_and0000" is sourceless and
has been removed.
   Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow_i" (FF) removed.
    The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow_i" is sourceless and has been
removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" is sourceless and has been
removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless and has been
removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i" is sourceless and has
been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i_rstpot" (ROM) removed.
  The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i_rstpot" is sourceless
and has been removed.
   Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i" (SFF) removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count(9)" is sourceless and has
been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(9)" (ROM)
removed.
  The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(9)" is
sourceless and has been removed.
   Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor(9)" (XOR)
removed.
    The signal "Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/Result(9)" is sourceless
and has been removed.
     Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_9" (SFF) removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count(8)" is sourceless and has
been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(8)" (MUX)
removed.
  The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(8)" is sourceless
and has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(8)" (ROM)
removed.
  The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(8)" is
sourceless and has been removed.
   Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor(8)" (XOR)
removed.
    The signal "Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/Result(8)" is sourceless
and has been removed.
     Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_8" (SFF) removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i_and0000" is sourceless and
has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" (FF) removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en" is sourceless and has been
removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_0" (SFF) removed.
  The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count(0)" is sourceless and has
been removed.
   Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(0)" (MUX)
removed.
    The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(0)" is sourceless
and has been removed.
     Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(1)" (MUX)
removed.
      The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(1)" is sourceless
and has been removed.
       Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(2)" (MUX)
removed.
        The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(2)" is sourceless
and has been removed.
         Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(3)" (MUX)
removed.
          The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(3)" is sourceless
and has been removed.
           Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(4)" (MUX)
removed.
            The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(4)" is sourceless
and has been removed.
             Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(5)" (MUX)
removed.
              The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(5)" is sourceless
and has been removed.
               Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(6)" (MUX)
removed.
                The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(6)" is sourceless
and has been removed.
                 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(7)" (MUX)
removed.
                  The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy(7)" is sourceless
and has been removed.
                 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor(7)" (XOR)
removed.
                  The signal "Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/Result(7)" is sourceless
and has been removed.
                   Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_7" (SFF) removed.
                    The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count(7)" is sourceless and has
been removed.
                     Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(7)" (ROM)
removed.
                      The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(7)" is
sourceless and has been removed.
               Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor(6)" (XOR)
removed.
                The signal "Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/Result(6)" is sourceless
and has been removed.
                 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_6" (SFF) removed.
                  The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count(6)" is sourceless and has
been removed.
                   Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(6)" (ROM)
removed.
                    The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(6)" is
sourceless and has been removed.
             Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor(5)" (XOR)
removed.
              The signal "Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/Result(5)" is sourceless
and has been removed.
               Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_5" (SFF) removed.
                The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count(5)" is sourceless and has
been removed.
                 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(5)" (ROM)
removed.
                  The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(5)" is
sourceless and has been removed.
           Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor(4)" (XOR)
removed.
            The signal "Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/Result(4)" is sourceless
and has been removed.
             Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_4" (SFF) removed.
              The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count(4)" is sourceless and has
been removed.
               Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(4)" (ROM)
removed.
                The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(4)" is
sourceless and has been removed.
         Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor(3)" (XOR)
removed.
          The signal "Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/Result(3)" is sourceless
and has been removed.
           Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_3" (SFF) removed.
            The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count(3)" is sourceless and has
been removed.
             Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(3)" (ROM)
removed.
              The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(3)" is
sourceless and has been removed.
       Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor(2)" (XOR)
removed.
        The signal "Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/Result(2)" is sourceless
and has been removed.
         Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_2" (SFF) removed.
          The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count(2)" is sourceless and has
been removed.
           Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(2)" (ROM)
removed.
            The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(2)" is
sourceless and has been removed.
     Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor(1)" (XOR)
removed.
      The signal "Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/Result(1)" is sourceless
and has been removed.
       Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_1" (SFF) removed.
        The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count(1)" is sourceless and has
been removed.
         Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(1)" (ROM)
removed.
          The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(1)" is
sourceless and has been removed.
   Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(0)" (ROM)
removed.
    The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut(0)" is
sourceless and has been removed.
     Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor(0)" (XOR)
removed.
      The signal "Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/Result(0)" is sourceless
and has been removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy(9)"
is sourceless and has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor(10)
" (XOR) removed.
  The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_add0000(10)" is
sourceless and has been removed.
   Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10" (SFF) removed.
    The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad(10)" is sourceless
and has been removed.
     Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i_cmp_eq00007" (ROM)
removed.
      The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i_cmp_eq00007" is
sourceless and has been removed.
       Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i_cmp_eq000028" (ROM)
removed.
        The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i_cmp_eq0000" is
sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut(10)
" is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy(8)"
is sourceless and has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor(9)"
(XOR) removed.
  The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_add0000(9)" is
sourceless and has been removed.
   Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9" (SFF) removed.
    The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad(9)" is sourceless
and has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy(9)"
(MUX) removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut(9)"
is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy(7)"
is sourceless and has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor(8)"
(XOR) removed.
  The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_add0000(8)" is
sourceless and has been removed.
   Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_8" (SFF) removed.
    The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad(8)" is sourceless
and has been removed.
     Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i_cmp_eq000015" (ROM)
removed.
      The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_i_cmp_eq000015/O" is
sourceless and has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy(8)"
(MUX) removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut(8)"
is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy(6)"
is sourceless and has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor(7)"
(XOR) removed.
  The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_add0000(7)" is
sourceless and has been removed.
   Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_7" (SFF) removed.
    The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad(7)" is sourceless
and has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy(7)"
(MUX) removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut(7)"
is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy(5)"
is sourceless and has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor(6)"
(XOR) removed.
  The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_add0000(6)" is
sourceless and has been removed.
   Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_6" (SFF) removed.
    The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad(6)" is sourceless
and has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy(6)"
(MUX) removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut(6)"
is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy(4)"
is sourceless and has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor(5)"
(XOR) removed.
  The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_add0000(5)" is
sourceless and has been removed.
   Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_5" (SFF) removed.
    The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad(5)" is sourceless
and has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy(5)"
(MUX) removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut(5)"
is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy(3)"
is sourceless and has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor(4)"
(XOR) removed.
  The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_add0000(4)" is
sourceless and has been removed.
   Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_4" (SFF) removed.
    The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad(4)" is sourceless
and has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy(4)"
(MUX) removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut(4)"
is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy(2)"
is sourceless and has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor(3)"
(XOR) removed.
  The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_add0000(3)" is
sourceless and has been removed.
   Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_3" (SFF) removed.
    The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad(3)" is sourceless
and has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy(3)"
(MUX) removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut(3)"
is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy(1)"
is sourceless and has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor(2)"
(XOR) removed.
  The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_add0000(2)" is
sourceless and has been removed.
   Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_2" (SFF) removed.
    The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad(2)" is sourceless
and has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy(2)"
(MUX) removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut(2)"
is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy(0)"
is sourceless and has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor(1)"
(XOR) removed.
  The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_add0000(1)" is
sourceless and has been removed.
   Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_1" (SFF) removed.
    The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad(1)" is sourceless
and has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy(1)"
(MUX) removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut(1)"
is sourceless and has been removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad(0)_mand1" is
sourceless and has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy(0)"
(MUX) removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad(0)_mand" is
sourceless and has been removed.
 Sourceless block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad(0)_mand" (AND)
removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i" is sourceless and has
been removed.
The signal
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i" is sourceless and has
been removed.
The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" is sourceless and has
been removed.
The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless and has been
removed.
The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count(10)" is sourceless and has
been removed.
 Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut(10)" (ROM)
removed.
  The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut(10)" is
sourceless and has been removed.
   Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_xor(10)" (XOR)
removed.
    The signal "Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/Result(10)" is
sourceless and has been removed.
     Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_10" (SFF) removed.
The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count(9)" is sourceless and has
been removed.
 Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy(9)" (MUX)
removed.
  The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy(9)" is sourceless
and has been removed.
 Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut(9)" (ROM)
removed.
  The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut(9)" is
sourceless and has been removed.
   Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_xor(9)" (XOR)
removed.
    The signal "Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/Result(9)" is sourceless
and has been removed.
     Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_9" (SFF) removed.
The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count(8)" is sourceless and has
been removed.
 Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy(8)" (MUX)
removed.
  The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy(8)" is sourceless
and has been removed.
 Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut(8)" (ROM)
removed.
  The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut(8)" is
sourceless and has been removed.
   Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_xor(8)" (XOR)
removed.
    The signal "Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/Result(8)" is sourceless
and has been removed.
     Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_8" (SFF) removed.
The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count(7)" is sourceless and has
been removed.
 Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy(7)" (MUX)
removed.
  The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy(7)" is sourceless
and has been removed.
 Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut(7)" (ROM)
removed.
  The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut(7)" is
sourceless and has been removed.
   Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_xor(7)" (XOR)
removed.
    The signal "Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/Result(7)" is sourceless
and has been removed.
     Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7" (SFF) removed.
The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.mem/dout_i(17)" is sourceless and has been removed.
The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en" is sourceless and has been
removed.
 Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0" (SFF) removed.
  The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count(0)" is sourceless and has
been removed.
   Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy(0)" (MUX)
removed.
    The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy(0)" is sourceless
and has been removed.
     Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy(1)" (MUX)
removed.
      The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy(1)" is sourceless
and has been removed.
       Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy(2)" (MUX)
removed.
        The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy(2)" is sourceless
and has been removed.
         Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy(3)" (MUX)
removed.
          The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy(3)" is sourceless
and has been removed.
           Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy(4)" (MUX)
removed.
            The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy(4)" is sourceless
and has been removed.
             Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy(5)" (MUX)
removed.
              The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy(5)" is sourceless
and has been removed.
               Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy(6)" (MUX)
removed.
                The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_cy(6)" is sourceless
and has been removed.
               Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_xor(6)" (XOR)
removed.
                The signal "Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/Result(6)" is sourceless
and has been removed.
                 Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6" (SFF) removed.
                  The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count(6)" is sourceless and has
been removed.
                   Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut(6)" (ROM)
removed.
                    The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut(6)" is
sourceless and has been removed.
             Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_xor(5)" (XOR)
removed.
              The signal "Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/Result(5)" is sourceless
and has been removed.
               Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_5" (SFF) removed.
                The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count(5)" is sourceless and has
been removed.
                 Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut(5)" (ROM)
removed.
                  The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut(5)" is
sourceless and has been removed.
           Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_xor(4)" (XOR)
removed.
            The signal "Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/Result(4)" is sourceless
and has been removed.
             Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4" (SFF) removed.
              The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count(4)" is sourceless and has
been removed.
               Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut(4)" (ROM)
removed.
                The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut(4)" is
sourceless and has been removed.
         Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_xor(3)" (XOR)
removed.
          The signal "Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/Result(3)" is sourceless
and has been removed.
           Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_3" (SFF) removed.
            The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count(3)" is sourceless and has
been removed.
             Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut(3)" (ROM)
removed.
              The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut(3)" is
sourceless and has been removed.
       Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_xor(2)" (XOR)
removed.
        The signal "Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/Result(2)" is sourceless
and has been removed.
         Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_2" (SFF) removed.
          The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count(2)" is sourceless and has
been removed.
           Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut(2)" (ROM)
removed.
            The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut(2)" is
sourceless and has been removed.
     Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_xor(1)" (XOR)
removed.
      The signal "Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/Result(1)" is sourceless
and has been removed.
       Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_1" (SFF) removed.
        The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count(1)" is sourceless and has
been removed.
         Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut(1)" (ROM)
removed.
          The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut(1)" is
sourceless and has been removed.
   Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut(0)" (ROM)
removed.
    The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_lut(0)" is
sourceless and has been removed.
     Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/Mcount_count_xor(0)" (XOR)
removed.
      The signal "Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/Result(0)" is sourceless
and has been removed.
The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/ram_rd_en_temp" is sourceless and
has been removed.
The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2-In" is
sourceless and has been removed.
 Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid" (SFF) removed.
  The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid" is sourceless and has been
removed.
   Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/ram_rd_en_temp1" (ROM) removed.
   Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_Result1" (ROM) removed.
The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_mux0000" is sourceless
and has been removed.
 Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i" (FF) removed.
 Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" (FF) removed.
  The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb" is sourceless and has
been removed.
   Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_mux0000_F" (ROM) removed.
    The signal "Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/N12" is sourceless and
has been removed.
     Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_mux0000" (MUX) removed.
   Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_mux0000_G" (ROM) removed.
    The signal "Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/N13" is sourceless and
has been removed.
The signal
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.mem/dout_mem(17)" is sourceless and has been removed.
 Sourceless block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.mem/dout_i_17" (SFF) removed.
The signal "Unet_usb_top/Ugmii_locallink/EMAC0CLIENTRXSTATS<0>" is sourceless
and has been removed.
The signal "Unet_usb_top/Ugmii_locallink/EMAC0CLIENTRXSTATS<1>" is sourceless
and has been removed.
The signal "Unet_usb_top/Ugmii_locallink/EMAC0CLIENTRXSTATS<2>" is sourceless
and has been removed.
The signal "Unet_usb_top/Ugmii_locallink/EMAC0CLIENTRXSTATS<3>" is sourceless
and has been removed.
The signal "Unet_usb_top/Ugmii_locallink/EMAC0CLIENTRXSTATS<4>" is sourceless
and has been removed.
The signal "Unet_usb_top/Ugmii_locallink/EMAC0CLIENTRXSTATS<5>" is sourceless
and has been removed.
The signal "Unet_usb_top/Ugmii_locallink/EMAC0CLIENTRXSTATS<6>" is sourceless
and has been removed.
The signal "Unet_usb_top/Ugmii_locallink/EMAC0CLIENTRXSTATSBYTEVLD" is
sourceless and has been removed.
The signal "Unet_usb_top/Ugmii_locallink/EMAC0CLIENTRXSTATSVLD" is sourceless
and has been removed.
The signal "Unet_usb_top/Ugmii_locallink/EMAC0CLIENTTXSTATS" is sourceless and
has been removed.
The signal "Unet_usb_top/Ugmii_locallink/EMAC0CLIENTTXSTATSBYTEVLD" is
sourceless and has been removed.
The signal "Unet_usb_top/Ugmii_locallink/EMAC0CLIENTTXSTATSVLD" is sourceless
and has been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTMIIMRDY" is sourceless and has been
removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<0>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<10>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<11>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<12>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<13>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<14>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<15>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<16>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<17>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<18>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<19>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<1>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<20>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<21>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<22>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<23>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<24>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<25>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<26>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<27>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<28>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<29>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<2>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<30>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<31>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<3>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<4>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<5>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<6>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<7>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<8>" is sourceless and has
been removed.
The signal "Unet_usb_top/Ugmii_locallink/HOSTRDDATA<9>" is sourceless and has
been removed.
The signal
"Unet_usb_top/Ugmii_locallink/v4_emac_block/v4_emac_top/EMAC0CLIENTRXDVLDMSW" is
sourceless and has been removed.
The signal
"Unet_usb_top/Ugmii_locallink/v4_emac_block/v4_emac_top/EMAC0CLIENTRXDVREG6" is
sourceless and has been removed.
The signal
"Unet_usb_top/Ugmii_locallink/v4_emac_block/v4_emac_top/GMII_TX_CLK_0" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTMIIMRDY" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<0>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<10>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<11>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<12>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<13>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<14>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<15>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<16>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<17>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<18>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<19>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<1>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<20>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<21>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<22>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<23>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<24>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<25>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<26>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<27>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<28>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<29>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<2>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<30>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<31>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<3>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<4>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<5>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<6>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<7>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<8>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/HOSTRDDATA<9>" is sourceless and has been
removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC0CLIENTRXSTATS<0>" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC0CLIENTRXSTATS<1>" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC0CLIENTRXSTATS<2>" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC0CLIENTRXSTATS<3>" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC0CLIENTRXSTATS<4>" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC0CLIENTRXSTATS<5>" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC0CLIENTRXSTATS<6>" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC0CLIENTRXSTATSBYTEVLD" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC0CLIENTRXSTATSVLD" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC0CLIENTTXSTATS" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC0CLIENTTXSTATSBYTEVLD" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC0CLIENTTXSTATSVLD" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC1CLIENTRXSTATS<0>" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC1CLIENTRXSTATS<1>" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC1CLIENTRXSTATS<2>" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC1CLIENTRXSTATS<3>" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC1CLIENTRXSTATS<4>" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC1CLIENTRXSTATS<5>" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC1CLIENTRXSTATS<6>" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC1CLIENTRXSTATSBYTEVLD" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC1CLIENTRXSTATSVLD" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC1CLIENTTXSTATS" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC1CLIENTTXSTATSBYTEVLD" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/EMAC1CLIENTTXSTATSVLD" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/MDIO_0_O" is sourceless and has
been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/MDIO_0_T" is sourceless and has
been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/MDIO_1_O" is sourceless and has
been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/MDIO_1_T" is sourceless and has
been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/tx0_collision" is sourceless and
has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/tx0_retransmit" is sourceless
and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/tx1_collision" is sourceless and
has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/tx1_retransmit" is sourceless
and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/rxsync_0" is
sourceless and has been removed.
The signal "Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/rxsync_1" is
sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/reset_receiver1/sync_c" is
sourceless and has been removed.
 Sourceless block
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/reset_receiver1/sync_r_0"
(FF) removed.
 Sourceless block
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/reset_receiver1/sync_r_1"
(FF) removed.
  The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/reset_receiver1/sync_r<1>" is
sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/reset_receiver0/sync_c" is
sourceless and has been removed.
 Sourceless block
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/reset_receiver0/sync_r_0"
(FF) removed.
 Sourceless block
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/reset_receiver0/sync_r_1"
(FF) removed.
  The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/reset_receiver0/sync_r<1>" is
sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/v4_emac_top/AN_INTERRUPT_0"
is sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/v4_emac_top/AN_INTERRUPT_1"
is sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/v4_emac_top/EMAC0CLIENTRXCLIE
NTCLKOUT" is sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/v4_emac_top/EMAC0CLIENTRXDVRE
G6" is sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/v4_emac_top/EMAC0CLIENTTXGMII
MIICLKOUT" is sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/v4_emac_top/EMAC1CLIENTRXCLIE
NTCLKOUT" is sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/v4_emac_top/EMAC1CLIENTRXDVRE
G6" is sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/v4_emac_top/EMAC1CLIENTTXCLIE
NTCLKOUT" is sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/v4_emac_top/EMAC1CLIENTTXGMII
MIICLKOUT" is sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/v4_emac_top/MGTRXRESET_0" is
sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/v4_emac_top/MGTRXRESET_1" is
sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/v4_emac_top/MGTTXRESET_0" is
sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/v4_emac_top/MGTTXRESET_1" is
sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/v4_emac_top/POWERDOWN_0" is
sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/v4_emac_top/POWERDOWN_1" is
sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/GT11_DUAL_1000X_inst/RXRECCLK
1_0" is sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/GT11_DUAL_1000X_inst/RXRECCLK
1_1" is sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/GT11_DUAL_1000X_inst/RXSTATUS
_0<1>" is sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/GT11_DUAL_1000X_inst/RXSTATUS
_0<2>" is sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/GT11_DUAL_1000X_inst/RXSTATUS
_0<5>" is sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/GT11_DUAL_1000X_inst/RXSTATUS
_1<1>" is sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/GT11_DUAL_1000X_inst/RXSTATUS
_1<2>" is sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/GT11_DUAL_1000X_inst/RXSTATUS
_1<5>" is sourceless and has been removed.
The signal
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/GT11_DUAL_1000X_inst/TXOUTCLK
1_1" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "ibepp0_data0_mi" is unused and has been removed.
 Unused block "ibepp0_data0_mi" (PAD) removed.
The signal "ibepp0_data0_pi" is unused and has been removed.
 Unused block "ibepp0_data0_pi" (PAD) removed.
The signal "ibepp0_data1_mi" is unused and has been removed.
 Unused block "ibepp0_data1_mi" (PAD) removed.
The signal "ibepp0_data1_pi" is unused and has been removed.
 Unused block "ibepp0_data1_pi" (PAD) removed.
The signal "ibepp1_data0_mi" is unused and has been removed.
 Unused block "ibepp1_data0_mi" (PAD) removed.
The signal "ibepp1_data0_pi" is unused and has been removed.
 Unused block "ibepp1_data0_pi" (PAD) removed.
The signal "ibepp1_data1_mi" is unused and has been removed.
 Unused block "ibepp1_data1_mi" (PAD) removed.
The signal "ibepp1_data1_pi" is unused and has been removed.
 Unused block "ibepp1_data1_pi" (PAD) removed.
The signal "sf_rx_ratesel_o<0>" is unused and has been removed.
 Unused block "sf_rx_ratesel_o_0_OBUFT" (TRI) removed.
The signal "sf_rx_ratesel_o<1>" is unused and has been removed.
 Unused block "sf_rx_ratesel_o_1_OBUFT" (TRI) removed.
The signal "sf_tx_ratesel_o<0>" is unused and has been removed.
 Unused block "sf_tx_ratesel_o_0_OBUFT" (TRI) removed.
The signal "sf_tx_ratesel_o<1>" is unused and has been removed.
 Unused block "sf_tx_ratesel_o_1_OBUFT" (TRI) removed.
Unused block "Udioidc0/Uibd2" (IBUFDS) removed.
Unused block "Udioidc0/Uibd3" (IBUFDS) removed.
Unused block "Udioidc0/gdo1[0].Uidelayblk/Uidelay" (IDELAY) removed.
Unused block "Udioidc0/gdo1[1].Uidelayblk/Uidelay" (IDELAY) removed.
Unused block "Udioidc1/Uibd2" (IBUFDS) removed.
Unused block "Udioidc1/Uibd3" (IBUFDS) removed.
Unused block "Udioidc1/gdo1[0].Uidelayblk/Uidelay" (IDELAY) removed.
Unused block "Udioidc1/gdo1[1].Uidelayblk/Uidelay" (IDELAY) removed.
Unused block "Udiostbd/Uidelayblk/Uiddr" (IDDR) removed.
Unused block "Udiostbd/Uidelayblk/Umpower/XST_GND" (ZERO) removed.
Unused block "Udiostbd/Uidelayblk/Umpower/XST_VCC" (ONE) removed.
Unused block "Udiostbd/Uidelayblk1/Uiddr" (IDDR) removed.
Unused block "Udiostbd/Uidelayblk1/Umpower/XST_GND" (ZERO) removed.
Unused block "Udiostbd/Uidelayblk1/Umpower/XST_VCC" (ONE) removed.
Unused block "Udiostbd/Uidelayblk2/Uiddr" (IDDR) removed.
Unused block "Udiostbd/Uidelayblk2/Umpower/XST_GND" (ZERO) removed.
Unused block "Udiostbd/Uidelayblk2/Umpower/XST_VCC" (ONE) removed.
Unused block "Udiostbd/Uidelayblk3/Uiddr" (IDDR) removed.
Unused block "Udiostbd/Uidelayblk3/Umpower/XST_GND" (ZERO) removed.
Unused block "Udiostbd/Uidelayblk3/Umpower/XST_VCC" (ONE) removed.
Unused block "Udiostbd/Uidelayblk4/Uiddr" (IDDR) removed.
Unused block "Udiostbd/Uidelayblk4/Umpower/XST_GND" (ZERO) removed.
Unused block "Udiostbd/Uidelayblk4/Umpower/XST_VCC" (ONE) removed.
Unused block "Udiostbd/Uidelayblk5/Uiddr" (IDDR) removed.
Unused block "Udiostbd/Uidelayblk5/Umpower/XST_GND" (ZERO) removed.
Unused block "Udiostbd/Uidelayblk5/Umpower/XST_VCC" (ONE) removed.
Unused block "Udiostbd/XST_VCC" (ONE) removed.
Unused block "Udiosttd/Uidelayblk/Uiddr" (IDDR) removed.
Unused block "Udiosttd/Uidelayblk/Umpower/XST_GND" (ZERO) removed.
Unused block "Udiosttd/Uidelayblk/Umpower/XST_VCC" (ONE) removed.
Unused block "Udiosttd/Uidelayblk1/Uiddr" (IDDR) removed.
Unused block "Udiosttd/Uidelayblk1/Umpower/XST_GND" (ZERO) removed.
Unused block "Udiosttd/Uidelayblk1/Umpower/XST_VCC" (ONE) removed.
Unused block "Udiosttd/Uidelayblk2/Uiddr" (IDDR) removed.
Unused block "Udiosttd/Uidelayblk2/Umpower/XST_GND" (ZERO) removed.
Unused block "Udiosttd/Uidelayblk2/Umpower/XST_VCC" (ONE) removed.
Unused block "Udiosttd/Uidelayblk3/Uiddr" (IDDR) removed.
Unused block "Udiosttd/Uidelayblk3/Umpower/XST_GND" (ZERO) removed.
Unused block "Udiosttd/Uidelayblk3/Umpower/XST_VCC" (ONE) removed.
Unused block "Udiosttd/Uidelayblk4/Uiddr" (IDDR) removed.
Unused block "Udiosttd/Uidelayblk4/Umpower/XST_GND" (ZERO) removed.
Unused block "Udiosttd/Uidelayblk4/Umpower/XST_VCC" (ONE) removed.
Unused block "Udiosttd/Uidelayblk5/Uiddr" (IDDR) removed.
Unused block "Udiosttd/Uidelayblk5/Umpower/XST_GND" (ZERO) removed.
Unused block "Udiosttd/Uidelayblk5/Umpower/XST_VCC" (ONE) removed.
Unused block "Udiosttd/XST_VCC" (ONE) removed.
Unused block "Umain/Uctltop/Uidelayprog/strm_swap_0_not000121" (ROM) removed.
Unused block "Umain/Uctltop/Uidelayprog/strm_swap_0_not000141" (ROM) removed.
Unused block "Umain/Uctltop/Uidelayprog/strm_swap_10_not000111" (ROM) removed.
Unused block "Umain/Uctltop/Uidelayprog/strm_swap_11_not000111" (ROM) removed.
Unused block "Umain/Uctltop/Uidelayprog/strm_swap_12_not000111" (ROM) removed.
Unused block "Umain/Uctltop/Uidelayprog/strm_swap_14_not000111" (ROM) removed.
Unused block "Umain/Uctltop/Uidelayprog/strm_swap_16_not000121" (ROM) removed.
Unused block "Umain/Uctltop/Uidelayprog/zero_64_cmp_eq000011" (ROM) removed.
Unused block
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int_0" (FF) removed.
Unused block
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int_1" (FF) removed.
Unused block
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int_10" (FF) removed.
Unused block
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int_11" (FF) removed.
Unused block
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int_12" (FF) removed.
Unused block
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int_13" (FF) removed.
Unused block
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int_14" (FF) removed.
Unused block
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int_15" (FF) removed.
Unused block
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int_2" (FF) removed.
Unused block
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int_3" (FF) removed.
Unused block
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int_4" (FF) removed.
Unused block
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int_5" (FF) removed.
Unused block
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int_6" (FF) removed.
Unused block
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int_7" (FF) removed.
Unused block
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int_8" (FF) removed.
Unused block
"Umain/Uctltop/Uocbrawsigs/inst_ram/U0/xst_options.dist_mem_inst/gen_sp_ram.spra
m_inst/qspo_int_9" (FF) removed.
Unused block "Umain/Uctltop/Uocbregblock/db_data_o_6" (SFF) removed.
Unused block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/Mxor_cntr_en_Result1" (ROM) removed.
Unused block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i" (FF) removed.
Unused block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i_and00001" (ROM) removed.
Unused block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut(1)"
(ROM) removed.
Unused block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut(10)
" (ROM) removed.
Unused block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut(2)"
(ROM) removed.
Unused block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut(3)"
(ROM) removed.
Unused block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut(4)"
(ROM) removed.
Unused block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut(5)"
(ROM) removed.
Unused block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut(6)"
(ROM) removed.
Unused block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut(7)"
(ROM) removed.
Unused block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut(8)"
(ROM) removed.
Unused block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_add0000_lut(9)"
(ROM) removed.
Unused block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_rd_en_i" (SFF) removed.
Unused block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ram_wr_en_i" (SFF) removed.
Unused block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad_0_and000011"
(ROM) removed.
Unused block
"Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2-In1" (ROM)
removed.
Unused block
"Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/U0/xst_fifo_generator/gconvfifo.rf/
grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.gdc.dc/Mxor_cntr_en_Result1" (ROM) removed.
Unused block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i" (FF) removed.
Unused block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i_and00001" (ROM) removed.
Unused block
"Umain/Utriggertop/Utdatfifo/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block "Umain/XST_VCC" (ONE) removed.
Unused block "Umain/g3.Udisp/Udispcntrl1/Mmux_newShift1021" (ROM) removed.
Unused block
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/reset_receiver0/init_state_r_
FSM_Out31" (ROM) removed.
Unused block
"Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/reset_receiver1/init_state_r_
FSM_Out31" (ROM) removed.
Unused block "sf_rx_ratesel_o<0>" (PAD) removed.
Unused block "sf_rx_ratesel_o<1>" (PAD) removed.
Unused block "sf_tx_ratesel_o<0>" (PAD) removed.
Unused block "sf_tx_ratesel_o<1>" (PAD) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		Uclocksmain/Udcmconftwin/XST_GND
GND 		Uclocksmain/Umpower/XST_GND
VCC 		Uclocksmain/Umpower/XST_VCC
GND 		Uclocksmain/Uxrstbcodc/XST_GND
VCC 		Uclocksmain/Uxrstbcodc/XST_VCC
GND 		Uclockstop/Ucountdelay/XST_GND
VCC 		Uclockstop/Ucountdelay/XST_VCC
GND 		Uclockstop/Ucountdelay1/XST_GND
VCC 		Uclockstop/Ucountdelay1/XST_VCC
GND 		Uclockstop/Udcm125div3/XST_GND
GND 		Uclockstop/Udcm80160/XST_GND
GND 		Uclockstop/Udcmext/XST_GND
VCC 		Uclockstop/Uedclken0/XST_VCC
VCC 		Uclockstop/Uedclken1/XST_VCC
GND 		Uclockstop/Umpower/XST_GND
VCC 		Uclockstop/Umpower/XST_VCC
GND 		Uclockstop/Uxrst156/XST_GND
VCC 		Uclockstop/Uxrst156/XST_VCC
GND 		Uclockstop/Uxrst157/XST_GND
VCC 		Uclockstop/Uxrst157/XST_VCC
GND 		Uclockstop/Uxrstbcodc/XST_GND
VCC 		Uclockstop/Uxrstbcodc/XST_VCC
GND 		Uclockstop/XST_GND
VCC 		Uclockstop/XST_VCC
GND 		Udioidc0/Umpower/XST_GND
GND 		Udioidc1/Umpower/XST_GND
GND 		Udiostbd/Umpower/XST_GND
VCC 		Udiostbd/Umpower/XST_VCC
GND 		Udiostbd/XST_GND
GND 		Udiosttd/Umpower/XST_GND
VCC 		Udiosttd/Umpower/XST_VCC
GND 		Udiosttd/XST_GND
GND 		Uhsioprocwrap/XST_GND
VCC 		Umain/Uctltop/Uidelayprog/XST_VCC
GND 		Umain/Uctltop/Uocbrawseq/inst_pattram/XST_GND
VCC 		Umain/Uctltop/Uocbrawseq/inst_pattram/XST_VCC
GND 		Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/XST_GND
VCC 		Umain/Uctltop/Uocbtwowire/Ureply_fifo/fifo0/XST_VCC
GND 		Umain/Uctltop/Uocbtwowire/opcode_ram/XST_GND
VCC 		Umain/Uctltop/Uocbtwowire/opcode_ram/XST_VCC
GND 		Umain/Uctltop/Urxpacketdecoder/XST_GND
VCC 		Umain/Uctltop/Urxpacketdecoder/XST_VCC
GND 		Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/XST_GND
VCC 		Umain/Uctltop/Urxpacketdecoder/inst_oc_fifo/XST_VCC
GND 		Umain/Uctltop/XST_GND
VCC 		Umain/Uctltop/XST_VCC
GND 		Umain/Umpower/XST_GND
VCC 		Umain/Umpower/XST_VCC
GND 		Umain/Umux256/Umuxctrl/XST_GND
VCC 		Umain/Umux256/Umuxctrl/XST_VCC
GND 		Umain/Umux256/Usmx256/XST_GND
VCC 		Umain/Umux256/Usmx256/XST_VCC
GND 		Umain/Ureadout/XST_GND
GND 		Umain/Utimestamp/XST_GND
VCC 		Umain/Utimestamp/XST_VCC
GND 		Umain/Utriggertop/Ubcid/XST_GND
VCC 		Umain/Utriggertop/Ubcid/XST_VCC
GND 		Umain/Utriggertop/Uedgedet/XST_GND
GND 		Umain/Utriggertop/Uedgedet1/XST_GND
GND 		Umain/Utriggertop/Uedgedet2/XST_GND
GND 		Umain/Utriggertop/Ul0id/XST_GND
VCC 		Umain/Utriggertop/Ul0id/XST_VCC
GND 		Umain/Utriggertop/Utdatfifo/XST_GND
VCC 		Umain/Utriggertop/Utdatfifo/XST_VCC
GND 		Umain/Utriggertop/Utdatfifo/fifo0/XST_GND
VCC 		Umain/Utriggertop/Utdatfifo/fifo0/XST_VCC
GND 		Umain/Utriggertop/Utimestamp/XST_GND
VCC 		Umain/Utriggertop/Utimestamp/XST_VCC
GND 		Umain/Utriggertop/Utrgburst/XST_GND
VCC 		Umain/Utriggertop/Utrgburst/XST_VCC
GND 		Umain/Utriggertop/Utrgdatenc/XST_GND
VCC 		Umain/Utriggertop/Utrgdatenc/XST_VCC
VCC 		Umain/Utriggertop/Utrigoutstretch/XST_VCC
VCC 		Umain/Utriggertop/Utrigoutstretch1/XST_VCC
GND 		Umain/Utriggertop/XST_GND
GND 		Umain/Utriggertop/g0.Uedgedet3/XST_GND
GND 		Umain/Utriggertop/g1.Utdc/XST_GND
VCC 		Umain/Utriggertop/g1.Utdc/XST_VCC
GND 		Umain/Utriggertop/g1.Utdccalib/XST_GND
VCC 		Umain/Utriggertop/g1.Utdccalib/XST_VCC
GND 		Umain/Utriggertop/g1.Utdccode/XST_GND
GND 		Umain/XST_GND
GND 		Umain/g3.U_44/XST_GND
GND 		Umain/g3.U_46/XST_GND
GND 		Umain/g3.U_47/XST_GND
GND 		Umain/g3.U_48/XST_GND
GND 		Umain/g3.U_49/XST_GND
GND 		Umain/g3.U_50/XST_GND
GND 		Umain/g3.U_51/XST_GND
GND 		Umain/g3.U_53/XST_GND
GND 		Umain/g3.Udisp/Udispcntrl1/XST_GND
VCC 		Umain/g3.Udisp/Udispcntrl1/XST_VCC
GND 		Umain/g3.Udisp/Udispctrl0/XST_GND
VCC 		Umain/g3.Udisp/Udispctrl0/XST_VCC
GND 		Umain/g3.Udisp/XST_GND
VCC 		Umain/g3.Udisp/XST_VCC
VCC 		Umain/g3.Udispbinmap/XST_VCC
GND 		Umain/g3.Usimcounter/XST_GND
VCC 		Umain/g3.Usimcounter/XST_VCC
GND 		Unet_usb_top/Ugmii_locallink/XST_GND
GND 		Unet_usb_top/Ugmii_locallink/client_side_FIFO_emac0/XST_GND
GND 		Unet_usb_top/Ugmii_locallink/client_side_FIFO_emac0/rx_fifo_i/XST_GND
VCC 		Unet_usb_top/Ugmii_locallink/client_side_FIFO_emac0/rx_fifo_i/XST_VCC
GND 		Unet_usb_top/Ugmii_locallink/client_side_FIFO_emac0/tx_fifo_i/XST_GND
VCC 		Unet_usb_top/Ugmii_locallink/client_side_FIFO_emac0/tx_fifo_i/XST_VCC
GND 		Unet_usb_top/Ugmii_locallink/v4_emac_block/XST_GND
VCC 		Unet_usb_top/Ugmii_locallink/v4_emac_block/XST_VCC
GND 		Unet_usb_top/Ugmii_locallink/v4_emac_block/gmii0/XST_GND
VCC 		Unet_usb_top/Ugmii_locallink/v4_emac_block/gmii0/XST_VCC
GND 		Unet_usb_top/Ugmii_locallink/v4_emac_block/v4_emac_top/XST_GND
VCC 		Unet_usb_top/Ugmii_locallink/v4_emac_block/v4_emac_top/XST_VCC
GND 		Unet_usb_top/Umpower/XST_GND
GND 		Unet_usb_top/Usfeth2x16/Ueth2xllmux/XST_GND
VCC 		Unet_usb_top/Usfeth2x16/Ueth2xllmux/client_side_FIFO_emac0/XST_VCC
GND
		Unet_usb_top/Usfeth2x16/Ueth2xllmux/client_side_FIFO_emac0/rx_fifo_i/XST_GND
VCC
		Unet_usb_top/Usfeth2x16/Ueth2xllmux/client_side_FIFO_emac0/rx_fifo_i/XST_VCC
GND
		Unet_usb_top/Usfeth2x16/Ueth2xllmux/client_side_FIFO_emac0/tx_fifo_i/XST_GND
VCC
		Unet_usb_top/Usfeth2x16/Ueth2xllmux/client_side_FIFO_emac0/tx_fifo_i/XST_VCC
GND
		Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/GT11_DUAL_1000X_inst/XST_GND
VCC
		Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/GT11_DUAL_1000X_inst/XST_VCC
GND
		Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/GT11_DUAL_1000X_inst/cal_blo
ck_A/XST_GND
VCC
		Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/GT11_DUAL_1000X_inst/cal_blo
ck_A/XST_VCC
GND
		Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/GT11_DUAL_1000X_inst/cal_blo
ck_B/XST_GND
VCC
		Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/GT11_DUAL_1000X_inst/cal_blo
ck_B/XST_VCC
GND
		Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/GT11_DUAL_1000X_inst/shim_A/
XST_GND
GND
		Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/GT11_DUAL_1000X_inst/shim_B/
XST_GND
GND 		Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/XST_GND
VCC 		Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/XST_VCC
GND 		Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/reset_receiver0/XST_GND
VCC 		Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/reset_receiver0/XST_VCC
GND 		Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/reset_receiver1/XST_GND
VCC 		Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/reset_receiver1/XST_VCC
GND
		Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/reset_transmitter0/XST_GND
VCC
		Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/reset_transmitter0/XST_VCC
GND
		Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/reset_transmitter1/XST_GND
VCC
		Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/reset_transmitter1/XST_VCC
GND
		Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_client_dcm_reset/XST_GND
VCC
		Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/tx_client_dcm_reset/XST_VCC
GND 		Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/v4_emac_top/XST_GND
VCC 		Unet_usb_top/Usfeth2x16/Ueth2xllmux/v4_emac_block/v4_emac_top/XST_VCC
GND 		Unet_usb_top/Usfeth2x16/Uhost_interface/XST_GND
VCC 		Unet_usb_top/Usfeth2x16/Uhost_interface/XST_VCC
GND 		Unet_usb_top/Usfeth2x16/Umpower/XST_GND
GND 		Unet_usb_top/Usfeth2x16/XST_GND
GND 		Unet_usb_top/Usfeth2x16/g0[0].Ustatwrdbld/XST_GND
GND 		Unet_usb_top/Usfeth2x16/g0[1].Ustatwrdbld/XST_GND
GND 		Unet_usb_top/Utx_pkt_fmt/XST_GND
VCC 		Unet_usb_top/Utx_pkt_fmt/XST_VCC
GND 		Unet_usb_top/XST_GND
VCC 		Unet_usb_top/XST_VCC
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| DDR_ADDR<0>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_ADDR<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_ADDR<2>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_ADDR<3>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_ADDR<4>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_ADDR<5>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_ADDR<6>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_ADDR<7>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_ADDR<8>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_ADDR<9>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_ADDR<10>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_ADDR<11>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_ADDR<12>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_BA<0>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_BA<1>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_CAS_n                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_CE                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_CK                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_CLKE                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_CLK_n                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_CS_n                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_DQ<0>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_DQ<1>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_DQ<2>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_DQ<3>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_DQ<4>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_DQ<5>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_DQ<6>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_DQ<7>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_DQ<8>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_DQ<9>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_DQ<10>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_DQ<11>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_DQ<12>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_DQ<13>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_DQ<14>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_DQ<15>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_LDM                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_LDQS                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_RAS_n                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_UDM                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_UDQS                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DDR_WE_n                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GMII_TX_CLK_0                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          |          |
|                                    | ODDR:OPPOSITE    |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRA      |          |          |
| clk_mgt0b_mi                       | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| clk_mgt0b_pi                       | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| clk_mgt1a_mi                       | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| clk_mgt1a_pi                       | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| clk_xtal_125_mi                    | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| clk_xtal_125_pi                    | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| disp_clk_o                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          |          |
| disp_dat_o                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| disp_load_no<0>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          |          |
| disp_load_no<1>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          |          |
| disp_rst_no                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          |          |
| eth_col_i                          | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF1         |          |          |
| eth_coma_o                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| eth_crs_i                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| eth_gtxclk_txc_o                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| eth_int_ni                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| eth_md_io                          | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| eth_mdc_o                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| eth_reset_no                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| eth_rx_clk_rxc_i                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          | 0        |
| eth_rx_dv_ctl_i                    | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF1         |          | 0        |
| eth_rx_er_i                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF1         |          | 0        |
| eth_rxd_i<0>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF1         |          | 0        |
| eth_rxd_i<1>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF1         |          | 0        |
| eth_rxd_i<2>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF1         |          | 0        |
| eth_rxd_i<3>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF1         |          | 0        |
| eth_rxd_i<4>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF1         |          | 0        |
| eth_rxd_i<5>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF1         |          | 0        |
| eth_rxd_i<6>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF1         |          | 0        |
| eth_rxd_i<7>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF1         |          | 0        |
| eth_tx_clk_i                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| eth_tx_en_ctl_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          |          |
| eth_tx_er_o                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          |          |
| eth_txd_o<0>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          |          |
| eth_txd_o<1>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          |          |
| eth_txd_o<2>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          |          |
| eth_txd_o<3>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          |          |
| eth_txd_o<4>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          |          |
| eth_txd_o<5>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          |          |
| eth_txd_o<6>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          |          |
| eth_txd_o<7>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          |          |
| ibe_bco_mo                         | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibe_bco_po                         | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| ibe_bcot_mo                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibe_bcot_po                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| ibe_cmd_mo                         | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibe_cmd_po                         | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| ibe_cmdt_mo                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibe_cmdt_po                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| ibe_do_mi<0>                       | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibe_do_mi<1>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| ibe_do_mi<2>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| ibe_do_mi<3>                       | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibe_do_mi<4>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| ibe_do_mi<6>                       | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibe_do_mi<7>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| ibe_do_mi<9>                       | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibe_do_mi<10>                      | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| ibe_do_mi<12>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_do_mi<13>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_do_mi<14>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_do_mi<15>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_do_mi<16>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_do_mi<17>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_do_mi<18>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_do_mi<19>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_do_mi<20>                      | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| ibe_do_pi<0>                       | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| ibe_do_pi<1>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | 0        |
| ibe_do_pi<2>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | 0        |
| ibe_do_pi<3>                       | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| ibe_do_pi<4>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | 0        |
| ibe_do_pi<6>                       | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| ibe_do_pi<7>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | 0        |
| ibe_do_pi<9>                       | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| ibe_do_pi<10>                      | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | 0        |
| ibe_do_pi<11>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_do_pi<12>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_do_pi<13>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_do_pi<14>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_do_pi<15>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_do_pi<16>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_do_pi<17>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_do_pi<19>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_do_pi<20>                      | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | 0        |
| ibe_dot_mi<0>                      | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibe_dot_mi<1>                      | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| ibe_dot_mi<2>                      | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| ibe_dot_mi<3>                      | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibe_dot_mi<4>                      | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| ibe_dot_mi<6>                      | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibe_dot_mi<7>                      | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| ibe_dot_mi<9>                      | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibe_dot_mi<10>                     | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| ibe_dot_mi<12>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_dot_mi<13>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_dot_mi<14>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_dot_mi<15>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_dot_mi<16>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_dot_mi<17>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_dot_mi<18>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_dot_mi<19>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_dot_mi<20>                     | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| ibe_dot_pi<0>                      | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| ibe_dot_pi<1>                      | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | 0        |
| ibe_dot_pi<2>                      | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | 0        |
| ibe_dot_pi<3>                      | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| ibe_dot_pi<4>                      | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | 0        |
| ibe_dot_pi<6>                      | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| ibe_dot_pi<7>                      | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | 0        |
| ibe_dot_pi<9>                      | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| ibe_dot_pi<10>                     | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | 0        |
| ibe_dot_pi<11>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_dot_pi<12>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_dot_pi<13>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_dot_pi<14>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_dot_pi<15>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_dot_pi<16>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_dot_pi<17>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_dot_pi<19>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibe_dot_pi<20>                     | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | 0        |
| ibe_l1r_mo                         | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibe_l1r_po                         | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| ibe_l1rt_mo                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibe_l1rt_po                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| ibe_noise_mo                       | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibe_noise_po                       | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| ibe_noiset_mo                      | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibe_noiset_po                      | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| ibe_spita_clk_mo                   | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibe_spita_clk_po                   | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibe_spita_com_mo                   | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibe_spita_com_po                   | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibemon_convst_no<0>                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibemon_convst_no<1>                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibemon_convst_no<2>                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ibemon_convstt_no<0>               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         | PULLUP   |          |
| ibemon_convstt_no<1>               | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | OFF1         | PULLUP   |          |
|                                    |                  |           |                      |       |          |      | TFF1         |          |          |
| ibemon_convstt_no<2>               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ibemon_scl_o<0>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         | PULLUP   |          |
| ibemon_scl_o<1>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         | PULLUP   |          |
| ibemon_scl_o<2>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         | PULLUP   |          |
| ibemon_sclt_o<0>                   | IOB              | OUTPUT    | LVCMOS25             |       | 2        | SLOW | OFF1         | PULLUP   |          |
| ibemon_sclt_o<1>                   | IOB              | OUTPUT    | LVCMOS25             |       | 2        | SLOW | OFF1         | PULLUP   |          |
| ibemon_sclt_o<2>                   | IOB              | OUTPUT    | LVCMOS25             |       | 2        | SLOW | OFF1         | PULLUP   |          |
| ibemon_sda_io<0>                   | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | OFF1         | PULLUP   |          |
|                                    |                  |           |                      |       |          |      | TFF1         |          |          |
| ibemon_sda_io<1>                   | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | OFF1         | PULLUP   |          |
|                                    |                  |           |                      |       |          |      | TFF1         |          |          |
| ibemon_sda_io<2>                   | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | OFF1         | PULLUP   |          |
|                                    |                  |           |                      |       |          |      | TFF1         |          |          |
| ibemon_sdat_io<0>                  | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW | OFF1         | PULLUP   |          |
|                                    |                  |           |                      |       |          |      | TFF1         |          |          |
| ibemon_sdat_io<1>                  | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW | OFF1         | PULLUP   |          |
|                                    |                  |           |                      |       |          |      | TFF1         |          |          |
| ibemon_sdat_io<2>                  | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW | OFF1         | PULLUP   |          |
|                                    |                  |           |                      |       |          |      | TFF1         |          |          |
| ibepp0_bc_mo                       | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibepp0_bc_po                       | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| ibepp0_clk_mo                      | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibepp0_clk_po                      | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| ibepp0_com_mo                      | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibepp0_com_po                      | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibepp0_hrst_mo                     | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibepp0_hrst_po                     | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibepp0_lone_mo                     | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibepp0_lone_po                     | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibepp1_bc_mo                       | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibepp1_bc_po                       | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| ibepp1_clk_mo                      | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibepp1_clk_po                      | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| ibepp1_com_mo                      | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibepp1_com_po                      | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibepp1_hrst_mo                     | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibepp1_hrst_po                     | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibepp1_lone_mo                     | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibepp1_lone_po                     | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| ibewire_scl_o                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         | PULLUP   |          |
| ibewire_sclt_o                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         | PULLUP   |          |
| ibewire_sda_io                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | OFF1         | PULLUP   |          |
|                                    |                  |           |                      |       |          |      | TFF1         |          |          |
| ibewire_sdat_io                    | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | OFF1         | PULLUP   |          |
|                                    |                  |           |                      |       |          |      | TFF1         |          |          |
| idc_p2_io<0>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p2_io<1>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p2_io<2>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p2_io<3>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p2_io<4>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p2_io<5>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p2_io<6>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p2_io<7>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p2_io<8>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | OFF1         | PULLUP   |          |
|                                    |                  |           |                      |       |          |      | TFF1         |          |          |
| idc_p2_io<9>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         | PULLUP   |          |
| idc_p2_io<10>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p2_io<11>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p2_io<12>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| idc_p2_io<13>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| idc_p2_io<14>                      | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| idc_p2_io<15>                      | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| idc_p2_io<16>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p2_io<17>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p2_io<18>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p2_io<19>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p2_io<20>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p2_io<21>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p2_io<22>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p2_io<23>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p2_io<24>                      | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| idc_p2_io<25>                      | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| idc_p2_io<28>                      | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| idc_p2_io<29>                      | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| idc_p2_io<30>                      | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| idc_p2_io<31>                      | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| idc_p5_io<0>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| idc_p5_io<1>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<2>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<3>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<4>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<5>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<6>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| idc_p5_io<7>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<8>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<9>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<10>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<11>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<12>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<13>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<14>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<15>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<16>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<17>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<18>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<19>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<20>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<21>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<22>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<23>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<24>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| idc_p5_io<25>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<26>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| idc_p5_io<27>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<28>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| idc_p5_io<29>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| idc_p5_io<30>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| idc_p5_io<31>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led_status_o                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| rst_poweron_ni                     | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| sf_los_i<0>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF1         |          |          |
| sf_los_i<1>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF1         |          |          |
| sf_mod_abs_i<0>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| sf_mod_abs_i<1>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| sf_rxm<0>                          | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| sf_rxm<1>                          | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| sf_rxp<0>                          | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| sf_rxp<1>                          | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| sf_scl_o<0>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sf_scl_o<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sf_scl_o<2>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sf_scl_o<3>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sf_sda_io<0>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sf_sda_io<1>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sf_sda_io<2>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sf_sda_io<3>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sf_tx_dis_o<0>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sf_tx_dis_o<1>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sf_tx_dis_o<2>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sf_tx_dis_o<3>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sf_tx_fault_i<0>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| sf_tx_fault_i<1>                   | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| sf_txm<0>                          | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| sf_txm<1>                          | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| sf_txm<2>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sf_txm<3>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sf_txp<0>                          | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| sf_txp<1>                          | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| sf_txp<2>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sf_txp<3>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sim_dat_lvds_o<0>                  | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| sim_dat_lvds_o<1>                  | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| sim_dat_lvds_o<2>                  | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| sim_dat_lvds_o<3>                  | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| sim_dat_lvds_o<4>                  | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| sim_dat_lvds_o<5>                  | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| sim_dat_lvds_o<6>                  | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| sim_dat_lvds_o<7>                  | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| sim_dat_lvds_o<8>                  | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| sim_dat_lvds_o<9>                  | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| sim_dat_lvds_o<10>                 | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| sim_dat_lvds_o<11>                 | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| sim_dat_lvds_o<12>                 | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| sim_dat_lvds_o<13>                 | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| sim_dat_lvds_o<14>                 | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| sim_dat_lvds_o<15>                 | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| sim_dat_lvds_o<16>                 | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| sim_dat_lvds_o<17>                 | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| sim_dat_lvds_o<18>                 | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| sim_dat_lvds_o<19>                 | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| sim_dat_lvds_o<20>                 | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| sim_dat_lvds_o<21>                 | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| sim_dat_lvds_o<22>                 | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| sim_dat_lvds_o<23>                 | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| sma_io<1>                          | IOB              | OUTPUT    | LVCMOS25             |       | 24       | FAST |              |          |          |
| sma_io<2>                          | IOB              | OUTPUT    | LVCMOS25             |       | 24       | FAST | OFF1         |          |          |
|                                    | ODDR:SAME        |           |                      |       |          |      | OFF2         |          |          |
|                                    |                  |           |                      |       |          |      | OFF3         |          |          |
|                                    |                  |           |                      |       |          |      | OFFDDRB      |          |          |
| sma_io<3>                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| sma_io<4>                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| sma_io<5>                          | IOB              | OUTPUT    | LVCMOS25             |       | 24       | FAST |              |          |          |
| sma_io<6>                          | IOB              | OUTPUT    | LVCMOS25             |       | 24       | FAST |              |          |          |
| sma_io<7>                          | IOB              | OUTPUT    | LVCMOS25             |       | 24       | FAST |              |          |          |
| sma_io<8>                          | IOB              | OUTPUT    | LVCMOS25             |       | 24       | FAST |              |          |          |
| sw_hex_ni<0>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              | PULLUP   |          |
| sw_hex_ni<1>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              | PULLUP   |          |
| sw_hex_ni<2>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              | PULLUP   |          |
| sw_hex_ni<3>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              | PULLUP   |          |
| usb_d_io<0>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              | PULLDOWN |          |
| usb_d_io<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              | PULLDOWN |          |
| usb_d_io<2>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              | PULLDOWN |          |
| usb_d_io<3>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              | PULLDOWN |          |
| usb_d_io<4>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              | PULLDOWN |          |
| usb_d_io<5>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              | PULLDOWN |          |
| usb_d_io<6>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              | PULLDOWN |          |
| usb_d_io<7>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              | PULLDOWN |          |
| usb_rd_o                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| usb_rxf_i                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| usb_txe_i                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| usb_wr_o                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
Umain/Utriggertop/g1.Utdc/hset          

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
