-- generated by newgenasym Thu Apr 23 17:42:22 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity tlv3012 is
    port (    
	\in+\:     INOUT  STD_LOGIC;    
	\in-\:     INOUT  STD_LOGIC;    
	\out\:     INOUT  STD_LOGIC;    
	REF:       INOUT  STD_LOGIC;    
	\v+\:      INOUT  STD_LOGIC;    
	\v-\:      INOUT  STD_LOGIC);
end tlv3012;
