

================================================================
== Vitis HLS Report for 'cascadeClassifier_Pipeline_VITIS_LOOP_379_1'
================================================================
* Date:           Tue Jul 30 14:25:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        face_detect
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.368 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.170 us|  0.170 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_379_1  |       32|       32|         2|          2|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    263|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     77|    -|
|Register         |        -|    -|     197|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     197|    340|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_2_fu_110_p2         |         +|   0|  0|  13|           5|           1|
    |c_2_fu_197_p2         |         -|   0|  0|  37|          30|          30|
    |icmp_ln379_fu_104_p2  |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln388_fu_191_p2  |      icmp|   0|  0|  39|          32|          32|
    |a_2_fu_223_p2         |        or|   0|  0|  32|           1|          32|
    |b_fu_179_p2           |        or|   0|  0|  32|          32|           1|
    |or_ln377_fu_185_p2    |        or|   0|  0|  30|          30|           1|
    |a_3_fu_235_p3         |    select|   0|  0|  32|           1|          32|
    |c_3_fu_229_p3         |    select|   0|  0|  30|           1|          30|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln388_fu_218_p2   |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 263|         139|         169|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_fu_56                  |   9|          2|   32|         64|
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |c_fu_52                  |   9|          2|   30|         60|
    |i_fu_60                  |   9|          2|    5|         10|
    |value_assign_2_fu_64     |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  77|         17|  103|        207|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a_fu_56                      |  32|   0|   32|          0|
    |a_load_reg_289               |  32|   0|   32|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |c_2_reg_304                  |  30|   0|   30|          0|
    |c_fu_52                      |  30|   0|   30|          0|
    |i_fu_60                      |   5|   0|    5|          0|
    |icmp_ln388_reg_299           |   1|   0|    1|          0|
    |or_ln_reg_294                |  30|   0|   30|          0|
    |value_assign_2_fu_64         |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 197|   0|  197|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+--------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_VITIS_LOOP_379_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_VITIS_LOOP_379_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_VITIS_LOOP_379_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_VITIS_LOOP_379_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_VITIS_LOOP_379_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_VITIS_LOOP_379_1|  return value|
|empty         |   in|   32|     ap_none|                                        empty|        scalar|
|a_out         |  out|   32|      ap_vld|                                        a_out|       pointer|
|a_out_ap_vld  |  out|    1|      ap_vld|                                        a_out|       pointer|
+--------------+-----+-----+------------+---------------------------------------------+--------------+

