Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Feb 25 16:07:35 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 21 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   fx2_vga_blue_i<0>_IBUF
   fx2_vga_blue_i<1>_IBUF
   fx2_vga_blue_i<2>_IBUF
   fx2_vga_blue_i<3>_IBUF
   fx2_vga_blue_i<4>_IBUF
   fx2_vga_blue_i<5>_IBUF
   fx2_vga_blue_i<6>_IBUF
   fx2_vga_green_i<0>_IBUF
   fx2_vga_green_i<1>_IBUF
   fx2_vga_green_i<2>_IBUF
   fx2_vga_green_i<3>_IBUF
   fx2_vga_green_i<4>_IBUF
   fx2_vga_green_i<5>_IBUF
   fx2_vga_green_i<6>_IBUF
   fx2_vga_red_i<0>_IBUF
   fx2_vga_red_i<1>_IBUF
   fx2_vga_red_i<2>_IBUF
   fx2_vga_red_i<3>_IBUF
   fx2_vga_red_i<4>_IBUF
   fx2_vga_red_i<5>_IBUF
   fx2_vga_red_i<6>_IBUF


