// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "04/04/2022 11:15:29"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk_50M,
	uart_rx,
	led_A,
	led_B,
	led_C,
	led_D,
	led_G,
	led_DI,
	led_CLK,
	led_LAT);
input 	clk_50M;
input 	uart_rx;
output 	led_A;
output 	led_B;
output 	led_C;
output 	led_D;
output 	led_G;
output 	led_DI;
output 	led_CLK;
output 	led_LAT;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \led_A~output_o ;
wire \led_B~output_o ;
wire \led_C~output_o ;
wire \led_D~output_o ;
wire \led_G~output_o ;
wire \led_DI~output_o ;
wire \led_CLK~output_o ;
wire \led_LAT~output_o ;
wire \clk_50M~input_o ;
wire \led_ctrl_m0|clk_cnt[0]~32_combout ;
wire \led_ctrl_m0|clk_cnt[0]~33 ;
wire \led_ctrl_m0|clk_cnt[1]~34_combout ;
wire \led_ctrl_m0|clk_cnt[1]~35 ;
wire \led_ctrl_m0|clk_cnt[2]~36_combout ;
wire \led_ctrl_m0|clk_cnt[2]~37 ;
wire \led_ctrl_m0|clk_cnt[3]~38_combout ;
wire \led_ctrl_m0|clk_cnt[3]~39 ;
wire \led_ctrl_m0|clk_cnt[4]~40_combout ;
wire \led_ctrl_m0|LessThan0~0_combout ;
wire \led_ctrl_m0|clk_cnt[4]~41 ;
wire \led_ctrl_m0|clk_cnt[5]~42_combout ;
wire \led_ctrl_m0|clk_cnt[5]~43 ;
wire \led_ctrl_m0|clk_cnt[6]~44_combout ;
wire \led_ctrl_m0|clk_cnt[6]~45 ;
wire \led_ctrl_m0|clk_cnt[7]~46_combout ;
wire \led_ctrl_m0|clk_cnt[7]~47 ;
wire \led_ctrl_m0|clk_cnt[8]~48_combout ;
wire \led_ctrl_m0|LessThan0~1_combout ;
wire \led_ctrl_m0|clk_cnt[8]~49 ;
wire \led_ctrl_m0|clk_cnt[9]~50_combout ;
wire \led_ctrl_m0|clk_cnt[9]~51 ;
wire \led_ctrl_m0|clk_cnt[10]~52_combout ;
wire \led_ctrl_m0|clk_cnt[10]~53 ;
wire \led_ctrl_m0|clk_cnt[11]~54_combout ;
wire \led_ctrl_m0|clk_cnt[11]~55 ;
wire \led_ctrl_m0|clk_cnt[12]~56_combout ;
wire \led_ctrl_m0|LessThan0~2_combout ;
wire \led_ctrl_m0|clk_cnt[12]~57 ;
wire \led_ctrl_m0|clk_cnt[13]~58_combout ;
wire \led_ctrl_m0|clk_cnt[13]~59 ;
wire \led_ctrl_m0|clk_cnt[14]~60_combout ;
wire \led_ctrl_m0|clk_cnt[14]~61 ;
wire \led_ctrl_m0|clk_cnt[15]~62_combout ;
wire \led_ctrl_m0|clk_cnt[15]~63 ;
wire \led_ctrl_m0|clk_cnt[16]~64_combout ;
wire \led_ctrl_m0|LessThan0~3_combout ;
wire \led_ctrl_m0|LessThan0~4_combout ;
wire \led_ctrl_m0|clk_cnt[16]~65 ;
wire \led_ctrl_m0|clk_cnt[17]~66_combout ;
wire \led_ctrl_m0|clk_cnt[17]~67 ;
wire \led_ctrl_m0|clk_cnt[18]~68_combout ;
wire \led_ctrl_m0|clk_cnt[18]~69 ;
wire \led_ctrl_m0|clk_cnt[19]~70_combout ;
wire \led_ctrl_m0|clk_cnt[19]~71 ;
wire \led_ctrl_m0|clk_cnt[20]~72_combout ;
wire \led_ctrl_m0|LessThan0~5_combout ;
wire \led_ctrl_m0|clk_cnt[20]~73 ;
wire \led_ctrl_m0|clk_cnt[21]~74_combout ;
wire \led_ctrl_m0|clk_cnt[21]~75 ;
wire \led_ctrl_m0|clk_cnt[22]~76_combout ;
wire \led_ctrl_m0|clk_cnt[22]~77 ;
wire \led_ctrl_m0|clk_cnt[23]~78_combout ;
wire \led_ctrl_m0|clk_cnt[23]~79 ;
wire \led_ctrl_m0|clk_cnt[24]~80_combout ;
wire \led_ctrl_m0|LessThan0~6_combout ;
wire \led_ctrl_m0|clk_cnt[24]~81 ;
wire \led_ctrl_m0|clk_cnt[25]~82_combout ;
wire \led_ctrl_m0|clk_cnt[25]~83 ;
wire \led_ctrl_m0|clk_cnt[26]~84_combout ;
wire \led_ctrl_m0|clk_cnt[26]~85 ;
wire \led_ctrl_m0|clk_cnt[27]~86_combout ;
wire \led_ctrl_m0|clk_cnt[27]~87 ;
wire \led_ctrl_m0|clk_cnt[28]~88_combout ;
wire \led_ctrl_m0|LessThan0~7_combout ;
wire \led_ctrl_m0|clk_cnt[28]~89 ;
wire \led_ctrl_m0|clk_cnt[29]~90_combout ;
wire \led_ctrl_m0|clk_cnt[29]~91 ;
wire \led_ctrl_m0|clk_cnt[30]~92_combout ;
wire \led_ctrl_m0|clk_cnt[30]~93 ;
wire \led_ctrl_m0|clk_cnt[31]~94_combout ;
wire \led_ctrl_m0|LessThan0~8_combout ;
wire \led_ctrl_m0|LessThan0~9_combout ;
wire \led_ctrl_m0|clk_led~0_combout ;
wire \led_ctrl_m0|clk_led~q ;
wire \led_ctrl_m0|addr[0]~0_combout ;
wire \led_ctrl_m0|light_cnt[0]~25_combout ;
wire \led_ctrl_m0|data_cnt[1]~5_combout ;
wire \led_ctrl_m0|data_cnt[1]~6 ;
wire \led_ctrl_m0|data_cnt[2]~7_combout ;
wire \led_ctrl_m0|data_cnt[2]~8 ;
wire \led_ctrl_m0|data_cnt[3]~9_combout ;
wire \led_ctrl_m0|Equal0~0_combout ;
wire \led_ctrl_m0|data_cnt[3]~10 ;
wire \led_ctrl_m0|data_cnt[4]~11_combout ;
wire \led_ctrl_m0|data_cnt[4]~12 ;
wire \led_ctrl_m0|data_cnt[5]~13_combout ;
wire \led_ctrl_m0|Equal0~1_combout ;
wire \led_ctrl_m0|Add2~0_combout ;
wire \led_ctrl_m0|Add2~1_combout ;
wire \led_ctrl_m0|Add2~2_combout ;
wire \uart_rx~input_o ;
wire \uart_rx_inst|rx_d0~q ;
wire \uart_rx_inst|rx_d1~q ;
wire \uart_rx_inst|cycle_cnt[0]~16_combout ;
wire \uart_rx_inst|always6~0_combout ;
wire \uart_rx_inst|always6~1_combout ;
wire \uart_rx_inst|always6~2_combout ;
wire \uart_rx_inst|cycle_cnt[4]~25 ;
wire \uart_rx_inst|cycle_cnt[5]~26_combout ;
wire \uart_rx_inst|cycle_cnt[5]~27 ;
wire \uart_rx_inst|cycle_cnt[6]~28_combout ;
wire \uart_rx_inst|Equal0~0_combout ;
wire \uart_rx_inst|cycle_cnt[6]~29 ;
wire \uart_rx_inst|cycle_cnt[7]~30_combout ;
wire \uart_rx_inst|cycle_cnt[7]~31 ;
wire \uart_rx_inst|cycle_cnt[8]~32_combout ;
wire \uart_rx_inst|Equal0~1_combout ;
wire \uart_rx_inst|always6~3_combout ;
wire \uart_rx_inst|cycle_cnt[0]~17 ;
wire \uart_rx_inst|cycle_cnt[1]~18_combout ;
wire \uart_rx_inst|cycle_cnt[1]~19 ;
wire \uart_rx_inst|cycle_cnt[2]~20_combout ;
wire \uart_rx_inst|cycle_cnt[2]~21 ;
wire \uart_rx_inst|cycle_cnt[3]~22_combout ;
wire \uart_rx_inst|cycle_cnt[3]~23 ;
wire \uart_rx_inst|cycle_cnt[4]~24_combout ;
wire \uart_rx_inst|Equal2~0_combout ;
wire \uart_rx_inst|cycle_cnt[8]~33 ;
wire \uart_rx_inst|cycle_cnt[9]~34_combout ;
wire \uart_rx_inst|cycle_cnt[9]~35 ;
wire \uart_rx_inst|cycle_cnt[10]~36_combout ;
wire \uart_rx_inst|cycle_cnt[10]~37 ;
wire \uart_rx_inst|cycle_cnt[11]~38_combout ;
wire \uart_rx_inst|cycle_cnt[11]~39 ;
wire \uart_rx_inst|cycle_cnt[12]~40_combout ;
wire \uart_rx_inst|Equal2~1_combout ;
wire \uart_rx_inst|cycle_cnt[12]~41 ;
wire \uart_rx_inst|cycle_cnt[13]~42_combout ;
wire \uart_rx_inst|cycle_cnt[13]~43 ;
wire \uart_rx_inst|cycle_cnt[14]~44_combout ;
wire \uart_rx_inst|cycle_cnt[14]~45 ;
wire \uart_rx_inst|cycle_cnt[15]~46_combout ;
wire \uart_rx_inst|Equal2~2_combout ;
wire \uart_rx_inst|Equal2~3_combout ;
wire \uart_rx_inst|Equal2~4_combout ;
wire \uart_rx_inst|always3~0_combout ;
wire \uart_rx_inst|state.S_DATA~q ;
wire \uart_rx_inst|Selector0~0_combout ;
wire \uart_rx_inst|state.S_IDLE~q ;
wire \uart_rx_inst|Selector1~0_combout ;
wire \uart_rx_inst|Selector1~1_combout ;
wire \uart_rx_inst|state.S_START~q ;
wire \uart_rx_inst|bit_cnt~0_combout ;
wire \uart_rx_inst|bit_cnt[2]~1_combout ;
wire \uart_rx_inst|bit_cnt~2_combout ;
wire \uart_rx_inst|bit_cnt~3_combout ;
wire \uart_rx_inst|Selector3~0_combout ;
wire \uart_rx_inst|Selector3~1_combout ;
wire \uart_rx_inst|Selector2~0_combout ;
wire \uart_rx_inst|state.S_REC_BYTE~q ;
wire \uart_rx_inst|Equal2~5_combout ;
wire \uart_rx_inst|Selector3~2_combout ;
wire \uart_rx_inst|state.S_STOP~q ;
wire \uart_rx_inst|rx_out_en~0_combout ;
wire \uart_rx_inst|rx_out_en~q ;
wire \uart_rx_inst|rx_r~q ;
wire \uart_rx_inst|always7~0_combout ;
wire \uart_rx_inst|Decoder0~0_combout ;
wire \uart_rx_inst|rx_bits[7]~0_combout ;
wire \uart_rx_inst|rx_cnt~1_combout ;
wire \uart_rx_inst|rx_cnt~2_combout ;
wire \uart_rx_inst|rx_cnt[2]~0_combout ;
wire \uart_rx_inst|Decoder1~0_combout ;
wire \uart_rx_inst|light~q ;
wire \led_ctrl_m0|light_cnt[6]~6_cout ;
wire \led_ctrl_m0|light_cnt[6]~8_cout ;
wire \led_ctrl_m0|light_cnt[6]~10_cout ;
wire \led_ctrl_m0|light_cnt[6]~12_cout ;
wire \led_ctrl_m0|light_cnt[6]~14_cout ;
wire \led_ctrl_m0|light_cnt[6]~15_combout ;
wire \led_ctrl_m0|light_cnt[6]~16 ;
wire \led_ctrl_m0|light_cnt[7]~17_combout ;
wire \led_ctrl_m0|light_cnt[7]~18 ;
wire \led_ctrl_m0|light_cnt[8]~19_combout ;
wire \led_ctrl_m0|light_cnt[8]~20 ;
wire \led_ctrl_m0|light_cnt[9]~21_combout ;
wire \led_ctrl_m0|light_cnt[9]~22 ;
wire \led_ctrl_m0|light_cnt[10]~23_combout ;
wire \led_ctrl_m0|led_G~0_combout ;
wire \led_ctrl_m0|led_G~q ;
wire \led_ctrl_m0|addr[0]~_wirecell_combout ;
wire \uart_rx_inst|Decoder0~1_combout ;
wire \uart_rx_inst|rx_bits[0]~1_combout ;
wire \led_ctrl_m0|Add5~0_combout ;
wire \uart_rx_inst|Decoder0~2_combout ;
wire \uart_rx_inst|rx_bits[1]~2_combout ;
wire \led_ctrl_m0|Add5~2_combout ;
wire \uart_rx_inst|Decoder0~3_combout ;
wire \uart_rx_inst|rx_bits[2]~3_combout ;
wire \led_ctrl_m0|Add5~4_combout ;
wire \uart_rx_inst|Decoder0~4_combout ;
wire \uart_rx_inst|rx_bits[3]~4_combout ;
wire \led_ctrl_m0|Add5~6_combout ;
wire \uart_rx_inst|Decoder0~5_combout ;
wire \uart_rx_inst|rx_bits[4]~5_combout ;
wire \led_ctrl_m0|Add5~8_combout ;
wire \uart_rx_inst|Decoder0~6_combout ;
wire \uart_rx_inst|rx_bits[5]~6_combout ;
wire \led_ctrl_m0|Add5~10_combout ;
wire \led_ctrl_m0|Mux6~0_combout ;
wire \led_ctrl_m0|Mux6~1_combout ;
wire \led_ctrl_m0|Mux6~2_combout ;
wire \led_ctrl_m0|Mux6~3_combout ;
wire \led_ctrl_m0|Mux6~4_combout ;
wire \led_ctrl_m0|Mux6~5_combout ;
wire \led_ctrl_m0|Mux6~6_combout ;
wire \led_ctrl_m0|Mux6~7_combout ;
wire \led_ctrl_m0|Mux6~8_combout ;
wire \led_ctrl_m0|Mux6~9_combout ;
wire \uart_rx_inst|Add5~0_combout ;
wire \uart_rx_inst|LessThan0~0_combout ;
wire \uart_rx_inst|LessThan0~1_combout ;
wire \uart_rx_inst|Decoder0~7_combout ;
wire \uart_rx_inst|rx_bits[6]~7_combout ;
wire \uart_rx_inst|LessThan0~2_combout ;
wire \uart_rx_inst|Add5~2_combout ;
wire \uart_rx_inst|rx_data[33]~5_combout ;
wire \uart_rx_inst|rx_data[16]~6_combout ;
wire \led_ctrl_m0|Add13~0_combout ;
wire \uart_rx_inst|Add5~1 ;
wire \uart_rx_inst|Add5~3_combout ;
wire \uart_rx_inst|Add5~5_combout ;
wire \led_ctrl_m0|Add13~2_combout ;
wire \uart_rx_inst|Add5~4 ;
wire \uart_rx_inst|Add5~6_combout ;
wire \uart_rx_inst|Add5~8_combout ;
wire \led_ctrl_m0|Add13~4_combout ;
wire \uart_rx_inst|Add5~7 ;
wire \uart_rx_inst|Add5~9_combout ;
wire \uart_rx_inst|Add5~11_combout ;
wire \led_ctrl_m0|Add13~6_combout ;
wire \uart_rx_inst|Add5~10 ;
wire \uart_rx_inst|Add5~12_combout ;
wire \uart_rx_inst|Add5~14_combout ;
wire \led_ctrl_m0|Add13~8_combout ;
wire \uart_rx_inst|Add5~13 ;
wire \uart_rx_inst|Add5~15_combout ;
wire \uart_rx_inst|Add5~17_combout ;
wire \led_ctrl_m0|Add13~10_combout ;
wire \led_ctrl_m0|Mux2~0_combout ;
wire \led_ctrl_m0|Mux2~1_combout ;
wire \uart_rx_inst|rx_data[24]~7_combout ;
wire \led_ctrl_m0|Add11~0_combout ;
wire \led_ctrl_m0|Add11~2_combout ;
wire \led_ctrl_m0|Add11~4_combout ;
wire \led_ctrl_m0|Add11~6_combout ;
wire \led_ctrl_m0|Add11~8_combout ;
wire \led_ctrl_m0|Add11~10_combout ;
wire \led_ctrl_m0|Mux3~0_combout ;
wire \led_ctrl_m0|Mux3~1_combout ;
wire \led_ctrl_m0|Mux2~2_combout ;
wire \led_ctrl_m0|Mux2~3_combout ;
wire \led_ctrl_m0|led_DI~0_combout ;
wire \led_ctrl_m0|Mux3~2_combout ;
wire \led_ctrl_m0|Mux3~3_combout ;
wire \led_ctrl_m0|led_DI~1_combout ;
wire \led_ctrl_m0|led_DI~2_combout ;
wire \uart_rx_inst|rx_data[8]~8_combout ;
wire \led_ctrl_m0|Add15~0_combout ;
wire \led_ctrl_m0|Add15~2_combout ;
wire \led_ctrl_m0|Add15~4_combout ;
wire \led_ctrl_m0|Add15~6_combout ;
wire \led_ctrl_m0|Add15~8_combout ;
wire \led_ctrl_m0|Add15~10_combout ;
wire \led_ctrl_m0|Mux1~0_combout ;
wire \led_ctrl_m0|Mux1~1_combout ;
wire \led_ctrl_m0|Mux1~2_combout ;
wire \led_ctrl_m0|Mux1~3_combout ;
wire \led_ctrl_m0|led_DI~3_combout ;
wire \uart_rx_inst|rx_data[0]~9_combout ;
wire \led_ctrl_m0|Add17~0_combout ;
wire \led_ctrl_m0|Add17~2_combout ;
wire \led_ctrl_m0|Add17~4_combout ;
wire \led_ctrl_m0|Add17~6_combout ;
wire \led_ctrl_m0|Add17~8_combout ;
wire \led_ctrl_m0|Add17~10_combout ;
wire \led_ctrl_m0|Mux0~0_combout ;
wire \led_ctrl_m0|Mux0~1_combout ;
wire \led_ctrl_m0|Mux0~2_combout ;
wire \led_ctrl_m0|Mux0~3_combout ;
wire \led_ctrl_m0|led_DI~4_combout ;
wire \led_ctrl_m0|led_DI~5_combout ;
wire \uart_rx_inst|rx_data[32]~10_combout ;
wire \led_ctrl_m0|Add9~0_combout ;
wire \led_ctrl_m0|Add9~2_combout ;
wire \led_ctrl_m0|Add9~4_combout ;
wire \led_ctrl_m0|Add9~6_combout ;
wire \led_ctrl_m0|Add9~8_combout ;
wire \led_ctrl_m0|Add9~10_combout ;
wire \led_ctrl_m0|Mux4~0_combout ;
wire \led_ctrl_m0|Mux4~1_combout ;
wire \led_ctrl_m0|Mux4~2_combout ;
wire \led_ctrl_m0|Mux4~3_combout ;
wire \led_ctrl_m0|led_DI~6_combout ;
wire \uart_rx_inst|Decoder1~1_combout ;
wire \uart_rx_inst|rx_data[40]~11_combout ;
wire \led_ctrl_m0|Add7~0_combout ;
wire \uart_rx_inst|rx_data[41]~12_combout ;
wire \led_ctrl_m0|Add7~2_combout ;
wire \uart_rx_inst|rx_data[41]~13 ;
wire \uart_rx_inst|rx_data[42]~14_combout ;
wire \led_ctrl_m0|Add7~4_combout ;
wire \uart_rx_inst|rx_data[42]~15 ;
wire \uart_rx_inst|rx_data[43]~16_combout ;
wire \led_ctrl_m0|Add7~6_combout ;
wire \uart_rx_inst|rx_data[43]~17 ;
wire \uart_rx_inst|rx_data[44]~18_combout ;
wire \led_ctrl_m0|Add7~8_combout ;
wire \uart_rx_inst|rx_data[44]~19 ;
wire \uart_rx_inst|rx_data[45]~20_combout ;
wire \led_ctrl_m0|Add7~10_combout ;
wire \led_ctrl_m0|Mux5~0_combout ;
wire \led_ctrl_m0|Mux5~1_combout ;
wire \led_ctrl_m0|Mux5~2_combout ;
wire \led_ctrl_m0|Mux5~3_combout ;
wire \led_ctrl_m0|led_DI~7_combout ;
wire \led_ctrl_m0|led_DI~8_combout ;
wire \led_ctrl_m0|led_DI~9_combout ;
wire \led_ctrl_m0|led_DI~q ;
wire \led_ctrl_m0|led_LAT~q ;
wire [5:0] \led_ctrl_m0|data_cnt ;
wire [7:0] \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a ;
wire [10:0] \led_ctrl_m0|light_cnt ;
wire [15:0] \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a ;
wire [7:0] \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a ;
wire [7:0] \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a ;
wire [7:0] \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a ;
wire [7:0] \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a ;
wire [55:0] \uart_rx_inst|rx_data ;
wire [7:0] \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a ;
wire [31:0] \led_ctrl_m0|clk_cnt ;
wire [15:0] \uart_rx_inst|cycle_cnt ;
wire [3:0] \led_ctrl_m0|addr ;
wire [7:0] \uart_rx_inst|rx_data_r ;
wire [2:0] \uart_rx_inst|rx_cnt ;
wire [7:0] \uart_rx_inst|rx_bits ;
wire [2:0] \uart_rx_inst|bit_cnt ;

wire [0:0] \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;

assign \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [10] = \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [6] = \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [2] = \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [14] = \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [9] = \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [5] = \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [1] = \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [13] = \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [8] = \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [4] = \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [0] = \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [12] = \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [11] = \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [7] = \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [3] = \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [15] = \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [5] = \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [6] = \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [4] = \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [7] = \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [2] = \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [1] = \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [0] = \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [3] = \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [2] = \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [1] = \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [0] = \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [3] = \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [5] = \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [6] = \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [4] = \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [7] = \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [5] = \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [6] = \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [4] = \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [7] = \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [2] = \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [1] = \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [0] = \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [3] = \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [5] = \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [6] = \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [4] = \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [7] = \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [2] = \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [1] = \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [0] = \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [3] = \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [5] = \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [6] = \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [4] = \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [7] = \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [2] = \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [1] = \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [0] = \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [3] = \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [5] = \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [6] = \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [4] = \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [7] = \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [2] = \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [1] = \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [0] = \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [3] = \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

cycloneive_io_obuf \led_A~output (
	.i(\led_ctrl_m0|addr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_A~output_o ),
	.obar());
// synopsys translate_off
defparam \led_A~output .bus_hold = "false";
defparam \led_A~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \led_B~output (
	.i(\led_ctrl_m0|addr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_B~output_o ),
	.obar());
// synopsys translate_off
defparam \led_B~output .bus_hold = "false";
defparam \led_B~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \led_C~output (
	.i(\led_ctrl_m0|addr [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_C~output_o ),
	.obar());
// synopsys translate_off
defparam \led_C~output .bus_hold = "false";
defparam \led_C~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \led_D~output (
	.i(\led_ctrl_m0|addr [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_D~output_o ),
	.obar());
// synopsys translate_off
defparam \led_D~output .bus_hold = "false";
defparam \led_D~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \led_G~output (
	.i(\led_ctrl_m0|led_G~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_G~output_o ),
	.obar());
// synopsys translate_off
defparam \led_G~output .bus_hold = "false";
defparam \led_G~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \led_DI~output (
	.i(\led_ctrl_m0|led_DI~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_DI~output_o ),
	.obar());
// synopsys translate_off
defparam \led_DI~output .bus_hold = "false";
defparam \led_DI~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \led_CLK~output (
	.i(\led_ctrl_m0|clk_led~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \led_CLK~output .bus_hold = "false";
defparam \led_CLK~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \led_LAT~output (
	.i(\led_ctrl_m0|led_LAT~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led_LAT~output_o ),
	.obar());
// synopsys translate_off
defparam \led_LAT~output .bus_hold = "false";
defparam \led_LAT~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \clk_50M~input (
	.i(clk_50M),
	.ibar(gnd),
	.o(\clk_50M~input_o ));
// synopsys translate_off
defparam \clk_50M~input .bus_hold = "false";
defparam \clk_50M~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[0]~32 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[0]~32_combout  = \led_ctrl_m0|clk_cnt [0] $ (VCC)
// \led_ctrl_m0|clk_cnt[0]~33  = CARRY(\led_ctrl_m0|clk_cnt [0])

	.dataa(\led_ctrl_m0|clk_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\led_ctrl_m0|clk_cnt[0]~32_combout ),
	.cout(\led_ctrl_m0|clk_cnt[0]~33 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[0]~32 .lut_mask = 16'h55AA;
defparam \led_ctrl_m0|clk_cnt[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[0] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[0] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[1]~34 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[1]~34_combout  = (\led_ctrl_m0|clk_cnt [1] & (!\led_ctrl_m0|clk_cnt[0]~33 )) # (!\led_ctrl_m0|clk_cnt [1] & ((\led_ctrl_m0|clk_cnt[0]~33 ) # (GND)))
// \led_ctrl_m0|clk_cnt[1]~35  = CARRY((!\led_ctrl_m0|clk_cnt[0]~33 ) # (!\led_ctrl_m0|clk_cnt [1]))

	.dataa(\led_ctrl_m0|clk_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[0]~33 ),
	.combout(\led_ctrl_m0|clk_cnt[1]~34_combout ),
	.cout(\led_ctrl_m0|clk_cnt[1]~35 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[1]~34 .lut_mask = 16'h5A5F;
defparam \led_ctrl_m0|clk_cnt[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[1] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[1] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[2]~36 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[2]~36_combout  = (\led_ctrl_m0|clk_cnt [2] & (\led_ctrl_m0|clk_cnt[1]~35  $ (GND))) # (!\led_ctrl_m0|clk_cnt [2] & (!\led_ctrl_m0|clk_cnt[1]~35  & VCC))
// \led_ctrl_m0|clk_cnt[2]~37  = CARRY((\led_ctrl_m0|clk_cnt [2] & !\led_ctrl_m0|clk_cnt[1]~35 ))

	.dataa(\led_ctrl_m0|clk_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[1]~35 ),
	.combout(\led_ctrl_m0|clk_cnt[2]~36_combout ),
	.cout(\led_ctrl_m0|clk_cnt[2]~37 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[2]~36 .lut_mask = 16'hA50A;
defparam \led_ctrl_m0|clk_cnt[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[2] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[2] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[3]~38 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[3]~38_combout  = (\led_ctrl_m0|clk_cnt [3] & (!\led_ctrl_m0|clk_cnt[2]~37 )) # (!\led_ctrl_m0|clk_cnt [3] & ((\led_ctrl_m0|clk_cnt[2]~37 ) # (GND)))
// \led_ctrl_m0|clk_cnt[3]~39  = CARRY((!\led_ctrl_m0|clk_cnt[2]~37 ) # (!\led_ctrl_m0|clk_cnt [3]))

	.dataa(\led_ctrl_m0|clk_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[2]~37 ),
	.combout(\led_ctrl_m0|clk_cnt[3]~38_combout ),
	.cout(\led_ctrl_m0|clk_cnt[3]~39 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[3]~38 .lut_mask = 16'h5A5F;
defparam \led_ctrl_m0|clk_cnt[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[3] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[3] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[4]~40 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[4]~40_combout  = (\led_ctrl_m0|clk_cnt [4] & (\led_ctrl_m0|clk_cnt[3]~39  $ (GND))) # (!\led_ctrl_m0|clk_cnt [4] & (!\led_ctrl_m0|clk_cnt[3]~39  & VCC))
// \led_ctrl_m0|clk_cnt[4]~41  = CARRY((\led_ctrl_m0|clk_cnt [4] & !\led_ctrl_m0|clk_cnt[3]~39 ))

	.dataa(\led_ctrl_m0|clk_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[3]~39 ),
	.combout(\led_ctrl_m0|clk_cnt[4]~40_combout ),
	.cout(\led_ctrl_m0|clk_cnt[4]~41 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[4]~40 .lut_mask = 16'hA50A;
defparam \led_ctrl_m0|clk_cnt[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[4] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[4] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|LessThan0~0 (
// Equation(s):
// \led_ctrl_m0|LessThan0~0_combout  = (\led_ctrl_m0|clk_cnt [1]) # ((\led_ctrl_m0|clk_cnt [2]) # ((\led_ctrl_m0|clk_cnt [3]) # (\led_ctrl_m0|clk_cnt [4])))

	.dataa(\led_ctrl_m0|clk_cnt [1]),
	.datab(\led_ctrl_m0|clk_cnt [2]),
	.datac(\led_ctrl_m0|clk_cnt [3]),
	.datad(\led_ctrl_m0|clk_cnt [4]),
	.cin(gnd),
	.combout(\led_ctrl_m0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \led_ctrl_m0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[5]~42 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[5]~42_combout  = (\led_ctrl_m0|clk_cnt [5] & (!\led_ctrl_m0|clk_cnt[4]~41 )) # (!\led_ctrl_m0|clk_cnt [5] & ((\led_ctrl_m0|clk_cnt[4]~41 ) # (GND)))
// \led_ctrl_m0|clk_cnt[5]~43  = CARRY((!\led_ctrl_m0|clk_cnt[4]~41 ) # (!\led_ctrl_m0|clk_cnt [5]))

	.dataa(\led_ctrl_m0|clk_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[4]~41 ),
	.combout(\led_ctrl_m0|clk_cnt[5]~42_combout ),
	.cout(\led_ctrl_m0|clk_cnt[5]~43 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[5]~42 .lut_mask = 16'h5A5F;
defparam \led_ctrl_m0|clk_cnt[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[5] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[5] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[6]~44 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[6]~44_combout  = (\led_ctrl_m0|clk_cnt [6] & (\led_ctrl_m0|clk_cnt[5]~43  $ (GND))) # (!\led_ctrl_m0|clk_cnt [6] & (!\led_ctrl_m0|clk_cnt[5]~43  & VCC))
// \led_ctrl_m0|clk_cnt[6]~45  = CARRY((\led_ctrl_m0|clk_cnt [6] & !\led_ctrl_m0|clk_cnt[5]~43 ))

	.dataa(\led_ctrl_m0|clk_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[5]~43 ),
	.combout(\led_ctrl_m0|clk_cnt[6]~44_combout ),
	.cout(\led_ctrl_m0|clk_cnt[6]~45 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[6]~44 .lut_mask = 16'hA50A;
defparam \led_ctrl_m0|clk_cnt[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[6] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[6] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[7]~46 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[7]~46_combout  = (\led_ctrl_m0|clk_cnt [7] & (!\led_ctrl_m0|clk_cnt[6]~45 )) # (!\led_ctrl_m0|clk_cnt [7] & ((\led_ctrl_m0|clk_cnt[6]~45 ) # (GND)))
// \led_ctrl_m0|clk_cnt[7]~47  = CARRY((!\led_ctrl_m0|clk_cnt[6]~45 ) # (!\led_ctrl_m0|clk_cnt [7]))

	.dataa(\led_ctrl_m0|clk_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[6]~45 ),
	.combout(\led_ctrl_m0|clk_cnt[7]~46_combout ),
	.cout(\led_ctrl_m0|clk_cnt[7]~47 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[7]~46 .lut_mask = 16'h5A5F;
defparam \led_ctrl_m0|clk_cnt[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[7] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[7] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[8]~48 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[8]~48_combout  = (\led_ctrl_m0|clk_cnt [8] & (\led_ctrl_m0|clk_cnt[7]~47  $ (GND))) # (!\led_ctrl_m0|clk_cnt [8] & (!\led_ctrl_m0|clk_cnt[7]~47  & VCC))
// \led_ctrl_m0|clk_cnt[8]~49  = CARRY((\led_ctrl_m0|clk_cnt [8] & !\led_ctrl_m0|clk_cnt[7]~47 ))

	.dataa(\led_ctrl_m0|clk_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[7]~47 ),
	.combout(\led_ctrl_m0|clk_cnt[8]~48_combout ),
	.cout(\led_ctrl_m0|clk_cnt[8]~49 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[8]~48 .lut_mask = 16'hA50A;
defparam \led_ctrl_m0|clk_cnt[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[8] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[8] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|LessThan0~1 (
// Equation(s):
// \led_ctrl_m0|LessThan0~1_combout  = (\led_ctrl_m0|clk_cnt [5]) # ((\led_ctrl_m0|clk_cnt [6]) # ((\led_ctrl_m0|clk_cnt [7]) # (\led_ctrl_m0|clk_cnt [8])))

	.dataa(\led_ctrl_m0|clk_cnt [5]),
	.datab(\led_ctrl_m0|clk_cnt [6]),
	.datac(\led_ctrl_m0|clk_cnt [7]),
	.datad(\led_ctrl_m0|clk_cnt [8]),
	.cin(gnd),
	.combout(\led_ctrl_m0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \led_ctrl_m0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[9]~50 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[9]~50_combout  = (\led_ctrl_m0|clk_cnt [9] & (!\led_ctrl_m0|clk_cnt[8]~49 )) # (!\led_ctrl_m0|clk_cnt [9] & ((\led_ctrl_m0|clk_cnt[8]~49 ) # (GND)))
// \led_ctrl_m0|clk_cnt[9]~51  = CARRY((!\led_ctrl_m0|clk_cnt[8]~49 ) # (!\led_ctrl_m0|clk_cnt [9]))

	.dataa(\led_ctrl_m0|clk_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[8]~49 ),
	.combout(\led_ctrl_m0|clk_cnt[9]~50_combout ),
	.cout(\led_ctrl_m0|clk_cnt[9]~51 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[9]~50 .lut_mask = 16'h5A5F;
defparam \led_ctrl_m0|clk_cnt[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[9] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[9] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[10]~52 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[10]~52_combout  = (\led_ctrl_m0|clk_cnt [10] & (\led_ctrl_m0|clk_cnt[9]~51  $ (GND))) # (!\led_ctrl_m0|clk_cnt [10] & (!\led_ctrl_m0|clk_cnt[9]~51  & VCC))
// \led_ctrl_m0|clk_cnt[10]~53  = CARRY((\led_ctrl_m0|clk_cnt [10] & !\led_ctrl_m0|clk_cnt[9]~51 ))

	.dataa(\led_ctrl_m0|clk_cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[9]~51 ),
	.combout(\led_ctrl_m0|clk_cnt[10]~52_combout ),
	.cout(\led_ctrl_m0|clk_cnt[10]~53 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[10]~52 .lut_mask = 16'hA50A;
defparam \led_ctrl_m0|clk_cnt[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[10] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[10] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[11]~54 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[11]~54_combout  = (\led_ctrl_m0|clk_cnt [11] & (!\led_ctrl_m0|clk_cnt[10]~53 )) # (!\led_ctrl_m0|clk_cnt [11] & ((\led_ctrl_m0|clk_cnt[10]~53 ) # (GND)))
// \led_ctrl_m0|clk_cnt[11]~55  = CARRY((!\led_ctrl_m0|clk_cnt[10]~53 ) # (!\led_ctrl_m0|clk_cnt [11]))

	.dataa(\led_ctrl_m0|clk_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[10]~53 ),
	.combout(\led_ctrl_m0|clk_cnt[11]~54_combout ),
	.cout(\led_ctrl_m0|clk_cnt[11]~55 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[11]~54 .lut_mask = 16'h5A5F;
defparam \led_ctrl_m0|clk_cnt[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[11] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[11] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[12]~56 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[12]~56_combout  = (\led_ctrl_m0|clk_cnt [12] & (\led_ctrl_m0|clk_cnt[11]~55  $ (GND))) # (!\led_ctrl_m0|clk_cnt [12] & (!\led_ctrl_m0|clk_cnt[11]~55  & VCC))
// \led_ctrl_m0|clk_cnt[12]~57  = CARRY((\led_ctrl_m0|clk_cnt [12] & !\led_ctrl_m0|clk_cnt[11]~55 ))

	.dataa(\led_ctrl_m0|clk_cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[11]~55 ),
	.combout(\led_ctrl_m0|clk_cnt[12]~56_combout ),
	.cout(\led_ctrl_m0|clk_cnt[12]~57 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[12]~56 .lut_mask = 16'hA50A;
defparam \led_ctrl_m0|clk_cnt[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[12] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[12] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|LessThan0~2 (
// Equation(s):
// \led_ctrl_m0|LessThan0~2_combout  = (\led_ctrl_m0|clk_cnt [9]) # ((\led_ctrl_m0|clk_cnt [10]) # ((\led_ctrl_m0|clk_cnt [11]) # (\led_ctrl_m0|clk_cnt [12])))

	.dataa(\led_ctrl_m0|clk_cnt [9]),
	.datab(\led_ctrl_m0|clk_cnt [10]),
	.datac(\led_ctrl_m0|clk_cnt [11]),
	.datad(\led_ctrl_m0|clk_cnt [12]),
	.cin(gnd),
	.combout(\led_ctrl_m0|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \led_ctrl_m0|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[13]~58 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[13]~58_combout  = (\led_ctrl_m0|clk_cnt [13] & (!\led_ctrl_m0|clk_cnt[12]~57 )) # (!\led_ctrl_m0|clk_cnt [13] & ((\led_ctrl_m0|clk_cnt[12]~57 ) # (GND)))
// \led_ctrl_m0|clk_cnt[13]~59  = CARRY((!\led_ctrl_m0|clk_cnt[12]~57 ) # (!\led_ctrl_m0|clk_cnt [13]))

	.dataa(\led_ctrl_m0|clk_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[12]~57 ),
	.combout(\led_ctrl_m0|clk_cnt[13]~58_combout ),
	.cout(\led_ctrl_m0|clk_cnt[13]~59 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[13]~58 .lut_mask = 16'h5A5F;
defparam \led_ctrl_m0|clk_cnt[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[13] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[13] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[14]~60 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[14]~60_combout  = (\led_ctrl_m0|clk_cnt [14] & (\led_ctrl_m0|clk_cnt[13]~59  $ (GND))) # (!\led_ctrl_m0|clk_cnt [14] & (!\led_ctrl_m0|clk_cnt[13]~59  & VCC))
// \led_ctrl_m0|clk_cnt[14]~61  = CARRY((\led_ctrl_m0|clk_cnt [14] & !\led_ctrl_m0|clk_cnt[13]~59 ))

	.dataa(\led_ctrl_m0|clk_cnt [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[13]~59 ),
	.combout(\led_ctrl_m0|clk_cnt[14]~60_combout ),
	.cout(\led_ctrl_m0|clk_cnt[14]~61 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[14]~60 .lut_mask = 16'hA50A;
defparam \led_ctrl_m0|clk_cnt[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[14] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[14] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[15]~62 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[15]~62_combout  = (\led_ctrl_m0|clk_cnt [15] & (!\led_ctrl_m0|clk_cnt[14]~61 )) # (!\led_ctrl_m0|clk_cnt [15] & ((\led_ctrl_m0|clk_cnt[14]~61 ) # (GND)))
// \led_ctrl_m0|clk_cnt[15]~63  = CARRY((!\led_ctrl_m0|clk_cnt[14]~61 ) # (!\led_ctrl_m0|clk_cnt [15]))

	.dataa(\led_ctrl_m0|clk_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[14]~61 ),
	.combout(\led_ctrl_m0|clk_cnt[15]~62_combout ),
	.cout(\led_ctrl_m0|clk_cnt[15]~63 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[15]~62 .lut_mask = 16'h5A5F;
defparam \led_ctrl_m0|clk_cnt[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[15] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[15] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[16]~64 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[16]~64_combout  = (\led_ctrl_m0|clk_cnt [16] & (\led_ctrl_m0|clk_cnt[15]~63  $ (GND))) # (!\led_ctrl_m0|clk_cnt [16] & (!\led_ctrl_m0|clk_cnt[15]~63  & VCC))
// \led_ctrl_m0|clk_cnt[16]~65  = CARRY((\led_ctrl_m0|clk_cnt [16] & !\led_ctrl_m0|clk_cnt[15]~63 ))

	.dataa(\led_ctrl_m0|clk_cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[15]~63 ),
	.combout(\led_ctrl_m0|clk_cnt[16]~64_combout ),
	.cout(\led_ctrl_m0|clk_cnt[16]~65 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[16]~64 .lut_mask = 16'hA50A;
defparam \led_ctrl_m0|clk_cnt[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[16] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[16] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|LessThan0~3 (
// Equation(s):
// \led_ctrl_m0|LessThan0~3_combout  = (\led_ctrl_m0|clk_cnt [13]) # ((\led_ctrl_m0|clk_cnt [14]) # ((\led_ctrl_m0|clk_cnt [15]) # (\led_ctrl_m0|clk_cnt [16])))

	.dataa(\led_ctrl_m0|clk_cnt [13]),
	.datab(\led_ctrl_m0|clk_cnt [14]),
	.datac(\led_ctrl_m0|clk_cnt [15]),
	.datad(\led_ctrl_m0|clk_cnt [16]),
	.cin(gnd),
	.combout(\led_ctrl_m0|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \led_ctrl_m0|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|LessThan0~4 (
// Equation(s):
// \led_ctrl_m0|LessThan0~4_combout  = (\led_ctrl_m0|LessThan0~0_combout ) # ((\led_ctrl_m0|LessThan0~1_combout ) # ((\led_ctrl_m0|LessThan0~2_combout ) # (\led_ctrl_m0|LessThan0~3_combout )))

	.dataa(\led_ctrl_m0|LessThan0~0_combout ),
	.datab(\led_ctrl_m0|LessThan0~1_combout ),
	.datac(\led_ctrl_m0|LessThan0~2_combout ),
	.datad(\led_ctrl_m0|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\led_ctrl_m0|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \led_ctrl_m0|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[17]~66 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[17]~66_combout  = (\led_ctrl_m0|clk_cnt [17] & (!\led_ctrl_m0|clk_cnt[16]~65 )) # (!\led_ctrl_m0|clk_cnt [17] & ((\led_ctrl_m0|clk_cnt[16]~65 ) # (GND)))
// \led_ctrl_m0|clk_cnt[17]~67  = CARRY((!\led_ctrl_m0|clk_cnt[16]~65 ) # (!\led_ctrl_m0|clk_cnt [17]))

	.dataa(\led_ctrl_m0|clk_cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[16]~65 ),
	.combout(\led_ctrl_m0|clk_cnt[17]~66_combout ),
	.cout(\led_ctrl_m0|clk_cnt[17]~67 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[17]~66 .lut_mask = 16'h5A5F;
defparam \led_ctrl_m0|clk_cnt[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[17] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[17] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[18]~68 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[18]~68_combout  = (\led_ctrl_m0|clk_cnt [18] & (\led_ctrl_m0|clk_cnt[17]~67  $ (GND))) # (!\led_ctrl_m0|clk_cnt [18] & (!\led_ctrl_m0|clk_cnt[17]~67  & VCC))
// \led_ctrl_m0|clk_cnt[18]~69  = CARRY((\led_ctrl_m0|clk_cnt [18] & !\led_ctrl_m0|clk_cnt[17]~67 ))

	.dataa(\led_ctrl_m0|clk_cnt [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[17]~67 ),
	.combout(\led_ctrl_m0|clk_cnt[18]~68_combout ),
	.cout(\led_ctrl_m0|clk_cnt[18]~69 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[18]~68 .lut_mask = 16'hA50A;
defparam \led_ctrl_m0|clk_cnt[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[18] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[18] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[19]~70 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[19]~70_combout  = (\led_ctrl_m0|clk_cnt [19] & (!\led_ctrl_m0|clk_cnt[18]~69 )) # (!\led_ctrl_m0|clk_cnt [19] & ((\led_ctrl_m0|clk_cnt[18]~69 ) # (GND)))
// \led_ctrl_m0|clk_cnt[19]~71  = CARRY((!\led_ctrl_m0|clk_cnt[18]~69 ) # (!\led_ctrl_m0|clk_cnt [19]))

	.dataa(\led_ctrl_m0|clk_cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[18]~69 ),
	.combout(\led_ctrl_m0|clk_cnt[19]~70_combout ),
	.cout(\led_ctrl_m0|clk_cnt[19]~71 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[19]~70 .lut_mask = 16'h5A5F;
defparam \led_ctrl_m0|clk_cnt[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[19] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[19] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[20]~72 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[20]~72_combout  = (\led_ctrl_m0|clk_cnt [20] & (\led_ctrl_m0|clk_cnt[19]~71  $ (GND))) # (!\led_ctrl_m0|clk_cnt [20] & (!\led_ctrl_m0|clk_cnt[19]~71  & VCC))
// \led_ctrl_m0|clk_cnt[20]~73  = CARRY((\led_ctrl_m0|clk_cnt [20] & !\led_ctrl_m0|clk_cnt[19]~71 ))

	.dataa(\led_ctrl_m0|clk_cnt [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[19]~71 ),
	.combout(\led_ctrl_m0|clk_cnt[20]~72_combout ),
	.cout(\led_ctrl_m0|clk_cnt[20]~73 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[20]~72 .lut_mask = 16'hA50A;
defparam \led_ctrl_m0|clk_cnt[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[20] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[20] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|LessThan0~5 (
// Equation(s):
// \led_ctrl_m0|LessThan0~5_combout  = (\led_ctrl_m0|clk_cnt [17]) # ((\led_ctrl_m0|clk_cnt [18]) # ((\led_ctrl_m0|clk_cnt [19]) # (\led_ctrl_m0|clk_cnt [20])))

	.dataa(\led_ctrl_m0|clk_cnt [17]),
	.datab(\led_ctrl_m0|clk_cnt [18]),
	.datac(\led_ctrl_m0|clk_cnt [19]),
	.datad(\led_ctrl_m0|clk_cnt [20]),
	.cin(gnd),
	.combout(\led_ctrl_m0|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|LessThan0~5 .lut_mask = 16'hFFFE;
defparam \led_ctrl_m0|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[21]~74 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[21]~74_combout  = (\led_ctrl_m0|clk_cnt [21] & (!\led_ctrl_m0|clk_cnt[20]~73 )) # (!\led_ctrl_m0|clk_cnt [21] & ((\led_ctrl_m0|clk_cnt[20]~73 ) # (GND)))
// \led_ctrl_m0|clk_cnt[21]~75  = CARRY((!\led_ctrl_m0|clk_cnt[20]~73 ) # (!\led_ctrl_m0|clk_cnt [21]))

	.dataa(\led_ctrl_m0|clk_cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[20]~73 ),
	.combout(\led_ctrl_m0|clk_cnt[21]~74_combout ),
	.cout(\led_ctrl_m0|clk_cnt[21]~75 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[21]~74 .lut_mask = 16'h5A5F;
defparam \led_ctrl_m0|clk_cnt[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[21] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[21] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[22]~76 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[22]~76_combout  = (\led_ctrl_m0|clk_cnt [22] & (\led_ctrl_m0|clk_cnt[21]~75  $ (GND))) # (!\led_ctrl_m0|clk_cnt [22] & (!\led_ctrl_m0|clk_cnt[21]~75  & VCC))
// \led_ctrl_m0|clk_cnt[22]~77  = CARRY((\led_ctrl_m0|clk_cnt [22] & !\led_ctrl_m0|clk_cnt[21]~75 ))

	.dataa(\led_ctrl_m0|clk_cnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[21]~75 ),
	.combout(\led_ctrl_m0|clk_cnt[22]~76_combout ),
	.cout(\led_ctrl_m0|clk_cnt[22]~77 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[22]~76 .lut_mask = 16'hA50A;
defparam \led_ctrl_m0|clk_cnt[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[22] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[22] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[23]~78 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[23]~78_combout  = (\led_ctrl_m0|clk_cnt [23] & (!\led_ctrl_m0|clk_cnt[22]~77 )) # (!\led_ctrl_m0|clk_cnt [23] & ((\led_ctrl_m0|clk_cnt[22]~77 ) # (GND)))
// \led_ctrl_m0|clk_cnt[23]~79  = CARRY((!\led_ctrl_m0|clk_cnt[22]~77 ) # (!\led_ctrl_m0|clk_cnt [23]))

	.dataa(\led_ctrl_m0|clk_cnt [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[22]~77 ),
	.combout(\led_ctrl_m0|clk_cnt[23]~78_combout ),
	.cout(\led_ctrl_m0|clk_cnt[23]~79 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[23]~78 .lut_mask = 16'h5A5F;
defparam \led_ctrl_m0|clk_cnt[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[23] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[23] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[24]~80 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[24]~80_combout  = (\led_ctrl_m0|clk_cnt [24] & (\led_ctrl_m0|clk_cnt[23]~79  $ (GND))) # (!\led_ctrl_m0|clk_cnt [24] & (!\led_ctrl_m0|clk_cnt[23]~79  & VCC))
// \led_ctrl_m0|clk_cnt[24]~81  = CARRY((\led_ctrl_m0|clk_cnt [24] & !\led_ctrl_m0|clk_cnt[23]~79 ))

	.dataa(\led_ctrl_m0|clk_cnt [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[23]~79 ),
	.combout(\led_ctrl_m0|clk_cnt[24]~80_combout ),
	.cout(\led_ctrl_m0|clk_cnt[24]~81 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[24]~80 .lut_mask = 16'hA50A;
defparam \led_ctrl_m0|clk_cnt[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[24] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[24] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|LessThan0~6 (
// Equation(s):
// \led_ctrl_m0|LessThan0~6_combout  = (\led_ctrl_m0|clk_cnt [21]) # ((\led_ctrl_m0|clk_cnt [22]) # ((\led_ctrl_m0|clk_cnt [23]) # (\led_ctrl_m0|clk_cnt [24])))

	.dataa(\led_ctrl_m0|clk_cnt [21]),
	.datab(\led_ctrl_m0|clk_cnt [22]),
	.datac(\led_ctrl_m0|clk_cnt [23]),
	.datad(\led_ctrl_m0|clk_cnt [24]),
	.cin(gnd),
	.combout(\led_ctrl_m0|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|LessThan0~6 .lut_mask = 16'hFFFE;
defparam \led_ctrl_m0|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[25]~82 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[25]~82_combout  = (\led_ctrl_m0|clk_cnt [25] & (!\led_ctrl_m0|clk_cnt[24]~81 )) # (!\led_ctrl_m0|clk_cnt [25] & ((\led_ctrl_m0|clk_cnt[24]~81 ) # (GND)))
// \led_ctrl_m0|clk_cnt[25]~83  = CARRY((!\led_ctrl_m0|clk_cnt[24]~81 ) # (!\led_ctrl_m0|clk_cnt [25]))

	.dataa(\led_ctrl_m0|clk_cnt [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[24]~81 ),
	.combout(\led_ctrl_m0|clk_cnt[25]~82_combout ),
	.cout(\led_ctrl_m0|clk_cnt[25]~83 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[25]~82 .lut_mask = 16'h5A5F;
defparam \led_ctrl_m0|clk_cnt[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[25] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[25] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[26]~84 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[26]~84_combout  = (\led_ctrl_m0|clk_cnt [26] & (\led_ctrl_m0|clk_cnt[25]~83  $ (GND))) # (!\led_ctrl_m0|clk_cnt [26] & (!\led_ctrl_m0|clk_cnt[25]~83  & VCC))
// \led_ctrl_m0|clk_cnt[26]~85  = CARRY((\led_ctrl_m0|clk_cnt [26] & !\led_ctrl_m0|clk_cnt[25]~83 ))

	.dataa(\led_ctrl_m0|clk_cnt [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[25]~83 ),
	.combout(\led_ctrl_m0|clk_cnt[26]~84_combout ),
	.cout(\led_ctrl_m0|clk_cnt[26]~85 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[26]~84 .lut_mask = 16'hA50A;
defparam \led_ctrl_m0|clk_cnt[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[26] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[26] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[27]~86 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[27]~86_combout  = (\led_ctrl_m0|clk_cnt [27] & (!\led_ctrl_m0|clk_cnt[26]~85 )) # (!\led_ctrl_m0|clk_cnt [27] & ((\led_ctrl_m0|clk_cnt[26]~85 ) # (GND)))
// \led_ctrl_m0|clk_cnt[27]~87  = CARRY((!\led_ctrl_m0|clk_cnt[26]~85 ) # (!\led_ctrl_m0|clk_cnt [27]))

	.dataa(\led_ctrl_m0|clk_cnt [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[26]~85 ),
	.combout(\led_ctrl_m0|clk_cnt[27]~86_combout ),
	.cout(\led_ctrl_m0|clk_cnt[27]~87 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[27]~86 .lut_mask = 16'h5A5F;
defparam \led_ctrl_m0|clk_cnt[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[27] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[27] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[28]~88 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[28]~88_combout  = (\led_ctrl_m0|clk_cnt [28] & (\led_ctrl_m0|clk_cnt[27]~87  $ (GND))) # (!\led_ctrl_m0|clk_cnt [28] & (!\led_ctrl_m0|clk_cnt[27]~87  & VCC))
// \led_ctrl_m0|clk_cnt[28]~89  = CARRY((\led_ctrl_m0|clk_cnt [28] & !\led_ctrl_m0|clk_cnt[27]~87 ))

	.dataa(\led_ctrl_m0|clk_cnt [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[27]~87 ),
	.combout(\led_ctrl_m0|clk_cnt[28]~88_combout ),
	.cout(\led_ctrl_m0|clk_cnt[28]~89 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[28]~88 .lut_mask = 16'hA50A;
defparam \led_ctrl_m0|clk_cnt[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[28] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[28] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|LessThan0~7 (
// Equation(s):
// \led_ctrl_m0|LessThan0~7_combout  = (\led_ctrl_m0|clk_cnt [25]) # ((\led_ctrl_m0|clk_cnt [26]) # ((\led_ctrl_m0|clk_cnt [27]) # (\led_ctrl_m0|clk_cnt [28])))

	.dataa(\led_ctrl_m0|clk_cnt [25]),
	.datab(\led_ctrl_m0|clk_cnt [26]),
	.datac(\led_ctrl_m0|clk_cnt [27]),
	.datad(\led_ctrl_m0|clk_cnt [28]),
	.cin(gnd),
	.combout(\led_ctrl_m0|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|LessThan0~7 .lut_mask = 16'hFFFE;
defparam \led_ctrl_m0|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[29]~90 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[29]~90_combout  = (\led_ctrl_m0|clk_cnt [29] & (!\led_ctrl_m0|clk_cnt[28]~89 )) # (!\led_ctrl_m0|clk_cnt [29] & ((\led_ctrl_m0|clk_cnt[28]~89 ) # (GND)))
// \led_ctrl_m0|clk_cnt[29]~91  = CARRY((!\led_ctrl_m0|clk_cnt[28]~89 ) # (!\led_ctrl_m0|clk_cnt [29]))

	.dataa(\led_ctrl_m0|clk_cnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[28]~89 ),
	.combout(\led_ctrl_m0|clk_cnt[29]~90_combout ),
	.cout(\led_ctrl_m0|clk_cnt[29]~91 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[29]~90 .lut_mask = 16'h5A5F;
defparam \led_ctrl_m0|clk_cnt[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[29] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[29] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[30]~92 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[30]~92_combout  = (\led_ctrl_m0|clk_cnt [30] & (\led_ctrl_m0|clk_cnt[29]~91  $ (GND))) # (!\led_ctrl_m0|clk_cnt [30] & (!\led_ctrl_m0|clk_cnt[29]~91  & VCC))
// \led_ctrl_m0|clk_cnt[30]~93  = CARRY((\led_ctrl_m0|clk_cnt [30] & !\led_ctrl_m0|clk_cnt[29]~91 ))

	.dataa(\led_ctrl_m0|clk_cnt [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|clk_cnt[29]~91 ),
	.combout(\led_ctrl_m0|clk_cnt[30]~92_combout ),
	.cout(\led_ctrl_m0|clk_cnt[30]~93 ));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[30]~92 .lut_mask = 16'hA50A;
defparam \led_ctrl_m0|clk_cnt[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[30] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[30] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_cnt[31]~94 (
// Equation(s):
// \led_ctrl_m0|clk_cnt[31]~94_combout  = \led_ctrl_m0|clk_cnt [31] $ (\led_ctrl_m0|clk_cnt[30]~93 )

	.dataa(\led_ctrl_m0|clk_cnt [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\led_ctrl_m0|clk_cnt[30]~93 ),
	.combout(\led_ctrl_m0|clk_cnt[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[31]~94 .lut_mask = 16'h5A5A;
defparam \led_ctrl_m0|clk_cnt[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_cnt[31] (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_cnt[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\led_ctrl_m0|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_cnt[31] .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_cnt[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|LessThan0~8 (
// Equation(s):
// \led_ctrl_m0|LessThan0~8_combout  = (\led_ctrl_m0|LessThan0~7_combout ) # ((\led_ctrl_m0|clk_cnt [29]) # ((\led_ctrl_m0|clk_cnt [30]) # (\led_ctrl_m0|clk_cnt [31])))

	.dataa(\led_ctrl_m0|LessThan0~7_combout ),
	.datab(\led_ctrl_m0|clk_cnt [29]),
	.datac(\led_ctrl_m0|clk_cnt [30]),
	.datad(\led_ctrl_m0|clk_cnt [31]),
	.cin(gnd),
	.combout(\led_ctrl_m0|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|LessThan0~8 .lut_mask = 16'hFFFE;
defparam \led_ctrl_m0|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|LessThan0~9 (
// Equation(s):
// \led_ctrl_m0|LessThan0~9_combout  = (\led_ctrl_m0|LessThan0~4_combout ) # ((\led_ctrl_m0|LessThan0~5_combout ) # ((\led_ctrl_m0|LessThan0~6_combout ) # (\led_ctrl_m0|LessThan0~8_combout )))

	.dataa(\led_ctrl_m0|LessThan0~4_combout ),
	.datab(\led_ctrl_m0|LessThan0~5_combout ),
	.datac(\led_ctrl_m0|LessThan0~6_combout ),
	.datad(\led_ctrl_m0|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\led_ctrl_m0|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|LessThan0~9 .lut_mask = 16'hFFFE;
defparam \led_ctrl_m0|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|clk_led~0 (
// Equation(s):
// \led_ctrl_m0|clk_led~0_combout  = \led_ctrl_m0|clk_led~q  $ (\led_ctrl_m0|LessThan0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\led_ctrl_m0|clk_led~q ),
	.datad(\led_ctrl_m0|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\led_ctrl_m0|clk_led~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|clk_led~0 .lut_mask = 16'h0FF0;
defparam \led_ctrl_m0|clk_led~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \led_ctrl_m0|clk_led (
	.clk(\clk_50M~input_o ),
	.d(\led_ctrl_m0|clk_led~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|clk_led~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|clk_led .is_wysiwyg = "true";
defparam \led_ctrl_m0|clk_led .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|addr[0]~0 (
// Equation(s):
// \led_ctrl_m0|addr[0]~0_combout  = !\led_ctrl_m0|addr [0]

	.dataa(\led_ctrl_m0|addr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|addr[0]~0 .lut_mask = 16'h5555;
defparam \led_ctrl_m0|addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|light_cnt[0]~25 (
// Equation(s):
// \led_ctrl_m0|light_cnt[0]~25_combout  = !\led_ctrl_m0|light_cnt [0]

	.dataa(\led_ctrl_m0|light_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|light_cnt[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|light_cnt[0]~25 .lut_mask = 16'h5555;
defparam \led_ctrl_m0|light_cnt[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \led_ctrl_m0|light_cnt[0] (
	.clk(\led_ctrl_m0|clk_led~q ),
	.d(\led_ctrl_m0|light_cnt[0]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|light_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|light_cnt[0] .is_wysiwyg = "true";
defparam \led_ctrl_m0|light_cnt[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|data_cnt[1]~5 (
// Equation(s):
// \led_ctrl_m0|data_cnt[1]~5_combout  = (\led_ctrl_m0|data_cnt [1] & (\led_ctrl_m0|light_cnt [0] $ (VCC))) # (!\led_ctrl_m0|data_cnt [1] & (\led_ctrl_m0|light_cnt [0] & VCC))
// \led_ctrl_m0|data_cnt[1]~6  = CARRY((\led_ctrl_m0|data_cnt [1] & \led_ctrl_m0|light_cnt [0]))

	.dataa(\led_ctrl_m0|data_cnt [1]),
	.datab(\led_ctrl_m0|light_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\led_ctrl_m0|data_cnt[1]~5_combout ),
	.cout(\led_ctrl_m0|data_cnt[1]~6 ));
// synopsys translate_off
defparam \led_ctrl_m0|data_cnt[1]~5 .lut_mask = 16'h6688;
defparam \led_ctrl_m0|data_cnt[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \led_ctrl_m0|data_cnt[1] (
	.clk(\led_ctrl_m0|clk_led~q ),
	.d(\led_ctrl_m0|data_cnt[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|data_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|data_cnt[1] .is_wysiwyg = "true";
defparam \led_ctrl_m0|data_cnt[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|data_cnt[2]~7 (
// Equation(s):
// \led_ctrl_m0|data_cnt[2]~7_combout  = (\led_ctrl_m0|data_cnt [2] & (!\led_ctrl_m0|data_cnt[1]~6 )) # (!\led_ctrl_m0|data_cnt [2] & ((\led_ctrl_m0|data_cnt[1]~6 ) # (GND)))
// \led_ctrl_m0|data_cnt[2]~8  = CARRY((!\led_ctrl_m0|data_cnt[1]~6 ) # (!\led_ctrl_m0|data_cnt [2]))

	.dataa(\led_ctrl_m0|data_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|data_cnt[1]~6 ),
	.combout(\led_ctrl_m0|data_cnt[2]~7_combout ),
	.cout(\led_ctrl_m0|data_cnt[2]~8 ));
// synopsys translate_off
defparam \led_ctrl_m0|data_cnt[2]~7 .lut_mask = 16'h5A5F;
defparam \led_ctrl_m0|data_cnt[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|data_cnt[2] (
	.clk(\led_ctrl_m0|clk_led~q ),
	.d(\led_ctrl_m0|data_cnt[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|data_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|data_cnt[2] .is_wysiwyg = "true";
defparam \led_ctrl_m0|data_cnt[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|data_cnt[3]~9 (
// Equation(s):
// \led_ctrl_m0|data_cnt[3]~9_combout  = (\led_ctrl_m0|data_cnt [3] & (\led_ctrl_m0|data_cnt[2]~8  $ (GND))) # (!\led_ctrl_m0|data_cnt [3] & (!\led_ctrl_m0|data_cnt[2]~8  & VCC))
// \led_ctrl_m0|data_cnt[3]~10  = CARRY((\led_ctrl_m0|data_cnt [3] & !\led_ctrl_m0|data_cnt[2]~8 ))

	.dataa(\led_ctrl_m0|data_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|data_cnt[2]~8 ),
	.combout(\led_ctrl_m0|data_cnt[3]~9_combout ),
	.cout(\led_ctrl_m0|data_cnt[3]~10 ));
// synopsys translate_off
defparam \led_ctrl_m0|data_cnt[3]~9 .lut_mask = 16'hA50A;
defparam \led_ctrl_m0|data_cnt[3]~9 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|data_cnt[3] (
	.clk(\led_ctrl_m0|clk_led~q ),
	.d(\led_ctrl_m0|data_cnt[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|data_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|data_cnt[3] .is_wysiwyg = "true";
defparam \led_ctrl_m0|data_cnt[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Equal0~0 (
// Equation(s):
// \led_ctrl_m0|Equal0~0_combout  = (\led_ctrl_m0|light_cnt [0] & (\led_ctrl_m0|data_cnt [1] & (\led_ctrl_m0|data_cnt [2] & \led_ctrl_m0|data_cnt [3])))

	.dataa(\led_ctrl_m0|light_cnt [0]),
	.datab(\led_ctrl_m0|data_cnt [1]),
	.datac(\led_ctrl_m0|data_cnt [2]),
	.datad(\led_ctrl_m0|data_cnt [3]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Equal0~0 .lut_mask = 16'h8000;
defparam \led_ctrl_m0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|data_cnt[4]~11 (
// Equation(s):
// \led_ctrl_m0|data_cnt[4]~11_combout  = (\led_ctrl_m0|data_cnt [4] & (!\led_ctrl_m0|data_cnt[3]~10 )) # (!\led_ctrl_m0|data_cnt [4] & ((\led_ctrl_m0|data_cnt[3]~10 ) # (GND)))
// \led_ctrl_m0|data_cnt[4]~12  = CARRY((!\led_ctrl_m0|data_cnt[3]~10 ) # (!\led_ctrl_m0|data_cnt [4]))

	.dataa(\led_ctrl_m0|data_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|data_cnt[3]~10 ),
	.combout(\led_ctrl_m0|data_cnt[4]~11_combout ),
	.cout(\led_ctrl_m0|data_cnt[4]~12 ));
// synopsys translate_off
defparam \led_ctrl_m0|data_cnt[4]~11 .lut_mask = 16'h5A5F;
defparam \led_ctrl_m0|data_cnt[4]~11 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|data_cnt[4] (
	.clk(\led_ctrl_m0|clk_led~q ),
	.d(\led_ctrl_m0|data_cnt[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|data_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|data_cnt[4] .is_wysiwyg = "true";
defparam \led_ctrl_m0|data_cnt[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|data_cnt[5]~13 (
// Equation(s):
// \led_ctrl_m0|data_cnt[5]~13_combout  = \led_ctrl_m0|data_cnt [5] $ (!\led_ctrl_m0|data_cnt[4]~12 )

	.dataa(\led_ctrl_m0|data_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\led_ctrl_m0|data_cnt[4]~12 ),
	.combout(\led_ctrl_m0|data_cnt[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|data_cnt[5]~13 .lut_mask = 16'hA5A5;
defparam \led_ctrl_m0|data_cnt[5]~13 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|data_cnt[5] (
	.clk(\led_ctrl_m0|clk_led~q ),
	.d(\led_ctrl_m0|data_cnt[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|data_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|data_cnt[5] .is_wysiwyg = "true";
defparam \led_ctrl_m0|data_cnt[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Equal0~1 (
// Equation(s):
// \led_ctrl_m0|Equal0~1_combout  = (\led_ctrl_m0|Equal0~0_combout  & (\led_ctrl_m0|data_cnt [4] & \led_ctrl_m0|data_cnt [5]))

	.dataa(\led_ctrl_m0|Equal0~0_combout ),
	.datab(\led_ctrl_m0|data_cnt [4]),
	.datac(\led_ctrl_m0|data_cnt [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Equal0~1 .lut_mask = 16'h8080;
defparam \led_ctrl_m0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \led_ctrl_m0|addr[0] (
	.clk(\led_ctrl_m0|clk_led~q ),
	.d(\led_ctrl_m0|addr[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_ctrl_m0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|addr[0] .is_wysiwyg = "true";
defparam \led_ctrl_m0|addr[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add2~0 (
// Equation(s):
// \led_ctrl_m0|Add2~0_combout  = \led_ctrl_m0|addr [0] $ (\led_ctrl_m0|addr [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\led_ctrl_m0|addr [0]),
	.datad(\led_ctrl_m0|addr [1]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add2~0 .lut_mask = 16'h0FF0;
defparam \led_ctrl_m0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \led_ctrl_m0|addr[1] (
	.clk(\led_ctrl_m0|clk_led~q ),
	.d(\led_ctrl_m0|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_ctrl_m0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|addr[1] .is_wysiwyg = "true";
defparam \led_ctrl_m0|addr[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add2~1 (
// Equation(s):
// \led_ctrl_m0|Add2~1_combout  = \led_ctrl_m0|addr [2] $ (((\led_ctrl_m0|addr [0] & \led_ctrl_m0|addr [1])))

	.dataa(gnd),
	.datab(\led_ctrl_m0|addr [2]),
	.datac(\led_ctrl_m0|addr [0]),
	.datad(\led_ctrl_m0|addr [1]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add2~1 .lut_mask = 16'h3CCC;
defparam \led_ctrl_m0|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \led_ctrl_m0|addr[2] (
	.clk(\led_ctrl_m0|clk_led~q ),
	.d(\led_ctrl_m0|Add2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_ctrl_m0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|addr[2] .is_wysiwyg = "true";
defparam \led_ctrl_m0|addr[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add2~2 (
// Equation(s):
// \led_ctrl_m0|Add2~2_combout  = \led_ctrl_m0|addr [3] $ (((\led_ctrl_m0|addr [0] & (\led_ctrl_m0|addr [1] & \led_ctrl_m0|addr [2]))))

	.dataa(\led_ctrl_m0|addr [3]),
	.datab(\led_ctrl_m0|addr [0]),
	.datac(\led_ctrl_m0|addr [1]),
	.datad(\led_ctrl_m0|addr [2]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add2~2 .lut_mask = 16'h6AAA;
defparam \led_ctrl_m0|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \led_ctrl_m0|addr[3] (
	.clk(\led_ctrl_m0|clk_led~q ),
	.d(\led_ctrl_m0|Add2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_ctrl_m0|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|addr[3] .is_wysiwyg = "true";
defparam \led_ctrl_m0|addr[3] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \uart_rx~input (
	.i(uart_rx),
	.ibar(gnd),
	.o(\uart_rx~input_o ));
// synopsys translate_off
defparam \uart_rx~input .bus_hold = "false";
defparam \uart_rx~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \uart_rx_inst|rx_d0 (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_d0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_d0 .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_d0 .power_up = "low";
// synopsys translate_on

dffeas \uart_rx_inst|rx_d1 (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|rx_d0~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_d1 .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_d1 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[0]~16 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[0]~16_combout  = \uart_rx_inst|cycle_cnt [0] $ (VCC)
// \uart_rx_inst|cycle_cnt[0]~17  = CARRY(\uart_rx_inst|cycle_cnt [0])

	.dataa(\uart_rx_inst|cycle_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_rx_inst|cycle_cnt[0]~16_combout ),
	.cout(\uart_rx_inst|cycle_cnt[0]~17 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[0]~16 .lut_mask = 16'h55AA;
defparam \uart_rx_inst|cycle_cnt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|always6~0 (
// Equation(s):
// \uart_rx_inst|always6~0_combout  = (\uart_rx_inst|state.S_STOP~q  & ((\uart_rx_inst|state.S_START~q  $ (\uart_rx_inst|Selector1~1_combout )) # (!\uart_rx_inst|Selector3~2_combout ))) # (!\uart_rx_inst|state.S_STOP~q  & ((\uart_rx_inst|Selector3~2_combout 
// ) # (\uart_rx_inst|state.S_START~q  $ (\uart_rx_inst|Selector1~1_combout ))))

	.dataa(\uart_rx_inst|state.S_STOP~q ),
	.datab(\uart_rx_inst|Selector3~2_combout ),
	.datac(\uart_rx_inst|state.S_START~q ),
	.datad(\uart_rx_inst|Selector1~1_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always6~0 .lut_mask = 16'h6FF6;
defparam \uart_rx_inst|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|always6~1 (
// Equation(s):
// \uart_rx_inst|always6~1_combout  = (\uart_rx_inst|state.S_DATA~q ) # ((\uart_rx_inst|rx_d1~q  & (!\uart_rx_inst|state.S_IDLE~q  & !\uart_rx_inst|rx_d0~q )))

	.dataa(\uart_rx_inst|state.S_DATA~q ),
	.datab(\uart_rx_inst|rx_d1~q ),
	.datac(\uart_rx_inst|state.S_IDLE~q ),
	.datad(\uart_rx_inst|rx_d0~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|always6~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always6~1 .lut_mask = 16'hAAAE;
defparam \uart_rx_inst|always6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|always6~2 (
// Equation(s):
// \uart_rx_inst|always6~2_combout  = (\uart_rx_inst|always3~0_combout ) # ((\uart_rx_inst|always6~1_combout ) # (\uart_rx_inst|state.S_REC_BYTE~q  $ (\uart_rx_inst|Selector2~0_combout )))

	.dataa(\uart_rx_inst|always3~0_combout ),
	.datab(\uart_rx_inst|always6~1_combout ),
	.datac(\uart_rx_inst|state.S_REC_BYTE~q ),
	.datad(\uart_rx_inst|Selector2~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|always6~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always6~2 .lut_mask = 16'hEFFE;
defparam \uart_rx_inst|always6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[4]~24 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[4]~24_combout  = (\uart_rx_inst|cycle_cnt [4] & (\uart_rx_inst|cycle_cnt[3]~23  $ (GND))) # (!\uart_rx_inst|cycle_cnt [4] & (!\uart_rx_inst|cycle_cnt[3]~23  & VCC))
// \uart_rx_inst|cycle_cnt[4]~25  = CARRY((\uart_rx_inst|cycle_cnt [4] & !\uart_rx_inst|cycle_cnt[3]~23 ))

	.dataa(\uart_rx_inst|cycle_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[3]~23 ),
	.combout(\uart_rx_inst|cycle_cnt[4]~24_combout ),
	.cout(\uart_rx_inst|cycle_cnt[4]~25 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[4]~24 .lut_mask = 16'hA50A;
defparam \uart_rx_inst|cycle_cnt[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[5]~26 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[5]~26_combout  = (\uart_rx_inst|cycle_cnt [5] & (!\uart_rx_inst|cycle_cnt[4]~25 )) # (!\uart_rx_inst|cycle_cnt [5] & ((\uart_rx_inst|cycle_cnt[4]~25 ) # (GND)))
// \uart_rx_inst|cycle_cnt[5]~27  = CARRY((!\uart_rx_inst|cycle_cnt[4]~25 ) # (!\uart_rx_inst|cycle_cnt [5]))

	.dataa(\uart_rx_inst|cycle_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[4]~25 ),
	.combout(\uart_rx_inst|cycle_cnt[5]~26_combout ),
	.cout(\uart_rx_inst|cycle_cnt[5]~27 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[5]~26 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|cycle_cnt[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|cycle_cnt[5] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|cycle_cnt[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[5] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[6]~28 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[6]~28_combout  = (\uart_rx_inst|cycle_cnt [6] & (\uart_rx_inst|cycle_cnt[5]~27  $ (GND))) # (!\uart_rx_inst|cycle_cnt [6] & (!\uart_rx_inst|cycle_cnt[5]~27  & VCC))
// \uart_rx_inst|cycle_cnt[6]~29  = CARRY((\uart_rx_inst|cycle_cnt [6] & !\uart_rx_inst|cycle_cnt[5]~27 ))

	.dataa(\uart_rx_inst|cycle_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[5]~27 ),
	.combout(\uart_rx_inst|cycle_cnt[6]~28_combout ),
	.cout(\uart_rx_inst|cycle_cnt[6]~29 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[6]~28 .lut_mask = 16'hA50A;
defparam \uart_rx_inst|cycle_cnt[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|cycle_cnt[6] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|cycle_cnt[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[6] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Equal0~0 (
// Equation(s):
// \uart_rx_inst|Equal0~0_combout  = (\uart_rx_inst|cycle_cnt [3]) # ((\uart_rx_inst|cycle_cnt [6]) # ((!\uart_rx_inst|cycle_cnt [5]) # (!\uart_rx_inst|cycle_cnt [0])))

	.dataa(\uart_rx_inst|cycle_cnt [3]),
	.datab(\uart_rx_inst|cycle_cnt [6]),
	.datac(\uart_rx_inst|cycle_cnt [0]),
	.datad(\uart_rx_inst|cycle_cnt [5]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal0~0 .lut_mask = 16'hEFFF;
defparam \uart_rx_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[7]~30 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[7]~30_combout  = (\uart_rx_inst|cycle_cnt [7] & (!\uart_rx_inst|cycle_cnt[6]~29 )) # (!\uart_rx_inst|cycle_cnt [7] & ((\uart_rx_inst|cycle_cnt[6]~29 ) # (GND)))
// \uart_rx_inst|cycle_cnt[7]~31  = CARRY((!\uart_rx_inst|cycle_cnt[6]~29 ) # (!\uart_rx_inst|cycle_cnt [7]))

	.dataa(\uart_rx_inst|cycle_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[6]~29 ),
	.combout(\uart_rx_inst|cycle_cnt[7]~30_combout ),
	.cout(\uart_rx_inst|cycle_cnt[7]~31 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[7]~30 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|cycle_cnt[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|cycle_cnt[7] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|cycle_cnt[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[7] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[8]~32 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[8]~32_combout  = (\uart_rx_inst|cycle_cnt [8] & (\uart_rx_inst|cycle_cnt[7]~31  $ (GND))) # (!\uart_rx_inst|cycle_cnt [8] & (!\uart_rx_inst|cycle_cnt[7]~31  & VCC))
// \uart_rx_inst|cycle_cnt[8]~33  = CARRY((\uart_rx_inst|cycle_cnt [8] & !\uart_rx_inst|cycle_cnt[7]~31 ))

	.dataa(\uart_rx_inst|cycle_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[7]~31 ),
	.combout(\uart_rx_inst|cycle_cnt[8]~32_combout ),
	.cout(\uart_rx_inst|cycle_cnt[8]~33 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[8]~32 .lut_mask = 16'hA50A;
defparam \uart_rx_inst|cycle_cnt[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|cycle_cnt[8] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|cycle_cnt[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[8] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Equal0~1 (
// Equation(s):
// \uart_rx_inst|Equal0~1_combout  = (\uart_rx_inst|Equal0~0_combout ) # ((!\uart_rx_inst|Equal2~3_combout ) # (!\uart_rx_inst|cycle_cnt [8]))

	.dataa(\uart_rx_inst|Equal0~0_combout ),
	.datab(gnd),
	.datac(\uart_rx_inst|cycle_cnt [8]),
	.datad(\uart_rx_inst|Equal2~3_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal0~1 .lut_mask = 16'hAFFF;
defparam \uart_rx_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|always6~3 (
// Equation(s):
// \uart_rx_inst|always6~3_combout  = (\uart_rx_inst|always6~0_combout ) # ((\uart_rx_inst|always6~2_combout ) # ((\uart_rx_inst|state.S_REC_BYTE~q  & !\uart_rx_inst|Equal0~1_combout )))

	.dataa(\uart_rx_inst|always6~0_combout ),
	.datab(\uart_rx_inst|always6~2_combout ),
	.datac(\uart_rx_inst|state.S_REC_BYTE~q ),
	.datad(\uart_rx_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|always6~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always6~3 .lut_mask = 16'hEEFE;
defparam \uart_rx_inst|always6~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|cycle_cnt[0] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|cycle_cnt[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[1]~18 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[1]~18_combout  = (\uart_rx_inst|cycle_cnt [1] & (!\uart_rx_inst|cycle_cnt[0]~17 )) # (!\uart_rx_inst|cycle_cnt [1] & ((\uart_rx_inst|cycle_cnt[0]~17 ) # (GND)))
// \uart_rx_inst|cycle_cnt[1]~19  = CARRY((!\uart_rx_inst|cycle_cnt[0]~17 ) # (!\uart_rx_inst|cycle_cnt [1]))

	.dataa(\uart_rx_inst|cycle_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[0]~17 ),
	.combout(\uart_rx_inst|cycle_cnt[1]~18_combout ),
	.cout(\uart_rx_inst|cycle_cnt[1]~19 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[1]~18 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|cycle_cnt[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|cycle_cnt[1] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|cycle_cnt[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[2]~20 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[2]~20_combout  = (\uart_rx_inst|cycle_cnt [2] & (\uart_rx_inst|cycle_cnt[1]~19  $ (GND))) # (!\uart_rx_inst|cycle_cnt [2] & (!\uart_rx_inst|cycle_cnt[1]~19  & VCC))
// \uart_rx_inst|cycle_cnt[2]~21  = CARRY((\uart_rx_inst|cycle_cnt [2] & !\uart_rx_inst|cycle_cnt[1]~19 ))

	.dataa(\uart_rx_inst|cycle_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[1]~19 ),
	.combout(\uart_rx_inst|cycle_cnt[2]~20_combout ),
	.cout(\uart_rx_inst|cycle_cnt[2]~21 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[2]~20 .lut_mask = 16'hA50A;
defparam \uart_rx_inst|cycle_cnt[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|cycle_cnt[2] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|cycle_cnt[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[3]~22 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[3]~22_combout  = (\uart_rx_inst|cycle_cnt [3] & (!\uart_rx_inst|cycle_cnt[2]~21 )) # (!\uart_rx_inst|cycle_cnt [3] & ((\uart_rx_inst|cycle_cnt[2]~21 ) # (GND)))
// \uart_rx_inst|cycle_cnt[3]~23  = CARRY((!\uart_rx_inst|cycle_cnt[2]~21 ) # (!\uart_rx_inst|cycle_cnt [3]))

	.dataa(\uart_rx_inst|cycle_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[2]~21 ),
	.combout(\uart_rx_inst|cycle_cnt[3]~22_combout ),
	.cout(\uart_rx_inst|cycle_cnt[3]~23 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[3]~22 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|cycle_cnt[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|cycle_cnt[3] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|cycle_cnt[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[3] .power_up = "low";
// synopsys translate_on

dffeas \uart_rx_inst|cycle_cnt[4] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|cycle_cnt[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[4] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Equal2~0 (
// Equation(s):
// \uart_rx_inst|Equal2~0_combout  = (\uart_rx_inst|cycle_cnt [4] & (\uart_rx_inst|cycle_cnt [7] & (!\uart_rx_inst|cycle_cnt [1] & !\uart_rx_inst|cycle_cnt [2])))

	.dataa(\uart_rx_inst|cycle_cnt [4]),
	.datab(\uart_rx_inst|cycle_cnt [7]),
	.datac(\uart_rx_inst|cycle_cnt [1]),
	.datad(\uart_rx_inst|cycle_cnt [2]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~0 .lut_mask = 16'h0008;
defparam \uart_rx_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[9]~34 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[9]~34_combout  = (\uart_rx_inst|cycle_cnt [9] & (!\uart_rx_inst|cycle_cnt[8]~33 )) # (!\uart_rx_inst|cycle_cnt [9] & ((\uart_rx_inst|cycle_cnt[8]~33 ) # (GND)))
// \uart_rx_inst|cycle_cnt[9]~35  = CARRY((!\uart_rx_inst|cycle_cnt[8]~33 ) # (!\uart_rx_inst|cycle_cnt [9]))

	.dataa(\uart_rx_inst|cycle_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[8]~33 ),
	.combout(\uart_rx_inst|cycle_cnt[9]~34_combout ),
	.cout(\uart_rx_inst|cycle_cnt[9]~35 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[9]~34 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|cycle_cnt[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|cycle_cnt[9] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|cycle_cnt[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[9] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[10]~36 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[10]~36_combout  = (\uart_rx_inst|cycle_cnt [10] & (\uart_rx_inst|cycle_cnt[9]~35  $ (GND))) # (!\uart_rx_inst|cycle_cnt [10] & (!\uart_rx_inst|cycle_cnt[9]~35  & VCC))
// \uart_rx_inst|cycle_cnt[10]~37  = CARRY((\uart_rx_inst|cycle_cnt [10] & !\uart_rx_inst|cycle_cnt[9]~35 ))

	.dataa(\uart_rx_inst|cycle_cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[9]~35 ),
	.combout(\uart_rx_inst|cycle_cnt[10]~36_combout ),
	.cout(\uart_rx_inst|cycle_cnt[10]~37 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[10]~36 .lut_mask = 16'hA50A;
defparam \uart_rx_inst|cycle_cnt[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|cycle_cnt[10] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|cycle_cnt[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[10] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[11]~38 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[11]~38_combout  = (\uart_rx_inst|cycle_cnt [11] & (!\uart_rx_inst|cycle_cnt[10]~37 )) # (!\uart_rx_inst|cycle_cnt [11] & ((\uart_rx_inst|cycle_cnt[10]~37 ) # (GND)))
// \uart_rx_inst|cycle_cnt[11]~39  = CARRY((!\uart_rx_inst|cycle_cnt[10]~37 ) # (!\uart_rx_inst|cycle_cnt [11]))

	.dataa(\uart_rx_inst|cycle_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[10]~37 ),
	.combout(\uart_rx_inst|cycle_cnt[11]~38_combout ),
	.cout(\uart_rx_inst|cycle_cnt[11]~39 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[11]~38 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|cycle_cnt[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|cycle_cnt[11] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|cycle_cnt[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[11] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[12]~40 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[12]~40_combout  = (\uart_rx_inst|cycle_cnt [12] & (\uart_rx_inst|cycle_cnt[11]~39  $ (GND))) # (!\uart_rx_inst|cycle_cnt [12] & (!\uart_rx_inst|cycle_cnt[11]~39  & VCC))
// \uart_rx_inst|cycle_cnt[12]~41  = CARRY((\uart_rx_inst|cycle_cnt [12] & !\uart_rx_inst|cycle_cnt[11]~39 ))

	.dataa(\uart_rx_inst|cycle_cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[11]~39 ),
	.combout(\uart_rx_inst|cycle_cnt[12]~40_combout ),
	.cout(\uart_rx_inst|cycle_cnt[12]~41 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[12]~40 .lut_mask = 16'hA50A;
defparam \uart_rx_inst|cycle_cnt[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|cycle_cnt[12] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|cycle_cnt[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[12] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Equal2~1 (
// Equation(s):
// \uart_rx_inst|Equal2~1_combout  = (!\uart_rx_inst|cycle_cnt [9] & (!\uart_rx_inst|cycle_cnt [10] & (!\uart_rx_inst|cycle_cnt [11] & !\uart_rx_inst|cycle_cnt [12])))

	.dataa(\uart_rx_inst|cycle_cnt [9]),
	.datab(\uart_rx_inst|cycle_cnt [10]),
	.datac(\uart_rx_inst|cycle_cnt [11]),
	.datad(\uart_rx_inst|cycle_cnt [12]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~1 .lut_mask = 16'h0001;
defparam \uart_rx_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[13]~42 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[13]~42_combout  = (\uart_rx_inst|cycle_cnt [13] & (!\uart_rx_inst|cycle_cnt[12]~41 )) # (!\uart_rx_inst|cycle_cnt [13] & ((\uart_rx_inst|cycle_cnt[12]~41 ) # (GND)))
// \uart_rx_inst|cycle_cnt[13]~43  = CARRY((!\uart_rx_inst|cycle_cnt[12]~41 ) # (!\uart_rx_inst|cycle_cnt [13]))

	.dataa(\uart_rx_inst|cycle_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[12]~41 ),
	.combout(\uart_rx_inst|cycle_cnt[13]~42_combout ),
	.cout(\uart_rx_inst|cycle_cnt[13]~43 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[13]~42 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|cycle_cnt[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|cycle_cnt[13] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|cycle_cnt[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[13] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[14]~44 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[14]~44_combout  = (\uart_rx_inst|cycle_cnt [14] & (\uart_rx_inst|cycle_cnt[13]~43  $ (GND))) # (!\uart_rx_inst|cycle_cnt [14] & (!\uart_rx_inst|cycle_cnt[13]~43  & VCC))
// \uart_rx_inst|cycle_cnt[14]~45  = CARRY((\uart_rx_inst|cycle_cnt [14] & !\uart_rx_inst|cycle_cnt[13]~43 ))

	.dataa(\uart_rx_inst|cycle_cnt [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cycle_cnt[13]~43 ),
	.combout(\uart_rx_inst|cycle_cnt[14]~44_combout ),
	.cout(\uart_rx_inst|cycle_cnt[14]~45 ));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[14]~44 .lut_mask = 16'hA50A;
defparam \uart_rx_inst|cycle_cnt[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|cycle_cnt[14] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|cycle_cnt[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[14] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|cycle_cnt[15]~46 (
// Equation(s):
// \uart_rx_inst|cycle_cnt[15]~46_combout  = \uart_rx_inst|cycle_cnt [15] $ (\uart_rx_inst|cycle_cnt[14]~45 )

	.dataa(\uart_rx_inst|cycle_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_rx_inst|cycle_cnt[14]~45 ),
	.combout(\uart_rx_inst|cycle_cnt[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[15]~46 .lut_mask = 16'h5A5A;
defparam \uart_rx_inst|cycle_cnt[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|cycle_cnt[15] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|cycle_cnt[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|always6~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cycle_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cycle_cnt[15] .is_wysiwyg = "true";
defparam \uart_rx_inst|cycle_cnt[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Equal2~2 (
// Equation(s):
// \uart_rx_inst|Equal2~2_combout  = (!\uart_rx_inst|cycle_cnt [13] & (!\uart_rx_inst|cycle_cnt [14] & !\uart_rx_inst|cycle_cnt [15]))

	.dataa(gnd),
	.datab(\uart_rx_inst|cycle_cnt [13]),
	.datac(\uart_rx_inst|cycle_cnt [14]),
	.datad(\uart_rx_inst|cycle_cnt [15]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~2 .lut_mask = 16'h0003;
defparam \uart_rx_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Equal2~3 (
// Equation(s):
// \uart_rx_inst|Equal2~3_combout  = (\uart_rx_inst|Equal2~0_combout  & (\uart_rx_inst|Equal2~1_combout  & \uart_rx_inst|Equal2~2_combout ))

	.dataa(\uart_rx_inst|Equal2~0_combout ),
	.datab(\uart_rx_inst|Equal2~1_combout ),
	.datac(\uart_rx_inst|Equal2~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~3 .lut_mask = 16'h8080;
defparam \uart_rx_inst|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Equal2~4 (
// Equation(s):
// \uart_rx_inst|Equal2~4_combout  = (\uart_rx_inst|cycle_cnt [3] & (\uart_rx_inst|cycle_cnt [6] & (!\uart_rx_inst|cycle_cnt [0] & !\uart_rx_inst|cycle_cnt [5])))

	.dataa(\uart_rx_inst|cycle_cnt [3]),
	.datab(\uart_rx_inst|cycle_cnt [6]),
	.datac(\uart_rx_inst|cycle_cnt [0]),
	.datad(\uart_rx_inst|cycle_cnt [5]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~4 .lut_mask = 16'h0008;
defparam \uart_rx_inst|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|always3~0 (
// Equation(s):
// \uart_rx_inst|always3~0_combout  = (\uart_rx_inst|state.S_STOP~q  & (\uart_rx_inst|Equal2~3_combout  & (\uart_rx_inst|Equal2~4_combout  & !\uart_rx_inst|cycle_cnt [8])))

	.dataa(\uart_rx_inst|state.S_STOP~q ),
	.datab(\uart_rx_inst|Equal2~3_combout ),
	.datac(\uart_rx_inst|Equal2~4_combout ),
	.datad(\uart_rx_inst|cycle_cnt [8]),
	.cin(gnd),
	.combout(\uart_rx_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always3~0 .lut_mask = 16'h0080;
defparam \uart_rx_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|state.S_DATA (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|always3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|state.S_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|state.S_DATA .is_wysiwyg = "true";
defparam \uart_rx_inst|state.S_DATA .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Selector0~0 (
// Equation(s):
// \uart_rx_inst|Selector0~0_combout  = (!\uart_rx_inst|state.S_DATA~q  & ((\uart_rx_inst|state.S_IDLE~q ) # ((!\uart_rx_inst|rx_d0~q  & \uart_rx_inst|rx_d1~q ))))

	.dataa(\uart_rx_inst|state.S_DATA~q ),
	.datab(\uart_rx_inst|rx_d0~q ),
	.datac(\uart_rx_inst|rx_d1~q ),
	.datad(\uart_rx_inst|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Selector0~0 .lut_mask = 16'h5510;
defparam \uart_rx_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|state.S_IDLE (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|state.S_IDLE .is_wysiwyg = "true";
defparam \uart_rx_inst|state.S_IDLE .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Selector1~0 (
// Equation(s):
// \uart_rx_inst|Selector1~0_combout  = (\uart_rx_inst|rx_d1~q  & (!\uart_rx_inst|state.S_IDLE~q  & !\uart_rx_inst|rx_d0~q ))

	.dataa(\uart_rx_inst|rx_d1~q ),
	.datab(gnd),
	.datac(\uart_rx_inst|state.S_IDLE~q ),
	.datad(\uart_rx_inst|rx_d0~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Selector1~0 .lut_mask = 16'h000A;
defparam \uart_rx_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Selector1~1 (
// Equation(s):
// \uart_rx_inst|Selector1~1_combout  = (\uart_rx_inst|Selector1~0_combout ) # ((\uart_rx_inst|Equal0~1_combout  & \uart_rx_inst|state.S_START~q ))

	.dataa(\uart_rx_inst|Selector1~0_combout ),
	.datab(\uart_rx_inst|Equal0~1_combout ),
	.datac(\uart_rx_inst|state.S_START~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Selector1~1 .lut_mask = 16'hEAEA;
defparam \uart_rx_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|state.S_START (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|state.S_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|state.S_START .is_wysiwyg = "true";
defparam \uart_rx_inst|state.S_START .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|bit_cnt~0 (
// Equation(s):
// \uart_rx_inst|bit_cnt~0_combout  = (!\uart_rx_inst|bit_cnt [0] & \uart_rx_inst|state.S_REC_BYTE~q )

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|state.S_REC_BYTE~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|bit_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt~0 .lut_mask = 16'h5500;
defparam \uart_rx_inst|bit_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|bit_cnt[2]~1 (
// Equation(s):
// \uart_rx_inst|bit_cnt[2]~1_combout  = ((!\uart_rx_inst|Equal0~0_combout  & (\uart_rx_inst|cycle_cnt [8] & \uart_rx_inst|Equal2~3_combout ))) # (!\uart_rx_inst|state.S_REC_BYTE~q )

	.dataa(\uart_rx_inst|state.S_REC_BYTE~q ),
	.datab(\uart_rx_inst|Equal0~0_combout ),
	.datac(\uart_rx_inst|cycle_cnt [8]),
	.datad(\uart_rx_inst|Equal2~3_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|bit_cnt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[2]~1 .lut_mask = 16'h7555;
defparam \uart_rx_inst|bit_cnt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|bit_cnt[0] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|bit_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|bit_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_cnt[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|bit_cnt~2 (
// Equation(s):
// \uart_rx_inst|bit_cnt~2_combout  = (\uart_rx_inst|state.S_REC_BYTE~q  & (\uart_rx_inst|bit_cnt [0] $ (\uart_rx_inst|bit_cnt [1])))

	.dataa(\uart_rx_inst|state.S_REC_BYTE~q ),
	.datab(gnd),
	.datac(\uart_rx_inst|bit_cnt [0]),
	.datad(\uart_rx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|bit_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt~2 .lut_mask = 16'h0AA0;
defparam \uart_rx_inst|bit_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|bit_cnt[1] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|bit_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|bit_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_cnt[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|bit_cnt~3 (
// Equation(s):
// \uart_rx_inst|bit_cnt~3_combout  = (\uart_rx_inst|state.S_REC_BYTE~q  & (\uart_rx_inst|bit_cnt [2] $ (((\uart_rx_inst|bit_cnt [0] & \uart_rx_inst|bit_cnt [1])))))

	.dataa(\uart_rx_inst|state.S_REC_BYTE~q ),
	.datab(\uart_rx_inst|bit_cnt [2]),
	.datac(\uart_rx_inst|bit_cnt [0]),
	.datad(\uart_rx_inst|bit_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|bit_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt~3 .lut_mask = 16'h2888;
defparam \uart_rx_inst|bit_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|bit_cnt[2] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|bit_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|bit_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|bit_cnt[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|bit_cnt[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Selector3~0 (
// Equation(s):
// \uart_rx_inst|Selector3~0_combout  = (\uart_rx_inst|bit_cnt [0] & (\uart_rx_inst|bit_cnt [1] & \uart_rx_inst|bit_cnt [2]))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|bit_cnt [1]),
	.datac(\uart_rx_inst|bit_cnt [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Selector3~0 .lut_mask = 16'h8080;
defparam \uart_rx_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Selector3~1 (
// Equation(s):
// \uart_rx_inst|Selector3~1_combout  = (\uart_rx_inst|cycle_cnt [8] & (\uart_rx_inst|Equal2~3_combout  & (\uart_rx_inst|Selector3~0_combout  & !\uart_rx_inst|Equal0~0_combout )))

	.dataa(\uart_rx_inst|cycle_cnt [8]),
	.datab(\uart_rx_inst|Equal2~3_combout ),
	.datac(\uart_rx_inst|Selector3~0_combout ),
	.datad(\uart_rx_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Selector3~1 .lut_mask = 16'h0080;
defparam \uart_rx_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Selector2~0 (
// Equation(s):
// \uart_rx_inst|Selector2~0_combout  = (\uart_rx_inst|state.S_REC_BYTE~q  & (((\uart_rx_inst|state.S_START~q  & !\uart_rx_inst|Equal0~1_combout )) # (!\uart_rx_inst|Selector3~1_combout ))) # (!\uart_rx_inst|state.S_REC_BYTE~q  & 
// (\uart_rx_inst|state.S_START~q  & ((!\uart_rx_inst|Equal0~1_combout ))))

	.dataa(\uart_rx_inst|state.S_REC_BYTE~q ),
	.datab(\uart_rx_inst|state.S_START~q ),
	.datac(\uart_rx_inst|Selector3~1_combout ),
	.datad(\uart_rx_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Selector2~0 .lut_mask = 16'h0ACE;
defparam \uart_rx_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|state.S_REC_BYTE (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|state.S_REC_BYTE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|state.S_REC_BYTE .is_wysiwyg = "true";
defparam \uart_rx_inst|state.S_REC_BYTE .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Equal2~5 (
// Equation(s):
// \uart_rx_inst|Equal2~5_combout  = (\uart_rx_inst|Equal2~3_combout  & (\uart_rx_inst|Equal2~4_combout  & !\uart_rx_inst|cycle_cnt [8]))

	.dataa(\uart_rx_inst|Equal2~3_combout ),
	.datab(\uart_rx_inst|Equal2~4_combout ),
	.datac(gnd),
	.datad(\uart_rx_inst|cycle_cnt [8]),
	.cin(gnd),
	.combout(\uart_rx_inst|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Equal2~5 .lut_mask = 16'h0088;
defparam \uart_rx_inst|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Selector3~2 (
// Equation(s):
// \uart_rx_inst|Selector3~2_combout  = (\uart_rx_inst|state.S_REC_BYTE~q  & ((\uart_rx_inst|Selector3~1_combout ) # ((\uart_rx_inst|state.S_STOP~q  & !\uart_rx_inst|Equal2~5_combout )))) # (!\uart_rx_inst|state.S_REC_BYTE~q  & 
// (((\uart_rx_inst|state.S_STOP~q  & !\uart_rx_inst|Equal2~5_combout ))))

	.dataa(\uart_rx_inst|state.S_REC_BYTE~q ),
	.datab(\uart_rx_inst|Selector3~1_combout ),
	.datac(\uart_rx_inst|state.S_STOP~q ),
	.datad(\uart_rx_inst|Equal2~5_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Selector3~2 .lut_mask = 16'h88F8;
defparam \uart_rx_inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|state.S_STOP (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|state.S_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|state.S_STOP .is_wysiwyg = "true";
defparam \uart_rx_inst|state.S_STOP .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_out_en~0 (
// Equation(s):
// \uart_rx_inst|rx_out_en~0_combout  = (\uart_rx_inst|state.S_STOP~q  & ((\uart_rx_inst|Equal2~5_combout ) # ((\uart_rx_inst|rx_out_en~q  & !\uart_rx_inst|state.S_DATA~q )))) # (!\uart_rx_inst|state.S_STOP~q  & (((\uart_rx_inst|rx_out_en~q  & 
// !\uart_rx_inst|state.S_DATA~q ))))

	.dataa(\uart_rx_inst|state.S_STOP~q ),
	.datab(\uart_rx_inst|Equal2~5_combout ),
	.datac(\uart_rx_inst|rx_out_en~q ),
	.datad(\uart_rx_inst|state.S_DATA~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_out_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_out_en~0 .lut_mask = 16'h88F8;
defparam \uart_rx_inst|rx_out_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_out_en (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|rx_out_en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_out_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_out_en .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_out_en .power_up = "low";
// synopsys translate_on

dffeas \uart_rx_inst|rx_r (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|rx_out_en~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_r .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_r .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|always7~0 (
// Equation(s):
// \uart_rx_inst|always7~0_combout  = (\uart_rx_inst|Equal2~3_combout  & (\uart_rx_inst|Equal2~4_combout  & (\uart_rx_inst|state.S_REC_BYTE~q  & !\uart_rx_inst|cycle_cnt [8])))

	.dataa(\uart_rx_inst|Equal2~3_combout ),
	.datab(\uart_rx_inst|Equal2~4_combout ),
	.datac(\uart_rx_inst|state.S_REC_BYTE~q ),
	.datad(\uart_rx_inst|cycle_cnt [8]),
	.cin(gnd),
	.combout(\uart_rx_inst|always7~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|always7~0 .lut_mask = 16'h0080;
defparam \uart_rx_inst|always7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Decoder0~0 (
// Equation(s):
// \uart_rx_inst|Decoder0~0_combout  = (\uart_rx_inst|bit_cnt [0] & (\uart_rx_inst|bit_cnt [1] & (\uart_rx_inst|bit_cnt [2] & \uart_rx_inst|always7~0_combout )))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|bit_cnt [1]),
	.datac(\uart_rx_inst|bit_cnt [2]),
	.datad(\uart_rx_inst|always7~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~0 .lut_mask = 16'h8000;
defparam \uart_rx_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_bits[7]~0 (
// Equation(s):
// \uart_rx_inst|rx_bits[7]~0_combout  = (\uart_rx_inst|Decoder0~0_combout  & (\uart_rx~input_o )) # (!\uart_rx_inst|Decoder0~0_combout  & ((\uart_rx_inst|rx_bits [7])))

	.dataa(\uart_rx~input_o ),
	.datab(\uart_rx_inst|rx_bits [7]),
	.datac(gnd),
	.datad(\uart_rx_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_bits[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[7]~0 .lut_mask = 16'hAACC;
defparam \uart_rx_inst|rx_bits[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_bits[7] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|rx_bits[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_bits [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[7] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_bits[7] .power_up = "low";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data_r[7] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|rx_bits [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data_r[7] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data_r[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_cnt~1 (
// Equation(s):
// \uart_rx_inst|rx_cnt~1_combout  = \uart_rx_inst|rx_cnt [0] $ (!\uart_rx_inst|rx_cnt [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_rx_inst|rx_cnt [0]),
	.datad(\uart_rx_inst|rx_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_cnt~1 .lut_mask = 16'hF00F;
defparam \uart_rx_inst|rx_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_cnt[1] (
	.clk(\uart_rx_inst|rx_out_en~q ),
	.d(\uart_rx_inst|rx_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_cnt[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_cnt[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_cnt~2 (
// Equation(s):
// \uart_rx_inst|rx_cnt~2_combout  = (!\uart_rx_inst|rx_cnt [0] & ((\uart_rx_inst|rx_cnt [2]) # (\uart_rx_inst|rx_cnt [1])))

	.dataa(\uart_rx_inst|rx_cnt [0]),
	.datab(gnd),
	.datac(\uart_rx_inst|rx_cnt [2]),
	.datad(\uart_rx_inst|rx_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_cnt~2 .lut_mask = 16'h5550;
defparam \uart_rx_inst|rx_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_cnt[0] (
	.clk(\uart_rx_inst|rx_out_en~q ),
	.d(\uart_rx_inst|rx_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_cnt[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_cnt[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_cnt[2]~0 (
// Equation(s):
// \uart_rx_inst|rx_cnt[2]~0_combout  = \uart_rx_inst|rx_cnt [2] $ (((!\uart_rx_inst|rx_cnt [0] & !\uart_rx_inst|rx_cnt [1])))

	.dataa(\uart_rx_inst|rx_cnt [2]),
	.datab(\uart_rx_inst|rx_cnt [0]),
	.datac(\uart_rx_inst|rx_cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_cnt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_cnt[2]~0 .lut_mask = 16'hA9A9;
defparam \uart_rx_inst|rx_cnt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_cnt[2] (
	.clk(\uart_rx_inst|rx_out_en~q ),
	.d(\uart_rx_inst|rx_cnt[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_cnt[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_cnt[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Decoder1~0 (
// Equation(s):
// \uart_rx_inst|Decoder1~0_combout  = (\uart_rx_inst|rx_cnt [2] & (\uart_rx_inst|rx_cnt [1] & !\uart_rx_inst|rx_cnt [0]))

	.dataa(\uart_rx_inst|rx_cnt [2]),
	.datab(\uart_rx_inst|rx_cnt [1]),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_cnt [0]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder1~0 .lut_mask = 16'h0088;
defparam \uart_rx_inst|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|light (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|rx_data_r [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|light~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|light .is_wysiwyg = "true";
defparam \uart_rx_inst|light .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|light_cnt[6]~6 (
// Equation(s):
// \led_ctrl_m0|light_cnt[6]~6_cout  = CARRY((\led_ctrl_m0|data_cnt [1] & \led_ctrl_m0|light_cnt [0]))

	.dataa(\led_ctrl_m0|data_cnt [1]),
	.datab(\led_ctrl_m0|light_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\led_ctrl_m0|light_cnt[6]~6_cout ));
// synopsys translate_off
defparam \led_ctrl_m0|light_cnt[6]~6 .lut_mask = 16'h0088;
defparam \led_ctrl_m0|light_cnt[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|light_cnt[6]~8 (
// Equation(s):
// \led_ctrl_m0|light_cnt[6]~8_cout  = CARRY((!\led_ctrl_m0|light_cnt[6]~6_cout ) # (!\led_ctrl_m0|data_cnt [2]))

	.dataa(\led_ctrl_m0|data_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|light_cnt[6]~6_cout ),
	.combout(),
	.cout(\led_ctrl_m0|light_cnt[6]~8_cout ));
// synopsys translate_off
defparam \led_ctrl_m0|light_cnt[6]~8 .lut_mask = 16'h005F;
defparam \led_ctrl_m0|light_cnt[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|light_cnt[6]~10 (
// Equation(s):
// \led_ctrl_m0|light_cnt[6]~10_cout  = CARRY((\led_ctrl_m0|data_cnt [3] & !\led_ctrl_m0|light_cnt[6]~8_cout ))

	.dataa(\led_ctrl_m0|data_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|light_cnt[6]~8_cout ),
	.combout(),
	.cout(\led_ctrl_m0|light_cnt[6]~10_cout ));
// synopsys translate_off
defparam \led_ctrl_m0|light_cnt[6]~10 .lut_mask = 16'h000A;
defparam \led_ctrl_m0|light_cnt[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|light_cnt[6]~12 (
// Equation(s):
// \led_ctrl_m0|light_cnt[6]~12_cout  = CARRY((!\led_ctrl_m0|light_cnt[6]~10_cout ) # (!\led_ctrl_m0|data_cnt [4]))

	.dataa(\led_ctrl_m0|data_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|light_cnt[6]~10_cout ),
	.combout(),
	.cout(\led_ctrl_m0|light_cnt[6]~12_cout ));
// synopsys translate_off
defparam \led_ctrl_m0|light_cnt[6]~12 .lut_mask = 16'h005F;
defparam \led_ctrl_m0|light_cnt[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|light_cnt[6]~14 (
// Equation(s):
// \led_ctrl_m0|light_cnt[6]~14_cout  = CARRY((\led_ctrl_m0|data_cnt [5] & !\led_ctrl_m0|light_cnt[6]~12_cout ))

	.dataa(\led_ctrl_m0|data_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|light_cnt[6]~12_cout ),
	.combout(),
	.cout(\led_ctrl_m0|light_cnt[6]~14_cout ));
// synopsys translate_off
defparam \led_ctrl_m0|light_cnt[6]~14 .lut_mask = 16'h000A;
defparam \led_ctrl_m0|light_cnt[6]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|light_cnt[6]~15 (
// Equation(s):
// \led_ctrl_m0|light_cnt[6]~15_combout  = (\led_ctrl_m0|light_cnt [6] & (!\led_ctrl_m0|light_cnt[6]~14_cout )) # (!\led_ctrl_m0|light_cnt [6] & ((\led_ctrl_m0|light_cnt[6]~14_cout ) # (GND)))
// \led_ctrl_m0|light_cnt[6]~16  = CARRY((!\led_ctrl_m0|light_cnt[6]~14_cout ) # (!\led_ctrl_m0|light_cnt [6]))

	.dataa(\led_ctrl_m0|light_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|light_cnt[6]~14_cout ),
	.combout(\led_ctrl_m0|light_cnt[6]~15_combout ),
	.cout(\led_ctrl_m0|light_cnt[6]~16 ));
// synopsys translate_off
defparam \led_ctrl_m0|light_cnt[6]~15 .lut_mask = 16'h5A5F;
defparam \led_ctrl_m0|light_cnt[6]~15 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|light_cnt[6] (
	.clk(\led_ctrl_m0|clk_led~q ),
	.d(\led_ctrl_m0|light_cnt[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|light_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|light_cnt[6] .is_wysiwyg = "true";
defparam \led_ctrl_m0|light_cnt[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|light_cnt[7]~17 (
// Equation(s):
// \led_ctrl_m0|light_cnt[7]~17_combout  = (\led_ctrl_m0|light_cnt [7] & (\led_ctrl_m0|light_cnt[6]~16  $ (GND))) # (!\led_ctrl_m0|light_cnt [7] & (!\led_ctrl_m0|light_cnt[6]~16  & VCC))
// \led_ctrl_m0|light_cnt[7]~18  = CARRY((\led_ctrl_m0|light_cnt [7] & !\led_ctrl_m0|light_cnt[6]~16 ))

	.dataa(\led_ctrl_m0|light_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|light_cnt[6]~16 ),
	.combout(\led_ctrl_m0|light_cnt[7]~17_combout ),
	.cout(\led_ctrl_m0|light_cnt[7]~18 ));
// synopsys translate_off
defparam \led_ctrl_m0|light_cnt[7]~17 .lut_mask = 16'hA50A;
defparam \led_ctrl_m0|light_cnt[7]~17 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|light_cnt[7] (
	.clk(\led_ctrl_m0|clk_led~q ),
	.d(\led_ctrl_m0|light_cnt[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|light_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|light_cnt[7] .is_wysiwyg = "true";
defparam \led_ctrl_m0|light_cnt[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|light_cnt[8]~19 (
// Equation(s):
// \led_ctrl_m0|light_cnt[8]~19_combout  = (\led_ctrl_m0|light_cnt [8] & (!\led_ctrl_m0|light_cnt[7]~18 )) # (!\led_ctrl_m0|light_cnt [8] & ((\led_ctrl_m0|light_cnt[7]~18 ) # (GND)))
// \led_ctrl_m0|light_cnt[8]~20  = CARRY((!\led_ctrl_m0|light_cnt[7]~18 ) # (!\led_ctrl_m0|light_cnt [8]))

	.dataa(\led_ctrl_m0|light_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|light_cnt[7]~18 ),
	.combout(\led_ctrl_m0|light_cnt[8]~19_combout ),
	.cout(\led_ctrl_m0|light_cnt[8]~20 ));
// synopsys translate_off
defparam \led_ctrl_m0|light_cnt[8]~19 .lut_mask = 16'h5A5F;
defparam \led_ctrl_m0|light_cnt[8]~19 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|light_cnt[8] (
	.clk(\led_ctrl_m0|clk_led~q ),
	.d(\led_ctrl_m0|light_cnt[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|light_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|light_cnt[8] .is_wysiwyg = "true";
defparam \led_ctrl_m0|light_cnt[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|light_cnt[9]~21 (
// Equation(s):
// \led_ctrl_m0|light_cnt[9]~21_combout  = (\led_ctrl_m0|light_cnt [9] & (\led_ctrl_m0|light_cnt[8]~20  $ (GND))) # (!\led_ctrl_m0|light_cnt [9] & (!\led_ctrl_m0|light_cnt[8]~20  & VCC))
// \led_ctrl_m0|light_cnt[9]~22  = CARRY((\led_ctrl_m0|light_cnt [9] & !\led_ctrl_m0|light_cnt[8]~20 ))

	.dataa(\led_ctrl_m0|light_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led_ctrl_m0|light_cnt[8]~20 ),
	.combout(\led_ctrl_m0|light_cnt[9]~21_combout ),
	.cout(\led_ctrl_m0|light_cnt[9]~22 ));
// synopsys translate_off
defparam \led_ctrl_m0|light_cnt[9]~21 .lut_mask = 16'hA50A;
defparam \led_ctrl_m0|light_cnt[9]~21 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|light_cnt[9] (
	.clk(\led_ctrl_m0|clk_led~q ),
	.d(\led_ctrl_m0|light_cnt[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|light_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|light_cnt[9] .is_wysiwyg = "true";
defparam \led_ctrl_m0|light_cnt[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|light_cnt[10]~23 (
// Equation(s):
// \led_ctrl_m0|light_cnt[10]~23_combout  = \led_ctrl_m0|light_cnt [10] $ (\led_ctrl_m0|light_cnt[9]~22 )

	.dataa(\led_ctrl_m0|light_cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\led_ctrl_m0|light_cnt[9]~22 ),
	.combout(\led_ctrl_m0|light_cnt[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|light_cnt[10]~23 .lut_mask = 16'h5A5A;
defparam \led_ctrl_m0|light_cnt[10]~23 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \led_ctrl_m0|light_cnt[10] (
	.clk(\led_ctrl_m0|clk_led~q ),
	.d(\led_ctrl_m0|light_cnt[10]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|light_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|light_cnt[10] .is_wysiwyg = "true";
defparam \led_ctrl_m0|light_cnt[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|led_G~0 (
// Equation(s):
// \led_ctrl_m0|led_G~0_combout  = (\uart_rx_inst|light~q  & \led_ctrl_m0|light_cnt [10])

	.dataa(\uart_rx_inst|light~q ),
	.datab(\led_ctrl_m0|light_cnt [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|led_G~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|led_G~0 .lut_mask = 16'h8888;
defparam \led_ctrl_m0|led_G~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \led_ctrl_m0|led_G (
	.clk(\led_ctrl_m0|clk_led~q ),
	.d(\led_ctrl_m0|led_G~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|led_G~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|led_G .is_wysiwyg = "true";
defparam \led_ctrl_m0|led_G .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|addr[0]~_wirecell (
// Equation(s):
// \led_ctrl_m0|addr[0]~_wirecell_combout  = !\led_ctrl_m0|addr [0]

	.dataa(\led_ctrl_m0|addr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|addr[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|addr[0]~_wirecell .lut_mask = 16'h5555;
defparam \led_ctrl_m0|addr[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Decoder0~1 (
// Equation(s):
// \uart_rx_inst|Decoder0~1_combout  = (!\uart_rx_inst|bit_cnt [0] & (!\uart_rx_inst|bit_cnt [1] & (!\uart_rx_inst|bit_cnt [2] & \uart_rx_inst|always7~0_combout )))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|bit_cnt [1]),
	.datac(\uart_rx_inst|bit_cnt [2]),
	.datad(\uart_rx_inst|always7~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~1 .lut_mask = 16'h0100;
defparam \uart_rx_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_bits[0]~1 (
// Equation(s):
// \uart_rx_inst|rx_bits[0]~1_combout  = (\uart_rx_inst|Decoder0~1_combout  & (\uart_rx~input_o )) # (!\uart_rx_inst|Decoder0~1_combout  & ((\uart_rx_inst|rx_bits [0])))

	.dataa(\uart_rx~input_o ),
	.datab(\uart_rx_inst|rx_bits [0]),
	.datac(gnd),
	.datad(\uart_rx_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_bits[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[0]~1 .lut_mask = 16'hAACC;
defparam \uart_rx_inst|rx_bits[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_bits[0] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|rx_bits[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_bits [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_bits[0] .power_up = "low";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data_r[0] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|rx_bits [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data_r[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data_r[0] .power_up = "low";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[48] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|rx_data_r [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [48]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[48] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[48] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add5~0 (
// Equation(s):
// \led_ctrl_m0|Add5~0_combout  = \uart_rx_inst|rx_data [48]

	.dataa(gnd),
	.datab(\uart_rx_inst|rx_data [48]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add5~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add5~0 .lut_mask = 16'hCCCC;
defparam \led_ctrl_m0|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Decoder0~2 (
// Equation(s):
// \uart_rx_inst|Decoder0~2_combout  = (\uart_rx_inst|bit_cnt [0] & (!\uart_rx_inst|bit_cnt [1] & (!\uart_rx_inst|bit_cnt [2] & \uart_rx_inst|always7~0_combout )))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|bit_cnt [1]),
	.datac(\uart_rx_inst|bit_cnt [2]),
	.datad(\uart_rx_inst|always7~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~2 .lut_mask = 16'h0200;
defparam \uart_rx_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_bits[1]~2 (
// Equation(s):
// \uart_rx_inst|rx_bits[1]~2_combout  = (\uart_rx_inst|Decoder0~2_combout  & (\uart_rx~input_o )) # (!\uart_rx_inst|Decoder0~2_combout  & ((\uart_rx_inst|rx_bits [1])))

	.dataa(\uart_rx~input_o ),
	.datab(\uart_rx_inst|rx_bits [1]),
	.datac(gnd),
	.datad(\uart_rx_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_bits[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[1]~2 .lut_mask = 16'hAACC;
defparam \uart_rx_inst|rx_bits[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_bits[1] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|rx_bits[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_bits [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_bits[1] .power_up = "low";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data_r[1] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|rx_bits [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data_r[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data_r[1] .power_up = "low";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[49] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|rx_data_r [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [49]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[49] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[49] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add5~2 (
// Equation(s):
// \led_ctrl_m0|Add5~2_combout  = \uart_rx_inst|rx_data [49]

	.dataa(\uart_rx_inst|rx_data [49]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add5~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add5~2 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Decoder0~3 (
// Equation(s):
// \uart_rx_inst|Decoder0~3_combout  = (!\uart_rx_inst|bit_cnt [0] & (\uart_rx_inst|bit_cnt [1] & (!\uart_rx_inst|bit_cnt [2] & \uart_rx_inst|always7~0_combout )))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|bit_cnt [1]),
	.datac(\uart_rx_inst|bit_cnt [2]),
	.datad(\uart_rx_inst|always7~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~3 .lut_mask = 16'h0400;
defparam \uart_rx_inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_bits[2]~3 (
// Equation(s):
// \uart_rx_inst|rx_bits[2]~3_combout  = (\uart_rx_inst|Decoder0~3_combout  & (\uart_rx~input_o )) # (!\uart_rx_inst|Decoder0~3_combout  & ((\uart_rx_inst|rx_bits [2])))

	.dataa(\uart_rx~input_o ),
	.datab(\uart_rx_inst|rx_bits [2]),
	.datac(gnd),
	.datad(\uart_rx_inst|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_bits[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[2]~3 .lut_mask = 16'hAACC;
defparam \uart_rx_inst|rx_bits[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_bits[2] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|rx_bits[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_bits [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_bits[2] .power_up = "low";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data_r[2] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|rx_bits [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data_r[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data_r[2] .power_up = "low";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[50] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|rx_data_r [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [50]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[50] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[50] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add5~4 (
// Equation(s):
// \led_ctrl_m0|Add5~4_combout  = \uart_rx_inst|rx_data [50]

	.dataa(\uart_rx_inst|rx_data [50]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add5~4_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add5~4 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Decoder0~4 (
// Equation(s):
// \uart_rx_inst|Decoder0~4_combout  = (\uart_rx_inst|bit_cnt [0] & (\uart_rx_inst|bit_cnt [1] & (!\uart_rx_inst|bit_cnt [2] & \uart_rx_inst|always7~0_combout )))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|bit_cnt [1]),
	.datac(\uart_rx_inst|bit_cnt [2]),
	.datad(\uart_rx_inst|always7~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~4 .lut_mask = 16'h0800;
defparam \uart_rx_inst|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_bits[3]~4 (
// Equation(s):
// \uart_rx_inst|rx_bits[3]~4_combout  = (\uart_rx_inst|Decoder0~4_combout  & (\uart_rx~input_o )) # (!\uart_rx_inst|Decoder0~4_combout  & ((\uart_rx_inst|rx_bits [3])))

	.dataa(\uart_rx~input_o ),
	.datab(\uart_rx_inst|rx_bits [3]),
	.datac(gnd),
	.datad(\uart_rx_inst|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_bits[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[3]~4 .lut_mask = 16'hAACC;
defparam \uart_rx_inst|rx_bits[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_bits[3] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|rx_bits[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_bits [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_bits[3] .power_up = "low";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data_r[3] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|rx_bits [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data_r[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data_r[3] .power_up = "low";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[51] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|rx_data_r [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [51]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[51] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[51] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add5~6 (
// Equation(s):
// \led_ctrl_m0|Add5~6_combout  = \uart_rx_inst|rx_data [51]

	.dataa(\uart_rx_inst|rx_data [51]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add5~6_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add5~6 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Decoder0~5 (
// Equation(s):
// \uart_rx_inst|Decoder0~5_combout  = (!\uart_rx_inst|bit_cnt [0] & (!\uart_rx_inst|bit_cnt [1] & (\uart_rx_inst|bit_cnt [2] & \uart_rx_inst|always7~0_combout )))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|bit_cnt [1]),
	.datac(\uart_rx_inst|bit_cnt [2]),
	.datad(\uart_rx_inst|always7~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~5 .lut_mask = 16'h1000;
defparam \uart_rx_inst|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_bits[4]~5 (
// Equation(s):
// \uart_rx_inst|rx_bits[4]~5_combout  = (\uart_rx_inst|Decoder0~5_combout  & (\uart_rx~input_o )) # (!\uart_rx_inst|Decoder0~5_combout  & ((\uart_rx_inst|rx_bits [4])))

	.dataa(\uart_rx~input_o ),
	.datab(\uart_rx_inst|rx_bits [4]),
	.datac(gnd),
	.datad(\uart_rx_inst|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_bits[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[4]~5 .lut_mask = 16'hAACC;
defparam \uart_rx_inst|rx_bits[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_bits[4] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|rx_bits[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_bits [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[4] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_bits[4] .power_up = "low";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data_r[4] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|rx_bits [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data_r[4] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data_r[4] .power_up = "low";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[52] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|rx_data_r [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [52]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[52] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[52] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add5~8 (
// Equation(s):
// \led_ctrl_m0|Add5~8_combout  = \uart_rx_inst|rx_data [52]

	.dataa(\uart_rx_inst|rx_data [52]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add5~8_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add5~8 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Decoder0~6 (
// Equation(s):
// \uart_rx_inst|Decoder0~6_combout  = (\uart_rx_inst|bit_cnt [0] & (!\uart_rx_inst|bit_cnt [1] & (\uart_rx_inst|bit_cnt [2] & \uart_rx_inst|always7~0_combout )))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|bit_cnt [1]),
	.datac(\uart_rx_inst|bit_cnt [2]),
	.datad(\uart_rx_inst|always7~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~6 .lut_mask = 16'h2000;
defparam \uart_rx_inst|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_bits[5]~6 (
// Equation(s):
// \uart_rx_inst|rx_bits[5]~6_combout  = (\uart_rx_inst|Decoder0~6_combout  & (\uart_rx~input_o )) # (!\uart_rx_inst|Decoder0~6_combout  & ((\uart_rx_inst|rx_bits [5])))

	.dataa(\uart_rx~input_o ),
	.datab(\uart_rx_inst|rx_bits [5]),
	.datac(gnd),
	.datad(\uart_rx_inst|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_bits[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[5]~6 .lut_mask = 16'hAACC;
defparam \uart_rx_inst|rx_bits[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_bits[5] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|rx_bits[5]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_bits [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[5] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_bits[5] .power_up = "low";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data_r[5] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|rx_bits [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data_r[5] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data_r[5] .power_up = "low";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[53] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|rx_data_r [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [53]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[53] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[53] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add5~10 (
// Equation(s):
// \led_ctrl_m0|Add5~10_combout  = \uart_rx_inst|rx_data [53]

	.dataa(\uart_rx_inst|rx_data [53]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add5~10_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add5~10 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add5~10_combout ,\led_ctrl_m0|Add5~8_combout ,\led_ctrl_m0|Add5~6_combout ,\led_ctrl_m0|Add5~4_combout ,\led_ctrl_m0|Add5~2_combout ,\led_ctrl_m0|Add5~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../src/city.mif";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "led_ctrl:led_ctrl_m0|city:city_m0|altsyncram:altsyncram_component|altsyncram_8ba1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 543;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 544;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 544'h42448BFC0124026440881554421041083FD7234241520000FFD020000310155A0190855E00D0AAAA17D622228010184482103000C9324488400025AA497E3EBF10104224;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add5~10_combout ,\led_ctrl_m0|Add5~8_combout ,\led_ctrl_m0|Add5~6_combout ,\led_ctrl_m0|Add5~4_combout ,\led_ctrl_m0|Add5~2_combout ,\led_ctrl_m0|Add5~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../src/city.mif";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "led_ctrl:led_ctrl_m0|city:city_m0|altsyncram:altsyncram_component|altsyncram_8ba1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 543;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 544;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 544'h42400DFC49241FFC00885554421001FF40172442215200007FD181254444555AFFFC000052CAAAAA45571222012580443FFC008EC93244884FF208AA497E3EA7FFFF0224;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add5~10_combout ,\led_ctrl_m0|Add5~8_combout ,\led_ctrl_m0|Add5~6_combout ,\led_ctrl_m0|Add5~4_combout ,\led_ctrl_m0|Add5~2_combout ,\led_ctrl_m0|Add5~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../src/city.mif";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "led_ctrl:led_ctrl_m0|city:city_m0|altsyncram:altsyncram_component|altsyncram_8ba1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 543;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 544;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 544'h00C08BFC712400420028004400104108419A00408040FFFF7FD009E444440400FFFC08DA1A4802000120FFFE41140104004201F8C8000008400040AA0042200910106004;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux6~0 (
// Equation(s):
// \led_ctrl_m0|Mux6~0_combout  = (\led_ctrl_m0|data_cnt [3] & (((\led_ctrl_m0|data_cnt [2])))) # (!\led_ctrl_m0|data_cnt [3] & ((\led_ctrl_m0|data_cnt [2] & (!\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [6])) # (!\led_ctrl_m0|data_cnt [2] & 
// ((!\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [2])))))

	.dataa(\led_ctrl_m0|data_cnt [3]),
	.datab(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\led_ctrl_m0|data_cnt [2]),
	.datad(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux6~0 .lut_mask = 16'hB0B5;
defparam \led_ctrl_m0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add5~10_combout ,\led_ctrl_m0|Add5~8_combout ,\led_ctrl_m0|Add5~6_combout ,\led_ctrl_m0|Add5~4_combout ,\led_ctrl_m0|Add5~2_combout ,\led_ctrl_m0|Add5~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../src/city.mif";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "led_ctrl:led_ctrl_m0|city:city_m0|altsyncram:altsyncram_component|altsyncram_8ba1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 543;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 544;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 544'h0040046004601244001800440010FFFE8EE2204080404000046030440310040004C2015E804A020817D6FFF87FF8104404C20460680000084040509A0042201204604004;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux6~1 (
// Equation(s):
// \led_ctrl_m0|Mux6~1_combout  = (\led_ctrl_m0|data_cnt [3] & ((\led_ctrl_m0|Mux6~0_combout  & ((!\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [14]))) # (!\led_ctrl_m0|Mux6~0_combout  & 
// (!\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [10])))) # (!\led_ctrl_m0|data_cnt [3] & (((\led_ctrl_m0|Mux6~0_combout ))))

	.dataa(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [10]),
	.datab(\led_ctrl_m0|data_cnt [3]),
	.datac(\led_ctrl_m0|Mux6~0_combout ),
	.datad(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux6~1 .lut_mask = 16'h34F4;
defparam \led_ctrl_m0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add5~10_combout ,\led_ctrl_m0|Add5~8_combout ,\led_ctrl_m0|Add5~6_combout ,\led_ctrl_m0|Add5~4_combout ,\led_ctrl_m0|Add5~2_combout ,\led_ctrl_m0|Add5~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../src/city.mif";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "led_ctrl:led_ctrl_m0|city:city_m0|altsyncram:altsyncram_component|altsyncram_8ba1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 543;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 544;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 544'h424348443FA40A548089155442102128255220C2215200001248100440401533FFFF45524A08AAAA10122222410C07F47FFF0FF809224488400253AA49422AA012548225;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add5~10_combout ,\led_ctrl_m0|Add5~8_combout ,\led_ctrl_m0|Add5~6_combout ,\led_ctrl_m0|Add5~4_combout ,\led_ctrl_m0|Add5~2_combout ,\led_ctrl_m0|Add5~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../src/city.mif";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "led_ctrl:led_ctrl_m0|city:city_m0|altsyncram:altsyncram_component|altsyncram_8ba1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 543;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 544;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 544'h424818C449240044008895544210070827FA28422152000000127F267F7F95964444FFFE896AAAAE35CA1BE20126405F00440088092A4488400A14AF49422AAA12540224;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add5~10_combout ,\led_ctrl_m0|Add5~8_combout ,\led_ctrl_m0|Add5~6_combout ,\led_ctrl_m0|Add5~4_combout ,\led_ctrl_m0|Add5~2_combout ,\led_ctrl_m0|Add5~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../src/city.mif";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "led_ctrl:led_ctrl_m0|city:city_m0|altsyncram:altsyncram_component|altsyncram_8ba1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 543;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 544;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 544'h00008800022000400018004000108100F0120040004000000010300440400400000007062178020000200000710C0E0400400000080000084000401A0040200C00100004;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux6~2 (
// Equation(s):
// \led_ctrl_m0|Mux6~2_combout  = (\led_ctrl_m0|data_cnt [3] & (((\led_ctrl_m0|data_cnt [2])))) # (!\led_ctrl_m0|data_cnt [3] & ((\led_ctrl_m0|data_cnt [2] & (!\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [5])) # (!\led_ctrl_m0|data_cnt [2] & 
// ((!\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [1])))))

	.dataa(\led_ctrl_m0|data_cnt [3]),
	.datab(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [5]),
	.datac(\led_ctrl_m0|data_cnt [2]),
	.datad(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux6~2 .lut_mask = 16'hB0B5;
defparam \led_ctrl_m0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add5~10_combout ,\led_ctrl_m0|Add5~8_combout ,\led_ctrl_m0|Add5~6_combout ,\led_ctrl_m0|Add5~4_combout ,\led_ctrl_m0|Add5~2_combout ,\led_ctrl_m0|Add5~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../src/city.mif";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "led_ctrl:led_ctrl_m0|city:city_m0|altsyncram:altsyncram_component|altsyncram_8ba1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 543;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 544;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 544'h00E07E027E024A54008800540010042262827042804030007E021FFC00D005FE7E0C07527FD202FC155A0001210C8E447E0C7E02093E00882042528A004AABF27C022004;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux6~3 (
// Equation(s):
// \led_ctrl_m0|Mux6~3_combout  = (\led_ctrl_m0|data_cnt [3] & ((\led_ctrl_m0|Mux6~2_combout  & ((!\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [13]))) # (!\led_ctrl_m0|Mux6~2_combout  & 
// (!\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [9])))) # (!\led_ctrl_m0|data_cnt [3] & (((\led_ctrl_m0|Mux6~2_combout ))))

	.dataa(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [9]),
	.datab(\led_ctrl_m0|data_cnt [3]),
	.datac(\led_ctrl_m0|Mux6~2_combout ),
	.datad(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux6~3 .lut_mask = 16'h34F4;
defparam \led_ctrl_m0|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add5~10_combout ,\led_ctrl_m0|Add5~8_combout ,\led_ctrl_m0|Add5~6_combout ,\led_ctrl_m0|Add5~4_combout ,\led_ctrl_m0|Add5~2_combout ,\led_ctrl_m0|Add5~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../src/city.mif";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "led_ctrl:led_ctrl_m0|city:city_m0|altsyncram:altsyncram_component|altsyncram_8ba1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 543;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 544;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 544'h42402956497F92447F8E157F421019483DD220421D7F000052540DE4444415FE00903D5E4A7CAAFA81281FFA31240044811000880FFE44FF48028AAA49422BE012547E26;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add5~10_combout ,\led_ctrl_m0|Add5~8_combout ,\led_ctrl_m0|Add5~6_combout ,\led_ctrl_m0|Add5~4_combout ,\led_ctrl_m0|Add5~2_combout ,\led_ctrl_m0|Add5~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../src/city.mif";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "led_ctrl:led_ctrl_m0|city:city_m0|altsyncram:altsyncram_component|altsyncram_8ba1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 543;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 544;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 544'hFE5029544F7F004400887F54FFFF1948181230425F5E00005F94012444445502444408027E5AFAA8455630023F243FC4004200880922FC884006248AFF526AAA12540BE4;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add5~10_combout ,\led_ctrl_m0|Add5~8_combout ,\led_ctrl_m0|Add5~6_combout ,\led_ctrl_m0|Add5~4_combout ,\led_ctrl_m0|Add5~2_combout ,\led_ctrl_m0|Add5~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../src/city.mif";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "led_ctrl:led_ctrl_m0|city:city_m0|altsyncram:altsyncram_component|altsyncram_8ba1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 543;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 544;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 544'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux6~4 (
// Equation(s):
// \led_ctrl_m0|Mux6~4_combout  = (\led_ctrl_m0|data_cnt [3] & (((\led_ctrl_m0|data_cnt [2])))) # (!\led_ctrl_m0|data_cnt [3] & ((\led_ctrl_m0|data_cnt [2] & (!\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [4])) # (!\led_ctrl_m0|data_cnt [2] & 
// ((!\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\led_ctrl_m0|data_cnt [3]),
	.datab(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [4]),
	.datac(\led_ctrl_m0|data_cnt [2]),
	.datad(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux6~4 .lut_mask = 16'hB0B5;
defparam \led_ctrl_m0|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add5~10_combout ,\led_ctrl_m0|Add5~8_combout ,\led_ctrl_m0|Add5~6_combout ,\led_ctrl_m0|Add5~4_combout ,\led_ctrl_m0|Add5~2_combout ,\led_ctrl_m0|Add5~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../src/city.mif";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "led_ctrl:led_ctrl_m0|city:city_m0|altsyncram:altsyncram_component|altsyncram_8ba1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 543;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 544;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 544'hFE50018C018C82650088FF540010085A1FF228429F5E0FFF018C0844FFFF1D020580055E006AFAAAFD532002210B40440180818C0922FC881FCC4A8AFF526AAA030C1BE4;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux6~5 (
// Equation(s):
// \led_ctrl_m0|Mux6~5_combout  = (\led_ctrl_m0|data_cnt [3] & ((\led_ctrl_m0|Mux6~4_combout  & ((!\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [12]))) # (!\led_ctrl_m0|Mux6~4_combout  & 
// (!\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [8])))) # (!\led_ctrl_m0|data_cnt [3] & (((\led_ctrl_m0|Mux6~4_combout ))))

	.dataa(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [8]),
	.datab(\led_ctrl_m0|data_cnt [3]),
	.datac(\led_ctrl_m0|Mux6~4_combout ),
	.datad(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux6~5 .lut_mask = 16'h34F4;
defparam \led_ctrl_m0|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux6~6 (
// Equation(s):
// \led_ctrl_m0|Mux6~6_combout  = (\led_ctrl_m0|data_cnt [1] & (((\led_ctrl_m0|light_cnt [0])))) # (!\led_ctrl_m0|data_cnt [1] & ((\led_ctrl_m0|light_cnt [0] & (\led_ctrl_m0|Mux6~3_combout )) # (!\led_ctrl_m0|light_cnt [0] & ((\led_ctrl_m0|Mux6~5_combout 
// )))))

	.dataa(\led_ctrl_m0|data_cnt [1]),
	.datab(\led_ctrl_m0|Mux6~3_combout ),
	.datac(\led_ctrl_m0|light_cnt [0]),
	.datad(\led_ctrl_m0|Mux6~5_combout ),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux6~6 .lut_mask = 16'hE5E0;
defparam \led_ctrl_m0|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add5~10_combout ,\led_ctrl_m0|Add5~8_combout ,\led_ctrl_m0|Add5~6_combout ,\led_ctrl_m0|Add5~4_combout ,\led_ctrl_m0|Add5~2_combout ,\led_ctrl_m0|Add5~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../src/city.mif";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "led_ctrl:led_ctrl_m0|city:city_m0|altsyncram:altsyncram_component|altsyncram_8ba1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 543;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 544;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 544'h4248880002207FC600881554FFFF878600122442415200000020084400901596021045400146AAAB155A67E07FF8205F42104000292A448820002AAF49422AAA00C00224;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add5~10_combout ,\led_ctrl_m0|Add5~8_combout ,\led_ctrl_m0|Add5~6_combout ,\led_ctrl_m0|Add5~4_combout ,\led_ctrl_m0|Add5~2_combout ,\led_ctrl_m0|Add5~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../src/city.mif";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "led_ctrl:led_ctrl_m0|city:city_m0|altsyncram:altsyncram_component|altsyncram_8ba1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 543;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 544;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 544'h424018C5492460000088155442100708A752204201523FFE925241244444153201000100254BAAAABD6412220F244044409000892922448850027CAA49422AA012540224;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add5~10_combout ,\led_ctrl_m0|Add5~8_combout ,\led_ctrl_m0|Add5~6_combout ,\led_ctrl_m0|Add5~4_combout ,\led_ctrl_m0|Add5~2_combout ,\led_ctrl_m0|Add5~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../src/city.mif";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "led_ctrl:led_ctrl_m0|city:city_m0|altsyncram:altsyncram_component|altsyncram_8ba1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 543;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 544;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 544'h0060484440A4FFC400880054001021282616E0424040000080080524444435FE44441022044E02F8BD52800241240004FFC30088293E00884002228A004AABEA127C1004;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux6~7 (
// Equation(s):
// \led_ctrl_m0|Mux6~7_combout  = (\led_ctrl_m0|data_cnt [3] & (((\led_ctrl_m0|data_cnt [2])))) # (!\led_ctrl_m0|data_cnt [3] & ((\led_ctrl_m0|data_cnt [2] & (!\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [7])) # (!\led_ctrl_m0|data_cnt [2] & 
// ((!\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\led_ctrl_m0|data_cnt [3]),
	.datab(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [7]),
	.datac(\led_ctrl_m0|data_cnt [2]),
	.datad(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux6~7 .lut_mask = 16'hB0B5;
defparam \led_ctrl_m0|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add5~10_combout ,\led_ctrl_m0|Add5~8_combout ,\led_ctrl_m0|Add5~6_combout ,\led_ctrl_m0|Add5~4_combout ,\led_ctrl_m0|Add5~2_combout ,\led_ctrl_m0|Add5~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../src/city.mif";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "led_ctrl:led_ctrl_m0|city:city_m0|altsyncram:altsyncram_component|altsyncram_8ba1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 543;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 544;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 10;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \led_ctrl_m0|city_m0|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 544'h0000041004102040002000400000000012020040004080000410104404100400042001004042021010120000000000040420041088000008004000220040201004100004;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux6~8 (
// Equation(s):
// \led_ctrl_m0|Mux6~8_combout  = (\led_ctrl_m0|data_cnt [3] & ((\led_ctrl_m0|Mux6~7_combout  & ((!\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [15]))) # (!\led_ctrl_m0|Mux6~7_combout  & 
// (!\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [11])))) # (!\led_ctrl_m0|data_cnt [3] & (((\led_ctrl_m0|Mux6~7_combout ))))

	.dataa(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [11]),
	.datab(\led_ctrl_m0|data_cnt [3]),
	.datac(\led_ctrl_m0|Mux6~7_combout ),
	.datad(\led_ctrl_m0|city_m0|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux6~8 .lut_mask = 16'h34F4;
defparam \led_ctrl_m0|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux6~9 (
// Equation(s):
// \led_ctrl_m0|Mux6~9_combout  = (\led_ctrl_m0|data_cnt [1] & ((\led_ctrl_m0|Mux6~6_combout  & ((\led_ctrl_m0|Mux6~8_combout ))) # (!\led_ctrl_m0|Mux6~6_combout  & (\led_ctrl_m0|Mux6~1_combout )))) # (!\led_ctrl_m0|data_cnt [1] & 
// (((\led_ctrl_m0|Mux6~6_combout ))))

	.dataa(\led_ctrl_m0|Mux6~1_combout ),
	.datab(\led_ctrl_m0|data_cnt [1]),
	.datac(\led_ctrl_m0|Mux6~6_combout ),
	.datad(\led_ctrl_m0|Mux6~8_combout ),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux6~9 .lut_mask = 16'hF838;
defparam \led_ctrl_m0|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Add5~0 (
// Equation(s):
// \uart_rx_inst|Add5~0_combout  = \uart_rx_inst|rx_data_r [0] $ (VCC)
// \uart_rx_inst|Add5~1  = CARRY(\uart_rx_inst|rx_data_r [0])

	.dataa(\uart_rx_inst|rx_data_r [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_rx_inst|Add5~0_combout ),
	.cout(\uart_rx_inst|Add5~1 ));
// synopsys translate_off
defparam \uart_rx_inst|Add5~0 .lut_mask = 16'h55AA;
defparam \uart_rx_inst|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|LessThan0~0 (
// Equation(s):
// \uart_rx_inst|LessThan0~0_combout  = (!\uart_rx_inst|rx_data_r [5] & (!\uart_rx_inst|rx_data_r [4] & (!\uart_rx_inst|rx_data_r [3] & !\uart_rx_inst|rx_data_r [2])))

	.dataa(\uart_rx_inst|rx_data_r [5]),
	.datab(\uart_rx_inst|rx_data_r [4]),
	.datac(\uart_rx_inst|rx_data_r [3]),
	.datad(\uart_rx_inst|rx_data_r [2]),
	.cin(gnd),
	.combout(\uart_rx_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|LessThan0~0 .lut_mask = 16'h0001;
defparam \uart_rx_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|LessThan0~1 (
// Equation(s):
// \uart_rx_inst|LessThan0~1_combout  = (!\uart_rx_inst|rx_data_r [0] & !\uart_rx_inst|rx_data_r [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_rx_inst|rx_data_r [0]),
	.datad(\uart_rx_inst|rx_data_r [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|LessThan0~1 .lut_mask = 16'h000F;
defparam \uart_rx_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Decoder0~7 (
// Equation(s):
// \uart_rx_inst|Decoder0~7_combout  = (!\uart_rx_inst|bit_cnt [0] & (\uart_rx_inst|bit_cnt [1] & (\uart_rx_inst|bit_cnt [2] & \uart_rx_inst|always7~0_combout )))

	.dataa(\uart_rx_inst|bit_cnt [0]),
	.datab(\uart_rx_inst|bit_cnt [1]),
	.datac(\uart_rx_inst|bit_cnt [2]),
	.datad(\uart_rx_inst|always7~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder0~7 .lut_mask = 16'h4000;
defparam \uart_rx_inst|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_bits[6]~7 (
// Equation(s):
// \uart_rx_inst|rx_bits[6]~7_combout  = (\uart_rx_inst|Decoder0~7_combout  & (\uart_rx~input_o )) # (!\uart_rx_inst|Decoder0~7_combout  & ((\uart_rx_inst|rx_bits [6])))

	.dataa(\uart_rx~input_o ),
	.datab(\uart_rx_inst|rx_bits [6]),
	.datac(gnd),
	.datad(\uart_rx_inst|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_bits[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[6]~7 .lut_mask = 16'hAACC;
defparam \uart_rx_inst|rx_bits[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_bits[6] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|rx_bits[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_bits [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_bits[6] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_bits[6] .power_up = "low";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data_r[6] (
	.clk(\clk_50M~input_o ),
	.d(\uart_rx_inst|rx_bits [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data_r[6] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data_r[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|LessThan0~2 (
// Equation(s):
// \uart_rx_inst|LessThan0~2_combout  = (!\uart_rx_inst|rx_data_r [7] & (((\uart_rx_inst|LessThan0~0_combout  & \uart_rx_inst|LessThan0~1_combout )) # (!\uart_rx_inst|rx_data_r [6])))

	.dataa(\uart_rx_inst|LessThan0~0_combout ),
	.datab(\uart_rx_inst|LessThan0~1_combout ),
	.datac(\uart_rx_inst|rx_data_r [6]),
	.datad(\uart_rx_inst|rx_data_r [7]),
	.cin(gnd),
	.combout(\uart_rx_inst|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|LessThan0~2 .lut_mask = 16'h008F;
defparam \uart_rx_inst|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Add5~2 (
// Equation(s):
// \uart_rx_inst|Add5~2_combout  = (\uart_rx_inst|LessThan0~2_combout  & (\uart_rx_inst|rx_data_r [0])) # (!\uart_rx_inst|LessThan0~2_combout  & ((\uart_rx_inst|Add5~0_combout )))

	.dataa(\uart_rx_inst|rx_data_r [0]),
	.datab(\uart_rx_inst|Add5~0_combout ),
	.datac(gnd),
	.datad(\uart_rx_inst|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Add5~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Add5~2 .lut_mask = 16'hAACC;
defparam \uart_rx_inst|Add5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_data[33]~5 (
// Equation(s):
// \uart_rx_inst|rx_data[33]~5_combout  = (\uart_rx_inst|rx_data_r [7]) # ((\uart_rx_inst|rx_data_r [6]) # ((\uart_rx_inst|rx_data_r [5] & \uart_rx_inst|rx_data_r [4])))

	.dataa(\uart_rx_inst|rx_data_r [7]),
	.datab(\uart_rx_inst|rx_data_r [6]),
	.datac(\uart_rx_inst|rx_data_r [5]),
	.datad(\uart_rx_inst|rx_data_r [4]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[33]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[33]~5 .lut_mask = 16'hFEEE;
defparam \uart_rx_inst|rx_data[33]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_data[16]~6 (
// Equation(s):
// \uart_rx_inst|rx_data[16]~6_combout  = (\uart_rx_inst|rx_cnt [1] & (\uart_rx_inst|rx_data[33]~5_combout  & (!\uart_rx_inst|rx_cnt [2] & !\uart_rx_inst|rx_cnt [0])))

	.dataa(\uart_rx_inst|rx_cnt [1]),
	.datab(\uart_rx_inst|rx_data[33]~5_combout ),
	.datac(\uart_rx_inst|rx_cnt [2]),
	.datad(\uart_rx_inst|rx_cnt [0]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[16]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[16]~6 .lut_mask = 16'h0008;
defparam \uart_rx_inst|rx_data[16]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[16] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[16]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[16] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add13~0 (
// Equation(s):
// \led_ctrl_m0|Add13~0_combout  = \uart_rx_inst|rx_data [16]

	.dataa(gnd),
	.datab(\uart_rx_inst|rx_data [16]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add13~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add13~0 .lut_mask = 16'hCCCC;
defparam \led_ctrl_m0|Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Add5~3 (
// Equation(s):
// \uart_rx_inst|Add5~3_combout  = (\uart_rx_inst|rx_data_r [1] & (!\uart_rx_inst|Add5~1 )) # (!\uart_rx_inst|rx_data_r [1] & ((\uart_rx_inst|Add5~1 ) # (GND)))
// \uart_rx_inst|Add5~4  = CARRY((!\uart_rx_inst|Add5~1 ) # (!\uart_rx_inst|rx_data_r [1]))

	.dataa(\uart_rx_inst|rx_data_r [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|Add5~1 ),
	.combout(\uart_rx_inst|Add5~3_combout ),
	.cout(\uart_rx_inst|Add5~4 ));
// synopsys translate_off
defparam \uart_rx_inst|Add5~3 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|Add5~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Add5~5 (
// Equation(s):
// \uart_rx_inst|Add5~5_combout  = (\uart_rx_inst|LessThan0~2_combout  & (\uart_rx_inst|rx_data_r [1])) # (!\uart_rx_inst|LessThan0~2_combout  & ((\uart_rx_inst|Add5~3_combout )))

	.dataa(\uart_rx_inst|rx_data_r [1]),
	.datab(\uart_rx_inst|Add5~3_combout ),
	.datac(gnd),
	.datad(\uart_rx_inst|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Add5~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Add5~5 .lut_mask = 16'hAACC;
defparam \uart_rx_inst|Add5~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[17] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[16]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[17] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add13~2 (
// Equation(s):
// \led_ctrl_m0|Add13~2_combout  = \uart_rx_inst|rx_data [17]

	.dataa(\uart_rx_inst|rx_data [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add13~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add13~2 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add13~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Add5~6 (
// Equation(s):
// \uart_rx_inst|Add5~6_combout  = (\uart_rx_inst|rx_data_r [2] & (\uart_rx_inst|Add5~4  $ (GND))) # (!\uart_rx_inst|rx_data_r [2] & (!\uart_rx_inst|Add5~4  & VCC))
// \uart_rx_inst|Add5~7  = CARRY((\uart_rx_inst|rx_data_r [2] & !\uart_rx_inst|Add5~4 ))

	.dataa(\uart_rx_inst|rx_data_r [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|Add5~4 ),
	.combout(\uart_rx_inst|Add5~6_combout ),
	.cout(\uart_rx_inst|Add5~7 ));
// synopsys translate_off
defparam \uart_rx_inst|Add5~6 .lut_mask = 16'hA50A;
defparam \uart_rx_inst|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Add5~8 (
// Equation(s):
// \uart_rx_inst|Add5~8_combout  = (\uart_rx_inst|LessThan0~2_combout  & (\uart_rx_inst|rx_data_r [2])) # (!\uart_rx_inst|LessThan0~2_combout  & ((\uart_rx_inst|Add5~6_combout )))

	.dataa(\uart_rx_inst|rx_data_r [2]),
	.datab(\uart_rx_inst|Add5~6_combout ),
	.datac(gnd),
	.datad(\uart_rx_inst|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Add5~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Add5~8 .lut_mask = 16'hAACC;
defparam \uart_rx_inst|Add5~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[18] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[16]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[18] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add13~4 (
// Equation(s):
// \led_ctrl_m0|Add13~4_combout  = \uart_rx_inst|rx_data [18]

	.dataa(\uart_rx_inst|rx_data [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add13~4_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add13~4 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add13~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Add5~9 (
// Equation(s):
// \uart_rx_inst|Add5~9_combout  = (\uart_rx_inst|rx_data_r [3] & (\uart_rx_inst|Add5~7  & VCC)) # (!\uart_rx_inst|rx_data_r [3] & (!\uart_rx_inst|Add5~7 ))
// \uart_rx_inst|Add5~10  = CARRY((!\uart_rx_inst|rx_data_r [3] & !\uart_rx_inst|Add5~7 ))

	.dataa(\uart_rx_inst|rx_data_r [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|Add5~7 ),
	.combout(\uart_rx_inst|Add5~9_combout ),
	.cout(\uart_rx_inst|Add5~10 ));
// synopsys translate_off
defparam \uart_rx_inst|Add5~9 .lut_mask = 16'hA505;
defparam \uart_rx_inst|Add5~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Add5~11 (
// Equation(s):
// \uart_rx_inst|Add5~11_combout  = (\uart_rx_inst|LessThan0~2_combout  & (\uart_rx_inst|rx_data_r [3])) # (!\uart_rx_inst|LessThan0~2_combout  & ((\uart_rx_inst|Add5~9_combout )))

	.dataa(\uart_rx_inst|rx_data_r [3]),
	.datab(\uart_rx_inst|Add5~9_combout ),
	.datac(gnd),
	.datad(\uart_rx_inst|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Add5~11_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Add5~11 .lut_mask = 16'hAACC;
defparam \uart_rx_inst|Add5~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[19] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[16]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[19] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add13~6 (
// Equation(s):
// \led_ctrl_m0|Add13~6_combout  = \uart_rx_inst|rx_data [19]

	.dataa(\uart_rx_inst|rx_data [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add13~6_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add13~6 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add13~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Add5~12 (
// Equation(s):
// \uart_rx_inst|Add5~12_combout  = (\uart_rx_inst|rx_data_r [4] & (\uart_rx_inst|Add5~10  $ (GND))) # (!\uart_rx_inst|rx_data_r [4] & (!\uart_rx_inst|Add5~10  & VCC))
// \uart_rx_inst|Add5~13  = CARRY((\uart_rx_inst|rx_data_r [4] & !\uart_rx_inst|Add5~10 ))

	.dataa(\uart_rx_inst|rx_data_r [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|Add5~10 ),
	.combout(\uart_rx_inst|Add5~12_combout ),
	.cout(\uart_rx_inst|Add5~13 ));
// synopsys translate_off
defparam \uart_rx_inst|Add5~12 .lut_mask = 16'hA50A;
defparam \uart_rx_inst|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Add5~14 (
// Equation(s):
// \uart_rx_inst|Add5~14_combout  = (\uart_rx_inst|Add5~12_combout  & !\uart_rx_inst|LessThan0~2_combout )

	.dataa(\uart_rx_inst|Add5~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Add5~14 .lut_mask = 16'h00AA;
defparam \uart_rx_inst|Add5~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[20] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[16]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[20] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add13~8 (
// Equation(s):
// \led_ctrl_m0|Add13~8_combout  = \uart_rx_inst|rx_data [20]

	.dataa(\uart_rx_inst|rx_data [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add13~8_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add13~8 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add13~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Add5~15 (
// Equation(s):
// \uart_rx_inst|Add5~15_combout  = \uart_rx_inst|Add5~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_rx_inst|Add5~13 ),
	.combout(\uart_rx_inst|Add5~15_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Add5~15 .lut_mask = 16'hF0F0;
defparam \uart_rx_inst|Add5~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Add5~17 (
// Equation(s):
// \uart_rx_inst|Add5~17_combout  = (\uart_rx_inst|Add5~15_combout  & !\uart_rx_inst|LessThan0~2_combout )

	.dataa(\uart_rx_inst|Add5~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Add5~17_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Add5~17 .lut_mask = 16'h00AA;
defparam \uart_rx_inst|Add5~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[21] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[16]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[21] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add13~10 (
// Equation(s):
// \led_ctrl_m0|Add13~10_combout  = \uart_rx_inst|rx_data [21]

	.dataa(\uart_rx_inst|rx_data [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add13~10_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add13~10 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add13~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add13~10_combout ,\led_ctrl_m0|Add13~8_combout ,\led_ctrl_m0|Add13~6_combout ,\led_ctrl_m0|Add13~4_combout ,\led_ctrl_m0|Add13~2_combout ,\led_ctrl_m0|Add13~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m3|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 576'h260820C82C683E0007882008200820882088280821082008203001F82008208880082008210820082088208820082008208823C01208228800081110208805802008280820101010;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add13~10_combout ,\led_ctrl_m0|Add13~8_combout ,\led_ctrl_m0|Add13~6_combout ,\led_ctrl_m0|Add13~4_combout ,\led_ctrl_m0|Add13~2_combout ,\led_ctrl_m0|Add13~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m3|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 576'h38080038301803F800781FF8000838703FF810103FF810103FF83FF83FF83FF8800020083FF818303FF83FF83FF818303FF83C0001F01C7000180FE019F806001830307000000FE0;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add13~10_combout ,\led_ctrl_m0|Add13~8_combout ,\led_ctrl_m0|Add13~6_combout ,\led_ctrl_m0|Add13~4_combout ,\led_ctrl_m0|Add13~2_combout ,\led_ctrl_m0|Add13~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m3|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 576'h21083F00038001F8380020003FF82108008828080108200800C03E00200001C080083FF801002008008820882008200820880238220821083E082088208824402108240820102008;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux2~0 (
// Equation(s):
// \led_ctrl_m0|Mux2~0_combout  = (\led_ctrl_m0|light_cnt [0] & (((\led_ctrl_m0|data_cnt [1])))) # (!\led_ctrl_m0|light_cnt [0] & ((\led_ctrl_m0|data_cnt [1] & (!\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [6])) # (!\led_ctrl_m0|data_cnt 
// [1] & ((!\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\led_ctrl_m0|light_cnt [0]),
	.datab(\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [6]),
	.datac(\led_ctrl_m0|data_cnt [1]),
	.datad(\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux2~0 .lut_mask = 16'hB0B5;
defparam \led_ctrl_m0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add13~10_combout ,\led_ctrl_m0|Add13~8_combout ,\led_ctrl_m0|Add13~6_combout ,\led_ctrl_m0|Add13~4_combout ,\led_ctrl_m0|Add13~2_combout ,\led_ctrl_m0|Add13~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m3|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 576'h2010000820080008000800080018000020080FE020080FE02008200820082008C0000000200807C020082008200807C0200820000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux2~1 (
// Equation(s):
// \led_ctrl_m0|Mux2~1_combout  = (\led_ctrl_m0|light_cnt [0] & ((\led_ctrl_m0|Mux2~0_combout  & ((!\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [7]))) # (!\led_ctrl_m0|Mux2~0_combout  & 
// (!\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [5])))) # (!\led_ctrl_m0|light_cnt [0] & (((\led_ctrl_m0|Mux2~0_combout ))))

	.dataa(\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [5]),
	.datab(\led_ctrl_m0|light_cnt [0]),
	.datac(\led_ctrl_m0|Mux2~0_combout ),
	.datad(\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux2~1 .lut_mask = 16'h34F4;
defparam \led_ctrl_m0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_data[24]~7 (
// Equation(s):
// \uart_rx_inst|rx_data[24]~7_combout  = (\uart_rx_inst|rx_cnt [0] & (\uart_rx_inst|rx_cnt [1] & (\uart_rx_inst|rx_data[33]~5_combout  & !\uart_rx_inst|rx_cnt [2])))

	.dataa(\uart_rx_inst|rx_cnt [0]),
	.datab(\uart_rx_inst|rx_cnt [1]),
	.datac(\uart_rx_inst|rx_data[33]~5_combout ),
	.datad(\uart_rx_inst|rx_cnt [2]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[24]~7 .lut_mask = 16'h0080;
defparam \uart_rx_inst|rx_data[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[24] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[24] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add11~0 (
// Equation(s):
// \led_ctrl_m0|Add11~0_combout  = \uart_rx_inst|rx_data [24]

	.dataa(gnd),
	.datab(\uart_rx_inst|rx_data [24]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add11~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add11~0 .lut_mask = 16'hCCCC;
defparam \led_ctrl_m0|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[25] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[25] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add11~2 (
// Equation(s):
// \led_ctrl_m0|Add11~2_combout  = \uart_rx_inst|rx_data [25]

	.dataa(\uart_rx_inst|rx_data [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add11~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add11~2 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[26] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[26] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add11~4 (
// Equation(s):
// \led_ctrl_m0|Add11~4_combout  = \uart_rx_inst|rx_data [26]

	.dataa(\uart_rx_inst|rx_data [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add11~4_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add11~4 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[27] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[27] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add11~6 (
// Equation(s):
// \led_ctrl_m0|Add11~6_combout  = \uart_rx_inst|rx_data [27]

	.dataa(\uart_rx_inst|rx_data [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add11~6_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add11~6 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[28] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[28] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add11~8 (
// Equation(s):
// \led_ctrl_m0|Add11~8_combout  = \uart_rx_inst|rx_data [28]

	.dataa(\uart_rx_inst|rx_data [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add11~8_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add11~8 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[29] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[29] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add11~10 (
// Equation(s):
// \led_ctrl_m0|Add11~10_combout  = \uart_rx_inst|rx_data [29]

	.dataa(\uart_rx_inst|rx_data [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add11~10_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add11~10 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add11~10_combout ,\led_ctrl_m0|Add11~8_combout ,\led_ctrl_m0|Add11~6_combout ,\led_ctrl_m0|Add11~4_combout ,\led_ctrl_m0|Add11~2_combout ,\led_ctrl_m0|Add11~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m2|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 576'h203800382C6803F801C82008000822080C8850100108101018083FF8200038180008200821081E38000820081010100811702700111022880068209011083FF82288210820001010;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add11~10_combout ,\led_ctrl_m0|Add11~8_combout ,\led_ctrl_m0|Add11~6_combout ,\led_ctrl_m0|Add11~4_combout ,\led_ctrl_m0|Add11~2_combout ,\led_ctrl_m0|Add11~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m2|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 576'h180800083018000800381FF800181C3830704FE000F00FE03FF8200830002008000800003FF80200001018100FE008380E0038000FE01C7000181F000E0824001C7030F020000FE0;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add11~10_combout ,\led_ctrl_m0|Add11~8_combout ,\led_ctrl_m0|Add11~6_combout ,\led_ctrl_m0|Add11~4_combout ,\led_ctrl_m0|Add11~2_combout ,\led_ctrl_m0|Add11~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m2|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 576'h000000002008000000080008000000002000000000000000000800000000000000000000200800000000000000000000000020000000000000000000000024000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux3~0 (
// Equation(s):
// \led_ctrl_m0|Mux3~0_combout  = (\led_ctrl_m0|data_cnt [1] & (((\led_ctrl_m0|light_cnt [0])))) # (!\led_ctrl_m0|data_cnt [1] & ((\led_ctrl_m0|light_cnt [0] & (!\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [1])) # 
// (!\led_ctrl_m0|light_cnt [0] & ((!\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\led_ctrl_m0|data_cnt [1]),
	.datab(\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [1]),
	.datac(\led_ctrl_m0|light_cnt [0]),
	.datad(\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux3~0 .lut_mask = 16'hB0B5;
defparam \led_ctrl_m0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add11~10_combout ,\led_ctrl_m0|Add11~8_combout ,\led_ctrl_m0|Add11~6_combout ,\led_ctrl_m0|Add11~4_combout ,\led_ctrl_m0|Add11~2_combout ,\led_ctrl_m0|Add11~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m2|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 576'h20C820C803803E000E002000200821080388300801082008070001F8200026287FF820080100220803E823E820082008208802E0220821080188208820882430210822083FF82008;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux3~1 (
// Equation(s):
// \led_ctrl_m0|Mux3~1_combout  = (\led_ctrl_m0|data_cnt [1] & ((\led_ctrl_m0|Mux3~0_combout  & ((!\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [3]))) # (!\led_ctrl_m0|Mux3~0_combout  & 
// (!\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [2])))) # (!\led_ctrl_m0|data_cnt [1] & (((\led_ctrl_m0|Mux3~0_combout ))))

	.dataa(\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [2]),
	.datab(\led_ctrl_m0|data_cnt [1]),
	.datac(\led_ctrl_m0|Mux3~0_combout ),
	.datad(\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux3~1 .lut_mask = 16'h34F4;
defparam \led_ctrl_m0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add13~10_combout ,\led_ctrl_m0|Add13~8_combout ,\led_ctrl_m0|Add13~6_combout ,\led_ctrl_m0|Add13~4_combout ,\led_ctrl_m0|Add13~2_combout ,\led_ctrl_m0|Add13~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m3|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 576'h203800382C6803F801C82008000822080C8850100108101018083FF8200038180008200821081E38000820081010100811702700111022880068209011083FF82288210820001010;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add13~10_combout ,\led_ctrl_m0|Add13~8_combout ,\led_ctrl_m0|Add13~6_combout ,\led_ctrl_m0|Add13~4_combout ,\led_ctrl_m0|Add13~2_combout ,\led_ctrl_m0|Add13~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m3|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 576'h180800083018000800381FF800181C3830704FE000F00FE03FF8200830002008000800003FF80200001018100FE008380E0038000FE01C7000181F000E0824001C7030F020000FE0;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add13~10_combout ,\led_ctrl_m0|Add13~8_combout ,\led_ctrl_m0|Add13~6_combout ,\led_ctrl_m0|Add13~4_combout ,\led_ctrl_m0|Add13~2_combout ,\led_ctrl_m0|Add13~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m3|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 576'h000000002008000000080008000000002000000000000000000800000000000000000000200800000000000000000000000020000000000000000000000024000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux2~2 (
// Equation(s):
// \led_ctrl_m0|Mux2~2_combout  = (\led_ctrl_m0|data_cnt [1] & (((\led_ctrl_m0|light_cnt [0])))) # (!\led_ctrl_m0|data_cnt [1] & ((\led_ctrl_m0|light_cnt [0] & (!\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [1])) # 
// (!\led_ctrl_m0|light_cnt [0] & ((!\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\led_ctrl_m0|data_cnt [1]),
	.datab(\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [1]),
	.datac(\led_ctrl_m0|light_cnt [0]),
	.datad(\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux2~2 .lut_mask = 16'hB0B5;
defparam \led_ctrl_m0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add13~10_combout ,\led_ctrl_m0|Add13~8_combout ,\led_ctrl_m0|Add13~6_combout ,\led_ctrl_m0|Add13~4_combout ,\led_ctrl_m0|Add13~2_combout ,\led_ctrl_m0|Add13~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m3|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 576'h20C820C803803E000E002000200821080388300801082008070001F8200026287FF820080100220803E823E820082008208802E0220821080188208820882430210822083FF82008;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux2~3 (
// Equation(s):
// \led_ctrl_m0|Mux2~3_combout  = (\led_ctrl_m0|data_cnt [1] & ((\led_ctrl_m0|Mux2~2_combout  & ((!\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [3]))) # (!\led_ctrl_m0|Mux2~2_combout  & 
// (!\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [2])))) # (!\led_ctrl_m0|data_cnt [1] & (((\led_ctrl_m0|Mux2~2_combout ))))

	.dataa(\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [2]),
	.datab(\led_ctrl_m0|data_cnt [1]),
	.datac(\led_ctrl_m0|Mux2~2_combout ),
	.datad(\led_ctrl_m0|num_char_m3|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux2~3 .lut_mask = 16'h34F4;
defparam \led_ctrl_m0|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|led_DI~0 (
// Equation(s):
// \led_ctrl_m0|led_DI~0_combout  = (\led_ctrl_m0|data_cnt [2] & (((\led_ctrl_m0|data_cnt [3])))) # (!\led_ctrl_m0|data_cnt [2] & ((\led_ctrl_m0|data_cnt [3] & (\led_ctrl_m0|Mux3~1_combout )) # (!\led_ctrl_m0|data_cnt [3] & ((\led_ctrl_m0|Mux2~3_combout 
// )))))

	.dataa(\led_ctrl_m0|data_cnt [2]),
	.datab(\led_ctrl_m0|Mux3~1_combout ),
	.datac(\led_ctrl_m0|data_cnt [3]),
	.datad(\led_ctrl_m0|Mux2~3_combout ),
	.cin(gnd),
	.combout(\led_ctrl_m0|led_DI~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|led_DI~0 .lut_mask = 16'hE5E0;
defparam \led_ctrl_m0|led_DI~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add11~10_combout ,\led_ctrl_m0|Add11~8_combout ,\led_ctrl_m0|Add11~6_combout ,\led_ctrl_m0|Add11~4_combout ,\led_ctrl_m0|Add11~2_combout ,\led_ctrl_m0|Add11~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m2|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 576'h260820C82C683E0007882008200820882088280821082008203001F82008208880082008210820082088208820082008208823C01208228800081110208805802008280820101010;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add11~10_combout ,\led_ctrl_m0|Add11~8_combout ,\led_ctrl_m0|Add11~6_combout ,\led_ctrl_m0|Add11~4_combout ,\led_ctrl_m0|Add11~2_combout ,\led_ctrl_m0|Add11~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m2|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 576'h38080038301803F800781FF8000838703FF810103FF810103FF83FF83FF83FF8800020083FF818303FF83FF83FF818303FF83C0001F01C7000180FE019F806001830307000000FE0;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add11~10_combout ,\led_ctrl_m0|Add11~8_combout ,\led_ctrl_m0|Add11~6_combout ,\led_ctrl_m0|Add11~4_combout ,\led_ctrl_m0|Add11~2_combout ,\led_ctrl_m0|Add11~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m2|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 576'h21083F00038001F8380020003FF82108008828080108200800C03E00200001C080083FF801002008008820882008200820880238220821083E082088208824402108240820102008;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux3~2 (
// Equation(s):
// \led_ctrl_m0|Mux3~2_combout  = (\led_ctrl_m0|light_cnt [0] & (((\led_ctrl_m0|data_cnt [1])))) # (!\led_ctrl_m0|light_cnt [0] & ((\led_ctrl_m0|data_cnt [1] & (!\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [6])) # (!\led_ctrl_m0|data_cnt 
// [1] & ((!\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\led_ctrl_m0|light_cnt [0]),
	.datab(\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [6]),
	.datac(\led_ctrl_m0|data_cnt [1]),
	.datad(\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux3~2 .lut_mask = 16'hB0B5;
defparam \led_ctrl_m0|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add11~10_combout ,\led_ctrl_m0|Add11~8_combout ,\led_ctrl_m0|Add11~6_combout ,\led_ctrl_m0|Add11~4_combout ,\led_ctrl_m0|Add11~2_combout ,\led_ctrl_m0|Add11~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m2|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 576'h2010000820080008000800080018000020080FE020080FE02008200820082008C0000000200807C020082008200807C0200820000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux3~3 (
// Equation(s):
// \led_ctrl_m0|Mux3~3_combout  = (\led_ctrl_m0|light_cnt [0] & ((\led_ctrl_m0|Mux3~2_combout  & ((!\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [7]))) # (!\led_ctrl_m0|Mux3~2_combout  & 
// (!\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [5])))) # (!\led_ctrl_m0|light_cnt [0] & (((\led_ctrl_m0|Mux3~2_combout ))))

	.dataa(\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [5]),
	.datab(\led_ctrl_m0|light_cnt [0]),
	.datac(\led_ctrl_m0|Mux3~2_combout ),
	.datad(\led_ctrl_m0|num_char_m2|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux3~3 .lut_mask = 16'h34F4;
defparam \led_ctrl_m0|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|led_DI~1 (
// Equation(s):
// \led_ctrl_m0|led_DI~1_combout  = (\led_ctrl_m0|data_cnt [2] & ((\led_ctrl_m0|led_DI~0_combout  & ((\led_ctrl_m0|Mux3~3_combout ))) # (!\led_ctrl_m0|led_DI~0_combout  & (\led_ctrl_m0|Mux2~1_combout )))) # (!\led_ctrl_m0|data_cnt [2] & 
// (((\led_ctrl_m0|led_DI~0_combout ))))

	.dataa(\led_ctrl_m0|Mux2~1_combout ),
	.datab(\led_ctrl_m0|data_cnt [2]),
	.datac(\led_ctrl_m0|led_DI~0_combout ),
	.datad(\led_ctrl_m0|Mux3~3_combout ),
	.cin(gnd),
	.combout(\led_ctrl_m0|led_DI~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|led_DI~1 .lut_mask = 16'hF838;
defparam \led_ctrl_m0|led_DI~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|led_DI~2 (
// Equation(s):
// \led_ctrl_m0|led_DI~2_combout  = (\led_ctrl_m0|data_cnt [4] & ((\led_ctrl_m0|data_cnt [5] & (\led_ctrl_m0|Mux6~9_combout )) # (!\led_ctrl_m0|data_cnt [5] & ((\led_ctrl_m0|led_DI~1_combout )))))

	.dataa(\led_ctrl_m0|data_cnt [4]),
	.datab(\led_ctrl_m0|Mux6~9_combout ),
	.datac(\led_ctrl_m0|led_DI~1_combout ),
	.datad(\led_ctrl_m0|data_cnt [5]),
	.cin(gnd),
	.combout(\led_ctrl_m0|led_DI~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|led_DI~2 .lut_mask = 16'h88A0;
defparam \led_ctrl_m0|led_DI~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_data[8]~8 (
// Equation(s):
// \uart_rx_inst|rx_data[8]~8_combout  = (\uart_rx_inst|rx_cnt [0] & (\uart_rx_inst|rx_data[33]~5_combout  & (!\uart_rx_inst|rx_cnt [2] & !\uart_rx_inst|rx_cnt [1])))

	.dataa(\uart_rx_inst|rx_cnt [0]),
	.datab(\uart_rx_inst|rx_data[33]~5_combout ),
	.datac(\uart_rx_inst|rx_cnt [2]),
	.datad(\uart_rx_inst|rx_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[8]~8 .lut_mask = 16'h0008;
defparam \uart_rx_inst|rx_data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[8] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[8] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add15~0 (
// Equation(s):
// \led_ctrl_m0|Add15~0_combout  = \uart_rx_inst|rx_data [8]

	.dataa(gnd),
	.datab(\uart_rx_inst|rx_data [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add15~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add15~0 .lut_mask = 16'hCCCC;
defparam \led_ctrl_m0|Add15~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[9] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[9] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add15~2 (
// Equation(s):
// \led_ctrl_m0|Add15~2_combout  = \uart_rx_inst|rx_data [9]

	.dataa(\uart_rx_inst|rx_data [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add15~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add15~2 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add15~2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[10] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[10] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add15~4 (
// Equation(s):
// \led_ctrl_m0|Add15~4_combout  = \uart_rx_inst|rx_data [10]

	.dataa(\uart_rx_inst|rx_data [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add15~4_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add15~4 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add15~4 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[11] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[11] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add15~6 (
// Equation(s):
// \led_ctrl_m0|Add15~6_combout  = \uart_rx_inst|rx_data [11]

	.dataa(\uart_rx_inst|rx_data [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add15~6_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add15~6 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add15~6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[12] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[12] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add15~8 (
// Equation(s):
// \led_ctrl_m0|Add15~8_combout  = \uart_rx_inst|rx_data [12]

	.dataa(\uart_rx_inst|rx_data [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add15~8_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add15~8 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add15~8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[13] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[13] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add15~10 (
// Equation(s):
// \led_ctrl_m0|Add15~10_combout  = \uart_rx_inst|rx_data [13]

	.dataa(\uart_rx_inst|rx_data [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add15~10_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add15~10 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add15~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add15~10_combout ,\led_ctrl_m0|Add15~8_combout ,\led_ctrl_m0|Add15~6_combout ,\led_ctrl_m0|Add15~4_combout ,\led_ctrl_m0|Add15~2_combout ,\led_ctrl_m0|Add15~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 576'h260820C82C683E0007882008200820882088280821082008203001F82008208880082008210820082088208820082008208823C01208228800081110208805802008280820101010;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add15~10_combout ,\led_ctrl_m0|Add15~8_combout ,\led_ctrl_m0|Add15~6_combout ,\led_ctrl_m0|Add15~4_combout ,\led_ctrl_m0|Add15~2_combout ,\led_ctrl_m0|Add15~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 576'h38080038301803F800781FF8000838703FF810103FF810103FF83FF83FF83FF8800020083FF818303FF83FF83FF818303FF83C0001F01C7000180FE019F806001830307000000FE0;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add15~10_combout ,\led_ctrl_m0|Add15~8_combout ,\led_ctrl_m0|Add15~6_combout ,\led_ctrl_m0|Add15~4_combout ,\led_ctrl_m0|Add15~2_combout ,\led_ctrl_m0|Add15~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 576'h21083F00038001F8380020003FF82108008828080108200800C03E00200001C080083FF801002008008820882008200820880238220821083E082088208824402108240820102008;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux1~0 (
// Equation(s):
// \led_ctrl_m0|Mux1~0_combout  = (\led_ctrl_m0|light_cnt [0] & (((\led_ctrl_m0|data_cnt [1])))) # (!\led_ctrl_m0|light_cnt [0] & ((\led_ctrl_m0|data_cnt [1] & (!\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [6])) # (!\led_ctrl_m0|data_cnt 
// [1] & ((!\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\led_ctrl_m0|light_cnt [0]),
	.datab(\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [6]),
	.datac(\led_ctrl_m0|data_cnt [1]),
	.datad(\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux1~0 .lut_mask = 16'hB0B5;
defparam \led_ctrl_m0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add15~10_combout ,\led_ctrl_m0|Add15~8_combout ,\led_ctrl_m0|Add15~6_combout ,\led_ctrl_m0|Add15~4_combout ,\led_ctrl_m0|Add15~2_combout ,\led_ctrl_m0|Add15~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 576'h2010000820080008000800080018000020080FE020080FE02008200820082008C0000000200807C020082008200807C0200820000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux1~1 (
// Equation(s):
// \led_ctrl_m0|Mux1~1_combout  = (\led_ctrl_m0|light_cnt [0] & ((\led_ctrl_m0|Mux1~0_combout  & ((!\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [7]))) # (!\led_ctrl_m0|Mux1~0_combout  & 
// (!\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [5])))) # (!\led_ctrl_m0|light_cnt [0] & (((\led_ctrl_m0|Mux1~0_combout ))))

	.dataa(\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [5]),
	.datab(\led_ctrl_m0|light_cnt [0]),
	.datac(\led_ctrl_m0|Mux1~0_combout ),
	.datad(\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux1~1 .lut_mask = 16'h34F4;
defparam \led_ctrl_m0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add15~10_combout ,\led_ctrl_m0|Add15~8_combout ,\led_ctrl_m0|Add15~6_combout ,\led_ctrl_m0|Add15~4_combout ,\led_ctrl_m0|Add15~2_combout ,\led_ctrl_m0|Add15~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 576'h203800382C6803F801C82008000822080C8850100108101018083FF8200038180008200821081E38000820081010100811702700111022880068209011083FF82288210820001010;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add15~10_combout ,\led_ctrl_m0|Add15~8_combout ,\led_ctrl_m0|Add15~6_combout ,\led_ctrl_m0|Add15~4_combout ,\led_ctrl_m0|Add15~2_combout ,\led_ctrl_m0|Add15~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 576'h180800083018000800381FF800181C3830704FE000F00FE03FF8200830002008000800003FF80200001018100FE008380E0038000FE01C7000181F000E0824001C7030F020000FE0;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add15~10_combout ,\led_ctrl_m0|Add15~8_combout ,\led_ctrl_m0|Add15~6_combout ,\led_ctrl_m0|Add15~4_combout ,\led_ctrl_m0|Add15~2_combout ,\led_ctrl_m0|Add15~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 576'h000000002008000000080008000000002000000000000000000800000000000000000000200800000000000000000000000020000000000000000000000024000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux1~2 (
// Equation(s):
// \led_ctrl_m0|Mux1~2_combout  = (\led_ctrl_m0|data_cnt [1] & (((\led_ctrl_m0|light_cnt [0])))) # (!\led_ctrl_m0|data_cnt [1] & ((\led_ctrl_m0|light_cnt [0] & (!\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [1])) # 
// (!\led_ctrl_m0|light_cnt [0] & ((!\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\led_ctrl_m0|data_cnt [1]),
	.datab(\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [1]),
	.datac(\led_ctrl_m0|light_cnt [0]),
	.datad(\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux1~2 .lut_mask = 16'hB0B5;
defparam \led_ctrl_m0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add15~10_combout ,\led_ctrl_m0|Add15~8_combout ,\led_ctrl_m0|Add15~6_combout ,\led_ctrl_m0|Add15~4_combout ,\led_ctrl_m0|Add15~2_combout ,\led_ctrl_m0|Add15~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 576'h20C820C803803E000E002000200821080388300801082008070001F8200026287FF820080100220803E823E820082008208802E0220821080188208820882430210822083FF82008;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux1~3 (
// Equation(s):
// \led_ctrl_m0|Mux1~3_combout  = (\led_ctrl_m0|data_cnt [1] & ((\led_ctrl_m0|Mux1~2_combout  & ((!\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [3]))) # (!\led_ctrl_m0|Mux1~2_combout  & 
// (!\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [2])))) # (!\led_ctrl_m0|data_cnt [1] & (((\led_ctrl_m0|Mux1~2_combout ))))

	.dataa(\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [2]),
	.datab(\led_ctrl_m0|data_cnt [1]),
	.datac(\led_ctrl_m0|Mux1~2_combout ),
	.datad(\led_ctrl_m0|num_char_m4|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux1~3 .lut_mask = 16'h34F4;
defparam \led_ctrl_m0|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|led_DI~3 (
// Equation(s):
// \led_ctrl_m0|led_DI~3_combout  = (\led_ctrl_m0|data_cnt [3] & ((\led_ctrl_m0|data_cnt [2] & (\led_ctrl_m0|Mux1~1_combout )) # (!\led_ctrl_m0|data_cnt [2] & ((\led_ctrl_m0|Mux1~3_combout )))))

	.dataa(\led_ctrl_m0|data_cnt [3]),
	.datab(\led_ctrl_m0|Mux1~1_combout ),
	.datac(\led_ctrl_m0|Mux1~3_combout ),
	.datad(\led_ctrl_m0|data_cnt [2]),
	.cin(gnd),
	.combout(\led_ctrl_m0|led_DI~3_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|led_DI~3 .lut_mask = 16'h88A0;
defparam \led_ctrl_m0|led_DI~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_data[0]~9 (
// Equation(s):
// \uart_rx_inst|rx_data[0]~9_combout  = (\uart_rx_inst|rx_data[33]~5_combout  & (!\uart_rx_inst|rx_cnt [2] & (!\uart_rx_inst|rx_cnt [0] & !\uart_rx_inst|rx_cnt [1])))

	.dataa(\uart_rx_inst|rx_data[33]~5_combout ),
	.datab(\uart_rx_inst|rx_cnt [2]),
	.datac(\uart_rx_inst|rx_cnt [0]),
	.datad(\uart_rx_inst|rx_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[0]~9 .lut_mask = 16'h0002;
defparam \uart_rx_inst|rx_data[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[0] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add17~0 (
// Equation(s):
// \led_ctrl_m0|Add17~0_combout  = \uart_rx_inst|rx_data [0]

	.dataa(gnd),
	.datab(\uart_rx_inst|rx_data [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add17~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add17~0 .lut_mask = 16'hCCCC;
defparam \led_ctrl_m0|Add17~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[1] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add17~2 (
// Equation(s):
// \led_ctrl_m0|Add17~2_combout  = \uart_rx_inst|rx_data [1]

	.dataa(\uart_rx_inst|rx_data [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add17~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add17~2 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add17~2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[2] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add17~4 (
// Equation(s):
// \led_ctrl_m0|Add17~4_combout  = \uart_rx_inst|rx_data [2]

	.dataa(\uart_rx_inst|rx_data [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add17~4_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add17~4 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add17~4 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[3] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add17~6 (
// Equation(s):
// \led_ctrl_m0|Add17~6_combout  = \uart_rx_inst|rx_data [3]

	.dataa(\uart_rx_inst|rx_data [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add17~6_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add17~6 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add17~6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[4] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[4] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add17~8 (
// Equation(s):
// \led_ctrl_m0|Add17~8_combout  = \uart_rx_inst|rx_data [4]

	.dataa(\uart_rx_inst|rx_data [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add17~8_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add17~8 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add17~8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[5] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[5] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add17~10 (
// Equation(s):
// \led_ctrl_m0|Add17~10_combout  = \uart_rx_inst|rx_data [5]

	.dataa(\uart_rx_inst|rx_data [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add17~10_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add17~10 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add17~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add17~10_combout ,\led_ctrl_m0|Add17~8_combout ,\led_ctrl_m0|Add17~6_combout ,\led_ctrl_m0|Add17~4_combout ,\led_ctrl_m0|Add17~2_combout ,\led_ctrl_m0|Add17~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m5|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 576'h260820C82C683E0007882008200820882088280821082008203001F82008208880082008210820082088208820082008208823C01208228800081110208805802008280820101010;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add17~10_combout ,\led_ctrl_m0|Add17~8_combout ,\led_ctrl_m0|Add17~6_combout ,\led_ctrl_m0|Add17~4_combout ,\led_ctrl_m0|Add17~2_combout ,\led_ctrl_m0|Add17~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m5|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 576'h38080038301803F800781FF8000838703FF810103FF810103FF83FF83FF83FF8800020083FF818303FF83FF83FF818303FF83C0001F01C7000180FE019F806001830307000000FE0;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add17~10_combout ,\led_ctrl_m0|Add17~8_combout ,\led_ctrl_m0|Add17~6_combout ,\led_ctrl_m0|Add17~4_combout ,\led_ctrl_m0|Add17~2_combout ,\led_ctrl_m0|Add17~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m5|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 576'h21083F00038001F8380020003FF82108008828080108200800C03E00200001C080083FF801002008008820882008200820880238220821083E082088208824402108240820102008;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux0~0 (
// Equation(s):
// \led_ctrl_m0|Mux0~0_combout  = (\led_ctrl_m0|light_cnt [0] & (((\led_ctrl_m0|data_cnt [1])))) # (!\led_ctrl_m0|light_cnt [0] & ((\led_ctrl_m0|data_cnt [1] & (!\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [6])) # (!\led_ctrl_m0|data_cnt 
// [1] & ((!\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\led_ctrl_m0|light_cnt [0]),
	.datab(\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [6]),
	.datac(\led_ctrl_m0|data_cnt [1]),
	.datad(\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux0~0 .lut_mask = 16'hB0B5;
defparam \led_ctrl_m0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add17~10_combout ,\led_ctrl_m0|Add17~8_combout ,\led_ctrl_m0|Add17~6_combout ,\led_ctrl_m0|Add17~4_combout ,\led_ctrl_m0|Add17~2_combout ,\led_ctrl_m0|Add17~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m5|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 576'h2010000820080008000800080018000020080FE020080FE02008200820082008C0000000200807C020082008200807C0200820000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux0~1 (
// Equation(s):
// \led_ctrl_m0|Mux0~1_combout  = (\led_ctrl_m0|light_cnt [0] & ((\led_ctrl_m0|Mux0~0_combout  & ((!\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [7]))) # (!\led_ctrl_m0|Mux0~0_combout  & 
// (!\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [5])))) # (!\led_ctrl_m0|light_cnt [0] & (((\led_ctrl_m0|Mux0~0_combout ))))

	.dataa(\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [5]),
	.datab(\led_ctrl_m0|light_cnt [0]),
	.datac(\led_ctrl_m0|Mux0~0_combout ),
	.datad(\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux0~1 .lut_mask = 16'h34F4;
defparam \led_ctrl_m0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add17~10_combout ,\led_ctrl_m0|Add17~8_combout ,\led_ctrl_m0|Add17~6_combout ,\led_ctrl_m0|Add17~4_combout ,\led_ctrl_m0|Add17~2_combout ,\led_ctrl_m0|Add17~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m5|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 576'h203800382C6803F801C82008000822080C8850100108101018083FF8200038180008200821081E38000820081010100811702700111022880068209011083FF82288210820001010;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add17~10_combout ,\led_ctrl_m0|Add17~8_combout ,\led_ctrl_m0|Add17~6_combout ,\led_ctrl_m0|Add17~4_combout ,\led_ctrl_m0|Add17~2_combout ,\led_ctrl_m0|Add17~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m5|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 576'h180800083018000800381FF800181C3830704FE000F00FE03FF8200830002008000800003FF80200001018100FE008380E0038000FE01C7000181F000E0824001C7030F020000FE0;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add17~10_combout ,\led_ctrl_m0|Add17~8_combout ,\led_ctrl_m0|Add17~6_combout ,\led_ctrl_m0|Add17~4_combout ,\led_ctrl_m0|Add17~2_combout ,\led_ctrl_m0|Add17~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m5|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 576'h000000002008000000080008000000002000000000000000000800000000000000000000200800000000000000000000000020000000000000000000000024000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux0~2 (
// Equation(s):
// \led_ctrl_m0|Mux0~2_combout  = (\led_ctrl_m0|data_cnt [1] & (((\led_ctrl_m0|light_cnt [0])))) # (!\led_ctrl_m0|data_cnt [1] & ((\led_ctrl_m0|light_cnt [0] & (!\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [1])) # 
// (!\led_ctrl_m0|light_cnt [0] & ((!\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\led_ctrl_m0|data_cnt [1]),
	.datab(\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [1]),
	.datac(\led_ctrl_m0|light_cnt [0]),
	.datad(\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux0~2 .lut_mask = 16'hB0B5;
defparam \led_ctrl_m0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add17~10_combout ,\led_ctrl_m0|Add17~8_combout ,\led_ctrl_m0|Add17~6_combout ,\led_ctrl_m0|Add17~4_combout ,\led_ctrl_m0|Add17~2_combout ,\led_ctrl_m0|Add17~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,
\led_ctrl_m0|Add2~0_combout ,\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m5|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 576'h20C820C803803E000E002000200821080388300801082008070001F8200026287FF820080100220803E823E820082008208802E0220821080188208820882430210822083FF82008;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux0~3 (
// Equation(s):
// \led_ctrl_m0|Mux0~3_combout  = (\led_ctrl_m0|data_cnt [1] & ((\led_ctrl_m0|Mux0~2_combout  & ((!\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [3]))) # (!\led_ctrl_m0|Mux0~2_combout  & 
// (!\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [2])))) # (!\led_ctrl_m0|data_cnt [1] & (((\led_ctrl_m0|Mux0~2_combout ))))

	.dataa(\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [2]),
	.datab(\led_ctrl_m0|data_cnt [1]),
	.datac(\led_ctrl_m0|Mux0~2_combout ),
	.datad(\led_ctrl_m0|num_char_m5|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux0~3 .lut_mask = 16'h34F4;
defparam \led_ctrl_m0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|led_DI~4 (
// Equation(s):
// \led_ctrl_m0|led_DI~4_combout  = (!\led_ctrl_m0|data_cnt [3] & ((\led_ctrl_m0|data_cnt [2] & (\led_ctrl_m0|Mux0~1_combout )) # (!\led_ctrl_m0|data_cnt [2] & ((\led_ctrl_m0|Mux0~3_combout )))))

	.dataa(\led_ctrl_m0|Mux0~1_combout ),
	.datab(\led_ctrl_m0|Mux0~3_combout ),
	.datac(\led_ctrl_m0|data_cnt [2]),
	.datad(\led_ctrl_m0|data_cnt [3]),
	.cin(gnd),
	.combout(\led_ctrl_m0|led_DI~4_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|led_DI~4 .lut_mask = 16'h00AC;
defparam \led_ctrl_m0|led_DI~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|led_DI~5 (
// Equation(s):
// \led_ctrl_m0|led_DI~5_combout  = (!\led_ctrl_m0|data_cnt [5] & ((\led_ctrl_m0|led_DI~3_combout ) # (\led_ctrl_m0|led_DI~4_combout )))

	.dataa(\led_ctrl_m0|led_DI~3_combout ),
	.datab(\led_ctrl_m0|led_DI~4_combout ),
	.datac(gnd),
	.datad(\led_ctrl_m0|data_cnt [5]),
	.cin(gnd),
	.combout(\led_ctrl_m0|led_DI~5_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|led_DI~5 .lut_mask = 16'h00EE;
defparam \led_ctrl_m0|led_DI~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_data[32]~10 (
// Equation(s):
// \uart_rx_inst|rx_data[32]~10_combout  = (\uart_rx_inst|rx_cnt [2] & (\uart_rx_inst|rx_data[33]~5_combout  & (!\uart_rx_inst|rx_cnt [0] & !\uart_rx_inst|rx_cnt [1])))

	.dataa(\uart_rx_inst|rx_cnt [2]),
	.datab(\uart_rx_inst|rx_data[33]~5_combout ),
	.datac(\uart_rx_inst|rx_cnt [0]),
	.datad(\uart_rx_inst|rx_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[32]~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[32]~10 .lut_mask = 16'h0008;
defparam \uart_rx_inst|rx_data[32]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[32] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[32]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [32]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[32] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[32] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add9~0 (
// Equation(s):
// \led_ctrl_m0|Add9~0_combout  = \uart_rx_inst|rx_data [32]

	.dataa(gnd),
	.datab(\uart_rx_inst|rx_data [32]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add9~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add9~0 .lut_mask = 16'hCCCC;
defparam \led_ctrl_m0|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[33] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[32]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [33]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[33] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[33] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add9~2 (
// Equation(s):
// \led_ctrl_m0|Add9~2_combout  = \uart_rx_inst|rx_data [33]

	.dataa(\uart_rx_inst|rx_data [33]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add9~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add9~2 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[34] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[32]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [34]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[34] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[34] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add9~4 (
// Equation(s):
// \led_ctrl_m0|Add9~4_combout  = \uart_rx_inst|rx_data [34]

	.dataa(\uart_rx_inst|rx_data [34]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add9~4_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add9~4 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[35] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[32]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [35]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[35] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[35] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add9~6 (
// Equation(s):
// \led_ctrl_m0|Add9~6_combout  = \uart_rx_inst|rx_data [35]

	.dataa(\uart_rx_inst|rx_data [35]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add9~6_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add9~6 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[36] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[32]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [36]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[36] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[36] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add9~8 (
// Equation(s):
// \led_ctrl_m0|Add9~8_combout  = \uart_rx_inst|rx_data [36]

	.dataa(\uart_rx_inst|rx_data [36]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add9~8_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add9~8 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[37] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|Add5~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|rx_data[32]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [37]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[37] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[37] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add9~10 (
// Equation(s):
// \led_ctrl_m0|Add9~10_combout  = \uart_rx_inst|rx_data [37]

	.dataa(\uart_rx_inst|rx_data [37]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add9~10_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add9~10 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add9~10_combout ,\led_ctrl_m0|Add9~8_combout ,\led_ctrl_m0|Add9~6_combout ,\led_ctrl_m0|Add9~4_combout ,\led_ctrl_m0|Add9~2_combout ,\led_ctrl_m0|Add9~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m1|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 576'h260820C82C683E0007882008200820882088280821082008203001F82008208880082008210820082088208820082008208823C01208228800081110208805802008280820101010;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add9~10_combout ,\led_ctrl_m0|Add9~8_combout ,\led_ctrl_m0|Add9~6_combout ,\led_ctrl_m0|Add9~4_combout ,\led_ctrl_m0|Add9~2_combout ,\led_ctrl_m0|Add9~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m1|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 576'h38080038301803F800781FF8000838703FF810103FF810103FF83FF83FF83FF8800020083FF818303FF83FF83FF818303FF83C0001F01C7000180FE019F806001830307000000FE0;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add9~10_combout ,\led_ctrl_m0|Add9~8_combout ,\led_ctrl_m0|Add9~6_combout ,\led_ctrl_m0|Add9~4_combout ,\led_ctrl_m0|Add9~2_combout ,\led_ctrl_m0|Add9~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m1|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 576'h21083F00038001F8380020003FF82108008828080108200800C03E00200001C080083FF801002008008820882008200820880238220821083E082088208824402108240820102008;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux4~0 (
// Equation(s):
// \led_ctrl_m0|Mux4~0_combout  = (\led_ctrl_m0|light_cnt [0] & (((\led_ctrl_m0|data_cnt [1])))) # (!\led_ctrl_m0|light_cnt [0] & ((\led_ctrl_m0|data_cnt [1] & (!\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [6])) # (!\led_ctrl_m0|data_cnt 
// [1] & ((!\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\led_ctrl_m0|light_cnt [0]),
	.datab(\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [6]),
	.datac(\led_ctrl_m0|data_cnt [1]),
	.datad(\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux4~0 .lut_mask = 16'hB0B5;
defparam \led_ctrl_m0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add9~10_combout ,\led_ctrl_m0|Add9~8_combout ,\led_ctrl_m0|Add9~6_combout ,\led_ctrl_m0|Add9~4_combout ,\led_ctrl_m0|Add9~2_combout ,\led_ctrl_m0|Add9~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m1|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 576'h2010000820080008000800080018000020080FE020080FE02008200820082008C0000000200807C020082008200807C0200820000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux4~1 (
// Equation(s):
// \led_ctrl_m0|Mux4~1_combout  = (\led_ctrl_m0|light_cnt [0] & ((\led_ctrl_m0|Mux4~0_combout  & ((!\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [7]))) # (!\led_ctrl_m0|Mux4~0_combout  & 
// (!\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [5])))) # (!\led_ctrl_m0|light_cnt [0] & (((\led_ctrl_m0|Mux4~0_combout ))))

	.dataa(\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [5]),
	.datab(\led_ctrl_m0|light_cnt [0]),
	.datac(\led_ctrl_m0|Mux4~0_combout ),
	.datad(\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux4~1 .lut_mask = 16'h34F4;
defparam \led_ctrl_m0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add9~10_combout ,\led_ctrl_m0|Add9~8_combout ,\led_ctrl_m0|Add9~6_combout ,\led_ctrl_m0|Add9~4_combout ,\led_ctrl_m0|Add9~2_combout ,\led_ctrl_m0|Add9~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m1|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 576'h203800382C6803F801C82008000822080C8850100108101018083FF8200038180008200821081E38000820081010100811702700111022880068209011083FF82288210820001010;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add9~10_combout ,\led_ctrl_m0|Add9~8_combout ,\led_ctrl_m0|Add9~6_combout ,\led_ctrl_m0|Add9~4_combout ,\led_ctrl_m0|Add9~2_combout ,\led_ctrl_m0|Add9~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m1|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 576'h180800083018000800381FF800181C3830704FE000F00FE03FF8200830002008000800003FF80200001018100FE008380E0038000FE01C7000181F000E0824001C7030F020000FE0;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add9~10_combout ,\led_ctrl_m0|Add9~8_combout ,\led_ctrl_m0|Add9~6_combout ,\led_ctrl_m0|Add9~4_combout ,\led_ctrl_m0|Add9~2_combout ,\led_ctrl_m0|Add9~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m1|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 576'h000000002008000000080008000000002000000000000000000800000000000000000000200800000000000000000000000020000000000000000000000024000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux4~2 (
// Equation(s):
// \led_ctrl_m0|Mux4~2_combout  = (\led_ctrl_m0|data_cnt [1] & (((\led_ctrl_m0|light_cnt [0])))) # (!\led_ctrl_m0|data_cnt [1] & ((\led_ctrl_m0|light_cnt [0] & (!\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [1])) # 
// (!\led_ctrl_m0|light_cnt [0] & ((!\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\led_ctrl_m0|data_cnt [1]),
	.datab(\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [1]),
	.datac(\led_ctrl_m0|light_cnt [0]),
	.datad(\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux4~2 .lut_mask = 16'hB0B5;
defparam \led_ctrl_m0|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add9~10_combout ,\led_ctrl_m0|Add9~8_combout ,\led_ctrl_m0|Add9~6_combout ,\led_ctrl_m0|Add9~4_combout ,\led_ctrl_m0|Add9~2_combout ,\led_ctrl_m0|Add9~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m1|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 576'h20C820C803803E000E002000200821080388300801082008070001F8200026287FF820080100220803E823E820082008208802E0220821080188208820882430210822083FF82008;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux4~3 (
// Equation(s):
// \led_ctrl_m0|Mux4~3_combout  = (\led_ctrl_m0|data_cnt [1] & ((\led_ctrl_m0|Mux4~2_combout  & ((!\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [3]))) # (!\led_ctrl_m0|Mux4~2_combout  & 
// (!\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [2])))) # (!\led_ctrl_m0|data_cnt [1] & (((\led_ctrl_m0|Mux4~2_combout ))))

	.dataa(\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [2]),
	.datab(\led_ctrl_m0|data_cnt [1]),
	.datac(\led_ctrl_m0|Mux4~2_combout ),
	.datad(\led_ctrl_m0|num_char_m1|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux4~3 .lut_mask = 16'h34F4;
defparam \led_ctrl_m0|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|led_DI~6 (
// Equation(s):
// \led_ctrl_m0|led_DI~6_combout  = (!\led_ctrl_m0|data_cnt [3] & ((\led_ctrl_m0|data_cnt [2] & (\led_ctrl_m0|Mux4~1_combout )) # (!\led_ctrl_m0|data_cnt [2] & ((\led_ctrl_m0|Mux4~3_combout )))))

	.dataa(\led_ctrl_m0|Mux4~1_combout ),
	.datab(\led_ctrl_m0|Mux4~3_combout ),
	.datac(\led_ctrl_m0|data_cnt [2]),
	.datad(\led_ctrl_m0|data_cnt [3]),
	.cin(gnd),
	.combout(\led_ctrl_m0|led_DI~6_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|led_DI~6 .lut_mask = 16'h00AC;
defparam \led_ctrl_m0|led_DI~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|Decoder1~1 (
// Equation(s):
// \uart_rx_inst|Decoder1~1_combout  = (\uart_rx_inst|rx_cnt [2] & (\uart_rx_inst|rx_cnt [0] & !\uart_rx_inst|rx_cnt [1]))

	.dataa(\uart_rx_inst|rx_cnt [2]),
	.datab(\uart_rx_inst|rx_cnt [0]),
	.datac(gnd),
	.datad(\uart_rx_inst|rx_cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder1~1 .lut_mask = 16'h0088;
defparam \uart_rx_inst|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_data[40]~11 (
// Equation(s):
// \uart_rx_inst|rx_data[40]~11_combout  = (\uart_rx_inst|Decoder1~1_combout  & ((!\uart_rx_inst|rx_data_r [0]))) # (!\uart_rx_inst|Decoder1~1_combout  & (\uart_rx_inst|rx_data [40]))

	.dataa(\uart_rx_inst|rx_data [40]),
	.datab(gnd),
	.datac(\uart_rx_inst|Decoder1~1_combout ),
	.datad(\uart_rx_inst|rx_data_r [0]),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[40]~11_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[40]~11 .lut_mask = 16'h0AFA;
defparam \uart_rx_inst|rx_data[40]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[40] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|rx_data[40]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [40]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[40] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[40] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add7~0 (
// Equation(s):
// \led_ctrl_m0|Add7~0_combout  = \uart_rx_inst|rx_data [40]

	.dataa(gnd),
	.datab(\uart_rx_inst|rx_data [40]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add7~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add7~0 .lut_mask = 16'hCCCC;
defparam \led_ctrl_m0|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_data[41]~12 (
// Equation(s):
// \uart_rx_inst|rx_data[41]~12_combout  = (\uart_rx_inst|rx_data_r [0] & (\uart_rx_inst|rx_data_r [1] $ (VCC))) # (!\uart_rx_inst|rx_data_r [0] & (\uart_rx_inst|rx_data_r [1] & VCC))
// \uart_rx_inst|rx_data[41]~13  = CARRY((\uart_rx_inst|rx_data_r [0] & \uart_rx_inst|rx_data_r [1]))

	.dataa(\uart_rx_inst|rx_data_r [0]),
	.datab(\uart_rx_inst|rx_data_r [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_rx_inst|rx_data[41]~12_combout ),
	.cout(\uart_rx_inst|rx_data[41]~13 ));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[41]~12 .lut_mask = 16'h6688;
defparam \uart_rx_inst|rx_data[41]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[41] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|rx_data[41]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [41]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[41] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[41] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add7~2 (
// Equation(s):
// \led_ctrl_m0|Add7~2_combout  = \uart_rx_inst|rx_data [41]

	.dataa(\uart_rx_inst|rx_data [41]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add7~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add7~2 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_data[42]~14 (
// Equation(s):
// \uart_rx_inst|rx_data[42]~14_combout  = (\uart_rx_inst|rx_data_r [2] & (!\uart_rx_inst|rx_data[41]~13 )) # (!\uart_rx_inst|rx_data_r [2] & ((\uart_rx_inst|rx_data[41]~13 ) # (GND)))
// \uart_rx_inst|rx_data[42]~15  = CARRY((!\uart_rx_inst|rx_data[41]~13 ) # (!\uart_rx_inst|rx_data_r [2]))

	.dataa(\uart_rx_inst|rx_data_r [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|rx_data[41]~13 ),
	.combout(\uart_rx_inst|rx_data[42]~14_combout ),
	.cout(\uart_rx_inst|rx_data[42]~15 ));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[42]~14 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|rx_data[42]~14 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[42] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|rx_data[42]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [42]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[42] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[42] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add7~4 (
// Equation(s):
// \led_ctrl_m0|Add7~4_combout  = \uart_rx_inst|rx_data [42]

	.dataa(\uart_rx_inst|rx_data [42]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add7~4_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add7~4 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_data[43]~16 (
// Equation(s):
// \uart_rx_inst|rx_data[43]~16_combout  = (\uart_rx_inst|rx_data_r [3] & ((GND) # (!\uart_rx_inst|rx_data[42]~15 ))) # (!\uart_rx_inst|rx_data_r [3] & (\uart_rx_inst|rx_data[42]~15  $ (GND)))
// \uart_rx_inst|rx_data[43]~17  = CARRY((\uart_rx_inst|rx_data_r [3]) # (!\uart_rx_inst|rx_data[42]~15 ))

	.dataa(\uart_rx_inst|rx_data_r [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|rx_data[42]~15 ),
	.combout(\uart_rx_inst|rx_data[43]~16_combout ),
	.cout(\uart_rx_inst|rx_data[43]~17 ));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[43]~16 .lut_mask = 16'h5AAF;
defparam \uart_rx_inst|rx_data[43]~16 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[43] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|rx_data[43]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [43]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[43] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[43] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add7~6 (
// Equation(s):
// \led_ctrl_m0|Add7~6_combout  = \uart_rx_inst|rx_data [43]

	.dataa(\uart_rx_inst|rx_data [43]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add7~6_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add7~6 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_data[44]~18 (
// Equation(s):
// \uart_rx_inst|rx_data[44]~18_combout  = (\uart_rx_inst|rx_data_r [4] & (!\uart_rx_inst|rx_data[43]~17 )) # (!\uart_rx_inst|rx_data_r [4] & ((\uart_rx_inst|rx_data[43]~17 ) # (GND)))
// \uart_rx_inst|rx_data[44]~19  = CARRY((!\uart_rx_inst|rx_data[43]~17 ) # (!\uart_rx_inst|rx_data_r [4]))

	.dataa(\uart_rx_inst|rx_data_r [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|rx_data[43]~17 ),
	.combout(\uart_rx_inst|rx_data[44]~18_combout ),
	.cout(\uart_rx_inst|rx_data[44]~19 ));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[44]~18 .lut_mask = 16'h5A5F;
defparam \uart_rx_inst|rx_data[44]~18 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[44] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|rx_data[44]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [44]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[44] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[44] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add7~8 (
// Equation(s):
// \led_ctrl_m0|Add7~8_combout  = \uart_rx_inst|rx_data [44]

	.dataa(\uart_rx_inst|rx_data [44]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add7~8_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add7~8 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \uart_rx_inst|rx_data[45]~20 (
// Equation(s):
// \uart_rx_inst|rx_data[45]~20_combout  = \uart_rx_inst|rx_data_r [5] $ (!\uart_rx_inst|rx_data[44]~19 )

	.dataa(\uart_rx_inst|rx_data_r [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_rx_inst|rx_data[44]~19 ),
	.combout(\uart_rx_inst|rx_data[45]~20_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rx_data[45]~20 .lut_mask = 16'hA5A5;
defparam \uart_rx_inst|rx_data[45]~20 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \uart_rx_inst|rx_data[45] (
	.clk(\uart_rx_inst|rx_r~q ),
	.d(\uart_rx_inst|rx_data[45]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rx_data [45]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rx_data[45] .is_wysiwyg = "true";
defparam \uart_rx_inst|rx_data[45] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Add7~10 (
// Equation(s):
// \led_ctrl_m0|Add7~10_combout  = \uart_rx_inst|rx_data [45]

	.dataa(\uart_rx_inst|rx_data [45]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_ctrl_m0|Add7~10_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Add7~10 .lut_mask = 16'hAAAA;
defparam \led_ctrl_m0|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add7~10_combout ,\led_ctrl_m0|Add7~8_combout ,\led_ctrl_m0|Add7~6_combout ,\led_ctrl_m0|Add7~4_combout ,\led_ctrl_m0|Add7~2_combout ,\led_ctrl_m0|Add7~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m0|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 576'h260820C82C683E0007882008200820882088280821082008203001F82008208880082008210820082088208820082008208823C01208228800081110208805802008280820101010;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add7~10_combout ,\led_ctrl_m0|Add7~8_combout ,\led_ctrl_m0|Add7~6_combout ,\led_ctrl_m0|Add7~4_combout ,\led_ctrl_m0|Add7~2_combout ,\led_ctrl_m0|Add7~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m0|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 576'h38080038301803F800781FF8000838703FF810103FF810103FF83FF83FF83FF8800020083FF818303FF83FF83FF818303FF83C0001F01C7000180FE019F806001830307000000FE0;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add7~10_combout ,\led_ctrl_m0|Add7~8_combout ,\led_ctrl_m0|Add7~6_combout ,\led_ctrl_m0|Add7~4_combout ,\led_ctrl_m0|Add7~2_combout ,\led_ctrl_m0|Add7~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m0|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 576'h21083F00038001F8380020003FF82108008828080108200800C03E00200001C080083FF801002008008820882008200820880238220821083E082088208824402108240820102008;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux5~0 (
// Equation(s):
// \led_ctrl_m0|Mux5~0_combout  = (\led_ctrl_m0|light_cnt [0] & (((\led_ctrl_m0|data_cnt [1])))) # (!\led_ctrl_m0|light_cnt [0] & ((\led_ctrl_m0|data_cnt [1] & (!\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [6])) # (!\led_ctrl_m0|data_cnt 
// [1] & ((!\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\led_ctrl_m0|light_cnt [0]),
	.datab(\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\led_ctrl_m0|data_cnt [1]),
	.datad(\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux5~0 .lut_mask = 16'hB0B5;
defparam \led_ctrl_m0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add7~10_combout ,\led_ctrl_m0|Add7~8_combout ,\led_ctrl_m0|Add7~6_combout ,\led_ctrl_m0|Add7~4_combout ,\led_ctrl_m0|Add7~2_combout ,\led_ctrl_m0|Add7~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m0|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 576'h2010000820080008000800080018000020080FE020080FE02008200820082008C0000000200807C020082008200807C0200820000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux5~1 (
// Equation(s):
// \led_ctrl_m0|Mux5~1_combout  = (\led_ctrl_m0|light_cnt [0] & ((\led_ctrl_m0|Mux5~0_combout  & ((!\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [7]))) # (!\led_ctrl_m0|Mux5~0_combout  & 
// (!\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [5])))) # (!\led_ctrl_m0|light_cnt [0] & (((\led_ctrl_m0|Mux5~0_combout ))))

	.dataa(\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [5]),
	.datab(\led_ctrl_m0|light_cnt [0]),
	.datac(\led_ctrl_m0|Mux5~0_combout ),
	.datad(\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux5~1 .lut_mask = 16'h34F4;
defparam \led_ctrl_m0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add7~10_combout ,\led_ctrl_m0|Add7~8_combout ,\led_ctrl_m0|Add7~6_combout ,\led_ctrl_m0|Add7~4_combout ,\led_ctrl_m0|Add7~2_combout ,\led_ctrl_m0|Add7~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m0|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 576'h203800382C6803F801C82008000822080C8850100108101018083FF8200038180008200821081E38000820081010100811702700111022880068209011083FF82288210820001010;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add7~10_combout ,\led_ctrl_m0|Add7~8_combout ,\led_ctrl_m0|Add7~6_combout ,\led_ctrl_m0|Add7~4_combout ,\led_ctrl_m0|Add7~2_combout ,\led_ctrl_m0|Add7~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m0|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 576'h180800083018000800381FF800181C3830704FE000F00FE03FF8200830002008000800003FF80200001018100FE008380E0038000FE01C7000181F000E0824001C7030F020000FE0;
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add7~10_combout ,\led_ctrl_m0|Add7~8_combout ,\led_ctrl_m0|Add7~6_combout ,\led_ctrl_m0|Add7~4_combout ,\led_ctrl_m0|Add7~2_combout ,\led_ctrl_m0|Add7~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m0|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 576'h000000002008000000080008000000002000000000000000000800000000000000000000200800000000000000000000000020000000000000000000000024000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux5~2 (
// Equation(s):
// \led_ctrl_m0|Mux5~2_combout  = (\led_ctrl_m0|data_cnt [1] & (((\led_ctrl_m0|light_cnt [0])))) # (!\led_ctrl_m0|data_cnt [1] & ((\led_ctrl_m0|light_cnt [0] & (!\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [1])) # 
// (!\led_ctrl_m0|light_cnt [0] & ((!\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\led_ctrl_m0|data_cnt [1]),
	.datab(\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [1]),
	.datac(\led_ctrl_m0|light_cnt [0]),
	.datad(\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux5~2 .lut_mask = 16'hB0B5;
defparam \led_ctrl_m0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_50M~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\led_ctrl_m0|Add7~10_combout ,\led_ctrl_m0|Add7~8_combout ,\led_ctrl_m0|Add7~6_combout ,\led_ctrl_m0|Add7~4_combout ,\led_ctrl_m0|Add7~2_combout ,\led_ctrl_m0|Add7~0_combout ,\led_ctrl_m0|Add2~2_combout ,\led_ctrl_m0|Add2~1_combout ,\led_ctrl_m0|Add2~0_combout ,
\led_ctrl_m0|addr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../src/num_char.mif";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "led_ctrl:led_ctrl_m0|num_char:num_char_m0|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|ALTSYNCRAM";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 575;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 576;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 576'h20C820C803803E000E002000200821080388300801082008070001F8200026287FF820080100220803E823E820082008208802E0220821080188208820882430210822083FF82008;
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|Mux5~3 (
// Equation(s):
// \led_ctrl_m0|Mux5~3_combout  = (\led_ctrl_m0|data_cnt [1] & ((\led_ctrl_m0|Mux5~2_combout  & ((!\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [3]))) # (!\led_ctrl_m0|Mux5~2_combout  & 
// (!\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [2])))) # (!\led_ctrl_m0|data_cnt [1] & (((\led_ctrl_m0|Mux5~2_combout ))))

	.dataa(\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [2]),
	.datab(\led_ctrl_m0|data_cnt [1]),
	.datac(\led_ctrl_m0|Mux5~2_combout ),
	.datad(\led_ctrl_m0|num_char_m0|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\led_ctrl_m0|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|Mux5~3 .lut_mask = 16'h34F4;
defparam \led_ctrl_m0|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|led_DI~7 (
// Equation(s):
// \led_ctrl_m0|led_DI~7_combout  = (\led_ctrl_m0|data_cnt [2] & (\led_ctrl_m0|Mux5~1_combout )) # (!\led_ctrl_m0|data_cnt [2] & ((\led_ctrl_m0|Mux5~3_combout )))

	.dataa(\led_ctrl_m0|Mux5~1_combout ),
	.datab(\led_ctrl_m0|Mux5~3_combout ),
	.datac(gnd),
	.datad(\led_ctrl_m0|data_cnt [2]),
	.cin(gnd),
	.combout(\led_ctrl_m0|led_DI~7_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|led_DI~7 .lut_mask = 16'hAACC;
defparam \led_ctrl_m0|led_DI~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|led_DI~8 (
// Equation(s):
// \led_ctrl_m0|led_DI~8_combout  = (\led_ctrl_m0|data_cnt [5] & ((\led_ctrl_m0|led_DI~6_combout ) # ((\led_ctrl_m0|data_cnt [3] & \led_ctrl_m0|led_DI~7_combout ))))

	.dataa(\led_ctrl_m0|data_cnt [5]),
	.datab(\led_ctrl_m0|led_DI~6_combout ),
	.datac(\led_ctrl_m0|data_cnt [3]),
	.datad(\led_ctrl_m0|led_DI~7_combout ),
	.cin(gnd),
	.combout(\led_ctrl_m0|led_DI~8_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|led_DI~8 .lut_mask = 16'hA888;
defparam \led_ctrl_m0|led_DI~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \led_ctrl_m0|led_DI~9 (
// Equation(s):
// \led_ctrl_m0|led_DI~9_combout  = (\led_ctrl_m0|led_DI~2_combout ) # ((!\led_ctrl_m0|data_cnt [4] & ((\led_ctrl_m0|led_DI~5_combout ) # (\led_ctrl_m0|led_DI~8_combout ))))

	.dataa(\led_ctrl_m0|led_DI~2_combout ),
	.datab(\led_ctrl_m0|led_DI~5_combout ),
	.datac(\led_ctrl_m0|led_DI~8_combout ),
	.datad(\led_ctrl_m0|data_cnt [4]),
	.cin(gnd),
	.combout(\led_ctrl_m0|led_DI~9_combout ),
	.cout());
// synopsys translate_off
defparam \led_ctrl_m0|led_DI~9 .lut_mask = 16'hAAFE;
defparam \led_ctrl_m0|led_DI~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \led_ctrl_m0|led_DI (
	.clk(\led_ctrl_m0|clk_led~q ),
	.d(\led_ctrl_m0|led_DI~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|led_DI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|led_DI .is_wysiwyg = "true";
defparam \led_ctrl_m0|led_DI .power_up = "low";
// synopsys translate_on

dffeas \led_ctrl_m0|led_LAT (
	.clk(\led_ctrl_m0|clk_led~q ),
	.d(\led_ctrl_m0|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_ctrl_m0|led_LAT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_ctrl_m0|led_LAT .is_wysiwyg = "true";
defparam \led_ctrl_m0|led_LAT .power_up = "low";
// synopsys translate_on

assign led_A = \led_A~output_o ;

assign led_B = \led_B~output_o ;

assign led_C = \led_C~output_o ;

assign led_D = \led_D~output_o ;

assign led_G = \led_G~output_o ;

assign led_DI = \led_DI~output_o ;

assign led_CLK = \led_CLK~output_o ;

assign led_LAT = \led_LAT~output_o ;

endmodule
