{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Generated script: C:\\repositories\\ProbabilisticComputing\\Yosys\\scripts\\Synth_Multiplier_16x16=16.ys\n",
      "\n",
      "[OSS CAD Suite] C:\\repositories\\ProbabilisticComputing\\Yosys>yosys -s scripts/Synth_Multiplier_16x16=16.ys\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50+56 (git sha1 78960292d, x86_64-w64-mingw32-g++ 13.2.1 -O3)\n",
      "\n",
      "-- Executing script file `scripts/Synth_Multiplier_16x16=16.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: C:\\repositories\\ProbabilisticComputing\\Yosys\\Sources\\Multiplier_16x16=16.v\n",
      "Parsing Verilog input from `C:\\repositories\\ProbabilisticComputing\\Yosys\\Sources\\Multiplier_16x16=16.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\Multiplier_4x4'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "Removed 0 unused cells and 1 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module Multiplier_4x4...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\Multiplier_4x4..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\Multiplier_4x4.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\Multiplier_4x4..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\Multiplier_4x4.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module Multiplier_4x4:\n",
      "  creating $macc model for $mul$C:\\repositories\\ProbabilisticComputing\\Yosys\\Sources\\Multiplier_16x16=16.v:31$1 ($mul).\n",
      "  creating $macc cell for $mul$C:\\repositories\\ProbabilisticComputing\\Yosys\\Sources\\Multiplier_16x16=16.v:31$1: $auto$alumacc.cc:365:replace_macc$2\n",
      "  created 0 $alu and 1 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\Multiplier_4x4..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\Multiplier_4x4.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\Multiplier_4x4..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\Multiplier_4x4.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: C:\\Users\\thoma\\Desktop\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\thoma\\Desktop\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper maccmap for cells of type $macc.\n",
      "  add \\a * \\b (16x16 bits, unsigned)\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using template $paramod\\_90_fa\\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.\n",
      "Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\\_90_alu for cells of type $alu.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "Using template $paramod\\_90_lcu_brent_kung\\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.\n",
      "Using extmapper simplemap for cells of type $pos.\n",
      "Using extmapper simplemap for cells of type $mux.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "No more expansions possible.\n",
      "<suppressed ~399 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "<suppressed ~761 debug messages>\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "Removed 67 unused cells and 199 unused wires.\n",
      "<suppressed ~68 debug messages>\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\Multiplier_4x4' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 694 gates and 726 wires to a netlist network with 32 inputs and 16 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:      134\n",
      "ABC RESULTS:            ANDNOT cells:       18\n",
      "ABC RESULTS:              NAND cells:       34\n",
      "ABC RESULTS:               NOR cells:      245\n",
      "ABC RESULTS:               NOT cells:       46\n",
      "ABC RESULTS:                OR cells:        4\n",
      "ABC RESULTS:             ORNOT cells:       16\n",
      "ABC RESULTS:              XNOR cells:      230\n",
      "ABC RESULTS:               XOR cells:       13\n",
      "ABC RESULTS:        internal signals:      678\n",
      "ABC RESULTS:           input signals:       32\n",
      "ABC RESULTS:          output signals:       16\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "Removed 0 unused cells and 152 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== Multiplier_4x4 ===\n",
      "\n",
      "   Number of wires:                727\n",
      "   Number of wire bits:            772\n",
      "   Number of public wires:           3\n",
      "   Number of public wire bits:      48\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:             48\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                740\n",
      "     $_ANDNOT_                      18\n",
      "     $_AND_                        134\n",
      "     $_NAND_                        34\n",
      "     $_NOR_                        245\n",
      "     $_NOT_                         46\n",
      "     $_ORNOT_                       16\n",
      "     $_OR_                           4\n",
      "     $_XNOR_                       230\n",
      "     $_XOR_                         13\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module Multiplier_4x4...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "3. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "3.1. Extracting gate netlist of module `\\Multiplier_4x4' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 740 gates and 772 wires to a netlist network with 32 inputs and 16 outputs.\n",
      "\n",
      "3.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 8 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + &get -n \n",
      "ABC: + &fraig -x \n",
      "ABC: + &put \n",
      "ABC: + scorr \n",
      "ABC: Warning: The network is combinational (run \"fraig\" or \"fraig_sweep\").\n",
      "ABC: + dc2 \n",
      "ABC: + dretime \n",
      "ABC: + strash \n",
      "ABC: + &get -n \n",
      "ABC: + &dch -f \n",
      "ABC: + &nf \n",
      "ABC: + &put \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "3.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:      188\n",
      "ABC RESULTS:              NAND cells:      526\n",
      "ABC RESULTS:               NOR cells:       12\n",
      "ABC RESULTS:               NOT cells:        7\n",
      "ABC RESULTS:                OR cells:      229\n",
      "ABC RESULTS:        internal signals:      724\n",
      "ABC RESULTS:           input signals:       32\n",
      "ABC RESULTS:          output signals:       16\n",
      "Removing temp directory.\n",
      "\n",
      "4. Executing JSON backend.\n",
      "\n",
      "End of script. Logfile hash: bc27ab502e\n",
      "Yosys 0.50+56 (git sha1 78960292d, x86_64-w64-mingw32-g++ 13.2.1 -O3)\n",
      "Time spent: 2% 15x opt_expr (0 sec), 2% 14x opt_clean (0 sec), ...\n",
      "\n",
      "[OSS CAD Suite] C:\\repositories\\ProbabilisticComputing\\Yosys>\n",
      "Detected top module: Multiplier_4x4\n",
      "\n",
      "Order of the matrix: 994 x 994\n",
      "\n",
      "Node order (without hidden layers):\n",
      "List of input/output nodes:\n",
      "[\"a0\", \"a1\", \"a10\", \"a11\", \"a12\", \"a13\", \"a14\", \"a15\", \"a2\", \"a3\", \"a4\", \"a5\", \"a6\", \"a7\", \"a8\", \"a9\", \"b0\", \"b1\", \"b10\", \"b11\", \"b12\", \"b13\", \"b14\", \"b15\", \"b2\", \"b3\", \"b4\", \"b5\", \"b6\", \"b7\", \"b8\", \"b9\", \"s0\", \"s1\", \"s10\", \"s11\", \"s12\", \"s13\", \"s14\", \"s15\", \"s2\", \"s3\", \"s4\", \"s5\", \"s6\", \"s7\", \"s8\", \"s9\"]\n",
      "Saved weight data to C:\\repositories\\ProbabilisticComputing\\Circuit_Library\\16x16=16bIntFac.npz\n",
      "Mem files generated in folder 'custom_hdl_files\\16x16=16bIntFac':\n",
      "  16x16=16bIntFac_h.mem\n",
      "  16x16=16bIntFac_J.mem\n",
      "  16x16=16bIntFac_seeds.mem\n",
      "Global parameters file generated: global_params.sv\n",
      "Lookup table file generated: grouped_update_order_LUT.sv\n",
      "CSR_matrix mem files generated in folder 'custom_hdl_files\\16x16=16bIntFac\\CSR_matrix':\n",
      "  16x16=16bIntFac_values.mem\n",
      "  16x16=16bIntFac_col_indices.mem\n",
      "  16x16=16bIntFac_row_ptr.mem\n",
      "  16x16=16bIntFac_h.mem\n",
      "Matrix size (Raw) = 988036\n",
      "CSR size (Values + Column Indices + Row Pointer) = 11551\n",
      "Factor Reduction = 85.53683663752057\n"
     ]
    }
   ],
   "source": [
    "from Scripts.CircuitSynth import CircuitSynth\n",
    "CircuitSynth(\"Multiplier_16x16=16.v\",\"16x16=16bIntFac\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Generated script: C:\\repositories\\ProbabilisticComputing\\Yosys\\scripts\\Synth_Multiplier_16x16=32.ys\n",
      "\n",
      "[OSS CAD Suite] C:\\repositories\\ProbabilisticComputing\\Yosys>yosys -s scripts/Synth_Multiplier_16x16=32.ys\n",
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50+56 (git sha1 78960292d, x86_64-w64-mingw32-g++ 13.2.1 -O3)\n",
      "\n",
      "-- Executing script file `scripts/Synth_Multiplier_16x16=32.ys' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: C:\\repositories\\ProbabilisticComputing\\Yosys\\Sources\\Multiplier_16x16=32.v\n",
      "Parsing Verilog input from `C:\\repositories\\ProbabilisticComputing\\Yosys\\Sources\\Multiplier_16x16=32.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\Multiplier_4x4'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "Removed 0 unused cells and 1 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module Multiplier_4x4...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\Multiplier_4x4..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\Multiplier_4x4.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\Multiplier_4x4..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\Multiplier_4x4.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "Removed top 1 bits (of 33) from port Y of cell Multiplier_4x4.$mul$C:\\repositories\\ProbabilisticComputing\\Yosys\\Sources\\Multiplier_16x16=32.v:31$1 ($mul).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module Multiplier_4x4:\n",
      "  creating $macc model for $mul$C:\\repositories\\ProbabilisticComputing\\Yosys\\Sources\\Multiplier_16x16=32.v:31$1 ($mul).\n",
      "  creating $macc cell for $mul$C:\\repositories\\ProbabilisticComputing\\Yosys\\Sources\\Multiplier_16x16=32.v:31$1: $auto$alumacc.cc:365:replace_macc$2\n",
      "  created 0 $alu and 1 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\Multiplier_4x4..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\Multiplier_4x4.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\Multiplier_4x4..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\Multiplier_4x4.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: C:\\Users\\thoma\\Desktop\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v\n",
      "Parsing Verilog input from `C:\\Users\\thoma\\Desktop\\OSS-CA~1\\OSS-CA~1\\bin\\../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using extmapper maccmap for cells of type $macc.\n",
      "  add \\a * \\b (16x16 bits, unsigned)\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using template $paramod\\_90_fa\\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.\n",
      "Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\\_90_alu for cells of type $alu.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "Using template $paramod\\_90_lcu_brent_kung\\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.\n",
      "Using extmapper simplemap for cells of type $pos.\n",
      "Using extmapper simplemap for cells of type $mux.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "No more expansions possible.\n",
      "<suppressed ~492 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "<suppressed ~1479 debug messages>\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "Removed 42 unused cells and 198 unused wires.\n",
      "<suppressed ~43 debug messages>\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\Multiplier_4x4' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1534 gates and 1566 wires to a netlist network with 32 inputs and 32 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:      228\n",
      "ABC RESULTS:            ANDNOT cells:       54\n",
      "ABC RESULTS:              NAND cells:       92\n",
      "ABC RESULTS:               NOR cells:      605\n",
      "ABC RESULTS:               NOT cells:       73\n",
      "ABC RESULTS:                OR cells:       15\n",
      "ABC RESULTS:             ORNOT cells:       39\n",
      "ABC RESULTS:              XNOR cells:      460\n",
      "ABC RESULTS:               XOR cells:       41\n",
      "ABC RESULTS:        internal signals:     1502\n",
      "ABC RESULTS:           input signals:       32\n",
      "ABC RESULTS:          output signals:       32\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module Multiplier_4x4.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\Multiplier_4x4'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\Multiplier_4x4..\n",
      "Removed 0 unused cells and 230 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== Multiplier_4x4 ===\n",
      "\n",
      "   Number of wires:               1578\n",
      "   Number of wire bits:           1640\n",
      "   Number of public wires:           3\n",
      "   Number of public wire bits:      65\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:             65\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:               1607\n",
      "     $_ANDNOT_                      54\n",
      "     $_AND_                        228\n",
      "     $_NAND_                        92\n",
      "     $_NOR_                        605\n",
      "     $_NOT_                         73\n",
      "     $_ORNOT_                       39\n",
      "     $_OR_                          15\n",
      "     $_XNOR_                       460\n",
      "     $_XOR_                         41\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module Multiplier_4x4...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "3. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "3.1. Extracting gate netlist of module `\\Multiplier_4x4' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 1607 gates and 1639 wires to a netlist network with 32 inputs and 32 outputs.\n",
      "\n",
      "3.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 8 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + &get -n \n",
      "ABC: + &fraig -x \n",
      "ABC: + &put \n",
      "ABC: + scorr \n",
      "ABC: Warning: The network is combinational (run \"fraig\" or \"fraig_sweep\").\n",
      "ABC: + dc2 \n",
      "ABC: + dretime \n",
      "ABC: + strash \n",
      "ABC: + &get -n \n",
      "ABC: + &dch -f \n",
      "ABC: + &nf \n",
      "ABC: + &put \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "3.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               AND cells:      388\n",
      "ABC RESULTS:              NAND cells:     1102\n",
      "ABC RESULTS:               NOR cells:       12\n",
      "ABC RESULTS:               NOT cells:        9\n",
      "ABC RESULTS:                OR cells:      480\n",
      "ABC RESULTS:        internal signals:     1575\n",
      "ABC RESULTS:           input signals:       32\n",
      "ABC RESULTS:          output signals:       32\n",
      "Removing temp directory.\n",
      "\n",
      "4. Executing JSON backend.\n",
      "\n",
      "5. Generating Graphviz representation of design.\n",
      "Writing dot description to `Multiplier_16x16=32.dot'.\n",
      "Dumping module Multiplier_4x4 to page 1.\n",
      "\n",
      "End of script. Logfile hash: a9471541bb\n",
      "Yosys 0.50+56 (git sha1 78960292d, x86_64-w64-mingw32-g++ 13.2.1 -O3)\n",
      "Time spent: 2% 15x opt_expr (0 sec), 2% 14x opt_clean (0 sec), ...\n",
      "\n",
      "[OSS CAD Suite] C:\\repositories\\ProbabilisticComputing\\Yosys>\n",
      "Detected top module: Multiplier_4x4\n",
      "\n",
      "Order of the matrix: 2023 x 2023\n",
      "\n",
      "Node order (without hidden layers):\n",
      "List of input/output nodes:\n",
      "[\"a0\", \"a1\", \"a2\", \"a3\", \"a4\", \"a5\", \"a6\", \"a7\", \"a8\", \"a9\", \"a10\", \"a11\", \"a12\", \"a13\", \"a14\", \"a15\", \"b0\", \"b1\", \"b2\", \"b3\", \"b4\", \"b5\", \"b6\", \"b7\", \"b8\", \"b9\", \"b10\", \"b11\", \"b12\", \"b13\", \"b14\", \"b15\", \"s0\", \"s1\", \"s2\", \"s3\", \"s4\", \"s5\", \"s6\", \"s7\", \"s8\", \"s9\", \"s10\", \"s11\", \"s12\", \"s13\", \"s14\", \"s15\", \"s16\", \"s17\", \"s18\", \"s19\", \"s20\", \"s21\", \"s22\", \"s23\", \"s24\", \"s25\", \"s26\", \"s27\", \"s28\", \"s29\", \"s30\", \"s31\"]\n",
      "Saved weight data to C:\\repositories\\ProbabilisticComputing\\Circuit_Library\\16x16=32bIntFac.npz\n",
      "Mem files generated in folder 'custom_hdl_files\\16x16=32bIntFac':\n",
      "  16x16=32bIntFac_h.mem\n",
      "  16x16=32bIntFac_J.mem\n",
      "  16x16=32bIntFac_seeds.mem\n",
      "  16x16=32bIntFac_h.coe\n",
      "  16x16=32bIntFac_J.coe\n",
      "  16x16=32bIntFac_seeds.coe\n",
      "Global parameters file generated: global_params.sv\n",
      "Lookup table file generated: grouped_update_order_LUT.sv\n",
      "Values: [-4. -4. -2. ...  4. -4. -4.]\n",
      "Column Indices: [1739 1937 1948 ... 1124 1123 1125]\n",
      "Row Pointer: [    0     4    10 ... 10956 10958 10960]\n",
      "CSR_matrix mem files generated in folder 'custom_hdl_files\\16x16=32bIntFac\\CSR_matrix':\n",
      "  16x16=32bIntFac_values.mem\n",
      "  16x16=32bIntFac_col_indices.mem\n",
      "  16x16=32bIntFac_row_ptr.mem\n",
      "  16x16=32bIntFac_h.mem\n",
      "Matrix size (Raw) = 4092529\n",
      "CSR size (Values + Column Indices + Row Pointer) = 23944\n",
      "Factor Reduction = 170.9208569996659\n",
      "Values size = 10960\n",
      "Column Indices size = 10960\n",
      "Row Pointer size = 2024\n",
      "\n",
      "Top 10 rows with the most non-zero elements:\n",
      "  1) Row 1973: 35 non-zero elements\n",
      "  2) Row 1976: 33 non-zero elements\n",
      "  3) Row 1982: 33 non-zero elements\n",
      "  4) Row 1990: 33 non-zero elements\n",
      "  5) Row 1985: 33 non-zero elements\n",
      "  6) Row 1975: 32 non-zero elements\n",
      "  7) Row 1977: 32 non-zero elements\n",
      "  8) Row 1974: 32 non-zero elements\n",
      "  9) Row 1980: 32 non-zero elements\n",
      "  10) Row 1983: 32 non-zero elements\n",
      "CSR_matrix coe files generated in folder 'custom_hdl_files\\16x16=32bIntFac\\CSR_matrix':\n",
      "  16x16=32bIntFac_values.coe\n",
      "  16x16=32bIntFac_col_indices.coe\n",
      "  16x16=32bIntFac_row_ptr.coe\n",
      "  16x16=32bIntFac_h.coe\n"
     ]
    }
   ],
   "source": [
    "from Scripts.CircuitSynth import CircuitSynth\n",
    "CircuitSynth(\"Multiplier_16x16=32.v\",\"16x16=32bIntFac\",write_coe=True)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": ".venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.11"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
