
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//last_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401908 <.init>:
  401908:	stp	x29, x30, [sp, #-16]!
  40190c:	mov	x29, sp
  401910:	bl	401e70 <ferror@plt+0x60>
  401914:	ldp	x29, x30, [sp], #16
  401918:	ret

Disassembly of section .plt:

0000000000401920 <memcpy@plt-0x20>:
  401920:	stp	x16, x30, [sp, #-16]!
  401924:	adrp	x16, 417000 <ferror@plt+0x151f0>
  401928:	ldr	x17, [x16, #4088]
  40192c:	add	x16, x16, #0xff8
  401930:	br	x17
  401934:	nop
  401938:	nop
  40193c:	nop

0000000000401940 <memcpy@plt>:
  401940:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401944:	ldr	x17, [x16]
  401948:	add	x16, x16, #0x0
  40194c:	br	x17

0000000000401950 <_exit@plt>:
  401950:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401954:	ldr	x17, [x16, #8]
  401958:	add	x16, x16, #0x8
  40195c:	br	x17

0000000000401960 <strtoul@plt>:
  401960:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401964:	ldr	x17, [x16, #16]
  401968:	add	x16, x16, #0x10
  40196c:	br	x17

0000000000401970 <strlen@plt>:
  401970:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401974:	ldr	x17, [x16, #24]
  401978:	add	x16, x16, #0x18
  40197c:	br	x17

0000000000401980 <fputs@plt>:
  401980:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401984:	ldr	x17, [x16, #32]
  401988:	add	x16, x16, #0x20
  40198c:	br	x17

0000000000401990 <exit@plt>:
  401990:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401994:	ldr	x17, [x16, #40]
  401998:	add	x16, x16, #0x28
  40199c:	br	x17

00000000004019a0 <dup@plt>:
  4019a0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  4019a4:	ldr	x17, [x16, #48]
  4019a8:	add	x16, x16, #0x30
  4019ac:	br	x17

00000000004019b0 <strtoimax@plt>:
  4019b0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  4019b4:	ldr	x17, [x16, #56]
  4019b8:	add	x16, x16, #0x38
  4019bc:	br	x17

00000000004019c0 <strtoll@plt>:
  4019c0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  4019c4:	ldr	x17, [x16, #64]
  4019c8:	add	x16, x16, #0x40
  4019cc:	br	x17

00000000004019d0 <getnameinfo@plt>:
  4019d0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  4019d4:	ldr	x17, [x16, #72]
  4019d8:	add	x16, x16, #0x48
  4019dc:	br	x17

00000000004019e0 <strtod@plt>:
  4019e0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  4019e4:	ldr	x17, [x16, #80]
  4019e8:	add	x16, x16, #0x50
  4019ec:	br	x17

00000000004019f0 <sysinfo@plt>:
  4019f0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  4019f4:	ldr	x17, [x16, #88]
  4019f8:	add	x16, x16, #0x58
  4019fc:	br	x17

0000000000401a00 <localtime_r@plt>:
  401a00:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401a04:	ldr	x17, [x16, #96]
  401a08:	add	x16, x16, #0x60
  401a0c:	br	x17

0000000000401a10 <sprintf@plt>:
  401a10:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401a14:	ldr	x17, [x16, #104]
  401a18:	add	x16, x16, #0x68
  401a1c:	br	x17

0000000000401a20 <putc@plt>:
  401a20:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401a24:	ldr	x17, [x16, #112]
  401a28:	add	x16, x16, #0x70
  401a2c:	br	x17

0000000000401a30 <strftime@plt>:
  401a30:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401a34:	ldr	x17, [x16, #120]
  401a38:	add	x16, x16, #0x78
  401a3c:	br	x17

0000000000401a40 <__cxa_atexit@plt>:
  401a40:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401a44:	ldr	x17, [x16, #128]
  401a48:	add	x16, x16, #0x80
  401a4c:	br	x17

0000000000401a50 <fputc@plt>:
  401a50:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401a54:	ldr	x17, [x16, #136]
  401a58:	add	x16, x16, #0x88
  401a5c:	br	x17

0000000000401a60 <clock_gettime@plt>:
  401a60:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401a64:	ldr	x17, [x16, #144]
  401a68:	add	x16, x16, #0x90
  401a6c:	br	x17

0000000000401a70 <ctime@plt>:
  401a70:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401a74:	ldr	x17, [x16, #152]
  401a78:	add	x16, x16, #0x98
  401a7c:	br	x17

0000000000401a80 <setvbuf@plt>:
  401a80:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401a84:	ldr	x17, [x16, #160]
  401a88:	add	x16, x16, #0xa0
  401a8c:	br	x17

0000000000401a90 <strptime@plt>:
  401a90:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401a94:	ldr	x17, [x16, #168]
  401a98:	add	x16, x16, #0xa8
  401a9c:	br	x17

0000000000401aa0 <snprintf@plt>:
  401aa0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401aa4:	ldr	x17, [x16, #176]
  401aa8:	add	x16, x16, #0xb0
  401aac:	br	x17

0000000000401ab0 <localeconv@plt>:
  401ab0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401ab4:	ldr	x17, [x16, #184]
  401ab8:	add	x16, x16, #0xb8
  401abc:	br	x17

0000000000401ac0 <fileno@plt>:
  401ac0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401ac4:	ldr	x17, [x16, #192]
  401ac8:	add	x16, x16, #0xc0
  401acc:	br	x17

0000000000401ad0 <localtime@plt>:
  401ad0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401ad4:	ldr	x17, [x16, #200]
  401ad8:	add	x16, x16, #0xc8
  401adc:	br	x17

0000000000401ae0 <signal@plt>:
  401ae0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401ae4:	ldr	x17, [x16, #208]
  401ae8:	add	x16, x16, #0xd0
  401aec:	br	x17

0000000000401af0 <fclose@plt>:
  401af0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401af4:	ldr	x17, [x16, #216]
  401af8:	add	x16, x16, #0xd8
  401afc:	br	x17

0000000000401b00 <fopen@plt>:
  401b00:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401b04:	ldr	x17, [x16, #224]
  401b08:	add	x16, x16, #0xe0
  401b0c:	br	x17

0000000000401b10 <time@plt>:
  401b10:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401b14:	ldr	x17, [x16, #232]
  401b18:	add	x16, x16, #0xe8
  401b1c:	br	x17

0000000000401b20 <malloc@plt>:
  401b20:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401b24:	ldr	x17, [x16, #240]
  401b28:	add	x16, x16, #0xf0
  401b2c:	br	x17

0000000000401b30 <__isoc99_fscanf@plt>:
  401b30:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401b34:	ldr	x17, [x16, #248]
  401b38:	add	x16, x16, #0xf8
  401b3c:	br	x17

0000000000401b40 <strncmp@plt>:
  401b40:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401b44:	ldr	x17, [x16, #256]
  401b48:	add	x16, x16, #0x100
  401b4c:	br	x17

0000000000401b50 <bindtextdomain@plt>:
  401b50:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401b54:	ldr	x17, [x16, #264]
  401b58:	add	x16, x16, #0x108
  401b5c:	br	x17

0000000000401b60 <__libc_start_main@plt>:
  401b60:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401b64:	ldr	x17, [x16, #272]
  401b68:	add	x16, x16, #0x110
  401b6c:	br	x17

0000000000401b70 <fgetc@plt>:
  401b70:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401b74:	ldr	x17, [x16, #280]
  401b78:	add	x16, x16, #0x118
  401b7c:	br	x17

0000000000401b80 <gettimeofday@plt>:
  401b80:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401b84:	ldr	x17, [x16, #288]
  401b88:	add	x16, x16, #0x120
  401b8c:	br	x17

0000000000401b90 <getpwnam@plt>:
  401b90:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401b94:	ldr	x17, [x16, #296]
  401b98:	add	x16, x16, #0x128
  401b9c:	br	x17

0000000000401ba0 <gmtime_r@plt>:
  401ba0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401ba4:	ldr	x17, [x16, #304]
  401ba8:	add	x16, x16, #0x130
  401bac:	br	x17

0000000000401bb0 <__xpg_basename@plt>:
  401bb0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401bb4:	ldr	x17, [x16, #312]
  401bb8:	add	x16, x16, #0x138
  401bbc:	br	x17

0000000000401bc0 <strdup@plt>:
  401bc0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401bc4:	ldr	x17, [x16, #320]
  401bc8:	add	x16, x16, #0x140
  401bcc:	br	x17

0000000000401bd0 <close@plt>:
  401bd0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401bd4:	ldr	x17, [x16, #328]
  401bd8:	add	x16, x16, #0x148
  401bdc:	br	x17

0000000000401be0 <__gmon_start__@plt>:
  401be0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401be4:	ldr	x17, [x16, #336]
  401be8:	add	x16, x16, #0x150
  401bec:	br	x17

0000000000401bf0 <mktime@plt>:
  401bf0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401bf4:	ldr	x17, [x16, #344]
  401bf8:	add	x16, x16, #0x158
  401bfc:	br	x17

0000000000401c00 <strtoumax@plt>:
  401c00:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401c04:	ldr	x17, [x16, #352]
  401c08:	add	x16, x16, #0x160
  401c0c:	br	x17

0000000000401c10 <abort@plt>:
  401c10:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401c14:	ldr	x17, [x16, #360]
  401c18:	add	x16, x16, #0x168
  401c1c:	br	x17

0000000000401c20 <access@plt>:
  401c20:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401c24:	ldr	x17, [x16, #368]
  401c28:	add	x16, x16, #0x170
  401c2c:	br	x17

0000000000401c30 <textdomain@plt>:
  401c30:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401c34:	ldr	x17, [x16, #376]
  401c38:	add	x16, x16, #0x178
  401c3c:	br	x17

0000000000401c40 <getopt_long@plt>:
  401c40:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401c44:	ldr	x17, [x16, #384]
  401c48:	add	x16, x16, #0x180
  401c4c:	br	x17

0000000000401c50 <strcmp@plt>:
  401c50:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401c54:	ldr	x17, [x16, #392]
  401c58:	add	x16, x16, #0x188
  401c5c:	br	x17

0000000000401c60 <warn@plt>:
  401c60:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401c64:	ldr	x17, [x16, #400]
  401c68:	add	x16, x16, #0x190
  401c6c:	br	x17

0000000000401c70 <__ctype_b_loc@plt>:
  401c70:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401c74:	ldr	x17, [x16, #408]
  401c78:	add	x16, x16, #0x198
  401c7c:	br	x17

0000000000401c80 <strtol@plt>:
  401c80:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401c84:	ldr	x17, [x16, #416]
  401c88:	add	x16, x16, #0x1a0
  401c8c:	br	x17

0000000000401c90 <fseeko@plt>:
  401c90:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401c94:	ldr	x17, [x16, #424]
  401c98:	add	x16, x16, #0x1a8
  401c9c:	br	x17

0000000000401ca0 <fread@plt>:
  401ca0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401ca4:	ldr	x17, [x16, #432]
  401ca8:	add	x16, x16, #0x1b0
  401cac:	br	x17

0000000000401cb0 <free@plt>:
  401cb0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401cb4:	ldr	x17, [x16, #440]
  401cb8:	add	x16, x16, #0x1b8
  401cbc:	br	x17

0000000000401cc0 <strncasecmp@plt>:
  401cc0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401cc4:	ldr	x17, [x16, #448]
  401cc8:	add	x16, x16, #0x1c0
  401ccc:	br	x17

0000000000401cd0 <vasprintf@plt>:
  401cd0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401cd4:	ldr	x17, [x16, #456]
  401cd8:	add	x16, x16, #0x1c8
  401cdc:	br	x17

0000000000401ce0 <strndup@plt>:
  401ce0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401ce4:	ldr	x17, [x16, #464]
  401ce8:	add	x16, x16, #0x1d0
  401cec:	br	x17

0000000000401cf0 <strspn@plt>:
  401cf0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401cf4:	ldr	x17, [x16, #472]
  401cf8:	add	x16, x16, #0x1d8
  401cfc:	br	x17

0000000000401d00 <strchr@plt>:
  401d00:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401d04:	ldr	x17, [x16, #480]
  401d08:	add	x16, x16, #0x1e0
  401d0c:	br	x17

0000000000401d10 <ftello@plt>:
  401d10:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401d14:	ldr	x17, [x16, #488]
  401d18:	add	x16, x16, #0x1e8
  401d1c:	br	x17

0000000000401d20 <fflush@plt>:
  401d20:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401d24:	ldr	x17, [x16, #496]
  401d28:	add	x16, x16, #0x1f0
  401d2c:	br	x17

0000000000401d30 <warnx@plt>:
  401d30:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401d34:	ldr	x17, [x16, #504]
  401d38:	add	x16, x16, #0x1f8
  401d3c:	br	x17

0000000000401d40 <memchr@plt>:
  401d40:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401d44:	ldr	x17, [x16, #512]
  401d48:	add	x16, x16, #0x200
  401d4c:	br	x17

0000000000401d50 <__fxstat@plt>:
  401d50:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401d54:	ldr	x17, [x16, #520]
  401d58:	add	x16, x16, #0x208
  401d5c:	br	x17

0000000000401d60 <dcgettext@plt>:
  401d60:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401d64:	ldr	x17, [x16, #528]
  401d68:	add	x16, x16, #0x210
  401d6c:	br	x17

0000000000401d70 <errx@plt>:
  401d70:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401d74:	ldr	x17, [x16, #536]
  401d78:	add	x16, x16, #0x218
  401d7c:	br	x17

0000000000401d80 <strcspn@plt>:
  401d80:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401d84:	ldr	x17, [x16, #544]
  401d88:	add	x16, x16, #0x220
  401d8c:	br	x17

0000000000401d90 <printf@plt>:
  401d90:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401d94:	ldr	x17, [x16, #552]
  401d98:	add	x16, x16, #0x228
  401d9c:	br	x17

0000000000401da0 <__assert_fail@plt>:
  401da0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401da4:	ldr	x17, [x16, #560]
  401da8:	add	x16, x16, #0x230
  401dac:	br	x17

0000000000401db0 <__errno_location@plt>:
  401db0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401db4:	ldr	x17, [x16, #568]
  401db8:	add	x16, x16, #0x238
  401dbc:	br	x17

0000000000401dc0 <putchar@plt>:
  401dc0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401dc4:	ldr	x17, [x16, #576]
  401dc8:	add	x16, x16, #0x240
  401dcc:	br	x17

0000000000401dd0 <__xstat@plt>:
  401dd0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401dd4:	ldr	x17, [x16, #584]
  401dd8:	add	x16, x16, #0x248
  401ddc:	br	x17

0000000000401de0 <fprintf@plt>:
  401de0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401de4:	ldr	x17, [x16, #592]
  401de8:	add	x16, x16, #0x250
  401dec:	br	x17

0000000000401df0 <err@plt>:
  401df0:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401df4:	ldr	x17, [x16, #600]
  401df8:	add	x16, x16, #0x258
  401dfc:	br	x17

0000000000401e00 <setlocale@plt>:
  401e00:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401e04:	ldr	x17, [x16, #608]
  401e08:	add	x16, x16, #0x260
  401e0c:	br	x17

0000000000401e10 <ferror@plt>:
  401e10:	adrp	x16, 418000 <ferror@plt+0x161f0>
  401e14:	ldr	x17, [x16, #616]
  401e18:	add	x16, x16, #0x268
  401e1c:	br	x17

Disassembly of section .text:

0000000000401e20 <.text>:
  401e20:	mov	x29, #0x0                   	// #0
  401e24:	mov	x30, #0x0                   	// #0
  401e28:	mov	x5, x0
  401e2c:	ldr	x1, [sp]
  401e30:	add	x2, sp, #0x8
  401e34:	mov	x6, sp
  401e38:	movz	x0, #0x0, lsl #48
  401e3c:	movk	x0, #0x0, lsl #32
  401e40:	movk	x0, #0x40, lsl #16
  401e44:	movk	x0, #0x1f70
  401e48:	movz	x3, #0x0, lsl #48
  401e4c:	movk	x3, #0x0, lsl #32
  401e50:	movk	x3, #0x40, lsl #16
  401e54:	movk	x3, #0x65e0
  401e58:	movz	x4, #0x0, lsl #48
  401e5c:	movk	x4, #0x0, lsl #32
  401e60:	movk	x4, #0x40, lsl #16
  401e64:	movk	x4, #0x6660
  401e68:	bl	401b60 <__libc_start_main@plt>
  401e6c:	bl	401c10 <abort@plt>
  401e70:	adrp	x0, 417000 <ferror@plt+0x151f0>
  401e74:	ldr	x0, [x0, #4064]
  401e78:	cbz	x0, 401e80 <ferror@plt+0x70>
  401e7c:	b	401be0 <__gmon_start__@plt>
  401e80:	ret
  401e84:	adrp	x0, 418000 <ferror@plt+0x161f0>
  401e88:	add	x0, x0, #0x288
  401e8c:	adrp	x1, 418000 <ferror@plt+0x161f0>
  401e90:	add	x1, x1, #0x288
  401e94:	cmp	x0, x1
  401e98:	b.eq	401ecc <ferror@plt+0xbc>  // b.none
  401e9c:	stp	x29, x30, [sp, #-32]!
  401ea0:	mov	x29, sp
  401ea4:	adrp	x0, 406000 <ferror@plt+0x41f0>
  401ea8:	ldr	x0, [x0, #1712]
  401eac:	str	x0, [sp, #24]
  401eb0:	mov	x1, x0
  401eb4:	cbz	x1, 401ec4 <ferror@plt+0xb4>
  401eb8:	adrp	x0, 418000 <ferror@plt+0x161f0>
  401ebc:	add	x0, x0, #0x288
  401ec0:	blr	x1
  401ec4:	ldp	x29, x30, [sp], #32
  401ec8:	ret
  401ecc:	ret
  401ed0:	adrp	x0, 418000 <ferror@plt+0x161f0>
  401ed4:	add	x0, x0, #0x288
  401ed8:	adrp	x1, 418000 <ferror@plt+0x161f0>
  401edc:	add	x1, x1, #0x288
  401ee0:	sub	x0, x0, x1
  401ee4:	lsr	x1, x0, #63
  401ee8:	add	x0, x1, x0, asr #3
  401eec:	cmp	xzr, x0, asr #1
  401ef0:	b.eq	401f28 <ferror@plt+0x118>  // b.none
  401ef4:	stp	x29, x30, [sp, #-32]!
  401ef8:	mov	x29, sp
  401efc:	asr	x1, x0, #1
  401f00:	adrp	x0, 406000 <ferror@plt+0x41f0>
  401f04:	ldr	x0, [x0, #1720]
  401f08:	str	x0, [sp, #24]
  401f0c:	mov	x2, x0
  401f10:	cbz	x2, 401f20 <ferror@plt+0x110>
  401f14:	adrp	x0, 418000 <ferror@plt+0x161f0>
  401f18:	add	x0, x0, #0x288
  401f1c:	blr	x2
  401f20:	ldp	x29, x30, [sp], #32
  401f24:	ret
  401f28:	ret
  401f2c:	adrp	x0, 418000 <ferror@plt+0x161f0>
  401f30:	ldrb	w0, [x0, #688]
  401f34:	cbnz	w0, 401f58 <ferror@plt+0x148>
  401f38:	stp	x29, x30, [sp, #-16]!
  401f3c:	mov	x29, sp
  401f40:	bl	401e84 <ferror@plt+0x74>
  401f44:	adrp	x0, 418000 <ferror@plt+0x161f0>
  401f48:	mov	w1, #0x1                   	// #1
  401f4c:	strb	w1, [x0, #688]
  401f50:	ldp	x29, x30, [sp], #16
  401f54:	ret
  401f58:	ret
  401f5c:	stp	x29, x30, [sp, #-16]!
  401f60:	mov	x29, sp
  401f64:	bl	401ed0 <ferror@plt+0xc0>
  401f68:	ldp	x29, x30, [sp], #16
  401f6c:	ret
  401f70:	sub	sp, sp, #0xd0
  401f74:	stp	x20, x19, [sp, #192]
  401f78:	mov	x19, x1
  401f7c:	mov	x9, #0x8                   	// #8
  401f80:	adrp	x1, 406000 <ferror@plt+0x41f0>
  401f84:	mov	w20, w0
  401f88:	movi	v0.2d, #0x0
  401f8c:	mov	w8, #0x4                   	// #4
  401f90:	movk	x9, #0x10, lsl #32
  401f94:	mov	w10, #0x1                   	// #1
  401f98:	add	x1, x1, #0xb1d
  401f9c:	mov	w0, #0x6                   	// #6
  401fa0:	stp	x29, x30, [sp, #112]
  401fa4:	stp	x28, x27, [sp, #128]
  401fa8:	stp	x26, x25, [sp, #144]
  401fac:	stp	x24, x23, [sp, #160]
  401fb0:	stp	x22, x21, [sp, #176]
  401fb4:	add	x29, sp, #0x70
  401fb8:	str	xzr, [sp, #96]
  401fbc:	stp	q0, q0, [sp, #64]
  401fc0:	stp	q0, q0, [sp, #32]
  401fc4:	strb	w8, [sp, #32]
  401fc8:	stur	x9, [sp, #36]
  401fcc:	str	w10, [sp, #96]
  401fd0:	str	xzr, [sp, #16]
  401fd4:	bl	401e00 <setlocale@plt>
  401fd8:	adrp	x21, 406000 <ferror@plt+0x41f0>
  401fdc:	add	x21, x21, #0xa69
  401fe0:	adrp	x1, 406000 <ferror@plt+0x41f0>
  401fe4:	add	x1, x1, #0xa74
  401fe8:	mov	x0, x21
  401fec:	bl	401b50 <bindtextdomain@plt>
  401ff0:	mov	x0, x21
  401ff4:	bl	401c30 <textdomain@plt>
  401ff8:	bl	402394 <ferror@plt+0x584>
  401ffc:	adrp	x8, 418000 <ferror@plt+0x161f0>
  402000:	ldr	x0, [x8, #680]
  402004:	adrp	x1, 406000 <ferror@plt+0x41f0>
  402008:	add	x1, x1, #0xa86
  40200c:	bl	401c50 <strcmp@plt>
  402010:	ldrb	w8, [sp, #32]
  402014:	cmp	w0, #0x0
  402018:	cset	w9, eq  // eq = none
  40201c:	adrp	x2, 406000 <ferror@plt+0x41f0>
  402020:	and	w8, w8, #0xfe
  402024:	adrp	x3, 406000 <ferror@plt+0x41f0>
  402028:	orr	w8, w8, w9
  40202c:	add	x2, x2, #0xa8c
  402030:	add	x3, x3, #0x728
  402034:	mov	w0, w20
  402038:	mov	x1, x19
  40203c:	mov	x4, xzr
  402040:	strb	w8, [sp, #32]
  402044:	bl	401c40 <getopt_long@plt>
  402048:	cmn	w0, #0x1
  40204c:	b.eq	402238 <ferror@plt+0x428>  // b.none
  402050:	adrp	x22, 406000 <ferror@plt+0x41f0>
  402054:	adrp	x23, 406000 <ferror@plt+0x41f0>
  402058:	adrp	x24, 406000 <ferror@plt+0x41f0>
  40205c:	mov	w26, w0
  402060:	mov	x21, xzr
  402064:	mov	x27, xzr
  402068:	sbfiz	x8, x20, #3, #32
  40206c:	add	x22, x22, #0x6c0
  402070:	mov	w28, #0xa                   	// #10
  402074:	add	x23, x23, #0xa8c
  402078:	add	x24, x24, #0x728
  40207c:	adrp	x25, 418000 <ferror@plt+0x161f0>
  402080:	str	x8, [sp, #8]
  402084:	b	4020b8 <ferror@plt+0x2a8>
  402088:	ldrb	w8, [sp, #32]
  40208c:	orr	w8, w8, #0x20
  402090:	strb	w8, [sp, #32]
  402094:	mov	w0, w20
  402098:	mov	x1, x19
  40209c:	mov	x2, x23
  4020a0:	mov	x3, x24
  4020a4:	mov	x4, xzr
  4020a8:	bl	401c40 <getopt_long@plt>
  4020ac:	mov	w26, w0
  4020b0:	cmn	w0, #0x1
  4020b4:	b.eq	402240 <ferror@plt+0x430>  // b.none
  4020b8:	add	x1, sp, #0x10
  4020bc:	mov	w0, w26
  4020c0:	bl	4023b0 <ferror@plt+0x5a0>
  4020c4:	sub	w8, w26, #0x30
  4020c8:	cmp	w8, #0x50
  4020cc:	b.hi	402300 <ferror@plt+0x4f0>  // b.pmore
  4020d0:	adr	x9, 402088 <ferror@plt+0x278>
  4020d4:	ldrb	w10, [x22, x8]
  4020d8:	add	x9, x9, x10, lsl #2
  4020dc:	br	x9
  4020e0:	ldr	w8, [sp, #44]
  4020e4:	madd	w8, w8, w28, w26
  4020e8:	sub	w8, w8, #0x30
  4020ec:	str	w8, [sp, #44]
  4020f0:	b	402094 <ferror@plt+0x284>
  4020f4:	ldr	x0, [x25, #656]
  4020f8:	add	x1, sp, #0x18
  4020fc:	bl	4058d8 <ferror@plt+0x3ac8>
  402100:	tbnz	w0, #31, 402370 <ferror@plt+0x560>
  402104:	ldr	x8, [sp, #24]
  402108:	mov	w9, #0x4240                	// #16960
  40210c:	movk	w9, #0xf, lsl #16
  402110:	udiv	x8, x8, x9
  402114:	str	x8, [sp, #88]
  402118:	b	402094 <ferror@plt+0x284>
  40211c:	ldrb	w8, [sp, #32]
  402120:	orr	w8, w8, #0x10
  402124:	b	402090 <ferror@plt+0x280>
  402128:	ldr	w8, [sp, #36]
  40212c:	cmp	w8, #0x1f
  402130:	b.hi	40213c <ferror@plt+0x32c>  // b.pmore
  402134:	mov	w8, #0x20                  	// #32
  402138:	str	w8, [sp, #36]
  40213c:	ldr	w8, [sp, #40]
  402140:	cmp	w8, #0xff
  402144:	b.hi	402094 <ferror@plt+0x284>  // b.pmore
  402148:	mov	w8, #0x100                 	// #256
  40214c:	str	w8, [sp, #40]
  402150:	b	402094 <ferror@plt+0x284>
  402154:	ldrb	w8, [sp, #32]
  402158:	orr	w8, w8, #0x2
  40215c:	b	402090 <ferror@plt+0x280>
  402160:	mov	w8, #0x2                   	// #2
  402164:	str	w8, [sp, #96]
  402168:	b	402094 <ferror@plt+0x284>
  40216c:	ldr	x0, [x25, #656]
  402170:	add	x1, sp, #0x18
  402174:	bl	4058d8 <ferror@plt+0x3ac8>
  402178:	tbnz	w0, #31, 402370 <ferror@plt+0x560>
  40217c:	ldr	x8, [sp, #24]
  402180:	mov	w9, #0x4240                	// #16960
  402184:	movk	w9, #0xf, lsl #16
  402188:	udiv	x8, x8, x9
  40218c:	str	x8, [sp, #72]
  402190:	b	402094 <ferror@plt+0x284>
  402194:	ldr	x0, [x25, #656]
  402198:	bl	40282c <ferror@plt+0xa1c>
  40219c:	str	w0, [sp, #96]
  4021a0:	b	402094 <ferror@plt+0x284>
  4021a4:	ldr	x26, [x25, #656]
  4021a8:	adrp	x1, 406000 <ferror@plt+0x41f0>
  4021ac:	mov	w2, #0x5                   	// #5
  4021b0:	mov	x0, xzr
  4021b4:	add	x1, x1, #0xac8
  4021b8:	bl	401d60 <dcgettext@plt>
  4021bc:	mov	x1, x0
  4021c0:	mov	x0, x26
  4021c4:	bl	404610 <ferror@plt+0x2800>
  4021c8:	str	w0, [sp, #44]
  4021cc:	b	402094 <ferror@plt+0x284>
  4021d0:	ldr	x0, [x25, #656]
  4021d4:	add	x1, sp, #0x18
  4021d8:	bl	4058d8 <ferror@plt+0x3ac8>
  4021dc:	tbnz	w0, #31, 402370 <ferror@plt+0x560>
  4021e0:	ldr	x8, [sp, #24]
  4021e4:	mov	w9, #0x4240                	// #16960
  4021e8:	movk	w9, #0xf, lsl #16
  4021ec:	udiv	x8, x8, x9
  4021f0:	str	x8, [sp, #80]
  4021f4:	b	402094 <ferror@plt+0x284>
  4021f8:	cbnz	x21, 402208 <ferror@plt+0x3f8>
  4021fc:	ldr	x0, [sp, #8]
  402200:	bl	4027a4 <ferror@plt+0x994>
  402204:	mov	x21, x0
  402208:	ldr	x0, [x25, #656]
  40220c:	bl	4027e0 <ferror@plt+0x9d0>
  402210:	add	x8, x27, #0x1
  402214:	str	x0, [x21, x27, lsl #3]
  402218:	mov	x27, x8
  40221c:	b	402094 <ferror@plt+0x284>
  402220:	ldrb	w8, [sp, #32]
  402224:	and	w8, w8, #0xfffffffb
  402228:	b	402090 <ferror@plt+0x280>
  40222c:	ldrb	w8, [sp, #32]
  402230:	orr	w8, w8, #0x8
  402234:	b	402090 <ferror@plt+0x280>
  402238:	mov	x27, xzr
  40223c:	mov	x21, xzr
  402240:	adrp	x8, 418000 <ferror@plt+0x161f0>
  402244:	ldrsw	x8, [x8, #664]
  402248:	cmp	w8, w20
  40224c:	b.lt	40225c <ferror@plt+0x44c>  // b.tstop
  402250:	cbz	x21, 402268 <ferror@plt+0x458>
  402254:	cbnz	x27, 4022a4 <ferror@plt+0x494>
  402258:	b	4022d4 <ferror@plt+0x4c4>
  40225c:	add	x8, x19, x8, lsl #3
  402260:	str	x8, [sp, #48]
  402264:	cbnz	x21, 402254 <ferror@plt+0x444>
  402268:	mov	w0, #0x8                   	// #8
  40226c:	bl	4027a4 <ferror@plt+0x994>
  402270:	ldrb	w8, [sp, #32]
  402274:	adrp	x9, 406000 <ferror@plt+0x41f0>
  402278:	adrp	x10, 406000 <ferror@plt+0x41f0>
  40227c:	add	x9, x9, #0xb1e
  402280:	add	x10, x10, #0xb2c
  402284:	tst	w8, #0x1
  402288:	mov	x21, x0
  40228c:	csel	x0, x10, x9, eq  // eq = none
  402290:	bl	4027e0 <ferror@plt+0x9d0>
  402294:	add	x8, x27, #0x1
  402298:	str	x0, [x21, x27, lsl #3]
  40229c:	mov	x27, x8
  4022a0:	cbz	x27, 4022d4 <ferror@plt+0x4c4>
  4022a4:	add	x8, sp, #0x20
  4022a8:	add	x19, x8, #0x18
  4022ac:	mov	x20, x21
  4022b0:	mov	x0, x19
  4022b4:	bl	403e04 <ferror@plt+0x1ff4>
  4022b8:	ldr	x1, [x20]
  4022bc:	add	x0, sp, #0x20
  4022c0:	bl	4028a4 <ferror@plt+0xa94>
  4022c4:	ldr	x0, [x20], #8
  4022c8:	bl	401cb0 <free@plt>
  4022cc:	subs	x27, x27, #0x1
  4022d0:	b.ne	4022b0 <ferror@plt+0x4a0>  // b.any
  4022d4:	mov	x0, x21
  4022d8:	bl	401cb0 <free@plt>
  4022dc:	ldp	x20, x19, [sp, #192]
  4022e0:	ldp	x22, x21, [sp, #176]
  4022e4:	ldp	x24, x23, [sp, #160]
  4022e8:	ldp	x26, x25, [sp, #144]
  4022ec:	ldp	x28, x27, [sp, #128]
  4022f0:	ldp	x29, x30, [sp, #112]
  4022f4:	mov	w0, wzr
  4022f8:	add	sp, sp, #0xd0
  4022fc:	ret
  402300:	adrp	x8, 418000 <ferror@plt+0x161f0>
  402304:	ldr	x19, [x8, #648]
  402308:	adrp	x1, 406000 <ferror@plt+0x41f0>
  40230c:	add	x1, x1, #0xaf7
  402310:	mov	w2, #0x5                   	// #5
  402314:	mov	x0, xzr
  402318:	bl	401d60 <dcgettext@plt>
  40231c:	adrp	x8, 418000 <ferror@plt+0x161f0>
  402320:	ldr	x2, [x8, #680]
  402324:	mov	x1, x0
  402328:	mov	x0, x19
  40232c:	bl	401de0 <fprintf@plt>
  402330:	mov	w0, #0x1                   	// #1
  402334:	bl	401990 <exit@plt>
  402338:	add	x0, sp, #0x20
  40233c:	bl	4024cc <ferror@plt+0x6bc>
  402340:	adrp	x1, 406000 <ferror@plt+0x41f0>
  402344:	add	x1, x1, #0xaaa
  402348:	mov	w2, #0x5                   	// #5
  40234c:	mov	x0, xzr
  402350:	bl	401d60 <dcgettext@plt>
  402354:	adrp	x8, 418000 <ferror@plt+0x161f0>
  402358:	ldr	x1, [x8, #680]
  40235c:	adrp	x2, 406000 <ferror@plt+0x41f0>
  402360:	add	x2, x2, #0xab6
  402364:	bl	401d90 <printf@plt>
  402368:	mov	w0, wzr
  40236c:	bl	401990 <exit@plt>
  402370:	adrp	x1, 406000 <ferror@plt+0x41f0>
  402374:	add	x1, x1, #0xadf
  402378:	mov	w2, #0x5                   	// #5
  40237c:	mov	x0, xzr
  402380:	bl	401d60 <dcgettext@plt>
  402384:	ldr	x2, [x25, #656]
  402388:	mov	x1, x0
  40238c:	mov	w0, #0x1                   	// #1
  402390:	bl	401d70 <errx@plt>
  402394:	stp	x29, x30, [sp, #-16]!
  402398:	adrp	x0, 402000 <ferror@plt+0x1f0>
  40239c:	add	x0, x0, #0xf6c
  4023a0:	mov	x29, sp
  4023a4:	bl	406668 <ferror@plt+0x4858>
  4023a8:	ldp	x29, x30, [sp], #16
  4023ac:	ret
  4023b0:	stp	x29, x30, [sp, #-64]!
  4023b4:	cmp	w0, #0x46
  4023b8:	stp	x24, x23, [sp, #16]
  4023bc:	stp	x22, x21, [sp, #32]
  4023c0:	stp	x20, x19, [sp, #48]
  4023c4:	mov	x29, sp
  4023c8:	b.lt	4024b8 <ferror@plt+0x6a8>  // b.tstop
  4023cc:	adrp	x8, 406000 <ferror@plt+0x41f0>
  4023d0:	mov	w9, #0x46                  	// #70
  4023d4:	add	x8, x8, #0x92c
  4023d8:	cmp	w9, w0
  4023dc:	b.eq	4023f4 <ferror@plt+0x5e4>  // b.none
  4023e0:	ldr	w9, [x8], #4
  4023e4:	cbz	w9, 4024b8 <ferror@plt+0x6a8>
  4023e8:	cmp	w9, w0
  4023ec:	b.le	4023d8 <ferror@plt+0x5c8>
  4023f0:	b	4024b8 <ferror@plt+0x6a8>
  4023f4:	ldr	w8, [x1]
  4023f8:	cbz	w8, 4024b4 <ferror@plt+0x6a4>
  4023fc:	cmp	w8, w0
  402400:	b.eq	4024b8 <ferror@plt+0x6a8>  // b.none
  402404:	adrp	x22, 418000 <ferror@plt+0x161f0>
  402408:	ldr	x19, [x22, #648]
  40240c:	adrp	x1, 406000 <ferror@plt+0x41f0>
  402410:	add	x1, x1, #0xb46
  402414:	mov	w2, #0x5                   	// #5
  402418:	mov	x0, xzr
  40241c:	bl	401d60 <dcgettext@plt>
  402420:	adrp	x8, 418000 <ferror@plt+0x161f0>
  402424:	ldr	x2, [x8, #680]
  402428:	mov	x1, x0
  40242c:	mov	x0, x19
  402430:	bl	401de0 <fprintf@plt>
  402434:	adrp	x24, 406000 <ferror@plt+0x41f0>
  402438:	adrp	x19, 406000 <ferror@plt+0x41f0>
  40243c:	adrp	x20, 406000 <ferror@plt+0x41f0>
  402440:	mov	x23, xzr
  402444:	add	x24, x24, #0x928
  402448:	add	x19, x19, #0xb6e
  40244c:	add	x20, x20, #0xb68
  402450:	ldr	w21, [x24, x23]
  402454:	cbz	w21, 4024a0 <ferror@plt+0x690>
  402458:	mov	w0, w21
  40245c:	bl	403054 <ferror@plt+0x1244>
  402460:	cbnz	x0, 402484 <ferror@plt+0x674>
  402464:	mov	w0, w21
  402468:	bl	403090 <ferror@plt+0x1280>
  40246c:	cbz	w0, 402494 <ferror@plt+0x684>
  402470:	ldr	x0, [x22, #648]
  402474:	mov	x1, x19
  402478:	mov	w2, w21
  40247c:	bl	401de0 <fprintf@plt>
  402480:	b	402494 <ferror@plt+0x684>
  402484:	mov	x2, x0
  402488:	ldr	x0, [x22, #648]
  40248c:	mov	x1, x20
  402490:	bl	401de0 <fprintf@plt>
  402494:	add	x23, x23, #0x4
  402498:	cmp	x23, #0x3c
  40249c:	b.ne	402450 <ferror@plt+0x640>  // b.any
  4024a0:	ldr	x1, [x22, #648]
  4024a4:	mov	w0, #0xa                   	// #10
  4024a8:	bl	401a50 <fputc@plt>
  4024ac:	mov	w0, #0x1                   	// #1
  4024b0:	bl	401990 <exit@plt>
  4024b4:	str	w0, [x1]
  4024b8:	ldp	x20, x19, [sp, #48]
  4024bc:	ldp	x22, x21, [sp, #32]
  4024c0:	ldp	x24, x23, [sp, #16]
  4024c4:	ldp	x29, x30, [sp], #64
  4024c8:	ret
  4024cc:	stp	x29, x30, [sp, #-32]!
  4024d0:	adrp	x8, 418000 <ferror@plt+0x161f0>
  4024d4:	stp	x20, x19, [sp, #16]
  4024d8:	ldr	x19, [x8, #672]
  4024dc:	adrp	x1, 406000 <ferror@plt+0x41f0>
  4024e0:	mov	x20, x0
  4024e4:	add	x1, x1, #0xb73
  4024e8:	mov	w2, #0x5                   	// #5
  4024ec:	mov	x0, xzr
  4024f0:	mov	x29, sp
  4024f4:	bl	401d60 <dcgettext@plt>
  4024f8:	mov	x1, x19
  4024fc:	bl	401980 <fputs@plt>
  402500:	adrp	x1, 406000 <ferror@plt+0x41f0>
  402504:	add	x1, x1, #0xb7c
  402508:	mov	w2, #0x5                   	// #5
  40250c:	mov	x0, xzr
  402510:	bl	401d60 <dcgettext@plt>
  402514:	adrp	x8, 418000 <ferror@plt+0x161f0>
  402518:	ldr	x2, [x8, #680]
  40251c:	mov	x1, x0
  402520:	mov	x0, x19
  402524:	bl	401de0 <fprintf@plt>
  402528:	mov	w0, #0xa                   	// #10
  40252c:	mov	x1, x19
  402530:	bl	401a50 <fputc@plt>
  402534:	adrp	x1, 406000 <ferror@plt+0x41f0>
  402538:	add	x1, x1, #0xba6
  40253c:	mov	w2, #0x5                   	// #5
  402540:	mov	x0, xzr
  402544:	bl	401d60 <dcgettext@plt>
  402548:	mov	x1, x19
  40254c:	bl	401980 <fputs@plt>
  402550:	adrp	x1, 406000 <ferror@plt+0x41f0>
  402554:	add	x1, x1, #0xbcf
  402558:	mov	w2, #0x5                   	// #5
  40255c:	mov	x0, xzr
  402560:	bl	401d60 <dcgettext@plt>
  402564:	mov	x1, x19
  402568:	bl	401980 <fputs@plt>
  40256c:	adrp	x1, 406000 <ferror@plt+0x41f0>
  402570:	add	x1, x1, #0xbda
  402574:	mov	w2, #0x5                   	// #5
  402578:	mov	x0, xzr
  40257c:	bl	401d60 <dcgettext@plt>
  402580:	mov	x1, x19
  402584:	bl	401980 <fputs@plt>
  402588:	adrp	x1, 406000 <ferror@plt+0x41f0>
  40258c:	add	x1, x1, #0xc08
  402590:	mov	w2, #0x5                   	// #5
  402594:	mov	x0, xzr
  402598:	bl	401d60 <dcgettext@plt>
  40259c:	mov	x1, x19
  4025a0:	bl	401980 <fputs@plt>
  4025a4:	adrp	x1, 406000 <ferror@plt+0x41f0>
  4025a8:	add	x1, x1, #0xc44
  4025ac:	mov	w2, #0x5                   	// #5
  4025b0:	mov	x0, xzr
  4025b4:	bl	401d60 <dcgettext@plt>
  4025b8:	mov	x1, x19
  4025bc:	bl	401980 <fputs@plt>
  4025c0:	adrp	x1, 406000 <ferror@plt+0x41f0>
  4025c4:	add	x1, x1, #0xc88
  4025c8:	mov	w2, #0x5                   	// #5
  4025cc:	mov	x0, xzr
  4025d0:	bl	401d60 <dcgettext@plt>
  4025d4:	ldrb	w8, [x20]
  4025d8:	adrp	x9, 406000 <ferror@plt+0x41f0>
  4025dc:	adrp	x10, 406000 <ferror@plt+0x41f0>
  4025e0:	add	x9, x9, #0xb1e
  4025e4:	add	x10, x10, #0xb2c
  4025e8:	tst	w8, #0x1
  4025ec:	mov	x1, x0
  4025f0:	csel	x2, x10, x9, eq  // eq = none
  4025f4:	mov	x0, x19
  4025f8:	bl	401de0 <fprintf@plt>
  4025fc:	adrp	x1, 406000 <ferror@plt+0x41f0>
  402600:	add	x1, x1, #0xcc1
  402604:	mov	w2, #0x5                   	// #5
  402608:	mov	x0, xzr
  40260c:	bl	401d60 <dcgettext@plt>
  402610:	mov	x1, x19
  402614:	bl	401980 <fputs@plt>
  402618:	adrp	x1, 406000 <ferror@plt+0x41f0>
  40261c:	add	x1, x1, #0xd04
  402620:	mov	w2, #0x5                   	// #5
  402624:	mov	x0, xzr
  402628:	bl	401d60 <dcgettext@plt>
  40262c:	mov	x1, x19
  402630:	bl	401980 <fputs@plt>
  402634:	adrp	x1, 406000 <ferror@plt+0x41f0>
  402638:	add	x1, x1, #0xd4b
  40263c:	mov	w2, #0x5                   	// #5
  402640:	mov	x0, xzr
  402644:	bl	401d60 <dcgettext@plt>
  402648:	mov	x1, x19
  40264c:	bl	401980 <fputs@plt>
  402650:	adrp	x1, 406000 <ferror@plt+0x41f0>
  402654:	add	x1, x1, #0xd79
  402658:	mov	w2, #0x5                   	// #5
  40265c:	mov	x0, xzr
  402660:	bl	401d60 <dcgettext@plt>
  402664:	mov	x1, x19
  402668:	bl	401980 <fputs@plt>
  40266c:	adrp	x1, 406000 <ferror@plt+0x41f0>
  402670:	add	x1, x1, #0xdb1
  402674:	mov	w2, #0x5                   	// #5
  402678:	mov	x0, xzr
  40267c:	bl	401d60 <dcgettext@plt>
  402680:	mov	x1, x19
  402684:	bl	401980 <fputs@plt>
  402688:	adrp	x1, 406000 <ferror@plt+0x41f0>
  40268c:	add	x1, x1, #0xdf3
  402690:	mov	w2, #0x5                   	// #5
  402694:	mov	x0, xzr
  402698:	bl	401d60 <dcgettext@plt>
  40269c:	mov	x1, x19
  4026a0:	bl	401980 <fputs@plt>
  4026a4:	adrp	x1, 406000 <ferror@plt+0x41f0>
  4026a8:	add	x1, x1, #0xe35
  4026ac:	mov	w2, #0x5                   	// #5
  4026b0:	mov	x0, xzr
  4026b4:	bl	401d60 <dcgettext@plt>
  4026b8:	mov	x1, x19
  4026bc:	bl	401980 <fputs@plt>
  4026c0:	adrp	x1, 406000 <ferror@plt+0x41f0>
  4026c4:	add	x1, x1, #0xe7b
  4026c8:	mov	w2, #0x5                   	// #5
  4026cc:	mov	x0, xzr
  4026d0:	bl	401d60 <dcgettext@plt>
  4026d4:	mov	x1, x19
  4026d8:	bl	401980 <fputs@plt>
  4026dc:	adrp	x1, 406000 <ferror@plt+0x41f0>
  4026e0:	add	x1, x1, #0xeb5
  4026e4:	mov	w2, #0x5                   	// #5
  4026e8:	mov	x0, xzr
  4026ec:	bl	401d60 <dcgettext@plt>
  4026f0:	mov	x1, x19
  4026f4:	bl	401980 <fputs@plt>
  4026f8:	adrp	x1, 406000 <ferror@plt+0x41f0>
  4026fc:	add	x1, x1, #0xf02
  402700:	mov	w2, #0x5                   	// #5
  402704:	mov	x0, xzr
  402708:	bl	401d60 <dcgettext@plt>
  40270c:	mov	x1, x19
  402710:	bl	401980 <fputs@plt>
  402714:	mov	w0, #0xa                   	// #10
  402718:	mov	x1, x19
  40271c:	bl	401a50 <fputc@plt>
  402720:	adrp	x1, 406000 <ferror@plt+0x41f0>
  402724:	add	x1, x1, #0xf9d
  402728:	mov	w2, #0x5                   	// #5
  40272c:	mov	x0, xzr
  402730:	bl	401d60 <dcgettext@plt>
  402734:	adrp	x1, 406000 <ferror@plt+0x41f0>
  402738:	mov	x20, x0
  40273c:	add	x1, x1, #0xfbe
  402740:	mov	w2, #0x5                   	// #5
  402744:	mov	x0, xzr
  402748:	bl	401d60 <dcgettext@plt>
  40274c:	mov	x4, x0
  402750:	adrp	x0, 406000 <ferror@plt+0x41f0>
  402754:	adrp	x1, 406000 <ferror@plt+0x41f0>
  402758:	adrp	x3, 406000 <ferror@plt+0x41f0>
  40275c:	add	x0, x0, #0xf80
  402760:	add	x1, x1, #0xf91
  402764:	add	x3, x3, #0xfaf
  402768:	mov	x2, x20
  40276c:	bl	401d90 <printf@plt>
  402770:	adrp	x1, 406000 <ferror@plt+0x41f0>
  402774:	add	x1, x1, #0xfce
  402778:	mov	w2, #0x5                   	// #5
  40277c:	mov	x0, xzr
  402780:	bl	401d60 <dcgettext@plt>
  402784:	adrp	x1, 406000 <ferror@plt+0x41f0>
  402788:	add	x1, x1, #0xfe9
  40278c:	bl	401d90 <printf@plt>
  402790:	adrp	x8, 418000 <ferror@plt+0x161f0>
  402794:	ldr	x8, [x8, #648]
  402798:	cmp	x19, x8
  40279c:	cset	w0, eq  // eq = none
  4027a0:	bl	401990 <exit@plt>
  4027a4:	stp	x29, x30, [sp, #-32]!
  4027a8:	str	x19, [sp, #16]
  4027ac:	mov	x29, sp
  4027b0:	mov	x19, x0
  4027b4:	bl	401b20 <malloc@plt>
  4027b8:	cbz	x19, 4027c0 <ferror@plt+0x9b0>
  4027bc:	cbz	x0, 4027cc <ferror@plt+0x9bc>
  4027c0:	ldr	x19, [sp, #16]
  4027c4:	ldp	x29, x30, [sp], #32
  4027c8:	ret
  4027cc:	adrp	x1, 406000 <ferror@plt+0x41f0>
  4027d0:	add	x1, x1, #0xff1
  4027d4:	mov	w0, #0x1                   	// #1
  4027d8:	mov	x2, x19
  4027dc:	bl	401df0 <err@plt>
  4027e0:	stp	x29, x30, [sp, #-16]!
  4027e4:	mov	x29, sp
  4027e8:	cbz	x0, 4027fc <ferror@plt+0x9ec>
  4027ec:	bl	401bc0 <strdup@plt>
  4027f0:	cbz	x0, 40281c <ferror@plt+0xa0c>
  4027f4:	ldp	x29, x30, [sp], #16
  4027f8:	ret
  4027fc:	adrp	x0, 407000 <ferror@plt+0x51f0>
  402800:	adrp	x1, 407000 <ferror@plt+0x51f0>
  402804:	adrp	x3, 407000 <ferror@plt+0x51f0>
  402808:	add	x0, x0, #0xb
  40280c:	add	x1, x1, #0xf
  402810:	add	x3, x3, #0x22
  402814:	mov	w2, #0x4a                  	// #74
  402818:	bl	401da0 <__assert_fail@plt>
  40281c:	adrp	x1, 407000 <ferror@plt+0x51f0>
  402820:	add	x1, x1, #0x3e
  402824:	mov	w0, #0x1                   	// #1
  402828:	bl	401df0 <err@plt>
  40282c:	stp	x29, x30, [sp, #-48]!
  402830:	str	x21, [sp, #16]
  402834:	adrp	x21, 406000 <ferror@plt+0x41f0>
  402838:	stp	x20, x19, [sp, #32]
  40283c:	mov	x19, x0
  402840:	mov	x20, xzr
  402844:	add	x21, x21, #0x9a8
  402848:	mov	x29, sp
  40284c:	ldr	x0, [x21]
  402850:	mov	x1, x19
  402854:	bl	401c50 <strcmp@plt>
  402858:	cbz	w0, 402890 <ferror@plt+0xa80>
  40285c:	add	x20, x20, #0x1
  402860:	cmp	x20, #0x4
  402864:	add	x21, x21, #0x18
  402868:	b.ne	40284c <ferror@plt+0xa3c>  // b.any
  40286c:	adrp	x1, 407000 <ferror@plt+0x51f0>
  402870:	add	x1, x1, #0x56
  402874:	mov	w2, #0x5                   	// #5
  402878:	mov	x0, xzr
  40287c:	bl	401d60 <dcgettext@plt>
  402880:	mov	x1, x0
  402884:	mov	w0, #0x1                   	// #1
  402888:	mov	x2, x19
  40288c:	bl	401d70 <errx@plt>
  402890:	mov	w0, w20
  402894:	ldp	x20, x19, [sp, #32]
  402898:	ldr	x21, [sp, #16]
  40289c:	ldp	x29, x30, [sp], #48
  4028a0:	ret
  4028a4:	stp	x29, x30, [sp, #-96]!
  4028a8:	stp	x28, x27, [sp, #16]
  4028ac:	stp	x26, x25, [sp, #32]
  4028b0:	stp	x24, x23, [sp, #48]
  4028b4:	stp	x22, x21, [sp, #64]
  4028b8:	stp	x20, x19, [sp, #80]
  4028bc:	mov	x29, sp
  4028c0:	sub	sp, sp, #0x260
  4028c4:	mov	x21, x0
  4028c8:	add	x0, sp, #0xc0
  4028cc:	mov	x19, x1
  4028d0:	add	x26, sp, #0x38
  4028d4:	str	wzr, [sp, #52]
  4028d8:	bl	401b10 <time@plt>
  4028dc:	ldr	x23, [x26, #136]
  4028e0:	adrp	x1, 403000 <ferror@plt+0x11f0>
  4028e4:	adrp	x8, 418000 <ferror@plt+0x161f0>
  4028e8:	adrp	x24, 418000 <ferror@plt+0x161f0>
  4028ec:	add	x1, x1, #0xa0
  4028f0:	mov	w0, #0x2                   	// #2
  4028f4:	str	x23, [x8, #696]
  4028f8:	str	x23, [x24, #704]
  4028fc:	bl	401ae0 <signal@plt>
  402900:	adrp	x1, 403000 <ferror@plt+0x11f0>
  402904:	add	x1, x1, #0xd8
  402908:	mov	w0, #0x3                   	// #3
  40290c:	bl	401ae0 <signal@plt>
  402910:	adrp	x1, 407000 <ferror@plt+0x51f0>
  402914:	add	x1, x1, #0x46d
  402918:	mov	x0, x19
  40291c:	bl	401b00 <fopen@plt>
  402920:	cbz	x0, 402f18 <ferror@plt+0x1108>
  402924:	mov	w3, #0x4000                	// #16384
  402928:	mov	x1, xzr
  40292c:	mov	w2, wzr
  402930:	mov	x20, x0
  402934:	bl	401a80 <setvbuf@plt>
  402938:	add	x1, sp, #0xc8
  40293c:	mov	x0, x20
  402940:	mov	x2, xzr
  402944:	mov	x3, x19
  402948:	bl	403128 <ferror@plt+0x1318>
  40294c:	cmp	w0, #0x1
  402950:	b.ne	40295c <ferror@plt+0xb4c>  // b.any
  402954:	ldr	x8, [x26, #488]
  402958:	b	40297c <ferror@plt+0xb6c>
  40295c:	mov	x0, x20
  402960:	bl	401ac0 <fileno@plt>
  402964:	add	x1, sp, #0x38
  402968:	bl	406688 <ferror@plt+0x4878>
  40296c:	cbnz	w0, 402f48 <ferror@plt+0x1138>
  402970:	ldr	x8, [x26, #104]
  402974:	mov	w9, #0x1                   	// #1
  402978:	str	w9, [sp, #52]
  40297c:	str	x8, [x26, #128]
  402980:	mov	x0, x20
  402984:	mov	x1, xzr
  402988:	mov	x2, xzr
  40298c:	mov	x3, x19
  402990:	bl	403128 <ferror@plt+0x1318>
  402994:	ldr	w8, [sp, #52]
  402998:	mov	x22, xzr
  40299c:	cbz	w8, 402a5c <ferror@plt+0xc4c>
  4029a0:	ldr	w8, [x21, #64]
  4029a4:	cbz	w8, 402a1c <ferror@plt+0xc0c>
  4029a8:	mov	x0, x19
  4029ac:	bl	4027e0 <ferror@plt+0x9d0>
  4029b0:	ldr	w8, [x21, #64]
  4029b4:	adrp	x10, 406000 <ferror@plt+0x41f0>
  4029b8:	mov	w9, #0x18                  	// #24
  4029bc:	add	x10, x10, #0x9a8
  4029c0:	madd	x8, x8, x9, x10
  4029c4:	ldr	w8, [x8, #12]
  4029c8:	mov	x19, x0
  4029cc:	add	x1, sp, #0x14
  4029d0:	add	x3, sp, #0xb8
  4029d4:	mov	w2, #0x20                  	// #32
  4029d8:	mov	w0, w8
  4029dc:	bl	403ac8 <ferror@plt+0x1cb8>
  4029e0:	tbnz	w0, #31, 402f28 <ferror@plt+0x1118>
  4029e4:	adrp	x1, 407000 <ferror@plt+0x51f0>
  4029e8:	add	x1, x1, #0x134
  4029ec:	mov	w2, #0x5                   	// #5
  4029f0:	mov	x0, xzr
  4029f4:	bl	401d60 <dcgettext@plt>
  4029f8:	mov	x21, x0
  4029fc:	mov	x0, x19
  402a00:	bl	401bb0 <__xpg_basename@plt>
  402a04:	mov	x1, x0
  402a08:	add	x2, sp, #0x14
  402a0c:	mov	x0, x21
  402a10:	bl	401d90 <printf@plt>
  402a14:	mov	x0, x19
  402a18:	bl	401cb0 <free@plt>
  402a1c:	mov	x0, x20
  402a20:	bl	401af0 <fclose@plt>
  402a24:	cbz	x22, 402a3c <ferror@plt+0xc2c>
  402a28:	ldr	x19, [x22, #400]
  402a2c:	mov	x0, x22
  402a30:	bl	401cb0 <free@plt>
  402a34:	mov	x22, x19
  402a38:	cbnz	x19, 402a28 <ferror@plt+0xc18>
  402a3c:	add	sp, sp, #0x260
  402a40:	ldp	x20, x19, [sp, #80]
  402a44:	ldp	x22, x21, [sp, #64]
  402a48:	ldp	x24, x23, [sp, #48]
  402a4c:	ldp	x26, x25, [sp, #32]
  402a50:	ldp	x28, x27, [sp, #16]
  402a54:	ldp	x29, x30, [sp], #96
  402a58:	ret
  402a5c:	mov	x25, #0x6873                	// #26739
  402a60:	movk	x25, #0x7475, lsl #16
  402a64:	add	x8, sp, #0xc8
  402a68:	movk	x25, #0x6f64, lsl #32
  402a6c:	mov	x22, xzr
  402a70:	mov	w28, wzr
  402a74:	movk	x25, #0x6e77, lsl #48
  402a78:	add	x27, x8, #0x8
  402a7c:	str	xzr, [sp, #8]
  402a80:	b	402ab0 <ferror@plt+0xca0>
  402a84:	ldr	x2, [x26, #488]
  402a88:	str	x2, [x24, #704]
  402a8c:	ldrb	w8, [x21]
  402a90:	tbz	w8, #0, 402af8 <ferror@plt+0xce8>
  402a94:	add	x1, sp, #0xc8
  402a98:	mov	w3, #0x3                   	// #3
  402a9c:	mov	x0, x21
  402aa0:	bl	403314 <ferror@plt+0x1504>
  402aa4:	str	w0, [sp, #52]
  402aa8:	ldr	w8, [sp, #52]
  402aac:	cbnz	w8, 4029a0 <ferror@plt+0xb90>
  402ab0:	add	x1, sp, #0xc8
  402ab4:	add	x2, sp, #0x34
  402ab8:	mov	x0, x20
  402abc:	mov	x3, x19
  402ac0:	bl	403128 <ferror@plt+0x1318>
  402ac4:	cmp	w0, #0x1
  402ac8:	b.ne	4029a0 <ferror@plt+0xb90>  // b.any
  402acc:	ldr	x8, [x21, #40]
  402ad0:	cbz	x8, 402ae0 <ferror@plt+0xcd0>
  402ad4:	ldr	x9, [x26, #488]
  402ad8:	cmp	x9, x8
  402adc:	b.lt	402aa8 <ferror@plt+0xc98>  // b.tstop
  402ae0:	ldr	x8, [x21, #48]
  402ae4:	cbz	x8, 402a84 <ferror@plt+0xc74>
  402ae8:	ldr	x9, [x26, #488]
  402aec:	cmp	x8, x9
  402af0:	b.lt	402aa8 <ferror@plt+0xc98>  // b.tstop
  402af4:	b	402a84 <ferror@plt+0xc74>
  402af8:	ldrb	w9, [sp, #208]
  402afc:	cmp	w9, #0x7e
  402b00:	b.ne	402b58 <ferror@plt+0xd48>  // b.any
  402b04:	ldur	x9, [x26, #188]
  402b08:	cmp	x9, x25
  402b0c:	b.eq	402be0 <ferror@plt+0xdd0>  // b.none
  402b10:	ldr	w9, [sp, #244]
  402b14:	ldrh	w10, [sp, #248]
  402b18:	mov	w11, #0x6572                	// #25970
  402b1c:	movk	w11, #0x6f62, lsl #16
  402b20:	eor	w9, w9, w11
  402b24:	mov	w11, #0x746f                	// #29807
  402b28:	eor	w10, w10, w11
  402b2c:	orr	w9, w9, w10
  402b30:	cbz	w9, 402be8 <ferror@plt+0xdd8>
  402b34:	ldur	x9, [x26, #188]
  402b38:	mov	x10, #0x7572                	// #30066
  402b3c:	movk	x10, #0x6c6e, lsl #16
  402b40:	movk	x10, #0x7665, lsl #32
  402b44:	movk	x10, #0x6c65, lsl #48
  402b48:	cmp	x9, x10
  402b4c:	b.ne	402bf8 <ferror@plt+0xde8>  // b.any
  402b50:	mov	w9, #0x1                   	// #1
  402b54:	b	402bf4 <ferror@plt+0xde4>
  402b58:	ldrh	w10, [sp, #200]
  402b5c:	cmp	w10, #0x8
  402b60:	b.eq	402b9c <ferror@plt+0xd8c>  // b.none
  402b64:	cbz	w9, 402b9c <ferror@plt+0xd8c>
  402b68:	ldrb	w10, [sp, #244]
  402b6c:	cbz	w10, 402b9c <ferror@plt+0xd8c>
  402b70:	ldr	w10, [sp, #244]
  402b74:	ldrh	w11, [sp, #248]
  402b78:	mov	w12, #0x4f4c                	// #20300
  402b7c:	movk	w12, #0x4947, lsl #16
  402b80:	eor	w10, w10, w12
  402b84:	mov	w12, #0x4e                  	// #78
  402b88:	eor	w11, w11, w12
  402b8c:	orr	w10, w10, w11
  402b90:	cbz	w10, 402b9c <ferror@plt+0xd8c>
  402b94:	mov	w10, #0x7                   	// #7
  402b98:	strh	w10, [sp, #200]
  402b9c:	ldrb	w10, [sp, #244]
  402ba0:	cbnz	w10, 402bac <ferror@plt+0xd9c>
  402ba4:	mov	w10, #0x8                   	// #8
  402ba8:	strh	w10, [sp, #200]
  402bac:	ldr	w10, [sp, #244]
  402bb0:	ldrb	w11, [sp, #248]
  402bb4:	mov	w12, #0x6164                	// #24932
  402bb8:	movk	w12, #0x6574, lsl #16
  402bbc:	eor	w10, w10, w12
  402bc0:	orr	w10, w10, w11
  402bc4:	cbnz	w10, 402bf8 <ferror@plt+0xde8>
  402bc8:	cmp	w9, #0x7b
  402bcc:	b.eq	402bf0 <ferror@plt+0xde0>  // b.none
  402bd0:	cmp	w9, #0x7c
  402bd4:	b.ne	402bf8 <ferror@plt+0xde8>  // b.any
  402bd8:	mov	w9, #0x4                   	// #4
  402bdc:	b	402bf4 <ferror@plt+0xde4>
  402be0:	mov	w9, #0xfe                  	// #254
  402be4:	b	402bf4 <ferror@plt+0xde4>
  402be8:	mov	w9, #0x2                   	// #2
  402bec:	b	402bf4 <ferror@plt+0xde4>
  402bf0:	mov	w9, #0x3                   	// #3
  402bf4:	strh	w9, [sp, #200]
  402bf8:	ldrsh	w1, [sp, #200]
  402bfc:	cmp	w1, #0x9
  402c00:	b.hi	402c6c <ferror@plt+0xe5c>  // b.pmore
  402c04:	adrp	x11, 406000 <ferror@plt+0x41f0>
  402c08:	add	x11, x11, #0x711
  402c0c:	adr	x10, 402c20 <ferror@plt+0xe10>
  402c10:	ldrb	w9, [x11, x1]
  402c14:	add	x10, x10, x9, lsl #2
  402c18:	mov	w9, wzr
  402c1c:	br	x10
  402c20:	tbz	w8, #1, 402eac <ferror@plt+0x109c>
  402c24:	adrp	x8, 407000 <ferror@plt+0x51f0>
  402c28:	adrp	x9, 407000 <ferror@plt+0x51f0>
  402c2c:	cmp	w1, #0x3
  402c30:	add	x8, x8, #0xde
  402c34:	add	x9, x9, #0xd5
  402c38:	csel	x8, x9, x8, eq  // eq = none
  402c3c:	ldrb	w9, [x8, #8]
  402c40:	ldr	x8, [x8]
  402c44:	ldr	x2, [x26, #136]
  402c48:	add	x1, sp, #0xc8
  402c4c:	mov	w3, #0x7                   	// #7
  402c50:	mov	x0, x21
  402c54:	strb	w9, [x27, #8]
  402c58:	str	x8, [x27]
  402c5c:	bl	403314 <ferror@plt+0x1504>
  402c60:	mov	w9, wzr
  402c64:	str	w0, [sp, #52]
  402c68:	b	402ed0 <ferror@plt+0x10c0>
  402c6c:	cmp	w1, #0xfe
  402c70:	b.ne	402dec <ferror@plt+0xfdc>  // b.any
  402c74:	tbz	w8, #1, 402cac <ferror@plt+0xe9c>
  402c78:	adrp	x8, 407000 <ferror@plt+0x51f0>
  402c7c:	add	x8, x8, #0xc9
  402c80:	ldr	x8, [x8]
  402c84:	ldr	x2, [sp, #8]
  402c88:	mov	w9, #0x776f                	// #30575
  402c8c:	movk	w9, #0x6e, lsl #16
  402c90:	add	x1, sp, #0xc8
  402c94:	mov	w3, #0x3                   	// #3
  402c98:	mov	x0, x21
  402c9c:	str	w9, [x27, #8]
  402ca0:	str	x8, [x27]
  402ca4:	bl	403314 <ferror@plt+0x1504>
  402ca8:	str	w0, [sp, #52]
  402cac:	ldr	x23, [x26, #488]
  402cb0:	mov	w9, #0x1                   	// #1
  402cb4:	str	x23, [x26, #136]
  402cb8:	b	402ed0 <ferror@plt+0x10c0>
  402cbc:	mov	w25, w28
  402cc0:	ldrb	w28, [sp, #204]
  402cc4:	tbz	w8, #1, 402cf4 <ferror@plt+0xee4>
  402cc8:	adrp	x1, 407000 <ferror@plt+0x51f0>
  402ccc:	mov	x0, x27
  402cd0:	add	x1, x1, #0xf3
  402cd4:	mov	w2, w28
  402cd8:	bl	401a10 <sprintf@plt>
  402cdc:	add	x1, sp, #0xc8
  402ce0:	mov	w3, #0x3                   	// #3
  402ce4:	mov	x0, x21
  402ce8:	mov	x2, x23
  402cec:	bl	403314 <ferror@plt+0x1504>
  402cf0:	str	w0, [sp, #52]
  402cf4:	cmp	w28, #0x36
  402cf8:	b.eq	402d04 <ferror@plt+0xef4>  // b.none
  402cfc:	cmp	w28, #0x30
  402d00:	b.ne	402eb4 <ferror@plt+0x10a4>  // b.any
  402d04:	mov	w9, #0xfe                  	// #254
  402d08:	ldr	x8, [x26, #488]
  402d0c:	strh	w9, [sp, #200]
  402d10:	ldr	x23, [x26, #488]
  402d14:	mov	w9, #0x1                   	// #1
  402d18:	str	x8, [x26, #136]
  402d1c:	b	402ebc <ferror@plt+0x10ac>
  402d20:	adrp	x8, 407000 <ferror@plt+0x51f0>
  402d24:	add	x8, x8, #0xe7
  402d28:	ldr	x8, [x8]
  402d2c:	ldr	x2, [x26, #136]
  402d30:	mov	w9, #0x6f6f                	// #28527
  402d34:	movk	w9, #0x74, lsl #16
  402d38:	add	x1, sp, #0xc8
  402d3c:	mov	w3, #0x5                   	// #5
  402d40:	mov	x0, x21
  402d44:	str	w9, [x27, #8]
  402d48:	str	x8, [x27]
  402d4c:	bl	403314 <ferror@plt+0x1504>
  402d50:	ldr	x8, [x26, #488]
  402d54:	str	w0, [sp, #52]
  402d58:	mov	w9, #0x1                   	// #1
  402d5c:	str	x8, [sp, #8]
  402d60:	b	402ed0 <ferror@plt+0x10c0>
  402d64:	str	w28, [sp]
  402d68:	cbz	x22, 402dfc <ferror@plt+0xfec>
  402d6c:	mov	x28, x22
  402d70:	str	wzr, [sp, #4]
  402d74:	b	402d8c <ferror@plt+0xf7c>
  402d78:	str	x8, [x9, #400]
  402d7c:	mov	x0, x28
  402d80:	bl	401cb0 <free@plt>
  402d84:	mov	x28, x25
  402d88:	cbz	x25, 402e00 <ferror@plt+0xff0>
  402d8c:	ldr	x25, [x28, #400]
  402d90:	add	x0, x28, #0x8
  402d94:	mov	w2, #0x20                  	// #32
  402d98:	mov	x1, x27
  402d9c:	bl	401b40 <strncmp@plt>
  402da0:	cbnz	w0, 402d84 <ferror@plt+0xf74>
  402da4:	ldr	w8, [sp, #4]
  402da8:	cbnz	w8, 402dcc <ferror@plt+0xfbc>
  402dac:	ldr	x2, [x28, #344]
  402db0:	add	x1, sp, #0xc8
  402db4:	mov	w3, #0x3                   	// #3
  402db8:	mov	x0, x21
  402dbc:	bl	403314 <ferror@plt+0x1504>
  402dc0:	mov	w8, #0x1                   	// #1
  402dc4:	str	w0, [sp, #52]
  402dc8:	str	w8, [sp, #4]
  402dcc:	ldr	x8, [x28, #400]
  402dd0:	cbz	x8, 402ddc <ferror@plt+0xfcc>
  402dd4:	ldr	x9, [x28, #408]
  402dd8:	str	x9, [x8, #408]
  402ddc:	ldr	x9, [x28, #408]
  402de0:	cbnz	x9, 402d78 <ferror@plt+0xf68>
  402de4:	mov	x22, x8
  402de8:	b	402d7c <ferror@plt+0xf6c>
  402dec:	adrp	x0, 407000 <ferror@plt+0x51f0>
  402df0:	add	x0, x0, #0xff
  402df4:	bl	401d30 <warnx@plt>
  402df8:	b	402eac <ferror@plt+0x109c>
  402dfc:	str	wzr, [sp, #4]
  402e00:	ldr	w8, [sp, #4]
  402e04:	cbz	w8, 402e20 <ferror@plt+0x1010>
  402e08:	ldr	w28, [sp]
  402e0c:	mov	x25, #0x6873                	// #26739
  402e10:	movk	x25, #0x7475, lsl #16
  402e14:	movk	x25, #0x6f64, lsl #32
  402e18:	movk	x25, #0x6e77, lsl #48
  402e1c:	b	402e70 <ferror@plt+0x1060>
  402e20:	ldr	w28, [sp]
  402e24:	mov	x25, #0x6873                	// #26739
  402e28:	ldr	x2, [sp, #8]
  402e2c:	movk	x25, #0x7475, lsl #16
  402e30:	movk	x25, #0x6f64, lsl #32
  402e34:	mov	w3, w28
  402e38:	movk	x25, #0x6e77, lsl #48
  402e3c:	cbnz	x2, 402e60 <ferror@plt+0x1050>
  402e40:	add	x1, sp, #0xc8
  402e44:	mov	x0, x21
  402e48:	bl	4039a0 <ferror@plt+0x1b90>
  402e4c:	ldr	x2, [sp, #8]
  402e50:	cmp	w0, #0x0
  402e54:	mov	w8, #0x6                   	// #6
  402e58:	mov	w9, #0x4                   	// #4
  402e5c:	csel	w3, w9, w8, eq  // eq = none
  402e60:	add	x1, sp, #0xc8
  402e64:	mov	x0, x21
  402e68:	bl	403314 <ferror@plt+0x1504>
  402e6c:	str	w0, [sp, #52]
  402e70:	ldrb	w8, [sp, #208]
  402e74:	cbz	w8, 402eac <ferror@plt+0x109c>
  402e78:	mov	w0, #0x1a0                 	// #416
  402e7c:	mov	w25, w28
  402e80:	bl	4027a4 <ferror@plt+0x994>
  402e84:	add	x1, sp, #0xc8
  402e88:	mov	w2, #0x190                 	// #400
  402e8c:	mov	x28, x0
  402e90:	bl	401940 <memcpy@plt>
  402e94:	mov	w9, wzr
  402e98:	stp	x22, xzr, [x28, #400]
  402e9c:	cbz	x22, 402ea4 <ferror@plt+0x1094>
  402ea0:	str	x28, [x22, #408]
  402ea4:	mov	x22, x28
  402ea8:	b	402ebc <ferror@plt+0x10ac>
  402eac:	mov	w9, wzr
  402eb0:	b	402ed0 <ferror@plt+0x10c0>
  402eb4:	ldr	x23, [x26, #488]
  402eb8:	mov	w9, wzr
  402ebc:	mov	w28, w25
  402ec0:	mov	x25, #0x6873                	// #26739
  402ec4:	movk	x25, #0x7475, lsl #16
  402ec8:	movk	x25, #0x6f64, lsl #32
  402ecc:	movk	x25, #0x6e77, lsl #48
  402ed0:	cbz	w9, 402aa8 <ferror@plt+0xc98>
  402ed4:	ldrh	w8, [sp, #200]
  402ed8:	ldr	x9, [x26, #488]
  402edc:	cmp	w8, #0xfe
  402ee0:	mov	w8, #0x1                   	// #1
  402ee4:	cinc	w28, w8, eq  // eq = none
  402ee8:	str	x9, [sp, #8]
  402eec:	cbz	x22, 402aa8 <ferror@plt+0xc98>
  402ef0:	ldr	x25, [x22, #400]
  402ef4:	mov	x0, x22
  402ef8:	bl	401cb0 <free@plt>
  402efc:	mov	x22, x25
  402f00:	cbnz	x25, 402ef0 <ferror@plt+0x10e0>
  402f04:	mov	x25, #0x6873                	// #26739
  402f08:	movk	x25, #0x7475, lsl #16
  402f0c:	movk	x25, #0x6f64, lsl #32
  402f10:	movk	x25, #0x6e77, lsl #48
  402f14:	b	402aa8 <ferror@plt+0xc98>
  402f18:	adrp	x1, 407000 <ferror@plt+0x51f0>
  402f1c:	add	x1, x1, #0x84
  402f20:	mov	w2, #0x5                   	// #5
  402f24:	b	402f58 <ferror@plt+0x1148>
  402f28:	adrp	x1, 407000 <ferror@plt+0x51f0>
  402f2c:	add	x1, x1, #0x118
  402f30:	mov	w2, #0x5                   	// #5
  402f34:	mov	x0, xzr
  402f38:	bl	401d60 <dcgettext@plt>
  402f3c:	mov	x1, x0
  402f40:	mov	w0, #0x1                   	// #1
  402f44:	bl	401d70 <errx@plt>
  402f48:	adrp	x1, 407000 <ferror@plt+0x51f0>
  402f4c:	add	x1, x1, #0x93
  402f50:	mov	w2, #0x5                   	// #5
  402f54:	mov	x0, xzr
  402f58:	bl	401d60 <dcgettext@plt>
  402f5c:	mov	x1, x0
  402f60:	mov	w0, #0x1                   	// #1
  402f64:	mov	x2, x19
  402f68:	bl	401df0 <err@plt>
  402f6c:	stp	x29, x30, [sp, #-32]!
  402f70:	adrp	x8, 418000 <ferror@plt+0x161f0>
  402f74:	ldr	x0, [x8, #672]
  402f78:	str	x19, [sp, #16]
  402f7c:	mov	x29, sp
  402f80:	bl	402fe8 <ferror@plt+0x11d8>
  402f84:	cbz	w0, 402f98 <ferror@plt+0x1188>
  402f88:	bl	401db0 <__errno_location@plt>
  402f8c:	ldr	w8, [x0]
  402f90:	cmp	w8, #0x20
  402f94:	b.ne	402fb4 <ferror@plt+0x11a4>  // b.any
  402f98:	adrp	x8, 418000 <ferror@plt+0x161f0>
  402f9c:	ldr	x0, [x8, #648]
  402fa0:	bl	402fe8 <ferror@plt+0x11d8>
  402fa4:	cbnz	w0, 402fd4 <ferror@plt+0x11c4>
  402fa8:	ldr	x19, [sp, #16]
  402fac:	ldp	x29, x30, [sp], #32
  402fb0:	ret
  402fb4:	adrp	x1, 406000 <ferror@plt+0x41f0>
  402fb8:	add	x1, x1, #0xb3a
  402fbc:	mov	w2, #0x5                   	// #5
  402fc0:	mov	x0, xzr
  402fc4:	mov	w19, w8
  402fc8:	bl	401d60 <dcgettext@plt>
  402fcc:	cbnz	w19, 402fdc <ferror@plt+0x11cc>
  402fd0:	bl	401d30 <warnx@plt>
  402fd4:	mov	w0, #0x1                   	// #1
  402fd8:	bl	401950 <_exit@plt>
  402fdc:	bl	401c60 <warn@plt>
  402fe0:	mov	w0, #0x1                   	// #1
  402fe4:	bl	401950 <_exit@plt>
  402fe8:	stp	x29, x30, [sp, #-32]!
  402fec:	stp	x20, x19, [sp, #16]
  402ff0:	mov	x29, sp
  402ff4:	mov	x20, x0
  402ff8:	bl	401db0 <__errno_location@plt>
  402ffc:	mov	x19, x0
  403000:	str	wzr, [x0]
  403004:	mov	x0, x20
  403008:	bl	401e10 <ferror@plt>
  40300c:	cbnz	w0, 40301c <ferror@plt+0x120c>
  403010:	mov	x0, x20
  403014:	bl	401d20 <fflush@plt>
  403018:	cbz	w0, 403034 <ferror@plt+0x1224>
  40301c:	ldr	w8, [x19]
  403020:	cmp	w8, #0x9
  403024:	csetm	w0, ne  // ne = any
  403028:	ldp	x20, x19, [sp, #16]
  40302c:	ldp	x29, x30, [sp], #32
  403030:	ret
  403034:	mov	x0, x20
  403038:	bl	401ac0 <fileno@plt>
  40303c:	tbnz	w0, #31, 40301c <ferror@plt+0x120c>
  403040:	bl	4019a0 <dup@plt>
  403044:	tbnz	w0, #31, 40301c <ferror@plt+0x120c>
  403048:	bl	401bd0 <close@plt>
  40304c:	cbnz	w0, 40301c <ferror@plt+0x120c>
  403050:	b	403028 <ferror@plt+0x1218>
  403054:	cmp	w0, #0x6e
  403058:	b.ne	403068 <ferror@plt+0x1258>  // b.any
  40305c:	adrp	x0, 406000 <ferror@plt+0x41f0>
  403060:	add	x0, x0, #0xa08
  403064:	ret
  403068:	adrp	x9, 406000 <ferror@plt+0x41f0>
  40306c:	mov	w8, w0
  403070:	add	x9, x9, #0x748
  403074:	ldr	x0, [x9]
  403078:	cbz	x0, 40308c <ferror@plt+0x127c>
  40307c:	ldr	w10, [x9, #24]
  403080:	add	x9, x9, #0x20
  403084:	cmp	w10, w8
  403088:	b.ne	403074 <ferror@plt+0x1264>  // b.any
  40308c:	ret
  403090:	sub	w8, w0, #0x21
  403094:	cmp	w8, #0x5e
  403098:	cset	w0, cc  // cc = lo, ul, last
  40309c:	ret
  4030a0:	stp	x29, x30, [sp, #-32]!
  4030a4:	adrp	x1, 407000 <ferror@plt+0x51f0>
  4030a8:	add	x1, x1, #0x143
  4030ac:	mov	w2, #0x5                   	// #5
  4030b0:	mov	x0, xzr
  4030b4:	str	x19, [sp, #16]
  4030b8:	mov	x29, sp
  4030bc:	bl	401d60 <dcgettext@plt>
  4030c0:	mov	x19, x0
  4030c4:	bl	403b88 <ferror@plt+0x1d78>
  4030c8:	mov	x2, x0
  4030cc:	mov	w0, #0x1                   	// #1
  4030d0:	mov	x1, x19
  4030d4:	bl	401d70 <errx@plt>
  4030d8:	stp	x29, x30, [sp, #-32]!
  4030dc:	adrp	x1, 407000 <ferror@plt+0x51f0>
  4030e0:	add	x1, x1, #0x143
  4030e4:	mov	w2, #0x5                   	// #5
  4030e8:	mov	x0, xzr
  4030ec:	str	x19, [sp, #16]
  4030f0:	mov	x29, sp
  4030f4:	bl	401d60 <dcgettext@plt>
  4030f8:	mov	x19, x0
  4030fc:	bl	403b88 <ferror@plt+0x1d78>
  403100:	mov	x1, x0
  403104:	mov	x0, x19
  403108:	bl	401d30 <warnx@plt>
  40310c:	adrp	x1, 403000 <ferror@plt+0x11f0>
  403110:	add	x1, x1, #0xd8
  403114:	mov	w0, #0x3                   	// #3
  403118:	bl	401ae0 <signal@plt>
  40311c:	ldr	x19, [sp, #16]
  403120:	ldp	x29, x30, [sp], #32
  403124:	ret
  403128:	stp	x29, x30, [sp, #-64]!
  40312c:	stp	x28, x23, [sp, #16]
  403130:	stp	x22, x21, [sp, #32]
  403134:	stp	x20, x19, [sp, #48]
  403138:	mov	x29, sp
  40313c:	sub	sp, sp, #0x400
  403140:	mov	x19, x3
  403144:	mov	x21, x1
  403148:	mov	x20, x0
  40314c:	cbz	x1, 40316c <ferror@plt+0x135c>
  403150:	cbnz	x2, 40316c <ferror@plt+0x135c>
  403154:	mov	w1, #0x190                 	// #400
  403158:	mov	w2, #0x1                   	// #1
  40315c:	mov	x0, x21
  403160:	mov	x3, x20
  403164:	bl	401ca0 <fread@plt>
  403168:	b	4032fc <ferror@plt+0x14ec>
  40316c:	adrp	x8, 418000 <ferror@plt+0x161f0>
  403170:	cbz	x21, 4031b8 <ferror@plt+0x13a8>
  403174:	ldrb	w8, [x8, #712]
  403178:	adrp	x23, 41c000 <__progname@@GLIBC_2.17+0x3d58>
  40317c:	ldrsw	x2, [x23, #728]
  403180:	cmp	w8, #0x0
  403184:	mov	w8, #0x190                 	// #400
  403188:	csel	x8, x8, xzr, ne  // ne = any
  40318c:	sub	x8, x2, x8
  403190:	str	w8, [x23, #728]
  403194:	tbnz	w8, #31, 403248 <ferror@plt+0x1438>
  403198:	adrp	x9, 418000 <ferror@plt+0x161f0>
  40319c:	add	x9, x9, #0x2c9
  4031a0:	add	x1, x9, x8
  4031a4:	mov	w2, #0x190                 	// #400
  4031a8:	mov	x0, x21
  4031ac:	bl	401940 <memcpy@plt>
  4031b0:	mov	w0, #0x1                   	// #1
  4031b4:	b	4032fc <ferror@plt+0x14ec>
  4031b8:	mov	w9, #0x1                   	// #1
  4031bc:	mov	w2, #0x2                   	// #2
  4031c0:	mov	x0, x20
  4031c4:	mov	x1, xzr
  4031c8:	strb	w9, [x8, #712]
  4031cc:	bl	401c90 <fseeko@plt>
  4031d0:	mov	x0, x20
  4031d4:	bl	401d10 <ftello@plt>
  4031d8:	adrp	x22, 41c000 <__progname@@GLIBC_2.17+0x3d58>
  4031dc:	str	x0, [x22, #720]
  4031e0:	cbz	x0, 4032fc <ferror@plt+0x14ec>
  4031e4:	sub	x8, x0, #0x1
  4031e8:	mov	w9, #0x3ffe                	// #16382
  4031ec:	add	x9, x0, x9
  4031f0:	cmp	x8, #0x0
  4031f4:	csel	x8, x9, x8, lt  // lt = tstop
  4031f8:	and	x21, x8, #0xffffffffffffc000
  4031fc:	mov	x0, x20
  403200:	mov	x1, x21
  403204:	mov	w2, wzr
  403208:	bl	401c90 <fseeko@plt>
  40320c:	tbnz	w0, #31, 4032d0 <ferror@plt+0x14c0>
  403210:	ldr	x8, [x22, #720]
  403214:	adrp	x0, 418000 <ferror@plt+0x161f0>
  403218:	adrp	x9, 41c000 <__progname@@GLIBC_2.17+0x3d58>
  40321c:	add	x0, x0, #0x2c9
  403220:	sub	x8, x8, x21
  403224:	sxtw	x1, w8
  403228:	mov	w2, #0x1                   	// #1
  40322c:	mov	x3, x20
  403230:	str	w8, [x9, #728]
  403234:	bl	401ca0 <fread@plt>
  403238:	cmp	x0, #0x1
  40323c:	b.ne	4032dc <ferror@plt+0x14cc>  // b.any
  403240:	str	x21, [x22, #720]
  403244:	b	4032fc <ferror@plt+0x14ec>
  403248:	adrp	x9, 41c000 <__progname@@GLIBC_2.17+0x3d58>
  40324c:	ldr	x10, [x9, #720]
  403250:	subs	x22, x10, #0x4, lsl #12
  403254:	str	x22, [x9, #720]
  403258:	b.lt	4032f8 <ferror@plt+0x14e8>  // b.tstop
  40325c:	mov	x9, sp
  403260:	adrp	x1, 418000 <ferror@plt+0x161f0>
  403264:	sub	x0, x9, w8, sxtw
  403268:	add	x1, x1, #0x2c9
  40326c:	bl	401940 <memcpy@plt>
  403270:	mov	x0, x20
  403274:	mov	x1, x22
  403278:	mov	w2, wzr
  40327c:	bl	401c90 <fseeko@plt>
  403280:	tbnz	w0, #31, 4032d0 <ferror@plt+0x14c0>
  403284:	adrp	x22, 418000 <ferror@plt+0x161f0>
  403288:	add	x22, x22, #0x2c9
  40328c:	mov	w1, #0x4000                	// #16384
  403290:	mov	w2, #0x1                   	// #1
  403294:	mov	x0, x22
  403298:	mov	x3, x20
  40329c:	bl	401ca0 <fread@plt>
  4032a0:	cmp	x0, #0x1
  4032a4:	b.ne	4032dc <ferror@plt+0x14cc>  // b.any
  4032a8:	ldrsw	x19, [x23, #728]
  4032ac:	mov	x0, sp
  4032b0:	add	x8, x22, x19
  4032b4:	add	x1, x8, #0x4, lsl #12
  4032b8:	neg	x2, x19
  4032bc:	bl	401940 <memcpy@plt>
  4032c0:	add	w8, w19, #0x4, lsl #12
  4032c4:	mov	x1, sp
  4032c8:	str	w8, [x23, #728]
  4032cc:	b	4031a4 <ferror@plt+0x1394>
  4032d0:	adrp	x1, 407000 <ferror@plt+0x51f0>
  4032d4:	add	x1, x1, #0x152
  4032d8:	b	4032e4 <ferror@plt+0x14d4>
  4032dc:	adrp	x1, 407000 <ferror@plt+0x51f0>
  4032e0:	add	x1, x1, #0x164
  4032e4:	mov	w2, #0x5                   	// #5
  4032e8:	mov	x0, xzr
  4032ec:	bl	401d60 <dcgettext@plt>
  4032f0:	mov	x1, x19
  4032f4:	bl	401c60 <warn@plt>
  4032f8:	mov	w0, wzr
  4032fc:	add	sp, sp, #0x400
  403300:	ldp	x20, x19, [sp, #48]
  403304:	ldp	x22, x21, [sp, #32]
  403308:	ldp	x28, x23, [sp, #16]
  40330c:	ldp	x29, x30, [sp], #64
  403310:	ret
  403314:	stp	x29, x30, [sp, #-96]!
  403318:	stp	x28, x27, [sp, #16]
  40331c:	stp	x26, x25, [sp, #32]
  403320:	stp	x24, x23, [sp, #48]
  403324:	stp	x22, x21, [sp, #64]
  403328:	stp	x20, x19, [sp, #80]
  40332c:	mov	x29, sp
  403330:	sub	sp, sp, #0x3e0
  403334:	sub	x25, x29, #0x80
  403338:	mov	w27, w3
  40333c:	mov	x20, x1
  403340:	mov	x19, x0
  403344:	str	x2, [x25, #104]
  403348:	add	x1, x1, #0x8
  40334c:	add	x0, sp, #0x13c
  403350:	mov	w2, #0x20                  	// #32
  403354:	mov	w3, #0x21                  	// #33
  403358:	bl	403ba8 <ferror@plt+0x1d98>
  40335c:	ldrh	w8, [sp, #316]
  403360:	ldrb	w9, [sp, #318]
  403364:	mov	w10, #0x7466                	// #29798
  403368:	eor	w8, w8, w10
  40336c:	eor	w9, w9, #0x70
  403370:	orr	w8, w8, w9
  403374:	tst	w8, #0xffff
  403378:	b.ne	403394 <ferror@plt+0x1584>  // b.any
  40337c:	bl	401c70 <__ctype_b_loc@plt>
  403380:	ldr	x8, [x0]
  403384:	ldrsb	x9, [sp, #319]
  403388:	ldrh	w8, [x8, x9, lsl #1]
  40338c:	tbz	w8, #11, 403394 <ferror@plt+0x1584>
  403390:	strb	wzr, [sp, #319]
  403394:	ldr	w8, [sp, #316]
  403398:	mov	w9, #0x7575                	// #30069
  40339c:	movk	w9, #0x7063, lsl #16
  4033a0:	cmp	w8, w9
  4033a4:	b.ne	4033c0 <ferror@plt+0x15b0>  // b.any
  4033a8:	bl	401c70 <__ctype_b_loc@plt>
  4033ac:	ldr	x8, [x0]
  4033b0:	ldrsb	x9, [sp, #320]
  4033b4:	ldrh	w8, [x8, x9, lsl #1]
  4033b8:	tbz	w8, #11, 4033c0 <ferror@plt+0x15b0>
  4033bc:	strb	wzr, [sp, #320]
  4033c0:	ldr	x21, [x19, #16]
  4033c4:	cbz	x21, 403478 <ferror@plt+0x1668>
  4033c8:	ldr	x23, [x21]
  4033cc:	cmp	x23, #0x0
  4033d0:	cset	w26, eq  // eq = none
  4033d4:	cbz	x23, 4034a8 <ferror@plt+0x1698>
  4033d8:	add	x22, x20, #0x2c
  4033dc:	mov	w2, #0x20                  	// #32
  4033e0:	mov	x0, x22
  4033e4:	mov	x1, x23
  4033e8:	mov	w25, w27
  4033ec:	bl	401b40 <strncmp@plt>
  4033f0:	cbz	w0, 40346c <ferror@plt+0x165c>
  4033f4:	add	x8, sp, #0x13c
  4033f8:	add	x27, x21, #0x8
  4033fc:	mov	w28, #0x7474                	// #29812
  403400:	orr	x24, x8, #0x3
  403404:	mov	w21, #0x79                  	// #121
  403408:	add	x0, sp, #0x13c
  40340c:	mov	x1, x23
  403410:	bl	401c50 <strcmp@plt>
  403414:	cbz	w0, 40346c <ferror@plt+0x165c>
  403418:	ldrh	w8, [sp, #316]
  40341c:	ldrb	w9, [sp, #318]
  403420:	eor	w8, w8, w28
  403424:	eor	w9, w9, w21
  403428:	orr	w8, w8, w9
  40342c:	tst	w8, #0xffff
  403430:	b.ne	403444 <ferror@plt+0x1634>  // b.any
  403434:	mov	x0, x24
  403438:	mov	x1, x23
  40343c:	bl	401c50 <strcmp@plt>
  403440:	cbz	w0, 40346c <ferror@plt+0x165c>
  403444:	ldr	x23, [x27]
  403448:	cmp	x23, #0x0
  40344c:	cset	w26, eq  // eq = none
  403450:	cbz	x23, 4034a8 <ferror@plt+0x1698>
  403454:	mov	w2, #0x20                  	// #32
  403458:	mov	x0, x22
  40345c:	mov	x1, x23
  403460:	bl	401b40 <strncmp@plt>
  403464:	add	x27, x27, #0x8
  403468:	cbnz	w0, 403408 <ferror@plt+0x15f8>
  40346c:	mov	w27, w25
  403470:	sub	x25, x29, #0x80
  403474:	tbnz	w26, #0, 4034a8 <ferror@plt+0x1698>
  403478:	ldr	x9, [x20, #344]
  40347c:	ldr	w22, [x19, #64]
  403480:	str	x9, [x25, #96]
  403484:	ldr	x8, [x19, #56]
  403488:	cbz	x8, 4034b0 <ferror@plt+0x16a0>
  40348c:	cmp	x8, x9
  403490:	b.lt	4034a8 <ferror@plt+0x1698>  // b.tstop
  403494:	ldr	x9, [x25, #104]
  403498:	cmp	x9, #0x1
  40349c:	b.lt	4034b0 <ferror@plt+0x16a0>  // b.tstop
  4034a0:	cmp	x9, x8
  4034a4:	b.ge	4034b0 <ferror@plt+0x16a0>  // b.tcont
  4034a8:	mov	w0, wzr
  4034ac:	b	40395c <ferror@plt+0x1b4c>
  4034b0:	adrp	x23, 406000 <ferror@plt+0x41f0>
  4034b4:	mov	w24, #0x18                  	// #24
  4034b8:	add	x23, x23, #0x9a8
  4034bc:	madd	x8, x22, x24, x23
  4034c0:	ldr	w0, [x8, #12]
  4034c4:	sub	x1, x29, #0x40
  4034c8:	sub	x3, x29, #0x20
  4034cc:	mov	w2, #0x20                  	// #32
  4034d0:	bl	403ac8 <ferror@plt+0x1cb8>
  4034d4:	tbnz	w0, #31, 40397c <ferror@plt+0x1b6c>
  4034d8:	madd	x9, x22, x24, x23
  4034dc:	ldr	w0, [x9, #20]
  4034e0:	ldp	x26, x21, [x25, #96]
  4034e4:	mov	w8, #0x202d                	// #8237
  4034e8:	sturh	w8, [x29, #-96]
  4034ec:	sub	x8, x29, #0x60
  4034f0:	orr	x1, x8, #0x2
  4034f4:	sub	x3, x29, #0x18
  4034f8:	mov	w2, #0x1e                  	// #30
  4034fc:	sturb	wzr, [x29, #-94]
  403500:	bl	403ac8 <ferror@plt+0x1cb8>
  403504:	tbnz	w0, #31, 40397c <ferror@plt+0x1b6c>
  403508:	adrp	x9, 418000 <ferror@plt+0x161f0>
  40350c:	ldr	x8, [x25, #104]
  403510:	ldr	x9, [x9, #696]
  403514:	cmp	x8, x9
  403518:	b.ne	403540 <ferror@plt+0x1730>  // b.any
  40351c:	ldr	w8, [x19, #64]
  403520:	cmp	w8, #0x2
  403524:	b.cc	403604 <ferror@plt+0x17f4>  // b.lo, b.ul, b.last
  403528:	adrp	x8, 407000 <ferror@plt+0x51f0>
  40352c:	add	x8, x8, #0x183
  403530:	ldr	q0, [x8]
  403534:	sturb	wzr, [x29, #-128]
  403538:	str	q0, [x25, #32]
  40353c:	b	403684 <ferror@plt+0x1874>
  403540:	mov	x8, #0x8888888888888888    	// #-8608480567731124088
  403544:	sub	x9, x21, x26
  403548:	movk	x8, #0x8889
  40354c:	smulh	x12, x9, x8
  403550:	add	x12, x12, x9
  403554:	asr	x13, x12, #5
  403558:	add	x12, x13, x12, lsr #63
  40355c:	smulh	x8, x12, x8
  403560:	add	x8, x8, x12
  403564:	lsr	x13, x8, #63
  403568:	lsr	x8, x8, #5
  40356c:	mov	w10, #0x3c                  	// #60
  403570:	mov	x11, #0x7c05                	// #31749
  403574:	add	w8, w8, w13
  403578:	movk	x11, #0x6af3, lsl #16
  40357c:	msub	w3, w8, w10, w12
  403580:	mov	x8, #0x2957                	// #10583
  403584:	movk	x11, #0x59e2, lsl #32
  403588:	movk	x8, #0xce51, lsl #16
  40358c:	movk	x11, #0x48d1, lsl #48
  403590:	movk	x8, #0xc8a0, lsl #32
  403594:	mov	x13, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  403598:	movk	x8, #0x1845, lsl #48
  40359c:	smulh	x10, x9, x11
  4035a0:	movk	x13, #0xaaab
  4035a4:	smulh	x8, x9, x8
  4035a8:	asr	x11, x10, #10
  4035ac:	movk	x13, #0x2aaa, lsl #48
  4035b0:	add	x10, x11, x10, lsr #63
  4035b4:	lsr	x11, x8, #63
  4035b8:	lsr	x8, x8, #13
  4035bc:	add	w8, w8, w11
  4035c0:	smulh	x11, x10, x13
  4035c4:	lsr	x12, x11, #63
  4035c8:	lsr	x11, x11, #2
  4035cc:	add	w11, w11, w12
  4035d0:	msub	w2, w11, w24, w10
  4035d4:	cbz	w8, 403630 <ferror@plt+0x1820>
  4035d8:	cmp	w2, #0x0
  4035dc:	cneg	w9, w2, mi  // mi = first
  4035e0:	cmp	w3, #0x0
  4035e4:	adrp	x1, 407000 <ferror@plt+0x51f0>
  4035e8:	cneg	w4, w3, mi  // mi = first
  4035ec:	add	x1, x1, #0x193
  4035f0:	sub	x0, x29, #0x80
  4035f4:	mov	w2, w8
  4035f8:	mov	w3, w9
  4035fc:	bl	401a10 <sprintf@plt>
  403600:	b	403684 <ferror@plt+0x1874>
  403604:	mov	x8, #0x2020                	// #8224
  403608:	mov	x9, #0x7572                	// #30066
  40360c:	movk	x8, #0x7473, lsl #16
  403610:	movk	x9, #0x6e6e, lsl #16
  403614:	movk	x8, #0x6c69, lsl #32
  403618:	movk	x9, #0x6e69, lsl #32
  40361c:	movk	x8, #0x6c, lsl #48
  403620:	movk	x9, #0x67, lsl #48
  403624:	str	x8, [x25, #32]
  403628:	str	x9, [x25]
  40362c:	b	403684 <ferror@plt+0x1874>
  403630:	cbz	w2, 403650 <ferror@plt+0x1840>
  403634:	cmp	w3, #0x0
  403638:	adrp	x1, 407000 <ferror@plt+0x51f0>
  40363c:	cneg	w3, w3, mi  // mi = first
  403640:	add	x1, x1, #0x1a2
  403644:	sub	x0, x29, #0x80
  403648:	bl	401a10 <sprintf@plt>
  40364c:	b	403684 <ferror@plt+0x1874>
  403650:	tbnz	x9, #63, 40366c <ferror@plt+0x185c>
  403654:	adrp	x1, 407000 <ferror@plt+0x51f0>
  403658:	add	x1, x1, #0x1a2
  40365c:	sub	x0, x29, #0x80
  403660:	mov	w2, wzr
  403664:	bl	401a10 <sprintf@plt>
  403668:	b	403684 <ferror@plt+0x1874>
  40366c:	cmp	w3, #0x0
  403670:	adrp	x1, 407000 <ferror@plt+0x51f0>
  403674:	cneg	w2, w3, mi  // mi = first
  403678:	add	x1, x1, #0x1af
  40367c:	sub	x0, x29, #0x80
  403680:	bl	401a10 <sprintf@plt>
  403684:	sub	w8, w27, #0x1
  403688:	cmp	w8, #0x6
  40368c:	b.hi	40399c <ferror@plt+0x1b8c>  // b.pmore
  403690:	adrp	x9, 406000 <ferror@plt+0x41f0>
  403694:	add	x9, x9, #0x71b
  403698:	adr	x10, 4036a8 <ferror@plt+0x1898>
  40369c:	ldrb	w11, [x9, x8]
  4036a0:	add	x10, x10, x11, lsl #2
  4036a4:	br	x10
  4036a8:	mov	x8, #0x202d                	// #8237
  4036ac:	movk	x8, #0x7263, lsl #16
  4036b0:	movk	x8, #0x7361, lsl #32
  4036b4:	movk	x8, #0x68, lsl #48
  4036b8:	b	4036cc <ferror@plt+0x18bc>
  4036bc:	mov	x8, #0x202d                	// #8237
  4036c0:	movk	x8, #0x6f64, lsl #16
  4036c4:	movk	x8, #0x6e77, lsl #32
  4036c8:	movk	x8, #0x20, lsl #48
  4036cc:	str	x8, [x25, #32]
  4036d0:	b	4037bc <ferror@plt+0x19ac>
  4036d4:	ldr	w8, [x19, #64]
  4036d8:	cmp	w8, #0x2
  4036dc:	b.cc	403734 <ferror@plt+0x1924>  // b.lo, b.ul, b.last
  4036e0:	adrp	x8, 407000 <ferror@plt+0x51f0>
  4036e4:	add	x8, x8, #0x1cd
  4036e8:	ldr	q0, [x8]
  4036ec:	mov	w8, #0x756f                	// #30063
  4036f0:	movk	w8, #0x74, lsl #16
  4036f4:	stur	w8, [x25, #47]
  4036f8:	b	40371c <ferror@plt+0x190c>
  4036fc:	ldr	w8, [x19, #64]
  403700:	cmp	w8, #0x2
  403704:	b.cc	403770 <ferror@plt+0x1960>  // b.lo, b.ul, b.last
  403708:	adrp	x8, 407000 <ferror@plt+0x51f0>
  40370c:	add	x8, x8, #0x1bb
  403710:	ldr	q0, [x8]
  403714:	mov	w8, #0x6e                  	// #110
  403718:	sturh	w8, [x29, #-80]
  40371c:	str	q0, [x25, #32]
  403720:	sturb	wzr, [x29, #-128]
  403724:	b	4037bc <ferror@plt+0x19ac>
  403728:	sturb	wzr, [x29, #-96]
  40372c:	sturb	wzr, [x29, #-128]
  403730:	b	4037bc <ferror@plt+0x19ac>
  403734:	cmp	w8, #0x1
  403738:	b.ne	4037a0 <ferror@plt+0x1990>  // b.any
  40373c:	mov	x8, #0x2020                	// #8224
  403740:	adrp	x9, 407000 <ferror@plt+0x51f0>
  403744:	movk	x8, #0x6720, lsl #16
  403748:	add	x9, x9, #0x1d4
  40374c:	movk	x8, #0x6e6f, lsl #32
  403750:	ldr	x9, [x9]
  403754:	movk	x8, #0x65, lsl #48
  403758:	str	x8, [x25, #32]
  40375c:	mov	w8, #0x756f                	// #30063
  403760:	movk	w8, #0x74, lsl #16
  403764:	stur	w8, [x29, #-120]
  403768:	str	x9, [x25]
  40376c:	b	4037bc <ferror@plt+0x19ac>
  403770:	adrp	x9, 407000 <ferror@plt+0x51f0>
  403774:	mov	x8, #0x2020                	// #8224
  403778:	add	x9, x9, #0x1c3
  40377c:	movk	x8, #0x7473, lsl #16
  403780:	ldr	x9, [x9]
  403784:	movk	x8, #0x6c69, lsl #32
  403788:	movk	x8, #0x6c, lsl #48
  40378c:	str	x8, [x25, #32]
  403790:	mov	w8, #0x6e                  	// #110
  403794:	sturh	w8, [x29, #-120]
  403798:	str	x9, [x25]
  40379c:	b	4037bc <ferror@plt+0x19ac>
  4037a0:	adrp	x8, 407000 <ferror@plt+0x51f0>
  4037a4:	add	x8, x8, #0x1d6
  4037a8:	ldr	x8, [x8]
  4037ac:	mov	w9, #0x74                  	// #116
  4037b0:	sturb	wzr, [x29, #-96]
  4037b4:	sturh	w9, [x29, #-120]
  4037b8:	str	x8, [x25]
  4037bc:	ldrb	w8, [x19]
  4037c0:	tst	w8, #0x30
  4037c4:	b.eq	403828 <ferror@plt+0x1a18>  // b.none
  4037c8:	ubfx	w1, w8, #5, #1
  4037cc:	add	x2, x20, #0x168
  4037d0:	add	x0, sp, #0x3c
  4037d4:	bl	403bdc <ferror@plt+0x1dcc>
  4037d8:	tbnz	w0, #31, 403828 <ferror@plt+0x1a18>
  4037dc:	ldrb	w8, [x19]
  4037e0:	tbnz	w8, #2, 403844 <ferror@plt+0x1a34>
  4037e4:	mov	w8, #0x18                  	// #24
  4037e8:	madd	x8, x22, x8, x23
  4037ec:	ldr	w3, [x19, #4]
  4037f0:	ldr	w6, [x8, #8]
  4037f4:	ldr	w8, [x8, #16]
  4037f8:	adrp	x2, 407000 <ferror@plt+0x51f0>
  4037fc:	add	x4, x20, #0x2c
  403800:	sub	x9, x29, #0x80
  403804:	sub	x10, x29, #0x60
  403808:	sub	x11, x29, #0x40
  40380c:	add	x2, x2, #0x235
  403810:	add	x0, sp, #0x160
  403814:	add	x5, sp, #0x13c
  403818:	str	w8, [sp, #16]
  40381c:	stp	x10, x9, [sp, #24]
  403820:	str	x11, [sp]
  403824:	b	4038e8 <ferror@plt+0x1ad8>
  403828:	add	x1, x20, #0x4c
  40382c:	add	x0, sp, #0x3c
  403830:	mov	w2, #0x100                 	// #256
  403834:	mov	w3, #0x100                 	// #256
  403838:	bl	403ba8 <ferror@plt+0x1d98>
  40383c:	ldrb	w8, [x19]
  403840:	tbz	w8, #2, 4037e4 <ferror@plt+0x19d4>
  403844:	ldr	w3, [x19, #4]
  403848:	add	x4, x20, #0x2c
  40384c:	tbnz	w8, #3, 4038a8 <ferror@plt+0x1a98>
  403850:	mov	w8, #0x18                  	// #24
  403854:	madd	x8, x22, x8, x23
  403858:	ldr	w6, [x19, #8]
  40385c:	ldr	w9, [x8, #8]
  403860:	ldr	w8, [x8, #16]
  403864:	adrp	x2, 407000 <ferror@plt+0x51f0>
  403868:	sub	x10, x29, #0x80
  40386c:	sub	x11, x29, #0x60
  403870:	sub	x12, x29, #0x40
  403874:	add	x2, x2, #0x1e0
  403878:	add	x0, sp, #0x160
  40387c:	add	x5, sp, #0x13c
  403880:	add	x7, sp, #0x3c
  403884:	mov	w1, #0x200                 	// #512
  403888:	str	w8, [sp, #32]
  40388c:	str	w8, [sp, #24]
  403890:	str	w9, [sp, #8]
  403894:	stp	x11, x10, [sp, #40]
  403898:	str	x12, [sp, #16]
  40389c:	str	w9, [sp]
  4038a0:	bl	401aa0 <snprintf@plt>
  4038a4:	b	4038f8 <ferror@plt+0x1ae8>
  4038a8:	mov	w8, #0x18                  	// #24
  4038ac:	madd	x8, x22, x8, x23
  4038b0:	ldr	w6, [x8, #8]
  4038b4:	ldr	w8, [x8, #16]
  4038b8:	add	x9, sp, #0x3c
  4038bc:	sub	x10, x29, #0x80
  4038c0:	sub	x11, x29, #0x60
  4038c4:	sub	x12, x29, #0x40
  4038c8:	adrp	x2, 407000 <ferror@plt+0x51f0>
  4038cc:	str	w8, [sp, #16]
  4038d0:	add	x2, x2, #0x20a
  4038d4:	stp	x10, x9, [sp, #32]
  4038d8:	add	x0, sp, #0x160
  4038dc:	str	x11, [sp, #24]
  4038e0:	add	x5, sp, #0x13c
  4038e4:	str	x12, [sp]
  4038e8:	mov	w1, #0x200                 	// #512
  4038ec:	mov	w7, w6
  4038f0:	str	w8, [sp, #8]
  4038f4:	bl	401aa0 <snprintf@plt>
  4038f8:	mov	w20, w0
  4038fc:	add	x0, sp, #0x160
  403900:	add	x21, sp, #0x160
  403904:	bl	403ca4 <ferror@plt+0x1e94>
  403908:	ldrb	w8, [sp, #352]
  40390c:	cbz	w8, 40392c <ferror@plt+0x1b1c>
  403910:	orr	x21, x21, #0x1
  403914:	adrp	x22, 418000 <ferror@plt+0x161f0>
  403918:	ldr	x1, [x22, #672]
  40391c:	sxtb	w0, w8
  403920:	bl	403cfc <ferror@plt+0x1eec>
  403924:	ldrb	w8, [x21], #1
  403928:	cbnz	w8, 403918 <ferror@plt+0x1b08>
  40392c:	cmp	w20, #0x200
  403930:	b.cc	40393c <ferror@plt+0x1b2c>  // b.lo, b.ul, b.last
  403934:	mov	w0, #0xa                   	// #10
  403938:	bl	401dc0 <putchar@plt>
  40393c:	adrp	x8, 41c000 <__progname@@GLIBC_2.17+0x3d58>
  403940:	ldr	w9, [x8, #732]
  403944:	add	w9, w9, #0x1
  403948:	str	w9, [x8, #732]
  40394c:	ldr	w8, [x19, #12]
  403950:	sub	w8, w8, #0x1
  403954:	cmp	w8, w9
  403958:	cset	w0, cc  // cc = lo, ul, last
  40395c:	add	sp, sp, #0x3e0
  403960:	ldp	x20, x19, [sp, #80]
  403964:	ldp	x22, x21, [sp, #64]
  403968:	ldp	x24, x23, [sp, #48]
  40396c:	ldp	x26, x25, [sp, #32]
  403970:	ldp	x28, x27, [sp, #16]
  403974:	ldp	x29, x30, [sp], #96
  403978:	ret
  40397c:	adrp	x1, 407000 <ferror@plt+0x51f0>
  403980:	add	x1, x1, #0x118
  403984:	mov	w2, #0x5                   	// #5
  403988:	mov	x0, xzr
  40398c:	bl	401d60 <dcgettext@plt>
  403990:	mov	x1, x0
  403994:	mov	w0, #0x1                   	// #1
  403998:	bl	401d70 <errx@plt>
  40399c:	bl	401c10 <abort@plt>
  4039a0:	sub	sp, sp, #0xe0
  4039a4:	stp	x29, x30, [sp, #176]
  4039a8:	stp	x20, x19, [sp, #208]
  4039ac:	ldr	x8, [x1, #344]
  4039b0:	ldr	x9, [x0, #24]
  4039b4:	str	x21, [sp, #192]
  4039b8:	add	x29, sp, #0xb0
  4039bc:	cmp	x8, x9
  4039c0:	b.lt	403aa0 <ferror@plt+0x1c90>  // b.tstop
  4039c4:	add	x0, x1, #0x2c
  4039c8:	mov	x20, x1
  4039cc:	strb	wzr, [x1, #75]
  4039d0:	bl	401b90 <getpwnam@plt>
  4039d4:	cbz	x0, 403aa0 <ferror@plt+0x1c90>
  4039d8:	ldr	w2, [x20, #4]
  4039dc:	adrp	x1, 407000 <ferror@plt+0x51f0>
  4039e0:	mov	x19, x0
  4039e4:	add	x1, x1, #0x25c
  4039e8:	sub	x0, x29, #0x30
  4039ec:	bl	401a10 <sprintf@plt>
  4039f0:	sub	x0, x29, #0x30
  4039f4:	mov	w1, #0x4                   	// #4
  4039f8:	bl	401c20 <access@plt>
  4039fc:	cbz	w0, 403a3c <ferror@plt+0x1c2c>
  403a00:	adrp	x1, 407000 <ferror@plt+0x51f0>
  403a04:	add	x2, x20, #0x8
  403a08:	add	x1, x1, #0x271
  403a0c:	sub	x0, x29, #0x30
  403a10:	bl	401a10 <sprintf@plt>
  403a14:	sub	x0, x29, #0x30
  403a18:	mov	x1, sp
  403a1c:	bl	406678 <ferror@plt+0x4868>
  403a20:	cbnz	w0, 403aa0 <ferror@plt+0x1c90>
  403a24:	ldr	w8, [x19, #16]
  403a28:	ldr	w9, [sp, #24]
  403a2c:	cmp	w8, w9
  403a30:	b.ne	403aa0 <ferror@plt+0x1c90>  // b.any
  403a34:	mov	w0, wzr
  403a38:	b	403aa4 <ferror@plt+0x1c94>
  403a3c:	adrp	x1, 407000 <ferror@plt+0x51f0>
  403a40:	add	x1, x1, #0x46d
  403a44:	sub	x0, x29, #0x30
  403a48:	bl	401b00 <fopen@plt>
  403a4c:	cbz	x0, 403a98 <ferror@plt+0x1c88>
  403a50:	adrp	x1, 407000 <ferror@plt+0x51f0>
  403a54:	add	x1, x1, #0x26e
  403a58:	mov	x2, sp
  403a5c:	mov	x20, x0
  403a60:	bl	401b30 <__isoc99_fscanf@plt>
  403a64:	mov	w21, w0
  403a68:	mov	x0, x20
  403a6c:	bl	401af0 <fclose@plt>
  403a70:	cmp	w21, #0x1
  403a74:	cset	w0, ne  // ne = any
  403a78:	b.ne	403a8c <ferror@plt+0x1c7c>  // b.any
  403a7c:	ldr	w8, [x19, #16]
  403a80:	ldr	w9, [sp]
  403a84:	cmp	w8, w9
  403a88:	b.ne	403ab8 <ferror@plt+0x1ca8>  // b.any
  403a8c:	mov	w8, #0x1                   	// #1
  403a90:	tbz	w8, #0, 403aa0 <ferror@plt+0x1c90>
  403a94:	b	403aa4 <ferror@plt+0x1c94>
  403a98:	mov	w8, wzr
  403a9c:	tbnz	w8, #0, 403aa4 <ferror@plt+0x1c94>
  403aa0:	mov	w0, #0x1                   	// #1
  403aa4:	ldp	x20, x19, [sp, #208]
  403aa8:	ldr	x21, [sp, #192]
  403aac:	ldp	x29, x30, [sp, #176]
  403ab0:	add	sp, sp, #0xe0
  403ab4:	ret
  403ab8:	mov	w0, wzr
  403abc:	mov	w8, wzr
  403ac0:	tbz	w8, #0, 403aa0 <ferror@plt+0x1c90>
  403ac4:	b	403aa4 <ferror@plt+0x1c94>
  403ac8:	stp	x29, x30, [sp, #-32]!
  403acc:	cmp	w0, #0x4
  403ad0:	stp	x20, x19, [sp, #16]
  403ad4:	mov	x29, sp
  403ad8:	b.hi	403b84 <ferror@plt+0x1d74>  // b.pmore
  403adc:	adrp	x9, 406000 <ferror@plt+0x41f0>
  403ae0:	mov	w8, w0
  403ae4:	add	x9, x9, #0x722
  403ae8:	adr	x10, 403b00 <ferror@plt+0x1cf0>
  403aec:	ldrb	w11, [x9, x8]
  403af0:	add	x10, x10, x11, lsl #2
  403af4:	mov	x20, x2
  403af8:	mov	x19, x1
  403afc:	br	x10
  403b00:	mov	w0, wzr
  403b04:	strb	wzr, [x19]
  403b08:	b	403b78 <ferror@plt+0x1d68>
  403b0c:	mov	x0, x3
  403b10:	bl	401ad0 <localtime@plt>
  403b14:	ldp	w4, w3, [x0, #4]
  403b18:	adrp	x2, 407000 <ferror@plt+0x51f0>
  403b1c:	add	x2, x2, #0x4b1
  403b20:	mov	x0, x19
  403b24:	mov	x1, x20
  403b28:	bl	401aa0 <snprintf@plt>
  403b2c:	cmp	w0, #0x0
  403b30:	csetm	w0, eq  // eq = none
  403b34:	b	403b78 <ferror@plt+0x1d68>
  403b38:	mov	x0, x3
  403b3c:	bl	401a70 <ctime@plt>
  403b40:	adrp	x2, 407000 <ferror@plt+0x51f0>
  403b44:	mov	x3, x0
  403b48:	add	x2, x2, #0x6b
  403b4c:	mov	x0, x19
  403b50:	mov	x1, x20
  403b54:	bl	401aa0 <snprintf@plt>
  403b58:	mov	x0, x19
  403b5c:	bl	403da0 <ferror@plt+0x1f90>
  403b60:	b	403b78 <ferror@plt+0x1d68>
  403b64:	mov	w1, #0x27                  	// #39
  403b68:	mov	x0, x3
  403b6c:	mov	x2, x19
  403b70:	mov	x3, x20
  403b74:	bl	406388 <ferror@plt+0x4578>
  403b78:	ldp	x20, x19, [sp, #16]
  403b7c:	ldp	x29, x30, [sp], #32
  403b80:	ret
  403b84:	bl	401c10 <abort@plt>
  403b88:	stp	x29, x30, [sp, #-16]!
  403b8c:	adrp	x0, 418000 <ferror@plt+0x161f0>
  403b90:	add	x0, x0, #0x2c0
  403b94:	mov	x29, sp
  403b98:	bl	401a70 <ctime@plt>
  403b9c:	strb	wzr, [x0, #16]
  403ba0:	ldp	x29, x30, [sp], #16
  403ba4:	ret
  403ba8:	stp	x29, x30, [sp, #-32]!
  403bac:	add	x8, x2, #0x1
  403bb0:	stp	x20, x19, [sp, #16]
  403bb4:	sub	x20, x3, #0x1
  403bb8:	cmp	x8, x3
  403bbc:	csel	x2, x20, x2, hi  // hi = pmore
  403bc0:	mov	x29, sp
  403bc4:	mov	x19, x0
  403bc8:	bl	401940 <memcpy@plt>
  403bcc:	strb	wzr, [x19, x20]
  403bd0:	ldp	x20, x19, [sp, #16]
  403bd4:	ldp	x29, x30, [sp], #32
  403bd8:	ret
  403bdc:	sub	sp, sp, #0x30
  403be0:	stp	x29, x30, [sp, #32]
  403be4:	ldr	w9, [x2]
  403be8:	cmp	w1, #0x0
  403bec:	mov	x8, x0
  403bf0:	cset	w6, ne  // ne = any
  403bf4:	add	x29, sp, #0x20
  403bf8:	cbnz	w9, 403c04 <ferror@plt+0x1df4>
  403bfc:	ldr	w9, [x2, #4]
  403c00:	cbz	w9, 403c28 <ferror@plt+0x1e18>
  403c04:	mov	w9, wzr
  403c08:	tbz	w9, #0, 403c38 <ferror@plt+0x1e28>
  403c0c:	mov	w9, #0x2                   	// #2
  403c10:	str	w9, [sp]
  403c14:	add	x2, x2, #0xc
  403c18:	ldr	w9, [x2]
  403c1c:	mov	w1, #0x10                  	// #16
  403c20:	str	w9, [sp, #4]
  403c24:	b	403c70 <ferror@plt+0x1e60>
  403c28:	ldr	w9, [x2, #8]
  403c2c:	cmn	w9, #0x10, lsl #12
  403c30:	cset	w9, eq  // eq = none
  403c34:	tbnz	w9, #0, 403c0c <ferror@plt+0x1dfc>
  403c38:	ldr	w10, [x2, #4]
  403c3c:	cbnz	w10, 403c50 <ferror@plt+0x1e40>
  403c40:	ldr	w10, [x2, #8]
  403c44:	cbnz	w10, 403c50 <ferror@plt+0x1e40>
  403c48:	ldr	w10, [x2, #12]
  403c4c:	cbz	w10, 403c94 <ferror@plt+0x1e84>
  403c50:	mov	w9, #0xa                   	// #10
  403c54:	stp	xzr, xzr, [sp]
  403c58:	str	wzr, [sp, #24]
  403c5c:	str	xzr, [sp, #16]
  403c60:	str	w9, [sp]
  403c64:	ldr	q0, [x2]
  403c68:	mov	w1, #0x1c                  	// #28
  403c6c:	stur	q0, [sp, #8]
  403c70:	mov	x0, sp
  403c74:	mov	w3, #0x100                 	// #256
  403c78:	mov	x2, x8
  403c7c:	mov	x4, xzr
  403c80:	mov	w5, wzr
  403c84:	bl	4019d0 <getnameinfo@plt>
  403c88:	ldp	x29, x30, [sp, #32]
  403c8c:	add	sp, sp, #0x30
  403c90:	ret
  403c94:	mov	w10, #0x2                   	// #2
  403c98:	str	w10, [sp]
  403c9c:	tbnz	w9, #0, 403c14 <ferror@plt+0x1e04>
  403ca0:	b	403c18 <ferror@plt+0x1e08>
  403ca4:	stp	x29, x30, [sp, #-32]!
  403ca8:	stp	x20, x19, [sp, #16]
  403cac:	mov	x19, x0
  403cb0:	sub	x20, x0, #0x1
  403cb4:	mov	x29, sp
  403cb8:	ldrb	w8, [x20, #1]!
  403cbc:	cbnz	w8, 403cb8 <ferror@plt+0x1ea8>
  403cc0:	b	403cd8 <ferror@plt+0x1ec8>
  403cc4:	bl	401c70 <__ctype_b_loc@plt>
  403cc8:	ldr	x8, [x0]
  403ccc:	ldrsb	x9, [x20, #-1]!
  403cd0:	ldrh	w8, [x8, x9, lsl #1]
  403cd4:	tbz	w8, #13, 403ce0 <ferror@plt+0x1ed0>
  403cd8:	cmp	x20, x19
  403cdc:	b.hi	403cc4 <ferror@plt+0x1eb4>  // b.pmore
  403ce0:	cmp	x20, x19
  403ce4:	cinc	x8, x20, hi  // hi = pmore
  403ce8:	mov	w9, #0xa                   	// #10
  403cec:	strh	w9, [x8]
  403cf0:	ldp	x20, x19, [sp, #16]
  403cf4:	ldp	x29, x30, [sp], #32
  403cf8:	ret
  403cfc:	stp	x29, x30, [sp, #-32]!
  403d00:	stp	x20, x19, [sp, #16]
  403d04:	mov	x29, sp
  403d08:	mov	x19, x1
  403d0c:	mov	w20, w0
  403d10:	bl	401c70 <__ctype_b_loc@plt>
  403d14:	ldr	x8, [x0]
  403d18:	ldrh	w8, [x8, w20, sxtw #1]
  403d1c:	tbnz	w8, #14, 403d3c <ferror@plt+0x1f2c>
  403d20:	cmp	w20, #0xd
  403d24:	b.hi	403d54 <ferror@plt+0x1f44>  // b.pmore
  403d28:	mov	w8, #0x1                   	// #1
  403d2c:	lsl	w8, w8, w20
  403d30:	mov	w9, #0x2680                	// #9856
  403d34:	tst	w8, w9
  403d38:	b.eq	403d54 <ferror@plt+0x1f44>  // b.none
  403d3c:	mov	w0, w20
  403d40:	mov	x1, x19
  403d44:	bl	401a20 <putc@plt>
  403d48:	ldp	x20, x19, [sp, #16]
  403d4c:	ldp	x29, x30, [sp], #32
  403d50:	ret
  403d54:	mov	w0, w20
  403d58:	bl	403d94 <ferror@plt+0x1f84>
  403d5c:	cbz	w0, 403d7c <ferror@plt+0x1f6c>
  403d60:	mov	w0, #0x2a                  	// #42
  403d64:	mov	x1, x19
  403d68:	bl	401a20 <putc@plt>
  403d6c:	cmn	w0, #0x1
  403d70:	b.eq	403d48 <ferror@plt+0x1f38>  // b.none
  403d74:	eor	w0, w20, #0x40
  403d78:	b	403d40 <ferror@plt+0x1f30>
  403d7c:	adrp	x1, 407000 <ferror@plt+0x51f0>
  403d80:	and	w2, w20, #0xff
  403d84:	add	x1, x1, #0x257
  403d88:	mov	x0, x19
  403d8c:	bl	401de0 <fprintf@plt>
  403d90:	b	403d48 <ferror@plt+0x1f38>
  403d94:	cmp	w0, #0x80
  403d98:	cset	w0, cc  // cc = lo, ul, last
  403d9c:	ret
  403da0:	cbz	x0, 403e00 <ferror@plt+0x1ff0>
  403da4:	stp	x29, x30, [sp, #-48]!
  403da8:	stp	x22, x21, [sp, #16]
  403dac:	stp	x20, x19, [sp, #32]
  403db0:	mov	x29, sp
  403db4:	mov	x19, x0
  403db8:	bl	401970 <strlen@plt>
  403dbc:	mov	x20, x0
  403dc0:	sub	x21, x19, #0x1
  403dc4:	cbz	x20, 403dec <ferror@plt+0x1fdc>
  403dc8:	sub	x22, x20, #0x1
  403dcc:	bl	401c70 <__ctype_b_loc@plt>
  403dd0:	ldr	x8, [x0]
  403dd4:	ldrb	w9, [x21, x20]
  403dd8:	mov	x20, x22
  403ddc:	ldrh	w8, [x8, x9, lsl #1]
  403de0:	tbnz	w8, #13, 403dc4 <ferror@plt+0x1fb4>
  403de4:	add	x0, x22, #0x1
  403de8:	b	403df0 <ferror@plt+0x1fe0>
  403dec:	mov	x0, xzr
  403df0:	strb	wzr, [x19, x0]
  403df4:	ldp	x20, x19, [sp, #32]
  403df8:	ldp	x22, x21, [sp, #16]
  403dfc:	ldp	x29, x30, [sp], #48
  403e00:	ret
  403e04:	sub	sp, sp, #0xb0
  403e08:	stp	x29, x30, [sp, #144]
  403e0c:	add	x29, sp, #0x90
  403e10:	str	x19, [sp, #160]
  403e14:	mov	x19, x0
  403e18:	sub	x0, x29, #0x20
  403e1c:	mov	x1, xzr
  403e20:	bl	401b80 <gettimeofday@plt>
  403e24:	cbz	w0, 403e44 <ferror@plt+0x2034>
  403e28:	bl	401db0 <__errno_location@plt>
  403e2c:	ldr	w8, [x0]
  403e30:	neg	w0, w8
  403e34:	ldr	x19, [sp, #160]
  403e38:	ldp	x29, x30, [sp, #144]
  403e3c:	add	sp, sp, #0xb0
  403e40:	ret
  403e44:	sub	x1, x29, #0x10
  403e48:	mov	w0, #0x7                   	// #7
  403e4c:	bl	401a60 <clock_gettime@plt>
  403e50:	cbz	w0, 403e74 <ferror@plt+0x2064>
  403e54:	mov	x0, sp
  403e58:	bl	4019f0 <sysinfo@plt>
  403e5c:	cbnz	w0, 403e28 <ferror@plt+0x2018>
  403e60:	ldur	x8, [x29, #-32]
  403e64:	ldr	x9, [sp]
  403e68:	sub	x8, x8, x9
  403e6c:	stp	x8, xzr, [x19]
  403e70:	b	403e34 <ferror@plt+0x2024>
  403e74:	ldur	x8, [x29, #-32]
  403e78:	ldp	x9, x10, [x29, #-16]
  403e7c:	mov	x11, #0xf7cf                	// #63439
  403e80:	movk	x11, #0xe353, lsl #16
  403e84:	movk	x11, #0x9ba5, lsl #32
  403e88:	movk	x11, #0x20c4, lsl #48
  403e8c:	sub	x9, x8, x9
  403e90:	ldur	x8, [x29, #-24]
  403e94:	smulh	x10, x10, x11
  403e98:	asr	x11, x10, #7
  403e9c:	add	x10, x11, x10, lsr #63
  403ea0:	subs	x8, x8, x10
  403ea4:	mov	w0, wzr
  403ea8:	stp	x9, x8, [x19]
  403eac:	b.pl	403e34 <ferror@plt+0x2024>  // b.nfrst
  403eb0:	mov	w10, #0x4240                	// #16960
  403eb4:	movk	w10, #0xf, lsl #16
  403eb8:	sub	x9, x9, #0x1
  403ebc:	add	x8, x8, x10
  403ec0:	stp	x9, x8, [x19]
  403ec4:	b	403e34 <ferror@plt+0x2024>
  403ec8:	sub	sp, sp, #0x30
  403ecc:	str	x19, [sp, #32]
  403ed0:	mov	x19, x0
  403ed4:	mov	x1, sp
  403ed8:	mov	w0, #0x4                   	// #4
  403edc:	stp	x29, x30, [sp, #16]
  403ee0:	add	x29, sp, #0x10
  403ee4:	bl	401a60 <clock_gettime@plt>
  403ee8:	cbnz	w0, 403f18 <ferror@plt+0x2108>
  403eec:	ldr	x8, [sp]
  403ef0:	mov	x9, #0xf7cf                	// #63439
  403ef4:	movk	x9, #0xe353, lsl #16
  403ef8:	movk	x9, #0x9ba5, lsl #32
  403efc:	str	x8, [x19]
  403f00:	ldr	x8, [sp, #8]
  403f04:	movk	x9, #0x20c4, lsl #48
  403f08:	smulh	x8, x8, x9
  403f0c:	asr	x9, x8, #7
  403f10:	add	x8, x9, x8, lsr #63
  403f14:	str	x8, [x19, #8]
  403f18:	ldr	x19, [sp, #32]
  403f1c:	ldp	x29, x30, [sp, #16]
  403f20:	add	sp, sp, #0x30
  403f24:	ret
  403f28:	adrp	x8, 418000 <ferror@plt+0x161f0>
  403f2c:	str	w0, [x8, #640]
  403f30:	ret
  403f34:	sub	sp, sp, #0x80
  403f38:	stp	x29, x30, [sp, #32]
  403f3c:	stp	x28, x27, [sp, #48]
  403f40:	stp	x26, x25, [sp, #64]
  403f44:	stp	x24, x23, [sp, #80]
  403f48:	stp	x22, x21, [sp, #96]
  403f4c:	stp	x20, x19, [sp, #112]
  403f50:	add	x29, sp, #0x20
  403f54:	str	xzr, [x1]
  403f58:	cbz	x0, 403f94 <ferror@plt+0x2184>
  403f5c:	ldrb	w8, [x0]
  403f60:	mov	x21, x0
  403f64:	cbz	w8, 403f94 <ferror@plt+0x2184>
  403f68:	mov	x20, x2
  403f6c:	mov	x19, x1
  403f70:	bl	401c70 <__ctype_b_loc@plt>
  403f74:	ldr	x8, [x0]
  403f78:	mov	x23, x0
  403f7c:	mov	x9, x21
  403f80:	ldrb	w10, [x9], #1
  403f84:	ldrh	w11, [x8, x10, lsl #1]
  403f88:	tbnz	w11, #13, 403f80 <ferror@plt+0x2170>
  403f8c:	cmp	w10, #0x2d
  403f90:	b.ne	403fac <ferror@plt+0x219c>  // b.any
  403f94:	mov	w21, #0xffffffea            	// #-22
  403f98:	tbz	w21, #31, 4041d8 <ferror@plt+0x23c8>
  403f9c:	neg	w19, w21
  403fa0:	bl	401db0 <__errno_location@plt>
  403fa4:	str	w19, [x0]
  403fa8:	b	4041d8 <ferror@plt+0x23c8>
  403fac:	bl	401db0 <__errno_location@plt>
  403fb0:	mov	x25, x0
  403fb4:	str	wzr, [x0]
  403fb8:	sub	x1, x29, #0x8
  403fbc:	mov	x0, x21
  403fc0:	mov	w2, wzr
  403fc4:	stur	xzr, [x29, #-8]
  403fc8:	bl	401c00 <strtoumax@plt>
  403fcc:	ldur	x24, [x29, #-8]
  403fd0:	str	x0, [sp, #16]
  403fd4:	cmp	x24, x21
  403fd8:	b.eq	403ff0 <ferror@plt+0x21e0>  // b.none
  403fdc:	add	x8, x0, #0x1
  403fe0:	cmp	x8, #0x1
  403fe4:	b.hi	404008 <ferror@plt+0x21f8>  // b.pmore
  403fe8:	ldr	w8, [x25]
  403fec:	cbz	w8, 404008 <ferror@plt+0x21f8>
  403ff0:	ldr	w8, [x25]
  403ff4:	mov	w9, #0xffffffea            	// #-22
  403ff8:	cmp	w8, #0x0
  403ffc:	csneg	w21, w9, w8, eq  // eq = none
  404000:	tbz	w21, #31, 4041d8 <ferror@plt+0x23c8>
  404004:	b	403f9c <ferror@plt+0x218c>
  404008:	cbz	x24, 4041c8 <ferror@plt+0x23b8>
  40400c:	ldrb	w8, [x24]
  404010:	cbz	w8, 4041c8 <ferror@plt+0x23b8>
  404014:	mov	w28, wzr
  404018:	mov	w21, wzr
  40401c:	mov	x22, xzr
  404020:	b	404038 <ferror@plt+0x2228>
  404024:	mov	x27, xzr
  404028:	cbz	x22, 4040c0 <ferror@plt+0x22b0>
  40402c:	mov	w21, #0xffffffea            	// #-22
  404030:	mov	w8, wzr
  404034:	tbz	wzr, #0, 4041d4 <ferror@plt+0x23c4>
  404038:	ldrb	w8, [x24, #1]
  40403c:	cmp	w8, #0x61
  404040:	b.le	404080 <ferror@plt+0x2270>
  404044:	cmp	w8, #0x62
  404048:	b.eq	404088 <ferror@plt+0x2278>  // b.none
  40404c:	cmp	w8, #0x69
  404050:	b.ne	404094 <ferror@plt+0x2284>  // b.any
  404054:	ldrb	w9, [x24, #2]
  404058:	orr	w9, w9, #0x20
  40405c:	cmp	w9, #0x62
  404060:	b.ne	40406c <ferror@plt+0x225c>  // b.any
  404064:	ldrb	w9, [x24, #3]
  404068:	cbz	w9, 4041fc <ferror@plt+0x23ec>
  40406c:	cmp	w8, #0x42
  404070:	b.eq	404088 <ferror@plt+0x2278>  // b.none
  404074:	cmp	w8, #0x62
  404078:	b.ne	404090 <ferror@plt+0x2280>  // b.any
  40407c:	b	404088 <ferror@plt+0x2278>
  404080:	cmp	w8, #0x42
  404084:	b.ne	404090 <ferror@plt+0x2280>  // b.any
  404088:	ldrb	w9, [x24, #2]
  40408c:	cbz	w9, 404204 <ferror@plt+0x23f4>
  404090:	cbz	w8, 4041fc <ferror@plt+0x23ec>
  404094:	bl	401ab0 <localeconv@plt>
  404098:	cbz	x0, 4040a8 <ferror@plt+0x2298>
  40409c:	ldr	x26, [x0]
  4040a0:	cbnz	x26, 4040b0 <ferror@plt+0x22a0>
  4040a4:	b	404024 <ferror@plt+0x2214>
  4040a8:	mov	x26, xzr
  4040ac:	cbz	x26, 404024 <ferror@plt+0x2214>
  4040b0:	mov	x0, x26
  4040b4:	bl	401970 <strlen@plt>
  4040b8:	mov	x27, x0
  4040bc:	cbnz	x22, 40402c <ferror@plt+0x221c>
  4040c0:	mov	w8, wzr
  4040c4:	cbz	x26, 404140 <ferror@plt+0x2330>
  4040c8:	ldrb	w9, [x24]
  4040cc:	cbz	w9, 40414c <ferror@plt+0x233c>
  4040d0:	mov	x0, x26
  4040d4:	mov	x1, x24
  4040d8:	mov	x2, x27
  4040dc:	bl	401b40 <strncmp@plt>
  4040e0:	cbnz	w0, 40402c <ferror@plt+0x221c>
  4040e4:	add	x24, x24, x27
  4040e8:	ldrb	w8, [x24]
  4040ec:	cmp	w8, #0x30
  4040f0:	b.ne	404104 <ferror@plt+0x22f4>  // b.any
  4040f4:	ldrb	w8, [x24, #1]!
  4040f8:	add	w28, w28, #0x1
  4040fc:	cmp	w8, #0x30
  404100:	b.eq	4040f4 <ferror@plt+0x22e4>  // b.none
  404104:	ldr	x9, [x23]
  404108:	sxtb	x8, w8
  40410c:	ldrh	w8, [x9, x8, lsl #1]
  404110:	tbnz	w8, #11, 404158 <ferror@plt+0x2348>
  404114:	mov	x22, xzr
  404118:	stur	x24, [x29, #-8]
  40411c:	cbz	x22, 404130 <ferror@plt+0x2320>
  404120:	ldur	x8, [x29, #-8]
  404124:	cbz	x8, 4041b0 <ferror@plt+0x23a0>
  404128:	ldrb	w8, [x8]
  40412c:	cbz	w8, 4041bc <ferror@plt+0x23ac>
  404130:	ldur	x24, [x29, #-8]
  404134:	mov	w8, #0x1                   	// #1
  404138:	tbnz	w8, #0, 404038 <ferror@plt+0x2228>
  40413c:	b	4041d4 <ferror@plt+0x23c4>
  404140:	mov	w21, #0xffffffea            	// #-22
  404144:	tbnz	w8, #0, 404038 <ferror@plt+0x2228>
  404148:	b	4041d4 <ferror@plt+0x23c4>
  40414c:	mov	w21, #0xffffffea            	// #-22
  404150:	tbnz	w8, #0, 404038 <ferror@plt+0x2228>
  404154:	b	4041d4 <ferror@plt+0x23c4>
  404158:	sub	x1, x29, #0x8
  40415c:	mov	x0, x24
  404160:	mov	w2, wzr
  404164:	str	wzr, [x25]
  404168:	stur	xzr, [x29, #-8]
  40416c:	bl	401c00 <strtoumax@plt>
  404170:	ldur	x8, [x29, #-8]
  404174:	mov	x22, x0
  404178:	cmp	x8, x24
  40417c:	b.eq	404194 <ferror@plt+0x2384>  // b.none
  404180:	add	x8, x22, #0x1
  404184:	cmp	x8, #0x1
  404188:	b.hi	40411c <ferror@plt+0x230c>  // b.pmore
  40418c:	ldr	w8, [x25]
  404190:	cbz	w8, 40411c <ferror@plt+0x230c>
  404194:	ldr	w9, [x25]
  404198:	mov	w10, #0xffffffea            	// #-22
  40419c:	mov	w8, wzr
  4041a0:	cmp	w9, #0x0
  4041a4:	csneg	w21, w10, w9, eq  // eq = none
  4041a8:	tbnz	w8, #0, 404038 <ferror@plt+0x2228>
  4041ac:	b	4041d4 <ferror@plt+0x23c4>
  4041b0:	mov	w21, #0xffffffea            	// #-22
  4041b4:	tbnz	w8, #0, 404038 <ferror@plt+0x2228>
  4041b8:	b	4041d4 <ferror@plt+0x23c4>
  4041bc:	mov	w21, #0xffffffea            	// #-22
  4041c0:	tbnz	w8, #0, 404038 <ferror@plt+0x2228>
  4041c4:	b	4041d4 <ferror@plt+0x23c4>
  4041c8:	mov	w21, wzr
  4041cc:	ldr	x8, [sp, #16]
  4041d0:	str	x8, [x19]
  4041d4:	tbnz	w21, #31, 403f9c <ferror@plt+0x218c>
  4041d8:	mov	w0, w21
  4041dc:	ldp	x20, x19, [sp, #112]
  4041e0:	ldp	x22, x21, [sp, #96]
  4041e4:	ldp	x24, x23, [sp, #80]
  4041e8:	ldp	x26, x25, [sp, #64]
  4041ec:	ldp	x28, x27, [sp, #48]
  4041f0:	ldp	x29, x30, [sp, #32]
  4041f4:	add	sp, sp, #0x80
  4041f8:	ret
  4041fc:	mov	w23, #0x400                 	// #1024
  404200:	b	404208 <ferror@plt+0x23f8>
  404204:	mov	w23, #0x3e8                 	// #1000
  404208:	ldrsb	w24, [x24]
  40420c:	adrp	x21, 407000 <ferror@plt+0x51f0>
  404210:	add	x21, x21, #0x285
  404214:	mov	w2, #0x9                   	// #9
  404218:	mov	x0, x21
  40421c:	mov	w1, w24
  404220:	bl	401d40 <memchr@plt>
  404224:	cbnz	x0, 404244 <ferror@plt+0x2434>
  404228:	adrp	x21, 407000 <ferror@plt+0x51f0>
  40422c:	add	x21, x21, #0x28e
  404230:	mov	w2, #0x9                   	// #9
  404234:	mov	x0, x21
  404238:	mov	w1, w24
  40423c:	bl	401d40 <memchr@plt>
  404240:	cbz	x0, 403f94 <ferror@plt+0x2184>
  404244:	sub	w8, w0, w21
  404248:	add	w24, w8, #0x1
  40424c:	add	x0, sp, #0x10
  404250:	mov	w1, w23
  404254:	mov	w2, w24
  404258:	bl	404318 <ferror@plt+0x2508>
  40425c:	mov	w21, w0
  404260:	cbz	x20, 404268 <ferror@plt+0x2458>
  404264:	str	w24, [x20]
  404268:	cbz	x22, 4041cc <ferror@plt+0x23bc>
  40426c:	cbz	w24, 4041cc <ferror@plt+0x23bc>
  404270:	mov	w8, #0x1                   	// #1
  404274:	add	x0, sp, #0x8
  404278:	mov	w1, w23
  40427c:	mov	w2, w24
  404280:	str	x8, [sp, #8]
  404284:	bl	404318 <ferror@plt+0x2508>
  404288:	mov	w8, #0xa                   	// #10
  40428c:	cmp	x22, #0xb
  404290:	b.cc	4042a4 <ferror@plt+0x2494>  // b.lo, b.ul, b.last
  404294:	add	x8, x8, x8, lsl #2
  404298:	lsl	x8, x8, #1
  40429c:	cmp	x8, x22
  4042a0:	b.cc	404294 <ferror@plt+0x2484>  // b.lo, b.ul, b.last
  4042a4:	cmp	w28, #0x1
  4042a8:	b.lt	4042bc <ferror@plt+0x24ac>  // b.tstop
  4042ac:	add	x8, x8, x8, lsl #2
  4042b0:	subs	w28, w28, #0x1
  4042b4:	lsl	x8, x8, #1
  4042b8:	b.ne	4042ac <ferror@plt+0x249c>  // b.any
  4042bc:	ldp	x10, x9, [sp, #8]
  4042c0:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  4042c4:	mov	w13, #0x1                   	// #1
  4042c8:	movk	x11, #0xcccd
  4042cc:	mov	w12, #0xa                   	// #10
  4042d0:	b	4042e4 <ferror@plt+0x24d4>
  4042d4:	cmp	x22, #0x9
  4042d8:	mov	x22, x14
  4042dc:	mov	x13, x15
  4042e0:	b.ls	404310 <ferror@plt+0x2500>  // b.plast
  4042e4:	umulh	x14, x22, x11
  4042e8:	lsr	x14, x14, #3
  4042ec:	add	x15, x13, x13, lsl #2
  4042f0:	msub	x16, x14, x12, x22
  4042f4:	lsl	x15, x15, #1
  4042f8:	cbz	x16, 4042d4 <ferror@plt+0x24c4>
  4042fc:	udiv	x13, x8, x13
  404300:	udiv	x13, x13, x16
  404304:	udiv	x13, x10, x13
  404308:	add	x9, x9, x13
  40430c:	b	4042d4 <ferror@plt+0x24c4>
  404310:	str	x9, [sp, #16]
  404314:	b	4041cc <ferror@plt+0x23bc>
  404318:	cbz	w2, 404340 <ferror@plt+0x2530>
  40431c:	sxtw	x8, w1
  404320:	ldr	x9, [x0]
  404324:	umulh	x10, x8, x9
  404328:	cmp	xzr, x10
  40432c:	b.ne	404348 <ferror@plt+0x2538>  // b.any
  404330:	sub	w2, w2, #0x1
  404334:	mul	x9, x9, x8
  404338:	str	x9, [x0]
  40433c:	cbnz	w2, 404320 <ferror@plt+0x2510>
  404340:	mov	w0, wzr
  404344:	ret
  404348:	mov	w0, #0xffffffde            	// #-34
  40434c:	ret
  404350:	stp	x29, x30, [sp, #-16]!
  404354:	mov	x2, xzr
  404358:	mov	x29, sp
  40435c:	bl	403f34 <ferror@plt+0x2124>
  404360:	ldp	x29, x30, [sp], #16
  404364:	ret
  404368:	stp	x29, x30, [sp, #-48]!
  40436c:	stp	x22, x21, [sp, #16]
  404370:	stp	x20, x19, [sp, #32]
  404374:	mov	x20, x1
  404378:	mov	x19, x0
  40437c:	mov	x21, x0
  404380:	mov	x29, sp
  404384:	cbz	x0, 4043b4 <ferror@plt+0x25a4>
  404388:	ldrb	w22, [x19]
  40438c:	mov	x21, x19
  404390:	cbz	w22, 4043b4 <ferror@plt+0x25a4>
  404394:	mov	x21, x19
  404398:	bl	401c70 <__ctype_b_loc@plt>
  40439c:	ldr	x8, [x0]
  4043a0:	and	x9, x22, #0xff
  4043a4:	ldrh	w8, [x8, x9, lsl #1]
  4043a8:	tbz	w8, #11, 4043b4 <ferror@plt+0x25a4>
  4043ac:	ldrb	w22, [x21, #1]!
  4043b0:	cbnz	w22, 404398 <ferror@plt+0x2588>
  4043b4:	cbz	x20, 4043bc <ferror@plt+0x25ac>
  4043b8:	str	x21, [x20]
  4043bc:	cmp	x21, x19
  4043c0:	b.ls	4043d4 <ferror@plt+0x25c4>  // b.plast
  4043c4:	ldrb	w8, [x21]
  4043c8:	cmp	w8, #0x0
  4043cc:	cset	w0, eq  // eq = none
  4043d0:	b	4043d8 <ferror@plt+0x25c8>
  4043d4:	mov	w0, wzr
  4043d8:	ldp	x20, x19, [sp, #32]
  4043dc:	ldp	x22, x21, [sp, #16]
  4043e0:	ldp	x29, x30, [sp], #48
  4043e4:	ret
  4043e8:	stp	x29, x30, [sp, #-48]!
  4043ec:	stp	x22, x21, [sp, #16]
  4043f0:	stp	x20, x19, [sp, #32]
  4043f4:	mov	x20, x1
  4043f8:	mov	x19, x0
  4043fc:	mov	x21, x0
  404400:	mov	x29, sp
  404404:	cbz	x0, 404434 <ferror@plt+0x2624>
  404408:	ldrb	w22, [x19]
  40440c:	mov	x21, x19
  404410:	cbz	w22, 404434 <ferror@plt+0x2624>
  404414:	mov	x21, x19
  404418:	bl	401c70 <__ctype_b_loc@plt>
  40441c:	ldr	x8, [x0]
  404420:	and	x9, x22, #0xff
  404424:	ldrh	w8, [x8, x9, lsl #1]
  404428:	tbz	w8, #12, 404434 <ferror@plt+0x2624>
  40442c:	ldrb	w22, [x21, #1]!
  404430:	cbnz	w22, 404418 <ferror@plt+0x2608>
  404434:	cbz	x20, 40443c <ferror@plt+0x262c>
  404438:	str	x21, [x20]
  40443c:	cmp	x21, x19
  404440:	b.ls	404454 <ferror@plt+0x2644>  // b.plast
  404444:	ldrb	w8, [x21]
  404448:	cmp	w8, #0x0
  40444c:	cset	w0, eq  // eq = none
  404450:	b	404458 <ferror@plt+0x2648>
  404454:	mov	w0, wzr
  404458:	ldp	x20, x19, [sp, #32]
  40445c:	ldp	x22, x21, [sp, #16]
  404460:	ldp	x29, x30, [sp], #48
  404464:	ret
  404468:	sub	sp, sp, #0x100
  40446c:	stp	x29, x30, [sp, #208]
  404470:	add	x29, sp, #0xd0
  404474:	mov	x8, #0xffffffffffffffd0    	// #-48
  404478:	mov	x9, sp
  40447c:	sub	x10, x29, #0x50
  404480:	stp	x22, x21, [sp, #224]
  404484:	stp	x20, x19, [sp, #240]
  404488:	mov	x20, x1
  40448c:	mov	x19, x0
  404490:	movk	x8, #0xff80, lsl #32
  404494:	add	x11, x29, #0x30
  404498:	add	x9, x9, #0x80
  40449c:	add	x22, x10, #0x30
  4044a0:	stp	x2, x3, [x29, #-80]
  4044a4:	stp	x4, x5, [x29, #-64]
  4044a8:	stp	x6, x7, [x29, #-48]
  4044ac:	stp	q1, q2, [sp, #16]
  4044b0:	stp	q3, q4, [sp, #48]
  4044b4:	str	q0, [sp]
  4044b8:	stp	q5, q6, [sp, #80]
  4044bc:	str	q7, [sp, #112]
  4044c0:	stp	x9, x8, [x29, #-16]
  4044c4:	stp	x11, x22, [x29, #-32]
  4044c8:	ldursw	x8, [x29, #-8]
  4044cc:	tbz	w8, #31, 4044e0 <ferror@plt+0x26d0>
  4044d0:	add	w9, w8, #0x8
  4044d4:	cmp	w9, #0x0
  4044d8:	stur	w9, [x29, #-8]
  4044dc:	b.le	404540 <ferror@plt+0x2730>
  4044e0:	ldur	x8, [x29, #-32]
  4044e4:	add	x9, x8, #0x8
  4044e8:	stur	x9, [x29, #-32]
  4044ec:	ldr	x1, [x8]
  4044f0:	cbz	x1, 40455c <ferror@plt+0x274c>
  4044f4:	ldursw	x8, [x29, #-8]
  4044f8:	tbz	w8, #31, 40450c <ferror@plt+0x26fc>
  4044fc:	add	w9, w8, #0x8
  404500:	cmp	w9, #0x0
  404504:	stur	w9, [x29, #-8]
  404508:	b.le	404550 <ferror@plt+0x2740>
  40450c:	ldur	x8, [x29, #-32]
  404510:	add	x9, x8, #0x8
  404514:	stur	x9, [x29, #-32]
  404518:	ldr	x21, [x8]
  40451c:	cbz	x21, 40455c <ferror@plt+0x274c>
  404520:	mov	x0, x19
  404524:	bl	401c50 <strcmp@plt>
  404528:	cbz	w0, 404578 <ferror@plt+0x2768>
  40452c:	mov	x0, x19
  404530:	mov	x1, x21
  404534:	bl	401c50 <strcmp@plt>
  404538:	cbnz	w0, 4044c8 <ferror@plt+0x26b8>
  40453c:	b	40457c <ferror@plt+0x276c>
  404540:	add	x8, x22, x8
  404544:	ldr	x1, [x8]
  404548:	cbnz	x1, 4044f4 <ferror@plt+0x26e4>
  40454c:	b	40455c <ferror@plt+0x274c>
  404550:	add	x8, x22, x8
  404554:	ldr	x21, [x8]
  404558:	cbnz	x21, 404520 <ferror@plt+0x2710>
  40455c:	adrp	x8, 418000 <ferror@plt+0x161f0>
  404560:	ldr	w0, [x8, #640]
  404564:	adrp	x1, 407000 <ferror@plt+0x51f0>
  404568:	add	x1, x1, #0x297
  40456c:	mov	x2, x20
  404570:	mov	x3, x19
  404574:	bl	401d70 <errx@plt>
  404578:	mov	w0, #0x1                   	// #1
  40457c:	ldp	x20, x19, [sp, #240]
  404580:	ldp	x22, x21, [sp, #224]
  404584:	ldp	x29, x30, [sp, #208]
  404588:	add	sp, sp, #0x100
  40458c:	ret
  404590:	cbz	x1, 4045b4 <ferror@plt+0x27a4>
  404594:	sxtb	w8, w2
  404598:	ldrsb	w9, [x0]
  40459c:	cbz	w9, 4045b4 <ferror@plt+0x27a4>
  4045a0:	cmp	w8, w9
  4045a4:	b.eq	4045b8 <ferror@plt+0x27a8>  // b.none
  4045a8:	sub	x1, x1, #0x1
  4045ac:	add	x0, x0, #0x1
  4045b0:	cbnz	x1, 404598 <ferror@plt+0x2788>
  4045b4:	mov	x0, xzr
  4045b8:	ret
  4045bc:	stp	x29, x30, [sp, #-32]!
  4045c0:	stp	x20, x19, [sp, #16]
  4045c4:	mov	x29, sp
  4045c8:	mov	x20, x1
  4045cc:	mov	x19, x0
  4045d0:	bl	404610 <ferror@plt+0x2800>
  4045d4:	cmp	w0, w0, sxth
  4045d8:	b.ne	4045e8 <ferror@plt+0x27d8>  // b.any
  4045dc:	ldp	x20, x19, [sp, #16]
  4045e0:	ldp	x29, x30, [sp], #32
  4045e4:	ret
  4045e8:	bl	401db0 <__errno_location@plt>
  4045ec:	mov	w8, #0x22                  	// #34
  4045f0:	str	w8, [x0]
  4045f4:	adrp	x8, 418000 <ferror@plt+0x161f0>
  4045f8:	ldr	w0, [x8, #640]
  4045fc:	adrp	x1, 407000 <ferror@plt+0x51f0>
  404600:	add	x1, x1, #0x297
  404604:	mov	x2, x20
  404608:	mov	x3, x19
  40460c:	bl	401df0 <err@plt>
  404610:	stp	x29, x30, [sp, #-32]!
  404614:	stp	x20, x19, [sp, #16]
  404618:	mov	x29, sp
  40461c:	mov	x20, x1
  404620:	mov	x19, x0
  404624:	bl	4046e8 <ferror@plt+0x28d8>
  404628:	cmp	x0, w0, sxtw
  40462c:	b.ne	40463c <ferror@plt+0x282c>  // b.any
  404630:	ldp	x20, x19, [sp, #16]
  404634:	ldp	x29, x30, [sp], #32
  404638:	ret
  40463c:	bl	401db0 <__errno_location@plt>
  404640:	mov	w8, #0x22                  	// #34
  404644:	str	w8, [x0]
  404648:	adrp	x8, 418000 <ferror@plt+0x161f0>
  40464c:	ldr	w0, [x8, #640]
  404650:	adrp	x1, 407000 <ferror@plt+0x51f0>
  404654:	add	x1, x1, #0x297
  404658:	mov	x2, x20
  40465c:	mov	x3, x19
  404660:	bl	401df0 <err@plt>
  404664:	stp	x29, x30, [sp, #-16]!
  404668:	mov	w2, #0xa                   	// #10
  40466c:	mov	x29, sp
  404670:	bl	40467c <ferror@plt+0x286c>
  404674:	ldp	x29, x30, [sp], #16
  404678:	ret
  40467c:	stp	x29, x30, [sp, #-32]!
  404680:	stp	x20, x19, [sp, #16]
  404684:	mov	x29, sp
  404688:	mov	x20, x1
  40468c:	mov	x19, x0
  404690:	bl	4047a0 <ferror@plt+0x2990>
  404694:	cmp	w0, #0x10, lsl #12
  404698:	b.cs	4046a8 <ferror@plt+0x2898>  // b.hs, b.nlast
  40469c:	ldp	x20, x19, [sp, #16]
  4046a0:	ldp	x29, x30, [sp], #32
  4046a4:	ret
  4046a8:	bl	401db0 <__errno_location@plt>
  4046ac:	mov	w8, #0x22                  	// #34
  4046b0:	str	w8, [x0]
  4046b4:	adrp	x8, 418000 <ferror@plt+0x161f0>
  4046b8:	ldr	w0, [x8, #640]
  4046bc:	adrp	x1, 407000 <ferror@plt+0x51f0>
  4046c0:	add	x1, x1, #0x297
  4046c4:	mov	x2, x20
  4046c8:	mov	x3, x19
  4046cc:	bl	401df0 <err@plt>
  4046d0:	stp	x29, x30, [sp, #-16]!
  4046d4:	mov	w2, #0x10                  	// #16
  4046d8:	mov	x29, sp
  4046dc:	bl	40467c <ferror@plt+0x286c>
  4046e0:	ldp	x29, x30, [sp], #16
  4046e4:	ret
  4046e8:	stp	x29, x30, [sp, #-48]!
  4046ec:	mov	x29, sp
  4046f0:	str	x21, [sp, #16]
  4046f4:	stp	x20, x19, [sp, #32]
  4046f8:	mov	x20, x1
  4046fc:	mov	x19, x0
  404700:	str	xzr, [x29, #24]
  404704:	bl	401db0 <__errno_location@plt>
  404708:	mov	x21, x0
  40470c:	str	wzr, [x0]
  404710:	cbz	x19, 40475c <ferror@plt+0x294c>
  404714:	ldrb	w8, [x19]
  404718:	cbz	w8, 40475c <ferror@plt+0x294c>
  40471c:	add	x1, x29, #0x18
  404720:	mov	w2, #0xa                   	// #10
  404724:	mov	x0, x19
  404728:	bl	4019b0 <strtoimax@plt>
  40472c:	ldr	w8, [x21]
  404730:	cbnz	w8, 40475c <ferror@plt+0x294c>
  404734:	ldr	x8, [x29, #24]
  404738:	cmp	x8, x19
  40473c:	b.eq	40475c <ferror@plt+0x294c>  // b.none
  404740:	cbz	x8, 40474c <ferror@plt+0x293c>
  404744:	ldrb	w8, [x8]
  404748:	cbnz	w8, 40475c <ferror@plt+0x294c>
  40474c:	ldp	x20, x19, [sp, #32]
  404750:	ldr	x21, [sp, #16]
  404754:	ldp	x29, x30, [sp], #48
  404758:	ret
  40475c:	ldr	w8, [x21]
  404760:	adrp	x9, 418000 <ferror@plt+0x161f0>
  404764:	ldr	w0, [x9, #640]
  404768:	adrp	x1, 407000 <ferror@plt+0x51f0>
  40476c:	add	x1, x1, #0x297
  404770:	mov	x2, x20
  404774:	mov	x3, x19
  404778:	cmp	w8, #0x22
  40477c:	b.ne	404784 <ferror@plt+0x2974>  // b.any
  404780:	bl	401df0 <err@plt>
  404784:	bl	401d70 <errx@plt>
  404788:	stp	x29, x30, [sp, #-16]!
  40478c:	mov	w2, #0xa                   	// #10
  404790:	mov	x29, sp
  404794:	bl	4047a0 <ferror@plt+0x2990>
  404798:	ldp	x29, x30, [sp], #16
  40479c:	ret
  4047a0:	stp	x29, x30, [sp, #-32]!
  4047a4:	stp	x20, x19, [sp, #16]
  4047a8:	mov	x29, sp
  4047ac:	mov	x20, x1
  4047b0:	mov	x19, x0
  4047b4:	bl	404824 <ferror@plt+0x2a14>
  4047b8:	lsr	x8, x0, #32
  4047bc:	cbnz	x8, 4047cc <ferror@plt+0x29bc>
  4047c0:	ldp	x20, x19, [sp, #16]
  4047c4:	ldp	x29, x30, [sp], #32
  4047c8:	ret
  4047cc:	bl	401db0 <__errno_location@plt>
  4047d0:	mov	w8, #0x22                  	// #34
  4047d4:	str	w8, [x0]
  4047d8:	adrp	x8, 418000 <ferror@plt+0x161f0>
  4047dc:	ldr	w0, [x8, #640]
  4047e0:	adrp	x1, 407000 <ferror@plt+0x51f0>
  4047e4:	add	x1, x1, #0x297
  4047e8:	mov	x2, x20
  4047ec:	mov	x3, x19
  4047f0:	bl	401df0 <err@plt>
  4047f4:	stp	x29, x30, [sp, #-16]!
  4047f8:	mov	w2, #0x10                  	// #16
  4047fc:	mov	x29, sp
  404800:	bl	4047a0 <ferror@plt+0x2990>
  404804:	ldp	x29, x30, [sp], #16
  404808:	ret
  40480c:	stp	x29, x30, [sp, #-16]!
  404810:	mov	w2, #0xa                   	// #10
  404814:	mov	x29, sp
  404818:	bl	404824 <ferror@plt+0x2a14>
  40481c:	ldp	x29, x30, [sp], #16
  404820:	ret
  404824:	sub	sp, sp, #0x40
  404828:	stp	x29, x30, [sp, #16]
  40482c:	stp	x22, x21, [sp, #32]
  404830:	stp	x20, x19, [sp, #48]
  404834:	add	x29, sp, #0x10
  404838:	mov	w22, w2
  40483c:	mov	x20, x1
  404840:	mov	x19, x0
  404844:	str	xzr, [sp, #8]
  404848:	bl	401db0 <__errno_location@plt>
  40484c:	mov	x21, x0
  404850:	str	wzr, [x0]
  404854:	cbz	x19, 4048a4 <ferror@plt+0x2a94>
  404858:	ldrb	w8, [x19]
  40485c:	cbz	w8, 4048a4 <ferror@plt+0x2a94>
  404860:	add	x1, sp, #0x8
  404864:	mov	x0, x19
  404868:	mov	w2, w22
  40486c:	bl	401c00 <strtoumax@plt>
  404870:	ldr	w8, [x21]
  404874:	cbnz	w8, 4048a4 <ferror@plt+0x2a94>
  404878:	ldr	x8, [sp, #8]
  40487c:	cmp	x8, x19
  404880:	b.eq	4048a4 <ferror@plt+0x2a94>  // b.none
  404884:	cbz	x8, 404890 <ferror@plt+0x2a80>
  404888:	ldrb	w8, [x8]
  40488c:	cbnz	w8, 4048a4 <ferror@plt+0x2a94>
  404890:	ldp	x20, x19, [sp, #48]
  404894:	ldp	x22, x21, [sp, #32]
  404898:	ldp	x29, x30, [sp, #16]
  40489c:	add	sp, sp, #0x40
  4048a0:	ret
  4048a4:	ldr	w8, [x21]
  4048a8:	adrp	x9, 418000 <ferror@plt+0x161f0>
  4048ac:	ldr	w0, [x9, #640]
  4048b0:	adrp	x1, 407000 <ferror@plt+0x51f0>
  4048b4:	add	x1, x1, #0x297
  4048b8:	mov	x2, x20
  4048bc:	mov	x3, x19
  4048c0:	cmp	w8, #0x22
  4048c4:	b.ne	4048cc <ferror@plt+0x2abc>  // b.any
  4048c8:	bl	401df0 <err@plt>
  4048cc:	bl	401d70 <errx@plt>
  4048d0:	stp	x29, x30, [sp, #-16]!
  4048d4:	mov	w2, #0x10                  	// #16
  4048d8:	mov	x29, sp
  4048dc:	bl	404824 <ferror@plt+0x2a14>
  4048e0:	ldp	x29, x30, [sp], #16
  4048e4:	ret
  4048e8:	stp	x29, x30, [sp, #-48]!
  4048ec:	mov	x29, sp
  4048f0:	str	x21, [sp, #16]
  4048f4:	stp	x20, x19, [sp, #32]
  4048f8:	mov	x20, x1
  4048fc:	mov	x19, x0
  404900:	str	xzr, [x29, #24]
  404904:	bl	401db0 <__errno_location@plt>
  404908:	mov	x21, x0
  40490c:	str	wzr, [x0]
  404910:	cbz	x19, 404958 <ferror@plt+0x2b48>
  404914:	ldrb	w8, [x19]
  404918:	cbz	w8, 404958 <ferror@plt+0x2b48>
  40491c:	add	x1, x29, #0x18
  404920:	mov	x0, x19
  404924:	bl	4019e0 <strtod@plt>
  404928:	ldr	w8, [x21]
  40492c:	cbnz	w8, 404958 <ferror@plt+0x2b48>
  404930:	ldr	x8, [x29, #24]
  404934:	cmp	x8, x19
  404938:	b.eq	404958 <ferror@plt+0x2b48>  // b.none
  40493c:	cbz	x8, 404948 <ferror@plt+0x2b38>
  404940:	ldrb	w8, [x8]
  404944:	cbnz	w8, 404958 <ferror@plt+0x2b48>
  404948:	ldp	x20, x19, [sp, #32]
  40494c:	ldr	x21, [sp, #16]
  404950:	ldp	x29, x30, [sp], #48
  404954:	ret
  404958:	ldr	w8, [x21]
  40495c:	adrp	x9, 418000 <ferror@plt+0x161f0>
  404960:	ldr	w0, [x9, #640]
  404964:	adrp	x1, 407000 <ferror@plt+0x51f0>
  404968:	add	x1, x1, #0x297
  40496c:	mov	x2, x20
  404970:	mov	x3, x19
  404974:	cmp	w8, #0x22
  404978:	b.ne	404980 <ferror@plt+0x2b70>  // b.any
  40497c:	bl	401df0 <err@plt>
  404980:	bl	401d70 <errx@plt>
  404984:	stp	x29, x30, [sp, #-48]!
  404988:	mov	x29, sp
  40498c:	str	x21, [sp, #16]
  404990:	stp	x20, x19, [sp, #32]
  404994:	mov	x20, x1
  404998:	mov	x19, x0
  40499c:	str	xzr, [x29, #24]
  4049a0:	bl	401db0 <__errno_location@plt>
  4049a4:	mov	x21, x0
  4049a8:	str	wzr, [x0]
  4049ac:	cbz	x19, 4049f8 <ferror@plt+0x2be8>
  4049b0:	ldrb	w8, [x19]
  4049b4:	cbz	w8, 4049f8 <ferror@plt+0x2be8>
  4049b8:	add	x1, x29, #0x18
  4049bc:	mov	w2, #0xa                   	// #10
  4049c0:	mov	x0, x19
  4049c4:	bl	401c80 <strtol@plt>
  4049c8:	ldr	w8, [x21]
  4049cc:	cbnz	w8, 4049f8 <ferror@plt+0x2be8>
  4049d0:	ldr	x8, [x29, #24]
  4049d4:	cmp	x8, x19
  4049d8:	b.eq	4049f8 <ferror@plt+0x2be8>  // b.none
  4049dc:	cbz	x8, 4049e8 <ferror@plt+0x2bd8>
  4049e0:	ldrb	w8, [x8]
  4049e4:	cbnz	w8, 4049f8 <ferror@plt+0x2be8>
  4049e8:	ldp	x20, x19, [sp, #32]
  4049ec:	ldr	x21, [sp, #16]
  4049f0:	ldp	x29, x30, [sp], #48
  4049f4:	ret
  4049f8:	ldr	w8, [x21]
  4049fc:	adrp	x9, 418000 <ferror@plt+0x161f0>
  404a00:	ldr	w0, [x9, #640]
  404a04:	adrp	x1, 407000 <ferror@plt+0x51f0>
  404a08:	add	x1, x1, #0x297
  404a0c:	mov	x2, x20
  404a10:	mov	x3, x19
  404a14:	cmp	w8, #0x22
  404a18:	b.ne	404a20 <ferror@plt+0x2c10>  // b.any
  404a1c:	bl	401df0 <err@plt>
  404a20:	bl	401d70 <errx@plt>
  404a24:	stp	x29, x30, [sp, #-48]!
  404a28:	mov	x29, sp
  404a2c:	str	x21, [sp, #16]
  404a30:	stp	x20, x19, [sp, #32]
  404a34:	mov	x20, x1
  404a38:	mov	x19, x0
  404a3c:	str	xzr, [x29, #24]
  404a40:	bl	401db0 <__errno_location@plt>
  404a44:	mov	x21, x0
  404a48:	str	wzr, [x0]
  404a4c:	cbz	x19, 404a98 <ferror@plt+0x2c88>
  404a50:	ldrb	w8, [x19]
  404a54:	cbz	w8, 404a98 <ferror@plt+0x2c88>
  404a58:	add	x1, x29, #0x18
  404a5c:	mov	w2, #0xa                   	// #10
  404a60:	mov	x0, x19
  404a64:	bl	401960 <strtoul@plt>
  404a68:	ldr	w8, [x21]
  404a6c:	cbnz	w8, 404a98 <ferror@plt+0x2c88>
  404a70:	ldr	x8, [x29, #24]
  404a74:	cmp	x8, x19
  404a78:	b.eq	404a98 <ferror@plt+0x2c88>  // b.none
  404a7c:	cbz	x8, 404a88 <ferror@plt+0x2c78>
  404a80:	ldrb	w8, [x8]
  404a84:	cbnz	w8, 404a98 <ferror@plt+0x2c88>
  404a88:	ldp	x20, x19, [sp, #32]
  404a8c:	ldr	x21, [sp, #16]
  404a90:	ldp	x29, x30, [sp], #48
  404a94:	ret
  404a98:	ldr	w8, [x21]
  404a9c:	adrp	x9, 418000 <ferror@plt+0x161f0>
  404aa0:	ldr	w0, [x9, #640]
  404aa4:	adrp	x1, 407000 <ferror@plt+0x51f0>
  404aa8:	add	x1, x1, #0x297
  404aac:	mov	x2, x20
  404ab0:	mov	x3, x19
  404ab4:	cmp	w8, #0x22
  404ab8:	b.ne	404ac0 <ferror@plt+0x2cb0>  // b.any
  404abc:	bl	401df0 <err@plt>
  404ac0:	bl	401d70 <errx@plt>
  404ac4:	sub	sp, sp, #0x30
  404ac8:	stp	x20, x19, [sp, #32]
  404acc:	mov	x20, x1
  404ad0:	add	x1, sp, #0x8
  404ad4:	stp	x29, x30, [sp, #16]
  404ad8:	add	x29, sp, #0x10
  404adc:	mov	x19, x0
  404ae0:	bl	404350 <ferror@plt+0x2540>
  404ae4:	cbnz	w0, 404afc <ferror@plt+0x2cec>
  404ae8:	ldr	x0, [sp, #8]
  404aec:	ldp	x20, x19, [sp, #32]
  404af0:	ldp	x29, x30, [sp, #16]
  404af4:	add	sp, sp, #0x30
  404af8:	ret
  404afc:	bl	401db0 <__errno_location@plt>
  404b00:	adrp	x9, 418000 <ferror@plt+0x161f0>
  404b04:	ldr	w8, [x0]
  404b08:	ldr	w0, [x9, #640]
  404b0c:	adrp	x1, 407000 <ferror@plt+0x51f0>
  404b10:	add	x1, x1, #0x297
  404b14:	mov	x2, x20
  404b18:	mov	x3, x19
  404b1c:	cbnz	w8, 404b24 <ferror@plt+0x2d14>
  404b20:	bl	401d70 <errx@plt>
  404b24:	bl	401df0 <err@plt>
  404b28:	stp	x29, x30, [sp, #-32]!
  404b2c:	str	x19, [sp, #16]
  404b30:	mov	x19, x1
  404b34:	mov	x1, x2
  404b38:	mov	x29, sp
  404b3c:	bl	4048e8 <ferror@plt+0x2ad8>
  404b40:	fcvtzs	x8, d0
  404b44:	mov	x9, #0x848000000000        	// #145685290680320
  404b48:	movk	x9, #0x412e, lsl #48
  404b4c:	scvtf	d1, x8
  404b50:	fmov	d2, x9
  404b54:	fsub	d0, d0, d1
  404b58:	fmul	d0, d0, d2
  404b5c:	fcvtzs	x9, d0
  404b60:	stp	x8, x9, [x19]
  404b64:	ldr	x19, [sp, #16]
  404b68:	ldp	x29, x30, [sp], #32
  404b6c:	ret
  404b70:	and	w8, w0, #0xf000
  404b74:	sub	w8, w8, #0x1, lsl #12
  404b78:	lsr	w9, w8, #12
  404b7c:	cmp	w9, #0xb
  404b80:	mov	w8, wzr
  404b84:	b.hi	404bd8 <ferror@plt+0x2dc8>  // b.pmore
  404b88:	adrp	x10, 407000 <ferror@plt+0x51f0>
  404b8c:	add	x10, x10, #0x279
  404b90:	adr	x11, 404ba4 <ferror@plt+0x2d94>
  404b94:	ldrb	w12, [x10, x9]
  404b98:	add	x11, x11, x12, lsl #2
  404b9c:	mov	w9, #0x64                  	// #100
  404ba0:	br	x11
  404ba4:	mov	w9, #0x70                  	// #112
  404ba8:	b	404bd0 <ferror@plt+0x2dc0>
  404bac:	mov	w9, #0x63                  	// #99
  404bb0:	b	404bd0 <ferror@plt+0x2dc0>
  404bb4:	mov	w9, #0x62                  	// #98
  404bb8:	b	404bd0 <ferror@plt+0x2dc0>
  404bbc:	mov	w9, #0x6c                  	// #108
  404bc0:	b	404bd0 <ferror@plt+0x2dc0>
  404bc4:	mov	w9, #0x73                  	// #115
  404bc8:	b	404bd0 <ferror@plt+0x2dc0>
  404bcc:	mov	w9, #0x2d                  	// #45
  404bd0:	mov	w8, #0x1                   	// #1
  404bd4:	strb	w9, [x1]
  404bd8:	tst	w0, #0x100
  404bdc:	mov	w9, #0x72                  	// #114
  404be0:	mov	w10, #0x2d                  	// #45
  404be4:	add	x11, x1, x8
  404be8:	mov	w12, #0x77                  	// #119
  404bec:	csel	w17, w10, w9, eq  // eq = none
  404bf0:	tst	w0, #0x80
  404bf4:	mov	w14, #0x53                  	// #83
  404bf8:	mov	w15, #0x73                  	// #115
  404bfc:	mov	w16, #0x78                  	// #120
  404c00:	strb	w17, [x11]
  404c04:	csel	w17, w10, w12, eq  // eq = none
  404c08:	tst	w0, #0x40
  404c0c:	orr	x13, x8, #0x2
  404c10:	strb	w17, [x11, #1]
  404c14:	csel	w11, w15, w14, ne  // ne = any
  404c18:	csel	w17, w16, w10, ne  // ne = any
  404c1c:	tst	w0, #0x800
  404c20:	csel	w11, w17, w11, eq  // eq = none
  404c24:	add	x13, x13, x1
  404c28:	tst	w0, #0x20
  404c2c:	strb	w11, [x13]
  404c30:	csel	w11, w10, w9, eq  // eq = none
  404c34:	tst	w0, #0x10
  404c38:	strb	w11, [x13, #1]
  404c3c:	csel	w11, w10, w12, eq  // eq = none
  404c40:	tst	w0, #0x8
  404c44:	csel	w14, w15, w14, ne  // ne = any
  404c48:	csel	w15, w16, w10, ne  // ne = any
  404c4c:	tst	w0, #0x400
  404c50:	orr	x8, x8, #0x6
  404c54:	csel	w14, w15, w14, eq  // eq = none
  404c58:	tst	w0, #0x4
  404c5c:	add	x8, x8, x1
  404c60:	csel	w9, w10, w9, eq  // eq = none
  404c64:	tst	w0, #0x2
  404c68:	mov	w17, #0x54                  	// #84
  404c6c:	strb	w11, [x13, #2]
  404c70:	mov	w11, #0x74                  	// #116
  404c74:	strb	w14, [x13, #3]
  404c78:	strb	w9, [x8]
  404c7c:	csel	w9, w10, w12, eq  // eq = none
  404c80:	tst	w0, #0x1
  404c84:	strb	w9, [x8, #1]
  404c88:	csel	w9, w11, w17, ne  // ne = any
  404c8c:	csel	w10, w16, w10, ne  // ne = any
  404c90:	tst	w0, #0x200
  404c94:	csel	w9, w10, w9, eq  // eq = none
  404c98:	mov	x0, x1
  404c9c:	strb	w9, [x8, #2]
  404ca0:	strb	wzr, [x8, #3]
  404ca4:	ret
  404ca8:	sub	sp, sp, #0x60
  404cac:	stp	x22, x21, [sp, #64]
  404cb0:	stp	x20, x19, [sp, #80]
  404cb4:	mov	x21, x1
  404cb8:	mov	w20, w0
  404cbc:	add	x22, sp, #0x8
  404cc0:	stp	x29, x30, [sp, #48]
  404cc4:	add	x29, sp, #0x30
  404cc8:	tbz	w0, #1, 404cd8 <ferror@plt+0x2ec8>
  404ccc:	orr	x22, x22, #0x1
  404cd0:	mov	w8, #0x20                  	// #32
  404cd4:	strb	w8, [sp, #8]
  404cd8:	mov	x0, x21
  404cdc:	bl	404e78 <ferror@plt+0x3068>
  404ce0:	cbz	w0, 404d04 <ferror@plt+0x2ef4>
  404ce4:	mov	w8, #0x6667                	// #26215
  404ce8:	movk	w8, #0x6666, lsl #16
  404cec:	smull	x8, w0, w8
  404cf0:	lsr	x9, x8, #63
  404cf4:	asr	x8, x8, #34
  404cf8:	add	w8, w8, w9
  404cfc:	sxtw	x9, w8
  404d00:	b	404d08 <ferror@plt+0x2ef8>
  404d04:	mov	x9, xzr
  404d08:	adrp	x8, 407000 <ferror@plt+0x51f0>
  404d0c:	add	x8, x8, #0x2a0
  404d10:	ldrb	w11, [x8, x9]
  404d14:	mov	x10, #0xffffffffffffffff    	// #-1
  404d18:	lsl	x8, x10, x0
  404d1c:	bic	x8, x21, x8
  404d20:	cmp	w0, #0x0
  404d24:	mov	x10, x22
  404d28:	lsr	x19, x21, x0
  404d2c:	csel	x8, x8, xzr, ne  // ne = any
  404d30:	strb	w11, [x10], #1
  404d34:	tbz	w20, #0, 404d48 <ferror@plt+0x2f38>
  404d38:	cbz	x9, 404d48 <ferror@plt+0x2f38>
  404d3c:	mov	w9, #0x4269                	// #17001
  404d40:	add	x10, x22, #0x3
  404d44:	sturh	w9, [x22, #1]
  404d48:	strb	wzr, [x10]
  404d4c:	cbz	x8, 404d94 <ferror@plt+0x2f84>
  404d50:	sub	w9, w0, #0xa
  404d54:	lsr	x8, x8, x9
  404d58:	tbnz	w20, #2, 404da0 <ferror@plt+0x2f90>
  404d5c:	mov	x10, #0xf5c3                	// #62915
  404d60:	movk	x10, #0x5c28, lsl #16
  404d64:	add	x9, x8, #0x32
  404d68:	movk	x10, #0xc28f, lsl #32
  404d6c:	movk	x10, #0x28f5, lsl #48
  404d70:	sub	x8, x8, #0x3b6
  404d74:	lsr	x9, x9, #2
  404d78:	cmp	x8, #0x64
  404d7c:	umulh	x8, x9, x10
  404d80:	lsr	x8, x8, #2
  404d84:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  404d88:	cinc	w19, w19, cc  // cc = lo, ul, last
  404d8c:	cbnz	x20, 404dd0 <ferror@plt+0x2fc0>
  404d90:	b	404e40 <ferror@plt+0x3030>
  404d94:	mov	x20, xzr
  404d98:	cbnz	x20, 404dd0 <ferror@plt+0x2fc0>
  404d9c:	b	404e40 <ferror@plt+0x3030>
  404da0:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  404da4:	add	x8, x8, #0x5
  404da8:	movk	x9, #0xcccd
  404dac:	umulh	x10, x8, x9
  404db0:	lsr	x20, x10, #3
  404db4:	mul	x9, x20, x9
  404db8:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  404dbc:	ror	x9, x9, #1
  404dc0:	movk	x10, #0x1999, lsl #48
  404dc4:	cmp	x9, x10
  404dc8:	b.ls	404e20 <ferror@plt+0x3010>  // b.plast
  404dcc:	cbz	x20, 404e40 <ferror@plt+0x3030>
  404dd0:	bl	401ab0 <localeconv@plt>
  404dd4:	cbz	x0, 404de4 <ferror@plt+0x2fd4>
  404dd8:	ldr	x4, [x0]
  404ddc:	cbnz	x4, 404dec <ferror@plt+0x2fdc>
  404de0:	b	404df4 <ferror@plt+0x2fe4>
  404de4:	mov	x4, xzr
  404de8:	cbz	x4, 404df4 <ferror@plt+0x2fe4>
  404dec:	ldrb	w8, [x4]
  404df0:	cbnz	w8, 404dfc <ferror@plt+0x2fec>
  404df4:	adrp	x4, 407000 <ferror@plt+0x51f0>
  404df8:	add	x4, x4, #0x3fa
  404dfc:	adrp	x2, 407000 <ferror@plt+0x51f0>
  404e00:	add	x2, x2, #0x2a8
  404e04:	add	x0, sp, #0x10
  404e08:	add	x6, sp, #0x8
  404e0c:	mov	w1, #0x20                  	// #32
  404e10:	mov	w3, w19
  404e14:	mov	x5, x20
  404e18:	bl	401aa0 <snprintf@plt>
  404e1c:	b	404e5c <ferror@plt+0x304c>
  404e20:	mov	x9, #0xf5c3                	// #62915
  404e24:	movk	x9, #0x5c28, lsl #16
  404e28:	movk	x9, #0xc28f, lsl #32
  404e2c:	lsr	x8, x8, #2
  404e30:	movk	x9, #0x28f5, lsl #48
  404e34:	umulh	x8, x8, x9
  404e38:	lsr	x20, x8, #2
  404e3c:	cbnz	x20, 404dd0 <ferror@plt+0x2fc0>
  404e40:	adrp	x2, 407000 <ferror@plt+0x51f0>
  404e44:	add	x2, x2, #0x2b2
  404e48:	add	x0, sp, #0x10
  404e4c:	add	x4, sp, #0x8
  404e50:	mov	w1, #0x20                  	// #32
  404e54:	mov	w3, w19
  404e58:	bl	401aa0 <snprintf@plt>
  404e5c:	add	x0, sp, #0x10
  404e60:	bl	401bc0 <strdup@plt>
  404e64:	ldp	x20, x19, [sp, #80]
  404e68:	ldp	x22, x21, [sp, #64]
  404e6c:	ldp	x29, x30, [sp, #48]
  404e70:	add	sp, sp, #0x60
  404e74:	ret
  404e78:	mov	w8, #0xa                   	// #10
  404e7c:	lsr	x9, x0, x8
  404e80:	cbz	x9, 404e94 <ferror@plt+0x3084>
  404e84:	cmp	x8, #0x33
  404e88:	add	x8, x8, #0xa
  404e8c:	b.cc	404e7c <ferror@plt+0x306c>  // b.lo, b.ul, b.last
  404e90:	mov	w8, #0x46                  	// #70
  404e94:	sub	w0, w8, #0xa
  404e98:	ret
  404e9c:	stp	x29, x30, [sp, #-80]!
  404ea0:	stp	x26, x25, [sp, #16]
  404ea4:	stp	x24, x23, [sp, #32]
  404ea8:	stp	x22, x21, [sp, #48]
  404eac:	stp	x20, x19, [sp, #64]
  404eb0:	mov	x29, sp
  404eb4:	cbz	x0, 404f98 <ferror@plt+0x3188>
  404eb8:	mov	x20, x3
  404ebc:	mov	w19, #0xffffffff            	// #-1
  404ec0:	cbz	x3, 404fb4 <ferror@plt+0x31a4>
  404ec4:	mov	x21, x2
  404ec8:	cbz	x2, 404fb4 <ferror@plt+0x31a4>
  404ecc:	mov	x22, x1
  404ed0:	cbz	x1, 404fb4 <ferror@plt+0x31a4>
  404ed4:	ldrb	w8, [x0]
  404ed8:	cbz	w8, 404fb4 <ferror@plt+0x31a4>
  404edc:	ldrb	w8, [x0]
  404ee0:	cbz	w8, 404fa0 <ferror@plt+0x3190>
  404ee4:	mov	x24, xzr
  404ee8:	mov	x23, xzr
  404eec:	add	x25, x0, #0x1
  404ef0:	b	404efc <ferror@plt+0x30ec>
  404ef4:	ldrb	w8, [x25], #1
  404ef8:	cbz	w8, 404fb0 <ferror@plt+0x31a0>
  404efc:	cmp	x24, x21
  404f00:	b.cs	404f70 <ferror@plt+0x3160>  // b.hs, b.nlast
  404f04:	ldrb	w10, [x25]
  404f08:	sub	x9, x25, #0x1
  404f0c:	cmp	x23, #0x0
  404f10:	and	w8, w8, #0xff
  404f14:	csel	x23, x9, x23, eq  // eq = none
  404f18:	cmp	w8, #0x2c
  404f1c:	csel	x8, x9, xzr, eq  // eq = none
  404f20:	cmp	w10, #0x0
  404f24:	csel	x26, x25, x8, eq  // eq = none
  404f28:	mov	w8, #0x4                   	// #4
  404f2c:	cbz	x23, 404f78 <ferror@plt+0x3168>
  404f30:	cbz	x26, 404f78 <ferror@plt+0x3168>
  404f34:	subs	x1, x26, x23
  404f38:	b.ls	404f88 <ferror@plt+0x3178>  // b.plast
  404f3c:	mov	x0, x23
  404f40:	blr	x20
  404f44:	cmn	w0, #0x1
  404f48:	b.eq	404f88 <ferror@plt+0x3178>  // b.none
  404f4c:	str	w0, [x22, x24, lsl #2]
  404f50:	ldrb	w8, [x26]
  404f54:	mov	x23, xzr
  404f58:	add	x24, x24, #0x1
  404f5c:	cmp	w8, #0x0
  404f60:	cset	w8, eq  // eq = none
  404f64:	lsl	w8, w8, #1
  404f68:	cbnz	w8, 404f7c <ferror@plt+0x316c>
  404f6c:	b	404ef4 <ferror@plt+0x30e4>
  404f70:	mov	w19, #0xfffffffe            	// #-2
  404f74:	mov	w8, #0x1                   	// #1
  404f78:	cbz	w8, 404ef4 <ferror@plt+0x30e4>
  404f7c:	cmp	w8, #0x4
  404f80:	b.eq	404ef4 <ferror@plt+0x30e4>  // b.none
  404f84:	b	404fa8 <ferror@plt+0x3198>
  404f88:	mov	w19, #0xffffffff            	// #-1
  404f8c:	mov	w8, #0x1                   	// #1
  404f90:	cbnz	w8, 404f7c <ferror@plt+0x316c>
  404f94:	b	404ef4 <ferror@plt+0x30e4>
  404f98:	mov	w19, #0xffffffff            	// #-1
  404f9c:	b	404fb4 <ferror@plt+0x31a4>
  404fa0:	mov	x24, xzr
  404fa4:	b	404fb0 <ferror@plt+0x31a0>
  404fa8:	cmp	w8, #0x2
  404fac:	b.ne	404fb4 <ferror@plt+0x31a4>  // b.any
  404fb0:	mov	w19, w24
  404fb4:	mov	w0, w19
  404fb8:	ldp	x20, x19, [sp, #64]
  404fbc:	ldp	x22, x21, [sp, #48]
  404fc0:	ldp	x24, x23, [sp, #32]
  404fc4:	ldp	x26, x25, [sp, #16]
  404fc8:	ldp	x29, x30, [sp], #80
  404fcc:	ret
  404fd0:	stp	x29, x30, [sp, #-32]!
  404fd4:	str	x19, [sp, #16]
  404fd8:	mov	x29, sp
  404fdc:	cbz	x0, 405000 <ferror@plt+0x31f0>
  404fe0:	mov	x19, x3
  404fe4:	mov	w8, #0xffffffff            	// #-1
  404fe8:	cbz	x3, 405004 <ferror@plt+0x31f4>
  404fec:	ldrb	w9, [x0]
  404ff0:	cbz	w9, 405004 <ferror@plt+0x31f4>
  404ff4:	ldr	x8, [x19]
  404ff8:	cmp	x8, x2
  404ffc:	b.ls	405014 <ferror@plt+0x3204>  // b.plast
  405000:	mov	w8, #0xffffffff            	// #-1
  405004:	ldr	x19, [sp, #16]
  405008:	mov	w0, w8
  40500c:	ldp	x29, x30, [sp], #32
  405010:	ret
  405014:	cmp	w9, #0x2b
  405018:	b.ne	405024 <ferror@plt+0x3214>  // b.any
  40501c:	add	x0, x0, #0x1
  405020:	b	405028 <ferror@plt+0x3218>
  405024:	str	xzr, [x19]
  405028:	ldr	x8, [x19]
  40502c:	mov	x3, x4
  405030:	add	x1, x1, x8, lsl #2
  405034:	sub	x2, x2, x8
  405038:	bl	404e9c <ferror@plt+0x308c>
  40503c:	mov	w8, w0
  405040:	cmp	w0, #0x1
  405044:	b.lt	405004 <ferror@plt+0x31f4>  // b.tstop
  405048:	ldr	x9, [x19]
  40504c:	add	x9, x9, w8, sxtw
  405050:	str	x9, [x19]
  405054:	b	405004 <ferror@plt+0x31f4>
  405058:	stp	x29, x30, [sp, #-80]!
  40505c:	stp	x22, x21, [sp, #48]
  405060:	mov	w21, #0xffffffea            	// #-22
  405064:	str	x25, [sp, #16]
  405068:	stp	x24, x23, [sp, #32]
  40506c:	stp	x20, x19, [sp, #64]
  405070:	mov	x29, sp
  405074:	cbz	x1, 405160 <ferror@plt+0x3350>
  405078:	cbz	x0, 405160 <ferror@plt+0x3350>
  40507c:	mov	x19, x2
  405080:	cbz	x2, 405160 <ferror@plt+0x3350>
  405084:	ldrb	w8, [x0]
  405088:	cbz	w8, 40515c <ferror@plt+0x334c>
  40508c:	mov	x20, x1
  405090:	mov	x22, xzr
  405094:	add	x23, x0, #0x1
  405098:	mov	w24, #0x1                   	// #1
  40509c:	b	4050a8 <ferror@plt+0x3298>
  4050a0:	ldrb	w8, [x23], #1
  4050a4:	cbz	w8, 40515c <ferror@plt+0x334c>
  4050a8:	mov	x9, x23
  4050ac:	ldrb	w10, [x9], #-1
  4050b0:	cmp	x22, #0x0
  4050b4:	and	w8, w8, #0xff
  4050b8:	csel	x22, x9, x22, eq  // eq = none
  4050bc:	cmp	w8, #0x2c
  4050c0:	csel	x8, x9, xzr, eq  // eq = none
  4050c4:	cmp	w10, #0x0
  4050c8:	csel	x25, x23, x8, eq  // eq = none
  4050cc:	mov	w8, #0x4                   	// #4
  4050d0:	cbz	x22, 405134 <ferror@plt+0x3324>
  4050d4:	cbz	x25, 405134 <ferror@plt+0x3324>
  4050d8:	subs	x1, x25, x22
  4050dc:	b.ls	40512c <ferror@plt+0x331c>  // b.plast
  4050e0:	mov	x0, x22
  4050e4:	blr	x19
  4050e8:	tbnz	w0, #31, 405144 <ferror@plt+0x3334>
  4050ec:	add	w8, w0, #0x7
  4050f0:	cmp	w0, #0x0
  4050f4:	csel	w8, w8, w0, lt  // lt = tstop
  4050f8:	sbfx	x8, x8, #3, #29
  4050fc:	ldrb	w9, [x20, x8]
  405100:	and	w10, w0, #0x7
  405104:	lsl	w10, w24, w10
  405108:	mov	x22, xzr
  40510c:	orr	w9, w9, w10
  405110:	strb	w9, [x20, x8]
  405114:	ldrb	w8, [x25]
  405118:	cmp	w8, #0x0
  40511c:	cset	w8, eq  // eq = none
  405120:	lsl	w8, w8, #1
  405124:	cbnz	w8, 405138 <ferror@plt+0x3328>
  405128:	b	4050a0 <ferror@plt+0x3290>
  40512c:	mov	w21, #0xffffffff            	// #-1
  405130:	mov	w8, #0x1                   	// #1
  405134:	cbz	w8, 4050a0 <ferror@plt+0x3290>
  405138:	cmp	w8, #0x4
  40513c:	b.eq	4050a0 <ferror@plt+0x3290>  // b.none
  405140:	b	405154 <ferror@plt+0x3344>
  405144:	mov	w8, #0x1                   	// #1
  405148:	mov	w21, w0
  40514c:	cbnz	w8, 405138 <ferror@plt+0x3328>
  405150:	b	4050a0 <ferror@plt+0x3290>
  405154:	cmp	w8, #0x2
  405158:	b.ne	405160 <ferror@plt+0x3350>  // b.any
  40515c:	mov	w21, wzr
  405160:	mov	w0, w21
  405164:	ldp	x20, x19, [sp, #64]
  405168:	ldp	x22, x21, [sp, #48]
  40516c:	ldp	x24, x23, [sp, #32]
  405170:	ldr	x25, [sp, #16]
  405174:	ldp	x29, x30, [sp], #80
  405178:	ret
  40517c:	stp	x29, x30, [sp, #-64]!
  405180:	stp	x22, x21, [sp, #32]
  405184:	mov	w21, #0xffffffea            	// #-22
  405188:	stp	x24, x23, [sp, #16]
  40518c:	stp	x20, x19, [sp, #48]
  405190:	mov	x29, sp
  405194:	cbz	x1, 405264 <ferror@plt+0x3454>
  405198:	cbz	x0, 405264 <ferror@plt+0x3454>
  40519c:	mov	x19, x2
  4051a0:	cbz	x2, 405264 <ferror@plt+0x3454>
  4051a4:	ldrb	w8, [x0]
  4051a8:	cbz	w8, 405260 <ferror@plt+0x3450>
  4051ac:	mov	x20, x1
  4051b0:	mov	x22, xzr
  4051b4:	add	x23, x0, #0x1
  4051b8:	b	4051c4 <ferror@plt+0x33b4>
  4051bc:	ldrb	w8, [x23], #1
  4051c0:	cbz	w8, 405260 <ferror@plt+0x3450>
  4051c4:	mov	x9, x23
  4051c8:	ldrb	w10, [x9], #-1
  4051cc:	cmp	x22, #0x0
  4051d0:	and	w8, w8, #0xff
  4051d4:	csel	x22, x9, x22, eq  // eq = none
  4051d8:	cmp	w8, #0x2c
  4051dc:	csel	x8, x9, xzr, eq  // eq = none
  4051e0:	cmp	w10, #0x0
  4051e4:	csel	x24, x23, x8, eq  // eq = none
  4051e8:	mov	w8, #0x4                   	// #4
  4051ec:	cbz	x22, 405238 <ferror@plt+0x3428>
  4051f0:	cbz	x24, 405238 <ferror@plt+0x3428>
  4051f4:	subs	x1, x24, x22
  4051f8:	b.ls	405230 <ferror@plt+0x3420>  // b.plast
  4051fc:	mov	x0, x22
  405200:	blr	x19
  405204:	tbnz	x0, #63, 405248 <ferror@plt+0x3438>
  405208:	ldr	x8, [x20]
  40520c:	mov	x22, xzr
  405210:	orr	x8, x8, x0
  405214:	str	x8, [x20]
  405218:	ldrb	w8, [x24]
  40521c:	cmp	w8, #0x0
  405220:	cset	w8, eq  // eq = none
  405224:	lsl	w8, w8, #1
  405228:	cbnz	w8, 40523c <ferror@plt+0x342c>
  40522c:	b	4051bc <ferror@plt+0x33ac>
  405230:	mov	w21, #0xffffffff            	// #-1
  405234:	mov	w8, #0x1                   	// #1
  405238:	cbz	w8, 4051bc <ferror@plt+0x33ac>
  40523c:	cmp	w8, #0x4
  405240:	b.eq	4051bc <ferror@plt+0x33ac>  // b.none
  405244:	b	405258 <ferror@plt+0x3448>
  405248:	mov	w8, #0x1                   	// #1
  40524c:	mov	w21, w0
  405250:	cbnz	w8, 40523c <ferror@plt+0x342c>
  405254:	b	4051bc <ferror@plt+0x33ac>
  405258:	cmp	w8, #0x2
  40525c:	b.ne	405264 <ferror@plt+0x3454>  // b.any
  405260:	mov	w21, wzr
  405264:	mov	w0, w21
  405268:	ldp	x20, x19, [sp, #48]
  40526c:	ldp	x22, x21, [sp, #32]
  405270:	ldp	x24, x23, [sp, #16]
  405274:	ldp	x29, x30, [sp], #64
  405278:	ret
  40527c:	stp	x29, x30, [sp, #-64]!
  405280:	mov	x29, sp
  405284:	str	x23, [sp, #16]
  405288:	stp	x22, x21, [sp, #32]
  40528c:	stp	x20, x19, [sp, #48]
  405290:	str	xzr, [x29, #24]
  405294:	cbz	x0, 405384 <ferror@plt+0x3574>
  405298:	mov	w21, w3
  40529c:	mov	x19, x2
  4052a0:	mov	x23, x1
  4052a4:	mov	x22, x0
  4052a8:	str	w3, [x1]
  4052ac:	str	w3, [x2]
  4052b0:	bl	401db0 <__errno_location@plt>
  4052b4:	str	wzr, [x0]
  4052b8:	ldrb	w8, [x22]
  4052bc:	mov	x20, x0
  4052c0:	cmp	w8, #0x3a
  4052c4:	b.ne	40530c <ferror@plt+0x34fc>  // b.any
  4052c8:	add	x21, x22, #0x1
  4052cc:	add	x1, x29, #0x18
  4052d0:	mov	w2, #0xa                   	// #10
  4052d4:	mov	x0, x21
  4052d8:	bl	401c80 <strtol@plt>
  4052dc:	str	w0, [x19]
  4052e0:	ldr	w8, [x20]
  4052e4:	mov	w0, #0xffffffff            	// #-1
  4052e8:	cbnz	w8, 405384 <ferror@plt+0x3574>
  4052ec:	ldr	x8, [x29, #24]
  4052f0:	cbz	x8, 405384 <ferror@plt+0x3574>
  4052f4:	cmp	x8, x21
  4052f8:	mov	w0, #0xffffffff            	// #-1
  4052fc:	b.eq	405384 <ferror@plt+0x3574>  // b.none
  405300:	ldrb	w8, [x8]
  405304:	cbz	w8, 405380 <ferror@plt+0x3570>
  405308:	b	405384 <ferror@plt+0x3574>
  40530c:	add	x1, x29, #0x18
  405310:	mov	w2, #0xa                   	// #10
  405314:	mov	x0, x22
  405318:	bl	401c80 <strtol@plt>
  40531c:	str	w0, [x23]
  405320:	str	w0, [x19]
  405324:	ldr	x8, [x29, #24]
  405328:	mov	w0, #0xffffffff            	// #-1
  40532c:	cmp	x8, x22
  405330:	b.eq	405384 <ferror@plt+0x3574>  // b.none
  405334:	ldr	w9, [x20]
  405338:	cbnz	w9, 405384 <ferror@plt+0x3574>
  40533c:	cbz	x8, 405384 <ferror@plt+0x3574>
  405340:	ldrb	w9, [x8]
  405344:	cmp	w9, #0x2d
  405348:	b.eq	40536c <ferror@plt+0x355c>  // b.none
  40534c:	cmp	w9, #0x3a
  405350:	b.ne	405380 <ferror@plt+0x3570>  // b.any
  405354:	ldrb	w10, [x8, #1]
  405358:	cbz	w10, 40537c <ferror@plt+0x356c>
  40535c:	cmp	w9, #0x3a
  405360:	b.eq	40536c <ferror@plt+0x355c>  // b.none
  405364:	cmp	w9, #0x2d
  405368:	b.ne	405380 <ferror@plt+0x3570>  // b.any
  40536c:	add	x21, x8, #0x1
  405370:	str	xzr, [x29, #24]
  405374:	str	wzr, [x20]
  405378:	b	4052cc <ferror@plt+0x34bc>
  40537c:	str	w21, [x19]
  405380:	mov	w0, wzr
  405384:	ldp	x20, x19, [sp, #48]
  405388:	ldp	x22, x21, [sp, #32]
  40538c:	ldr	x23, [sp, #16]
  405390:	ldp	x29, x30, [sp], #64
  405394:	ret
  405398:	sub	sp, sp, #0x50
  40539c:	stp	x20, x19, [sp, #64]
  4053a0:	mov	x20, x1
  4053a4:	mov	x19, x0
  4053a8:	stp	x29, x30, [sp, #16]
  4053ac:	stp	x24, x23, [sp, #32]
  4053b0:	stp	x22, x21, [sp, #48]
  4053b4:	add	x29, sp, #0x10
  4053b8:	mov	w0, wzr
  4053bc:	cbz	x20, 405488 <ferror@plt+0x3678>
  4053c0:	cbz	x19, 405488 <ferror@plt+0x3678>
  4053c4:	add	x1, sp, #0x8
  4053c8:	mov	x0, x19
  4053cc:	bl	4054a0 <ferror@plt+0x3690>
  4053d0:	mov	x21, x0
  4053d4:	mov	x1, sp
  4053d8:	mov	x0, x20
  4053dc:	bl	4054a0 <ferror@plt+0x3690>
  4053e0:	ldp	x24, x22, [sp]
  4053e4:	adds	x8, x24, x22
  4053e8:	b.eq	405414 <ferror@plt+0x3604>  // b.none
  4053ec:	mov	x23, x0
  4053f0:	cmp	x8, #0x1
  4053f4:	b.ne	40543c <ferror@plt+0x362c>  // b.any
  4053f8:	cbz	x21, 405420 <ferror@plt+0x3610>
  4053fc:	ldrb	w8, [x21]
  405400:	cmp	w8, #0x2f
  405404:	b.ne	405420 <ferror@plt+0x3610>  // b.any
  405408:	mov	w0, #0x1                   	// #1
  40540c:	cbnz	w0, 40547c <ferror@plt+0x366c>
  405410:	b	4053b8 <ferror@plt+0x35a8>
  405414:	mov	w0, #0x1                   	// #1
  405418:	cbnz	w0, 40547c <ferror@plt+0x366c>
  40541c:	b	4053b8 <ferror@plt+0x35a8>
  405420:	cbz	x23, 40543c <ferror@plt+0x362c>
  405424:	ldrb	w8, [x23]
  405428:	cmp	w8, #0x2f
  40542c:	b.ne	40543c <ferror@plt+0x362c>  // b.any
  405430:	mov	w0, #0x1                   	// #1
  405434:	cbnz	w0, 40547c <ferror@plt+0x366c>
  405438:	b	4053b8 <ferror@plt+0x35a8>
  40543c:	mov	w0, #0x3                   	// #3
  405440:	cbz	x21, 405468 <ferror@plt+0x3658>
  405444:	cbz	x23, 405468 <ferror@plt+0x3658>
  405448:	cmp	x22, x24
  40544c:	b.ne	405468 <ferror@plt+0x3658>  // b.any
  405450:	mov	x0, x21
  405454:	mov	x1, x23
  405458:	mov	x2, x22
  40545c:	bl	401b40 <strncmp@plt>
  405460:	cbz	w0, 405470 <ferror@plt+0x3660>
  405464:	mov	w0, #0x3                   	// #3
  405468:	cbnz	w0, 40547c <ferror@plt+0x366c>
  40546c:	b	4053b8 <ferror@plt+0x35a8>
  405470:	add	x19, x21, x22
  405474:	add	x20, x23, x24
  405478:	cbz	w0, 4053b8 <ferror@plt+0x35a8>
  40547c:	cmp	w0, #0x3
  405480:	b.ne	405488 <ferror@plt+0x3678>  // b.any
  405484:	mov	w0, wzr
  405488:	ldp	x20, x19, [sp, #64]
  40548c:	ldp	x22, x21, [sp, #48]
  405490:	ldp	x24, x23, [sp, #32]
  405494:	ldp	x29, x30, [sp, #16]
  405498:	add	sp, sp, #0x50
  40549c:	ret
  4054a0:	mov	x8, x0
  4054a4:	str	xzr, [x1]
  4054a8:	mov	x0, x8
  4054ac:	cbz	x8, 4054f4 <ferror@plt+0x36e4>
  4054b0:	ldrb	w9, [x0]
  4054b4:	cmp	w9, #0x2f
  4054b8:	b.ne	4054cc <ferror@plt+0x36bc>  // b.any
  4054bc:	mov	x8, x0
  4054c0:	ldrb	w10, [x8, #1]!
  4054c4:	cmp	w10, #0x2f
  4054c8:	b.eq	4054a8 <ferror@plt+0x3698>  // b.none
  4054cc:	cbz	w9, 4054f0 <ferror@plt+0x36e0>
  4054d0:	mov	w8, #0x1                   	// #1
  4054d4:	str	x8, [x1]
  4054d8:	ldrb	w9, [x0, x8]
  4054dc:	cbz	w9, 4054f4 <ferror@plt+0x36e4>
  4054e0:	cmp	w9, #0x2f
  4054e4:	b.eq	4054f4 <ferror@plt+0x36e4>  // b.none
  4054e8:	add	x8, x8, #0x1
  4054ec:	b	4054d4 <ferror@plt+0x36c4>
  4054f0:	mov	x0, xzr
  4054f4:	ret
  4054f8:	stp	x29, x30, [sp, #-64]!
  4054fc:	orr	x8, x0, x1
  405500:	stp	x24, x23, [sp, #16]
  405504:	stp	x22, x21, [sp, #32]
  405508:	stp	x20, x19, [sp, #48]
  40550c:	mov	x29, sp
  405510:	cbz	x8, 405544 <ferror@plt+0x3734>
  405514:	mov	x19, x1
  405518:	mov	x22, x0
  40551c:	mov	x20, x2
  405520:	cbz	x0, 405558 <ferror@plt+0x3748>
  405524:	cbz	x19, 40556c <ferror@plt+0x375c>
  405528:	mov	x0, x22
  40552c:	bl	401970 <strlen@plt>
  405530:	mvn	x8, x0
  405534:	cmp	x8, x20
  405538:	b.cs	405574 <ferror@plt+0x3764>  // b.hs, b.nlast
  40553c:	mov	x21, xzr
  405540:	b	4055b0 <ferror@plt+0x37a0>
  405544:	adrp	x0, 406000 <ferror@plt+0x41f0>
  405548:	add	x0, x0, #0xb1d
  40554c:	bl	401bc0 <strdup@plt>
  405550:	mov	x21, x0
  405554:	b	4055b0 <ferror@plt+0x37a0>
  405558:	mov	x0, x19
  40555c:	mov	x1, x20
  405560:	bl	401ce0 <strndup@plt>
  405564:	mov	x21, x0
  405568:	b	4055b0 <ferror@plt+0x37a0>
  40556c:	mov	x0, x22
  405570:	b	40554c <ferror@plt+0x373c>
  405574:	add	x24, x0, x20
  405578:	mov	x23, x0
  40557c:	add	x0, x24, #0x1
  405580:	bl	401b20 <malloc@plt>
  405584:	mov	x21, x0
  405588:	cbz	x0, 4055b0 <ferror@plt+0x37a0>
  40558c:	mov	x0, x21
  405590:	mov	x1, x22
  405594:	mov	x2, x23
  405598:	bl	401940 <memcpy@plt>
  40559c:	add	x0, x21, x23
  4055a0:	mov	x1, x19
  4055a4:	mov	x2, x20
  4055a8:	bl	401940 <memcpy@plt>
  4055ac:	strb	wzr, [x21, x24]
  4055b0:	mov	x0, x21
  4055b4:	ldp	x20, x19, [sp, #48]
  4055b8:	ldp	x22, x21, [sp, #32]
  4055bc:	ldp	x24, x23, [sp, #16]
  4055c0:	ldp	x29, x30, [sp], #64
  4055c4:	ret
  4055c8:	stp	x29, x30, [sp, #-32]!
  4055cc:	stp	x20, x19, [sp, #16]
  4055d0:	mov	x19, x1
  4055d4:	mov	x20, x0
  4055d8:	mov	x29, sp
  4055dc:	cbz	x1, 4055f0 <ferror@plt+0x37e0>
  4055e0:	mov	x0, x19
  4055e4:	bl	401970 <strlen@plt>
  4055e8:	mov	x2, x0
  4055ec:	b	4055f4 <ferror@plt+0x37e4>
  4055f0:	mov	x2, xzr
  4055f4:	mov	x0, x20
  4055f8:	mov	x1, x19
  4055fc:	bl	4054f8 <ferror@plt+0x36e8>
  405600:	ldp	x20, x19, [sp, #16]
  405604:	ldp	x29, x30, [sp], #32
  405608:	ret
  40560c:	sub	sp, sp, #0x120
  405610:	stp	x29, x30, [sp, #256]
  405614:	add	x29, sp, #0x100
  405618:	add	x9, sp, #0x80
  40561c:	mov	x10, sp
  405620:	mov	x11, #0xffffffffffffffd0    	// #-48
  405624:	add	x8, x29, #0x20
  405628:	movk	x11, #0xff80, lsl #32
  40562c:	add	x9, x9, #0x30
  405630:	add	x10, x10, #0x80
  405634:	stp	x8, x9, [x29, #-32]
  405638:	stp	x10, x11, [x29, #-16]
  40563c:	stp	q1, q2, [sp, #16]
  405640:	str	q0, [sp]
  405644:	ldp	q0, q1, [x29, #-32]
  405648:	stp	x28, x19, [sp, #272]
  40564c:	mov	x19, x0
  405650:	stp	x2, x3, [sp, #128]
  405654:	sub	x0, x29, #0x28
  405658:	sub	x2, x29, #0x50
  40565c:	stp	x4, x5, [sp, #144]
  405660:	stp	x6, x7, [sp, #160]
  405664:	stp	q3, q4, [sp, #48]
  405668:	stp	q5, q6, [sp, #80]
  40566c:	str	q7, [sp, #112]
  405670:	stp	q0, q1, [x29, #-80]
  405674:	bl	401cd0 <vasprintf@plt>
  405678:	tbnz	w0, #31, 4056a0 <ferror@plt+0x3890>
  40567c:	ldur	x1, [x29, #-40]
  405680:	sxtw	x2, w0
  405684:	mov	x0, x19
  405688:	bl	4054f8 <ferror@plt+0x36e8>
  40568c:	ldur	x8, [x29, #-40]
  405690:	mov	x19, x0
  405694:	mov	x0, x8
  405698:	bl	401cb0 <free@plt>
  40569c:	b	4056a4 <ferror@plt+0x3894>
  4056a0:	mov	x19, xzr
  4056a4:	mov	x0, x19
  4056a8:	ldp	x28, x19, [sp, #272]
  4056ac:	ldp	x29, x30, [sp, #256]
  4056b0:	add	sp, sp, #0x120
  4056b4:	ret
  4056b8:	stp	x29, x30, [sp, #-80]!
  4056bc:	stp	x24, x23, [sp, #32]
  4056c0:	stp	x22, x21, [sp, #48]
  4056c4:	stp	x20, x19, [sp, #64]
  4056c8:	ldr	x19, [x0]
  4056cc:	str	x25, [sp, #16]
  4056d0:	mov	x29, sp
  4056d4:	ldrb	w8, [x19]
  4056d8:	cbz	w8, 4057d8 <ferror@plt+0x39c8>
  4056dc:	mov	x20, x0
  4056e0:	mov	x22, x1
  4056e4:	mov	x0, x19
  4056e8:	mov	x1, x2
  4056ec:	mov	w23, w3
  4056f0:	mov	x21, x2
  4056f4:	bl	401cf0 <strspn@plt>
  4056f8:	add	x19, x19, x0
  4056fc:	ldrb	w8, [x19]
  405700:	cbz	x8, 4057d4 <ferror@plt+0x39c4>
  405704:	cbz	w23, 40578c <ferror@plt+0x397c>
  405708:	cmp	w8, #0x3f
  40570c:	b.hi	4057a4 <ferror@plt+0x3994>  // b.pmore
  405710:	mov	w9, #0x1                   	// #1
  405714:	lsl	x8, x9, x8
  405718:	mov	x9, #0x1                   	// #1
  40571c:	movk	x9, #0x84, lsl #32
  405720:	and	x8, x8, x9
  405724:	cbz	x8, 4057a4 <ferror@plt+0x3994>
  405728:	mov	x23, x19
  40572c:	ldrb	w25, [x23], #1
  405730:	add	x1, x29, #0x1c
  405734:	strb	wzr, [x29, #29]
  405738:	mov	x0, x23
  40573c:	strb	w25, [x29, #28]
  405740:	bl	405810 <ferror@plt+0x3a00>
  405744:	str	x0, [x22]
  405748:	add	x8, x0, x19
  40574c:	ldrb	w9, [x8, #1]
  405750:	mov	w8, wzr
  405754:	cbz	w9, 4057fc <ferror@plt+0x39ec>
  405758:	cmp	w9, w25
  40575c:	b.ne	4057fc <ferror@plt+0x39ec>  // b.any
  405760:	add	x8, x0, x19
  405764:	ldrsb	w1, [x8, #2]
  405768:	mov	x24, x0
  40576c:	cbz	w1, 40577c <ferror@plt+0x396c>
  405770:	mov	x0, x21
  405774:	bl	401d00 <strchr@plt>
  405778:	cbz	x0, 4057f8 <ferror@plt+0x39e8>
  40577c:	add	x8, x19, x24
  405780:	add	x19, x8, #0x2
  405784:	mov	w8, #0x1                   	// #1
  405788:	b	405800 <ferror@plt+0x39f0>
  40578c:	mov	x0, x19
  405790:	mov	x1, x21
  405794:	bl	401d80 <strcspn@plt>
  405798:	str	x0, [x22]
  40579c:	add	x22, x19, x0
  4057a0:	b	4057cc <ferror@plt+0x39bc>
  4057a4:	mov	x0, x19
  4057a8:	mov	x1, x21
  4057ac:	bl	405810 <ferror@plt+0x3a00>
  4057b0:	str	x0, [x22]
  4057b4:	add	x22, x19, x0
  4057b8:	ldrsb	w1, [x22]
  4057bc:	cbz	w1, 4057cc <ferror@plt+0x39bc>
  4057c0:	mov	x0, x21
  4057c4:	bl	401d00 <strchr@plt>
  4057c8:	cbz	x0, 4057d4 <ferror@plt+0x39c4>
  4057cc:	str	x22, [x20]
  4057d0:	b	4057dc <ferror@plt+0x39cc>
  4057d4:	str	x19, [x20]
  4057d8:	mov	x19, xzr
  4057dc:	mov	x0, x19
  4057e0:	ldp	x20, x19, [sp, #64]
  4057e4:	ldp	x22, x21, [sp, #48]
  4057e8:	ldp	x24, x23, [sp, #32]
  4057ec:	ldr	x25, [sp, #16]
  4057f0:	ldp	x29, x30, [sp], #80
  4057f4:	ret
  4057f8:	mov	w8, wzr
  4057fc:	mov	x23, x19
  405800:	str	x19, [x20]
  405804:	mov	x19, x23
  405808:	tbz	w8, #0, 4057d8 <ferror@plt+0x39c8>
  40580c:	b	4057dc <ferror@plt+0x39cc>
  405810:	stp	x29, x30, [sp, #-48]!
  405814:	stp	x22, x21, [sp, #16]
  405818:	stp	x20, x19, [sp, #32]
  40581c:	ldrb	w8, [x0]
  405820:	mov	x29, sp
  405824:	cbz	w8, 405874 <ferror@plt+0x3a64>
  405828:	mov	x19, x1
  40582c:	mov	x22, xzr
  405830:	mov	w20, wzr
  405834:	add	x21, x0, #0x1
  405838:	b	40585c <ferror@plt+0x3a4c>
  40583c:	sxtb	w1, w8
  405840:	mov	x0, x19
  405844:	bl	401d00 <strchr@plt>
  405848:	cbnz	x0, 405880 <ferror@plt+0x3a70>
  40584c:	mov	w20, wzr
  405850:	ldrb	w8, [x21, x22]
  405854:	add	x22, x22, #0x1
  405858:	cbz	w8, 405880 <ferror@plt+0x3a70>
  40585c:	cbnz	w20, 40584c <ferror@plt+0x3a3c>
  405860:	and	w9, w8, #0xff
  405864:	cmp	w9, #0x5c
  405868:	b.ne	40583c <ferror@plt+0x3a2c>  // b.any
  40586c:	mov	w20, #0x1                   	// #1
  405870:	b	405850 <ferror@plt+0x3a40>
  405874:	mov	w20, wzr
  405878:	mov	w22, wzr
  40587c:	b	405880 <ferror@plt+0x3a70>
  405880:	sub	w8, w22, w20
  405884:	ldp	x20, x19, [sp, #32]
  405888:	ldp	x22, x21, [sp, #16]
  40588c:	sxtw	x0, w8
  405890:	ldp	x29, x30, [sp], #48
  405894:	ret
  405898:	stp	x29, x30, [sp, #-32]!
  40589c:	str	x19, [sp, #16]
  4058a0:	mov	x19, x0
  4058a4:	mov	x29, sp
  4058a8:	mov	x0, x19
  4058ac:	bl	401b70 <fgetc@plt>
  4058b0:	cmn	w0, #0x1
  4058b4:	b.eq	4058c8 <ferror@plt+0x3ab8>  // b.none
  4058b8:	cmp	w0, #0xa
  4058bc:	b.ne	4058a8 <ferror@plt+0x3a98>  // b.any
  4058c0:	mov	w0, wzr
  4058c4:	b	4058cc <ferror@plt+0x3abc>
  4058c8:	mov	w0, #0x1                   	// #1
  4058cc:	ldr	x19, [sp, #16]
  4058d0:	ldp	x29, x30, [sp], #32
  4058d4:	ret
  4058d8:	sub	sp, sp, #0xe0
  4058dc:	stp	x29, x30, [sp, #160]
  4058e0:	stp	x24, x23, [sp, #176]
  4058e4:	stp	x22, x21, [sp, #192]
  4058e8:	stp	x20, x19, [sp, #208]
  4058ec:	add	x29, sp, #0xa0
  4058f0:	stp	xzr, xzr, [sp, #8]
  4058f4:	cbz	x0, 405d58 <ferror@plt+0x3f48>
  4058f8:	mov	x19, x1
  4058fc:	cbz	x1, 405d78 <ferror@plt+0x3f68>
  405900:	mov	x20, x0
  405904:	mov	x0, xzr
  405908:	bl	401b10 <time@plt>
  40590c:	str	x0, [sp, #24]
  405910:	add	x0, sp, #0x18
  405914:	sub	x1, x29, #0x40
  405918:	bl	401a00 <localtime_r@plt>
  40591c:	adrp	x1, 407000 <ferror@plt+0x51f0>
  405920:	mov	w22, #0xffffffff            	// #-1
  405924:	add	x1, x1, #0x34d
  405928:	mov	x0, x20
  40592c:	stur	w22, [x29, #-32]
  405930:	bl	401c50 <strcmp@plt>
  405934:	cbz	w0, 4059d4 <ferror@plt+0x3bc4>
  405938:	adrp	x1, 407000 <ferror@plt+0x51f0>
  40593c:	add	x1, x1, #0x351
  405940:	mov	x0, x20
  405944:	bl	401c50 <strcmp@plt>
  405948:	cbz	w0, 40599c <ferror@plt+0x3b8c>
  40594c:	adrp	x1, 407000 <ferror@plt+0x51f0>
  405950:	add	x1, x1, #0x357
  405954:	mov	x0, x20
  405958:	bl	401c50 <strcmp@plt>
  40595c:	cbz	w0, 4059a8 <ferror@plt+0x3b98>
  405960:	adrp	x1, 407000 <ferror@plt+0x51f0>
  405964:	add	x1, x1, #0x361
  405968:	mov	x0, x20
  40596c:	bl	401c50 <strcmp@plt>
  405970:	cbz	w0, 4059bc <ferror@plt+0x3bac>
  405974:	ldrb	w8, [x20]
  405978:	cmp	w8, #0x2d
  40597c:	b.eq	405a1c <ferror@plt+0x3c0c>  // b.none
  405980:	cmp	w8, #0x2b
  405984:	b.ne	405a34 <ferror@plt+0x3c24>  // b.any
  405988:	add	x0, x20, #0x1
  40598c:	add	x1, sp, #0x10
  405990:	bl	405d98 <ferror@plt+0x3f88>
  405994:	tbz	w0, #31, 4059d0 <ferror@plt+0x3bc0>
  405998:	b	405a2c <ferror@plt+0x3c1c>
  40599c:	stur	wzr, [x29, #-56]
  4059a0:	stur	xzr, [x29, #-64]
  4059a4:	b	4059d0 <ferror@plt+0x3bc0>
  4059a8:	ldur	w8, [x29, #-52]
  4059ac:	stur	wzr, [x29, #-56]
  4059b0:	stur	xzr, [x29, #-64]
  4059b4:	sub	w8, w8, #0x1
  4059b8:	b	4059cc <ferror@plt+0x3bbc>
  4059bc:	ldur	w8, [x29, #-52]
  4059c0:	stur	wzr, [x29, #-56]
  4059c4:	stur	xzr, [x29, #-64]
  4059c8:	add	w8, w8, #0x1
  4059cc:	stur	w8, [x29, #-52]
  4059d0:	mov	w22, #0xffffffff            	// #-1
  4059d4:	sub	x0, x29, #0x40
  4059d8:	bl	401bf0 <mktime@plt>
  4059dc:	cmn	x0, #0x1
  4059e0:	str	x0, [sp, #24]
  4059e4:	b.eq	405d14 <ferror@plt+0x3f04>  // b.none
  4059e8:	tbnz	w22, #31, 4059f8 <ferror@plt+0x3be8>
  4059ec:	ldur	w8, [x29, #-40]
  4059f0:	cmp	w8, w22
  4059f4:	b.ne	405d14 <ferror@plt+0x3f04>  // b.any
  4059f8:	ldp	x9, x8, [sp, #8]
  4059fc:	mov	w10, #0x4240                	// #16960
  405a00:	movk	w10, #0xf, lsl #16
  405a04:	mov	w20, wzr
  405a08:	madd	x8, x0, x10, x8
  405a0c:	subs	x8, x8, x9
  405a10:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  405a14:	str	x8, [x19]
  405a18:	b	405d18 <ferror@plt+0x3f08>
  405a1c:	add	x0, x20, #0x1
  405a20:	add	x1, sp, #0x8
  405a24:	bl	405d98 <ferror@plt+0x3f88>
  405a28:	tbz	w0, #31, 4059d0 <ferror@plt+0x3bc0>
  405a2c:	mov	w20, w0
  405a30:	b	405d18 <ferror@plt+0x3f08>
  405a34:	mov	x0, x20
  405a38:	bl	406030 <ferror@plt+0x4220>
  405a3c:	cbz	x0, 405a7c <ferror@plt+0x3c6c>
  405a40:	mov	x0, x20
  405a44:	bl	401970 <strlen@plt>
  405a48:	sub	x1, x0, #0x4
  405a4c:	mov	x0, x20
  405a50:	bl	401ce0 <strndup@plt>
  405a54:	cbz	x0, 405d34 <ferror@plt+0x3f24>
  405a58:	add	x1, sp, #0x8
  405a5c:	mov	x21, x0
  405a60:	bl	405d98 <ferror@plt+0x3f88>
  405a64:	mov	w20, w0
  405a68:	mov	x0, x21
  405a6c:	bl	401cb0 <free@plt>
  405a70:	mvn	w8, w20
  405a74:	lsr	w8, w8, #31
  405a78:	b	405d3c <ferror@plt+0x3f2c>
  405a7c:	adrp	x24, 417000 <ferror@plt+0x151f0>
  405a80:	mov	x23, xzr
  405a84:	mov	w22, #0xffffffff            	// #-1
  405a88:	add	x24, x24, #0xb50
  405a8c:	b	405aa8 <ferror@plt+0x3c98>
  405a90:	mov	w8, #0x1                   	// #1
  405a94:	cbz	w8, 405ae4 <ferror@plt+0x3cd4>
  405a98:	cmp	x23, #0xd
  405a9c:	add	x23, x23, #0x1
  405aa0:	add	x24, x24, #0x10
  405aa4:	b.cs	405ae4 <ferror@plt+0x3cd4>  // b.hs, b.nlast
  405aa8:	ldur	x21, [x24, #-8]
  405aac:	mov	x0, x20
  405ab0:	mov	x1, x21
  405ab4:	bl	406080 <ferror@plt+0x4270>
  405ab8:	cbz	x0, 405a90 <ferror@plt+0x3c80>
  405abc:	mov	x0, x21
  405ac0:	bl	401970 <strlen@plt>
  405ac4:	ldrb	w8, [x20, x0]
  405ac8:	cmp	w8, #0x20
  405acc:	b.ne	405a90 <ferror@plt+0x3c80>  // b.any
  405ad0:	ldr	w22, [x24]
  405ad4:	add	x9, x0, x20
  405ad8:	mov	w8, wzr
  405adc:	add	x20, x9, #0x1
  405ae0:	cbnz	w8, 405a98 <ferror@plt+0x3c88>
  405ae4:	ldp	q0, q1, [x29, #-64]
  405ae8:	ldur	q2, [x29, #-32]
  405aec:	ldur	x8, [x29, #-16]
  405af0:	adrp	x1, 407000 <ferror@plt+0x51f0>
  405af4:	add	x1, x1, #0x36f
  405af8:	sub	x2, x29, #0x40
  405afc:	mov	x0, x20
  405b00:	stp	q0, q1, [sp, #32]
  405b04:	str	q2, [sp, #64]
  405b08:	str	x8, [sp, #80]
  405b0c:	bl	401a90 <strptime@plt>
  405b10:	cbz	x0, 405b1c <ferror@plt+0x3d0c>
  405b14:	ldrb	w8, [x0]
  405b18:	cbz	w8, 4059d4 <ferror@plt+0x3bc4>
  405b1c:	ldp	q0, q1, [sp, #32]
  405b20:	ldr	q2, [sp, #64]
  405b24:	ldr	x8, [sp, #80]
  405b28:	adrp	x1, 407000 <ferror@plt+0x51f0>
  405b2c:	add	x1, x1, #0x381
  405b30:	sub	x2, x29, #0x40
  405b34:	mov	x0, x20
  405b38:	stp	q0, q1, [x29, #-64]
  405b3c:	stur	q2, [x29, #-32]
  405b40:	stur	x8, [x29, #-16]
  405b44:	bl	401a90 <strptime@plt>
  405b48:	cbz	x0, 405b54 <ferror@plt+0x3d44>
  405b4c:	ldrb	w8, [x0]
  405b50:	cbz	w8, 4059d4 <ferror@plt+0x3bc4>
  405b54:	ldp	q0, q1, [sp, #32]
  405b58:	ldr	q2, [sp, #64]
  405b5c:	ldr	x8, [sp, #80]
  405b60:	adrp	x1, 407000 <ferror@plt+0x51f0>
  405b64:	add	x1, x1, #0x393
  405b68:	sub	x2, x29, #0x40
  405b6c:	mov	x0, x20
  405b70:	stp	q0, q1, [x29, #-64]
  405b74:	stur	q2, [x29, #-32]
  405b78:	stur	x8, [x29, #-16]
  405b7c:	bl	401a90 <strptime@plt>
  405b80:	cbz	x0, 405b8c <ferror@plt+0x3d7c>
  405b84:	ldrb	w8, [x0]
  405b88:	cbz	w8, 4059d4 <ferror@plt+0x3bc4>
  405b8c:	ldp	q0, q1, [sp, #32]
  405b90:	ldr	q2, [sp, #64]
  405b94:	ldr	x8, [sp, #80]
  405b98:	adrp	x1, 407000 <ferror@plt+0x51f0>
  405b9c:	add	x1, x1, #0x3a5
  405ba0:	sub	x2, x29, #0x40
  405ba4:	mov	x0, x20
  405ba8:	stp	q0, q1, [x29, #-64]
  405bac:	stur	q2, [x29, #-32]
  405bb0:	stur	x8, [x29, #-16]
  405bb4:	bl	401a90 <strptime@plt>
  405bb8:	cbz	x0, 405bc4 <ferror@plt+0x3db4>
  405bbc:	ldrb	w8, [x0]
  405bc0:	cbz	w8, 405d44 <ferror@plt+0x3f34>
  405bc4:	ldp	q0, q1, [sp, #32]
  405bc8:	ldr	q2, [sp, #64]
  405bcc:	ldr	x8, [sp, #80]
  405bd0:	adrp	x1, 407000 <ferror@plt+0x51f0>
  405bd4:	add	x1, x1, #0x3b4
  405bd8:	sub	x2, x29, #0x40
  405bdc:	mov	x0, x20
  405be0:	stp	q0, q1, [x29, #-64]
  405be4:	stur	q2, [x29, #-32]
  405be8:	stur	x8, [x29, #-16]
  405bec:	bl	401a90 <strptime@plt>
  405bf0:	cbz	x0, 405bfc <ferror@plt+0x3dec>
  405bf4:	ldrb	w8, [x0]
  405bf8:	cbz	w8, 405d44 <ferror@plt+0x3f34>
  405bfc:	ldp	q0, q1, [sp, #32]
  405c00:	ldr	q2, [sp, #64]
  405c04:	ldr	x8, [sp, #80]
  405c08:	adrp	x1, 407000 <ferror@plt+0x51f0>
  405c0c:	add	x1, x1, #0x3c3
  405c10:	sub	x2, x29, #0x40
  405c14:	mov	x0, x20
  405c18:	stp	q0, q1, [x29, #-64]
  405c1c:	stur	q2, [x29, #-32]
  405c20:	stur	x8, [x29, #-16]
  405c24:	bl	401a90 <strptime@plt>
  405c28:	cbz	x0, 405c34 <ferror@plt+0x3e24>
  405c2c:	ldrb	w8, [x0]
  405c30:	cbz	w8, 405d4c <ferror@plt+0x3f3c>
  405c34:	ldp	q0, q1, [sp, #32]
  405c38:	ldr	q2, [sp, #64]
  405c3c:	ldr	x8, [sp, #80]
  405c40:	adrp	x1, 407000 <ferror@plt+0x51f0>
  405c44:	add	x1, x1, #0x3cc
  405c48:	sub	x2, x29, #0x40
  405c4c:	mov	x0, x20
  405c50:	stp	q0, q1, [x29, #-64]
  405c54:	stur	q2, [x29, #-32]
  405c58:	stur	x8, [x29, #-16]
  405c5c:	bl	401a90 <strptime@plt>
  405c60:	cbz	x0, 405c6c <ferror@plt+0x3e5c>
  405c64:	ldrb	w8, [x0]
  405c68:	cbz	w8, 405d4c <ferror@plt+0x3f3c>
  405c6c:	ldp	q0, q1, [sp, #32]
  405c70:	ldr	q2, [sp, #64]
  405c74:	ldr	x8, [sp, #80]
  405c78:	adrp	x1, 407000 <ferror@plt+0x51f0>
  405c7c:	add	x1, x1, #0x38a
  405c80:	sub	x2, x29, #0x40
  405c84:	mov	x0, x20
  405c88:	stp	q0, q1, [x29, #-64]
  405c8c:	stur	q2, [x29, #-32]
  405c90:	stur	x8, [x29, #-16]
  405c94:	bl	401a90 <strptime@plt>
  405c98:	cbz	x0, 405ca4 <ferror@plt+0x3e94>
  405c9c:	ldrb	w8, [x0]
  405ca0:	cbz	w8, 4059d4 <ferror@plt+0x3bc4>
  405ca4:	ldp	q0, q1, [sp, #32]
  405ca8:	ldr	q2, [sp, #64]
  405cac:	ldr	x8, [sp, #80]
  405cb0:	adrp	x1, 407000 <ferror@plt+0x51f0>
  405cb4:	add	x1, x1, #0x3bd
  405cb8:	sub	x2, x29, #0x40
  405cbc:	mov	x0, x20
  405cc0:	stp	q0, q1, [x29, #-64]
  405cc4:	stur	q2, [x29, #-32]
  405cc8:	stur	x8, [x29, #-16]
  405ccc:	bl	401a90 <strptime@plt>
  405cd0:	cbz	x0, 405cdc <ferror@plt+0x3ecc>
  405cd4:	ldrb	w8, [x0]
  405cd8:	cbz	w8, 405d44 <ferror@plt+0x3f34>
  405cdc:	ldp	q0, q1, [sp, #32]
  405ce0:	ldr	q2, [sp, #64]
  405ce4:	ldr	x8, [sp, #80]
  405ce8:	adrp	x1, 407000 <ferror@plt+0x51f0>
  405cec:	add	x1, x1, #0x3d5
  405cf0:	sub	x2, x29, #0x40
  405cf4:	mov	x0, x20
  405cf8:	stp	q0, q1, [x29, #-64]
  405cfc:	stur	q2, [x29, #-32]
  405d00:	stur	x8, [x29, #-16]
  405d04:	bl	401a90 <strptime@plt>
  405d08:	cbz	x0, 405d14 <ferror@plt+0x3f04>
  405d0c:	ldrb	w8, [x0]
  405d10:	cbz	w8, 405d44 <ferror@plt+0x3f34>
  405d14:	mov	w20, #0xffffffea            	// #-22
  405d18:	mov	w0, w20
  405d1c:	ldp	x20, x19, [sp, #208]
  405d20:	ldp	x22, x21, [sp, #192]
  405d24:	ldp	x24, x23, [sp, #176]
  405d28:	ldp	x29, x30, [sp, #160]
  405d2c:	add	sp, sp, #0xe0
  405d30:	ret
  405d34:	mov	w8, wzr
  405d38:	mov	w20, #0xfffffff4            	// #-12
  405d3c:	tbnz	w8, #0, 4059d0 <ferror@plt+0x3bc0>
  405d40:	b	405d18 <ferror@plt+0x3f08>
  405d44:	stur	wzr, [x29, #-64]
  405d48:	b	4059d4 <ferror@plt+0x3bc4>
  405d4c:	stur	wzr, [x29, #-56]
  405d50:	stur	xzr, [x29, #-64]
  405d54:	b	4059d4 <ferror@plt+0x3bc4>
  405d58:	adrp	x0, 407000 <ferror@plt+0x51f0>
  405d5c:	adrp	x1, 407000 <ferror@plt+0x51f0>
  405d60:	adrp	x3, 407000 <ferror@plt+0x51f0>
  405d64:	add	x0, x0, #0x30a
  405d68:	add	x1, x1, #0x30c
  405d6c:	add	x3, x3, #0x31c
  405d70:	mov	w2, #0xc4                  	// #196
  405d74:	bl	401da0 <__assert_fail@plt>
  405d78:	adrp	x0, 407000 <ferror@plt+0x51f0>
  405d7c:	adrp	x1, 407000 <ferror@plt+0x51f0>
  405d80:	adrp	x3, 407000 <ferror@plt+0x51f0>
  405d84:	add	x0, x0, #0x348
  405d88:	add	x1, x1, #0x30c
  405d8c:	add	x3, x3, #0x31c
  405d90:	mov	w2, #0xc5                  	// #197
  405d94:	bl	401da0 <__assert_fail@plt>
  405d98:	sub	sp, sp, #0x80
  405d9c:	stp	x29, x30, [sp, #32]
  405da0:	stp	x28, x27, [sp, #48]
  405da4:	stp	x26, x25, [sp, #64]
  405da8:	stp	x24, x23, [sp, #80]
  405dac:	stp	x22, x21, [sp, #96]
  405db0:	stp	x20, x19, [sp, #112]
  405db4:	add	x29, sp, #0x20
  405db8:	cbz	x0, 405ff0 <ferror@plt+0x41e0>
  405dbc:	str	x1, [sp]
  405dc0:	cbz	x1, 406010 <ferror@plt+0x4200>
  405dc4:	adrp	x20, 407000 <ferror@plt+0x51f0>
  405dc8:	mov	x22, x0
  405dcc:	mov	w28, wzr
  405dd0:	add	x20, x20, #0x498
  405dd4:	mov	w26, #0x1                   	// #1
  405dd8:	mov	w27, #0xffffffea            	// #-22
  405ddc:	str	xzr, [sp, #16]
  405de0:	b	405df4 <ferror@plt+0x3fe4>
  405de4:	cmp	w28, #0x0
  405de8:	cinc	w8, w26, ne  // ne = any
  405dec:	csel	w21, w27, w21, eq  // eq = none
  405df0:	cbnz	w8, 405fb4 <ferror@plt+0x41a4>
  405df4:	mov	x0, x22
  405df8:	mov	x1, x20
  405dfc:	bl	401cf0 <strspn@plt>
  405e00:	add	x22, x22, x0
  405e04:	ldrb	w8, [x22]
  405e08:	cbz	w8, 405de4 <ferror@plt+0x3fd4>
  405e0c:	bl	401db0 <__errno_location@plt>
  405e10:	mov	x24, x0
  405e14:	str	wzr, [x0]
  405e18:	sub	x1, x29, #0x8
  405e1c:	mov	w2, #0xa                   	// #10
  405e20:	mov	x0, x22
  405e24:	bl	4019c0 <strtoll@plt>
  405e28:	ldr	w8, [x24]
  405e2c:	cmp	w8, #0x1
  405e30:	b.lt	405e40 <ferror@plt+0x4030>  // b.tstop
  405e34:	neg	w21, w8
  405e38:	mov	w8, #0x1                   	// #1
  405e3c:	b	405df0 <ferror@plt+0x3fe0>
  405e40:	mov	x23, x0
  405e44:	tbnz	x0, #63, 405e90 <ferror@plt+0x4080>
  405e48:	ldur	x8, [x29, #-8]
  405e4c:	ldrb	w9, [x8]
  405e50:	cmp	w9, #0x2e
  405e54:	b.ne	405e9c <ferror@plt+0x408c>  // b.any
  405e58:	add	x25, x8, #0x1
  405e5c:	sub	x1, x29, #0x8
  405e60:	mov	w2, #0xa                   	// #10
  405e64:	mov	x0, x25
  405e68:	str	wzr, [x24]
  405e6c:	bl	4019c0 <strtoll@plt>
  405e70:	ldr	w8, [x24]
  405e74:	cmp	w8, #0x1
  405e78:	b.lt	405f60 <ferror@plt+0x4150>  // b.tstop
  405e7c:	mov	w19, wzr
  405e80:	neg	w21, w8
  405e84:	mov	w8, #0x1                   	// #1
  405e88:	cbnz	w8, 405df0 <ferror@plt+0x3fe0>
  405e8c:	b	405eac <ferror@plt+0x409c>
  405e90:	mov	w21, #0xffffffde            	// #-34
  405e94:	mov	w8, #0x1                   	// #1
  405e98:	b	405df0 <ferror@plt+0x3fe0>
  405e9c:	cmp	x8, x22
  405ea0:	b.eq	405f80 <ferror@plt+0x4170>  // b.none
  405ea4:	mov	x0, xzr
  405ea8:	mov	w19, wzr
  405eac:	ldur	x25, [x29, #-8]
  405eb0:	str	w28, [sp, #12]
  405eb4:	mov	x28, x0
  405eb8:	mov	x1, x20
  405ebc:	mov	x0, x25
  405ec0:	bl	401cf0 <strspn@plt>
  405ec4:	adrp	x24, 417000 <ferror@plt+0x151f0>
  405ec8:	mov	x27, xzr
  405ecc:	add	x25, x25, x0
  405ed0:	add	x24, x24, #0xc30
  405ed4:	stur	x25, [x29, #-8]
  405ed8:	ldur	x26, [x24, #-8]
  405edc:	mov	x0, x25
  405ee0:	mov	x1, x26
  405ee4:	bl	40656c <ferror@plt+0x475c>
  405ee8:	cbnz	x0, 405f04 <ferror@plt+0x40f4>
  405eec:	add	x27, x27, #0x1
  405ef0:	cmp	x27, #0x1c
  405ef4:	add	x24, x24, #0x10
  405ef8:	b.ne	405ed8 <ferror@plt+0x40c8>  // b.any
  405efc:	ldr	w28, [sp, #12]
  405f00:	b	405f48 <ferror@plt+0x4138>
  405f04:	ldr	x8, [x24]
  405f08:	mul	x9, x8, x28
  405f0c:	cbz	w19, 405f28 <ferror@plt+0x4118>
  405f10:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  405f14:	movk	x10, #0xcccd
  405f18:	umulh	x9, x9, x10
  405f1c:	subs	w19, w19, #0x1
  405f20:	lsr	x9, x9, #3
  405f24:	b.ne	405f18 <ferror@plt+0x4108>  // b.any
  405f28:	ldr	x10, [sp, #16]
  405f2c:	mov	x0, x26
  405f30:	madd	x8, x8, x23, x10
  405f34:	add	x8, x8, x9
  405f38:	str	x8, [sp, #16]
  405f3c:	bl	401970 <strlen@plt>
  405f40:	add	x22, x25, x0
  405f44:	mov	w28, #0x1                   	// #1
  405f48:	cmp	w27, #0x1b
  405f4c:	mov	w27, #0xffffffea            	// #-22
  405f50:	cset	w8, hi  // hi = pmore
  405f54:	csel	w21, w27, w21, hi  // hi = pmore
  405f58:	mov	w26, #0x1                   	// #1
  405f5c:	b	405df0 <ferror@plt+0x3fe0>
  405f60:	tbnz	x0, #63, 405f8c <ferror@plt+0x417c>
  405f64:	ldur	x9, [x29, #-8]
  405f68:	cmp	x9, x25
  405f6c:	b.eq	405fa0 <ferror@plt+0x4190>  // b.none
  405f70:	mov	w8, wzr
  405f74:	sub	w19, w9, w25
  405f78:	cbnz	wzr, 405df0 <ferror@plt+0x3fe0>
  405f7c:	b	405eac <ferror@plt+0x409c>
  405f80:	mov	w21, #0xffffffea            	// #-22
  405f84:	mov	w8, #0x1                   	// #1
  405f88:	b	405df0 <ferror@plt+0x3fe0>
  405f8c:	mov	w19, wzr
  405f90:	mov	w21, #0xffffffde            	// #-34
  405f94:	mov	w8, #0x1                   	// #1
  405f98:	cbnz	w8, 405df0 <ferror@plt+0x3fe0>
  405f9c:	b	405eac <ferror@plt+0x409c>
  405fa0:	mov	w19, wzr
  405fa4:	mov	w21, #0xffffffea            	// #-22
  405fa8:	mov	w8, #0x1                   	// #1
  405fac:	cbnz	w8, 405df0 <ferror@plt+0x3fe0>
  405fb0:	b	405eac <ferror@plt+0x409c>
  405fb4:	cmp	w8, #0x2
  405fb8:	b.ne	405fcc <ferror@plt+0x41bc>  // b.any
  405fbc:	ldr	x8, [sp]
  405fc0:	ldr	x9, [sp, #16]
  405fc4:	mov	w21, wzr
  405fc8:	str	x9, [x8]
  405fcc:	mov	w0, w21
  405fd0:	ldp	x20, x19, [sp, #112]
  405fd4:	ldp	x22, x21, [sp, #96]
  405fd8:	ldp	x24, x23, [sp, #80]
  405fdc:	ldp	x26, x25, [sp, #64]
  405fe0:	ldp	x28, x27, [sp, #48]
  405fe4:	ldp	x29, x30, [sp, #32]
  405fe8:	add	sp, sp, #0x80
  405fec:	ret
  405ff0:	adrp	x0, 407000 <ferror@plt+0x51f0>
  405ff4:	adrp	x1, 407000 <ferror@plt+0x51f0>
  405ff8:	adrp	x3, 407000 <ferror@plt+0x51f0>
  405ffc:	add	x0, x0, #0x30a
  406000:	add	x1, x1, #0x30c
  406004:	add	x3, x3, #0x472
  406008:	mov	w2, #0x4d                  	// #77
  40600c:	bl	401da0 <__assert_fail@plt>
  406010:	adrp	x0, 407000 <ferror@plt+0x51f0>
  406014:	adrp	x1, 407000 <ferror@plt+0x51f0>
  406018:	adrp	x3, 407000 <ferror@plt+0x51f0>
  40601c:	add	x0, x0, #0x348
  406020:	add	x1, x1, #0x30c
  406024:	add	x3, x3, #0x472
  406028:	mov	w2, #0x4e                  	// #78
  40602c:	bl	401da0 <__assert_fail@plt>
  406030:	stp	x29, x30, [sp, #-32]!
  406034:	str	x19, [sp, #16]
  406038:	mov	x19, x0
  40603c:	mov	x29, sp
  406040:	cbz	x0, 40604c <ferror@plt+0x423c>
  406044:	mov	x0, x19
  406048:	bl	401970 <strlen@plt>
  40604c:	cmp	x0, #0x4
  406050:	b.cs	40605c <ferror@plt+0x424c>  // b.hs, b.nlast
  406054:	mov	x0, xzr
  406058:	b	406074 <ferror@plt+0x4264>
  40605c:	add	x8, x19, x0
  406060:	ldr	w9, [x8, #-4]!
  406064:	mov	w10, #0x6120                	// #24864
  406068:	movk	w10, #0x6f67, lsl #16
  40606c:	cmp	w9, w10
  406070:	csel	x0, x8, xzr, eq  // eq = none
  406074:	ldr	x19, [sp, #16]
  406078:	ldp	x29, x30, [sp], #32
  40607c:	ret
  406080:	stp	x29, x30, [sp, #-48]!
  406084:	stp	x20, x19, [sp, #32]
  406088:	mov	x20, x1
  40608c:	mov	x19, x0
  406090:	str	x21, [sp, #16]
  406094:	mov	x29, sp
  406098:	cbz	x1, 4060b0 <ferror@plt+0x42a0>
  40609c:	mov	x0, x20
  4060a0:	bl	401970 <strlen@plt>
  4060a4:	mov	x21, x0
  4060a8:	cbnz	x19, 4060b8 <ferror@plt+0x42a8>
  4060ac:	b	4060dc <ferror@plt+0x42cc>
  4060b0:	mov	x21, xzr
  4060b4:	cbz	x19, 4060dc <ferror@plt+0x42cc>
  4060b8:	cbz	x21, 4060dc <ferror@plt+0x42cc>
  4060bc:	mov	x0, x19
  4060c0:	mov	x1, x20
  4060c4:	mov	x2, x21
  4060c8:	bl	401cc0 <strncasecmp@plt>
  4060cc:	add	x8, x19, x21
  4060d0:	cmp	w0, #0x0
  4060d4:	csel	x0, x8, xzr, eq  // eq = none
  4060d8:	b	4060e0 <ferror@plt+0x42d0>
  4060dc:	mov	x0, xzr
  4060e0:	ldp	x20, x19, [sp, #32]
  4060e4:	ldr	x21, [sp, #16]
  4060e8:	ldp	x29, x30, [sp], #48
  4060ec:	ret
  4060f0:	ldr	w8, [x0, #32]
  4060f4:	tbnz	w8, #31, 406100 <ferror@plt+0x42f0>
  4060f8:	ldr	w0, [x0, #40]
  4060fc:	ret
  406100:	mov	w0, wzr
  406104:	ret
  406108:	sub	sp, sp, #0x70
  40610c:	stp	x22, x21, [sp, #80]
  406110:	stp	x20, x19, [sp, #96]
  406114:	mov	x20, x3
  406118:	mov	x21, x2
  40611c:	mov	w22, w1
  406120:	mov	x19, x0
  406124:	stp	x29, x30, [sp, #64]
  406128:	add	x29, sp, #0x40
  40612c:	tbnz	w1, #6, 40615c <ferror@plt+0x434c>
  406130:	add	x1, sp, #0x8
  406134:	mov	x0, x19
  406138:	bl	401a00 <localtime_r@plt>
  40613c:	cbz	x0, 40616c <ferror@plt+0x435c>
  406140:	ldr	x1, [x19, #8]
  406144:	add	x0, sp, #0x8
  406148:	mov	w2, w22
  40614c:	mov	x3, x21
  406150:	mov	x4, x20
  406154:	bl	40619c <ferror@plt+0x438c>
  406158:	b	406188 <ferror@plt+0x4378>
  40615c:	add	x1, sp, #0x8
  406160:	mov	x0, x19
  406164:	bl	401ba0 <gmtime_r@plt>
  406168:	cbnz	x0, 406140 <ferror@plt+0x4330>
  40616c:	adrp	x1, 407000 <ferror@plt+0x51f0>
  406170:	add	x1, x1, #0x3e2
  406174:	mov	w2, #0x5                   	// #5
  406178:	bl	401d60 <dcgettext@plt>
  40617c:	ldr	x1, [x19]
  406180:	bl	401d30 <warnx@plt>
  406184:	mov	w0, #0xffffffff            	// #-1
  406188:	ldp	x20, x19, [sp, #96]
  40618c:	ldp	x22, x21, [sp, #80]
  406190:	ldp	x29, x30, [sp, #64]
  406194:	add	sp, sp, #0x70
  406198:	ret
  40619c:	stp	x29, x30, [sp, #-64]!
  4061a0:	str	x23, [sp, #16]
  4061a4:	stp	x22, x21, [sp, #32]
  4061a8:	stp	x20, x19, [sp, #48]
  4061ac:	mov	x19, x4
  4061b0:	mov	x20, x3
  4061b4:	mov	w22, w2
  4061b8:	mov	x23, x1
  4061bc:	mov	x21, x0
  4061c0:	mov	x29, sp
  4061c4:	tbz	w2, #0, 406208 <ferror@plt+0x43f8>
  4061c8:	ldp	w9, w8, [x21, #16]
  4061cc:	ldr	w5, [x21, #12]
  4061d0:	adrp	x2, 407000 <ferror@plt+0x51f0>
  4061d4:	sxtw	x8, w8
  4061d8:	add	x3, x8, #0x76c
  4061dc:	add	w4, w9, #0x1
  4061e0:	add	x2, x2, #0x49d
  4061e4:	mov	x0, x20
  4061e8:	mov	x1, x19
  4061ec:	bl	401aa0 <snprintf@plt>
  4061f0:	tbnz	w0, #31, 40629c <ferror@plt+0x448c>
  4061f4:	sxtw	x8, w0
  4061f8:	cmp	x8, x19
  4061fc:	b.hi	40629c <ferror@plt+0x448c>  // b.pmore
  406200:	sub	x19, x19, x8
  406204:	add	x20, x20, x8
  406208:	tbz	w22, #1, 40622c <ferror@plt+0x441c>
  40620c:	tbz	w22, #0, 40622c <ferror@plt+0x441c>
  406210:	cbz	x19, 40629c <ferror@plt+0x448c>
  406214:	tst	w22, #0x20
  406218:	mov	w8, #0x54                  	// #84
  40621c:	mov	w9, #0x20                  	// #32
  406220:	csel	w8, w9, w8, eq  // eq = none
  406224:	strb	w8, [x20], #1
  406228:	sub	x19, x19, #0x1
  40622c:	tbz	w22, #1, 406260 <ferror@plt+0x4450>
  406230:	ldp	w4, w3, [x21, #4]
  406234:	ldr	w5, [x21]
  406238:	adrp	x2, 407000 <ferror@plt+0x51f0>
  40623c:	add	x2, x2, #0x4ac
  406240:	mov	x0, x20
  406244:	mov	x1, x19
  406248:	bl	401aa0 <snprintf@plt>
  40624c:	tbnz	w0, #31, 40629c <ferror@plt+0x448c>
  406250:	sxtw	x8, w0
  406254:	subs	x19, x19, x8
  406258:	b.cc	40629c <ferror@plt+0x448c>  // b.lo, b.ul, b.last
  40625c:	add	x20, x20, x8
  406260:	tbnz	w22, #3, 406274 <ferror@plt+0x4464>
  406264:	tbz	w22, #4, 4062d0 <ferror@plt+0x44c0>
  406268:	adrp	x2, 407000 <ferror@plt+0x51f0>
  40626c:	add	x2, x2, #0x4c2
  406270:	b	40627c <ferror@plt+0x446c>
  406274:	adrp	x2, 407000 <ferror@plt+0x51f0>
  406278:	add	x2, x2, #0x4bb
  40627c:	mov	x0, x20
  406280:	mov	x1, x19
  406284:	mov	x3, x23
  406288:	bl	401aa0 <snprintf@plt>
  40628c:	tbnz	w0, #31, 40629c <ferror@plt+0x448c>
  406290:	sxtw	x8, w0
  406294:	subs	x19, x19, x8
  406298:	b.cs	4062cc <ferror@plt+0x44bc>  // b.hs, b.nlast
  40629c:	adrp	x1, 407000 <ferror@plt+0x51f0>
  4062a0:	add	x1, x1, #0x4d4
  4062a4:	mov	w2, #0x5                   	// #5
  4062a8:	mov	x0, xzr
  4062ac:	bl	401d60 <dcgettext@plt>
  4062b0:	bl	401d30 <warnx@plt>
  4062b4:	mov	w0, #0xffffffff            	// #-1
  4062b8:	ldp	x20, x19, [sp, #48]
  4062bc:	ldp	x22, x21, [sp, #32]
  4062c0:	ldr	x23, [sp, #16]
  4062c4:	ldp	x29, x30, [sp], #64
  4062c8:	ret
  4062cc:	add	x20, x20, x8
  4062d0:	tbz	w22, #2, 40635c <ferror@plt+0x454c>
  4062d4:	mov	x0, x21
  4062d8:	bl	4060f0 <ferror@plt+0x42e0>
  4062dc:	mov	w8, #0x8889                	// #34953
  4062e0:	movk	w8, #0x8888, lsl #16
  4062e4:	smull	x10, w0, w8
  4062e8:	lsr	x10, x10, #32
  4062ec:	mov	w9, #0xb3c5                	// #46021
  4062f0:	add	w10, w10, w0
  4062f4:	movk	w9, #0x91a2, lsl #16
  4062f8:	asr	w11, w10, #5
  4062fc:	smull	x9, w0, w9
  406300:	add	w10, w11, w10, lsr #31
  406304:	lsr	x9, x9, #32
  406308:	smull	x8, w10, w8
  40630c:	add	w9, w9, w0
  406310:	lsr	x8, x8, #32
  406314:	asr	w11, w9, #11
  406318:	add	w8, w8, w10
  40631c:	add	w3, w11, w9, lsr #31
  406320:	asr	w9, w8, #5
  406324:	add	w8, w9, w8, lsr #31
  406328:	mov	w9, #0x3c                  	// #60
  40632c:	msub	w8, w8, w9, w10
  406330:	cmp	w8, #0x0
  406334:	adrp	x2, 407000 <ferror@plt+0x51f0>
  406338:	cneg	w4, w8, mi  // mi = first
  40633c:	add	x2, x2, #0x4c9
  406340:	mov	x0, x20
  406344:	mov	x1, x19
  406348:	bl	401aa0 <snprintf@plt>
  40634c:	tbnz	w0, #31, 40629c <ferror@plt+0x448c>
  406350:	sxtw	x8, w0
  406354:	cmp	x19, x8
  406358:	b.cc	40629c <ferror@plt+0x448c>  // b.lo, b.ul, b.last
  40635c:	mov	w0, wzr
  406360:	b	4062b8 <ferror@plt+0x44a8>
  406364:	stp	x29, x30, [sp, #-16]!
  406368:	mov	x4, x3
  40636c:	mov	x3, x2
  406370:	mov	w2, w1
  406374:	mov	x1, xzr
  406378:	mov	x29, sp
  40637c:	bl	40619c <ferror@plt+0x438c>
  406380:	ldp	x29, x30, [sp], #16
  406384:	ret
  406388:	sub	sp, sp, #0x70
  40638c:	stp	x22, x21, [sp, #80]
  406390:	stp	x20, x19, [sp, #96]
  406394:	mov	x20, x3
  406398:	mov	x21, x2
  40639c:	mov	w22, w1
  4063a0:	mov	x19, x0
  4063a4:	stp	x29, x30, [sp, #64]
  4063a8:	add	x29, sp, #0x40
  4063ac:	tbnz	w1, #6, 4063dc <ferror@plt+0x45cc>
  4063b0:	add	x1, sp, #0x8
  4063b4:	mov	x0, x19
  4063b8:	bl	401a00 <localtime_r@plt>
  4063bc:	cbz	x0, 4063ec <ferror@plt+0x45dc>
  4063c0:	add	x0, sp, #0x8
  4063c4:	mov	x1, xzr
  4063c8:	mov	w2, w22
  4063cc:	mov	x3, x21
  4063d0:	mov	x4, x20
  4063d4:	bl	40619c <ferror@plt+0x438c>
  4063d8:	b	406408 <ferror@plt+0x45f8>
  4063dc:	add	x1, sp, #0x8
  4063e0:	mov	x0, x19
  4063e4:	bl	401ba0 <gmtime_r@plt>
  4063e8:	cbnz	x0, 4063c0 <ferror@plt+0x45b0>
  4063ec:	adrp	x1, 407000 <ferror@plt+0x51f0>
  4063f0:	add	x1, x1, #0x3e2
  4063f4:	mov	w2, #0x5                   	// #5
  4063f8:	bl	401d60 <dcgettext@plt>
  4063fc:	mov	x1, x19
  406400:	bl	401d30 <warnx@plt>
  406404:	mov	w0, #0xffffffff            	// #-1
  406408:	ldp	x20, x19, [sp, #96]
  40640c:	ldp	x22, x21, [sp, #80]
  406410:	ldp	x29, x30, [sp, #64]
  406414:	add	sp, sp, #0x70
  406418:	ret
  40641c:	sub	sp, sp, #0xb0
  406420:	stp	x29, x30, [sp, #112]
  406424:	stp	x22, x21, [sp, #144]
  406428:	stp	x20, x19, [sp, #160]
  40642c:	ldr	x8, [x1]
  406430:	str	x23, [sp, #128]
  406434:	mov	x19, x4
  406438:	mov	x20, x3
  40643c:	mov	w21, w2
  406440:	mov	x22, x1
  406444:	mov	x23, x0
  406448:	add	x29, sp, #0x70
  40644c:	cbnz	x8, 40645c <ferror@plt+0x464c>
  406450:	mov	x0, x22
  406454:	mov	x1, xzr
  406458:	bl	401b80 <gettimeofday@plt>
  40645c:	add	x1, sp, #0x38
  406460:	mov	x0, x23
  406464:	bl	401a00 <localtime_r@plt>
  406468:	mov	x1, sp
  40646c:	mov	x0, x22
  406470:	bl	401a00 <localtime_r@plt>
  406474:	add	x0, sp, #0x38
  406478:	mov	x1, sp
  40647c:	bl	406520 <ferror@plt+0x4710>
  406480:	cbz	w0, 4064bc <ferror@plt+0x46ac>
  406484:	ldp	w4, w3, [sp, #60]
  406488:	adrp	x2, 407000 <ferror@plt+0x51f0>
  40648c:	add	x2, x2, #0x4b1
  406490:	mov	x0, x20
  406494:	mov	x1, x19
  406498:	bl	401aa0 <snprintf@plt>
  40649c:	mov	w8, w0
  4064a0:	mov	w0, #0xffffffff            	// #-1
  4064a4:	tbnz	w8, #31, 406508 <ferror@plt+0x46f8>
  4064a8:	sxtw	x8, w8
  4064ac:	cmp	x8, x19
  4064b0:	b.hi	406508 <ferror@plt+0x46f8>  // b.pmore
  4064b4:	mov	w0, wzr
  4064b8:	b	406508 <ferror@plt+0x46f8>
  4064bc:	add	x0, sp, #0x38
  4064c0:	mov	x1, sp
  4064c4:	bl	406558 <ferror@plt+0x4748>
  4064c8:	adrp	x8, 407000 <ferror@plt+0x51f0>
  4064cc:	adrp	x9, 407000 <ferror@plt+0x51f0>
  4064d0:	add	x8, x8, #0x3fc
  4064d4:	add	x9, x9, #0x40a
  4064d8:	tst	w21, #0x2
  4064dc:	adrp	x10, 407000 <ferror@plt+0x51f0>
  4064e0:	add	x10, x10, #0x407
  4064e4:	csel	x8, x9, x8, eq  // eq = none
  4064e8:	cmp	w0, #0x0
  4064ec:	csel	x2, x10, x8, eq  // eq = none
  4064f0:	add	x3, sp, #0x38
  4064f4:	mov	x0, x20
  4064f8:	mov	x1, x19
  4064fc:	bl	401a30 <strftime@plt>
  406500:	cmp	w0, #0x1
  406504:	csetm	w0, lt  // lt = tstop
  406508:	ldp	x20, x19, [sp, #160]
  40650c:	ldp	x22, x21, [sp, #144]
  406510:	ldr	x23, [sp, #128]
  406514:	ldp	x29, x30, [sp, #112]
  406518:	add	sp, sp, #0xb0
  40651c:	ret
  406520:	stp	x29, x30, [sp, #-16]!
  406524:	ldr	w8, [x0, #28]
  406528:	ldr	w9, [x1, #28]
  40652c:	mov	x29, sp
  406530:	cmp	w8, w9
  406534:	b.ne	40654c <ferror@plt+0x473c>  // b.any
  406538:	bl	406558 <ferror@plt+0x4748>
  40653c:	cmp	w0, #0x0
  406540:	cset	w0, ne  // ne = any
  406544:	ldp	x29, x30, [sp], #16
  406548:	ret
  40654c:	mov	w0, wzr
  406550:	ldp	x29, x30, [sp], #16
  406554:	ret
  406558:	ldr	w8, [x0, #20]
  40655c:	ldr	w9, [x1, #20]
  406560:	cmp	w8, w9
  406564:	cset	w0, eq  // eq = none
  406568:	ret
  40656c:	stp	x29, x30, [sp, #-48]!
  406570:	stp	x20, x19, [sp, #32]
  406574:	mov	x20, x1
  406578:	mov	x19, x0
  40657c:	str	x21, [sp, #16]
  406580:	mov	x29, sp
  406584:	cbz	x1, 40659c <ferror@plt+0x478c>
  406588:	mov	x0, x20
  40658c:	bl	401970 <strlen@plt>
  406590:	mov	x21, x0
  406594:	cbnz	x19, 4065a4 <ferror@plt+0x4794>
  406598:	b	4065c8 <ferror@plt+0x47b8>
  40659c:	mov	x21, xzr
  4065a0:	cbz	x19, 4065c8 <ferror@plt+0x47b8>
  4065a4:	cbz	x21, 4065c8 <ferror@plt+0x47b8>
  4065a8:	mov	x0, x19
  4065ac:	mov	x1, x20
  4065b0:	mov	x2, x21
  4065b4:	bl	401b40 <strncmp@plt>
  4065b8:	add	x8, x19, x21
  4065bc:	cmp	w0, #0x0
  4065c0:	csel	x0, x8, xzr, eq  // eq = none
  4065c4:	b	4065cc <ferror@plt+0x47bc>
  4065c8:	mov	x0, xzr
  4065cc:	ldp	x20, x19, [sp, #32]
  4065d0:	ldr	x21, [sp, #16]
  4065d4:	ldp	x29, x30, [sp], #48
  4065d8:	ret
  4065dc:	nop
  4065e0:	stp	x29, x30, [sp, #-64]!
  4065e4:	mov	x29, sp
  4065e8:	stp	x19, x20, [sp, #16]
  4065ec:	adrp	x20, 417000 <ferror@plt+0x151f0>
  4065f0:	add	x20, x20, #0xb40
  4065f4:	stp	x21, x22, [sp, #32]
  4065f8:	adrp	x21, 417000 <ferror@plt+0x151f0>
  4065fc:	add	x21, x21, #0xb38
  406600:	sub	x20, x20, x21
  406604:	mov	w22, w0
  406608:	stp	x23, x24, [sp, #48]
  40660c:	mov	x23, x1
  406610:	mov	x24, x2
  406614:	bl	401908 <memcpy@plt-0x38>
  406618:	cmp	xzr, x20, asr #3
  40661c:	b.eq	406648 <ferror@plt+0x4838>  // b.none
  406620:	asr	x20, x20, #3
  406624:	mov	x19, #0x0                   	// #0
  406628:	ldr	x3, [x21, x19, lsl #3]
  40662c:	mov	x2, x24
  406630:	add	x19, x19, #0x1
  406634:	mov	x1, x23
  406638:	mov	w0, w22
  40663c:	blr	x3
  406640:	cmp	x20, x19
  406644:	b.ne	406628 <ferror@plt+0x4818>  // b.any
  406648:	ldp	x19, x20, [sp, #16]
  40664c:	ldp	x21, x22, [sp, #32]
  406650:	ldp	x23, x24, [sp, #48]
  406654:	ldp	x29, x30, [sp], #64
  406658:	ret
  40665c:	nop
  406660:	ret
  406664:	nop
  406668:	adrp	x2, 418000 <ferror@plt+0x161f0>
  40666c:	mov	x1, #0x0                   	// #0
  406670:	ldr	x2, [x2, #632]
  406674:	b	401a40 <__cxa_atexit@plt>
  406678:	mov	x2, x1
  40667c:	mov	x1, x0
  406680:	mov	w0, #0x0                   	// #0
  406684:	b	401dd0 <__xstat@plt>
  406688:	mov	x2, x1
  40668c:	mov	w1, w0
  406690:	mov	w0, #0x0                   	// #0
  406694:	b	401d50 <__fxstat@plt>

Disassembly of section .fini:

0000000000406698 <.fini>:
  406698:	stp	x29, x30, [sp, #-16]!
  40669c:	mov	x29, sp
  4066a0:	ldp	x29, x30, [sp], #16
  4066a4:	ret
