"""Robust cocotb testbench for input_fifo with cycle-accurate golden model."""

import random

import cocotb
from util.test_logging import logged_test
from cocotb.clock import Clock
from cocotb.triggers import ClockCycles, NextTimeStep, ReadOnly, RisingEdge

WIDTH = 32
DEPTH_LOG2 = 8
DEPTH = 1 << DEPTH_LOG2
PTR_MASK = (1 << (DEPTH_LOG2 + 1)) - 1
ADDR_MASK = (1 << DEPTH_LOG2) - 1


class InputFifoModel:
    """Cycle-accurate model for rtl/input_fifo.sv default parameters."""

    def __init__(self):
        self.reset()

    def reset(self):
        self.wr_ptr = 0  # tail write pointer (RAM)
        self.rd_ptr = 0  # tail read pointer (RAM)
        self.tail_count = 0
        self.out_data = 0
        self.out_valid = 0
        self.rd_pending = 0
        self.last_rd_data = 0
        self.ram = [0] * DEPTH

    @property
    def total_count(self):
        return self.tail_count + self.out_valid + self.rd_pending

    def outputs(self):
        ready_o = int(self.total_count < DEPTH)
        valid_o = int(self.out_valid)
        data_o = self.out_data
        return ready_o, valid_o, data_o & ((1 << WIDTH) - 1)

    def step(self, reset_i, valid_i, data_i, ready_i):
        # Combinational values from pre-edge state.
        ready_o_pre, valid_o_pre, _ = self.outputs()
        wr_en = int(valid_i and ready_o_pre)
        rd_en = int(valid_o_pre and ready_i)

        bypass_to_out = int(wr_en and (
            ((not self.out_valid) and (not self.rd_pending) and (self.tail_count == 0)) or
            (rd_en and (self.tail_count == 0))
        ))
        write_to_ram = int(wr_en and (not bypass_to_out))

        if reset_i:
            self.wr_ptr = 0
            self.rd_ptr = 0
            self.tail_count = 0
            self.out_data = 0
            self.out_valid = 0
            self.rd_pending = 0
            self.last_rd_data = 0
        else:
            wr_ptr_n = self.wr_ptr
            rd_ptr_n = self.rd_ptr
            tail_count_n = self.tail_count
            out_data_n = self.out_data
            out_valid_n = self.out_valid
            rd_pending_n = self.rd_pending
            last_rd_data_n = self.last_rd_data

            if self.rd_pending:
                out_data_n = self.last_rd_data
                out_valid_n = 1
                rd_pending_n = 0

            if rd_en:
                if self.tail_count != 0:
                    out_valid_n = 0
                    rd_pending_n = 1
                    last_rd_data_n = self.ram[self.rd_ptr & ADDR_MASK]
                    rd_ptr_n = (rd_ptr_n + 1) & ADDR_MASK
                    tail_count_n -= 1
                elif wr_en:
                    out_data_n = data_i & ((1 << WIDTH) - 1)
                    out_valid_n = 1
                else:
                    out_valid_n = 0
            elif (not self.out_valid) and wr_en and (not self.rd_pending) and (self.tail_count == 0):
                out_data_n = data_i & ((1 << WIDTH) - 1)
                out_valid_n = 1

            if write_to_ram:
                self.ram[wr_ptr_n & ADDR_MASK] = data_i & ((1 << WIDTH) - 1)
                wr_ptr_n = (wr_ptr_n + 1) & ADDR_MASK
                tail_count_n += 1

            self.wr_ptr = wr_ptr_n
            self.rd_ptr = rd_ptr_n
            self.tail_count = tail_count_n
            self.out_data = out_data_n
            self.out_valid = out_valid_n
            self.rd_pending = rd_pending_n
            self.last_rd_data = last_rd_data_n

        return self.outputs()


async def setup(dut):
    cocotb.start_soon(Clock(dut.clk_i, 10, unit="ns").start())
    dut.reset_i.value = 1
    dut.valid_i.value = 0
    dut.data_i.value = 0
    dut.ready_i.value = 0
    await ClockCycles(dut.clk_i, 5)
    dut.reset_i.value = 0
    await ClockCycles(dut.clk_i, 2)


async def drive_and_check(dut, model, reset_i, valid_i, data_i, ready_i, tag):
    dut.reset_i.value = reset_i
    dut.valid_i.value = valid_i
    dut.data_i.value = data_i
    dut.ready_i.value = ready_i

    exp_ready, exp_valid, exp_data = model.step(reset_i, valid_i, data_i, ready_i)

    await RisingEdge(dut.clk_i)
    await ReadOnly()

    got_ready = int(dut.ready_o.value)
    got_valid = int(dut.valid_o.value)
    got_data = int(dut.data_o.value)

    assert got_ready == exp_ready, f"{tag}: ready_o DUT={got_ready} model={exp_ready}"
    assert got_valid == exp_valid, f"{tag}: valid_o DUT={got_valid} model={exp_valid}"
    if exp_valid:
        assert got_data == exp_data, f"{tag}: data_o DUT=0x{got_data:08X} model=0x{exp_data:08X}"

    await NextTimeStep()


@logged_test()
async def test_reset_and_empty_flags(dut):
    await setup(dut)
    assert int(dut.valid_o.value) == 0
    assert int(dut.ready_o.value) == 1


@logged_test()
async def test_basic_ordering(dut):
    await setup(dut)
    model = InputFifoModel()

    # Bring model through same reset/deassert sequence used by setup.
    for _ in range(5):
        model.step(1, 0, 0, 0)
    for _ in range(2):
        model.step(0, 0, 0, 0)

    payload = [0x11, 0x22, 0x33, 0x44]

    for i, p in enumerate(payload):
        await drive_and_check(dut, model, 0, 1, p, 0, f"wr-{i}")

    observed = []
    for _ in range(128):
        if int(dut.valid_o.value):
            observed.append(int(dut.data_o.value))
        await drive_and_check(dut, model, 0, 0, 0, 1, f"rd-{len(observed)}")
        if len(observed) >= len(payload):
            break

    assert len(observed) >= len(payload), f"Timed out draining payload, observed={observed}"
    assert observed[:4] == payload, f"FIFO ordering mismatch: {observed[:4]} vs {payload}"


@logged_test()
async def test_full_and_overflow_drop(dut):
    await setup(dut)
    model = InputFifoModel()

    for _ in range(5):
        model.step(1, 0, 0, 0)
    for _ in range(2):
        model.step(0, 0, 0, 0)

    # Fill FIFO to capacity.
    for i in range(DEPTH):
        await drive_and_check(dut, model, 0, 1, i, 0, f"fill-{i}")

    assert int(dut.ready_o.value) == 0, "ready_o should deassert when full"

    # Attempt overflow writes while full; queue content should remain unchanged.
    for i in range(8):
        await drive_and_check(dut, model, 0, 1, 0xBAD00000 + i, 0, f"ovf-{i}")

    # Drain and check first values are original fill data.
    drained = []
    for _ in range(DEPTH * 4):
        if int(dut.valid_o.value):
            drained.append(int(dut.data_o.value))
        await drive_and_check(dut, model, 0, 0, 0, 1, f"drain-{len(drained)}")
        if len(drained) >= DEPTH:
            break

    assert len(drained) >= DEPTH, f"Timed out draining full FIFO, drained={len(drained)}"
    assert drained == list(range(DEPTH)), "Overflow attempts corrupted FIFO content"


@logged_test()
async def test_randomized_cycle_scoreboard(dut):
    await setup(dut)
    model = InputFifoModel()
    rng = random.Random(0xF1F0F1F0)

    for _ in range(5):
        model.step(1, 0, 0, 0)
    for _ in range(2):
        model.step(0, 0, 0, 0)

    for cycle in range(2500):
        valid_i = rng.randint(0, 1)
        ready_i = rng.randint(0, 1)
        data_i = rng.getrandbits(WIDTH)
        await drive_and_check(dut, model, 0, valid_i, data_i, ready_i, f"rnd-{cycle}")


@logged_test()
async def test_simultaneous_read_write_stress(dut):
    await setup(dut)
    model = InputFifoModel()

    for _ in range(5):
        model.step(1, 0, 0, 0)
    for _ in range(2):
        model.step(0, 0, 0, 0)

    # Prime with data then run many cycles with both ends active.
    for i in range(32):
        await drive_and_check(dut, model, 0, 1, 0x1000 + i, 0, f"prime-{i}")

    for cycle in range(500):
        await drive_and_check(dut, model, 0, 1, 0x2000 + cycle, 1, f"rw-{cycle}")


@logged_test()
async def test_single_element_round_trip(dut):
    """Write one item, then read it back; FIFO must go empty→non-empty→empty."""
    await setup(dut)
    model = InputFifoModel()

    for _ in range(5):
        model.step(1, 0, 0, 0)
    for _ in range(2):
        model.step(0, 0, 0, 0)

    # Initially empty.
    assert int(dut.valid_o.value) == 0, "Expected empty FIFO after reset"

    # Write one word.
    payload = 0xDEADBEEF
    await drive_and_check(dut, model, 0, 1, payload, 0, "write-one")

    # FIFO should now be non-empty.
    assert int(dut.valid_o.value) == 1, "FIFO should be non-empty after one write"

    # Read it back.
    got = int(dut.data_o.value)
    assert got == payload, f"Round-trip mismatch: got 0x{got:08X}, expected 0x{payload:08X}"
    await drive_and_check(dut, model, 0, 0, 0, 1, "read-one")

    # FIFO must be empty again.
    assert int(dut.valid_o.value) == 0, "FIFO should be empty after reading the only item"


@logged_test()
async def test_fill_drain_cycle(dut):
    """Fill FIFO to capacity, drain it completely, fill again; verify both drains match."""
    await setup(dut)
    model = InputFifoModel()

    for _ in range(5):
        model.step(1, 0, 0, 0)
    for _ in range(2):
        model.step(0, 0, 0, 0)

    def fill_once(base):
        return [base + i for i in range(DEPTH)]

    async def fill(base):
        for v in fill_once(base):
            await drive_and_check(dut, model, 0, 1, v, 0, f"fill-0x{v:08X}")
        assert int(dut.ready_o.value) == 0, "FIFO should be full"

    async def drain():
        drained = []
        for _ in range(DEPTH * 2):
            if int(dut.valid_o.value):
                drained.append(int(dut.data_o.value))
            await drive_and_check(dut, model, 0, 0, 0, 1, f"drain-{len(drained)}")
            if len(drained) >= DEPTH:
                break
        return drained

    # First fill-drain cycle.
    await fill(0xA000)
    first_drain = await drain()
    assert first_drain == fill_once(0xA000), "First drain content mismatch"
    assert int(dut.valid_o.value) == 0, "FIFO not empty after full drain"

    # Second fill-drain cycle.
    await fill(0xB000)
    second_drain = await drain()
    assert second_drain == fill_once(0xB000), "Second drain content mismatch"
    assert int(dut.valid_o.value) == 0, "FIFO not empty after second full drain"


@logged_test()
async def test_mid_reset_clears_pending_data(dut):
    """Write several items, assert reset mid-stream, verify FIFO is empty after reset."""
    await setup(dut)
    model = InputFifoModel()

    for _ in range(5):
        model.step(1, 0, 0, 0)
    for _ in range(2):
        model.step(0, 0, 0, 0)

    # Write 16 items.
    for i in range(16):
        await drive_and_check(dut, model, 0, 1, 0xC000 + i, 0, f"pre-{i}")

    # Assert reset.
    for _ in range(4):
        await drive_and_check(dut, model, 1, 0, 0, 0, "rst-mid")

    # After reset: FIFO must be empty and ready.
    assert int(dut.valid_o.value) == 0, "FIFO not empty after mid-stream reset"
    assert int(dut.ready_o.value) == 1, "FIFO not ready after reset"

    # Verify the FIFO works normally after reset.
    await drive_and_check(dut, model, 0, 1, 0xFACE_CAFE, 0, "post-rst-wr")
    assert int(dut.data_o.value) == 0xFACE_CAFE, \
        f"Post-reset data mismatch: 0x{int(dut.data_o.value):08X}"
    await drive_and_check(dut, model, 0, 0, 0, 1, "post-rst-rd")


@logged_test()
async def test_rd_pending_then_push(dut):
    """Push a new item while a RAM read is pending (rd_pending=1); both items preserved in order."""
    await setup(dut)
    model = InputFifoModel()

    for _ in range(5):
        model.step(1, 0, 0, 0)
    for _ in range(2):
        model.step(0, 0, 0, 0)

    # Push A: empty FIFO → A bypasses to out_reg.
    await drive_and_check(dut, model, 0, 1, 0xAAAA_0001, 0, "push-A")
    assert int(dut.valid_o.value) == 1
    assert int(dut.data_o.value) == 0xAAAA_0001

    # Push B: out_reg occupied → B goes to RAM tail.
    await drive_and_check(dut, model, 0, 1, 0xBBBB_0002, 0, "push-B")

    # Simultaneously pop A (ready_i=1) and push C (valid_i=1):
    # - rd_en fires → tail_count=1>0 so rd_pending=1, last_rd_data=B
    # - C cannot bypass (rd_pending=1) → goes to RAM tail
    await drive_and_check(dut, model, 0, 1, 0xCCCC_0003, 1, "pop-A-push-C")
    # valid_o must be 0 while rd_pending resolves.
    assert int(dut.valid_o.value) == 0, "valid_o should be 0 while rd_pending"

    # Next cycle: rd_pending resolves → B appears at output.
    await drive_and_check(dut, model, 0, 0, 0, 0, "resolve-B")
    assert int(dut.valid_o.value) == 1, "B should appear after rd_pending resolves"
    assert int(dut.data_o.value) == 0xBBBB_0002, \
        f"Expected B (0xBBBB0002), got 0x{int(dut.data_o.value):08X}"

    # Pop B; C is still in tail → triggers another rd_pending.
    await drive_and_check(dut, model, 0, 0, 0, 1, "pop-B")

    # Resolve C.
    await drive_and_check(dut, model, 0, 0, 0, 0, "resolve-C")
    assert int(dut.valid_o.value) == 1, "C should appear after second rd_pending resolves"
    assert int(dut.data_o.value) == 0xCCCC_0003, \
        f"Expected C (0xCCCC0003), got 0x{int(dut.data_o.value):08X}"

    # Pop C; FIFO should be empty.
    await drive_and_check(dut, model, 0, 0, 0, 1, "pop-C")
    assert int(dut.valid_o.value) == 0, "FIFO should be empty after all items drained"
