INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/collision_detection/ip_repo/Collision_Detection_Slave_1.0/hdl/Collision_Detection_Slave_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Collision_Detection_Slave_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/collision_detection/ip_repo/Collision_Detection_Slave_1.0/hdl/Collision_Detection_Slave_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Collision_Detection_Slave_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/collision_detection/ip_repo/edit_Collision_Detection_Slave_v1_0.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/collision_detection/ip_repo/edit_Collision_Detection_Slave_v1_0.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
