# //  ModelSim SE-64 10.6c Jul 25 2017Linux 4.13.0-36-generic
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {TB_MODULE_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.TB_MODULE 
# Start time: 09:37:01 on Jan 08,2020
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_module(testbench)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.module(arch)#1
# Loading work.sevenseg(arch)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 28 (27 downto 0). Right is 4 (27 downto 24).
#    Time: 0 fs  Iteration: 1  Process: /tb_module/DUT/CLKPROC File: ../../../../Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd
# Fatal error in Process CLKPROC at ../../../../Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd line 37
# 
# HDL call sequence:
# Stopped at ../../../../Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd 37 Process CLKPROC
# 
add wave -position end  sim:/tb_module/DUT/CLK
add wave -position end  sim:/tb_module/DUT/ticksek
add wave -position end  sim:/tb_module/DUT/counter
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 28 (27 downto 0). Right is 4 (27 downto 24).
#    Time: 0 fs  Iteration: 1  Process: /tb_module/DUT/CLKPROC File: ../../../../Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd
# Fatal error in Process CLKPROC at ../../../../Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd line 37
# 
# HDL call sequence:
# Stopped at ../../../../Uebung9_vhdlsync02.srcs/sources_1/imports/hdl/module.vhd 37 Process CLKPROC
# 
# End time: 09:38:58 on Jan 08,2020, Elapsed time: 0:01:57
# Errors: 4, Warnings: 0
