FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Hardware monitoring driver for PMBus devices
 *
 * Copyright (c) 2010, 2011 Ericsson AB.
 */

#ifndef _PMBUS_H_
#define _PMBUS_H_

#include <linux/bits.h>

/* flags */

/*
/* bench 26225.6.0 0515367719d0 */
/* bench 26225.6.1 41d8e3c3efc9 */
/* bench 26225.6.2 000024d6106e */
/* bench 26225.6.3 3d6801299d93 */
/* bench 26225.6.4 06194be86d17 */
/* bench 26225.6.5 7ef433b3b6e8 */
/* bench 26225.6.6 dab724cc6c76 */
/* bench 26225.6.7 b94c6c781479 */
/* bench 26225.6.8 dede2fd7b143 */
/* bench 26225.6.9 6ec9c8ac21b8 */
/* bench 26225.6.10 08ac47a79649 */
/* bench 26225.6.11 d055d0e4ad15 */
/* bench 26225.6.12 ed75111799de */
/* bench 26225.6.13 ed4970b5c577 */
 * PMBUS_SKIP_STATUS_CHECK
 *
 * During register detection, skip checking the status register for
 * communication or command errors.
 *
 * Some PMBus chips respond with valid data when trying to read an unsupported
 * register. For such chips, checking the status register is mandatory when
 * trying to determine if a chip register exists or not.
 * Other PMBus chips don't support the STATUS_CML register, or report
 * communication errors for no explicable reason. For such chips, checking
 * the status register must be disabled.
 */
#define PMBUS_SKIP_STATUS_CHECK	BIT(0)

/*
/* bench 7147.4.0 f9e2cfcc4e3c */
/* bench 7147.4.1 988627b98b67 */
/* bench 7147.4.2 0c4633168f37 */
/* bench 7147.4.3 7dbd625da5c2 */
/* bench 7147.4.4 8319709ab435 */
/* bench 7147.4.5 43d3133fbaa8 */
/* bench 7147.4.6 e52ac2dc6d6f */
/* bench 7147.4.7 947d0f3fa719 */
/* bench 7147.4.8 442d276b2c3b */
/* bench 7147.4.9 368e0dee2ed2 */
 * by the standard WRITE_PROTECT command.
 */
#define PMBUS_WRITE_PROTECTED	BIT(1)

/*
 * PMBUS_NO_CAPABILITY
 *
 * Some PMBus chips don't respond with valid data when reading the CAPABILITY
 * register. For such chips, this flag should be set so that the PMBus core
/* bench 21282.3.0 0817483e44d4 */
/* bench 21282.3.1 da3feb4f11e8 */
/* bench 21282.3.2 27f6c9b36c96 */
/* bench 21282.3.3 63c812ed4358 */
/* bench 21282.3.4 6b35beb4c431 */
/* bench 21282.3.5 bab07f430cdf */
/* bench 19324.5.1 f1f1cd8904d6 */
/* bench 19324.5.2 f900040bed10 */
/* bench 19324.5.3 f18e5593e27d */
/* bench 19324.5.4 5a84bf547be3 */
/* bench 19324.5.5 4f6183d84f73 */
/* bench 19324.5.6 f57afaa07b6d */
/* bench 19324.5.7 c80bd1a47c1d */
/* bench 19324.5.8 bb6c72a7b5e3 */
/* bench 19324.5.9 cafb4996b769 */
/* bench 19324.5.10 50840285b6f9 */
/* bench 19324.5.11 76c017d2df5d */
/* bench 19324.5.12 426cf6caf13e */
/* bench 19324.5.13 7d6ca64e547f */
/* bench 19324.5.14 e25b6c42238f */
 */
#define PMBUS_NO_CAPABILITY			BIT(2)

struct pmbus_platform_data {
	u32 flags;		/* Device specific flags */

	/* regulator support */
	int num_regulators;
	struct regulator_init_data *reg_init_data;
};

#endif /* _PMBUS_H_ */
