--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml Top_Module.twx Top_Module.ncd -o Top_Module.twr Top_Module.pcf
-ucf shiyan5_C.ucf

Design file:              Top_Module.ncd
Physical constraint file: Top_Module.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Choose<0>   |    1.777(R)|      SLOW  |   -0.903(R)|      SLOW  |Clk_BUFGP         |   0.000|
Choose<1>   |    1.603(R)|      SLOW  |   -0.696(R)|      SLOW  |Clk_BUFGP         |   0.000|
Mem_Addr<2> |    1.869(R)|      SLOW  |   -0.910(R)|      SLOW  |Clk_BUFGP         |   0.000|
Mem_Addr<3> |    1.583(R)|      SLOW  |   -0.657(R)|      SLOW  |Clk_BUFGP         |   0.000|
Mem_Addr<4> |    1.711(R)|      SLOW  |   -0.456(R)|      SLOW  |Clk_BUFGP         |   0.000|
Mem_Addr<5> |    1.737(R)|      SLOW  |   -0.636(R)|      SLOW  |Clk_BUFGP         |   0.000|
Mem_Addr<6> |    1.752(R)|      SLOW  |   -0.653(R)|      SLOW  |Clk_BUFGP         |   0.000|
Mem_Addr<7> |    1.442(R)|      SLOW  |   -0.359(R)|      SLOW  |Clk_BUFGP         |   0.000|
Mem_Write   |    4.143(R)|      SLOW  |   -2.051(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |         7.567(R)|      SLOW  |         3.982(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<1>      |         7.567(R)|      SLOW  |         3.982(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<2>      |         7.174(R)|      SLOW  |         3.754(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<3>      |         7.174(R)|      SLOW  |         3.754(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<4>      |         7.264(R)|      SLOW  |         3.775(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<5>      |         7.264(R)|      SLOW  |         3.775(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<6>      |         7.347(R)|      SLOW  |         3.856(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<7>      |         7.367(R)|      SLOW  |         3.837(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.459|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 06 18:38:24 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



