module testbench();
	logic clk;
	logic reset;
	logic [31:0] WriteData,DataAdr;
	logic MemWrite;
	//instantiatedevicetobetested
	top dut(clk,reset,WriteData,DataAdr,MemWrite);
	
	//initializetest
	initial
	begin
		reset<=1;#22;reset<=0;
	end
	//generateclocktosequencetests 
	always
	begin
		clk<=1;#5;clk<=0;#5;
	end
	
//checkthat7getswrittentoaddress0x64
//atendofprogram
	always@(negedgeclk)
	begin
		if(MemWrite)begin
			if(DataAdr === 100 & WriteData === 7)begin
				$display("Simulation succeeded");
				$stop;
			end else if(DataAdr!==96)begin
				$display("Simulation failed");
				$stop;
			end
		end
	end
endmodule 