// Seed: 1040038125
module module_0 (
    output uwire id_0,
    output wor id_1,
    output supply1 id_2,
    output wor id_3,
    output wand id_4,
    input supply1 id_5,
    input wor id_6,
    input supply1 id_7,
    output tri1 id_8,
    input wor id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri id_12,
    output wor id_13,
    output wor id_14,
    input uwire id_15,
    output wire id_16,
    output tri id_17,
    input tri0 id_18,
    input wor id_19,
    input tri0 id_20,
    input wire id_21,
    input wire id_22,
    output wire id_23,
    input wire id_24,
    input tri0 id_25,
    input supply0 id_26
);
  tri1 id_28 = -1;
endmodule
module module_0 (
    input uwire id_0,
    output tri id_1,
    input supply0 id_2,
    output wire id_3,
    output tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    output logic id_7,
    input tri0 id_8,
    input tri id_9,
    output wire module_1
);
  always_ff @(*) id_7 = 1;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_6,
      id_2,
      id_2,
      id_1,
      id_9,
      id_8,
      id_0,
      id_6,
      id_1,
      id_4,
      id_6,
      id_4,
      id_3,
      id_8,
      id_2,
      id_6,
      id_2,
      id_8,
      id_4,
      id_9,
      id_9,
      id_0
  );
  assign modCall_1.id_18 = 0;
endmodule
