

================================================================
== Vivado HLS Report for 'Filter'
================================================================
* Date:           Thu Dec 14 23:06:45 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DWT
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.232|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  403521|  403521|  403521|  403521|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  403520|  403520|      2522|          -|          -|   160|    no    |
        | + Loop 1.1  |    2520|    2520|        21|          -|          -|   120|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    693|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     25|    1903|   3685|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    131|    -|
|Register         |        -|      -|     539|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     25|    2442|   4509|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     11|       2|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |DWT_Accel_dadd_64jbC_U65  |DWT_Accel_dadd_64jbC  |        0|      3|  445|  1149|    0|
    |DWT_Accel_dmul_64fYi_U66  |DWT_Accel_dmul_64fYi  |        0|     11|  317|   578|    0|
    |DWT_Accel_dmul_64fYi_U67  |DWT_Accel_dmul_64fYi  |        0|     11|  317|   578|    0|
    |DWT_Accel_mux_832ibs_U70  |DWT_Accel_mux_832ibs  |        0|      0|    0|    45|    0|
    |DWT_Accel_mux_832ibs_U71  |DWT_Accel_mux_832ibs  |        0|      0|    0|    45|    0|
    |DWT_Accel_sitodp_hbi_U68  |DWT_Accel_sitodp_hbi  |        0|      0|  412|   645|    0|
    |DWT_Accel_sitodp_hbi_U69  |DWT_Accel_sitodp_hbi  |        0|      0|  412|   645|    0|
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                     |                      |        0|     25| 1903|  3685|    0|
    +--------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |add_ln186_1_fu_544_p2  |     +    |      0|  0|   12|          12|          12|
    |add_ln186_fu_538_p2    |     +    |      0|  0|   12|          12|          12|
    |add_ln502_fu_658_p2    |     +    |      0|  0|   12|          11|          12|
    |i_fu_478_p2            |     +    |      0|  0|   15|           8|           1|
    |j_fu_494_p2            |     +    |      0|  0|   15|           7|           1|
    |sub_ln1311_fu_672_p2   |     -    |      0|  0|   13|          10|          11|
    |icmp_ln180_fu_472_p2   |   icmp   |      0|  0|   11|           8|           8|
    |icmp_ln182_fu_488_p2   |   icmp   |      0|  0|   11|           7|           5|
    |r_V_fu_701_p2          |   lshr   |      0|  0|  162|          54|          54|
    |ush_fu_681_p3          |  select  |      0|  0|   12|           1|          12|
    |val_V_fu_735_p3        |  select  |      0|  0|   16|           1|          16|
    |r_V_4_fu_707_p2        |    shl   |      0|  0|  402|         121|         121|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0|  693|         252|         265|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------+-----+-----------+-----+-----------+
    |     Name    | LUT | Input Size| Bits| Total Bits|
    +-------------+-----+-----------+-----+-----------+
    |ap_NS_fsm    |  113|         24|    1|         24|
    |i_0_reg_430  |    9|          2|    8|         16|
    |j_0_reg_441  |    9|          2|    7|         14|
    +-------------+-----+-----------+-----+-----------+
    |Total        |  131|         28|   16|         54|
    +-------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |C_0_addr_reg_912      |  12|   0|   12|          0|
    |C_1_addr_reg_917      |  12|   0|   12|          0|
    |C_2_addr_reg_922      |  12|   0|   12|          0|
    |C_3_addr_reg_927      |  12|   0|   12|          0|
    |C_4_addr_reg_932      |  12|   0|   12|          0|
    |C_5_addr_reg_937      |  12|   0|   12|          0|
    |C_6_addr_reg_942      |  12|   0|   12|          0|
    |C_7_addr_reg_947      |  12|   0|   12|          0|
    |ap_CS_fsm             |  23|   0|   23|          0|
    |i_0_reg_430           |   8|   0|    8|          0|
    |i_reg_746             |   8|   0|    8|          0|
    |j_0_reg_441           |   7|   0|    7|          0|
    |j_reg_759             |   7|   0|    7|          0|
    |tmp_23_reg_891        |  64|   0|   64|          0|
    |tmp_24_reg_886        |  64|   0|   64|          0|
    |tmp_25_reg_896        |  64|   0|   64|          0|
    |tmp_3_reg_866         |  16|   0|   16|          0|
    |tmp_V_4_reg_907       |  52|   0|   52|          0|
    |tmp_V_reg_901         |  11|   0|   11|          0|
    |tmp_reg_861           |  16|   0|   16|          0|
    |tmp_s_reg_881         |  64|   0|   64|          0|
    |trunc_ln186_reg_764   |   3|   0|    3|          0|
    |val_V_reg_952         |  16|   0|   16|          0|
    |zext_ln182_reg_751    |   8|   0|   12|          4|
    |zext_ln186_3_reg_769  |  12|   0|   64|         52|
    +----------------------+----+----+-----+-----------+
    |Total                 | 539|   0|  595|         56|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    Filter    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    Filter    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    Filter    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    Filter    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    Filter    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    Filter    | return value |
|A_0_address0  | out |   12|  ap_memory |      A_0     |     array    |
|A_0_ce0       | out |    1|  ap_memory |      A_0     |     array    |
|A_0_q0        |  in |   16|  ap_memory |      A_0     |     array    |
|A_1_address0  | out |   12|  ap_memory |      A_1     |     array    |
|A_1_ce0       | out |    1|  ap_memory |      A_1     |     array    |
|A_1_q0        |  in |   16|  ap_memory |      A_1     |     array    |
|A_2_address0  | out |   12|  ap_memory |      A_2     |     array    |
|A_2_ce0       | out |    1|  ap_memory |      A_2     |     array    |
|A_2_q0        |  in |   16|  ap_memory |      A_2     |     array    |
|A_3_address0  | out |   12|  ap_memory |      A_3     |     array    |
|A_3_ce0       | out |    1|  ap_memory |      A_3     |     array    |
|A_3_q0        |  in |   16|  ap_memory |      A_3     |     array    |
|A_4_address0  | out |   12|  ap_memory |      A_4     |     array    |
|A_4_ce0       | out |    1|  ap_memory |      A_4     |     array    |
|A_4_q0        |  in |   16|  ap_memory |      A_4     |     array    |
|A_5_address0  | out |   12|  ap_memory |      A_5     |     array    |
|A_5_ce0       | out |    1|  ap_memory |      A_5     |     array    |
|A_5_q0        |  in |   16|  ap_memory |      A_5     |     array    |
|A_6_address0  | out |   12|  ap_memory |      A_6     |     array    |
|A_6_ce0       | out |    1|  ap_memory |      A_6     |     array    |
|A_6_q0        |  in |   16|  ap_memory |      A_6     |     array    |
|A_7_address0  | out |   12|  ap_memory |      A_7     |     array    |
|A_7_ce0       | out |    1|  ap_memory |      A_7     |     array    |
|A_7_q0        |  in |   16|  ap_memory |      A_7     |     array    |
|B_0_address0  | out |   12|  ap_memory |      B_0     |     array    |
|B_0_ce0       | out |    1|  ap_memory |      B_0     |     array    |
|B_0_q0        |  in |   16|  ap_memory |      B_0     |     array    |
|B_1_address0  | out |   12|  ap_memory |      B_1     |     array    |
|B_1_ce0       | out |    1|  ap_memory |      B_1     |     array    |
|B_1_q0        |  in |   16|  ap_memory |      B_1     |     array    |
|B_2_address0  | out |   12|  ap_memory |      B_2     |     array    |
|B_2_ce0       | out |    1|  ap_memory |      B_2     |     array    |
|B_2_q0        |  in |   16|  ap_memory |      B_2     |     array    |
|B_3_address0  | out |   12|  ap_memory |      B_3     |     array    |
|B_3_ce0       | out |    1|  ap_memory |      B_3     |     array    |
|B_3_q0        |  in |   16|  ap_memory |      B_3     |     array    |
|B_4_address0  | out |   12|  ap_memory |      B_4     |     array    |
|B_4_ce0       | out |    1|  ap_memory |      B_4     |     array    |
|B_4_q0        |  in |   16|  ap_memory |      B_4     |     array    |
|B_5_address0  | out |   12|  ap_memory |      B_5     |     array    |
|B_5_ce0       | out |    1|  ap_memory |      B_5     |     array    |
|B_5_q0        |  in |   16|  ap_memory |      B_5     |     array    |
|B_6_address0  | out |   12|  ap_memory |      B_6     |     array    |
|B_6_ce0       | out |    1|  ap_memory |      B_6     |     array    |
|B_6_q0        |  in |   16|  ap_memory |      B_6     |     array    |
|B_7_address0  | out |   12|  ap_memory |      B_7     |     array    |
|B_7_ce0       | out |    1|  ap_memory |      B_7     |     array    |
|B_7_q0        |  in |   16|  ap_memory |      B_7     |     array    |
|C_0_address0  | out |   12|  ap_memory |      C_0     |     array    |
|C_0_ce0       | out |    1|  ap_memory |      C_0     |     array    |
|C_0_we0       | out |    1|  ap_memory |      C_0     |     array    |
|C_0_d0        | out |   16|  ap_memory |      C_0     |     array    |
|C_1_address0  | out |   12|  ap_memory |      C_1     |     array    |
|C_1_ce0       | out |    1|  ap_memory |      C_1     |     array    |
|C_1_we0       | out |    1|  ap_memory |      C_1     |     array    |
|C_1_d0        | out |   16|  ap_memory |      C_1     |     array    |
|C_2_address0  | out |   12|  ap_memory |      C_2     |     array    |
|C_2_ce0       | out |    1|  ap_memory |      C_2     |     array    |
|C_2_we0       | out |    1|  ap_memory |      C_2     |     array    |
|C_2_d0        | out |   16|  ap_memory |      C_2     |     array    |
|C_3_address0  | out |   12|  ap_memory |      C_3     |     array    |
|C_3_ce0       | out |    1|  ap_memory |      C_3     |     array    |
|C_3_we0       | out |    1|  ap_memory |      C_3     |     array    |
|C_3_d0        | out |   16|  ap_memory |      C_3     |     array    |
|C_4_address0  | out |   12|  ap_memory |      C_4     |     array    |
|C_4_ce0       | out |    1|  ap_memory |      C_4     |     array    |
|C_4_we0       | out |    1|  ap_memory |      C_4     |     array    |
|C_4_d0        | out |   16|  ap_memory |      C_4     |     array    |
|C_5_address0  | out |   12|  ap_memory |      C_5     |     array    |
|C_5_ce0       | out |    1|  ap_memory |      C_5     |     array    |
|C_5_we0       | out |    1|  ap_memory |      C_5     |     array    |
|C_5_d0        | out |   16|  ap_memory |      C_5     |     array    |
|C_6_address0  | out |   12|  ap_memory |      C_6     |     array    |
|C_6_ce0       | out |    1|  ap_memory |      C_6     |     array    |
|C_6_we0       | out |    1|  ap_memory |      C_6     |     array    |
|C_6_d0        | out |   16|  ap_memory |      C_6     |     array    |
|C_7_address0  | out |   12|  ap_memory |      C_7     |     array    |
|C_7_ce0       | out |    1|  ap_memory |      C_7     |     array    |
|C_7_we0       | out |    1|  ap_memory |      C_7     |     array    |
|C_7_d0        | out |   16|  ap_memory |      C_7     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

