{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79936,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79966,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000642481,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000333269,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000145291,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000333269,
	"finish__design__instance__count__class:buffer": 6,
	"finish__design__instance__area__class:buffer": 40.0384,
	"finish__design__instance__count__class:clock_buffer": 7,
	"finish__design__instance__area__class:clock_buffer": 86.3328,
	"finish__design__instance__count__class:timing_repair_buffer": 31,
	"finish__design__instance__area__class:timing_repair_buffer": 138.883,
	"finish__design__instance__count__class:inverter": 6,
	"finish__design__instance__area__class:inverter": 22.5216,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 7.5072,
	"finish__design__instance__count__class:sequential_cell": 52,
	"finish__design__instance__area__class:sequential_cell": 1302.5,
	"finish__design__instance__count__class:multi_input_combinational_cell": 130,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1300,
	"finish__design__instance__count": 233,
	"finish__design__instance__area": 2897.78,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1.99371,
	"finish__clock__skew__setup": 0.0132686,
	"finish__clock__skew__hold": 0.0132686,
	"finish__timing__drv__max_slew_limit": 0.674482,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.702492,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0011486,
	"finish__power__switching__total": 0.000730332,
	"finish__power__leakage__total": 1.26286e-09,
	"finish__power__total": 0.00187894,
	"finish__design__io": 31,
	"finish__design__die__area": 5130.14,
	"finish__design__core__area": 4504.32,
	"finish__design__instance__count": 285,
	"finish__design__instance__area": 2962.84,
	"finish__design__instance__count__stdcell": 285,
	"finish__design__instance__area__stdcell": 2962.84,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.657778,
	"finish__design__instance__utilization__stdcell": 0.657778,
	"finish__design__rows": 24,
	"finish__design__rows:unithd": 24,
	"finish__design__sites": 3600,
	"finish__design__sites:unithd": 3600,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}