MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  97.60ps 97.60ps 97.60ps 97.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  82.10ps 82.10ps 82.10ps 82.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  83.80ps 83.80ps 83.80ps 83.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  87.10ps 87.10ps 87.10ps 87.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  88.30ps 88.30ps 88.30ps 88.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  110.90ps 110.90ps 110.90ps 110.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  81.70ps 81.70ps 81.70ps 81.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  83.90ps 83.90ps 83.90ps 83.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  84.10ps 84.10ps 84.10ps 84.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  79.90ps 79.90ps 79.90ps 79.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  88.70ps 88.70ps 88.70ps 88.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  89.90ps 89.90ps 89.90ps 89.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  69.50ps 69.50ps 69.50ps 69.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  75.50ps 75.50ps 75.50ps 75.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  84.30ps 84.30ps 84.30ps 84.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  97.40ps 97.40ps 97.40ps 97.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  97.70ps 97.70ps 97.70ps 97.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  81.50ps 81.50ps 81.50ps 81.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  93.20ps 93.20ps 93.20ps 93.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  86.30ps 86.30ps 86.30ps 86.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  75.40ps 75.40ps 75.40ps 75.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  89.90ps 89.90ps 89.90ps 89.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  75.50ps 75.50ps 75.50ps 75.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  88.40ps 88.40ps 88.40ps 88.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  76.20ps 76.20ps 76.20ps 76.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  91.90ps 91.90ps 91.90ps 91.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  99.60ps 99.60ps 99.60ps 99.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  99.90ps 99.90ps 99.90ps 99.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  76.20ps 76.20ps 76.20ps 76.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  80.70ps 80.70ps 80.70ps 80.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  84.60ps 84.60ps 84.60ps 84.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  84.10ps 84.10ps 84.10ps 84.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  99.20ps 99.20ps 99.20ps 99.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  75.40ps 75.40ps 75.40ps 75.40ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  48.50ps 48.50ps 48.50ps 48.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  83.40ps 83.40ps 83.40ps 83.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  71.60ps 71.60ps 71.60ps 71.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  83.40ps 83.40ps 83.40ps 83.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  91.50ps 91.50ps 91.50ps 91.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  93.90ps 93.90ps 93.90ps 93.90ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  50.50ps 50.50ps 50.50ps 50.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  78.90ps 78.90ps 78.90ps 78.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  89.30ps 89.30ps 89.30ps 89.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  93.70ps 93.70ps 93.70ps 93.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  84.00ps 84.00ps 84.00ps 84.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  84.30ps 84.30ps 84.30ps 84.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  65.90ps 65.90ps 65.90ps 65.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  71.10ps 71.10ps 71.10ps 71.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  80.50ps 80.50ps 80.50ps 80.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  71.80ps 71.80ps 71.80ps 71.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  84.30ps 84.30ps 84.30ps 84.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  79.70ps 79.70ps 79.70ps 79.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  85.20ps 85.20ps 85.20ps 85.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  100.30ps 100.30ps 100.30ps 100.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  81.30ps 81.30ps 81.30ps 81.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  64.90ps 64.90ps 64.90ps 64.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  73.70ps 73.70ps 73.70ps 73.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  70.50ps 70.50ps 70.50ps 70.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  83.50ps 83.50ps 83.50ps 83.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  84.20ps 84.20ps 84.20ps 84.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  82.30ps 82.30ps 82.30ps 82.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  68.80ps 68.80ps 68.80ps 68.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  81.70ps 81.70ps 81.70ps 81.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  69.90ps 69.90ps 69.90ps 69.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  93.90ps 93.90ps 93.90ps 93.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  74.30ps 74.30ps 74.30ps 74.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  67.60ps 67.60ps 67.60ps 67.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  72.80ps 72.80ps 72.80ps 72.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  73.70ps 73.70ps 73.70ps 73.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  71.40ps 71.40ps 71.40ps 71.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  75.70ps 75.70ps 75.70ps 75.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  71.10ps 71.10ps 71.10ps 71.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  82.40ps 82.40ps 82.40ps 82.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  55.30ps 55.30ps 55.30ps 55.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  49.50ps 49.50ps 49.50ps 49.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  72.40ps 72.40ps 72.40ps 72.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  66.00ps 66.00ps 66.00ps 66.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  73.70ps 73.70ps 73.70ps 73.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  67.50ps 67.50ps 67.50ps 67.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  70.60ps 70.60ps 70.60ps 70.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  67.00ps 67.00ps 67.00ps 67.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  69.10ps 69.10ps 69.10ps 69.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  67.90ps 67.90ps 67.90ps 67.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  68.50ps 68.50ps 68.50ps 68.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  69.30ps 69.30ps 69.30ps 69.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  48.20ps 48.20ps 48.20ps 48.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  62.90ps 62.90ps 62.90ps 62.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  63.60ps 63.60ps 63.60ps 63.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  68.50ps 68.50ps 68.50ps 68.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  59.10ps 59.10ps 59.10ps 59.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  66.20ps 66.20ps 66.20ps 66.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  60.50ps 60.50ps 60.50ps 60.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  81.70ps 81.70ps 81.70ps 81.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  63.70ps 63.70ps 63.70ps 63.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  62.60ps 62.60ps 62.60ps 62.60ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[1]/CLK  72.30ps 72.30ps 72.30ps 72.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  54.70ps 54.70ps 54.70ps 54.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  64.10ps 64.10ps 64.10ps 64.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  60.40ps 60.40ps 60.40ps 60.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  56.80ps 56.80ps 56.80ps 56.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  55.70ps 55.70ps 55.70ps 55.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  61.10ps 61.10ps 61.10ps 61.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  51.20ps 51.20ps 51.20ps 51.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  53.20ps 53.20ps 53.20ps 53.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  53.70ps 53.70ps 53.70ps 53.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  57.10ps 57.10ps 57.10ps 57.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  54.30ps 54.30ps 54.30ps 54.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  54.00ps 54.00ps 54.00ps 54.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[3]/CLK  31.80ps 31.80ps 31.80ps 31.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  53.60ps 53.60ps 53.60ps 53.60ps 0pf view_tc
MacroModel pin core_e_reg_reg[8]/CLK  28.50ps 28.50ps 28.50ps 28.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  49.90ps 49.90ps 49.90ps 49.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  62.90ps 62.90ps 62.90ps 62.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  50.80ps 50.80ps 50.80ps 50.80ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[0]/CLK  66.40ps 66.40ps 66.40ps 66.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  48.60ps 48.60ps 48.60ps 48.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  47.60ps 47.60ps 47.60ps 47.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  47.90ps 47.90ps 47.90ps 47.90ps 0pf view_tc
MacroModel pin init_reg_reg/CLK  42.50ps 42.50ps 42.50ps 42.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  57.00ps 57.00ps 57.00ps 57.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  34.30ps 34.30ps 34.30ps 34.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][24]/CLK  41.10ps 41.10ps 41.10ps 41.10ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  28.20ps 28.20ps 28.20ps 28.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][23]/CLK  39.50ps 39.50ps 39.50ps 39.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][24]/CLK  38.80ps 38.80ps 38.80ps 38.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[1]/CLK  27.50ps 27.50ps 27.50ps 27.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][25]/CLK  31.80ps 31.80ps 31.80ps 31.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[4]/CLK  30.90ps 30.90ps 30.90ps 30.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][25]/CLK  29.20ps 29.20ps 29.20ps 29.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][23]/CLK  29.20ps 29.20ps 29.20ps 29.20ps 0pf view_tc
MacroModel pin core_e_reg_reg[2]/CLK  26.40ps 26.40ps 26.40ps 26.40ps 0pf view_tc
MacroModel pin core_e_reg_reg[20]/CLK  10.30ps 10.30ps 10.30ps 10.30ps 0pf view_tc
