// Seed: 1045538855
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output wand id_2,
    output supply1 id_3,
    output tri id_4,
    output wor id_5,
    output tri0 id_6,
    input supply1 id_7,
    output uwire id_8,
    input uwire id_9,
    input tri1 id_10,
    input supply1 id_11,
    output wand id_12,
    output wor id_13
);
  logic [7:0] id_15;
  wire id_16;
  assign id_15[1 : 1]  = ~&1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    output wor id_2
);
  id_4(
      id_2 - id_1
  );
  assign id_0 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2
  );
  wire id_5;
  wire id_6;
endmodule
