<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>uvm_reg_mem_access_seq</title><link rel="stylesheet" type="text/css" href="../../styles/main.css" /><script type="text/javascript" src="../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Topic325"></a><div class="CTopic TClass LSystemVerilog first">
 <div class="CTitle">uvm_reg_mem_access_seq</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype325"><a class="CPEntry Parent TClass" href="../../index.html#SystemVerilogClass:uvm_reg_sequence" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,469);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_sequence<span class="TemplateSignature"> #(uvm_sequence #(uvm_reg_item))</span></div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_reg_mem_access_seq</div></div></div>
 <div class="CBody"><p>Verify the accessibility of all registers and memories in a block by executing the <a href="../../index.html#SystemVerilogClass:uvm_reg_access_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,321);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_access_seq</a> and <a href="../../index.html#SystemVerilogClass:uvm_mem_access_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,556);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_mem_access_seq</a> sequence respectively on every register and memory within it.</p><p>Blocks and registers with the NO_REG_TESTS or the NO_REG_ACCESS_TEST attribute are not verified.</p></div>
</div>

</body></html>