#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1188830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11889c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x117b2d0 .functor NOT 1, L_0x11d77b0, C4<0>, C4<0>, C4<0>;
L_0x11d7590 .functor XOR 2, L_0x11d7430, L_0x11d74f0, C4<00>, C4<00>;
L_0x11d76a0 .functor XOR 2, L_0x11d7590, L_0x11d7600, C4<00>, C4<00>;
v0x11d2c20_0 .net *"_ivl_10", 1 0, L_0x11d7600;  1 drivers
v0x11d2d20_0 .net *"_ivl_12", 1 0, L_0x11d76a0;  1 drivers
v0x11d2e00_0 .net *"_ivl_2", 1 0, L_0x11d5fe0;  1 drivers
v0x11d2ec0_0 .net *"_ivl_4", 1 0, L_0x11d7430;  1 drivers
v0x11d2fa0_0 .net *"_ivl_6", 1 0, L_0x11d74f0;  1 drivers
v0x11d30d0_0 .net *"_ivl_8", 1 0, L_0x11d7590;  1 drivers
v0x11d31b0_0 .net "a", 0 0, v0x11cfab0_0;  1 drivers
v0x11d3250_0 .net "b", 0 0, v0x11cfb50_0;  1 drivers
v0x11d32f0_0 .net "c", 0 0, v0x11cfbf0_0;  1 drivers
v0x11d3390_0 .var "clk", 0 0;
v0x11d3430_0 .net "d", 0 0, v0x11cfd30_0;  1 drivers
v0x11d34d0_0 .net "out_pos_dut", 0 0, L_0x11d7190;  1 drivers
v0x11d3570_0 .net "out_pos_ref", 0 0, L_0x11d4aa0;  1 drivers
v0x11d3610_0 .net "out_sop_dut", 0 0, L_0x11d5a00;  1 drivers
v0x11d36b0_0 .net "out_sop_ref", 0 0, L_0x11aa260;  1 drivers
v0x11d3750_0 .var/2u "stats1", 223 0;
v0x11d37f0_0 .var/2u "strobe", 0 0;
v0x11d3890_0 .net "tb_match", 0 0, L_0x11d77b0;  1 drivers
v0x11d3960_0 .net "tb_mismatch", 0 0, L_0x117b2d0;  1 drivers
v0x11d3a00_0 .net "wavedrom_enable", 0 0, v0x11d0000_0;  1 drivers
v0x11d3ad0_0 .net "wavedrom_title", 511 0, v0x11d00a0_0;  1 drivers
L_0x11d5fe0 .concat [ 1 1 0 0], L_0x11d4aa0, L_0x11aa260;
L_0x11d7430 .concat [ 1 1 0 0], L_0x11d4aa0, L_0x11aa260;
L_0x11d74f0 .concat [ 1 1 0 0], L_0x11d7190, L_0x11d5a00;
L_0x11d7600 .concat [ 1 1 0 0], L_0x11d4aa0, L_0x11aa260;
L_0x11d77b0 .cmp/eeq 2, L_0x11d5fe0, L_0x11d76a0;
S_0x1188b50 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x11889c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x117b6b0 .functor AND 1, v0x11cfbf0_0, v0x11cfd30_0, C4<1>, C4<1>;
L_0x117ba90 .functor NOT 1, v0x11cfab0_0, C4<0>, C4<0>, C4<0>;
L_0x117be70 .functor NOT 1, v0x11cfb50_0, C4<0>, C4<0>, C4<0>;
L_0x117c0f0 .functor AND 1, L_0x117ba90, L_0x117be70, C4<1>, C4<1>;
L_0x1193450 .functor AND 1, L_0x117c0f0, v0x11cfbf0_0, C4<1>, C4<1>;
L_0x11aa260 .functor OR 1, L_0x117b6b0, L_0x1193450, C4<0>, C4<0>;
L_0x11d3f20 .functor NOT 1, v0x11cfb50_0, C4<0>, C4<0>, C4<0>;
L_0x11d3f90 .functor OR 1, L_0x11d3f20, v0x11cfd30_0, C4<0>, C4<0>;
L_0x11d40a0 .functor AND 1, v0x11cfbf0_0, L_0x11d3f90, C4<1>, C4<1>;
L_0x11d4160 .functor NOT 1, v0x11cfab0_0, C4<0>, C4<0>, C4<0>;
L_0x11d4230 .functor OR 1, L_0x11d4160, v0x11cfb50_0, C4<0>, C4<0>;
L_0x11d42a0 .functor AND 1, L_0x11d40a0, L_0x11d4230, C4<1>, C4<1>;
L_0x11d4420 .functor NOT 1, v0x11cfb50_0, C4<0>, C4<0>, C4<0>;
L_0x11d4490 .functor OR 1, L_0x11d4420, v0x11cfd30_0, C4<0>, C4<0>;
L_0x11d43b0 .functor AND 1, v0x11cfbf0_0, L_0x11d4490, C4<1>, C4<1>;
L_0x11d4620 .functor NOT 1, v0x11cfab0_0, C4<0>, C4<0>, C4<0>;
L_0x11d4720 .functor OR 1, L_0x11d4620, v0x11cfd30_0, C4<0>, C4<0>;
L_0x11d47e0 .functor AND 1, L_0x11d43b0, L_0x11d4720, C4<1>, C4<1>;
L_0x11d4990 .functor XNOR 1, L_0x11d42a0, L_0x11d47e0, C4<0>, C4<0>;
v0x117ac00_0 .net *"_ivl_0", 0 0, L_0x117b6b0;  1 drivers
v0x117b000_0 .net *"_ivl_12", 0 0, L_0x11d3f20;  1 drivers
v0x117b3e0_0 .net *"_ivl_14", 0 0, L_0x11d3f90;  1 drivers
v0x117b7c0_0 .net *"_ivl_16", 0 0, L_0x11d40a0;  1 drivers
v0x117bba0_0 .net *"_ivl_18", 0 0, L_0x11d4160;  1 drivers
v0x117bf80_0 .net *"_ivl_2", 0 0, L_0x117ba90;  1 drivers
v0x117c200_0 .net *"_ivl_20", 0 0, L_0x11d4230;  1 drivers
v0x11ce020_0 .net *"_ivl_24", 0 0, L_0x11d4420;  1 drivers
v0x11ce100_0 .net *"_ivl_26", 0 0, L_0x11d4490;  1 drivers
v0x11ce1e0_0 .net *"_ivl_28", 0 0, L_0x11d43b0;  1 drivers
v0x11ce2c0_0 .net *"_ivl_30", 0 0, L_0x11d4620;  1 drivers
v0x11ce3a0_0 .net *"_ivl_32", 0 0, L_0x11d4720;  1 drivers
v0x11ce480_0 .net *"_ivl_36", 0 0, L_0x11d4990;  1 drivers
L_0x7f953ec4f018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x11ce540_0 .net *"_ivl_38", 0 0, L_0x7f953ec4f018;  1 drivers
v0x11ce620_0 .net *"_ivl_4", 0 0, L_0x117be70;  1 drivers
v0x11ce700_0 .net *"_ivl_6", 0 0, L_0x117c0f0;  1 drivers
v0x11ce7e0_0 .net *"_ivl_8", 0 0, L_0x1193450;  1 drivers
v0x11ce8c0_0 .net "a", 0 0, v0x11cfab0_0;  alias, 1 drivers
v0x11ce980_0 .net "b", 0 0, v0x11cfb50_0;  alias, 1 drivers
v0x11cea40_0 .net "c", 0 0, v0x11cfbf0_0;  alias, 1 drivers
v0x11ceb00_0 .net "d", 0 0, v0x11cfd30_0;  alias, 1 drivers
v0x11cebc0_0 .net "out_pos", 0 0, L_0x11d4aa0;  alias, 1 drivers
v0x11cec80_0 .net "out_sop", 0 0, L_0x11aa260;  alias, 1 drivers
v0x11ced40_0 .net "pos0", 0 0, L_0x11d42a0;  1 drivers
v0x11cee00_0 .net "pos1", 0 0, L_0x11d47e0;  1 drivers
L_0x11d4aa0 .functor MUXZ 1, L_0x7f953ec4f018, L_0x11d42a0, L_0x11d4990, C4<>;
S_0x11cef80 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x11889c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x11cfab0_0 .var "a", 0 0;
v0x11cfb50_0 .var "b", 0 0;
v0x11cfbf0_0 .var "c", 0 0;
v0x11cfc90_0 .net "clk", 0 0, v0x11d3390_0;  1 drivers
v0x11cfd30_0 .var "d", 0 0;
v0x11cfe20_0 .var/2u "fail", 0 0;
v0x11cfec0_0 .var/2u "fail1", 0 0;
v0x11cff60_0 .net "tb_match", 0 0, L_0x11d77b0;  alias, 1 drivers
v0x11d0000_0 .var "wavedrom_enable", 0 0;
v0x11d00a0_0 .var "wavedrom_title", 511 0;
E_0x11871a0/0 .event negedge, v0x11cfc90_0;
E_0x11871a0/1 .event posedge, v0x11cfc90_0;
E_0x11871a0 .event/or E_0x11871a0/0, E_0x11871a0/1;
S_0x11cf2b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x11cef80;
 .timescale -12 -12;
v0x11cf4f0_0 .var/2s "i", 31 0;
E_0x1187040 .event posedge, v0x11cfc90_0;
S_0x11cf5f0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x11cef80;
 .timescale -12 -12;
v0x11cf7f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x11cf8d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x11cef80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x11d0280 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x11889c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x11d4c50 .functor NOT 1, v0x11cfab0_0, C4<0>, C4<0>, C4<0>;
L_0x11d4ce0 .functor NOT 1, v0x11cfb50_0, C4<0>, C4<0>, C4<0>;
L_0x11d4e80 .functor AND 1, L_0x11d4c50, L_0x11d4ce0, C4<1>, C4<1>;
L_0x11d4f90 .functor AND 1, L_0x11d4e80, v0x11cfbf0_0, C4<1>, C4<1>;
L_0x11d5190 .functor NOT 1, v0x11cfd30_0, C4<0>, C4<0>, C4<0>;
L_0x11d5310 .functor AND 1, L_0x11d4f90, L_0x11d5190, C4<1>, C4<1>;
L_0x11d5460 .functor NOT 1, v0x11cfab0_0, C4<0>, C4<0>, C4<0>;
L_0x11d55e0 .functor AND 1, L_0x11d5460, v0x11cfb50_0, C4<1>, C4<1>;
L_0x11d56f0 .functor AND 1, L_0x11d55e0, v0x11cfbf0_0, C4<1>, C4<1>;
L_0x11d57b0 .functor AND 1, L_0x11d56f0, v0x11cfd30_0, C4<1>, C4<1>;
L_0x11d58d0 .functor OR 1, L_0x11d5310, L_0x11d57b0, C4<0>, C4<0>;
L_0x11d5990 .functor AND 1, v0x11cfab0_0, v0x11cfb50_0, C4<1>, C4<1>;
L_0x11d5a70 .functor AND 1, L_0x11d5990, v0x11cfbf0_0, C4<1>, C4<1>;
L_0x11d5b30 .functor AND 1, L_0x11d5a70, v0x11cfd30_0, C4<1>, C4<1>;
L_0x11d5a00 .functor OR 1, L_0x11d58d0, L_0x11d5b30, C4<0>, C4<0>;
L_0x11d5d60 .functor OR 1, v0x11cfab0_0, v0x11cfb50_0, C4<0>, C4<0>;
L_0x11d5e60 .functor NOT 1, v0x11cfbf0_0, C4<0>, C4<0>, C4<0>;
L_0x11d5ed0 .functor OR 1, L_0x11d5d60, L_0x11d5e60, C4<0>, C4<0>;
L_0x11d6080 .functor OR 1, L_0x11d5ed0, v0x11cfd30_0, C4<0>, C4<0>;
L_0x11d6140 .functor NOT 1, v0x11cfb50_0, C4<0>, C4<0>, C4<0>;
L_0x11d6260 .functor OR 1, v0x11cfab0_0, L_0x11d6140, C4<0>, C4<0>;
L_0x11d6320 .functor NOT 1, v0x11cfbf0_0, C4<0>, C4<0>, C4<0>;
L_0x11d6450 .functor OR 1, L_0x11d6260, L_0x11d6320, C4<0>, C4<0>;
L_0x11d6560 .functor NOT 1, v0x11cfd30_0, C4<0>, C4<0>, C4<0>;
L_0x11d66a0 .functor OR 1, L_0x11d6450, L_0x11d6560, C4<0>, C4<0>;
L_0x11d67b0 .functor AND 1, L_0x11d6080, L_0x11d66a0, C4<1>, C4<1>;
L_0x11d69a0 .functor NOT 1, v0x11cfab0_0, C4<0>, C4<0>, C4<0>;
L_0x11d6a10 .functor NOT 1, v0x11cfb50_0, C4<0>, C4<0>, C4<0>;
L_0x11d6b70 .functor OR 1, L_0x11d69a0, L_0x11d6a10, C4<0>, C4<0>;
L_0x11d6c80 .functor NOT 1, v0x11cfbf0_0, C4<0>, C4<0>, C4<0>;
L_0x11d6df0 .functor OR 1, L_0x11d6b70, L_0x11d6c80, C4<0>, C4<0>;
L_0x11d6f00 .functor NOT 1, v0x11cfd30_0, C4<0>, C4<0>, C4<0>;
L_0x11d7080 .functor OR 1, L_0x11d6df0, L_0x11d6f00, C4<0>, C4<0>;
L_0x11d7190 .functor AND 1, L_0x11d67b0, L_0x11d7080, C4<1>, C4<1>;
v0x11d0440_0 .net *"_ivl_0", 0 0, L_0x11d4c50;  1 drivers
v0x11d0520_0 .net *"_ivl_10", 0 0, L_0x11d5310;  1 drivers
v0x11d0600_0 .net *"_ivl_12", 0 0, L_0x11d5460;  1 drivers
v0x11d06f0_0 .net *"_ivl_14", 0 0, L_0x11d55e0;  1 drivers
v0x11d07d0_0 .net *"_ivl_16", 0 0, L_0x11d56f0;  1 drivers
v0x11d0900_0 .net *"_ivl_18", 0 0, L_0x11d57b0;  1 drivers
v0x11d09e0_0 .net *"_ivl_2", 0 0, L_0x11d4ce0;  1 drivers
v0x11d0ac0_0 .net *"_ivl_20", 0 0, L_0x11d58d0;  1 drivers
v0x11d0ba0_0 .net *"_ivl_22", 0 0, L_0x11d5990;  1 drivers
v0x11d0d10_0 .net *"_ivl_24", 0 0, L_0x11d5a70;  1 drivers
v0x11d0df0_0 .net *"_ivl_26", 0 0, L_0x11d5b30;  1 drivers
v0x11d0ed0_0 .net *"_ivl_30", 0 0, L_0x11d5d60;  1 drivers
v0x11d0fb0_0 .net *"_ivl_32", 0 0, L_0x11d5e60;  1 drivers
v0x11d1090_0 .net *"_ivl_34", 0 0, L_0x11d5ed0;  1 drivers
v0x11d1170_0 .net *"_ivl_36", 0 0, L_0x11d6080;  1 drivers
v0x11d1250_0 .net *"_ivl_38", 0 0, L_0x11d6140;  1 drivers
v0x11d1330_0 .net *"_ivl_4", 0 0, L_0x11d4e80;  1 drivers
v0x11d1520_0 .net *"_ivl_40", 0 0, L_0x11d6260;  1 drivers
v0x11d1600_0 .net *"_ivl_42", 0 0, L_0x11d6320;  1 drivers
v0x11d16e0_0 .net *"_ivl_44", 0 0, L_0x11d6450;  1 drivers
v0x11d17c0_0 .net *"_ivl_46", 0 0, L_0x11d6560;  1 drivers
v0x11d18a0_0 .net *"_ivl_48", 0 0, L_0x11d66a0;  1 drivers
v0x11d1980_0 .net *"_ivl_50", 0 0, L_0x11d67b0;  1 drivers
v0x11d1a60_0 .net *"_ivl_52", 0 0, L_0x11d69a0;  1 drivers
v0x11d1b40_0 .net *"_ivl_54", 0 0, L_0x11d6a10;  1 drivers
v0x11d1c20_0 .net *"_ivl_56", 0 0, L_0x11d6b70;  1 drivers
v0x11d1d00_0 .net *"_ivl_58", 0 0, L_0x11d6c80;  1 drivers
v0x11d1de0_0 .net *"_ivl_6", 0 0, L_0x11d4f90;  1 drivers
v0x11d1ec0_0 .net *"_ivl_60", 0 0, L_0x11d6df0;  1 drivers
v0x11d1fa0_0 .net *"_ivl_62", 0 0, L_0x11d6f00;  1 drivers
v0x11d2080_0 .net *"_ivl_64", 0 0, L_0x11d7080;  1 drivers
v0x11d2160_0 .net *"_ivl_8", 0 0, L_0x11d5190;  1 drivers
v0x11d2240_0 .net "a", 0 0, v0x11cfab0_0;  alias, 1 drivers
v0x11d24f0_0 .net "b", 0 0, v0x11cfb50_0;  alias, 1 drivers
v0x11d25e0_0 .net "c", 0 0, v0x11cfbf0_0;  alias, 1 drivers
v0x11d26d0_0 .net "d", 0 0, v0x11cfd30_0;  alias, 1 drivers
v0x11d27c0_0 .net "out_pos", 0 0, L_0x11d7190;  alias, 1 drivers
v0x11d2880_0 .net "out_sop", 0 0, L_0x11d5a00;  alias, 1 drivers
S_0x11d2a00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x11889c0;
 .timescale -12 -12;
E_0x11709f0 .event anyedge, v0x11d37f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x11d37f0_0;
    %nor/r;
    %assign/vec4 v0x11d37f0_0, 0;
    %wait E_0x11709f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x11cef80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11cfe20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11cfec0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x11cef80;
T_4 ;
    %wait E_0x11871a0;
    %load/vec4 v0x11cff60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11cfe20_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x11cef80;
T_5 ;
    %wait E_0x1187040;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11cfd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfb50_0, 0;
    %assign/vec4 v0x11cfab0_0, 0;
    %wait E_0x1187040;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11cfd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfb50_0, 0;
    %assign/vec4 v0x11cfab0_0, 0;
    %wait E_0x1187040;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11cfd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfb50_0, 0;
    %assign/vec4 v0x11cfab0_0, 0;
    %wait E_0x1187040;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11cfd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfb50_0, 0;
    %assign/vec4 v0x11cfab0_0, 0;
    %wait E_0x1187040;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11cfd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfb50_0, 0;
    %assign/vec4 v0x11cfab0_0, 0;
    %wait E_0x1187040;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11cfd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfb50_0, 0;
    %assign/vec4 v0x11cfab0_0, 0;
    %wait E_0x1187040;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11cfd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfb50_0, 0;
    %assign/vec4 v0x11cfab0_0, 0;
    %wait E_0x1187040;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11cfd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfb50_0, 0;
    %assign/vec4 v0x11cfab0_0, 0;
    %wait E_0x1187040;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11cfd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfb50_0, 0;
    %assign/vec4 v0x11cfab0_0, 0;
    %wait E_0x1187040;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11cfd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfb50_0, 0;
    %assign/vec4 v0x11cfab0_0, 0;
    %wait E_0x1187040;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11cfd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfb50_0, 0;
    %assign/vec4 v0x11cfab0_0, 0;
    %wait E_0x1187040;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11cfd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfb50_0, 0;
    %assign/vec4 v0x11cfab0_0, 0;
    %wait E_0x1187040;
    %load/vec4 v0x11cfe20_0;
    %store/vec4 v0x11cfec0_0, 0, 1;
    %fork t_1, S_0x11cf2b0;
    %jmp t_0;
    .scope S_0x11cf2b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11cf4f0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x11cf4f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1187040;
    %load/vec4 v0x11cf4f0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x11cfd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfb50_0, 0;
    %assign/vec4 v0x11cfab0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11cf4f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x11cf4f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x11cef80;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11871a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x11cfd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfbf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11cfb50_0, 0;
    %assign/vec4 v0x11cfab0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x11cfe20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x11cfec0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x11889c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11d3390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11d37f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x11889c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x11d3390_0;
    %inv;
    %store/vec4 v0x11d3390_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x11889c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x11cfc90_0, v0x11d3960_0, v0x11d31b0_0, v0x11d3250_0, v0x11d32f0_0, v0x11d3430_0, v0x11d36b0_0, v0x11d3610_0, v0x11d3570_0, v0x11d34d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x11889c0;
T_9 ;
    %load/vec4 v0x11d3750_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x11d3750_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x11d3750_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x11d3750_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x11d3750_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x11d3750_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x11d3750_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x11d3750_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x11d3750_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x11d3750_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x11889c0;
T_10 ;
    %wait E_0x11871a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11d3750_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11d3750_0, 4, 32;
    %load/vec4 v0x11d3890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x11d3750_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11d3750_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11d3750_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11d3750_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x11d36b0_0;
    %load/vec4 v0x11d36b0_0;
    %load/vec4 v0x11d3610_0;
    %xor;
    %load/vec4 v0x11d36b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x11d3750_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11d3750_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x11d3750_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11d3750_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x11d3570_0;
    %load/vec4 v0x11d3570_0;
    %load/vec4 v0x11d34d0_0;
    %xor;
    %load/vec4 v0x11d3570_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x11d3750_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11d3750_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x11d3750_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x11d3750_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/ece241_2013_q2/iter0/response17/top_module.sv";
