/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2002 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 64 64 272 464)
	(text "ALTQPRAM" (rect 72 0 143 16)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 384 23 396)(font "Arial" ))
	(port
		(pt 112 400)
		(input)
		(text "inaclr_a" (rect 112 352 126 390)(font "Arial" (font_size 8))(vertical))
		(text "inaclr_a" (rect 104 340 118 378)(font "Arial" (font_size 8))(vertical))
		(line (pt 112 400)(pt 112 384))
	)
	(port
		(pt 152 400)
		(input)
		(text "inaclr_b" (rect 128 352 142 390)(font "Arial" (font_size 8))(vertical))
		(text "inaclr_b" (rect 144 339 158 377)(font "Arial" (font_size 8))(vertical))
		(line (pt 152 400)(pt 152 384))
	)
	(port
		(pt 128 400)
		(input)
		(text "outaclr_a" (rect 144 352 158 397)(font "Arial" (font_size 8))(vertical))
		(text "outaclr_a" (rect 120 333 134 378)(font "Arial" (font_size 8))(vertical))
		(line (pt 128 400)(pt 128 384))
	)
	(port
		(pt 168 400)
		(input)
		(text "outaclr_b" (rect 160 352 174 397)(font "Arial" (font_size 8))(vertical))
		(text "outaclr_b" (rect 160 333 174 378)(font "Arial" (font_size 8))(vertical))
		(line (pt 168 400)(pt 168 384))
	)
	(port
		(pt 0 144)
		(input)
		(text "wren_a" (rect 0 0 29 12)(font "Arial" ))
		(text "wren_a" (rect 21 136 59 150)(font "Arial" (font_size 8)))
		(line (pt 0 144)(pt 16 144)(line_width 1))
	)
	(port
		(pt 0 328)
		(input)
		(text "wren_b" (rect 0 0 29 12)(font "Arial" ))
		(text "wren_b" (rect 21 320 59 334)(font "Arial" (font_size 8)))
		(line (pt 0 328)(pt 16 328)(line_width 1))
	)
	(port
		(pt 0 168)
		(input)
		(text "inclock_a" (rect 0 0 39 12)(font "Arial" ))
		(text "inclock_a" (rect 21 160 66 174)(font "Arial" (font_size 8)))
		(line (pt 0 168)(pt 16 168)(line_width 1))
	)
	(port
		(pt 0 352)
		(input)
		(text "inclock_b" (rect 0 0 39 12)(font "Arial" ))
		(text "inclock_b" (rect 21 344 66 358)(font "Arial" (font_size 8)))
		(line (pt 0 352)(pt 16 352)(line_width 1))
	)
	(port
		(pt 0 184)
		(input)
		(text "inclocken_a" (rect 0 0 49 12)(font "Arial" ))
		(text "inclocken_a" (rect 21 176 78 190)(font "Arial" (font_size 8)))
		(line (pt 0 184)(pt 16 184)(line_width 1))
	)
	(port
		(pt 0 368)
		(input)
		(text "inclocken_b" (rect 0 0 49 12)(font "Arial" ))
		(text "inclocken_b" (rect 21 360 78 374)(font "Arial" (font_size 8)))
		(line (pt 0 368)(pt 16 368)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "rden_a" (rect 0 0 28 12)(font "Arial" ))
		(text "rden_a" (rect 21 40 55 54)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 232)
		(input)
		(text "rden_b" (rect 0 0 28 12)(font "Arial" ))
		(text "rden_b" (rect 21 224 55 238)(font "Arial" (font_size 8)))
		(line (pt 0 232)(pt 16 232)(line_width 1))
	)
	(port
		(pt 0 72)
		(input)
		(text "outclock_a" (rect 0 0 45 12)(font "Arial" ))
		(text "outclock_a" (rect 21 64 73 78)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 16 72)(line_width 1))
	)
	(port
		(pt 0 256)
		(input)
		(text "outclock_b" (rect 0 0 45 12)(font "Arial" ))
		(text "outclock_b" (rect 21 248 73 262)(font "Arial" (font_size 8)))
		(line (pt 0 256)(pt 16 256)(line_width 1))
	)
	(port
		(pt 0 88)
		(input)
		(text "outclocken_a" (rect 0 0 55 12)(font "Arial" ))
		(text "outclocken_a" (rect 21 80 85 94)(font "Arial" (font_size 8)))
		(line (pt 0 88)(pt 16 88)(line_width 1))
	)
	(port
		(pt 0 272)
		(input)
		(text "outclocken_b" (rect 0 0 55 12)(font "Arial" ))
		(text "outclocken_b" (rect 21 264 85 278)(font "Arial" (font_size 8)))
		(line (pt 0 272)(pt 16 272)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "data_a[WIDTH_WRITE_A-1..0]" (rect 0 0 130 12)(font "Arial" ))
		(text "data_a[]" (rect 21 104 60 118)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 32)
		(input)
		(text "rdaddress_a[WIDTHAD_READ_A-1..0]" (rect 0 0 162 12)(font "Arial" ))
		(text "rdaddress_a[]" (rect 21 24 89 38)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "wraddress_a[WIDTHAD_WRITE_A-1..0]" (rect 0 0 167 12)(font "Arial" ))
		(text "wraddress_a[]" (rect 21 120 93 134)(font "Arial" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 216)
		(input)
		(text "rdaddress_b[WIDTHAD_READ_B-1..0]" (rect 0 0 162 12)(font "Arial" ))
		(text "rdaddress_b[]" (rect 21 208 89 222)(font "Arial" (font_size 8)))
		(line (pt 0 216)(pt 16 216)(line_width 3))
	)
	(port
		(pt 0 296)
		(input)
		(text "data_b[WIDTH_WRITE_B-1..0]" (rect 0 0 130 12)(font "Arial" ))
		(text "data_b[]" (rect 21 288 60 302)(font "Arial" (font_size 8)))
		(line (pt 0 296)(pt 16 296)(line_width 3))
	)
	(port
		(pt 0 312)
		(input)
		(text "wraddress_b[WIDTHAD_WRITE_B-1..0]" (rect 0 0 167 12)(font "Arial" ))
		(text "wraddress_b[]" (rect 21 304 93 318)(font "Arial" (font_size 8)))
		(line (pt 0 312)(pt 16 312)(line_width 3))
	)
	(port
		(pt 208 32)
		(output)
		(text "q_a[WIDTH_READ_A-1..0]" (rect -1176 0 -1063 12)(font "Arial" ))
		(text "q_a[]" (rect 160 24 184 38)(font "Arial" (font_size 8)))
		(line (pt 208 32)(pt 192 32)(line_width 3))
	)
	(port
		(pt 208 216)
		(output)
		(text "q_b[WIDTH_READ_B-1..0]" (rect -1176 0 -1063 12)(font "Arial" ))
		(text "q_b[]" (rect 160 208 184 222)(font "Arial" (font_size 8)))
		(line (pt 208 216)(pt 192 216)(line_width 3))
	)
	(parameter
		"OPERATION_MODE"
		""
		"Mode of operation of the ram or rom."
		"\"SINGLE_PORT\"" "\"DUAL_PORT\"" "\"BIDIR_DUAL_PORT\"" "\"QUAD_PORT\"" "\"ROM\"" 
	)
	(parameter
		"WIDTH_READ_A"
		""
		"Data width in bits of A read port, any integer > 0"
	)
	(parameter
		"WIDTHAD_READ_A"
		""
		"Number of address lines of A read port, any integer > 0"
	)
	(parameter
		"NUMWORDS_READ_A"
		""
		"Number of memory words for A read port"
	)
	(parameter
		"RDCONTROL_REG_A"
		"\"OUTCLOCK_A\""
		"Clock used to register read enable register of port A."
		"\"OUTCLOCK_A\"" "\"UNREGISTERED\"" "\"INCLOCK_A\"" 
	)
	(parameter
		"RDADDRESS_REG_A"
		"\"OUTCLOCK_A\""
		"Clock used to register read address register of port A."
		"\"OUTCLOCK_A\"" "\"UNREGISTERED\"" "\"INCLOCK_A\"" 
	)
	(parameter
		"OUTDATA_REG_A"
		"\"OUTCLOCK_A\""
		"Clock used to register output data register of port A."
		"\"OUTCLOCK_A\"" "\"UNREGISTERED\"" "\"INCLOCK_A\"" 
	)
	(parameter
		"RDCONTROL_ACLR_A"
		"\"OUTACLR_A\""
		"Should aclr affect the read enable register of port A?"
		"\"OUTACLR_A\"" "\"NONE\"" "\"INACLR_A\"" 
	)
	(parameter
		"RDADDRESS_ACLR_A"
		"\"OUTACLR_A\""
		"Should aclr affect the read address register of port A?"
		"\"OUTACLR_A\"" "\"NONE\"" "\"INACLR_A\"" 
	)
	(parameter
		"OUTDATA_ACLR_A"
		"\"OUTACLR_A\""
		"Should aclr affect the output data register A?"
		"\"OUTACLR_A\"" "\"NONE\"" "\"INACLR_A\"" 
	)
	(parameter
		"WIDTH_WRITE_A"
		""
		"Data width in bits of A write port, any integer > 0"
	)
	(parameter
		"WIDTHAD_WRITE_A"
		""
		"Number of address lines of A write port, any integer > 0"
	)
	(parameter
		"NUMWORDS_WRITE_A"
		""
		"Number of memory words for A write port"
	)
	(parameter
		"INDATA_REG_A"
		"\"INCLOCK_A\""
		"Clock used to register write data register of port A."
		"\"UNREGISTERED\"" "\"INCLOCK_A\"" 
	)
	(parameter
		"WRCONTROL_WRADDRESS_REG_A"
		"\"INCLOCK_A\""
		"Clock used to register write enable and address registers of port A."
		"\"UNREGISTERED\"" "\"INCLOCK_A\"" 
	)
	(parameter
		"WRCONTROL_ACLR_A"
		"\"INACLR_A\""
		"Should aclr affect the write enable register of port A?"
		"\"NONE\"" "\"INACLR_A\"" 
	)
	(parameter
		"WRADDRESS_ACLR_A"
		"\"INACLR_A\""
		"Should aclr affect the write address register of port A?"
		"\"NONE\"" "\"INACLR_A\"" 
	)
	(parameter
		"INDATA_ACLR_A"
		"\"INACLR_A\""
		"Should aclr affect the write data register A?"
		"\"NONE\"" "\"INACLR_A\"" 
	)
	(parameter
		"WIDTH_WRITE_B"
		""
		"Data width in bits of B write port, any integer > 0"
	)
	(parameter
		"WIDTHAD_WRITE_B"
		""
		"Number of address lines of B write port, any integer > 0"
	)
	(parameter
		"NUMWORDS_WRITE_B"
		""
		"Number of memory words for B write port"
	)
	(parameter
		"INDATA_REG_B"
		"\"INCLOCK_B\""
		"Clock used to register write data register of port B."
		"\"UNREGISTERED\"" "\"INCLOCK_B\"" 
	)
	(parameter
		"WRCONTROL_WRADDRESS_REG_B"
		"\"INCLOCK_B\""
		"Clock used to register write enable and address registers of port B."
		"\"UNREGISTERED\"" "\"INCLOCK_B\"" 
	)
	(parameter
		"INDATA_ACLR_B"
		"\"INACLR_B\""
		"Should aclr affect the write data register B?"
		"\"NONE\"" "\"INACLR_B\"" 
	)
	(parameter
		"WRCONTROL_ACLR_B"
		"\"INACLR_B\""
		"Should aclr affect the write enable register of port B?"
		"\"NONE\"" "\"INACLR_B\"" 
	)
	(parameter
		"WRADDRESS_ACLR_B"
		"\"INACLR_B\""
		"Should aclr affect the write address register of port B?"
		"\"NONE\"" "\"INACLR_B\"" 
	)
	(parameter
		"WIDTH_READ_B"
		""
		"Data width in bits of B read port, any integer > 0"
	)
	(parameter
		"WIDTHAD_READ_B"
		""
		"Number of address lines of B read port, any integer > 0"
	)
	(parameter
		"NUMWORDS_READ_B"
		""
		"Number of memory words for B read port"
	)
	(parameter
		"RDCONTROL_REG_B"
		"\"OUTCLOCK_B\""
		"Clock used to register read enable register of port B."
		"\"OUTCLOCK_B\"" "\"UNREGISTERED\"" "\"INCLOCK_B\"" 
	)
	(parameter
		"RDADDRESS_REG_B"
		"\"OUTCLOCK_B\""
		"Clock used to register read address register of port B."
		"\"OUTCLOCK_B\"" "\"UNREGISTERED\"" "\"INCLOCK_B\"" 
	)
	(parameter
		"OUTDATA_REG_B"
		"\"OUTCLOCK_B\""
		"Clock used to register output data register of port B."
		"\"OUTCLOCK_B\"" "\"UNREGISTERED\"" "\"INCLOCK_B\"" 
	)
	(parameter
		"OUTDATA_ACLR_B"
		"\"OUTACLR_B\""
		"Should aclr affect the output data register B?"
		"\"OUTACLR_B\"" "\"NONE\"" "\"INACLR_B\"" 
	)
	(parameter
		"RDADDRESS_ACLR_B"
		"\"OUTACLR_B\""
		"Should aclr affect the read address register of port B?"
		"\"OUTACLR_B\"" "\"NONE\"" "\"INACLR_B\"" 
	)
	(parameter
		"RDCONTROL_ACLR_B"
		"\"OUTACLR_B\""
		"Should aclr affect the read enable register of port B?"
		"\"OUTACLR_B\"" "\"NONE\"" "\"INACLR_B\"" 
	)
	(parameter
		"INIT_FILE"
		""
		"File containing initial contents of memory array"
	)
	(parameter
		"MAXIMUM_DEPTH"
		""
		"Maximum depth of each slice of the ram being created, any integer > 0. Default is the maximum size allowed by the block type"
	)
	(drawing
		(line (pt 16 200)(pt 192 200)(line_width 1))
		(rectangle (rect 16 16 192 384)(line_width 1))
	)
	(annotation_block (parameter)(rect 272 -472 544 64))
)
