/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.54
Hash     : 48b2de3
Date     : May 14 2024
Type     : Engineering
Log Time   : Tue May 14 10:40:44 2024 GMT
#Timing report of worst 67 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 8

#Path 1
Startpoint: wait_pll[1].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : out:ready_buf.outpad[0] (.output at (1,29) clocked by virtual_io_clock)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                        0.000     0.000
clock source latency                                                   0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                              0.000     0.000
| (intra 'io' routing)                                                 0.894     0.894
| (inter-block routing)                                                0.000     0.894
| (intra 'clb' routing)                                                0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                      0.000     0.894
| (primitive 'dffre' Tcq_max)                                          0.154     1.048
wait_pll[1].Q[0] (dffre at (2,2)) [clock-to-output]                    0.000     1.048
| (intra 'clb' routing)                                                0.000     1.048
| (inter-block routing)                                                0.162     1.210
| (intra 'clb' routing)                                                0.085     1.295
$abc$1668$new_new_n26__.in[1] (.names at (2,2))                       -0.000     1.295
| (primitive '.names' combinational delay)                             0.152     1.447
$abc$1668$new_new_n26__.out[0] (.names at (2,2))                       0.000     1.447
| (intra 'clb' routing)                                                0.085     1.532
ready_buf.in[0] (.names at (2,2))                                      0.000     1.532
| (primitive '.names' combinational delay)                             0.099     1.631
ready_buf.out[0] (.names at (2,2))                                     0.000     1.631
| (intra 'clb' routing)                                                0.000     1.631
| (inter-block routing)                                                1.354     2.985
| (intra 'io' routing)                                                 0.733     3.718
out:ready_buf.outpad[0] (.output at (1,29))                            0.000     3.718
data arrival time                                                                3.718

clock virtual_io_clock (rise edge)                                     0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                               -3.718
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -3.718


#Path 2
Startpoint: data_i_serdes_reg[4].Q[0] (dffre at (4,2) clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[4].outpad[0] (.output at (1,28) clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                             0.000     0.000
clock source latency                                                         0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                    0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
data_i_serdes_reg[4].C[0] (dffre at (4,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
data_i_serdes_reg[4].Q[0] (dffre at (4,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      1.293     2.341
| (intra 'io' routing)                                                       0.733     3.074
out:data_i_serdes_reg[4].outpad[0] (.output at (1,28))                       0.000     3.074
data arrival time                                                                      3.074

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -3.074
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -3.074


#Path 3
Startpoint: data_i_serdes_reg[9].Q[0] (dffre at (4,2) clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[9].outpad[0] (.output at (1,19) clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                             0.000     0.000
clock source latency                                                         0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                    0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
data_i_serdes_reg[9].C[0] (dffre at (4,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
data_i_serdes_reg[9].Q[0] (dffre at (4,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.936     1.984
| (intra 'io' routing)                                                       0.733     2.717
out:data_i_serdes_reg[9].outpad[0] (.output at (1,19))                       0.000     2.717
data arrival time                                                                      2.717

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -2.717
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.717


#Path 4
Startpoint: data_i_serdes_reg[8].Q[0] (dffre at (4,2) clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[8].outpad[0] (.output at (1,17) clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                             0.000     0.000
clock source latency                                                         0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                    0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
data_i_serdes_reg[8].C[0] (dffre at (4,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
data_i_serdes_reg[8].Q[0] (dffre at (4,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.875     1.923
| (intra 'io' routing)                                                       0.733     2.656
out:data_i_serdes_reg[8].outpad[0] (.output at (1,17))                       0.000     2.656
data arrival time                                                                      2.656

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -2.656
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.656


#Path 5
Startpoint: data_i_serdes_reg[7].Q[0] (dffre at (4,2) clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[7].outpad[0] (.output at (1,16) clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                             0.000     0.000
clock source latency                                                         0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                    0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
data_i_serdes_reg[7].C[0] (dffre at (4,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
data_i_serdes_reg[7].Q[0] (dffre at (4,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.817     1.865
| (intra 'io' routing)                                                       0.733     2.598
out:data_i_serdes_reg[7].outpad[0] (.output at (1,16))                       0.000     2.598
data arrival time                                                                      2.598

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -2.598
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.598


#Path 6
Startpoint: data_i_serdes_reg[6].Q[0] (dffre at (4,2) clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[6].outpad[0] (.output at (1,15) clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                             0.000     0.000
clock source latency                                                         0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                    0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
data_i_serdes_reg[6].C[0] (dffre at (4,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
data_i_serdes_reg[6].Q[0] (dffre at (4,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.756     1.805
| (intra 'io' routing)                                                       0.733     2.537
out:data_i_serdes_reg[6].outpad[0] (.output at (1,15))                       0.000     2.537
data arrival time                                                                      2.537

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -2.537
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.537


#Path 7
Startpoint: enable_buf_n.inpad[0] (.input at (1,4) clocked by virtual_io_clock)
Endpoint  : out:enable_buf.outpad[0] (.output at (2,1) clocked by virtual_io_clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
enable_buf_n.inpad[0] (.input at (1,4))                           0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.342     1.236
| (intra 'clb' routing)                                           0.085     1.321
enable_buf.in[0] (.names at (2,2))                                0.000     1.321
| (primitive '.names' combinational delay)                        0.148     1.469
enable_buf.out[0] (.names at (2,2))                               0.000     1.469
| (intra 'clb' routing)                                           0.000     1.469
| (inter-block routing)                                           0.284     1.752
| (intra 'io' routing)                                            0.733     2.485
out:enable_buf.outpad[0] (.output at (2,1))                       0.000     2.485
data arrival time                                                           2.485

clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -2.485
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.485


#Path 8
Startpoint: data_i_serdes_reg[5].Q[0] (dffre at (4,2) clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[5].outpad[0] (.output at (1,13) clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                             0.000     0.000
clock source latency                                                         0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                    0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
data_i_serdes_reg[5].C[0] (dffre at (4,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
data_i_serdes_reg[5].Q[0] (dffre at (4,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.698     1.747
| (intra 'io' routing)                                                       0.733     2.479
out:data_i_serdes_reg[5].outpad[0] (.output at (1,13))                       0.000     2.479
data arrival time                                                                      2.479

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -2.479
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.479


#Path 9
Startpoint: data_i_serdes_reg[3].Q[0] (dffre at (4,2) clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[3].outpad[0] (.output at (1,11) clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                             0.000     0.000
clock source latency                                                         0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                    0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
data_i_serdes_reg[3].C[0] (dffre at (4,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
data_i_serdes_reg[3].Q[0] (dffre at (4,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.637     1.686
| (intra 'io' routing)                                                       0.733     2.418
out:data_i_serdes_reg[3].outpad[0] (.output at (1,11))                       0.000     2.418
data arrival time                                                                      2.418

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -2.418
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.418


#Path 10
Startpoint: data_i_serdes_reg[2].Q[0] (dffre at (4,2) clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[2].outpad[0] (.output at (1,10) clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                             0.000     0.000
clock source latency                                                         0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                    0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
data_i_serdes_reg[2].C[0] (dffre at (4,2))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
data_i_serdes_reg[2].Q[0] (dffre at (4,2)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.579     1.628
| (intra 'io' routing)                                                       0.733     2.360
out:data_i_serdes_reg[2].outpad[0] (.output at (1,10))                       0.000     2.360
data arrival time                                                                      2.360

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                     -2.360
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.360


#Path 11
Startpoint: data_i_serdes_reg[0].Q[0] (dffre at (4,2) clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[0].outpad[0] (.output at (1,7) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                            0.000     0.000
clock source latency                                                        0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                   0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
data_i_serdes_reg[0].C[0] (dffre at (4,2))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
data_i_serdes_reg[0].Q[0] (dffre at (4,2)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (inter-block routing)                                                     0.518     1.567
| (intra 'io' routing)                                                      0.733     2.299
out:data_i_serdes_reg[0].outpad[0] (.output at (1,7))                       0.000     2.299
data arrival time                                                                     2.299

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -2.299
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.299


#Path 12
Startpoint: data_i_serdes_reg[1].Q[0] (dffre at (4,2) clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[1].outpad[0] (.output at (1,9) clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                            0.000     0.000
clock source latency                                                        0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                   0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
data_i_serdes_reg[1].C[0] (dffre at (4,2))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
data_i_serdes_reg[1].Q[0] (dffre at (4,2)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (inter-block routing)                                                     0.518     1.567
| (intra 'io' routing)                                                      0.733     2.299
out:data_i_serdes_reg[1].outpad[0] (.output at (1,9))                       0.000     2.299
data arrival time                                                                     2.299

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -2.299
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.299


#Path 13
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : out:reset_buf_n.outpad[0] (.output at (1,2) clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                               0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing)                                            0.220     1.114
| (intra 'clb' routing)                                            0.085     1.199
reset_buf_n.in[0] (.names at (2,2))                                0.000     1.199
| (primitive '.names' combinational delay)                         0.148     1.347
reset_buf_n.out[0] (.names at (2,2))                               0.000     1.347
| (intra 'clb' routing)                                            0.000     1.347
| (inter-block routing)                                            0.220     1.566
| (intra 'io' routing)                                             0.733     2.299
out:reset_buf_n.outpad[0] (.output at (1,2))                       0.000     2.299
data arrival time                                                            2.299

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.299
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.299


#Path 14
Startpoint: wait_pll[1].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[7].E[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                0.154     1.048
wait_pll[1].Q[0] (dffre at (2,2)) [clock-to-output]                                                                                                                                                                                                          0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.048
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.210
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.295
$abc$1668$new_new_n26__.in[1] (.names at (2,2))                                                                                                                                                                                                             -0.000     1.295
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.152     1.447
$abc$1668$new_new_n26__.out[0] (.names at (2,2))                                                                                                                                                                                                             0.000     1.447
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.532
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names at (2,2))                        0.000     1.532
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.099     1.631
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names at (2,2))                       0.000     1.631
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.631
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.793
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.878
wait_pll[7].E[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     1.878
data arrival time                                                                                                                                                                                                                                                      1.878

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[7].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.878
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.015


#Path 15
Startpoint: wait_pll[1].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[0].E[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                0.154     1.048
wait_pll[1].Q[0] (dffre at (2,2)) [clock-to-output]                                                                                                                                                                                                          0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.048
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.210
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.295
$abc$1668$new_new_n26__.in[1] (.names at (2,2))                                                                                                                                                                                                             -0.000     1.295
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.152     1.447
$abc$1668$new_new_n26__.out[0] (.names at (2,2))                                                                                                                                                                                                             0.000     1.447
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.532
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names at (2,2))                        0.000     1.532
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.099     1.631
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names at (2,2))                       0.000     1.631
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.631
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.793
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.878
wait_pll[0].E[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     1.878
data arrival time                                                                                                                                                                                                                                                      1.878

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[0].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.878
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.015


#Path 16
Startpoint: wait_pll[1].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[1].E[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                0.154     1.048
wait_pll[1].Q[0] (dffre at (2,2)) [clock-to-output]                                                                                                                                                                                                          0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.048
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.210
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.295
$abc$1668$new_new_n26__.in[1] (.names at (2,2))                                                                                                                                                                                                             -0.000     1.295
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.152     1.447
$abc$1668$new_new_n26__.out[0] (.names at (2,2))                                                                                                                                                                                                             0.000     1.447
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.532
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names at (2,2))                        0.000     1.532
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.099     1.631
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names at (2,2))                       0.000     1.631
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.631
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.793
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.878
wait_pll[1].E[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     1.878
data arrival time                                                                                                                                                                                                                                                      1.878

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.878
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.015


#Path 17
Startpoint: wait_pll[1].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[2].E[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                0.154     1.048
wait_pll[1].Q[0] (dffre at (2,2)) [clock-to-output]                                                                                                                                                                                                          0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.048
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.210
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.295
$abc$1668$new_new_n26__.in[1] (.names at (2,2))                                                                                                                                                                                                             -0.000     1.295
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.152     1.447
$abc$1668$new_new_n26__.out[0] (.names at (2,2))                                                                                                                                                                                                             0.000     1.447
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.532
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names at (2,2))                        0.000     1.532
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.099     1.631
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names at (2,2))                       0.000     1.631
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.631
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.793
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.878
wait_pll[2].E[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     1.878
data arrival time                                                                                                                                                                                                                                                      1.878

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[2].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.878
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.015


#Path 18
Startpoint: wait_pll[1].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[3].E[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                0.154     1.048
wait_pll[1].Q[0] (dffre at (2,2)) [clock-to-output]                                                                                                                                                                                                          0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.048
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.210
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.295
$abc$1668$new_new_n26__.in[1] (.names at (2,2))                                                                                                                                                                                                             -0.000     1.295
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.152     1.447
$abc$1668$new_new_n26__.out[0] (.names at (2,2))                                                                                                                                                                                                             0.000     1.447
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.532
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names at (2,2))                        0.000     1.532
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.099     1.631
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names at (2,2))                       0.000     1.631
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.631
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.793
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.878
wait_pll[3].E[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     1.878
data arrival time                                                                                                                                                                                                                                                      1.878

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[3].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.878
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.015


#Path 19
Startpoint: wait_pll[1].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[4].E[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                0.154     1.048
wait_pll[1].Q[0] (dffre at (2,2)) [clock-to-output]                                                                                                                                                                                                          0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.048
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.210
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.295
$abc$1668$new_new_n26__.in[1] (.names at (2,2))                                                                                                                                                                                                             -0.000     1.295
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.152     1.447
$abc$1668$new_new_n26__.out[0] (.names at (2,2))                                                                                                                                                                                                             0.000     1.447
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.532
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names at (2,2))                        0.000     1.532
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.099     1.631
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names at (2,2))                       0.000     1.631
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.631
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.793
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.878
wait_pll[4].E[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     1.878
data arrival time                                                                                                                                                                                                                                                      1.878

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[4].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.878
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.015


#Path 20
Startpoint: wait_pll[1].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[5].E[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                0.154     1.048
wait_pll[1].Q[0] (dffre at (2,2)) [clock-to-output]                                                                                                                                                                                                          0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.048
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.210
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.295
$abc$1668$new_new_n26__.in[1] (.names at (2,2))                                                                                                                                                                                                             -0.000     1.295
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.152     1.447
$abc$1668$new_new_n26__.out[0] (.names at (2,2))                                                                                                                                                                                                             0.000     1.447
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.532
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names at (2,2))                        0.000     1.532
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.099     1.631
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names at (2,2))                       0.000     1.631
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.631
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.793
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.878
wait_pll[5].E[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     1.878
data arrival time                                                                                                                                                                                                                                                      1.878

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[5].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.878
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.015


#Path 21
Startpoint: wait_pll[1].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[6].E[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                0.154     1.048
wait_pll[1].Q[0] (dffre at (2,2)) [clock-to-output]                                                                                                                                                                                                          0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.048
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.210
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.295
$abc$1668$new_new_n26__.in[1] (.names at (2,2))                                                                                                                                                                                                             -0.000     1.295
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.152     1.447
$abc$1668$new_new_n26__.out[0] (.names at (2,2))                                                                                                                                                                                                             0.000     1.447
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.532
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names at (2,2))                        0.000     1.532
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.099     1.631
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names at (2,2))                       0.000     1.631
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.631
| (inter-block routing)                                                                                                                                                                                                                                      0.162     1.793
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     1.878
wait_pll[6].E[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     1.878
data arrival time                                                                                                                                                                                                                                                      1.878

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                                                                                                                                                                                                    0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     0.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.894
wait_pll[6].C[0] (dffre at (2,2))                                                                                                                                                                                                                            0.000     0.894
clock uncertainty                                                                                                                                                                                                                                            0.000     0.894
cell setup time                                                                                                                                                                                                                                             -0.032     0.863
data required time                                                                                                                                                                                                                                                     0.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                     0.863
data arrival time                                                                                                                                                                                                                                                     -1.878
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                      -1.015


#Path 22
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[7].R[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.220     1.114
| (intra 'clb' routing)                                          0.085     1.199
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.199
| (primitive '.names' combinational delay)                       0.148     1.347
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.347
| (intra 'clb' routing)                                          0.000     1.347
| (inter-block routing)                                          0.220     1.566
| (intra 'clb' routing)                                          0.085     1.652
data_i_serdes_reg[7].R[0] (dffre at (4,2))                       0.000     1.652
data arrival time                                                          1.652

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
data_i_serdes_reg[7].C[0] (dffre at (4,2))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.652
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.789


#Path 23
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[9].R[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.220     1.114
| (intra 'clb' routing)                                          0.085     1.199
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.199
| (primitive '.names' combinational delay)                       0.148     1.347
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.347
| (intra 'clb' routing)                                          0.000     1.347
| (inter-block routing)                                          0.220     1.566
| (intra 'clb' routing)                                          0.085     1.652
data_i_serdes_reg[9].R[0] (dffre at (4,2))                       0.000     1.652
data arrival time                                                          1.652

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
data_i_serdes_reg[9].C[0] (dffre at (4,2))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.652
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.789


#Path 24
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[8].R[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.220     1.114
| (intra 'clb' routing)                                          0.085     1.199
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.199
| (primitive '.names' combinational delay)                       0.148     1.347
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.347
| (intra 'clb' routing)                                          0.000     1.347
| (inter-block routing)                                          0.220     1.566
| (intra 'clb' routing)                                          0.085     1.652
data_i_serdes_reg[8].R[0] (dffre at (4,2))                       0.000     1.652
data arrival time                                                          1.652

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
data_i_serdes_reg[8].C[0] (dffre at (4,2))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.652
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.789


#Path 25
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[6].R[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.220     1.114
| (intra 'clb' routing)                                          0.085     1.199
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.199
| (primitive '.names' combinational delay)                       0.148     1.347
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.347
| (intra 'clb' routing)                                          0.000     1.347
| (inter-block routing)                                          0.220     1.566
| (intra 'clb' routing)                                          0.085     1.652
data_i_serdes_reg[6].R[0] (dffre at (4,2))                       0.000     1.652
data arrival time                                                          1.652

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
data_i_serdes_reg[6].C[0] (dffre at (4,2))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.652
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.789


#Path 26
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[5].R[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.220     1.114
| (intra 'clb' routing)                                          0.085     1.199
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.199
| (primitive '.names' combinational delay)                       0.148     1.347
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.347
| (intra 'clb' routing)                                          0.000     1.347
| (inter-block routing)                                          0.220     1.566
| (intra 'clb' routing)                                          0.085     1.652
data_i_serdes_reg[5].R[0] (dffre at (4,2))                       0.000     1.652
data arrival time                                                          1.652

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
data_i_serdes_reg[5].C[0] (dffre at (4,2))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.652
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.789


#Path 27
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[3].R[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.220     1.114
| (intra 'clb' routing)                                          0.085     1.199
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.199
| (primitive '.names' combinational delay)                       0.148     1.347
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.347
| (intra 'clb' routing)                                          0.000     1.347
| (inter-block routing)                                          0.220     1.566
| (intra 'clb' routing)                                          0.085     1.652
data_i_serdes_reg[3].R[0] (dffre at (4,2))                       0.000     1.652
data arrival time                                                          1.652

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
data_i_serdes_reg[3].C[0] (dffre at (4,2))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.652
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.789


#Path 28
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[2].R[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.220     1.114
| (intra 'clb' routing)                                          0.085     1.199
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.199
| (primitive '.names' combinational delay)                       0.148     1.347
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.347
| (intra 'clb' routing)                                          0.000     1.347
| (inter-block routing)                                          0.220     1.566
| (intra 'clb' routing)                                          0.085     1.652
data_i_serdes_reg[2].R[0] (dffre at (4,2))                       0.000     1.652
data arrival time                                                          1.652

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
data_i_serdes_reg[2].C[0] (dffre at (4,2))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.652
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.789


#Path 29
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[1].R[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.220     1.114
| (intra 'clb' routing)                                          0.085     1.199
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.199
| (primitive '.names' combinational delay)                       0.148     1.347
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.347
| (intra 'clb' routing)                                          0.000     1.347
| (inter-block routing)                                          0.220     1.566
| (intra 'clb' routing)                                          0.085     1.652
data_i_serdes_reg[1].R[0] (dffre at (4,2))                       0.000     1.652
data arrival time                                                          1.652

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
data_i_serdes_reg[1].C[0] (dffre at (4,2))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.652
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.789


#Path 30
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[0].R[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.220     1.114
| (intra 'clb' routing)                                          0.085     1.199
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.199
| (primitive '.names' combinational delay)                       0.148     1.347
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.347
| (intra 'clb' routing)                                          0.000     1.347
| (inter-block routing)                                          0.220     1.566
| (intra 'clb' routing)                                          0.085     1.652
data_i_serdes_reg[0].R[0] (dffre at (4,2))                       0.000     1.652
data arrival time                                                          1.652

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
data_i_serdes_reg[0].C[0] (dffre at (4,2))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.652
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.789


#Path 31
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[4].R[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.220     1.114
| (intra 'clb' routing)                                          0.085     1.199
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.199
| (primitive '.names' combinational delay)                       0.148     1.347
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.347
| (intra 'clb' routing)                                          0.000     1.347
| (inter-block routing)                                          0.220     1.566
| (intra 'clb' routing)                                          0.085     1.652
data_i_serdes_reg[4].R[0] (dffre at (4,2))                       0.000     1.652
data arrival time                                                          1.652

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
data_i_serdes_reg[4].C[0] (dffre at (4,2))                       0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.652
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.789


#Path 32
Startpoint: data_i_valid.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[5].E[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
input external delay                                                                                                                                                                                                          0.000     0.000
data_i_valid.inpad[0] (.input at (1,2))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing)                                                                                                                                                                                                       0.220     1.114
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.199
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names at (2,2))                        0.000     1.199
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.136     1.335
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names at (2,2))                       0.000     1.335
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     1.335
| (inter-block routing)                                                                                                                                                                                                       0.220     1.554
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.639
data_i_serdes_reg[5].E[0] (dffre at (4,2))                                                                                                                                                                                    0.000     1.639
data arrival time                                                                                                                                                                                                                       1.639

clock fabric_clk_div (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                                                                                                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing)                                                                                                                                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     0.894
data_i_serdes_reg[5].C[0] (dffre at (4,2))                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                             0.000     0.894
cell setup time                                                                                                                                                                                                              -0.032     0.863
data required time                                                                                                                                                                                                                      0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      0.863
data arrival time                                                                                                                                                                                                                      -1.639
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                       -0.777


#Path 33
Startpoint: data_i_valid.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[0].E[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
input external delay                                                                                                                                                                                                          0.000     0.000
data_i_valid.inpad[0] (.input at (1,2))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing)                                                                                                                                                                                                       0.220     1.114
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.199
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names at (2,2))                        0.000     1.199
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.136     1.335
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names at (2,2))                       0.000     1.335
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     1.335
| (inter-block routing)                                                                                                                                                                                                       0.220     1.554
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.639
data_i_serdes_reg[0].E[0] (dffre at (4,2))                                                                                                                                                                                    0.000     1.639
data arrival time                                                                                                                                                                                                                       1.639

clock fabric_clk_div (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                                                                                                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing)                                                                                                                                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     0.894
data_i_serdes_reg[0].C[0] (dffre at (4,2))                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                             0.000     0.894
cell setup time                                                                                                                                                                                                              -0.032     0.863
data required time                                                                                                                                                                                                                      0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      0.863
data arrival time                                                                                                                                                                                                                      -1.639
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                       -0.777


#Path 34
Startpoint: data_i_valid.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[1].E[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
input external delay                                                                                                                                                                                                          0.000     0.000
data_i_valid.inpad[0] (.input at (1,2))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing)                                                                                                                                                                                                       0.220     1.114
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.199
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names at (2,2))                        0.000     1.199
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.136     1.335
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names at (2,2))                       0.000     1.335
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     1.335
| (inter-block routing)                                                                                                                                                                                                       0.220     1.554
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.639
data_i_serdes_reg[1].E[0] (dffre at (4,2))                                                                                                                                                                                    0.000     1.639
data arrival time                                                                                                                                                                                                                       1.639

clock fabric_clk_div (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                                                                                                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing)                                                                                                                                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     0.894
data_i_serdes_reg[1].C[0] (dffre at (4,2))                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                             0.000     0.894
cell setup time                                                                                                                                                                                                              -0.032     0.863
data required time                                                                                                                                                                                                                      0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      0.863
data arrival time                                                                                                                                                                                                                      -1.639
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                       -0.777


#Path 35
Startpoint: data_i_valid.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[2].E[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
input external delay                                                                                                                                                                                                          0.000     0.000
data_i_valid.inpad[0] (.input at (1,2))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing)                                                                                                                                                                                                       0.220     1.114
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.199
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names at (2,2))                        0.000     1.199
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.136     1.335
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names at (2,2))                       0.000     1.335
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     1.335
| (inter-block routing)                                                                                                                                                                                                       0.220     1.554
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.639
data_i_serdes_reg[2].E[0] (dffre at (4,2))                                                                                                                                                                                    0.000     1.639
data arrival time                                                                                                                                                                                                                       1.639

clock fabric_clk_div (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                                                                                                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing)                                                                                                                                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     0.894
data_i_serdes_reg[2].C[0] (dffre at (4,2))                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                             0.000     0.894
cell setup time                                                                                                                                                                                                              -0.032     0.863
data required time                                                                                                                                                                                                                      0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      0.863
data arrival time                                                                                                                                                                                                                      -1.639
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                       -0.777


#Path 36
Startpoint: data_i_valid.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[3].E[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
input external delay                                                                                                                                                                                                          0.000     0.000
data_i_valid.inpad[0] (.input at (1,2))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing)                                                                                                                                                                                                       0.220     1.114
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.199
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names at (2,2))                        0.000     1.199
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.136     1.335
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names at (2,2))                       0.000     1.335
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     1.335
| (inter-block routing)                                                                                                                                                                                                       0.220     1.554
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.639
data_i_serdes_reg[3].E[0] (dffre at (4,2))                                                                                                                                                                                    0.000     1.639
data arrival time                                                                                                                                                                                                                       1.639

clock fabric_clk_div (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                                                                                                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing)                                                                                                                                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     0.894
data_i_serdes_reg[3].C[0] (dffre at (4,2))                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                             0.000     0.894
cell setup time                                                                                                                                                                                                              -0.032     0.863
data required time                                                                                                                                                                                                                      0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      0.863
data arrival time                                                                                                                                                                                                                      -1.639
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                       -0.777


#Path 37
Startpoint: data_i_valid.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[4].E[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
input external delay                                                                                                                                                                                                          0.000     0.000
data_i_valid.inpad[0] (.input at (1,2))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing)                                                                                                                                                                                                       0.220     1.114
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.199
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names at (2,2))                        0.000     1.199
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.136     1.335
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names at (2,2))                       0.000     1.335
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     1.335
| (inter-block routing)                                                                                                                                                                                                       0.220     1.554
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.639
data_i_serdes_reg[4].E[0] (dffre at (4,2))                                                                                                                                                                                    0.000     1.639
data arrival time                                                                                                                                                                                                                       1.639

clock fabric_clk_div (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                                                                                                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing)                                                                                                                                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     0.894
data_i_serdes_reg[4].C[0] (dffre at (4,2))                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                             0.000     0.894
cell setup time                                                                                                                                                                                                              -0.032     0.863
data required time                                                                                                                                                                                                                      0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      0.863
data arrival time                                                                                                                                                                                                                      -1.639
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                       -0.777


#Path 38
Startpoint: data_i_valid.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[6].E[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
input external delay                                                                                                                                                                                                          0.000     0.000
data_i_valid.inpad[0] (.input at (1,2))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing)                                                                                                                                                                                                       0.220     1.114
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.199
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names at (2,2))                        0.000     1.199
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.136     1.335
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names at (2,2))                       0.000     1.335
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     1.335
| (inter-block routing)                                                                                                                                                                                                       0.220     1.554
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.639
data_i_serdes_reg[6].E[0] (dffre at (4,2))                                                                                                                                                                                    0.000     1.639
data arrival time                                                                                                                                                                                                                       1.639

clock fabric_clk_div (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                                                                                                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing)                                                                                                                                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     0.894
data_i_serdes_reg[6].C[0] (dffre at (4,2))                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                             0.000     0.894
cell setup time                                                                                                                                                                                                              -0.032     0.863
data required time                                                                                                                                                                                                                      0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      0.863
data arrival time                                                                                                                                                                                                                      -1.639
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                       -0.777


#Path 39
Startpoint: data_i_valid.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[7].E[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
input external delay                                                                                                                                                                                                          0.000     0.000
data_i_valid.inpad[0] (.input at (1,2))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing)                                                                                                                                                                                                       0.220     1.114
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.199
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names at (2,2))                        0.000     1.199
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.136     1.335
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names at (2,2))                       0.000     1.335
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     1.335
| (inter-block routing)                                                                                                                                                                                                       0.220     1.554
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.639
data_i_serdes_reg[7].E[0] (dffre at (4,2))                                                                                                                                                                                    0.000     1.639
data arrival time                                                                                                                                                                                                                       1.639

clock fabric_clk_div (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                                                                                                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing)                                                                                                                                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     0.894
data_i_serdes_reg[7].C[0] (dffre at (4,2))                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                             0.000     0.894
cell setup time                                                                                                                                                                                                              -0.032     0.863
data required time                                                                                                                                                                                                                      0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      0.863
data arrival time                                                                                                                                                                                                                      -1.639
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                       -0.777


#Path 40
Startpoint: data_i_valid.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[8].E[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
input external delay                                                                                                                                                                                                          0.000     0.000
data_i_valid.inpad[0] (.input at (1,2))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing)                                                                                                                                                                                                       0.220     1.114
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.199
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names at (2,2))                        0.000     1.199
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.136     1.335
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names at (2,2))                       0.000     1.335
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     1.335
| (inter-block routing)                                                                                                                                                                                                       0.220     1.554
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.639
data_i_serdes_reg[8].E[0] (dffre at (4,2))                                                                                                                                                                                    0.000     1.639
data arrival time                                                                                                                                                                                                                       1.639

clock fabric_clk_div (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                                                                                                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing)                                                                                                                                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     0.894
data_i_serdes_reg[8].C[0] (dffre at (4,2))                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                             0.000     0.894
cell setup time                                                                                                                                                                                                              -0.032     0.863
data required time                                                                                                                                                                                                                      0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      0.863
data arrival time                                                                                                                                                                                                                      -1.639
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                       -0.777


#Path 41
Startpoint: data_i_valid.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[9].E[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
input external delay                                                                                                                                                                                                          0.000     0.000
data_i_valid.inpad[0] (.input at (1,2))                                                                                                                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing)                                                                                                                                                                                                       0.220     1.114
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.199
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names at (2,2))                        0.000     1.199
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.136     1.335
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names at (2,2))                       0.000     1.335
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     1.335
| (inter-block routing)                                                                                                                                                                                                       0.220     1.554
| (intra 'clb' routing)                                                                                                                                                                                                       0.085     1.639
data_i_serdes_reg[9].E[0] (dffre at (4,2))                                                                                                                                                                                    0.000     1.639
data arrival time                                                                                                                                                                                                                       1.639

clock fabric_clk_div (rise edge)                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                                                                                                                                                                                     0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.894     0.894
| (inter-block routing)                                                                                                                                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     0.894
data_i_serdes_reg[9].C[0] (dffre at (4,2))                                                                                                                                                                                    0.000     0.894
clock uncertainty                                                                                                                                                                                                             0.000     0.894
cell setup time                                                                                                                                                                                                              -0.032     0.863
data required time                                                                                                                                                                                                                      0.863
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      0.863
data arrival time                                                                                                                                                                                                                      -1.639
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                       -0.777


#Path 42
Startpoint: wait_pll[1].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[6].D[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
wait_pll[1].Q[0] (dffre at (2,2)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.162     1.210
| (intra 'clb' routing)                                                  0.085     1.295
$abc$1668$new_new_n26__.in[1] (.names at (2,2))                         -0.000     1.295
| (primitive '.names' combinational delay)                               0.152     1.447
$abc$1668$new_new_n26__.out[0] (.names at (2,2))                         0.000     1.447
| (intra 'clb' routing)                                                  0.085     1.532
$abc$1140$abc$687$li6_li6.in[0] (.names at (2,2))                        0.000     1.532
| (primitive '.names' combinational delay)                               0.099     1.631
$abc$1140$abc$687$li6_li6.out[0] (.names at (2,2))                       0.000     1.631
| (intra 'clb' routing)                                                  0.000     1.631
wait_pll[6].D[0] (dffre at (2,2))                                        0.000     1.631
data arrival time                                                                  1.631

clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[6].C[0] (dffre at (2,2))                                        0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -1.631
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.768


#Path 43
Startpoint: wait_pll[1].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[7].D[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
wait_pll[1].Q[0] (dffre at (2,2)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.162     1.210
| (intra 'clb' routing)                                                  0.085     1.295
$abc$1668$new_new_n26__.in[1] (.names at (2,2))                         -0.000     1.295
| (primitive '.names' combinational delay)                               0.152     1.447
$abc$1668$new_new_n26__.out[0] (.names at (2,2))                         0.000     1.447
| (intra 'clb' routing)                                                  0.085     1.532
$abc$1140$abc$687$li7_li7.in[1] (.names at (2,2))                        0.000     1.532
| (primitive '.names' combinational delay)                               0.099     1.631
$abc$1140$abc$687$li7_li7.out[0] (.names at (2,2))                       0.000     1.631
| (intra 'clb' routing)                                                  0.000     1.631
wait_pll[7].D[0] (dffre at (2,2))                                        0.000     1.631
data arrival time                                                                  1.631

clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[7].C[0] (dffre at (2,2))                                        0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -1.631
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.768


#Path 44
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : wait_pll[1].R[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.220     1.114
| (intra 'clb' routing)                                          0.085     1.199
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.199
| (primitive '.names' combinational delay)                       0.148     1.347
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.347
| (intra 'clb' routing)                                          0.000     1.347
| (inter-block routing)                                          0.162     1.509
| (intra 'clb' routing)                                          0.085     1.594
wait_pll[1].R[0] (dffre at (2,2))                               -0.000     1.594
data arrival time                                                          1.594

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.731


#Path 45
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : wait_pll[0].R[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.220     1.114
| (intra 'clb' routing)                                          0.085     1.199
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.199
| (primitive '.names' combinational delay)                       0.148     1.347
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.347
| (intra 'clb' routing)                                          0.000     1.347
| (inter-block routing)                                          0.162     1.509
| (intra 'clb' routing)                                          0.085     1.594
wait_pll[0].R[0] (dffre at (2,2))                               -0.000     1.594
data arrival time                                                          1.594

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
wait_pll[0].C[0] (dffre at (2,2))                                0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.731


#Path 46
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : wait_pll[2].R[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.220     1.114
| (intra 'clb' routing)                                          0.085     1.199
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.199
| (primitive '.names' combinational delay)                       0.148     1.347
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.347
| (intra 'clb' routing)                                          0.000     1.347
| (inter-block routing)                                          0.162     1.509
| (intra 'clb' routing)                                          0.085     1.594
wait_pll[2].R[0] (dffre at (2,2))                               -0.000     1.594
data arrival time                                                          1.594

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
wait_pll[2].C[0] (dffre at (2,2))                                0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.731


#Path 47
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : wait_pll[3].R[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.220     1.114
| (intra 'clb' routing)                                          0.085     1.199
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.199
| (primitive '.names' combinational delay)                       0.148     1.347
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.347
| (intra 'clb' routing)                                          0.000     1.347
| (inter-block routing)                                          0.162     1.509
| (intra 'clb' routing)                                          0.085     1.594
wait_pll[3].R[0] (dffre at (2,2))                               -0.000     1.594
data arrival time                                                          1.594

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
wait_pll[3].C[0] (dffre at (2,2))                                0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.731


#Path 48
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : wait_pll[4].R[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.220     1.114
| (intra 'clb' routing)                                          0.085     1.199
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.199
| (primitive '.names' combinational delay)                       0.148     1.347
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.347
| (intra 'clb' routing)                                          0.000     1.347
| (inter-block routing)                                          0.162     1.509
| (intra 'clb' routing)                                          0.085     1.594
wait_pll[4].R[0] (dffre at (2,2))                               -0.000     1.594
data arrival time                                                          1.594

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
wait_pll[4].C[0] (dffre at (2,2))                                0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.731


#Path 49
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : wait_pll[7].R[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.220     1.114
| (intra 'clb' routing)                                          0.085     1.199
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.199
| (primitive '.names' combinational delay)                       0.148     1.347
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.347
| (intra 'clb' routing)                                          0.000     1.347
| (inter-block routing)                                          0.162     1.509
| (intra 'clb' routing)                                          0.085     1.594
wait_pll[7].R[0] (dffre at (2,2))                               -0.000     1.594
data arrival time                                                          1.594

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
wait_pll[7].C[0] (dffre at (2,2))                                0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.731


#Path 50
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : wait_pll[6].R[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.220     1.114
| (intra 'clb' routing)                                          0.085     1.199
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.199
| (primitive '.names' combinational delay)                       0.148     1.347
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.347
| (intra 'clb' routing)                                          0.000     1.347
| (inter-block routing)                                          0.162     1.509
| (intra 'clb' routing)                                          0.085     1.594
wait_pll[6].R[0] (dffre at (2,2))                               -0.000     1.594
data arrival time                                                          1.594

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
wait_pll[6].C[0] (dffre at (2,2))                                0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.731


#Path 51
Startpoint: reset_buf.inpad[0] (.input at (1,2) clocked by virtual_io_clock)
Endpoint  : wait_pll[5].R[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.220     1.114
| (intra 'clb' routing)                                          0.085     1.199
reset_buf_n.in[0] (.names at (2,2))                              0.000     1.199
| (primitive '.names' combinational delay)                       0.148     1.347
reset_buf_n.out[0] (.names at (2,2))                             0.000     1.347
| (intra 'clb' routing)                                          0.000     1.347
| (inter-block routing)                                          0.162     1.509
| (intra 'clb' routing)                                          0.085     1.594
wait_pll[5].R[0] (dffre at (2,2))                               -0.000     1.594
data arrival time                                                          1.594

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                        0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
wait_pll[5].C[0] (dffre at (2,2))                                0.000     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.731


#Path 52
Startpoint: data_i_serdes[0].inpad[0] (.input at (1,5) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[0].D[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
data_i_serdes[0].inpad[0] (.input at (1,5))                       0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.399     1.294
| (intra 'clb' routing)                                           0.282     1.576
data_i_serdes_reg[0].D[0] (dffre at (4,2))                        0.000     1.576
data arrival time                                                           1.576

clock fabric_clk_div (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
data_i_serdes_reg[0].C[0] (dffre at (4,2))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -1.576
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.713


#Path 53
Startpoint: wait_pll[1].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[4].D[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
wait_pll[1].Q[0] (dffre at (2,2)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.162     1.210
| (intra 'clb' routing)                                                  0.085     1.295
$abc$1140$abc$687$li4_li4.in[2] (.names at (2,2))                       -0.000     1.295
| (primitive '.names' combinational delay)                               0.197     1.492
$abc$1140$abc$687$li4_li4.out[0] (.names at (2,2))                       0.000     1.492
| (intra 'clb' routing)                                                  0.000     1.492
wait_pll[4].D[0] (dffre at (2,2))                                        0.000     1.492
data arrival time                                                                  1.492

clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[4].C[0] (dffre at (2,2))                                        0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -1.492
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.629


#Path 54
Startpoint: wait_pll[1].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[1].D[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
wait_pll[1].Q[0] (dffre at (2,2)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.162     1.210
| (intra 'clb' routing)                                                  0.085     1.295
$abc$1140$abc$687$li1_li1.in[0] (.names at (2,2))                       -0.000     1.295
| (primitive '.names' combinational delay)                               0.197     1.492
$abc$1140$abc$687$li1_li1.out[0] (.names at (2,2))                       0.000     1.492
| (intra 'clb' routing)                                                  0.000     1.492
wait_pll[1].D[0] (dffre at (2,2))                                        0.000     1.492
data arrival time                                                                  1.492

clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                        0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -1.492
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.629


#Path 55
Startpoint: wait_pll[1].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[2].D[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
wait_pll[1].Q[0] (dffre at (2,2)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.162     1.210
| (intra 'clb' routing)                                                  0.085     1.295
$abc$1140$abc$687$li2_li2.in[1] (.names at (2,2))                       -0.000     1.295
| (primitive '.names' combinational delay)                               0.197     1.492
$abc$1140$abc$687$li2_li2.out[0] (.names at (2,2))                       0.000     1.492
| (intra 'clb' routing)                                                  0.000     1.492
wait_pll[2].D[0] (dffre at (2,2))                                        0.000     1.492
data arrival time                                                                  1.492

clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[2].C[0] (dffre at (2,2))                                        0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -1.492
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.629


#Path 56
Startpoint: wait_pll[1].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[3].D[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[1].C[0] (dffre at (2,2))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
wait_pll[1].Q[0] (dffre at (2,2)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.162     1.210
| (intra 'clb' routing)                                                  0.085     1.295
$abc$1140$abc$687$li3_li3.in[2] (.names at (2,2))                       -0.000     1.295
| (primitive '.names' combinational delay)                               0.197     1.492
$abc$1140$abc$687$li3_li3.out[0] (.names at (2,2))                       0.000     1.492
| (intra 'clb' routing)                                                  0.000     1.492
wait_pll[3].D[0] (dffre at (2,2))                                        0.000     1.492
data arrival time                                                                  1.492

clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[3].C[0] (dffre at (2,2))                                        0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -1.492
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.629


#Path 57
Startpoint: data_i_serdes[2].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[2].D[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
data_i_serdes[2].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.284     1.178
| (intra 'clb' routing)                                           0.303     1.481
data_i_serdes_reg[2].D[0] (dffre at (4,2))                        0.000     1.481
data arrival time                                                           1.481

clock fabric_clk_div (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
data_i_serdes_reg[2].C[0] (dffre at (4,2))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -1.481
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.618


#Path 58
Startpoint: data_i_serdes[5].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[5].D[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
data_i_serdes[5].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.284     1.178
| (intra 'clb' routing)                                           0.303     1.481
data_i_serdes_reg[5].D[0] (dffre at (4,2))                        0.000     1.481
data arrival time                                                           1.481

clock fabric_clk_div (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
data_i_serdes_reg[5].C[0] (dffre at (4,2))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -1.481
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.618


#Path 59
Startpoint: data_i_serdes[7].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[7].D[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
data_i_serdes[7].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.284     1.178
| (intra 'clb' routing)                                           0.303     1.481
data_i_serdes_reg[7].D[0] (dffre at (4,2))                        0.000     1.481
data arrival time                                                           1.481

clock fabric_clk_div (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
data_i_serdes_reg[7].C[0] (dffre at (4,2))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -1.481
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.618


#Path 60
Startpoint: data_i_serdes[6].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[6].D[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
data_i_serdes[6].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.284     1.178
| (intra 'clb' routing)                                           0.282     1.460
data_i_serdes_reg[6].D[0] (dffre at (4,2))                        0.000     1.460
data arrival time                                                           1.460

clock fabric_clk_div (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
data_i_serdes_reg[6].C[0] (dffre at (4,2))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -1.460
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.597


#Path 61
Startpoint: wait_pll[0].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[5].D[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[0].C[0] (dffre at (2,2))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
wait_pll[0].Q[0] (dffre at (2,2)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                                  0.000     1.048
| (inter-block routing)                                                  0.162     1.210
| (intra 'clb' routing)                                                  0.085     1.295
$abc$1140$abc$687$li5_li5.in[3] (.names at (2,2))                       -0.000     1.295
| (primitive '.names' combinational delay)                               0.152     1.447
$abc$1140$abc$687$li5_li5.out[0] (.names at (2,2))                       0.000     1.447
| (intra 'clb' routing)                                                  0.000     1.447
wait_pll[5].D[0] (dffre at (2,2))                                        0.000     1.447
data arrival time                                                                  1.447

clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[5].C[0] (dffre at (2,2))                                        0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -1.447
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.584


#Path 62
Startpoint: data_i_serdes[4].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[4].D[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
data_i_serdes[4].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.284     1.178
| (intra 'clb' routing)                                           0.233     1.411
data_i_serdes_reg[4].D[0] (dffre at (4,2))                        0.000     1.411
data arrival time                                                           1.411

clock fabric_clk_div (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
data_i_serdes_reg[4].C[0] (dffre at (4,2))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -1.411
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.548


#Path 63
Startpoint: data_i_serdes[1].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[1].D[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
data_i_serdes[1].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.284     1.178
| (intra 'clb' routing)                                           0.233     1.411
data_i_serdes_reg[1].D[0] (dffre at (4,2))                        0.000     1.411
data arrival time                                                           1.411

clock fabric_clk_div (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
data_i_serdes_reg[1].C[0] (dffre at (4,2))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -1.411
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.548


#Path 64
Startpoint: data_i_serdes[8].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[8].D[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
data_i_serdes[8].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.284     1.178
| (intra 'clb' routing)                                           0.221     1.399
data_i_serdes_reg[8].D[0] (dffre at (4,2))                        0.000     1.399
data arrival time                                                           1.399

clock fabric_clk_div (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
data_i_serdes_reg[8].C[0] (dffre at (4,2))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -1.399
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.536


#Path 65
Startpoint: data_i_serdes[3].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[3].D[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
data_i_serdes[3].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.284     1.178
| (intra 'clb' routing)                                           0.221     1.399
data_i_serdes_reg[3].D[0] (dffre at (4,2))                        0.000     1.399
data arrival time                                                           1.399

clock fabric_clk_div (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
data_i_serdes_reg[3].C[0] (dffre at (4,2))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -1.399
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.536


#Path 66
Startpoint: data_i_serdes[9].inpad[0] (.input at (4,1) clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[9].D[0] (dffre at (4,2) clocked by fabric_clk_div)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
data_i_serdes[9].inpad[0] (.input at (4,1))                       0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.284     1.178
| (intra 'clb' routing)                                           0.184     1.362
data_i_serdes_reg[9].D[0] (dffre at (4,2))                        0.000     1.362
data arrival time                                                           1.362

clock fabric_clk_div (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
fabric_clk_div.inpad[0] (.input at (3,1))                         0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
data_i_serdes_reg[9].C[0] (dffre at (4,2))                        0.000     0.894
clock uncertainty                                                 0.000     0.894
cell setup time                                                  -0.032     0.863
data required time                                                          0.863
---------------------------------------------------------------------------------
data required time                                                          0.863
data arrival time                                                          -1.362
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -0.499


#Path 67
Startpoint: wait_pll[0].Q[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[0].D[0] (dffre at (2,2) clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[0].C[0] (dffre at (2,2))                                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                            0.154     1.048
wait_pll[0].Q[0] (dffre at (2,2)) [clock-to-output]                      0.000     1.048
| (intra 'clb' routing)                                                  0.085     1.133
$abc$1140$abc$687$li0_li0.in[0] (.names at (2,2))                        0.000     1.133
| (primitive '.names' combinational delay)                               0.218     1.352
$abc$1140$abc$687$li0_li0.out[0] (.names at (2,2))                       0.000     1.352
| (intra 'clb' routing)                                                  0.000     1.352
wait_pll[0].D[0] (dffre at (2,2))                                        0.000     1.352
data arrival time                                                                  1.352

clock clkGHz_clkbuf (rise edge)                                          0.000     0.000
clock source latency                                                     0.000     0.000
clkGHz_clkbuf.inpad[0] (.input at (1,12))                                0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (inter-block routing)                                                  0.000     0.894
| (intra 'clb' routing)                                                  0.000     0.894
wait_pll[0].C[0] (dffre at (2,2))                                        0.000     0.894
clock uncertainty                                                        0.000     0.894
cell setup time                                                         -0.032     0.863
data required time                                                                 0.863
----------------------------------------------------------------------------------------
data required time                                                                 0.863
data arrival time                                                                 -1.352
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.489


#End of timing report
