vsim lib_bench.mixcolumn_tb_conf
# vsim lib_bench.mixcolumn_tb_conf 
# Start time: 20:15:43 on Feb 08,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading lib_aes.state_definition_package(body)
# Loading lib_bench.mixcolumn_tb_conf
# Loading lib_bench.mixcolumn_tb(mixcolumn_tb_arch)
# Loading lib_rtl.mixcolumn(mixcolumn_arch)
radix h 
# hexadecimal
run 200ns
vsim lib_bench.aes_round_tb
# End time: 20:51:40 on Feb 08,2022, Elapsed time: 0:35:57
# Errors: 0, Warnings: 0
# vsim lib_bench.aes_round_tb 
# Start time: 20:51:40 on Feb 08,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading lib_aes.state_definition_package(body)
# Loading lib_bench.aes_round_tb(aes_round_tb_arch)
# Loading lib_rtl.aes_round(aes_round_arch)
# ** Fatal: (vsim-3817) Port "firstRound_i" of entity "aes_round" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /aes_round_tb/DUT File: ./SRC/RTL/AES_Round.vhd Line: 14
# FATAL ERROR while loading design
# Error loading design
# End time: 20:51:40 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
