--------------------------------------------------------------------------------
-- Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: K.39
--  \   \         Application: netgen
--  /   /         Filename: fp32tofix_32u_sim.vhd
-- /___/   /\     Timestamp: Thu Oct 25 07:47:19 2012
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -ofmt vhdl -intstyle xflow -w ..\netlist\fp32tofix_32u.ngc ..\vhm\fp32tofix_32u_sim.vhd 
-- Device	: xc4vfx100-10-ff1152
-- Input file	: ../netlist/fp32tofix_32u.ngc
-- Output file	: ../vhm/fp32tofix_32u_sim.vhd
-- # of Entities	: 1
-- Design Name	: fp32tofix_32u
-- Xilinx	: C:\Xilinx\10.1\ISE
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Development System Reference Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;
-- Library elements added by std2rec from file ..\src\fp32tofix_32u.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use ieee.numeric_std.all;
library Common_HDL;
use Common_HDL.Telops.all;

entity fp32tofix_32u is
  port (
    CLK : in STD_LOGIC := 'X'; 
    AVOID_ZERO : in STD_LOGIC := 'X'; 
--   TX_MOSI_DVAL : out STD_LOGIC; 
--   RX_MOSI_SUPPORT_BUSY : in STD_LOGIC := 'X'; 
--   RX_MISO_AFULL : out STD_LOGIC; 
--   RX_MOSI_DVAL : in STD_LOGIC := 'X'; 
--   RX_MOSI_SOF : in STD_LOGIC := 'X'; 
--   TX_MISO_AFULL : in STD_LOGIC := 'X'; 
    UNDERFLOW : out STD_LOGIC; 
--   TX_MOSI_SUPPORT_BUSY : out STD_LOGIC; 
--   RX_MOSI_EOF : in STD_LOGIC := 'X'; 
--   TX_MOSI_SOF : out STD_LOGIC; 
    OVERFLOW : out STD_LOGIC; 
--   TX_MOSI_EOF : out STD_LOGIC; 
    ARESET : in STD_LOGIC := 'X'; 
--   TX_MISO_BUSY : in STD_LOGIC := 'X'; 
--   RX_MISO_BUSY : out STD_LOGIC; 
--   TX_MOSI_DREM : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
--   TX_MOSI_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    EXP : in signed ( 7 downto 0 ); 
--   RX_MOSI_DREM : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    RX_MISO : out t_ll_miso;
    TX_MOSI : out t_ll_mosi32;
    TX_MISO : in t_ll_miso;
    RX_MOSI : in t_ll_mosi32
--   RX_MOSI_DATA : in STD_LOGIC_VECTOR ( 31 downto 0 ) 
  );
end fp32tofix_32u;

architecture STRUCTURE of fp32tofix_32u is
   -- Aliases added by std2rec.
   alias RX_MISO_AFULL : STD_LOGIC is RX_MISO.AFULL;
   alias RX_MISO_BUSY : STD_LOGIC is RX_MISO.BUSY;
   alias TX_MOSI_EOF : STD_LOGIC is TX_MOSI.EOF;
   alias TX_MOSI_SUPPORT_BUSY : STD_LOGIC is TX_MOSI.SUPPORT_BUSY;
   alias TX_MOSI_SOF : STD_LOGIC is TX_MOSI.SOF;
   alias TX_MOSI_DREM : STD_LOGIC_VECTOR ( 1 downto 0 ) is TX_MOSI.DREM;
   alias TX_MOSI_DATA : STD_LOGIC_VECTOR ( 31 downto 0 ) is TX_MOSI.DATA;
   alias TX_MOSI_DVAL : STD_LOGIC is TX_MOSI.DVAL;
   alias TX_MISO_AFULL : STD_LOGIC  is TX_MISO.AFULL;
   alias TX_MISO_BUSY : STD_LOGIC  is TX_MISO.BUSY;
   alias RX_MOSI_EOF : STD_LOGIC  is RX_MOSI.EOF;
   alias RX_MOSI_SUPPORT_BUSY : STD_LOGIC  is RX_MOSI.SUPPORT_BUSY;
   alias RX_MOSI_SOF : STD_LOGIC  is RX_MOSI.SOF;
   alias RX_MOSI_DREM : STD_LOGIC_VECTOR ( 1 downto 0 ) is RX_MOSI.DREM;
   alias RX_MOSI_DATA : STD_LOGIC_VECTOR ( 31 downto 0 )  is RX_MOSI.DATA;
   alias RX_MOSI_DVAL : STD_LOGIC  is RX_MOSI.DVAL;
  signal NlwRenamedSig_OI_TX_MOSI_SUPPORT_BUSY : STD_LOGIC; 
  signal u0fp32tofix_32u_underflow4_and0000 : STD_LOGIC; 
  signal u0fp32tofix_32u_underflow4_827 : STD_LOGIC; 
  signal u0fp32tofix_32u_overflow4_and0000_wg_cy_0_rt_819 : STD_LOGIC; 
  signal u0fp32tofix_32u_overflow4_and0000 : STD_LOGIC; 
  signal u0fp32tofix_32u_overflow4_816 : STD_LOGIC; 
  signal u0fp32tofix_32u_hold_dval_and0000 : STD_LOGIC; 
  signal u0fp32tofix_32u_hold_dval_804 : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_7_BRB1_779 : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_3_BRB1_774 : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_1_BRB1_771 : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_0_BRB2_769 : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_0_BRB1_768 : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_0_BRB0_767 : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_9_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_8_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_7_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_6_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_5_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_4_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_3_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_23_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_22_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_21_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_20_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_2_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_19_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_18_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_17_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_16_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_15_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_14_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_13_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_12_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_11_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_10_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fp_data2_1_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_9_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_8_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_7_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_6_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_5_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_4_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_3_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_30_BRB1_735 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_2_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_29_BRB1_733 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_28_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_27_BRB1_731 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_26_BRB1_730 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_26_BRB0_729 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_25_BRB1_728 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_24_BRB1_727 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_23_BRB1_726 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_22_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_21_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_20_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_1_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_19_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_18_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_17_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_16_BRB1_718 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_15_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_14_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_13_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_12_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_11_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_10_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_0_mux0001 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data_final_0_and0000 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_9_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_8_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_7_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_6_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_5_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_4_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_31_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_30_BRB3_702 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_30_BRB2_701 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_30_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_3_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_29_BRB3_698 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_29_BRB2_697 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_29_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_28_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_27_BRB2_694 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_27_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_26_BRB2_692 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_26_BRB0_691 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_26_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_25_BRB4_689 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_25_BRB3_688 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_25_BRB1_687 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_25_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_24_BRB5_685 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_24_BRB4_684 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_24_BRB3_683 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_24_BRB0_682 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_24_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_23_BRB5_680 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_23_BRB4_679 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_23_BRB3_678 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_23_BRB0_677 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_23_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_22_BRB2_675 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_22_BRB0_674 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_21_BRB2_673 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_21_BRB0_672 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_20_BRB2_671 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_20_BRB0_670 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_2_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_19_BRB2_668 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_19_BRB0_667 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_18_BRB2_666 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_18_BRB0_665 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_17_BRB2_664 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_17_BRB1_663 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_17_BRB0_662 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_16_BRB5_661 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_16_BRB4_660 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_16_BRB3_659 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_16_BRB1_658 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_16_BRB0_657 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_16_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_15_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_14_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_13_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_12_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_11_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_10_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_1_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data4_0_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_9_118_647 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_9_11_646 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_8_16_645 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_7_26_644 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_7_2125 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_6_16_642 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_5_118_641 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_4_118_640 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_3_220_639 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_31_131_638 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_31_1184_637 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_31_1166_636 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_31_1161_635 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_30_bdd3 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_30_194_633 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_30_134_632 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_30_118_631 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_30_115_630 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_30_1100_629 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_29_bdd3 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_29_194_627 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_29_134_626 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_29_118_625 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_29_115_624 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_29_1100_623 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_28_bdd3 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_28_134_621 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_28_118_620 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_28_115_619 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_28_1106_618 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_27_bdd3 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_27_134_616 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_27_118_615 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_27_115_614 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_27_1106_613 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_26_bdd4 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_26_159_611 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_26_133_610 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_26_118_609 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_26_115_608 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_26_1138_607 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_25_bdd5 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_25_bdd4 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_25_15_604 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_25_146_603 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_25_120_602 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_25_1128_601 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_24_bdd5 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_24_bdd4 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_24_15_598 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_24_146_597 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_24_120_596 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_24_1128_595 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_23_bdd5 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_23_bdd4 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_23_15_592 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_23_146_591 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_23_120_590 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_23_1128_589 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_22_bdd5 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_22_bdd4 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_22_15_586 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_22_146_585 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_22_120_584 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_22_1128_583 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_21_bdd4 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_21_15_581 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_21_146_580 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_21_120_579 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_21_12_578 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_21_1131_577 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_21_1125_576 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_20_bdd5 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_20_bdd4 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_20_15_573 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_20_146_572 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_20_120_571 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_20_12_570 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_20_1131_569 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_20_1125_568 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_1_bdd2 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_19_bdd5 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_19_bdd4 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_19_15_564 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_19_146_563 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_19_120_562 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_19_12_561 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_19_1128_560 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_18_bdd5 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_18_bdd4 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_18_15_557 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_18_146_556 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_18_120_555 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_18_1128_554 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_17_bdd5 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_17_bdd4 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_17_15_551 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_17_146_550 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_17_120_549 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_17_1136_548 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_16_bdd8 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_16_bdd5 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_16_bdd4 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_16_15_544 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_16_146_543 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_16_120_542 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_16_1130_541 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_16_1124_540 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_15_bdd8 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_15_bdd5 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_15_bdd4 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_15_bdd12 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_15_5_SW0_FRB_535 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_15_18_534 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_15_1128_533 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_15_1124_532 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_14_bdd8 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_14_bdd5 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_14_bdd4 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_14_bdd16 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_14_bdd14 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_14_bdd12 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_14_15_525 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_14_122_524 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_13_bdd8 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_13_bdd5 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_13_bdd4 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_13_bdd16 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_13_bdd14 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_13_bdd12 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_13_15_517 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_13_122_516 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_12_bdd8 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_12_bdd5 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_12_bdd4 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_12_bdd16 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_12_bdd14 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_12_bdd12 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_12_15_509 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_12_122_508 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_11_bdd8 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_11_bdd5 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_11_bdd4 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_11_bdd17 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_11_bdd15 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_11_bdd12 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_11_15_501 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_11_122_500 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_10_bdd8 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_10_bdd5 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_10_bdd4 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_10_bdd34 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_10_bdd32 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_10_bdd29 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_10_bdd26 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_10_bdd24 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_10_bdd23 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_10_bdd21 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_10_bdd20 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_10_bdd17 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_10_bdd14 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_10_bdd12 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_10_bdd11 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_10_18 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_10_15_483 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_10_122_482 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_10_1142 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_0_bdd8 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_0_bdd6 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_0_bdd4 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_0_bdd27 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_0_bdd1 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB_475 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB_474 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_9_BRB6_473 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_9_BRB5_472 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_9_BRB4_471 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_9_BRB3_470 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_9_BRB1_469 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_9_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_8_BRB6_467 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_8_BRB5_466 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_8_BRB4_465 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_8_BRB3_464 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_8_BRB1_463 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_8_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_7_BRB6_461 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_7_BRB5_460 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_7_BRB4_459 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_7_BRB3_458 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_7_BRB1_457 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_7_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_6_BRB5_455 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_6_BRB4_454 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_6_BRB3_453 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_6_BRB1_452 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_6_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_5_BRB7_450 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_5_BRB6_449 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_5_BRB5_448 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_5_BRB4_447 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_5_BRB3_446 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_5_BRB0_445 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_5_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_4_BRB6_443 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_4_BRB5_442 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_4_BRB3_441 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_4_BRB1_440 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_4_BRB0_439 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_4_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_3_BRB6_437 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_3_BRB5_436 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_3_BRB3_435 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_3_BRB1_434 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_3_BRB0_433 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_31_BRB2_432 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_31_BRB1_431 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_31_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_30_BRB0_429 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_3_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_2_BRB6_427 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_2_BRB5_426 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_2_BRB4_425 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_2_BRB3_424 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_2_BRB0_423 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_29_BRB6_422 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_29_BRB3_421 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_28_BRB8_420 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_28_BRB7_419 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_28_BRB4_418 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_28_BRB1_417 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_28_BRB0_416 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_28_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_27_BRB2_414 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_27_BRB10_413 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_26_BRB8_412 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_26_BRB2_411 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_26_BRB10_410 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_26_BRB0_409 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_25_BRB6_408 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_25_BRB5_407 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_25_BRB2_406 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_25_BRB1_405 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_24_BRB5_404 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_24_BRB1_403 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_23_BRB8_402 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_23_BRB7_401 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_23_BRB5_400 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_23_BRB3_399 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_23_BRB1_398 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_22_BRB6_397 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_22_BRB5_396 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_22_BRB3_395 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_21_BRB8_394 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_21_BRB6_393 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_21_BRB5_392 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_21_BRB3_391 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_20_BRB6_390 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_20_BRB5_389 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_20_BRB1_388 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_2_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_1_BRB9_386 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_1_BRB8_385 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_1_BRB6_384 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_1_BRB5_383 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_1_BRB1_382 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_1_BRB0_381 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_19_BRB5_380 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_19_BRB1_379 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_18_BRB6_378 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_18_BRB5_377 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_18_BRB4_376 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_18_BRB0_375 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_17_BRB6_374 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_17_BRB5_373 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_17_BRB1_372 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_16_BRB9_371 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_16_BRB8_370 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_16_BRB5_369 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_16_BRB4_368 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_16_BRB10_367 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_16_BRB1_366 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_16_BRB0_365 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_15_BRB7_364 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_15_BRB6_363 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_15_BRB5_362 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_15_BRB4_361 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_15_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_14_BRB4_359 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_14_BRB3_358 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_14_BRB1_357 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_14_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_13_BRB5_355 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_13_BRB4_354 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_13_BRB3_353 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_13_BRB1_352 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_13_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_12_BRB8_350 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_12_BRB7_349 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_12_BRB5_348 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_12_BRB4_347 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_12_BRB0_346 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_12_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_11_BRB7_344 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_11_BRB6_343 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_11_BRB5_342 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_11_BRB4_341 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_11_BRB1_340 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_11_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_10_BRB7_338 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_10_BRB6_337 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_10_BRB5_336 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_10_BRB4_335 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_10_BRB1_334 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_10_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_1_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_0_BRB7_331 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_0_BRB6_330 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_0_BRB4_329 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_0_BRB1_328 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_0_BRB0_327 : STD_LOGIC; 
  signal u0fp32tofix_32u_fi_data3_0_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_exp2_mux0000_6_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_exp2_mux0000_5_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_exp2_mux0000_4_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_exp2_mux0000_2_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_dval_sr_2_BRB1_310 : STD_LOGIC; 
  signal u0fp32tofix_32u_dval_sr_2_BRB0_309 : STD_LOGIC; 
  signal u0fp32tofix_32u_dval_sr_1_BRB1_307 : STD_LOGIC; 
  signal u0fp32tofix_32u_dval_sr_1_BRB0_306 : STD_LOGIC; 
  signal u0fp32tofix_32u_convert_ce : STD_LOGIC; 
  signal u0fp32tofix_32u_ce_reg_304 : STD_LOGIC; 
  signal u0fp32tofix_32u_RESET : STD_LOGIC; 
  signal u0fp32tofix_32u_N99 : STD_LOGIC; 
  signal u0fp32tofix_32u_N98 : STD_LOGIC; 
  signal u0fp32tofix_32u_N96 : STD_LOGIC; 
  signal u0fp32tofix_32u_N95 : STD_LOGIC; 
  signal u0fp32tofix_32u_N93 : STD_LOGIC; 
  signal u0fp32tofix_32u_N92 : STD_LOGIC; 
  signal u0fp32tofix_32u_N90 : STD_LOGIC; 
  signal u0fp32tofix_32u_N89 : STD_LOGIC; 
  signal u0fp32tofix_32u_N87 : STD_LOGIC; 
  signal u0fp32tofix_32u_N86 : STD_LOGIC; 
  signal u0fp32tofix_32u_N84 : STD_LOGIC; 
  signal u0fp32tofix_32u_N83 : STD_LOGIC; 
  signal u0fp32tofix_32u_N81 : STD_LOGIC; 
  signal u0fp32tofix_32u_N80 : STD_LOGIC; 
  signal u0fp32tofix_32u_N8 : STD_LOGIC; 
  signal u0fp32tofix_32u_N78 : STD_LOGIC; 
  signal u0fp32tofix_32u_N77 : STD_LOGIC; 
  signal u0fp32tofix_32u_N75 : STD_LOGIC; 
  signal u0fp32tofix_32u_N74 : STD_LOGIC; 
  signal u0fp32tofix_32u_N72 : STD_LOGIC; 
  signal u0fp32tofix_32u_N71 : STD_LOGIC; 
  signal u0fp32tofix_32u_N69 : STD_LOGIC; 
  signal u0fp32tofix_32u_N689 : STD_LOGIC; 
  signal u0fp32tofix_32u_N688 : STD_LOGIC; 
  signal u0fp32tofix_32u_N687 : STD_LOGIC; 
  signal u0fp32tofix_32u_N686 : STD_LOGIC; 
  signal u0fp32tofix_32u_N685 : STD_LOGIC; 
  signal u0fp32tofix_32u_N684 : STD_LOGIC; 
  signal u0fp32tofix_32u_N683 : STD_LOGIC; 
  signal u0fp32tofix_32u_N682 : STD_LOGIC; 
  signal u0fp32tofix_32u_N681 : STD_LOGIC; 
  signal u0fp32tofix_32u_N680 : STD_LOGIC; 
  signal u0fp32tofix_32u_N68 : STD_LOGIC; 
  signal u0fp32tofix_32u_N679 : STD_LOGIC; 
  signal u0fp32tofix_32u_N678 : STD_LOGIC; 
  signal u0fp32tofix_32u_N677 : STD_LOGIC; 
  signal u0fp32tofix_32u_N676 : STD_LOGIC; 
  signal u0fp32tofix_32u_N675 : STD_LOGIC; 
  signal u0fp32tofix_32u_N674 : STD_LOGIC; 
  signal u0fp32tofix_32u_N673 : STD_LOGIC; 
  signal u0fp32tofix_32u_N672 : STD_LOGIC; 
  signal u0fp32tofix_32u_N671 : STD_LOGIC; 
  signal u0fp32tofix_32u_N670 : STD_LOGIC; 
  signal u0fp32tofix_32u_N669 : STD_LOGIC; 
  signal u0fp32tofix_32u_N668 : STD_LOGIC; 
  signal u0fp32tofix_32u_N667 : STD_LOGIC; 
  signal u0fp32tofix_32u_N666 : STD_LOGIC; 
  signal u0fp32tofix_32u_N665 : STD_LOGIC; 
  signal u0fp32tofix_32u_N664 : STD_LOGIC; 
  signal u0fp32tofix_32u_N663 : STD_LOGIC; 
  signal u0fp32tofix_32u_N662 : STD_LOGIC; 
  signal u0fp32tofix_32u_N661 : STD_LOGIC; 
  signal u0fp32tofix_32u_N660 : STD_LOGIC; 
  signal u0fp32tofix_32u_N66 : STD_LOGIC; 
  signal u0fp32tofix_32u_N659 : STD_LOGIC; 
  signal u0fp32tofix_32u_N658 : STD_LOGIC; 
  signal u0fp32tofix_32u_N657 : STD_LOGIC; 
  signal u0fp32tofix_32u_N656 : STD_LOGIC; 
  signal u0fp32tofix_32u_N655 : STD_LOGIC; 
  signal u0fp32tofix_32u_N654 : STD_LOGIC; 
  signal u0fp32tofix_32u_N653 : STD_LOGIC; 
  signal u0fp32tofix_32u_N652 : STD_LOGIC; 
  signal u0fp32tofix_32u_N651 : STD_LOGIC; 
  signal u0fp32tofix_32u_N650 : STD_LOGIC; 
  signal u0fp32tofix_32u_N65 : STD_LOGIC; 
  signal u0fp32tofix_32u_N649 : STD_LOGIC; 
  signal u0fp32tofix_32u_N648 : STD_LOGIC; 
  signal u0fp32tofix_32u_N647 : STD_LOGIC; 
  signal u0fp32tofix_32u_N646 : STD_LOGIC; 
  signal u0fp32tofix_32u_N645 : STD_LOGIC; 
  signal u0fp32tofix_32u_N644 : STD_LOGIC; 
  signal u0fp32tofix_32u_N643 : STD_LOGIC; 
  signal u0fp32tofix_32u_N642 : STD_LOGIC; 
  signal u0fp32tofix_32u_N641 : STD_LOGIC; 
  signal u0fp32tofix_32u_N640 : STD_LOGIC; 
  signal u0fp32tofix_32u_N639 : STD_LOGIC; 
  signal u0fp32tofix_32u_N638 : STD_LOGIC; 
  signal u0fp32tofix_32u_N637 : STD_LOGIC; 
  signal u0fp32tofix_32u_N636 : STD_LOGIC; 
  signal u0fp32tofix_32u_N635 : STD_LOGIC; 
  signal u0fp32tofix_32u_N634 : STD_LOGIC; 
  signal u0fp32tofix_32u_N633 : STD_LOGIC; 
  signal u0fp32tofix_32u_N632 : STD_LOGIC; 
  signal u0fp32tofix_32u_N631 : STD_LOGIC; 
  signal u0fp32tofix_32u_N630 : STD_LOGIC; 
  signal u0fp32tofix_32u_N629 : STD_LOGIC; 
  signal u0fp32tofix_32u_N628 : STD_LOGIC; 
  signal u0fp32tofix_32u_N627 : STD_LOGIC; 
  signal u0fp32tofix_32u_N626 : STD_LOGIC; 
  signal u0fp32tofix_32u_N625 : STD_LOGIC; 
  signal u0fp32tofix_32u_N624 : STD_LOGIC; 
  signal u0fp32tofix_32u_N623 : STD_LOGIC; 
  signal u0fp32tofix_32u_N622 : STD_LOGIC; 
  signal u0fp32tofix_32u_N621 : STD_LOGIC; 
  signal u0fp32tofix_32u_N620 : STD_LOGIC; 
  signal u0fp32tofix_32u_N62 : STD_LOGIC; 
  signal u0fp32tofix_32u_N619 : STD_LOGIC; 
  signal u0fp32tofix_32u_N618 : STD_LOGIC; 
  signal u0fp32tofix_32u_N617 : STD_LOGIC; 
  signal u0fp32tofix_32u_N616 : STD_LOGIC; 
  signal u0fp32tofix_32u_N615 : STD_LOGIC; 
  signal u0fp32tofix_32u_N60 : STD_LOGIC; 
  signal u0fp32tofix_32u_N6 : STD_LOGIC; 
  signal u0fp32tofix_32u_N59 : STD_LOGIC; 
  signal u0fp32tofix_32u_N57 : STD_LOGIC; 
  signal u0fp32tofix_32u_N566 : STD_LOGIC; 
  signal u0fp32tofix_32u_N563 : STD_LOGIC; 
  signal u0fp32tofix_32u_N560 : STD_LOGIC; 
  signal u0fp32tofix_32u_N56 : STD_LOGIC; 
  signal u0fp32tofix_32u_N557 : STD_LOGIC; 
  signal u0fp32tofix_32u_N54 : STD_LOGIC; 
  signal u0fp32tofix_32u_N532 : STD_LOGIC; 
  signal u0fp32tofix_32u_N528 : STD_LOGIC; 
  signal u0fp32tofix_32u_N524 : STD_LOGIC; 
  signal u0fp32tofix_32u_N519 : STD_LOGIC; 
  signal u0fp32tofix_32u_N51 : STD_LOGIC; 
  signal u0fp32tofix_32u_N50 : STD_LOGIC; 
  signal u0fp32tofix_32u_N49 : STD_LOGIC; 
  signal u0fp32tofix_32u_N48 : STD_LOGIC; 
  signal u0fp32tofix_32u_N47 : STD_LOGIC; 
  signal u0fp32tofix_32u_N46 : STD_LOGIC; 
  signal u0fp32tofix_32u_N38 : STD_LOGIC; 
  signal u0fp32tofix_32u_N36 : STD_LOGIC; 
  signal u0fp32tofix_32u_N321 : STD_LOGIC; 
  signal u0fp32tofix_32u_N32 : STD_LOGIC; 
  signal u0fp32tofix_32u_N308 : STD_LOGIC; 
  signal u0fp32tofix_32u_N307 : STD_LOGIC; 
  signal u0fp32tofix_32u_N304 : STD_LOGIC; 
  signal u0fp32tofix_32u_N303 : STD_LOGIC; 
  signal u0fp32tofix_32u_N30 : STD_LOGIC; 
  signal u0fp32tofix_32u_N296 : STD_LOGIC; 
  signal u0fp32tofix_32u_N295 : STD_LOGIC; 
  signal u0fp32tofix_32u_N287 : STD_LOGIC; 
  signal u0fp32tofix_32u_N284 : STD_LOGIC; 
  signal u0fp32tofix_32u_N280 : STD_LOGIC; 
  signal u0fp32tofix_32u_N276 : STD_LOGIC; 
  signal u0fp32tofix_32u_N272 : STD_LOGIC; 
  signal u0fp32tofix_32u_N268 : STD_LOGIC; 
  signal u0fp32tofix_32u_N264 : STD_LOGIC; 
  signal u0fp32tofix_32u_N263 : STD_LOGIC; 
  signal u0fp32tofix_32u_N242 : STD_LOGIC; 
  signal u0fp32tofix_32u_N238 : STD_LOGIC; 
  signal u0fp32tofix_32u_N235 : STD_LOGIC; 
  signal u0fp32tofix_32u_N234 : STD_LOGIC; 
  signal u0fp32tofix_32u_N231 : STD_LOGIC; 
  signal u0fp32tofix_32u_N230 : STD_LOGIC; 
  signal u0fp32tofix_32u_N227 : STD_LOGIC; 
  signal u0fp32tofix_32u_N226 : STD_LOGIC; 
  signal u0fp32tofix_32u_N221 : STD_LOGIC; 
  signal u0fp32tofix_32u_N175 : STD_LOGIC; 
  signal u0fp32tofix_32u_N174 : STD_LOGIC; 
  signal u0fp32tofix_32u_N171 : STD_LOGIC; 
  signal u0fp32tofix_32u_N161 : STD_LOGIC; 
  signal u0fp32tofix_32u_N160 : STD_LOGIC; 
  signal u0fp32tofix_32u_N159 : STD_LOGIC; 
  signal u0fp32tofix_32u_N157 : STD_LOGIC; 
  signal u0fp32tofix_32u_N154 : STD_LOGIC; 
  signal u0fp32tofix_32u_N153 : STD_LOGIC; 
  signal u0fp32tofix_32u_N150 : STD_LOGIC; 
  signal u0fp32tofix_32u_N149 : STD_LOGIC; 
  signal u0fp32tofix_32u_N146 : STD_LOGIC; 
  signal u0fp32tofix_32u_N145 : STD_LOGIC; 
  signal u0fp32tofix_32u_N142 : STD_LOGIC; 
  signal u0fp32tofix_32u_N141 : STD_LOGIC; 
  signal u0fp32tofix_32u_N138 : STD_LOGIC; 
  signal u0fp32tofix_32u_N137 : STD_LOGIC; 
  signal u0fp32tofix_32u_N134 : STD_LOGIC; 
  signal u0fp32tofix_32u_N131 : STD_LOGIC; 
  signal u0fp32tofix_32u_N126 : STD_LOGIC; 
  signal u0fp32tofix_32u_N123 : STD_LOGIC; 
  signal u0fp32tofix_32u_N120 : STD_LOGIC; 
  signal u0fp32tofix_32u_N119 : STD_LOGIC; 
  signal u0fp32tofix_32u_N117 : STD_LOGIC; 
  signal u0fp32tofix_32u_N116 : STD_LOGIC; 
  signal u0fp32tofix_32u_N114 : STD_LOGIC; 
  signal u0fp32tofix_32u_N113 : STD_LOGIC; 
  signal u0fp32tofix_32u_N111 : STD_LOGIC; 
  signal u0fp32tofix_32u_N110 : STD_LOGIC; 
  signal u0fp32tofix_32u_N108 : STD_LOGIC; 
  signal u0fp32tofix_32u_N107 : STD_LOGIC; 
  signal u0fp32tofix_32u_N105 : STD_LOGIC; 
  signal u0fp32tofix_32u_N104 : STD_LOGIC; 
  signal u0fp32tofix_32u_N102 : STD_LOGIC; 
  signal u0fp32tofix_32u_N10 : STD_LOGIC; 
  signal u0fp32tofix_32u_Mshreg_fp_data2_8_39 : STD_LOGIC; 
  signal u0fp32tofix_32u_Mshreg_TX_MOSI_SOF_38 : STD_LOGIC; 
  signal u0fp32tofix_32u_Mshreg_TX_MOSI_EOF_37 : STD_LOGIC; 
  signal u0fp32tofix_32u_Madd_bext_sub0000_xor_7_111_19 : STD_LOGIC; 
  signal u0fp32tofix_32u_Madd_bext_sub0000_xor_7_11 : STD_LOGIC; 
  signal u0fp32tofix_32u_Madd_bext_sub0000_cy_5_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_Madd_bext_sub0000_cy_3_Q : STD_LOGIC; 
  signal u0fp32tofix_32u_sync_RST_temp_4 : STD_LOGIC; 
  signal u0fp32tofix_32u_sync_RST_N0 : STD_LOGIC; 
  signal NlwRenamedSig_OI_TX_MOSI_DREM : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal u0fp32tofix_32u_underflow4_and0000_wg_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal u0fp32tofix_32u_underflow4_and0000_wg_cy : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u0fp32tofix_32u_overflow4_and0000_wg_lut : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal u0fp32tofix_32u_overflow4_and0000_wg_cy : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u0fp32tofix_32u_lcl_sum_add0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal u0fp32tofix_32u_fract1 : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal u0fp32tofix_32u_fp_data2 : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal u0fp32tofix_32u_exp1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u0fp32tofix_32u_dval_sr : STD_LOGIC_VECTOR ( 5 downto 2 ); 
  signal u0fp32tofix_32u_bext_sub0000 : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal u0fp32tofix_32u_Madd_lcl_sum_add0000_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u0fp32tofix_32u_Madd_lcl_sum_add0000_cy : STD_LOGIC_VECTOR ( 8 downto 0 ); 
begin
  TX_MOSI_SUPPORT_BUSY <= NlwRenamedSig_OI_TX_MOSI_SUPPORT_BUSY;
  TX_MOSI_DREM(1) <= NlwRenamedSig_OI_TX_MOSI_DREM(0);
  TX_MOSI_DREM(0) <= NlwRenamedSig_OI_TX_MOSI_DREM(0);
  u0fp32tofix_32u_TX_MOSI_EOF : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_Mshreg_TX_MOSI_EOF_37,
      Q => TX_MOSI_EOF
    );
  u0fp32tofix_32u_Mshreg_TX_MOSI_EOF : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_SUPPORT_BUSY,
      A1 => NlwRenamedSig_OI_TX_MOSI_SUPPORT_BUSY,
      A2 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A3 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      CE => u0fp32tofix_32u_convert_ce,
      CLK => CLK,
      D => RX_MOSI_EOF,
      Q => u0fp32tofix_32u_Mshreg_TX_MOSI_EOF_37
    );
  u0fp32tofix_32u_fp_data2_8 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_Mshreg_fp_data2_8_39,
      Q => u0fp32tofix_32u_fp_data2(8)
    );
  u0fp32tofix_32u_Mshreg_fp_data2_8 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A2 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A3 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      CE => u0fp32tofix_32u_convert_ce,
      CLK => CLK,
      D => RX_MOSI_DATA(31),
      Q => u0fp32tofix_32u_Mshreg_fp_data2_8_39
    );
  u0fp32tofix_32u_TX_MOSI_SOF : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_Mshreg_TX_MOSI_SOF_38,
      Q => TX_MOSI_SOF
    );
  u0fp32tofix_32u_Mshreg_TX_MOSI_SOF : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_SUPPORT_BUSY,
      A1 => NlwRenamedSig_OI_TX_MOSI_SUPPORT_BUSY,
      A2 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A3 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      CE => u0fp32tofix_32u_convert_ce,
      CLK => CLK,
      D => RX_MOSI_SOF,
      Q => u0fp32tofix_32u_Mshreg_TX_MOSI_SOF_38
    );
  u0fp32tofix_32u_fi_data3_mux0000_11_1135 : LUT4_L
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I1 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I2 => u0fp32tofix_32u_fi_data3_28_BRB1_417,
      I3 => u0fp32tofix_32u_fi_data3_27_BRB2_414,
      LO => u0fp32tofix_32u_N231
    );
  u0fp32tofix_32u_fi_data3_mux0000_3_20 : LUT4_L
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I1 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I2 => u0fp32tofix_32u_fi_data3_28_BRB7_419,
      I3 => u0fp32tofix_32u_fi_data3_28_BRB8_420,
      LO => u0fp32tofix_32u_N142
    );
  u0fp32tofix_32u_fi_data3_mux0000_14_1140 : LUT4_L
    generic map(
      INIT => X"FEBA"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I1 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I2 => u0fp32tofix_32u_fi_data3_25_BRB5_407,
      I3 => u0fp32tofix_32u_fi_data3_23_BRB8_402,
      LO => u0fp32tofix_32u_N171
    );
  u0fp32tofix_32u_fi_data3_mux0000_0_322 : LUT4_L
    generic map(
      INIT => X"1FBF"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I1 => u0fp32tofix_32u_fi_data3_29_BRB6_422,
      I2 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I3 => u0fp32tofix_32u_N321,
      LO => u0fp32tofix_32u_N153
    );
  u0fp32tofix_32u_fi_data3_mux0000_0_51 : LUT4_D
    generic map(
      INIT => X"AA03"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_29_BRB3_421,
      I1 => u0fp32tofix_32u_fi_data3_31_BRB2_432,
      I2 => u0fp32tofix_32u_fi_data3_31_BRB1_431,
      I3 => u0fp32tofix_32u_fi_data3_26_BRB8_412,
      LO => u0fp32tofix_32u_N689,
      O => u0fp32tofix_32u_N321
    );
  u0fp32tofix_32u_fi_data3_mux0000_29_31 : LUT4_D
    generic map(
      INIT => X"0257"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      I3 => u0fp32tofix_32u_fi_data3_mux0000_13_bdd8,
      LO => u0fp32tofix_32u_N688,
      O => u0fp32tofix_32u_fi_data3_mux0000_29_bdd3
    );
  u0fp32tofix_32u_fi_data3_mux0000_22_4_SW0 : LUT4_L
    generic map(
      INIT => X"FFAC"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_22_Q,
      I1 => u0fp32tofix_32u_fp_data2_18_Q,
      I2 => u0fp32tofix_32u_fp_data2(2),
      I3 => u0fp32tofix_32u_fp_data2(5),
      LO => u0fp32tofix_32u_N36
    );
  u0fp32tofix_32u_fi_data3_mux0000_13_10 : LUT4_D
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_6_Q,
      I1 => u0fp32tofix_32u_fp_data2_2_Q,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_15_5_SW0_FRB_535,
      I3 => u0fp32tofix_32u_fp_data2(2),
      LO => u0fp32tofix_32u_N687,
      O => u0fp32tofix_32u_fi_data3_mux0000_13_bdd16
    );
  u0fp32tofix_32u_fi_data3_mux0000_23_4_SW0 : LUT4_L
    generic map(
      INIT => X"FFAC"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_23_Q,
      I1 => u0fp32tofix_32u_fp_data2_19_Q,
      I2 => u0fp32tofix_32u_fp_data2(2),
      I3 => u0fp32tofix_32u_fp_data2(5),
      LO => u0fp32tofix_32u_N30
    );
  u0fp32tofix_32u_fi_data3_mux0000_11_5 : LUT4_D
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_11_Q,
      I1 => u0fp32tofix_32u_fp_data2_7_Q,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_15_5_SW0_FRB_535,
      I3 => u0fp32tofix_32u_fp_data2(2),
      LO => u0fp32tofix_32u_N686,
      O => u0fp32tofix_32u_fi_data3_mux0000_11_bdd8
    );
  u0fp32tofix_32u_fi_data3_mux0000_30_31 : LUT4_D
    generic map(
      INIT => X"0257"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      I3 => u0fp32tofix_32u_fi_data3_mux0000_14_bdd8,
      LO => u0fp32tofix_32u_N685,
      O => u0fp32tofix_32u_fi_data3_mux0000_30_bdd3
    );
  u0fp32tofix_32u_fi_data3_mux0000_28_31 : LUT4_D
    generic map(
      INIT => X"0257"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      I3 => u0fp32tofix_32u_fi_data3_mux0000_12_bdd8,
      LO => u0fp32tofix_32u_N684,
      O => u0fp32tofix_32u_fi_data3_mux0000_28_bdd3
    );
  u0fp32tofix_32u_fi_data3_mux0000_31_1111 : LUT4_L
    generic map(
      INIT => X"4FCF"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_0_BRB7_331,
      I1 => u0fp32tofix_32u_fi_data3_0_BRB4_329,
      I2 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      LO => u0fp32tofix_32u_N137
    );
  u0fp32tofix_32u_fi_data3_mux0000_25_1142 : LUT4_L
    generic map(
      INIT => X"B0A0"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_6_BRB5_455,
      I1 => u0fp32tofix_32u_fi_data3_6_BRB4_454,
      I2 => u0fp32tofix_32u_fi_data3_4_BRB3_441,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      LO => u0fp32tofix_32u_N69
    );
  u0fp32tofix_32u_fi_data3_mux0000_18_1142 : LUT4_L
    generic map(
      INIT => X"B0A0"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_13_BRB5_355,
      I1 => u0fp32tofix_32u_fi_data3_13_BRB4_354,
      I2 => u0fp32tofix_32u_fi_data3_4_BRB3_441,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      LO => u0fp32tofix_32u_N90
    );
  u0fp32tofix_32u_fi_data3_mux0000_22_1142 : LUT4_L
    generic map(
      INIT => X"B0A0"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_9_BRB5_472,
      I1 => u0fp32tofix_32u_fi_data3_9_BRB4_471,
      I2 => u0fp32tofix_32u_fi_data3_4_BRB3_441,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      LO => u0fp32tofix_32u_N78
    );
  u0fp32tofix_32u_fi_data3_mux0000_23_1142 : LUT4_L
    generic map(
      INIT => X"B0A0"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_8_BRB5_466,
      I1 => u0fp32tofix_32u_fi_data3_8_BRB4_465,
      I2 => u0fp32tofix_32u_fi_data3_4_BRB3_441,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      LO => u0fp32tofix_32u_N75
    );
  u0fp32tofix_32u_fi_data3_mux0000_24_1142 : LUT4_L
    generic map(
      INIT => X"B0A0"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_7_BRB5_460,
      I1 => u0fp32tofix_32u_fi_data3_7_BRB4_459,
      I2 => u0fp32tofix_32u_fi_data3_4_BRB3_441,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      LO => u0fp32tofix_32u_N72
    );
  u0fp32tofix_32u_fi_data3_mux0000_16_189 : LUT4_L
    generic map(
      INIT => X"880F"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_15_BRB7_364,
      I1 => u0fp32tofix_32u_fi_data3_15_BRB6_363,
      I2 => u0fp32tofix_32u_fi_data3_9_BRB4_471,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      LO => u0fp32tofix_32u_N98
    );
  u0fp32tofix_32u_fi_data3_mux0000_17_189 : LUT4_L
    generic map(
      INIT => X"880F"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_14_BRB4_359,
      I1 => u0fp32tofix_32u_fi_data3_14_BRB1_357,
      I2 => u0fp32tofix_32u_fi_data3_8_BRB4_465,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      LO => u0fp32tofix_32u_N95
    );
  u0fp32tofix_32u_fi_data3_mux0000_31_1161 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(2),
      I1 => u0fp32tofix_32u_fp_data2(1),
      I2 => u0fp32tofix_32u_fp_data2(0),
      LO => u0fp32tofix_32u_fi_data3_mux0000_31_1161_635
    );
  u0fp32tofix_32u_fi_data3_mux0000_26_1102 : LUT4_L
    generic map(
      INIT => X"80F0"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_5_BRB7_450,
      I1 => u0fp32tofix_32u_fi_data3_5_BRB6_449,
      I2 => u0fp32tofix_32u_fi_data3_5_BRB0_445,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      LO => u0fp32tofix_32u_N68
    );
  u0fp32tofix_32u_fi_data3_mux0000_19_189 : LUT4_L
    generic map(
      INIT => X"80F0"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_12_BRB8_350,
      I1 => u0fp32tofix_32u_fi_data3_12_BRB7_349,
      I2 => u0fp32tofix_32u_fi_data3_12_BRB0_346,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      LO => u0fp32tofix_32u_N89
    );
  u0fp32tofix_32u_fi_data3_mux0000_20_189 : LUT4_L
    generic map(
      INIT => X"80F0"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_11_BRB5_342,
      I1 => u0fp32tofix_32u_fi_data3_11_BRB4_341,
      I2 => u0fp32tofix_32u_fi_data3_11_BRB1_340,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      LO => u0fp32tofix_32u_N86
    );
  u0fp32tofix_32u_fi_data3_mux0000_21_189 : LUT4_L
    generic map(
      INIT => X"80F0"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_10_BRB5_336,
      I1 => u0fp32tofix_32u_fi_data3_10_BRB4_335,
      I2 => u0fp32tofix_32u_fi_data3_10_BRB1_334,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      LO => u0fp32tofix_32u_N83
    );
  u0fp32tofix_32u_fi_data3_mux0000_27_159 : LUT4_L
    generic map(
      INIT => X"80F0"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_4_BRB6_443,
      I1 => u0fp32tofix_32u_fi_data3_4_BRB5_442,
      I2 => u0fp32tofix_32u_fi_data3_4_BRB0_439,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      LO => u0fp32tofix_32u_N65
    );
  u0fp32tofix_32u_fi_data3_mux0000_28_159 : LUT4_D
    generic map(
      INIT => X"80F0"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_3_BRB6_437,
      I1 => u0fp32tofix_32u_fi_data3_3_BRB5_436,
      I2 => u0fp32tofix_32u_fi_data3_3_BRB0_433,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      LO => u0fp32tofix_32u_N683,
      O => u0fp32tofix_32u_N62
    );
  u0fp32tofix_32u_fi_data3_mux0000_29_159 : LUT4_L
    generic map(
      INIT => X"80F0"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_2_BRB6_427,
      I1 => u0fp32tofix_32u_fi_data3_2_BRB3_424,
      I2 => u0fp32tofix_32u_fi_data3_2_BRB0_423,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      LO => u0fp32tofix_32u_N59
    );
  u0fp32tofix_32u_fi_data3_mux0000_30_159 : LUT4_L
    generic map(
      INIT => X"80F0"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_1_BRB9_386,
      I1 => u0fp32tofix_32u_fi_data3_1_BRB8_385,
      I2 => u0fp32tofix_32u_fi_data3_1_BRB0_381,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      LO => u0fp32tofix_32u_N56
    );
  u0fp32tofix_32u_fi_data3_mux0000_13_5 : LUT4_D
    generic map(
      INIT => X"FCFA"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_9_Q,
      I1 => u0fp32tofix_32u_fp_data2_13_Q,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_15_5_SW0_FRB_535,
      I3 => u0fp32tofix_32u_fp_data2(2),
      LO => u0fp32tofix_32u_N682,
      O => u0fp32tofix_32u_fi_data3_mux0000_13_bdd8
    );
  u0fp32tofix_32u_fi_data3_mux0000_16_5 : LUT4_D
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_16_Q,
      I1 => u0fp32tofix_32u_fp_data2_12_Q,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_15_5_SW0_FRB_535,
      I3 => u0fp32tofix_32u_fp_data2(2),
      LO => u0fp32tofix_32u_N681,
      O => u0fp32tofix_32u_fi_data3_mux0000_16_bdd8
    );
  u0fp32tofix_32u_fi_data3_mux0000_12_10 : LUT4_D
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_5_Q,
      I1 => u0fp32tofix_32u_fp_data2_1_Q,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_15_5_SW0_FRB_535,
      I3 => u0fp32tofix_32u_fp_data2(2),
      LO => u0fp32tofix_32u_N680,
      O => u0fp32tofix_32u_fi_data3_mux0000_12_bdd16
    );
  u0fp32tofix_32u_fi_data3_mux0000_21_4_SW0 : LUT4_L
    generic map(
      INIT => X"FFAC"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_21_Q,
      I1 => u0fp32tofix_32u_fp_data2_17_Q,
      I2 => u0fp32tofix_32u_fp_data2(2),
      I3 => u0fp32tofix_32u_fp_data2(5),
      LO => u0fp32tofix_32u_N38
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_10 : LUT4_D
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_8_Q,
      I1 => u0fp32tofix_32u_fp_data2_4_Q,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_15_5_SW0_FRB_535,
      I3 => u0fp32tofix_32u_fp_data2(2),
      LO => u0fp32tofix_32u_N679,
      O => u0fp32tofix_32u_fi_data3_mux0000_10_bdd17
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_5 : LUT4_D
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_10_Q,
      I1 => u0fp32tofix_32u_fp_data2_6_Q,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_15_5_SW0_FRB_535,
      I3 => u0fp32tofix_32u_fp_data2(2),
      LO => u0fp32tofix_32u_N678,
      O => u0fp32tofix_32u_fi_data3_mux0000_10_bdd8
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_8 : LUT4_D
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_9_Q,
      I1 => u0fp32tofix_32u_fp_data2_5_Q,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_15_5_SW0_FRB_535,
      I3 => u0fp32tofix_32u_fp_data2(2),
      LO => u0fp32tofix_32u_N677,
      O => u0fp32tofix_32u_fi_data3_mux0000_10_bdd14
    );
  u0fp32tofix_32u_fi_data3_mux0000_12_5 : LUT4_D
    generic map(
      INIT => X"FCFA"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_8_Q,
      I1 => u0fp32tofix_32u_fp_data2_12_Q,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_15_5_SW0_FRB_535,
      I3 => u0fp32tofix_32u_fp_data2(2),
      LO => u0fp32tofix_32u_N676,
      O => u0fp32tofix_32u_fi_data3_mux0000_12_bdd8
    );
  u0fp32tofix_32u_fi_data3_mux0000_14_10 : LUT4_D
    generic map(
      INIT => X"FAFC"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_7_Q,
      I1 => u0fp32tofix_32u_fp_data2_3_Q,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_15_5_SW0_FRB_535,
      I3 => u0fp32tofix_32u_fp_data2(2),
      LO => u0fp32tofix_32u_N675,
      O => u0fp32tofix_32u_fi_data3_mux0000_14_bdd16
    );
  u0fp32tofix_32u_fi_data3_mux0000_14_5 : LUT4_D
    generic map(
      INIT => X"FCFA"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_10_Q,
      I1 => u0fp32tofix_32u_fp_data2_14_Q,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_15_5_SW0_FRB_535,
      I3 => u0fp32tofix_32u_fp_data2(2),
      LO => u0fp32tofix_32u_N674,
      O => u0fp32tofix_32u_fi_data3_mux0000_14_bdd8
    );
  u0fp32tofix_32u_fi_data3_mux0000_15_5 : LUT4_D
    generic map(
      INIT => X"FCFA"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_11_Q,
      I1 => u0fp32tofix_32u_fp_data2_15_Q,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_15_5_SW0_FRB_535,
      I3 => u0fp32tofix_32u_fp_data2(2),
      LO => u0fp32tofix_32u_N673,
      O => u0fp32tofix_32u_fi_data3_mux0000_15_bdd8
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_141 : LUT4_D
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_3_Q,
      I1 => u0fp32tofix_32u_fp_data2(2),
      I2 => u0fp32tofix_32u_fp_data2(5),
      I3 => u0fp32tofix_32u_fp_data2(6),
      LO => u0fp32tofix_32u_N672,
      O => u0fp32tofix_32u_fi_data3_mux0000_10_bdd26
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_161 : LUT4_D
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_2_Q,
      I1 => u0fp32tofix_32u_fp_data2(2),
      I2 => u0fp32tofix_32u_fp_data2(5),
      I3 => u0fp32tofix_32u_fp_data2(6),
      LO => u0fp32tofix_32u_N671,
      O => u0fp32tofix_32u_fi_data3_mux0000_10_bdd29
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_191 : LUT4_D
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_1_Q,
      I1 => u0fp32tofix_32u_fp_data2(2),
      I2 => u0fp32tofix_32u_fp_data2(5),
      I3 => u0fp32tofix_32u_fp_data2(6),
      LO => u0fp32tofix_32u_N670,
      O => u0fp32tofix_32u_fi_data3_mux0000_10_bdd34
    );
  u0fp32tofix_32u_fi_data3_mux0000_11_101 : LUT4_D
    generic map(
      INIT => X"FFFB"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_4_Q,
      I1 => u0fp32tofix_32u_fp_data2(2),
      I2 => u0fp32tofix_32u_fp_data2(5),
      I3 => u0fp32tofix_32u_fp_data2(6),
      LO => u0fp32tofix_32u_N669,
      O => u0fp32tofix_32u_fi_data3_mux0000_11_bdd17
    );
  u0fp32tofix_32u_fi_data3_mux0000_31_179_SW0_F : LUT4
    generic map(
      INIT => X"0257"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(6),
      I2 => u0fp32tofix_32u_fp_data2(5),
      I3 => u0fp32tofix_32u_fi_data3_mux0000_15_bdd8,
      O => u0fp32tofix_32u_N667
    );
  u0fp32tofix_32u_fi_data3_mux0000_31_179_SW0_G : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_16_bdd8,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_0_bdd6,
      O => u0fp32tofix_32u_N668
    );
  u0fp32tofix_32u_fi_data3_mux0000_31_179_SW0 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N667,
      I1 => u0fp32tofix_32u_N668,
      S => u0fp32tofix_32u_fp_data2(0),
      O => u0fp32tofix_32u_N157
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_122_G : LUT4
    generic map(
      INIT => X"57FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(5),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB_475,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB_474,
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N666
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_122_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(5),
      I1 => u0fp32tofix_32u_fp_data2(6),
      I2 => u0fp32tofix_32u_fp_data2_7_Q,
      O => u0fp32tofix_32u_N665
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_122 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N665,
      I1 => u0fp32tofix_32u_N666,
      S => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_fi_data3_mux0000_10_122_482
    );
  u0fp32tofix_32u_fi_data3_mux0000_11_122_G : LUT4
    generic map(
      INIT => X"57FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(5),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB_475,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB_474,
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N664
    );
  u0fp32tofix_32u_fi_data3_mux0000_11_122_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(5),
      I1 => u0fp32tofix_32u_fp_data2(6),
      I2 => u0fp32tofix_32u_fp_data2_8_Q,
      O => u0fp32tofix_32u_N663
    );
  u0fp32tofix_32u_fi_data3_mux0000_11_122 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N663,
      I1 => u0fp32tofix_32u_N664,
      S => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_fi_data3_mux0000_11_122_500
    );
  u0fp32tofix_32u_fi_data3_mux0000_12_122_G : LUT4
    generic map(
      INIT => X"57FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(5),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB_475,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB_474,
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N662
    );
  u0fp32tofix_32u_fi_data3_mux0000_12_122_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(5),
      I1 => u0fp32tofix_32u_fp_data2(6),
      I2 => u0fp32tofix_32u_fp_data2_9_Q,
      O => u0fp32tofix_32u_N661
    );
  u0fp32tofix_32u_fi_data3_mux0000_12_122 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N661,
      I1 => u0fp32tofix_32u_N662,
      S => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_fi_data3_mux0000_12_122_508
    );
  u0fp32tofix_32u_fi_data3_mux0000_13_122_G : LUT4
    generic map(
      INIT => X"57FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(5),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB_475,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB_474,
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N660
    );
  u0fp32tofix_32u_fi_data3_mux0000_13_122_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(5),
      I1 => u0fp32tofix_32u_fp_data2(6),
      I2 => u0fp32tofix_32u_fp_data2_10_Q,
      O => u0fp32tofix_32u_N659
    );
  u0fp32tofix_32u_fi_data3_mux0000_13_122 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N659,
      I1 => u0fp32tofix_32u_N660,
      S => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_fi_data3_mux0000_13_122_516
    );
  u0fp32tofix_32u_fi_data3_mux0000_14_122_G : LUT4
    generic map(
      INIT => X"57FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(5),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB_475,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB_474,
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N658
    );
  u0fp32tofix_32u_fi_data3_mux0000_14_122_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(5),
      I1 => u0fp32tofix_32u_fp_data2(6),
      I2 => u0fp32tofix_32u_fp_data2_11_Q,
      O => u0fp32tofix_32u_N657
    );
  u0fp32tofix_32u_fi_data3_mux0000_14_122 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N657,
      I1 => u0fp32tofix_32u_N658,
      S => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_fi_data3_mux0000_14_122_524
    );
  u0fp32tofix_32u_fi_data3_mux0000_9_118_G : LUT4
    generic map(
      INIT => X"57FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(5),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB_475,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB_474,
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N656
    );
  u0fp32tofix_32u_fi_data3_mux0000_9_118_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(5),
      I1 => u0fp32tofix_32u_fp_data2(6),
      I2 => u0fp32tofix_32u_fp_data2_6_Q,
      O => u0fp32tofix_32u_N655
    );
  u0fp32tofix_32u_fi_data3_mux0000_9_118 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N655,
      I1 => u0fp32tofix_32u_N656,
      S => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_fi_data3_mux0000_9_118_647
    );
  u0fp32tofix_32u_fi_data3_mux0000_4_118_G : LUT4
    generic map(
      INIT => X"57FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(5),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB_475,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB_474,
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N654
    );
  u0fp32tofix_32u_fi_data3_mux0000_4_118_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(5),
      I1 => u0fp32tofix_32u_fp_data2(6),
      I2 => u0fp32tofix_32u_fp_data2_1_Q,
      O => u0fp32tofix_32u_N653
    );
  u0fp32tofix_32u_fi_data3_mux0000_4_118 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N653,
      I1 => u0fp32tofix_32u_N654,
      S => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_fi_data3_mux0000_4_118_640
    );
  u0fp32tofix_32u_fi_data3_mux0000_5_118_G : LUT4
    generic map(
      INIT => X"57FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(5),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB_475,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB_474,
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N652
    );
  u0fp32tofix_32u_fi_data3_mux0000_5_118_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(5),
      I1 => u0fp32tofix_32u_fp_data2(6),
      I2 => u0fp32tofix_32u_fp_data2_2_Q,
      O => u0fp32tofix_32u_N651
    );
  u0fp32tofix_32u_fi_data3_mux0000_5_118 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N651,
      I1 => u0fp32tofix_32u_N652,
      S => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_fi_data3_mux0000_5_118_641
    );
  u0fp32tofix_32u_fi_data3_mux0000_26_133_G : LUT4
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB_474,
      I1 => u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB_475,
      I2 => u0fp32tofix_32u_fp_data2(5),
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N650
    );
  u0fp32tofix_32u_fi_data3_mux0000_26_133_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_23_Q,
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N649
    );
  u0fp32tofix_32u_fi_data3_mux0000_26_133 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N649,
      I1 => u0fp32tofix_32u_N650,
      S => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_fi_data3_mux0000_26_133_610
    );
  u0fp32tofix_32u_fi_data3_mux0000_16_120_G : LUT4
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB_474,
      I1 => u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB_475,
      I2 => u0fp32tofix_32u_fp_data2(5),
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N648
    );
  u0fp32tofix_32u_fi_data3_mux0000_16_120_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_13_Q,
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N647
    );
  u0fp32tofix_32u_fi_data3_mux0000_16_120 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N647,
      I1 => u0fp32tofix_32u_N648,
      S => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_fi_data3_mux0000_16_120_542
    );
  u0fp32tofix_32u_fi_data3_mux0000_17_120_G : LUT4
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB_474,
      I1 => u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB_475,
      I2 => u0fp32tofix_32u_fp_data2(5),
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N646
    );
  u0fp32tofix_32u_fi_data3_mux0000_17_120_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_14_Q,
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N645
    );
  u0fp32tofix_32u_fi_data3_mux0000_17_120 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N645,
      I1 => u0fp32tofix_32u_N646,
      S => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_fi_data3_mux0000_17_120_549
    );
  u0fp32tofix_32u_fi_data3_mux0000_18_120_G : LUT4
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB_474,
      I1 => u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB_475,
      I2 => u0fp32tofix_32u_fp_data2(5),
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N644
    );
  u0fp32tofix_32u_fi_data3_mux0000_18_120_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_15_Q,
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N643
    );
  u0fp32tofix_32u_fi_data3_mux0000_18_120 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N643,
      I1 => u0fp32tofix_32u_N644,
      S => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_fi_data3_mux0000_18_120_555
    );
  u0fp32tofix_32u_fi_data3_mux0000_19_120_G : LUT4
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB_474,
      I1 => u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB_475,
      I2 => u0fp32tofix_32u_fp_data2(5),
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N642
    );
  u0fp32tofix_32u_fi_data3_mux0000_19_120_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_16_Q,
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N641
    );
  u0fp32tofix_32u_fi_data3_mux0000_19_120 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N641,
      I1 => u0fp32tofix_32u_N642,
      S => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_fi_data3_mux0000_19_120_562
    );
  u0fp32tofix_32u_fi_data3_mux0000_20_120_G : LUT4
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB_474,
      I1 => u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB_475,
      I2 => u0fp32tofix_32u_fp_data2(5),
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N640
    );
  u0fp32tofix_32u_fi_data3_mux0000_20_120_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_17_Q,
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N639
    );
  u0fp32tofix_32u_fi_data3_mux0000_20_120 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N639,
      I1 => u0fp32tofix_32u_N640,
      S => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_fi_data3_mux0000_20_120_571
    );
  u0fp32tofix_32u_fi_data3_mux0000_21_120_G : LUT4
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB_474,
      I1 => u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB_475,
      I2 => u0fp32tofix_32u_fp_data2(5),
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N638
    );
  u0fp32tofix_32u_fi_data3_mux0000_21_120_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_18_Q,
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N637
    );
  u0fp32tofix_32u_fi_data3_mux0000_21_120 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N637,
      I1 => u0fp32tofix_32u_N638,
      S => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_fi_data3_mux0000_21_120_579
    );
  u0fp32tofix_32u_fi_data3_mux0000_22_120_G : LUT4
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB_474,
      I1 => u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB_475,
      I2 => u0fp32tofix_32u_fp_data2(5),
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N636
    );
  u0fp32tofix_32u_fi_data3_mux0000_22_120_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_19_Q,
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N635
    );
  u0fp32tofix_32u_fi_data3_mux0000_22_120 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N635,
      I1 => u0fp32tofix_32u_N636,
      S => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_fi_data3_mux0000_22_120_584
    );
  u0fp32tofix_32u_fi_data3_mux0000_23_120_G : LUT4
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB_474,
      I1 => u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB_475,
      I2 => u0fp32tofix_32u_fp_data2(5),
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N634
    );
  u0fp32tofix_32u_fi_data3_mux0000_23_120_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_20_Q,
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N633
    );
  u0fp32tofix_32u_fi_data3_mux0000_23_120 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N633,
      I1 => u0fp32tofix_32u_N634,
      S => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_fi_data3_mux0000_23_120_590
    );
  u0fp32tofix_32u_fi_data3_mux0000_24_120_G : LUT4
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB_474,
      I1 => u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB_475,
      I2 => u0fp32tofix_32u_fp_data2(5),
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N632
    );
  u0fp32tofix_32u_fi_data3_mux0000_24_120_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_21_Q,
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N631
    );
  u0fp32tofix_32u_fi_data3_mux0000_24_120 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N631,
      I1 => u0fp32tofix_32u_N632,
      S => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_fi_data3_mux0000_24_120_596
    );
  u0fp32tofix_32u_fi_data3_mux0000_25_120_G : LUT4
    generic map(
      INIT => X"1FFF"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB_474,
      I1 => u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB_475,
      I2 => u0fp32tofix_32u_fp_data2(5),
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N630
    );
  u0fp32tofix_32u_fi_data3_mux0000_25_120_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_22_Q,
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N629
    );
  u0fp32tofix_32u_fi_data3_mux0000_25_120 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N629,
      I1 => u0fp32tofix_32u_N630,
      S => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_fi_data3_mux0000_25_120_602
    );
  u0fp32tofix_32u_fi_data3_mux0000_24_4_G : LUT4
    generic map(
      INIT => X"000D"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_20_Q,
      I1 => u0fp32tofix_32u_fp_data2(2),
      I2 => u0fp32tofix_32u_fp_data2(5),
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N628
    );
  u0fp32tofix_32u_fi_data3_mux0000_24_4_F : LUT4
    generic map(
      INIT => X"0305"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_4_Q,
      I1 => u0fp32tofix_32u_fp_data2_8_Q,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_15_5_SW0_FRB_535,
      I3 => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_N627
    );
  u0fp32tofix_32u_fi_data3_mux0000_24_4 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N627,
      I1 => u0fp32tofix_32u_N628,
      S => u0fp32tofix_32u_fp_data2(4),
      O => u0fp32tofix_32u_fi_data3_mux0000_24_bdd4
    );
  u0fp32tofix_32u_fi_data3_mux0000_25_4_G : LUT4
    generic map(
      INIT => X"000D"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_21_Q,
      I1 => u0fp32tofix_32u_fp_data2(2),
      I2 => u0fp32tofix_32u_fp_data2(5),
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N626
    );
  u0fp32tofix_32u_fi_data3_mux0000_25_4_F : LUT4
    generic map(
      INIT => X"0305"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_5_Q,
      I1 => u0fp32tofix_32u_fp_data2_9_Q,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_15_5_SW0_FRB_535,
      I3 => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_N625
    );
  u0fp32tofix_32u_fi_data3_mux0000_25_4 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N625,
      I1 => u0fp32tofix_32u_N626,
      S => u0fp32tofix_32u_fp_data2(4),
      O => u0fp32tofix_32u_fi_data3_mux0000_25_bdd4
    );
  u0fp32tofix_32u_fi_data3_mux0000_26_4_G : LUT4
    generic map(
      INIT => X"000D"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_22_Q,
      I1 => u0fp32tofix_32u_fp_data2(2),
      I2 => u0fp32tofix_32u_fp_data2(5),
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N624
    );
  u0fp32tofix_32u_fi_data3_mux0000_26_4_F : LUT4
    generic map(
      INIT => X"0305"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_6_Q,
      I1 => u0fp32tofix_32u_fp_data2_10_Q,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_15_5_SW0_FRB_535,
      I3 => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_N623
    );
  u0fp32tofix_32u_fi_data3_mux0000_26_4 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N623,
      I1 => u0fp32tofix_32u_N624,
      S => u0fp32tofix_32u_fp_data2(4),
      O => u0fp32tofix_32u_fi_data3_mux0000_26_bdd4
    );
  u0fp32tofix_32u_fi_data3_mux0000_27_3_G : LUT4
    generic map(
      INIT => X"000D"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_23_Q,
      I1 => u0fp32tofix_32u_fp_data2(2),
      I2 => u0fp32tofix_32u_fp_data2(5),
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_N622
    );
  u0fp32tofix_32u_fi_data3_mux0000_27_3_F : LUT4
    generic map(
      INIT => X"0305"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_7_Q,
      I1 => u0fp32tofix_32u_fp_data2_11_Q,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_15_5_SW0_FRB_535,
      I3 => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_N621
    );
  u0fp32tofix_32u_fi_data3_mux0000_27_3 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N621,
      I1 => u0fp32tofix_32u_N622,
      S => u0fp32tofix_32u_fp_data2(4),
      O => u0fp32tofix_32u_fi_data3_mux0000_27_bdd3
    );
  u0fp32tofix_32u_fi_data3_mux0000_4_189_G : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => u0fp32tofix_32u_N242,
      I1 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I2 => u0fp32tofix_32u_fi_data3_27_BRB2_414,
      O => u0fp32tofix_32u_N620
    );
  u0fp32tofix_32u_fi_data3_mux0000_4_189_F : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I1 => u0fp32tofix_32u_fi_data3_28_BRB8_420,
      I2 => u0fp32tofix_32u_fi_data3_28_BRB1_417,
      O => u0fp32tofix_32u_N619
    );
  u0fp32tofix_32u_fi_data3_mux0000_4_189 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N619,
      I1 => u0fp32tofix_32u_N620,
      S => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      O => u0fp32tofix_32u_N134
    );
  u0fp32tofix_32u_fi_data3_mux0000_5_189_G : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => u0fp32tofix_32u_N238,
      I1 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I2 => u0fp32tofix_32u_fi_data3_26_BRB2_411,
      O => u0fp32tofix_32u_N618
    );
  u0fp32tofix_32u_fi_data3_mux0000_5_189_F : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I1 => u0fp32tofix_32u_fi_data3_28_BRB1_417,
      I2 => u0fp32tofix_32u_fi_data3_27_BRB2_414,
      O => u0fp32tofix_32u_N617
    );
  u0fp32tofix_32u_fi_data3_mux0000_5_189 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N617,
      I1 => u0fp32tofix_32u_N618,
      S => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      O => u0fp32tofix_32u_N131
    );
  u0fp32tofix_32u_RX_BUSYi1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_RESET,
      I1 => TX_MISO_BUSY,
      I2 => TX_MISO_AFULL,
      O => RX_MISO_BUSY
    );
  u0fp32tofix_32u_fi_data3_mux0000_8_1125 : LUT4
    generic map(
      INIT => X"F0FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(5),
      I1 => u0fp32tofix_32u_fp_data2(6),
      I2 => u0fp32tofix_32u_fp_data2(3),
      I3 => u0fp32tofix_32u_fp_data2(1),
      O => u0fp32tofix_32u_fi_data3_mux0000_7_2125
    );
  u0fp32tofix_32u_fi_data3_mux0000_9_11 : LUT4
    generic map(
      INIT => X"FF0E"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_0_BRB1_768,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd11,
      O => u0fp32tofix_32u_fi_data3_mux0000_9_11_646
    );
  u0fp32tofix_32u_fi_data3_mux0000_3_220 : LUT4
    generic map(
      INIT => X"76FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      I3 => u0fp32tofix_32u_fi_data3_mux0000_0_bdd8,
      O => u0fp32tofix_32u_fi_data3_mux0000_3_220_639
    );
  u0fp32tofix_32u_fi_data3_mux0000_26_118 : LUT4
    generic map(
      INIT => X"54FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB1_768,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_26_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_26_118_609
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_15 : LUT4
    generic map(
      INIT => X"54FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB1_768,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_10_15_483
    );
  u0fp32tofix_32u_fi_data3_mux0000_11_15 : LUT4
    generic map(
      INIT => X"54FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB1_768,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_11_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_11_15_501
    );
  u0fp32tofix_32u_fi_data3_mux0000_12_15 : LUT4
    generic map(
      INIT => X"54FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB1_768,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_12_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_12_15_509
    );
  u0fp32tofix_32u_fi_data3_mux0000_13_15 : LUT4
    generic map(
      INIT => X"54FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB1_768,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_13_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_13_15_517
    );
  u0fp32tofix_32u_fi_data3_mux0000_14_15 : LUT4
    generic map(
      INIT => X"54FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB1_768,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_14_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_14_15_525
    );
  u0fp32tofix_32u_fi_data3_mux0000_17_15 : LUT4
    generic map(
      INIT => X"54FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB1_768,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_17_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_17_15_551
    );
  u0fp32tofix_32u_fi_data3_mux0000_18_15 : LUT4
    generic map(
      INIT => X"54FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB1_768,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_18_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_18_15_557
    );
  u0fp32tofix_32u_fi_data3_mux0000_19_15 : LUT4
    generic map(
      INIT => X"54FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB1_768,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_19_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_19_15_564
    );
  u0fp32tofix_32u_fi_data3_mux0000_20_15 : LUT4
    generic map(
      INIT => X"54FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB1_768,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_20_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_20_15_573
    );
  u0fp32tofix_32u_fi_data3_mux0000_21_15 : LUT4
    generic map(
      INIT => X"54FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB1_768,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_21_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_21_15_581
    );
  u0fp32tofix_32u_fi_data3_mux0000_22_15 : LUT4
    generic map(
      INIT => X"54FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB1_768,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_22_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_22_15_586
    );
  u0fp32tofix_32u_fi_data3_mux0000_23_15 : LUT4
    generic map(
      INIT => X"54FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB1_768,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_23_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_23_15_592
    );
  u0fp32tofix_32u_fi_data3_mux0000_24_15 : LUT4
    generic map(
      INIT => X"54FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB1_768,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_24_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_24_15_598
    );
  u0fp32tofix_32u_fi_data3_mux0000_25_15 : LUT4
    generic map(
      INIT => X"54FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB1_768,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_25_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_25_15_604
    );
  u0fp32tofix_32u_fi_data3_mux0000_27_118 : LUT4
    generic map(
      INIT => X"54FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB1_768,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_27_bdd3,
      O => u0fp32tofix_32u_fi_data3_mux0000_27_118_615
    );
  u0fp32tofix_32u_fi_data3_mux0000_28_118 : LUT4
    generic map(
      INIT => X"54FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB1_768,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_28_bdd3,
      O => u0fp32tofix_32u_fi_data3_mux0000_28_118_620
    );
  u0fp32tofix_32u_fi_data3_mux0000_29_118 : LUT4
    generic map(
      INIT => X"54FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB1_768,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_29_bdd3,
      O => u0fp32tofix_32u_fi_data3_mux0000_29_118_625
    );
  u0fp32tofix_32u_fi_data3_mux0000_30_118 : LUT4
    generic map(
      INIT => X"54FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB1_768,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_30_bdd3,
      O => u0fp32tofix_32u_fi_data3_mux0000_30_118_631
    );
  u0fp32tofix_32u_fi_data3_mux0000_30_1109 : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(8),
      I1 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      I2 => u0fp32tofix_32u_fp_data2_7_BRB1_779,
      I3 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      O => u0fp32tofix_32u_fi_data3_mux0000_10_1142
    );
  u0fp32tofix_32u_fi_data_final_0_mux00011 : LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data4_0_Q,
      I1 => u0fp32tofix_32u_underflow4_827,
      I2 => u0fp32tofix_32u_fi_data4_31_Q,
      I3 => AVOID_ZERO,
      O => u0fp32tofix_32u_fi_data_final_0_mux0001
    );
  u0fp32tofix_32u_fi_data_final_10_mux00011 : LUT4
    generic map(
      INIT => X"CC4C"
    )
    port map (
      I0 => u0fp32tofix_32u_underflow4_827,
      I1 => u0fp32tofix_32u_fi_data4_10_Q,
      I2 => AVOID_ZERO,
      I3 => u0fp32tofix_32u_fi_data4_31_Q,
      O => u0fp32tofix_32u_fi_data_final_10_mux0001
    );
  u0fp32tofix_32u_fi_data_final_11_mux00011 : LUT4
    generic map(
      INIT => X"CC4C"
    )
    port map (
      I0 => u0fp32tofix_32u_underflow4_827,
      I1 => u0fp32tofix_32u_fi_data4_11_Q,
      I2 => AVOID_ZERO,
      I3 => u0fp32tofix_32u_fi_data4_31_Q,
      O => u0fp32tofix_32u_fi_data_final_11_mux0001
    );
  u0fp32tofix_32u_fi_data_final_12_mux00011 : LUT4
    generic map(
      INIT => X"CC4C"
    )
    port map (
      I0 => u0fp32tofix_32u_underflow4_827,
      I1 => u0fp32tofix_32u_fi_data4_12_Q,
      I2 => AVOID_ZERO,
      I3 => u0fp32tofix_32u_fi_data4_31_Q,
      O => u0fp32tofix_32u_fi_data_final_12_mux0001
    );
  u0fp32tofix_32u_fi_data_final_13_mux00011 : LUT4
    generic map(
      INIT => X"CC4C"
    )
    port map (
      I0 => u0fp32tofix_32u_underflow4_827,
      I1 => u0fp32tofix_32u_fi_data4_13_Q,
      I2 => AVOID_ZERO,
      I3 => u0fp32tofix_32u_fi_data4_31_Q,
      O => u0fp32tofix_32u_fi_data_final_13_mux0001
    );
  u0fp32tofix_32u_fi_data_final_14_mux00011 : LUT4
    generic map(
      INIT => X"CC4C"
    )
    port map (
      I0 => u0fp32tofix_32u_underflow4_827,
      I1 => u0fp32tofix_32u_fi_data4_14_Q,
      I2 => AVOID_ZERO,
      I3 => u0fp32tofix_32u_fi_data4_31_Q,
      O => u0fp32tofix_32u_fi_data_final_14_mux0001
    );
  u0fp32tofix_32u_fi_data_final_15_mux00011 : LUT4
    generic map(
      INIT => X"CC4C"
    )
    port map (
      I0 => u0fp32tofix_32u_underflow4_827,
      I1 => u0fp32tofix_32u_fi_data4_15_Q,
      I2 => AVOID_ZERO,
      I3 => u0fp32tofix_32u_fi_data4_31_Q,
      O => u0fp32tofix_32u_fi_data_final_15_mux0001
    );
  u0fp32tofix_32u_fi_data_final_1_mux00011 : LUT4
    generic map(
      INIT => X"CC4C"
    )
    port map (
      I0 => u0fp32tofix_32u_underflow4_827,
      I1 => u0fp32tofix_32u_fi_data4_1_Q,
      I2 => AVOID_ZERO,
      I3 => u0fp32tofix_32u_fi_data4_31_Q,
      O => u0fp32tofix_32u_fi_data_final_1_mux0001
    );
  u0fp32tofix_32u_fi_data_final_28_mux00011 : LUT4
    generic map(
      INIT => X"CC4C"
    )
    port map (
      I0 => u0fp32tofix_32u_underflow4_827,
      I1 => u0fp32tofix_32u_fi_data4_28_Q,
      I2 => AVOID_ZERO,
      I3 => u0fp32tofix_32u_fi_data4_31_Q,
      O => u0fp32tofix_32u_fi_data_final_28_mux0001
    );
  u0fp32tofix_32u_fi_data_final_2_mux00011 : LUT4
    generic map(
      INIT => X"CC4C"
    )
    port map (
      I0 => u0fp32tofix_32u_underflow4_827,
      I1 => u0fp32tofix_32u_fi_data4_2_Q,
      I2 => AVOID_ZERO,
      I3 => u0fp32tofix_32u_fi_data4_31_Q,
      O => u0fp32tofix_32u_fi_data_final_2_mux0001
    );
  u0fp32tofix_32u_fi_data_final_3_mux00011 : LUT4
    generic map(
      INIT => X"CC4C"
    )
    port map (
      I0 => u0fp32tofix_32u_underflow4_827,
      I1 => u0fp32tofix_32u_fi_data4_3_Q,
      I2 => AVOID_ZERO,
      I3 => u0fp32tofix_32u_fi_data4_31_Q,
      O => u0fp32tofix_32u_fi_data_final_3_mux0001
    );
  u0fp32tofix_32u_fi_data_final_4_mux00011 : LUT4
    generic map(
      INIT => X"CC4C"
    )
    port map (
      I0 => u0fp32tofix_32u_underflow4_827,
      I1 => u0fp32tofix_32u_fi_data4_4_Q,
      I2 => AVOID_ZERO,
      I3 => u0fp32tofix_32u_fi_data4_31_Q,
      O => u0fp32tofix_32u_fi_data_final_4_mux0001
    );
  u0fp32tofix_32u_fi_data_final_5_mux00011 : LUT4
    generic map(
      INIT => X"CC4C"
    )
    port map (
      I0 => u0fp32tofix_32u_underflow4_827,
      I1 => u0fp32tofix_32u_fi_data4_5_Q,
      I2 => AVOID_ZERO,
      I3 => u0fp32tofix_32u_fi_data4_31_Q,
      O => u0fp32tofix_32u_fi_data_final_5_mux0001
    );
  u0fp32tofix_32u_fi_data_final_6_mux00011 : LUT4
    generic map(
      INIT => X"CC4C"
    )
    port map (
      I0 => u0fp32tofix_32u_underflow4_827,
      I1 => u0fp32tofix_32u_fi_data4_6_Q,
      I2 => AVOID_ZERO,
      I3 => u0fp32tofix_32u_fi_data4_31_Q,
      O => u0fp32tofix_32u_fi_data_final_6_mux0001
    );
  u0fp32tofix_32u_fi_data_final_7_mux00011 : LUT4
    generic map(
      INIT => X"CC4C"
    )
    port map (
      I0 => u0fp32tofix_32u_underflow4_827,
      I1 => u0fp32tofix_32u_fi_data4_7_Q,
      I2 => AVOID_ZERO,
      I3 => u0fp32tofix_32u_fi_data4_31_Q,
      O => u0fp32tofix_32u_fi_data_final_7_mux0001
    );
  u0fp32tofix_32u_fi_data_final_8_mux00011 : LUT4
    generic map(
      INIT => X"CC4C"
    )
    port map (
      I0 => u0fp32tofix_32u_underflow4_827,
      I1 => u0fp32tofix_32u_fi_data4_8_Q,
      I2 => AVOID_ZERO,
      I3 => u0fp32tofix_32u_fi_data4_31_Q,
      O => u0fp32tofix_32u_fi_data_final_8_mux0001
    );
  u0fp32tofix_32u_fi_data_final_9_mux00011 : LUT4
    generic map(
      INIT => X"CC4C"
    )
    port map (
      I0 => u0fp32tofix_32u_underflow4_827,
      I1 => u0fp32tofix_32u_fi_data4_9_Q,
      I2 => AVOID_ZERO,
      I3 => u0fp32tofix_32u_fi_data4_31_Q,
      O => u0fp32tofix_32u_fi_data_final_9_mux0001
    );
  u0fp32tofix_32u_hold_dval_and00001 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => TX_MISO_BUSY,
      I1 => u0fp32tofix_32u_hold_dval_804,
      I2 => u0fp32tofix_32u_dval_sr(5),
      I3 => u0fp32tofix_32u_ce_reg_304,
      O => u0fp32tofix_32u_hold_dval_and0000
    );
  u0fp32tofix_32u_fi_data_final_17_mux00011 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data4_17_BRB1_663,
      I1 => u0fp32tofix_32u_fi_data4_17_BRB0_662,
      I2 => u0fp32tofix_32u_fi_data_final_0_and0000,
      I3 => u0fp32tofix_32u_fi_data4_17_BRB2_664,
      O => u0fp32tofix_32u_fi_data_final_17_mux0001
    );
  u0fp32tofix_32u_fi_data_final_18_mux00011 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data4_17_BRB1_663,
      I1 => u0fp32tofix_32u_fi_data4_18_BRB0_665,
      I2 => u0fp32tofix_32u_fi_data_final_0_and0000,
      I3 => u0fp32tofix_32u_fi_data4_18_BRB2_666,
      O => u0fp32tofix_32u_fi_data_final_18_mux0001
    );
  u0fp32tofix_32u_fi_data_final_19_mux00011 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data4_17_BRB1_663,
      I1 => u0fp32tofix_32u_fi_data4_19_BRB0_667,
      I2 => u0fp32tofix_32u_fi_data_final_0_and0000,
      I3 => u0fp32tofix_32u_fi_data4_19_BRB2_668,
      O => u0fp32tofix_32u_fi_data_final_19_mux0001
    );
  u0fp32tofix_32u_fi_data_final_20_mux00011 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data4_17_BRB1_663,
      I1 => u0fp32tofix_32u_fi_data4_20_BRB0_670,
      I2 => u0fp32tofix_32u_fi_data_final_0_and0000,
      I3 => u0fp32tofix_32u_fi_data4_20_BRB2_671,
      O => u0fp32tofix_32u_fi_data_final_20_mux0001
    );
  u0fp32tofix_32u_fi_data_final_21_mux00011 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data4_17_BRB1_663,
      I1 => u0fp32tofix_32u_fi_data4_21_BRB0_672,
      I2 => u0fp32tofix_32u_fi_data_final_0_and0000,
      I3 => u0fp32tofix_32u_fi_data4_21_BRB2_673,
      O => u0fp32tofix_32u_fi_data_final_21_mux0001
    );
  u0fp32tofix_32u_fi_data_final_22_mux00011 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data4_17_BRB1_663,
      I1 => u0fp32tofix_32u_fi_data4_22_BRB0_674,
      I2 => u0fp32tofix_32u_fi_data_final_0_and0000,
      I3 => u0fp32tofix_32u_fi_data4_22_BRB2_675,
      O => u0fp32tofix_32u_fi_data_final_22_mux0001
    );
  u0fp32tofix_32u_fi_data3_mux0000_19_146 : LUT4
    generic map(
      INIT => X"E4FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_11_bdd17,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_19_120_562,
      I3 => u0fp32tofix_32u_fp_data2(0),
      O => u0fp32tofix_32u_fi_data3_mux0000_19_146_563
    );
  u0fp32tofix_32u_fi_data3_mux0000_20_146 : LUT4
    generic map(
      INIT => X"E4FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_12_bdd16,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_20_120_571,
      I3 => u0fp32tofix_32u_fp_data2(0),
      O => u0fp32tofix_32u_fi_data3_mux0000_20_146_572
    );
  u0fp32tofix_32u_fi_data3_mux0000_21_146 : LUT4
    generic map(
      INIT => X"E4FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_N687,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_21_120_579,
      I3 => u0fp32tofix_32u_fp_data2(0),
      O => u0fp32tofix_32u_fi_data3_mux0000_21_146_580
    );
  u0fp32tofix_32u_fi_data3_mux0000_27_1106_G : LUT4
    generic map(
      INIT => X"ABEF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(3),
      I1 => u0fp32tofix_32u_fp_data2(0),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_19_bdd4,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_20_bdd4,
      O => u0fp32tofix_32u_N616
    );
  u0fp32tofix_32u_fi_data3_mux0000_27_1106_F : LUT4
    generic map(
      INIT => X"ABEF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(3),
      I1 => u0fp32tofix_32u_fp_data2(0),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_17_bdd4,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_18_bdd4,
      O => u0fp32tofix_32u_N615
    );
  u0fp32tofix_32u_fi_data3_mux0000_27_1106 : MUXF5
    port map (
      I0 => u0fp32tofix_32u_N615,
      I1 => u0fp32tofix_32u_N616,
      S => u0fp32tofix_32u_fp_data2(1),
      O => u0fp32tofix_32u_fi_data3_mux0000_27_1106_613
    );
  u0fp32tofix_32u_fi_data3_25_BRB6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_6_16_642,
      Q => u0fp32tofix_32u_fi_data3_25_BRB6_408
    );
  u0fp32tofix_32u_fi_data3_24_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_7_26_644,
      Q => u0fp32tofix_32u_fi_data3_24_BRB5_404
    );
  u0fp32tofix_32u_fi_data3_23_BRB7 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_8_16_645,
      Q => u0fp32tofix_32u_fi_data3_23_BRB7_401
    );
  u0fp32tofix_32u_fi_data3_16_BRB10 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_0_bdd8,
      Q => u0fp32tofix_32u_fi_data3_16_BRB10_367
    );
  u0fp32tofix_32u_fi_data3_16_BRB9 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_15_18_534,
      Q => u0fp32tofix_32u_fi_data3_16_BRB9_371
    );
  u0fp32tofix_32u_fi_data3_25_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_13_bdd14,
      Q => u0fp32tofix_32u_fi_data3_25_BRB1_405
    );
  u0fp32tofix_32u_fi_data3_24_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_14_bdd14,
      Q => u0fp32tofix_32u_fi_data3_24_BRB1_403
    );
  u0fp32tofix_32u_fi_data3_23_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_10_bdd12,
      Q => u0fp32tofix_32u_fi_data3_23_BRB1_398
    );
  u0fp32tofix_32u_fi_data3_16_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_15_bdd4,
      Q => u0fp32tofix_32u_fi_data3_16_BRB0_365
    );
  u0fp32tofix_32u_fi_data4_25_BRB4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_25_BRB5_407,
      Q => u0fp32tofix_32u_fi_data4_25_BRB4_689
    );
  u0fp32tofix_32u_fi_data4_25_BRB3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N308,
      Q => u0fp32tofix_32u_fi_data4_25_BRB3_688
    );
  u0fp32tofix_32u_fi_data4_25_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N307,
      Q => u0fp32tofix_32u_fi_data4_25_BRB1_687
    );
  u0fp32tofix_32u_fi_data4_24_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_18_BRB5_377,
      Q => u0fp32tofix_32u_fi_data4_24_BRB5_685
    );
  u0fp32tofix_32u_fi_data4_24_BRB4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N304,
      Q => u0fp32tofix_32u_fi_data4_24_BRB4_684
    );
  u0fp32tofix_32u_fi_data4_24_BRB3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N303,
      Q => u0fp32tofix_32u_fi_data4_24_BRB3_683
    );
  u0fp32tofix_32u_fi_data4_23_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_23_BRB8_402,
      Q => u0fp32tofix_32u_fi_data4_23_BRB5_680
    );
  u0fp32tofix_32u_fi_data4_23_BRB4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N296,
      Q => u0fp32tofix_32u_fi_data4_23_BRB4_679
    );
  u0fp32tofix_32u_fi_data4_23_BRB3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N295,
      Q => u0fp32tofix_32u_fi_data4_23_BRB3_678
    );
  u0fp32tofix_32u_fi_data4_16_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_16_BRB8_370,
      Q => u0fp32tofix_32u_fi_data4_16_BRB5_661
    );
  u0fp32tofix_32u_fi_data4_16_BRB4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N264,
      Q => u0fp32tofix_32u_fi_data4_16_BRB4_660
    );
  u0fp32tofix_32u_fi_data4_16_BRB3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N263,
      Q => u0fp32tofix_32u_fi_data4_16_BRB3_659
    );
  u0fp32tofix_32u_fi_data4_16_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      Q => u0fp32tofix_32u_fi_data4_16_BRB1_658
    );
  u0fp32tofix_32u_fi_data4_30_BRB3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N150,
      Q => u0fp32tofix_32u_fi_data4_30_BRB3_702
    );
  u0fp32tofix_32u_fi_data4_30_BRB2 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N149,
      Q => u0fp32tofix_32u_fi_data4_30_BRB2_701
    );
  u0fp32tofix_32u_fi_data4_29_BRB3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N146,
      Q => u0fp32tofix_32u_fi_data4_29_BRB3_698
    );
  u0fp32tofix_32u_fi_data4_29_BRB2 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N145,
      Q => u0fp32tofix_32u_fi_data4_29_BRB2_697
    );
  u0fp32tofix_32u_fi_data4_24_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N123,
      Q => u0fp32tofix_32u_fi_data4_24_BRB0_682
    );
  u0fp32tofix_32u_fi_data4_23_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N120,
      Q => u0fp32tofix_32u_fi_data4_23_BRB0_677
    );
  u0fp32tofix_32u_fi_data4_16_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N99,
      Q => u0fp32tofix_32u_fi_data4_16_BRB0_657
    );
  u0fp32tofix_32u_fi_data4_27_BRB2 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N134,
      Q => u0fp32tofix_32u_fi_data4_27_BRB2_694
    );
  u0fp32tofix_32u_fi_data4_26_BRB2 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N131,
      Q => u0fp32tofix_32u_fi_data4_26_BRB2_692
    );
  u0fp32tofix_32u_fi_data4_26_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N126,
      Q => u0fp32tofix_32u_fi_data4_26_BRB0_691
    );
  u0fp32tofix_32u_fi_data_final_29_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data4_29_Q,
      Q => u0fp32tofix_32u_fi_data_final_29_BRB1_733
    );
  u0fp32tofix_32u_fi_data_final_25_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data4_25_Q,
      Q => u0fp32tofix_32u_fi_data_final_25_BRB1_728
    );
  u0fp32tofix_32u_fi_data_final_30_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data4_30_Q,
      Q => u0fp32tofix_32u_fi_data_final_30_BRB1_735
    );
  u0fp32tofix_32u_fi_data_final_24_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data4_24_Q,
      Q => u0fp32tofix_32u_fi_data_final_24_BRB1_727
    );
  u0fp32tofix_32u_fi_data_final_23_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data4_23_Q,
      Q => u0fp32tofix_32u_fi_data_final_23_BRB1_726
    );
  u0fp32tofix_32u_fi_data_final_16_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data4_16_Q,
      Q => u0fp32tofix_32u_fi_data_final_16_BRB1_718
    );
  u0fp32tofix_32u_fi_data3_29_BRB3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_0_bdd6,
      Q => u0fp32tofix_32u_fi_data3_29_BRB3_421
    );
  u0fp32tofix_32u_fi_data3_16_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_0_bdd27,
      Q => u0fp32tofix_32u_fi_data3_16_BRB1_366
    );
  u0fp32tofix_32u_fi_data3_31_BRB2 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fp_data2(6),
      Q => u0fp32tofix_32u_fi_data3_31_BRB2_432
    );
  u0fp32tofix_32u_fi_data3_31_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fp_data2(5),
      Q => u0fp32tofix_32u_fi_data3_31_BRB1_431
    );
  u0fp32tofix_32u_fi_data3_22_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_9_118_647,
      Q => u0fp32tofix_32u_fi_data3_22_BRB5_396
    );
  u0fp32tofix_32u_fi_data3_21_BRB3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_10_122_482,
      Q => u0fp32tofix_32u_fi_data3_21_BRB3_391
    );
  u0fp32tofix_32u_fi_data3_20_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_11_122_500,
      Q => u0fp32tofix_32u_fi_data3_20_BRB5_389
    );
  u0fp32tofix_32u_fi_data3_19_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_12_122_508,
      Q => u0fp32tofix_32u_fi_data3_19_BRB5_380
    );
  u0fp32tofix_32u_fi_data3_18_BRB4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_13_122_516,
      Q => u0fp32tofix_32u_fi_data3_18_BRB4_376
    );
  u0fp32tofix_32u_fi_data3_17_BRB6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_14_122_524,
      Q => u0fp32tofix_32u_fi_data3_17_BRB6_374
    );
  u0fp32tofix_32u_fi_data_final_27_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data4_27_Q,
      Q => u0fp32tofix_32u_fi_data_final_27_BRB1_731
    );
  u0fp32tofix_32u_fi_data_final_26_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data4_26_Q,
      Q => u0fp32tofix_32u_fi_data_final_26_BRB1_730
    );
  u0fp32tofix_32u_fi_data_final_26_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_0_and0000,
      Q => u0fp32tofix_32u_fi_data_final_26_BRB0_729
    );
  u0fp32tofix_32u_fi_data3_27_BRB10 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_4_118_640,
      Q => u0fp32tofix_32u_fi_data3_27_BRB10_413
    );
  u0fp32tofix_32u_fi_data3_26_BRB10 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_5_118_641,
      Q => u0fp32tofix_32u_fi_data3_26_BRB10_410
    );
  u0fp32tofix_32u_fi_data3_26_BRB8 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fp_data2(4),
      Q => u0fp32tofix_32u_fi_data3_26_BRB8_412
    );
  u0fp32tofix_32u_fi_data3_26_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_10_18,
      Q => u0fp32tofix_32u_fi_data3_26_BRB0_409
    );
  u0fp32tofix_32u_fi_data3_25_BRB2 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_0_bdd1,
      Q => u0fp32tofix_32u_fi_data3_25_BRB2_406
    );
  u0fp32tofix_32u_fi_data4_22_BRB2 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N119,
      Q => u0fp32tofix_32u_fi_data4_22_BRB2_675
    );
  u0fp32tofix_32u_fi_data4_22_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N117,
      Q => u0fp32tofix_32u_fi_data4_22_BRB0_674
    );
  u0fp32tofix_32u_fi_data4_21_BRB2 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N116,
      Q => u0fp32tofix_32u_fi_data4_21_BRB2_673
    );
  u0fp32tofix_32u_fi_data4_21_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N114,
      Q => u0fp32tofix_32u_fi_data4_21_BRB0_672
    );
  u0fp32tofix_32u_fi_data4_20_BRB2 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N113,
      Q => u0fp32tofix_32u_fi_data4_20_BRB2_671
    );
  u0fp32tofix_32u_fi_data4_20_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N111,
      Q => u0fp32tofix_32u_fi_data4_20_BRB0_670
    );
  u0fp32tofix_32u_fi_data4_19_BRB2 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N110,
      Q => u0fp32tofix_32u_fi_data4_19_BRB2_668
    );
  u0fp32tofix_32u_fi_data4_19_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N108,
      Q => u0fp32tofix_32u_fi_data4_19_BRB0_667
    );
  u0fp32tofix_32u_fi_data4_18_BRB2 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N107,
      Q => u0fp32tofix_32u_fi_data4_18_BRB2_666
    );
  u0fp32tofix_32u_fi_data4_18_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N105,
      Q => u0fp32tofix_32u_fi_data4_18_BRB0_665
    );
  u0fp32tofix_32u_fi_data4_17_BRB2 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N104,
      Q => u0fp32tofix_32u_fi_data4_17_BRB2_664
    );
  u0fp32tofix_32u_fi_data4_17_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      Q => u0fp32tofix_32u_fi_data4_17_BRB1_663
    );
  u0fp32tofix_32u_fi_data4_17_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N102,
      Q => u0fp32tofix_32u_fi_data4_17_BRB0_662
    );
  u0fp32tofix_32u_fi_data3_27_BRB2 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_11_bdd15,
      Q => u0fp32tofix_32u_fi_data3_27_BRB2_414
    );
  u0fp32tofix_32u_fi_data3_26_BRB2 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_12_bdd14,
      Q => u0fp32tofix_32u_fi_data3_26_BRB2_411
    );
  u0fp32tofix_32u_fi_data3_6_BRB3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_25_146_603,
      Q => u0fp32tofix_32u_fi_data3_6_BRB3_453
    );
  u0fp32tofix_32u_fi_data3_6_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_25_15_604,
      Q => u0fp32tofix_32u_fi_data3_6_BRB1_452
    );
  u0fp32tofix_32u_fi_data3_5_BRB7 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_26_118_609,
      Q => u0fp32tofix_32u_fi_data3_5_BRB7_450
    );
  u0fp32tofix_32u_fi_data3_5_BRB6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_26_159_611,
      Q => u0fp32tofix_32u_fi_data3_5_BRB6_449
    );
  u0fp32tofix_32u_fi_data3_5_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_26_115_608,
      Q => u0fp32tofix_32u_fi_data3_5_BRB0_445
    );
  u0fp32tofix_32u_fi_data3_4_BRB6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_27_118_615,
      Q => u0fp32tofix_32u_fi_data3_4_BRB6_443
    );
  u0fp32tofix_32u_fi_data3_4_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_27_134_616,
      Q => u0fp32tofix_32u_fi_data3_4_BRB5_442
    );
  u0fp32tofix_32u_fi_data3_4_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_27_115_614,
      Q => u0fp32tofix_32u_fi_data3_4_BRB0_439
    );
  u0fp32tofix_32u_fi_data3_2_BRB6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_29_118_625,
      Q => u0fp32tofix_32u_fi_data3_2_BRB6_427
    );
  u0fp32tofix_32u_fi_data3_2_BRB3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_29_134_626,
      Q => u0fp32tofix_32u_fi_data3_2_BRB3_424
    );
  u0fp32tofix_32u_fi_data3_2_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_29_115_624,
      Q => u0fp32tofix_32u_fi_data3_2_BRB0_423
    );
  u0fp32tofix_32u_fi_data3_0_BRB6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_25_bdd5,
      Q => u0fp32tofix_32u_fi_data3_0_BRB6_330
    );
  u0fp32tofix_32u_fi_data3_9_BRB6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_22_bdd5,
      Q => u0fp32tofix_32u_fi_data3_9_BRB6_473
    );
  u0fp32tofix_32u_fi_data3_9_BRB3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_22_146_585,
      Q => u0fp32tofix_32u_fi_data3_9_BRB3_470
    );
  u0fp32tofix_32u_fi_data3_9_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_22_15_586,
      Q => u0fp32tofix_32u_fi_data3_9_BRB1_469
    );
  u0fp32tofix_32u_fi_data3_8_BRB6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_23_bdd5,
      Q => u0fp32tofix_32u_fi_data3_8_BRB6_467
    );
  u0fp32tofix_32u_fi_data3_8_BRB3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_23_146_591,
      Q => u0fp32tofix_32u_fi_data3_8_BRB3_464
    );
  u0fp32tofix_32u_fi_data3_8_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_23_15_592,
      Q => u0fp32tofix_32u_fi_data3_8_BRB1_463
    );
  u0fp32tofix_32u_fi_data3_7_BRB6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_24_bdd5,
      Q => u0fp32tofix_32u_fi_data3_7_BRB6_461
    );
  u0fp32tofix_32u_fi_data3_7_BRB3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_24_146_597,
      Q => u0fp32tofix_32u_fi_data3_7_BRB3_458
    );
  u0fp32tofix_32u_fi_data3_7_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_24_15_598,
      Q => u0fp32tofix_32u_fi_data3_7_BRB1_457
    );
  u0fp32tofix_32u_fi_data3_11_BRB7 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_20_1131_569,
      Q => u0fp32tofix_32u_fi_data3_11_BRB7_344
    );
  u0fp32tofix_32u_fi_data3_11_BRB6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_20_1125_568,
      Q => u0fp32tofix_32u_fi_data3_11_BRB6_343
    );
  u0fp32tofix_32u_fi_data3_10_BRB7 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_21_1131_577,
      Q => u0fp32tofix_32u_fi_data3_10_BRB7_338
    );
  u0fp32tofix_32u_fi_data3_10_BRB6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_21_1125_576,
      Q => u0fp32tofix_32u_fi_data3_10_BRB6_337
    );
  u0fp32tofix_32u_fi_data3_15_BRB7 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_16_146_543,
      Q => u0fp32tofix_32u_fi_data3_15_BRB7_364
    );
  u0fp32tofix_32u_fi_data3_15_BRB6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_16_15_544,
      Q => u0fp32tofix_32u_fi_data3_15_BRB6_363
    );
  u0fp32tofix_32u_fi_data3_15_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_16_1130_541,
      Q => u0fp32tofix_32u_fi_data3_15_BRB5_362
    );
  u0fp32tofix_32u_fi_data3_15_BRB4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_16_1124_540,
      Q => u0fp32tofix_32u_fi_data3_15_BRB4_361
    );
  u0fp32tofix_32u_fi_data3_14_BRB4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_17_146_550,
      Q => u0fp32tofix_32u_fi_data3_14_BRB4_359
    );
  u0fp32tofix_32u_fi_data3_14_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_17_15_551,
      Q => u0fp32tofix_32u_fi_data3_14_BRB1_357
    );
  u0fp32tofix_32u_fi_data3_13_BRB3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_18_146_556,
      Q => u0fp32tofix_32u_fi_data3_13_BRB3_353
    );
  u0fp32tofix_32u_fi_data3_13_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_18_15_557,
      Q => u0fp32tofix_32u_fi_data3_13_BRB1_352
    );
  u0fp32tofix_32u_fi_data3_1_BRB9 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_30_118_631,
      Q => u0fp32tofix_32u_fi_data3_1_BRB9_386
    );
  u0fp32tofix_32u_fi_data3_1_BRB8 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_30_134_632,
      Q => u0fp32tofix_32u_fi_data3_1_BRB8_385
    );
  u0fp32tofix_32u_fi_data3_1_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_30_115_630,
      Q => u0fp32tofix_32u_fi_data3_1_BRB0_381
    );
  u0fp32tofix_32u_fi_data3_1_BRB6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_30_1100_629,
      Q => u0fp32tofix_32u_fi_data3_1_BRB6_384
    );
  u0fp32tofix_32u_fi_data3_1_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_30_194_633,
      Q => u0fp32tofix_32u_fi_data3_1_BRB5_383
    );
  u0fp32tofix_32u_fi_data3_3_BRB6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_28_118_620,
      Q => u0fp32tofix_32u_fi_data3_3_BRB6_437
    );
  u0fp32tofix_32u_fi_data3_3_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_28_134_621,
      Q => u0fp32tofix_32u_fi_data3_3_BRB5_436
    );
  u0fp32tofix_32u_fi_data3_3_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_28_115_619,
      Q => u0fp32tofix_32u_fi_data3_3_BRB0_433
    );
  u0fp32tofix_32u_fp_data2_7_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_lcl_sum_add0000(7),
      Q => u0fp32tofix_32u_fp_data2_7_BRB1_779
    );
  u0fp32tofix_32u_fp_data2_3_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_lcl_sum_add0000(3),
      Q => u0fp32tofix_32u_fp_data2_3_BRB1_774
    );
  u0fp32tofix_32u_fp_data2_1_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_lcl_sum_add0000(1),
      Q => u0fp32tofix_32u_fp_data2_1_BRB1_771
    );
  u0fp32tofix_32u_fp_data2_0_BRB2 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_lcl_sum_add0000(8),
      Q => u0fp32tofix_32u_fp_data2_0_BRB2_769
    );
  u0fp32tofix_32u_fp_data2_0_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_lcl_sum_add0000(0),
      Q => u0fp32tofix_32u_fp_data2_0_BRB1_768
    );
  u0fp32tofix_32u_fp_data2_0_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_lcl_sum_add0000(9),
      Q => u0fp32tofix_32u_fp_data2_0_BRB0_767
    );
  u0fp32tofix_32u_fi_data3_29_BRB6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_0_bdd4,
      Q => u0fp32tofix_32u_fi_data3_29_BRB6_422
    );
  u0fp32tofix_32u_fi_data3_28_BRB8 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_10_bdd24,
      Q => u0fp32tofix_32u_fi_data3_28_BRB8_420
    );
  u0fp32tofix_32u_fi_data3_28_BRB7 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_10_bdd32,
      Q => u0fp32tofix_32u_fi_data3_28_BRB7_419
    );
  u0fp32tofix_32u_fi_data3_28_BRB4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_3_220_639,
      Q => u0fp32tofix_32u_fi_data3_28_BRB4_418
    );
  u0fp32tofix_32u_fi_data3_28_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_10_bdd23,
      Q => u0fp32tofix_32u_fi_data3_28_BRB1_417
    );
  u0fp32tofix_32u_fi_data3_28_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fp_data2(0),
      Q => u0fp32tofix_32u_fi_data3_28_BRB0_416
    );
  u0fp32tofix_32u_fi_data3_25_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_12_bdd12,
      Q => u0fp32tofix_32u_fi_data3_25_BRB5_407
    );
  u0fp32tofix_32u_fi_data3_23_BRB8 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_14_bdd12,
      Q => u0fp32tofix_32u_fi_data3_23_BRB8_402
    );
  u0fp32tofix_32u_fi_data3_23_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_10_bdd21,
      Q => u0fp32tofix_32u_fi_data3_23_BRB5_400
    );
  u0fp32tofix_32u_fi_data3_23_BRB3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_7_2125,
      Q => u0fp32tofix_32u_fi_data3_23_BRB3_399
    );
  u0fp32tofix_32u_fi_data3_22_BRB6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_15_bdd12,
      Q => u0fp32tofix_32u_fi_data3_22_BRB6_397
    );
  u0fp32tofix_32u_fi_data3_22_BRB3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_9_11_646,
      Q => u0fp32tofix_32u_fi_data3_22_BRB3_395
    );
  u0fp32tofix_32u_fi_data3_21_BRB8 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_10_bdd5,
      Q => u0fp32tofix_32u_fi_data3_21_BRB8_394
    );
  u0fp32tofix_32u_fi_data3_21_BRB6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_10_15_483,
      Q => u0fp32tofix_32u_fi_data3_21_BRB6_393
    );
  u0fp32tofix_32u_fi_data3_20_BRB6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_11_bdd5,
      Q => u0fp32tofix_32u_fi_data3_20_BRB6_390
    );
  u0fp32tofix_32u_fi_data3_20_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_11_15_501,
      Q => u0fp32tofix_32u_fi_data3_20_BRB1_388
    );
  u0fp32tofix_32u_fi_data3_19_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_12_15_509,
      Q => u0fp32tofix_32u_fi_data3_19_BRB1_379
    );
  u0fp32tofix_32u_fi_data3_18_BRB6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_13_15_517,
      Q => u0fp32tofix_32u_fi_data3_18_BRB6_378
    );
  u0fp32tofix_32u_fi_data3_17_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_14_bdd5,
      Q => u0fp32tofix_32u_fi_data3_17_BRB5_373
    );
  u0fp32tofix_32u_fi_data3_17_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_14_15_525,
      Q => u0fp32tofix_32u_fi_data3_17_BRB1_372
    );
  u0fp32tofix_32u_fi_data3_16_BRB8 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_15_bdd5,
      Q => u0fp32tofix_32u_fi_data3_16_BRB8_370
    );
  u0fp32tofix_32u_fi_data3_16_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_15_1128_533,
      Q => u0fp32tofix_32u_fi_data3_16_BRB5_369
    );
  u0fp32tofix_32u_fi_data3_16_BRB4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_15_1124_532,
      Q => u0fp32tofix_32u_fi_data3_16_BRB4_368
    );
  u0fp32tofix_32u_fi_data3_18_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_11_bdd12,
      Q => u0fp32tofix_32u_fi_data3_18_BRB0_375
    );
  u0fp32tofix_32u_fi_data3_21_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_10_bdd20,
      Q => u0fp32tofix_32u_fi_data3_21_BRB5_392
    );
  u0fp32tofix_32u_fi_data3_30_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_1_bdd2,
      Q => u0fp32tofix_32u_fi_data3_30_BRB0_429
    );
  u0fp32tofix_32u_fi_data3_mux0000_0_161 : LUT4
    generic map(
      INIT => X"0103"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(6),
      I2 => u0fp32tofix_32u_fp_data2(5),
      I3 => u0fp32tofix_32u_fp_data2(2),
      O => u0fp32tofix_32u_fi_data3_mux0000_0_bdd4
    );
  u0fp32tofix_32u_fi_data3_mux0000_29_194 : LUT4
    generic map(
      INIT => X"0145"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(1),
      I1 => u0fp32tofix_32u_fp_data2(0),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_19_bdd4,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_20_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_29_194_627
    );
  u0fp32tofix_32u_fi_data3_mux0000_6_14 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(5),
      I1 => u0fp32tofix_32u_fp_data2(6),
      I2 => u0fp32tofix_32u_fp_data2(4),
      O => u0fp32tofix_32u_fi_data3_mux0000_10_18
    );
  u0fp32tofix_32u_fi_data3_mux0000_19_12 : LUT4
    generic map(
      INIT => X"ABEF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(1),
      I1 => u0fp32tofix_32u_fp_data2(0),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_17_bdd4,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_18_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_19_12_561
    );
  u0fp32tofix_32u_fi_data3_mux0000_20_12 : LUT4
    generic map(
      INIT => X"AEBF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(1),
      I1 => u0fp32tofix_32u_fp_data2(0),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_19_bdd4,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_18_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_20_12_570
    );
  u0fp32tofix_32u_fi_data3_mux0000_21_12 : LUT4
    generic map(
      INIT => X"ABEF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(1),
      I1 => u0fp32tofix_32u_fp_data2(0),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_19_bdd4,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_20_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_21_12_578
    );
  u0fp32tofix_32u_fi_data3_mux0000_2_10 : LUT4
    generic map(
      INIT => X"FFB1"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I1 => u0fp32tofix_32u_fi_data3_29_BRB6_422,
      I2 => u0fp32tofix_32u_fi_data3_28_BRB7_419,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      O => u0fp32tofix_32u_N146
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_1134 : LUT4
    generic map(
      INIT => X"0B01"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I1 => u0fp32tofix_32u_fi_data3_29_BRB6_422,
      I2 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I3 => u0fp32tofix_32u_fi_data3_28_BRB7_419,
      O => u0fp32tofix_32u_N175
    );
  u0fp32tofix_32u_fi_data3_mux0000_11_1131 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I1 => u0fp32tofix_32u_fi_data3_28_BRB7_419,
      I2 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I3 => u0fp32tofix_32u_fi_data3_28_BRB8_420,
      O => u0fp32tofix_32u_N230
    );
  u0fp32tofix_32u_fi_data3_mux0000_12_1131 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I1 => u0fp32tofix_32u_fi_data3_28_BRB8_420,
      I2 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I3 => u0fp32tofix_32u_fi_data3_28_BRB1_417,
      O => u0fp32tofix_32u_N226
    );
  u0fp32tofix_32u_fi_data3_mux0000_9_1126 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I1 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I2 => u0fp32tofix_32u_fi_data3_28_BRB7_419,
      I3 => u0fp32tofix_32u_fi_data3_28_BRB8_420,
      O => u0fp32tofix_32u_N235
    );
  u0fp32tofix_32u_fi_data3_mux0000_16_15 : LUT4
    generic map(
      INIT => X"FFD8"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_N681,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_0_bdd27,
      I3 => u0fp32tofix_32u_fp_data2(0),
      O => u0fp32tofix_32u_fi_data3_mux0000_16_15_544
    );
  u0fp32tofix_32u_fi_data3_mux0000_1_31 : LUT4
    generic map(
      INIT => X"4ECC"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_0_bdd1,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_0_bdd27,
      I3 => u0fp32tofix_32u_fp_data2(0),
      O => u0fp32tofix_32u_fi_data3_mux0000_1_bdd2
    );
  u0fp32tofix_32u_underflow4_and0000_wg_lut_0_Q : LUT3
    generic map(
      INIT => X"3B"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I1 => u0fp32tofix_32u_N60,
      I2 => u0fp32tofix_32u_N62,
      O => u0fp32tofix_32u_underflow4_and0000_wg_lut(0)
    );
  u0fp32tofix_32u_fi_data3_mux0000_13_1133 : LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_18_BRB0_375,
      I1 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I2 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      O => u0fp32tofix_32u_N221
    );
  u0fp32tofix_32u_fi_data3_mux0000_26_159 : LUT4
    generic map(
      INIT => X"E4FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_11_bdd8,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_26_133_610,
      I3 => u0fp32tofix_32u_fp_data2(0),
      O => u0fp32tofix_32u_fi_data3_mux0000_26_159_611
    );
  u0fp32tofix_32u_fi_data3_mux0000_15_146 : LUT4
    generic map(
      INIT => X"E4FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_26_BRB8_412,
      I1 => u0fp32tofix_32u_fi_data3_16_BRB1_366,
      I2 => u0fp32tofix_32u_N519,
      I3 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      O => u0fp32tofix_32u_N264
    );
  u0fp32tofix_32u_fi_data3_mux0000_16_146 : LUT4
    generic map(
      INIT => X"E4FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd34,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_16_120_542,
      I3 => u0fp32tofix_32u_fp_data2(0),
      O => u0fp32tofix_32u_fi_data3_mux0000_16_146_543
    );
  u0fp32tofix_32u_fi_data3_mux0000_17_146 : LUT4
    generic map(
      INIT => X"E4FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd29,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_17_120_549,
      I3 => u0fp32tofix_32u_fp_data2(0),
      O => u0fp32tofix_32u_fi_data3_mux0000_17_146_550
    );
  u0fp32tofix_32u_fi_data3_mux0000_18_146 : LUT4
    generic map(
      INIT => X"E4FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd26,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_18_120_555,
      I3 => u0fp32tofix_32u_fp_data2(0),
      O => u0fp32tofix_32u_fi_data3_mux0000_18_146_556
    );
  u0fp32tofix_32u_fi_data3_mux0000_22_146 : LUT4
    generic map(
      INIT => X"E4FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_N675,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_22_120_584,
      I3 => u0fp32tofix_32u_fp_data2(0),
      O => u0fp32tofix_32u_fi_data3_mux0000_22_146_585
    );
  u0fp32tofix_32u_fi_data3_mux0000_23_146 : LUT4
    generic map(
      INIT => X"E4FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_N679,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_23_120_590,
      I3 => u0fp32tofix_32u_fp_data2(0),
      O => u0fp32tofix_32u_fi_data3_mux0000_23_146_591
    );
  u0fp32tofix_32u_fi_data3_mux0000_24_146 : LUT4
    generic map(
      INIT => X"E4FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd14,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_24_120_596,
      I3 => u0fp32tofix_32u_fp_data2(0),
      O => u0fp32tofix_32u_fi_data3_mux0000_24_146_597
    );
  u0fp32tofix_32u_fi_data3_mux0000_25_146 : LUT4
    generic map(
      INIT => X"E4FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd8,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_25_120_602,
      I3 => u0fp32tofix_32u_fp_data2(0),
      O => u0fp32tofix_32u_fi_data3_mux0000_25_146_603
    );
  u0fp32tofix_32u_fi_data3_mux0000_27_1121 : LUT4
    generic map(
      INIT => X"C040"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I1 => u0fp32tofix_32u_fi_data3_4_BRB3_441,
      I2 => u0fp32tofix_32u_fi_data3_4_BRB1_440,
      I3 => u0fp32tofix_32u_N65,
      O => u0fp32tofix_32u_fi_data3_4_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_3_247 : LUT4
    generic map(
      INIT => X"E4FF"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I1 => u0fp32tofix_32u_fi_data3_28_BRB1_417,
      I2 => u0fp32tofix_32u_fi_data3_28_BRB4_418,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      O => u0fp32tofix_32u_N141
    );
  u0fp32tofix_32u_fi_data3_mux0000_15_5_SW0 : LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => u0fp32tofix_32u_lcl_sum_add0000(5),
      I1 => u0fp32tofix_32u_lcl_sum_add0000(6),
      I2 => u0fp32tofix_32u_lcl_sum_add0000(8),
      I3 => u0fp32tofix_32u_lcl_sum_add0000(9),
      O => u0fp32tofix_32u_N161
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_lut_2_Q : LUT4
    generic map(
      INIT => X"E11E"
    )
    port map (
      I0 => EXP(0),
      I1 => EXP(1),
      I2 => EXP(2),
      I3 => u0fp32tofix_32u_exp1(2),
      O => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(2)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_lut_7_Q : LUT4
    generic map(
      INIT => X"9969"
    )
    port map (
      I0 => EXP(7),
      I1 => u0fp32tofix_32u_exp1(7),
      I2 => u0fp32tofix_32u_Madd_bext_sub0000_cy_5_Q,
      I3 => EXP(6),
      O => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(7)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_lut_6_Q : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => u0fp32tofix_32u_Madd_bext_sub0000_cy_5_Q,
      I1 => EXP(6),
      I2 => u0fp32tofix_32u_exp1(6),
      O => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(6)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_lut_5_Q : LUT4
    generic map(
      INIT => X"B44B"
    )
    port map (
      I0 => EXP(4),
      I1 => u0fp32tofix_32u_Madd_bext_sub0000_cy_3_Q,
      I2 => EXP(5),
      I3 => u0fp32tofix_32u_exp1(5),
      O => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(5)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_lut_4_Q : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => u0fp32tofix_32u_Madd_bext_sub0000_cy_3_Q,
      I1 => EXP(4),
      I2 => u0fp32tofix_32u_exp1(4),
      O => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(4)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_lut_1_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => EXP(0),
      I1 => EXP(1),
      I2 => u0fp32tofix_32u_exp1(1),
      O => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(1)
    );
  u0fp32tofix_32u_dval_sr_2_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_dval_sr_1_BRB1_307,
      Q => u0fp32tofix_32u_dval_sr_2_BRB1_310
    );
  u0fp32tofix_32u_dval_sr_2_BRB0 : FDCE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      CLR => ARESET,
      D => u0fp32tofix_32u_dval_sr_1_BRB0_306,
      Q => u0fp32tofix_32u_dval_sr_2_BRB0_309
    );
  u0fp32tofix_32u_fi_data3_0_BRB7 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N157,
      Q => u0fp32tofix_32u_fi_data3_0_BRB7_331
    );
  u0fp32tofix_32u_fi_data3_0_BRB4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_31_131_638,
      Q => u0fp32tofix_32u_fi_data3_0_BRB4_329
    );
  u0fp32tofix_32u_fi_data3_18_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_13_bdd12,
      Q => u0fp32tofix_32u_fi_data3_18_BRB5_377
    );
  u0fp32tofix_32u_fi_data3_13_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_18_1128_554,
      Q => u0fp32tofix_32u_fi_data3_13_BRB5_355
    );
  u0fp32tofix_32u_fi_data3_13_BRB4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_12_bdd5,
      Q => u0fp32tofix_32u_fi_data3_13_BRB4_354
    );
  u0fp32tofix_32u_fi_data3_12_BRB8 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_19_15_564,
      Q => u0fp32tofix_32u_fi_data3_12_BRB8_350
    );
  u0fp32tofix_32u_fi_data3_12_BRB7 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_19_146_563,
      Q => u0fp32tofix_32u_fi_data3_12_BRB7_349
    );
  u0fp32tofix_32u_fi_data3_12_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_19_12_561,
      Q => u0fp32tofix_32u_fi_data3_12_BRB0_346
    );
  u0fp32tofix_32u_fi_data3_12_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_19_1128_560,
      Q => u0fp32tofix_32u_fi_data3_12_BRB5_348
    );
  u0fp32tofix_32u_fi_data3_12_BRB4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_13_bdd5,
      Q => u0fp32tofix_32u_fi_data3_12_BRB4_347
    );
  u0fp32tofix_32u_fi_data3_11_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_20_15_573,
      Q => u0fp32tofix_32u_fi_data3_11_BRB5_342
    );
  u0fp32tofix_32u_fi_data3_11_BRB4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_20_146_572,
      Q => u0fp32tofix_32u_fi_data3_11_BRB4_341
    );
  u0fp32tofix_32u_fi_data3_11_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_20_12_570,
      Q => u0fp32tofix_32u_fi_data3_11_BRB1_340
    );
  u0fp32tofix_32u_fi_data3_10_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_21_15_581,
      Q => u0fp32tofix_32u_fi_data3_10_BRB5_336
    );
  u0fp32tofix_32u_fi_data3_10_BRB4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_21_146_580,
      Q => u0fp32tofix_32u_fi_data3_10_BRB4_335
    );
  u0fp32tofix_32u_fi_data3_10_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_21_12_578,
      Q => u0fp32tofix_32u_fi_data3_10_BRB1_334
    );
  u0fp32tofix_32u_fi_data3_9_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_22_1128_583,
      Q => u0fp32tofix_32u_fi_data3_9_BRB5_472
    );
  u0fp32tofix_32u_fi_data3_9_BRB4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_16_bdd5,
      Q => u0fp32tofix_32u_fi_data3_9_BRB4_471
    );
  u0fp32tofix_32u_fi_data3_8_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_23_1128_589,
      Q => u0fp32tofix_32u_fi_data3_8_BRB5_466
    );
  u0fp32tofix_32u_fi_data3_8_BRB4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_17_bdd5,
      Q => u0fp32tofix_32u_fi_data3_8_BRB4_465
    );
  u0fp32tofix_32u_fi_data3_7_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_24_1128_595,
      Q => u0fp32tofix_32u_fi_data3_7_BRB5_460
    );
  u0fp32tofix_32u_fi_data3_7_BRB4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_18_bdd5,
      Q => u0fp32tofix_32u_fi_data3_7_BRB4_459
    );
  u0fp32tofix_32u_fi_data3_6_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_25_1128_601,
      Q => u0fp32tofix_32u_fi_data3_6_BRB5_455
    );
  u0fp32tofix_32u_fi_data3_6_BRB4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_19_bdd5,
      Q => u0fp32tofix_32u_fi_data3_6_BRB4_454
    );
  u0fp32tofix_32u_fi_data3_5_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_26_1138_607,
      Q => u0fp32tofix_32u_fi_data3_5_BRB5_448
    );
  u0fp32tofix_32u_fi_data3_5_BRB4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_20_bdd5,
      Q => u0fp32tofix_32u_fi_data3_5_BRB4_447
    );
  u0fp32tofix_32u_fi_data3_5_BRB3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fp_data2(1),
      Q => u0fp32tofix_32u_fi_data3_5_BRB3_446
    );
  u0fp32tofix_32u_fi_data3_2_BRB5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_29_1100_623,
      Q => u0fp32tofix_32u_fi_data3_2_BRB5_426
    );
  u0fp32tofix_32u_fi_data3_2_BRB4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_29_194_627,
      Q => u0fp32tofix_32u_fi_data3_2_BRB4_425
    );
  u0fp32tofix_32u_fi_data3_14_BRB3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_17_1136_548,
      Q => u0fp32tofix_32u_fi_data3_14_BRB3_358
    );
  u0fp32tofix_32u_fi_data3_3_BRB3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_28_1106_618,
      Q => u0fp32tofix_32u_fi_data3_3_BRB3_435
    );
  u0fp32tofix_32u_fi_data3_3_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fp_data2(8),
      Q => u0fp32tofix_32u_fi_data3_3_BRB1_434
    );
  u0fp32tofix_32u_fi_data3_4_BRB3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_10_1142,
      Q => u0fp32tofix_32u_fi_data3_4_BRB3_441
    );
  u0fp32tofix_32u_fi_data3_4_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_27_1106_613,
      Q => u0fp32tofix_32u_fi_data3_4_BRB1_440
    );
  u0fp32tofix_32u_fi_data3_mux0000_15_5_SW0_FRB : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N161,
      Q => u0fp32tofix_32u_fi_data3_mux0000_15_5_SW0_FRB_535
    );
  u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N160,
      Q => u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB_474
    );
  u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_N159,
      Q => u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB_475
    );
  u0fp32tofix_32u_fi_data3_mux0000_14_1144 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_3_BRB1_434,
      I1 => u0fp32tofix_32u_N171,
      I2 => u0fp32tofix_32u_fi_data3_0_BRB1_328,
      O => u0fp32tofix_32u_N102
    );
  u0fp32tofix_32u_fi_data3_mux0000_17_1140 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_14_BRB3_358,
      I1 => u0fp32tofix_32u_fi_data3_3_BRB1_434,
      I2 => u0fp32tofix_32u_fi_data3_0_BRB1_328,
      O => u0fp32tofix_32u_N93
    );
  u0fp32tofix_32u_fi_data3_mux0000_28_1110 : LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_3_BRB3_435,
      I1 => u0fp32tofix_32u_fi_data3_3_BRB1_434,
      I2 => u0fp32tofix_32u_fi_data3_0_BRB1_328,
      O => u0fp32tofix_32u_N60
    );
  u0fp32tofix_32u_fi_data3_mux0000_30_194 : LUT4
    generic map(
      INIT => X"0415"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(1),
      I1 => u0fp32tofix_32u_fp_data2(0),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_21_bdd4,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_20_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_30_194_633
    );
  u0fp32tofix_32u_fi_data3_mux0000_20_1125 : LUT4
    generic map(
      INIT => X"0145"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(1),
      I1 => u0fp32tofix_32u_fp_data2(0),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd4,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_11_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_20_1125_568
    );
  u0fp32tofix_32u_fi_data3_mux0000_21_1125 : LUT4
    generic map(
      INIT => X"0415"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(1),
      I1 => u0fp32tofix_32u_fp_data2(0),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_12_bdd4,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_11_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_21_1125_576
    );
  u0fp32tofix_32u_fi_data3_mux0000_15_1124 : LUT4
    generic map(
      INIT => X"5410"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(1),
      I1 => u0fp32tofix_32u_fp_data2(0),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_12_bdd14,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_13_bdd14,
      O => u0fp32tofix_32u_fi_data3_mux0000_15_1124_532
    );
  u0fp32tofix_32u_fi_data3_mux0000_16_1124 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(1),
      I1 => u0fp32tofix_32u_fp_data2(0),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_14_bdd14,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_13_bdd14,
      O => u0fp32tofix_32u_fi_data3_mux0000_16_1124_540
    );
  u0fp32tofix_32u_fi_data3_mux0000_20_1131 : LUT4
    generic map(
      INIT => X"028A"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(1),
      I1 => u0fp32tofix_32u_fp_data2(0),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_12_bdd4,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_13_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_20_1131_569
    );
  u0fp32tofix_32u_fi_data3_mux0000_21_1131 : LUT4
    generic map(
      INIT => X"082A"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(1),
      I1 => u0fp32tofix_32u_fp_data2(0),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_14_bdd4,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_13_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_21_1131_577
    );
  u0fp32tofix_32u_fi_data3_mux0000_29_1100 : LUT4
    generic map(
      INIT => X"028A"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(1),
      I1 => u0fp32tofix_32u_fp_data2(0),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_21_bdd4,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_22_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_29_1100_623
    );
  u0fp32tofix_32u_fi_data3_mux0000_30_1100 : LUT4
    generic map(
      INIT => X"084C"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(0),
      I1 => u0fp32tofix_32u_fp_data2(1),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_23_bdd4,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_22_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_30_1100_629
    );
  u0fp32tofix_32u_fi_data3_mux0000_15_1128 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(1),
      I1 => u0fp32tofix_32u_fp_data2(0),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_14_bdd14,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd12,
      O => u0fp32tofix_32u_fi_data3_mux0000_15_1128_533
    );
  u0fp32tofix_32u_fi_data3_mux0000_16_1130 : LUT4
    generic map(
      INIT => X"A280"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(1),
      I1 => u0fp32tofix_32u_fp_data2(0),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd11,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd12,
      O => u0fp32tofix_32u_fi_data3_mux0000_16_1130_541
    );
  u0fp32tofix_32u_fi_data3_mux0000_12_1135 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I1 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I2 => u0fp32tofix_32u_fi_data3_27_BRB2_414,
      I3 => u0fp32tofix_32u_fi_data3_26_BRB2_411,
      O => u0fp32tofix_32u_N227
    );
  u0fp32tofix_32u_fi_data3_mux0000_26_1152 : LUT4
    generic map(
      INIT => X"B0A0"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_5_BRB5_448,
      I1 => u0fp32tofix_32u_fi_data3_5_BRB4_447,
      I2 => u0fp32tofix_32u_fi_data3_4_BRB3_441,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      O => u0fp32tofix_32u_N66
    );
  u0fp32tofix_32u_fi_data3_mux0000_19_1142 : LUT4
    generic map(
      INIT => X"B0A0"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_12_BRB5_348,
      I1 => u0fp32tofix_32u_fi_data3_12_BRB4_347,
      I2 => u0fp32tofix_32u_fi_data3_4_BRB3_441,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      O => u0fp32tofix_32u_N87
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_195 : LUT4
    generic map(
      INIT => X"80D5"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I1 => u0fp32tofix_32u_fi_data3_21_BRB6_393,
      I2 => u0fp32tofix_32u_N284,
      I3 => u0fp32tofix_32u_fi_data3_21_BRB8_394,
      O => u0fp32tofix_32u_N116
    );
  u0fp32tofix_32u_fi_data3_mux0000_11_195 : LUT4
    generic map(
      INIT => X"80D5"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I1 => u0fp32tofix_32u_fi_data3_20_BRB1_388,
      I2 => u0fp32tofix_32u_N280,
      I3 => u0fp32tofix_32u_fi_data3_20_BRB6_390,
      O => u0fp32tofix_32u_N113
    );
  u0fp32tofix_32u_fi_data3_mux0000_12_195 : LUT4
    generic map(
      INIT => X"80D5"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I1 => u0fp32tofix_32u_fi_data3_19_BRB1_379,
      I2 => u0fp32tofix_32u_N276,
      I3 => u0fp32tofix_32u_fi_data3_13_BRB4_354,
      O => u0fp32tofix_32u_N110
    );
  u0fp32tofix_32u_fi_data3_mux0000_13_195 : LUT4
    generic map(
      INIT => X"80D5"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I1 => u0fp32tofix_32u_fi_data3_18_BRB6_378,
      I2 => u0fp32tofix_32u_N272,
      I3 => u0fp32tofix_32u_fi_data3_12_BRB4_347,
      O => u0fp32tofix_32u_N107
    );
  u0fp32tofix_32u_fi_data3_mux0000_14_195 : LUT4
    generic map(
      INIT => X"80D5"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I1 => u0fp32tofix_32u_fi_data3_17_BRB1_372,
      I2 => u0fp32tofix_32u_N268,
      I3 => u0fp32tofix_32u_fi_data3_17_BRB5_373,
      O => u0fp32tofix_32u_N104
    );
  u0fp32tofix_32u_fi_data3_mux0000_15_189 : LUT4
    generic map(
      INIT => X"80D5"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data4_16_BRB1_658,
      I1 => u0fp32tofix_32u_fi_data4_16_BRB3_659,
      I2 => u0fp32tofix_32u_fi_data4_16_BRB4_660,
      I3 => u0fp32tofix_32u_fi_data4_16_BRB5_661,
      O => u0fp32tofix_32u_N557
    );
  u0fp32tofix_32u_fi_data3_mux0000_22_189 : LUT4
    generic map(
      INIT => X"C055"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_9_BRB6_473,
      I1 => u0fp32tofix_32u_fi_data3_9_BRB3_470,
      I2 => u0fp32tofix_32u_fi_data3_9_BRB1_469,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      O => u0fp32tofix_32u_N80
    );
  u0fp32tofix_32u_fi_data3_mux0000_23_189 : LUT4
    generic map(
      INIT => X"880F"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_8_BRB3_464,
      I1 => u0fp32tofix_32u_fi_data3_8_BRB1_463,
      I2 => u0fp32tofix_32u_fi_data3_8_BRB6_467,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      O => u0fp32tofix_32u_N77
    );
  u0fp32tofix_32u_fi_data3_mux0000_24_189 : LUT4
    generic map(
      INIT => X"C055"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_7_BRB6_461,
      I1 => u0fp32tofix_32u_fi_data3_7_BRB3_458,
      I2 => u0fp32tofix_32u_fi_data3_7_BRB1_457,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      O => u0fp32tofix_32u_N74
    );
  u0fp32tofix_32u_fi_data3_mux0000_25_189 : LUT4
    generic map(
      INIT => X"880F"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_6_BRB3_453,
      I1 => u0fp32tofix_32u_fi_data3_6_BRB1_452,
      I2 => u0fp32tofix_32u_fi_data3_0_BRB6_330,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      O => u0fp32tofix_32u_N71
    );
  u0fp32tofix_32u_fi_data3_mux0000_9_189 : LUT4
    generic map(
      INIT => X"D580"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I1 => u0fp32tofix_32u_N287,
      I2 => u0fp32tofix_32u_fi_data3_22_BRB3_395,
      I3 => u0fp32tofix_32u_fi_data3_22_BRB6_397,
      O => u0fp32tofix_32u_N119
    );
  u0fp32tofix_32u_fi_data3_mux0000_7_289 : LUT4
    generic map(
      INIT => X"D580"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data4_16_BRB1_658,
      I1 => u0fp32tofix_32u_fi_data4_24_BRB3_683,
      I2 => u0fp32tofix_32u_fi_data4_24_BRB4_684,
      I3 => u0fp32tofix_32u_fi_data4_24_BRB5_685,
      O => u0fp32tofix_32u_N563
    );
  u0fp32tofix_32u_fi_data3_mux0000_8_189 : LUT4
    generic map(
      INIT => X"D580"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data4_16_BRB1_658,
      I1 => u0fp32tofix_32u_fi_data4_23_BRB3_678,
      I2 => u0fp32tofix_32u_fi_data4_23_BRB4_679,
      I3 => u0fp32tofix_32u_fi_data4_23_BRB5_680,
      O => u0fp32tofix_32u_N560
    );
  u0fp32tofix_32u_fi_data3_mux0000_6_189 : LUT4
    generic map(
      INIT => X"D580"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data4_16_BRB1_658,
      I1 => u0fp32tofix_32u_fi_data4_25_BRB1_687,
      I2 => u0fp32tofix_32u_fi_data4_25_BRB3_688,
      I3 => u0fp32tofix_32u_fi_data4_25_BRB4_689,
      O => u0fp32tofix_32u_N566
    );
  u0fp32tofix_32u_fi_data3_mux0000_18_189 : LUT4
    generic map(
      INIT => X"880F"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_13_BRB3_353,
      I1 => u0fp32tofix_32u_fi_data3_13_BRB1_352,
      I2 => u0fp32tofix_32u_fi_data3_7_BRB4_459,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      O => u0fp32tofix_32u_N92
    );
  u0fp32tofix_32u_fi_data3_0_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fp_data2(7),
      Q => u0fp32tofix_32u_fi_data3_0_BRB1_328
    );
  u0fp32tofix_32u_fi_data3_0_BRB0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_mux0000_31_1184_637,
      Q => u0fp32tofix_32u_fi_data3_0_BRB0_327
    );
  u0fp32tofix_32u_fi_data3_1_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fp_data2(3),
      Q => u0fp32tofix_32u_fi_data3_1_BRB1_382
    );
  u0fp32tofix_32u_dval_sr_1_BRB1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_convert_ce,
      Q => u0fp32tofix_32u_dval_sr_1_BRB1_307
    );
  u0fp32tofix_32u_dval_sr_1_BRB0 : FDCE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      CLR => ARESET,
      D => RX_MOSI_DVAL,
      Q => u0fp32tofix_32u_dval_sr_1_BRB0_306
    );
  u0fp32tofix_32u_fi_data3_mux0000_0_772 : LUT4
    generic map(
      INIT => X"E000"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_mux0000_0_750_FRB_475,
      I1 => u0fp32tofix_32u_fi_data3_mux0000_0_711_FRB_474,
      I2 => u0fp32tofix_32u_fp_data2(2),
      I3 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_fi_data3_mux0000_0_bdd8
    );
  u0fp32tofix_32u_fi_data3_mux0000_0_711 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u0fp32tofix_32u_fract1(10),
      I1 => u0fp32tofix_32u_fract1(12),
      I2 => u0fp32tofix_32u_N46,
      I3 => u0fp32tofix_32u_N47,
      O => u0fp32tofix_32u_N160
    );
  u0fp32tofix_32u_Madd_bext_sub0000_xor_7_112 : LUT3
    generic map(
      INIT => X"65"
    )
    port map (
      I0 => EXP(7),
      I1 => EXP(6),
      I2 => u0fp32tofix_32u_Madd_bext_sub0000_cy_5_Q,
      O => u0fp32tofix_32u_Madd_bext_sub0000_xor_7_111_19
    );
  u0fp32tofix_32u_overflow4_and0000_wg_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_3_Q,
      O => u0fp32tofix_32u_overflow4_and0000_wg_cy_0_rt_819
    );
  u0fp32tofix_32u_Madd_bext_sub0000_xor_7_111 : LUT3
    generic map(
      INIT => X"65"
    )
    port map (
      I0 => EXP(7),
      I1 => EXP(6),
      I2 => u0fp32tofix_32u_Madd_bext_sub0000_cy_5_Q,
      O => u0fp32tofix_32u_Madd_bext_sub0000_xor_7_11
    );
  u0fp32tofix_32u_fi_data3_mux0000_31_1193 : LUT4
    generic map(
      INIT => X"A222"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_0_BRB0_327,
      I1 => u0fp32tofix_32u_fi_data3_0_BRB1_328,
      I2 => u0fp32tofix_32u_N137,
      I3 => u0fp32tofix_32u_N138,
      O => u0fp32tofix_32u_fi_data3_0_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_31_1184 : LUT4
    generic map(
      INIT => X"3222"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(7),
      I1 => u0fp32tofix_32u_fp_data2(8),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_31_1166_636,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_31_1161_635,
      O => u0fp32tofix_32u_fi_data3_mux0000_31_1184_637
    );
  u0fp32tofix_32u_fi_data3_mux0000_31_1166 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      I3 => u0fp32tofix_32u_fp_data2(3),
      O => u0fp32tofix_32u_fi_data3_mux0000_31_1166_636
    );
  u0fp32tofix_32u_fi_data3_mux0000_31_131 : LUT4
    generic map(
      INIT => X"ABEF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(1),
      I1 => u0fp32tofix_32u_fp_data2(0),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_29_bdd3,
      I3 => u0fp32tofix_32u_N685,
      O => u0fp32tofix_32u_fi_data3_mux0000_31_131_638
    );
  u0fp32tofix_32u_fi_data3_mux0000_31_115 : LUT4
    generic map(
      INIT => X"F5F3"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_0_BRB6_330,
      I1 => u0fp32tofix_32u_fi_data3_8_BRB6_467,
      I2 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I3 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      O => u0fp32tofix_32u_N138
    );
  u0fp32tofix_32u_fi_data3_mux0000_0_750 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u0fp32tofix_32u_N48,
      I1 => u0fp32tofix_32u_N49,
      I2 => u0fp32tofix_32u_N50,
      I3 => u0fp32tofix_32u_N51,
      O => u0fp32tofix_32u_N159
    );
  u0fp32tofix_32u_fi_data3_mux0000_0_740 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u0fp32tofix_32u_fract1(21),
      I1 => u0fp32tofix_32u_fract1(2),
      I2 => u0fp32tofix_32u_fract1(9),
      I3 => u0fp32tofix_32u_fract1(15),
      O => u0fp32tofix_32u_N51
    );
  u0fp32tofix_32u_fi_data3_mux0000_0_735 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u0fp32tofix_32u_fract1(20),
      I1 => u0fp32tofix_32u_fract1(18),
      I2 => u0fp32tofix_32u_fract1(8),
      I3 => u0fp32tofix_32u_fract1(22),
      O => u0fp32tofix_32u_N50
    );
  u0fp32tofix_32u_fi_data3_mux0000_0_724 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u0fp32tofix_32u_fract1(0),
      I1 => u0fp32tofix_32u_fract1(1),
      I2 => u0fp32tofix_32u_fract1(3),
      I3 => u0fp32tofix_32u_fract1(6),
      O => u0fp32tofix_32u_N49
    );
  u0fp32tofix_32u_fi_data3_mux0000_0_719 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fract1(17),
      I1 => u0fp32tofix_32u_fract1(4),
      I2 => u0fp32tofix_32u_fract1(5),
      O => u0fp32tofix_32u_N48
    );
  u0fp32tofix_32u_fi_data3_mux0000_0_79 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => u0fp32tofix_32u_fract1(16),
      I1 => u0fp32tofix_32u_fract1(14),
      I2 => u0fp32tofix_32u_fract1(13),
      I3 => u0fp32tofix_32u_fract1(19),
      O => u0fp32tofix_32u_N47
    );
  u0fp32tofix_32u_fi_data3_mux0000_0_71 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u0fp32tofix_32u_fract1(11),
      I1 => u0fp32tofix_32u_fract1(7),
      O => u0fp32tofix_32u_N46
    );
  u0fp32tofix_32u_fi_data3_mux0000_0_61 : LUT4
    generic map(
      INIT => X"AB01"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(5),
      I1 => u0fp32tofix_32u_fp_data2(6),
      I2 => u0fp32tofix_32u_fp_data2(2),
      I3 => u0fp32tofix_32u_fi_data3_mux0000_0_bdd8,
      O => u0fp32tofix_32u_fi_data3_mux0000_0_bdd6
    );
  u0fp32tofix_32u_fi_data3_mux0000_26_1162 : LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I1 => u0fp32tofix_32u_N68,
      I2 => u0fp32tofix_32u_N66,
      O => u0fp32tofix_32u_fi_data3_5_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_26_1138 : LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(3),
      I1 => u0fp32tofix_32u_fp_data2(1),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_18_bdd5,
      O => u0fp32tofix_32u_fi_data3_mux0000_26_1138_607
    );
  u0fp32tofix_32u_fi_data3_mux0000_26_115 : LUT4
    generic map(
      INIT => X"BBAF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(1),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_25_bdd4,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_24_bdd4,
      I3 => u0fp32tofix_32u_fp_data2(0),
      O => u0fp32tofix_32u_fi_data3_mux0000_26_115_608
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_1144 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_4_BRB3_441,
      I1 => u0fp32tofix_32u_N174,
      I2 => u0fp32tofix_32u_N175,
      O => u0fp32tofix_32u_N114
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_1131 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I1 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I2 => u0fp32tofix_32u_fi_data3_21_BRB5_392,
      O => u0fp32tofix_32u_N174
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_149 : LUT4
    generic map(
      INIT => X"AF2F"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_26_BRB0_409,
      I1 => u0fp32tofix_32u_fi_data3_26_BRB8_412,
      I2 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I3 => u0fp32tofix_32u_fi_data3_21_BRB3_391,
      O => u0fp32tofix_32u_N284
    );
  u0fp32tofix_32u_fi_data3_mux0000_11_1146 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_4_BRB3_441,
      I1 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I2 => u0fp32tofix_32u_N230,
      I3 => u0fp32tofix_32u_N231,
      O => u0fp32tofix_32u_N111
    );
  u0fp32tofix_32u_fi_data3_mux0000_11_149 : LUT4
    generic map(
      INIT => X"AF2F"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_26_BRB0_409,
      I1 => u0fp32tofix_32u_fi_data3_26_BRB8_412,
      I2 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I3 => u0fp32tofix_32u_fi_data3_20_BRB5_389,
      O => u0fp32tofix_32u_N280
    );
  u0fp32tofix_32u_fi_data3_mux0000_12_1146 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_4_BRB3_441,
      I1 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I2 => u0fp32tofix_32u_N226,
      I3 => u0fp32tofix_32u_N227,
      O => u0fp32tofix_32u_N108
    );
  u0fp32tofix_32u_fi_data3_mux0000_12_149 : LUT4
    generic map(
      INIT => X"AF2F"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_26_BRB0_409,
      I1 => u0fp32tofix_32u_fi_data3_26_BRB8_412,
      I2 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I3 => u0fp32tofix_32u_fi_data3_19_BRB5_380,
      O => u0fp32tofix_32u_N276
    );
  u0fp32tofix_32u_fi_data3_mux0000_13_1146 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_4_BRB3_441,
      I1 => u0fp32tofix_32u_N221,
      I2 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I3 => u0fp32tofix_32u_fi_data3_18_BRB5_377,
      O => u0fp32tofix_32u_N105
    );
  u0fp32tofix_32u_fi_data3_mux0000_13_149 : LUT4
    generic map(
      INIT => X"AF2F"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_26_BRB0_409,
      I1 => u0fp32tofix_32u_fi_data3_26_BRB8_412,
      I2 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I3 => u0fp32tofix_32u_fi_data3_18_BRB4_376,
      O => u0fp32tofix_32u_N272
    );
  u0fp32tofix_32u_fi_data3_mux0000_14_149 : LUT4
    generic map(
      INIT => X"AF2F"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_26_BRB0_409,
      I1 => u0fp32tofix_32u_fi_data3_26_BRB8_412,
      I2 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I3 => u0fp32tofix_32u_fi_data3_17_BRB6_374,
      O => u0fp32tofix_32u_N268
    );
  u0fp32tofix_32u_fi_data3_mux0000_15_1147 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data4_16_BRB0_657,
      I1 => u0fp32tofix_32u_fi_data4_17_BRB1_663,
      I2 => u0fp32tofix_32u_N557,
      O => u0fp32tofix_32u_fi_data4_16_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_15_1139 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_4_BRB3_441,
      I1 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I2 => u0fp32tofix_32u_fi_data3_16_BRB4_368,
      I3 => u0fp32tofix_32u_fi_data3_16_BRB5_369,
      O => u0fp32tofix_32u_N99
    );
  u0fp32tofix_32u_fi_data3_mux0000_15_120 : LUT4
    generic map(
      INIT => X"54FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_31_BRB1_431,
      I1 => u0fp32tofix_32u_fi_data3_31_BRB2_432,
      I2 => u0fp32tofix_32u_fi_data3_16_BRB9_371,
      I3 => u0fp32tofix_32u_fi_data3_16_BRB10_367,
      O => u0fp32tofix_32u_N519
    );
  u0fp32tofix_32u_fi_data3_mux0000_15_18 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(2),
      I1 => u0fp32tofix_32u_fp_data2_12_Q,
      O => u0fp32tofix_32u_fi_data3_mux0000_15_18_534
    );
  u0fp32tofix_32u_fi_data3_mux0000_15_15 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_16_BRB0_365,
      I1 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      O => u0fp32tofix_32u_N263
    );
  u0fp32tofix_32u_fi_data3_mux0000_16_1151 : LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I1 => u0fp32tofix_32u_N96,
      I2 => u0fp32tofix_32u_N98,
      O => u0fp32tofix_32u_fi_data3_15_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_16_1142 : LUT4
    generic map(
      INIT => X"F0E0"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_15_BRB5_362,
      I1 => u0fp32tofix_32u_fi_data3_15_BRB4_361,
      I2 => u0fp32tofix_32u_fi_data3_4_BRB3_441,
      I3 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      O => u0fp32tofix_32u_N96
    );
  u0fp32tofix_32u_fi_data3_mux0000_17_1151 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u0fp32tofix_32u_N93,
      I1 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I2 => u0fp32tofix_32u_N95,
      O => u0fp32tofix_32u_fi_data3_14_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_17_1136 : LUT4
    generic map(
      INIT => X"BFAE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(3),
      I1 => u0fp32tofix_32u_fp_data2(1),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_11_bdd5,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_15_bdd12,
      O => u0fp32tofix_32u_fi_data3_mux0000_17_1136_548
    );
  u0fp32tofix_32u_fi_data3_mux0000_18_1152 : LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I1 => u0fp32tofix_32u_N90,
      I2 => u0fp32tofix_32u_N92,
      O => u0fp32tofix_32u_fi_data3_13_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_18_1128 : LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(3),
      I1 => u0fp32tofix_32u_fp_data2(1),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd5,
      O => u0fp32tofix_32u_fi_data3_mux0000_18_1128_554
    );
  u0fp32tofix_32u_fi_data3_mux0000_19_1152 : LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I1 => u0fp32tofix_32u_N89,
      I2 => u0fp32tofix_32u_N87,
      O => u0fp32tofix_32u_fi_data3_12_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_19_1128 : LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(3),
      I1 => u0fp32tofix_32u_fp_data2(1),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_11_bdd5,
      O => u0fp32tofix_32u_fi_data3_mux0000_19_1128_560
    );
  u0fp32tofix_32u_fi_data3_mux0000_20_1152 : LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I1 => u0fp32tofix_32u_N84,
      I2 => u0fp32tofix_32u_N86,
      O => u0fp32tofix_32u_fi_data3_11_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_20_1143 : LUT4
    generic map(
      INIT => X"F0E0"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_11_BRB7_344,
      I1 => u0fp32tofix_32u_fi_data3_11_BRB6_343,
      I2 => u0fp32tofix_32u_fi_data3_4_BRB3_441,
      I3 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      O => u0fp32tofix_32u_N84
    );
  u0fp32tofix_32u_fi_data3_mux0000_21_1152 : LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I1 => u0fp32tofix_32u_N81,
      I2 => u0fp32tofix_32u_N83,
      O => u0fp32tofix_32u_fi_data3_10_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_21_1143 : LUT4
    generic map(
      INIT => X"F0E0"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_10_BRB7_338,
      I1 => u0fp32tofix_32u_fi_data3_10_BRB6_337,
      I2 => u0fp32tofix_32u_fi_data3_4_BRB3_441,
      I3 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      O => u0fp32tofix_32u_N81
    );
  u0fp32tofix_32u_fi_data3_mux0000_22_1152 : LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I1 => u0fp32tofix_32u_N78,
      I2 => u0fp32tofix_32u_N80,
      O => u0fp32tofix_32u_fi_data3_9_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_22_1128 : LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(3),
      I1 => u0fp32tofix_32u_fp_data2(1),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_14_bdd5,
      O => u0fp32tofix_32u_fi_data3_mux0000_22_1128_583
    );
  u0fp32tofix_32u_fi_data3_mux0000_23_1152 : LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I1 => u0fp32tofix_32u_N75,
      I2 => u0fp32tofix_32u_N77,
      O => u0fp32tofix_32u_fi_data3_8_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_23_1128 : LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(3),
      I1 => u0fp32tofix_32u_fp_data2(1),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_15_bdd5,
      O => u0fp32tofix_32u_fi_data3_mux0000_23_1128_589
    );
  u0fp32tofix_32u_fi_data3_mux0000_24_1152 : LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I1 => u0fp32tofix_32u_N72,
      I2 => u0fp32tofix_32u_N74,
      O => u0fp32tofix_32u_fi_data3_7_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_24_1128 : LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(3),
      I1 => u0fp32tofix_32u_fp_data2(1),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_16_bdd5,
      O => u0fp32tofix_32u_fi_data3_mux0000_24_1128_595
    );
  u0fp32tofix_32u_fi_data3_mux0000_25_1152 : LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I1 => u0fp32tofix_32u_N69,
      I2 => u0fp32tofix_32u_N71,
      O => u0fp32tofix_32u_fi_data3_6_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_25_1128 : LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(3),
      I1 => u0fp32tofix_32u_fp_data2(1),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_17_bdd5,
      O => u0fp32tofix_32u_fi_data3_mux0000_25_1128_601
    );
  u0fp32tofix_32u_fi_data3_mux0000_9_1137 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_4_BRB3_441,
      I1 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I2 => u0fp32tofix_32u_N234,
      I3 => u0fp32tofix_32u_N235,
      O => u0fp32tofix_32u_N117
    );
  u0fp32tofix_32u_fi_data3_mux0000_9_1122 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I1 => u0fp32tofix_32u_fi_data3_30_BRB0_429,
      O => u0fp32tofix_32u_N234
    );
  u0fp32tofix_32u_fi_data3_mux0000_9_145 : LUT4
    generic map(
      INIT => X"AF2F"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_26_BRB0_409,
      I1 => u0fp32tofix_32u_fi_data3_26_BRB8_412,
      I2 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I3 => u0fp32tofix_32u_fi_data3_22_BRB5_396,
      O => u0fp32tofix_32u_N287
    );
  u0fp32tofix_32u_fi_data3_mux0000_7_2149 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data4_24_BRB0_682,
      I1 => u0fp32tofix_32u_fi_data4_17_BRB1_663,
      I2 => u0fp32tofix_32u_N563,
      O => u0fp32tofix_32u_fi_data4_24_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_7_2141 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_4_BRB3_441,
      I1 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I2 => u0fp32tofix_32u_fi_data3_30_BRB0_429,
      I3 => u0fp32tofix_32u_fi_data3_23_BRB3_399,
      O => u0fp32tofix_32u_N123
    );
  u0fp32tofix_32u_fi_data3_mux0000_7_245 : LUT4
    generic map(
      INIT => X"AF2F"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_26_BRB0_409,
      I1 => u0fp32tofix_32u_fi_data3_26_BRB8_412,
      I2 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I3 => u0fp32tofix_32u_N528,
      O => u0fp32tofix_32u_N303
    );
  u0fp32tofix_32u_fi_data3_mux0000_7_218 : LUT4
    generic map(
      INIT => X"54FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_31_BRB1_431,
      I1 => u0fp32tofix_32u_fi_data3_31_BRB2_432,
      I2 => u0fp32tofix_32u_fi_data3_24_BRB5_404,
      I3 => u0fp32tofix_32u_fi_data3_16_BRB10_367,
      O => u0fp32tofix_32u_N528
    );
  u0fp32tofix_32u_fi_data3_mux0000_7_26 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(2),
      I1 => u0fp32tofix_32u_fp_data2_4_Q,
      O => u0fp32tofix_32u_fi_data3_mux0000_7_26_644
    );
  u0fp32tofix_32u_fi_data3_mux0000_7_21 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I1 => u0fp32tofix_32u_fi_data3_24_BRB1_403,
      O => u0fp32tofix_32u_N304
    );
  u0fp32tofix_32u_fi_data3_mux0000_8_1145 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data4_23_BRB0_677,
      I1 => u0fp32tofix_32u_fi_data4_17_BRB1_663,
      I2 => u0fp32tofix_32u_N560,
      O => u0fp32tofix_32u_fi_data4_23_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_8_1137 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_4_BRB3_441,
      I1 => u0fp32tofix_32u_fi_data3_23_BRB3_399,
      I2 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I3 => u0fp32tofix_32u_fi_data3_23_BRB5_400,
      O => u0fp32tofix_32u_N120
    );
  u0fp32tofix_32u_fi_data3_mux0000_8_145 : LUT4
    generic map(
      INIT => X"AF2F"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_26_BRB0_409,
      I1 => u0fp32tofix_32u_fi_data3_26_BRB8_412,
      I2 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I3 => u0fp32tofix_32u_N524,
      O => u0fp32tofix_32u_N295
    );
  u0fp32tofix_32u_fi_data3_mux0000_8_118 : LUT4
    generic map(
      INIT => X"54FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_31_BRB1_431,
      I1 => u0fp32tofix_32u_fi_data3_31_BRB2_432,
      I2 => u0fp32tofix_32u_fi_data3_23_BRB7_401,
      I3 => u0fp32tofix_32u_fi_data3_16_BRB10_367,
      O => u0fp32tofix_32u_N524
    );
  u0fp32tofix_32u_fi_data3_mux0000_8_16 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(2),
      I1 => u0fp32tofix_32u_fp_data2_5_Q,
      O => u0fp32tofix_32u_fi_data3_mux0000_8_16_645
    );
  u0fp32tofix_32u_fi_data3_mux0000_8_11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I1 => u0fp32tofix_32u_fi_data3_23_BRB1_398,
      O => u0fp32tofix_32u_N296
    );
  u0fp32tofix_32u_fi_data3_mux0000_4_1132 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data4_26_BRB0_691,
      I1 => u0fp32tofix_32u_fi_data4_17_BRB1_663,
      I2 => u0fp32tofix_32u_fi_data4_27_BRB2_694,
      O => u0fp32tofix_32u_fi_data4_27_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_4_145 : LUT4
    generic map(
      INIT => X"8CFF"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_27_BRB10_413,
      I1 => u0fp32tofix_32u_fi_data3_26_BRB0_409,
      I2 => u0fp32tofix_32u_fi_data3_26_BRB8_412,
      I3 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      O => u0fp32tofix_32u_N242
    );
  u0fp32tofix_32u_fi_data3_mux0000_5_1132 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data4_26_BRB0_691,
      I1 => u0fp32tofix_32u_fi_data4_17_BRB1_663,
      I2 => u0fp32tofix_32u_fi_data4_26_BRB2_692,
      O => u0fp32tofix_32u_fi_data4_26_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_5_145 : LUT4
    generic map(
      INIT => X"8CFF"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_26_BRB10_410,
      I1 => u0fp32tofix_32u_fi_data3_26_BRB0_409,
      I2 => u0fp32tofix_32u_fi_data3_26_BRB8_412,
      I3 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      O => u0fp32tofix_32u_N238
    );
  u0fp32tofix_32u_fi_data3_mux0000_6_1132 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data4_26_BRB0_691,
      I1 => u0fp32tofix_32u_fi_data4_17_BRB1_663,
      I2 => u0fp32tofix_32u_N566,
      O => u0fp32tofix_32u_fi_data4_25_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_6_145 : LUT4
    generic map(
      INIT => X"AF2F"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_26_BRB0_409,
      I1 => u0fp32tofix_32u_fi_data3_26_BRB8_412,
      I2 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I3 => u0fp32tofix_32u_N532,
      O => u0fp32tofix_32u_N307
    );
  u0fp32tofix_32u_fi_data3_mux0000_6_118 : LUT4
    generic map(
      INIT => X"54FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_31_BRB1_431,
      I1 => u0fp32tofix_32u_fi_data3_31_BRB2_432,
      I2 => u0fp32tofix_32u_fi_data3_25_BRB6_408,
      I3 => u0fp32tofix_32u_fi_data3_16_BRB10_367,
      O => u0fp32tofix_32u_N532
    );
  u0fp32tofix_32u_fi_data3_mux0000_6_16 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(2),
      I1 => u0fp32tofix_32u_fp_data2_3_Q,
      O => u0fp32tofix_32u_fi_data3_mux0000_6_16_642
    );
  u0fp32tofix_32u_fi_data3_mux0000_6_11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I1 => u0fp32tofix_32u_fi_data3_25_BRB1_405,
      O => u0fp32tofix_32u_N308
    );
  u0fp32tofix_32u_fi_data3_mux0000_27_134 : LUT4
    generic map(
      INIT => X"4FEF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_12_bdd8,
      I2 => u0fp32tofix_32u_fp_data2(0),
      I3 => u0fp32tofix_32u_fi_data3_mux0000_0_bdd6,
      O => u0fp32tofix_32u_fi_data3_mux0000_27_134_616
    );
  u0fp32tofix_32u_fi_data3_mux0000_27_115 : LUT4
    generic map(
      INIT => X"BBAF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(1),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_26_bdd4,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_25_bdd4,
      I3 => u0fp32tofix_32u_fp_data2(0),
      O => u0fp32tofix_32u_fi_data3_mux0000_27_115_614
    );
  u0fp32tofix_32u_fi_data3_mux0000_28_1121 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => u0fp32tofix_32u_N60,
      I1 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I2 => u0fp32tofix_32u_N683,
      O => u0fp32tofix_32u_fi_data3_3_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_28_1106 : LUT4
    generic map(
      INIT => X"AEBF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(3),
      I1 => u0fp32tofix_32u_fp_data2(1),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_22_bdd5,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_20_bdd5,
      O => u0fp32tofix_32u_fi_data3_mux0000_28_1106_618
    );
  u0fp32tofix_32u_fi_data3_mux0000_28_134 : LUT4
    generic map(
      INIT => X"4FEF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_13_bdd8,
      I2 => u0fp32tofix_32u_fp_data2(0),
      I3 => u0fp32tofix_32u_fi_data3_mux0000_0_bdd6,
      O => u0fp32tofix_32u_fi_data3_mux0000_28_134_621
    );
  u0fp32tofix_32u_fi_data3_mux0000_28_115 : LUT4
    generic map(
      INIT => X"BBAF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(1),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_27_bdd3,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_26_bdd4,
      I3 => u0fp32tofix_32u_fp_data2(0),
      O => u0fp32tofix_32u_fi_data3_mux0000_28_115_619
    );
  u0fp32tofix_32u_fi_data3_mux0000_29_1121 : LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I1 => u0fp32tofix_32u_N57,
      I2 => u0fp32tofix_32u_N59,
      O => u0fp32tofix_32u_fi_data3_2_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_29_1112 : LUT4
    generic map(
      INIT => X"F0E0"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_2_BRB5_426,
      I1 => u0fp32tofix_32u_fi_data3_2_BRB4_425,
      I2 => u0fp32tofix_32u_fi_data3_4_BRB3_441,
      I3 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      O => u0fp32tofix_32u_N57
    );
  u0fp32tofix_32u_fi_data3_mux0000_29_134 : LUT4
    generic map(
      INIT => X"4FEF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_14_bdd8,
      I2 => u0fp32tofix_32u_fp_data2(0),
      I3 => u0fp32tofix_32u_fi_data3_mux0000_0_bdd6,
      O => u0fp32tofix_32u_fi_data3_mux0000_29_134_626
    );
  u0fp32tofix_32u_fi_data3_mux0000_29_115 : LUT4
    generic map(
      INIT => X"ABFB"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(1),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_27_bdd3,
      I2 => u0fp32tofix_32u_fp_data2(0),
      I3 => u0fp32tofix_32u_N684,
      O => u0fp32tofix_32u_fi_data3_mux0000_29_115_624
    );
  u0fp32tofix_32u_fi_data3_mux0000_30_1121 : LUT3
    generic map(
      INIT => X"C4"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I1 => u0fp32tofix_32u_N54,
      I2 => u0fp32tofix_32u_N56,
      O => u0fp32tofix_32u_fi_data3_1_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_30_1112 : LUT4
    generic map(
      INIT => X"F0E0"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_1_BRB6_384,
      I1 => u0fp32tofix_32u_fi_data3_1_BRB5_383,
      I2 => u0fp32tofix_32u_fi_data3_4_BRB3_441,
      I3 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      O => u0fp32tofix_32u_N54
    );
  u0fp32tofix_32u_fi_data3_mux0000_30_134 : LUT4
    generic map(
      INIT => X"4FEF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_N673,
      I2 => u0fp32tofix_32u_fp_data2(0),
      I3 => u0fp32tofix_32u_fi_data3_mux0000_0_bdd6,
      O => u0fp32tofix_32u_fi_data3_mux0000_30_134_632
    );
  u0fp32tofix_32u_fi_data3_mux0000_30_115 : LUT4
    generic map(
      INIT => X"AEBF"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(1),
      I1 => u0fp32tofix_32u_fp_data2(0),
      I2 => u0fp32tofix_32u_N688,
      I3 => u0fp32tofix_32u_fi_data3_mux0000_28_bdd3,
      O => u0fp32tofix_32u_fi_data3_mux0000_30_115_630
    );
  u0fp32tofix_32u_fi_data3_mux0000_0_360 : LUT4
    generic map(
      INIT => X"C444"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I1 => u0fp32tofix_32u_N126,
      I2 => u0fp32tofix_32u_N154,
      I3 => u0fp32tofix_32u_N153,
      O => u0fp32tofix_32u_fi_data3_31_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_0_32 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I1 => u0fp32tofix_32u_fi_data3_31_BRB1_431,
      I2 => u0fp32tofix_32u_fi_data3_31_BRB2_432,
      O => u0fp32tofix_32u_N154
    );
  u0fp32tofix_32u_fi_data3_mux0000_1_154 : LUT4
    generic map(
      INIT => X"A222"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data4_26_BRB0_691,
      I1 => u0fp32tofix_32u_fi_data4_17_BRB1_663,
      I2 => u0fp32tofix_32u_fi_data4_30_BRB2_701,
      I3 => u0fp32tofix_32u_fi_data4_30_BRB3_702,
      O => u0fp32tofix_32u_fi_data4_30_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_1_118 : LUT4
    generic map(
      INIT => X"4FEF"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I1 => u0fp32tofix_32u_fi_data3_28_BRB7_419,
      I2 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I3 => u0fp32tofix_32u_N321,
      O => u0fp32tofix_32u_N149
    );
  u0fp32tofix_32u_fi_data3_mux0000_1_12 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_30_BRB0_429,
      I1 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      O => u0fp32tofix_32u_N150
    );
  u0fp32tofix_32u_fi_data3_mux0000_2_150 : LUT4
    generic map(
      INIT => X"A222"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data4_26_BRB0_691,
      I1 => u0fp32tofix_32u_fi_data4_17_BRB1_663,
      I2 => u0fp32tofix_32u_fi_data4_29_BRB2_697,
      I3 => u0fp32tofix_32u_fi_data4_29_BRB3_698,
      O => u0fp32tofix_32u_fi_data4_29_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_2_116 : LUT4
    generic map(
      INIT => X"4FEF"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_28_BRB0_416,
      I1 => u0fp32tofix_32u_fi_data3_28_BRB8_420,
      I2 => u0fp32tofix_32u_fi_data3_5_BRB3_446,
      I3 => u0fp32tofix_32u_N689,
      O => u0fp32tofix_32u_N145
    );
  u0fp32tofix_32u_fi_data3_mux0000_3_2103 : LUT4
    generic map(
      INIT => X"A222"
    )
    port map (
      I0 => u0fp32tofix_32u_N126,
      I1 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      I2 => u0fp32tofix_32u_N141,
      I3 => u0fp32tofix_32u_N142,
      O => u0fp32tofix_32u_fi_data3_28_Q
    );
  u0fp32tofix_32u_fi_data3_mux0000_3_299 : LUT4
    generic map(
      INIT => X"0C04"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_25_BRB2_406,
      I1 => u0fp32tofix_32u_fi_data3_0_BRB1_328,
      I2 => u0fp32tofix_32u_fi_data3_3_BRB1_434,
      I3 => u0fp32tofix_32u_fi_data3_1_BRB1_382,
      O => u0fp32tofix_32u_N126
    );
  u0fp32tofix_32u_fi_data3_mux0000_21_4 : LUT4
    generic map(
      INIT => X"0527"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(6),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_12_bdd16,
      I3 => u0fp32tofix_32u_N38,
      O => u0fp32tofix_32u_fi_data3_mux0000_21_bdd4
    );
  u0fp32tofix_32u_fi_data3_mux0000_22_4 : LUT4
    generic map(
      INIT => X"0527"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(6),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_13_bdd16,
      I3 => u0fp32tofix_32u_N36,
      O => u0fp32tofix_32u_fi_data3_mux0000_22_bdd4
    );
  u0fp32tofix_32u_fi_data3_mux0000_0_181 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(5),
      I1 => u0fp32tofix_32u_fp_data2(6),
      O => u0fp32tofix_32u_fi_data3_mux0000_0_bdd1
    );
  u0fp32tofix_32u_fi_data3_mux0000_17_4 : LUT4
    generic map(
      INIT => X"0257"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(6),
      I2 => u0fp32tofix_32u_N32,
      I3 => u0fp32tofix_32u_N670,
      O => u0fp32tofix_32u_fi_data3_mux0000_17_bdd4
    );
  u0fp32tofix_32u_fi_data3_mux0000_17_4_SW0 : LUT4
    generic map(
      INIT => X"FFAC"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_17_Q,
      I1 => u0fp32tofix_32u_fp_data2_13_Q,
      I2 => u0fp32tofix_32u_fp_data2(2),
      I3 => u0fp32tofix_32u_fp_data2(5),
      O => u0fp32tofix_32u_N32
    );
  u0fp32tofix_32u_fi_data3_mux0000_23_4 : LUT4
    generic map(
      INIT => X"0527"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(6),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_14_bdd16,
      I3 => u0fp32tofix_32u_N30,
      O => u0fp32tofix_32u_fi_data3_mux0000_23_bdd4
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_41 : LUT4
    generic map(
      INIT => X"01AB"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      I3 => u0fp32tofix_32u_N678,
      O => u0fp32tofix_32u_fi_data3_mux0000_10_bdd4
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_71 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      I3 => u0fp32tofix_32u_N677,
      O => u0fp32tofix_32u_fi_data3_mux0000_10_bdd11
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_91 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      I3 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd17,
      O => u0fp32tofix_32u_fi_data3_mux0000_10_bdd12
    );
  u0fp32tofix_32u_fi_data3_mux0000_11_41 : LUT4
    generic map(
      INIT => X"01AB"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      I3 => u0fp32tofix_32u_N686,
      O => u0fp32tofix_32u_fi_data3_mux0000_11_bdd4
    );
  u0fp32tofix_32u_fi_data3_mux0000_12_41 : LUT4
    generic map(
      INIT => X"01AB"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      I3 => u0fp32tofix_32u_N676,
      O => u0fp32tofix_32u_fi_data3_mux0000_12_bdd4
    );
  u0fp32tofix_32u_fi_data3_mux0000_13_41 : LUT4
    generic map(
      INIT => X"01AB"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      I3 => u0fp32tofix_32u_N682,
      O => u0fp32tofix_32u_fi_data3_mux0000_13_bdd4
    );
  u0fp32tofix_32u_fi_data3_mux0000_13_91 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      I3 => u0fp32tofix_32u_fi_data3_mux0000_13_bdd16,
      O => u0fp32tofix_32u_fi_data3_mux0000_13_bdd14
    );
  u0fp32tofix_32u_fi_data3_mux0000_14_41 : LUT4
    generic map(
      INIT => X"01AB"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      I3 => u0fp32tofix_32u_N674,
      O => u0fp32tofix_32u_fi_data3_mux0000_14_bdd4
    );
  u0fp32tofix_32u_fi_data3_mux0000_14_91 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      I3 => u0fp32tofix_32u_fi_data3_mux0000_14_bdd16,
      O => u0fp32tofix_32u_fi_data3_mux0000_14_bdd14
    );
  u0fp32tofix_32u_fi_data3_mux0000_15_41 : LUT4
    generic map(
      INIT => X"01AB"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      I3 => u0fp32tofix_32u_fi_data3_mux0000_15_bdd8,
      O => u0fp32tofix_32u_fi_data3_mux0000_15_bdd4
    );
  u0fp32tofix_32u_fi_data3_mux0000_16_41 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_16_bdd8,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_0_bdd27,
      O => u0fp32tofix_32u_fi_data3_mux0000_16_bdd4
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_61 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(0),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd11,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd12,
      O => u0fp32tofix_32u_fi_data3_mux0000_10_bdd5
    );
  u0fp32tofix_32u_fi_data3_mux0000_11_61 : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(0),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd11,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_11_bdd5
    );
  u0fp32tofix_32u_fi_data3_mux0000_12_61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(0),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd4,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_11_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_12_bdd5
    );
  u0fp32tofix_32u_fi_data3_mux0000_13_61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(0),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_11_bdd4,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_12_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_13_bdd5
    );
  u0fp32tofix_32u_fi_data3_mux0000_14_61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(0),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_12_bdd4,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_13_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_14_bdd5
    );
  u0fp32tofix_32u_fi_data3_mux0000_14_81 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(0),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_14_bdd14,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_13_bdd14,
      O => u0fp32tofix_32u_fi_data3_mux0000_14_bdd12
    );
  u0fp32tofix_32u_fi_data3_mux0000_15_61 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(0),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_14_bdd4,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_13_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_15_bdd5
    );
  u0fp32tofix_32u_fi_data3_mux0000_15_81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(0),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_14_bdd14,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd12,
      O => u0fp32tofix_32u_fi_data3_mux0000_15_bdd12
    );
  u0fp32tofix_32u_fi_data3_mux0000_16_61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(0),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_14_bdd4,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_15_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_16_bdd5
    );
  u0fp32tofix_32u_fi_data3_mux0000_17_61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(0),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_15_bdd4,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_16_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_17_bdd5
    );
  u0fp32tofix_32u_fi_data3_mux0000_18_61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(0),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_16_bdd4,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_17_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_18_bdd5
    );
  u0fp32tofix_32u_fi_data3_mux0000_25_61 : LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_mux0000_24_bdd4,
      I1 => u0fp32tofix_32u_fp_data2(0),
      I2 => u0fp32tofix_32u_fi_data3_mux0000_23_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_25_bdd5
    );
  u0fp32tofix_32u_fi_data3_mux0000_19_4 : LUT4
    generic map(
      INIT => X"0257"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(6),
      I2 => u0fp32tofix_32u_N10,
      I3 => u0fp32tofix_32u_N672,
      O => u0fp32tofix_32u_fi_data3_mux0000_19_bdd4
    );
  u0fp32tofix_32u_fi_data3_mux0000_19_4_SW0 : LUT4
    generic map(
      INIT => X"FFAC"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_19_Q,
      I1 => u0fp32tofix_32u_fp_data2_15_Q,
      I2 => u0fp32tofix_32u_fp_data2(2),
      I3 => u0fp32tofix_32u_fp_data2(5),
      O => u0fp32tofix_32u_N10
    );
  u0fp32tofix_32u_fi_data3_mux0000_20_4 : LUT4
    generic map(
      INIT => X"0257"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(6),
      I2 => u0fp32tofix_32u_N8,
      I3 => u0fp32tofix_32u_N669,
      O => u0fp32tofix_32u_fi_data3_mux0000_20_bdd4
    );
  u0fp32tofix_32u_fi_data3_mux0000_20_4_SW0 : LUT4
    generic map(
      INIT => X"FFAC"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_20_Q,
      I1 => u0fp32tofix_32u_fp_data2_16_Q,
      I2 => u0fp32tofix_32u_fp_data2(2),
      I3 => u0fp32tofix_32u_fp_data2(5),
      O => u0fp32tofix_32u_N8
    );
  u0fp32tofix_32u_fi_data3_mux0000_18_4 : LUT4
    generic map(
      INIT => X"0257"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(6),
      I2 => u0fp32tofix_32u_N6,
      I3 => u0fp32tofix_32u_N671,
      O => u0fp32tofix_32u_fi_data3_mux0000_18_bdd4
    );
  u0fp32tofix_32u_fi_data3_mux0000_18_4_SW0 : LUT4
    generic map(
      INIT => X"FFAC"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_18_Q,
      I1 => u0fp32tofix_32u_fp_data2_14_Q,
      I2 => u0fp32tofix_32u_fp_data2(2),
      I3 => u0fp32tofix_32u_fp_data2(5),
      O => u0fp32tofix_32u_N6
    );
  u0fp32tofix_32u_fi_data3_mux0000_19_61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(0),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_17_bdd4,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_18_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_19_bdd5
    );
  u0fp32tofix_32u_fi_data3_mux0000_20_61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(0),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_18_bdd4,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_19_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_20_bdd5
    );
  u0fp32tofix_32u_fi_data3_mux0000_22_61 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(0),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_21_bdd4,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_20_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_22_bdd5
    );
  u0fp32tofix_32u_fi_data3_mux0000_23_61 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(0),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_21_bdd4,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_22_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_23_bdd5
    );
  u0fp32tofix_32u_fi_data3_mux0000_24_61 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(0),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_23_bdd4,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_22_bdd4,
      O => u0fp32tofix_32u_fi_data3_mux0000_24_bdd5
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_131 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      I3 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd26,
      O => u0fp32tofix_32u_fi_data3_mux0000_10_bdd23
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_151 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      I3 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd29,
      O => u0fp32tofix_32u_fi_data3_mux0000_10_bdd24
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_181 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      I3 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd34,
      O => u0fp32tofix_32u_fi_data3_mux0000_10_bdd32
    );
  u0fp32tofix_32u_fi_data3_mux0000_11_91 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      I3 => u0fp32tofix_32u_fi_data3_mux0000_11_bdd17,
      O => u0fp32tofix_32u_fi_data3_mux0000_11_bdd15
    );
  u0fp32tofix_32u_fi_data3_mux0000_0_171 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(2),
      I1 => u0fp32tofix_32u_fp_data2(6),
      I2 => u0fp32tofix_32u_fp_data2(5),
      O => u0fp32tofix_32u_fi_data3_mux0000_0_bdd27
    );
  u0fp32tofix_32u_fi_data3_mux0000_12_91 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(4),
      I1 => u0fp32tofix_32u_fp_data2(5),
      I2 => u0fp32tofix_32u_fp_data2(6),
      I3 => u0fp32tofix_32u_N680,
      O => u0fp32tofix_32u_fi_data3_mux0000_12_bdd14
    );
  u0fp32tofix_32u_fi_data3_mux0000_12_81 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(0),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_12_bdd14,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_11_bdd15,
      O => u0fp32tofix_32u_fi_data3_mux0000_12_bdd12
    );
  u0fp32tofix_32u_fi_data3_mux0000_13_81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(0),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_12_bdd14,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_13_bdd14,
      O => u0fp32tofix_32u_fi_data3_mux0000_13_bdd12
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_121 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(0),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd24,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd23,
      O => u0fp32tofix_32u_fi_data3_mux0000_10_bdd20
    );
  u0fp32tofix_32u_fi_data3_mux0000_11_81 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(0),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd23,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_11_bdd15,
      O => u0fp32tofix_32u_fi_data3_mux0000_11_bdd12
    );
  u0fp32tofix_32u_Madd_bext_sub0000_cy_3_11 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => EXP(2),
      I1 => EXP(3),
      I2 => EXP(0),
      I3 => EXP(1),
      O => u0fp32tofix_32u_Madd_bext_sub0000_cy_3_Q
    );
  u0fp32tofix_32u_Madd_bext_sub0000_cy_5_11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => EXP(4),
      I1 => EXP(5),
      I2 => u0fp32tofix_32u_Madd_bext_sub0000_cy_3_Q,
      O => u0fp32tofix_32u_Madd_bext_sub0000_cy_5_Q
    );
  u0fp32tofix_32u_exp2_mux0000_0_1 : LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_0_BRB1_768,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      O => u0fp32tofix_32u_fp_data2(0)
    );
  u0fp32tofix_32u_exp2_mux0000_1_1 : LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_1_BRB1_771,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      O => u0fp32tofix_32u_fp_data2(1)
    );
  u0fp32tofix_32u_exp2_mux0000_2_1 : LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => u0fp32tofix_32u_lcl_sum_add0000(2),
      I1 => u0fp32tofix_32u_lcl_sum_add0000(8),
      I2 => u0fp32tofix_32u_lcl_sum_add0000(9),
      O => u0fp32tofix_32u_exp2_mux0000_2_Q
    );
  u0fp32tofix_32u_exp2_mux0000_3_1 : LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_3_BRB1_774,
      I1 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      O => u0fp32tofix_32u_fp_data2(3)
    );
  u0fp32tofix_32u_exp2_mux0000_4_1 : LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => u0fp32tofix_32u_lcl_sum_add0000(4),
      I1 => u0fp32tofix_32u_lcl_sum_add0000(8),
      I2 => u0fp32tofix_32u_lcl_sum_add0000(9),
      O => u0fp32tofix_32u_exp2_mux0000_4_Q
    );
  u0fp32tofix_32u_exp2_mux0000_5_1 : LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => u0fp32tofix_32u_lcl_sum_add0000(5),
      I1 => u0fp32tofix_32u_lcl_sum_add0000(8),
      I2 => u0fp32tofix_32u_lcl_sum_add0000(9),
      O => u0fp32tofix_32u_exp2_mux0000_5_Q
    );
  u0fp32tofix_32u_exp2_mux0000_6_1 : LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => u0fp32tofix_32u_lcl_sum_add0000(6),
      I1 => u0fp32tofix_32u_lcl_sum_add0000(8),
      I2 => u0fp32tofix_32u_lcl_sum_add0000(9),
      O => u0fp32tofix_32u_exp2_mux0000_6_Q
    );
  u0fp32tofix_32u_exp2_mux0000_7_1 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2_0_BRB0_767,
      I1 => u0fp32tofix_32u_fp_data2_7_BRB1_779,
      I2 => u0fp32tofix_32u_fp_data2_0_BRB2_769,
      O => u0fp32tofix_32u_fp_data2(7)
    );
  u0fp32tofix_32u_fi_data3_mux0000_10_171 : LUT3
    generic map(
      INIT => X"B1"
    )
    port map (
      I0 => u0fp32tofix_32u_fp_data2(0),
      I1 => u0fp32tofix_32u_fi_data3_mux0000_0_bdd4,
      I2 => u0fp32tofix_32u_fi_data3_mux0000_10_bdd32,
      O => u0fp32tofix_32u_fi_data3_mux0000_10_bdd21
    );
  u0fp32tofix_32u_Madd_bext_sub0000_xor_3_11 : LUT4
    generic map(
      INIT => X"5556"
    )
    port map (
      I0 => EXP(3),
      I1 => EXP(0),
      I2 => EXP(1),
      I3 => EXP(2),
      O => u0fp32tofix_32u_bext_sub0000(3)
    );
  u0fp32tofix_32u_TX_DVALi1 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => u0fp32tofix_32u_hold_dval_804,
      I1 => u0fp32tofix_32u_dval_sr(5),
      I2 => u0fp32tofix_32u_ce_reg_304,
      O => TX_MOSI_DVAL
    );
  u0fp32tofix_32u_convert_ce1 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => TX_MISO_AFULL,
      I1 => TX_MISO_BUSY,
      I2 => u0fp32tofix_32u_RESET,
      O => u0fp32tofix_32u_convert_ce
    );
  u0fp32tofix_32u_fi_data_final_0_and00001 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data4_31_Q,
      I1 => u0fp32tofix_32u_underflow4_827,
      I2 => AVOID_ZERO,
      O => u0fp32tofix_32u_fi_data_final_0_and0000
    );
  u0fp32tofix_32u_RX_DVALi1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => u0fp32tofix_32u_dval_sr_2_BRB0_309,
      I1 => u0fp32tofix_32u_dval_sr_2_BRB1_310,
      O => u0fp32tofix_32u_dval_sr(2)
    );
  u0fp32tofix_32u_fi_data_final_16_mux00011 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data_final_26_BRB0_729,
      I1 => u0fp32tofix_32u_fi_data_final_16_BRB1_718,
      O => TX_MOSI_DATA(16)
    );
  u0fp32tofix_32u_fi_data_final_23_mux00011 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data_final_26_BRB0_729,
      I1 => u0fp32tofix_32u_fi_data_final_23_BRB1_726,
      O => TX_MOSI_DATA(23)
    );
  u0fp32tofix_32u_fi_data_final_24_mux00011 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data_final_26_BRB0_729,
      I1 => u0fp32tofix_32u_fi_data_final_24_BRB1_727,
      O => TX_MOSI_DATA(24)
    );
  u0fp32tofix_32u_fi_data_final_25_mux00011 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data_final_26_BRB0_729,
      I1 => u0fp32tofix_32u_fi_data_final_25_BRB1_728,
      O => TX_MOSI_DATA(25)
    );
  u0fp32tofix_32u_fi_data_final_26_mux00011 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data_final_26_BRB0_729,
      I1 => u0fp32tofix_32u_fi_data_final_26_BRB1_730,
      O => TX_MOSI_DATA(26)
    );
  u0fp32tofix_32u_fi_data_final_27_mux00011 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data_final_26_BRB0_729,
      I1 => u0fp32tofix_32u_fi_data_final_27_BRB1_731,
      O => TX_MOSI_DATA(27)
    );
  u0fp32tofix_32u_fi_data_final_29_mux00011 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data_final_26_BRB0_729,
      I1 => u0fp32tofix_32u_fi_data_final_29_BRB1_733,
      O => TX_MOSI_DATA(29)
    );
  u0fp32tofix_32u_fi_data_final_30_mux00011 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data_final_26_BRB0_729,
      I1 => u0fp32tofix_32u_fi_data_final_30_BRB1_735,
      O => TX_MOSI_DATA(30)
    );
  u0fp32tofix_32u_RX_MISO_AFULL1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => TX_MISO_AFULL,
      I1 => u0fp32tofix_32u_RESET,
      O => RX_MISO_AFULL
    );
  u0fp32tofix_32u_underflow4_and0000_wg_cy_4_Q : MUXCY
    port map (
      CI => u0fp32tofix_32u_underflow4_and0000_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => u0fp32tofix_32u_underflow4_and0000_wg_lut(4),
      O => u0fp32tofix_32u_underflow4_and0000
    );
  u0fp32tofix_32u_underflow4_and0000_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_14_Q,
      I1 => u0fp32tofix_32u_fi_data3_15_Q,
      I2 => u0fp32tofix_32u_fi_data3_1_Q,
      I3 => u0fp32tofix_32u_fi_data3_13_Q,
      O => u0fp32tofix_32u_underflow4_and0000_wg_lut(4)
    );
  u0fp32tofix_32u_underflow4_and0000_wg_cy_3_Q : MUXCY
    port map (
      CI => u0fp32tofix_32u_underflow4_and0000_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => u0fp32tofix_32u_underflow4_and0000_wg_lut(3),
      O => u0fp32tofix_32u_underflow4_and0000_wg_cy(3)
    );
  u0fp32tofix_32u_underflow4_and0000_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => u0fp32tofix_32u_dval_sr(3),
      I1 => u0fp32tofix_32u_fi_data3_11_Q,
      I2 => u0fp32tofix_32u_fi_data3_10_Q,
      I3 => u0fp32tofix_32u_fi_data3_12_Q,
      O => u0fp32tofix_32u_underflow4_and0000_wg_lut(3)
    );
  u0fp32tofix_32u_underflow4_and0000_wg_cy_2_Q : MUXCY
    port map (
      CI => u0fp32tofix_32u_underflow4_and0000_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => u0fp32tofix_32u_underflow4_and0000_wg_lut(2),
      O => u0fp32tofix_32u_underflow4_and0000_wg_cy(2)
    );
  u0fp32tofix_32u_underflow4_and0000_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_0_Q,
      I1 => u0fp32tofix_32u_fi_data3_9_Q,
      I2 => u0fp32tofix_32u_fi_data3_8_Q,
      I3 => u0fp32tofix_32u_fi_data3_7_Q,
      O => u0fp32tofix_32u_underflow4_and0000_wg_lut(2)
    );
  u0fp32tofix_32u_underflow4_and0000_wg_cy_1_Q : MUXCY
    port map (
      CI => u0fp32tofix_32u_underflow4_and0000_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => u0fp32tofix_32u_underflow4_and0000_wg_lut(1),
      O => u0fp32tofix_32u_underflow4_and0000_wg_cy(1)
    );
  u0fp32tofix_32u_underflow4_and0000_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_4_Q,
      I1 => u0fp32tofix_32u_fi_data3_2_Q,
      I2 => u0fp32tofix_32u_fi_data3_6_Q,
      I3 => u0fp32tofix_32u_fi_data3_5_Q,
      O => u0fp32tofix_32u_underflow4_and0000_wg_lut(1)
    );
  u0fp32tofix_32u_underflow4_and0000_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_SUPPORT_BUSY,
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => u0fp32tofix_32u_underflow4_and0000_wg_lut(0),
      O => u0fp32tofix_32u_underflow4_and0000_wg_cy(0)
    );
  u0fp32tofix_32u_overflow4_and0000_wg_cy_4_Q : MUXCY
    port map (
      CI => u0fp32tofix_32u_overflow4_and0000_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => u0fp32tofix_32u_overflow4_and0000_wg_lut(4),
      O => u0fp32tofix_32u_overflow4_and0000
    );
  u0fp32tofix_32u_overflow4_and0000_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_14_Q,
      I1 => u0fp32tofix_32u_fi_data3_15_Q,
      I2 => u0fp32tofix_32u_fi_data3_1_Q,
      I3 => u0fp32tofix_32u_fi_data3_13_Q,
      O => u0fp32tofix_32u_overflow4_and0000_wg_lut(4)
    );
  u0fp32tofix_32u_overflow4_and0000_wg_cy_3_Q : MUXCY
    port map (
      CI => u0fp32tofix_32u_overflow4_and0000_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => u0fp32tofix_32u_overflow4_and0000_wg_lut(3),
      O => u0fp32tofix_32u_overflow4_and0000_wg_cy(3)
    );
  u0fp32tofix_32u_overflow4_and0000_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u0fp32tofix_32u_dval_sr(3),
      I1 => u0fp32tofix_32u_fi_data3_11_Q,
      I2 => u0fp32tofix_32u_fi_data3_10_Q,
      I3 => u0fp32tofix_32u_fi_data3_12_Q,
      O => u0fp32tofix_32u_overflow4_and0000_wg_lut(3)
    );
  u0fp32tofix_32u_overflow4_and0000_wg_cy_2_Q : MUXCY
    port map (
      CI => u0fp32tofix_32u_overflow4_and0000_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => u0fp32tofix_32u_overflow4_and0000_wg_lut(2),
      O => u0fp32tofix_32u_overflow4_and0000_wg_cy(2)
    );
  u0fp32tofix_32u_overflow4_and0000_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_0_Q,
      I1 => u0fp32tofix_32u_fi_data3_9_Q,
      I2 => u0fp32tofix_32u_fi_data3_8_Q,
      I3 => u0fp32tofix_32u_fi_data3_7_Q,
      O => u0fp32tofix_32u_overflow4_and0000_wg_lut(2)
    );
  u0fp32tofix_32u_overflow4_and0000_wg_cy_1_Q : MUXCY
    port map (
      CI => u0fp32tofix_32u_overflow4_and0000_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => u0fp32tofix_32u_overflow4_and0000_wg_lut(1),
      O => u0fp32tofix_32u_overflow4_and0000_wg_cy(1)
    );
  u0fp32tofix_32u_overflow4_and0000_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => u0fp32tofix_32u_fi_data3_4_Q,
      I1 => u0fp32tofix_32u_fi_data3_2_Q,
      I2 => u0fp32tofix_32u_fi_data3_6_Q,
      I3 => u0fp32tofix_32u_fi_data3_5_Q,
      O => u0fp32tofix_32u_overflow4_and0000_wg_lut(1)
    );
  u0fp32tofix_32u_overflow4_and0000_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_SUPPORT_BUSY,
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => u0fp32tofix_32u_overflow4_and0000_wg_cy_0_rt_819,
      O => u0fp32tofix_32u_overflow4_and0000_wg_cy(0)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_xor_9_Q : XORCY
    port map (
      CI => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(8),
      LI => u0fp32tofix_32u_Madd_bext_sub0000_xor_7_111_19,
      O => u0fp32tofix_32u_lcl_sum_add0000(9)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_xor_8_Q : XORCY
    port map (
      CI => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(7),
      LI => u0fp32tofix_32u_Madd_bext_sub0000_xor_7_11,
      O => u0fp32tofix_32u_lcl_sum_add0000(8)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_cy_8_Q : MUXCY
    port map (
      CI => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => u0fp32tofix_32u_Madd_bext_sub0000_xor_7_11,
      O => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(8)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_xor_7_Q : XORCY
    port map (
      CI => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(6),
      LI => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(7),
      O => u0fp32tofix_32u_lcl_sum_add0000(7)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_cy_7_Q : MUXCY
    port map (
      CI => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(6),
      DI => u0fp32tofix_32u_exp1(7),
      S => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(7),
      O => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(7)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_xor_6_Q : XORCY
    port map (
      CI => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(5),
      LI => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(6),
      O => u0fp32tofix_32u_lcl_sum_add0000(6)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_cy_6_Q : MUXCY
    port map (
      CI => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(5),
      DI => u0fp32tofix_32u_exp1(6),
      S => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(6),
      O => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(6)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_xor_5_Q : XORCY
    port map (
      CI => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(4),
      LI => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(5),
      O => u0fp32tofix_32u_lcl_sum_add0000(5)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_cy_5_Q : MUXCY
    port map (
      CI => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(4),
      DI => u0fp32tofix_32u_exp1(5),
      S => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(5),
      O => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(5)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_xor_4_Q : XORCY
    port map (
      CI => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(3),
      LI => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(4),
      O => u0fp32tofix_32u_lcl_sum_add0000(4)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_cy_4_Q : MUXCY
    port map (
      CI => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(3),
      DI => u0fp32tofix_32u_exp1(4),
      S => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(4),
      O => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(4)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_xor_3_Q : XORCY
    port map (
      CI => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(2),
      LI => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(3),
      O => u0fp32tofix_32u_lcl_sum_add0000(3)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_cy_3_Q : MUXCY
    port map (
      CI => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(2),
      DI => u0fp32tofix_32u_exp1(3),
      S => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(3),
      O => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(3)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_lut_3_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => u0fp32tofix_32u_bext_sub0000(3),
      I1 => u0fp32tofix_32u_exp1(3),
      O => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(3)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_xor_2_Q : XORCY
    port map (
      CI => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(1),
      LI => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(2),
      O => u0fp32tofix_32u_lcl_sum_add0000(2)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_cy_2_Q : MUXCY
    port map (
      CI => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(1),
      DI => u0fp32tofix_32u_exp1(2),
      S => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(2),
      O => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(2)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_xor_1_Q : XORCY
    port map (
      CI => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(0),
      LI => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(1),
      O => u0fp32tofix_32u_lcl_sum_add0000(1)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_cy_1_Q : MUXCY
    port map (
      CI => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(0),
      DI => u0fp32tofix_32u_exp1(1),
      S => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(1),
      O => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(1)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      LI => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(0),
      O => u0fp32tofix_32u_lcl_sum_add0000(0)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      DI => u0fp32tofix_32u_exp1(0),
      S => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(0),
      O => u0fp32tofix_32u_Madd_lcl_sum_add0000_cy(0)
    );
  u0fp32tofix_32u_Madd_lcl_sum_add0000_lut_0_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => EXP(0),
      I1 => u0fp32tofix_32u_exp1(0),
      O => u0fp32tofix_32u_Madd_lcl_sum_add0000_lut(0)
    );
  u0fp32tofix_32u_dval_sr_5 : FDCE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      CLR => ARESET,
      D => u0fp32tofix_32u_dval_sr(4),
      Q => u0fp32tofix_32u_dval_sr(5)
    );
  u0fp32tofix_32u_dval_sr_4 : FDCE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      CLR => ARESET,
      D => u0fp32tofix_32u_dval_sr(3),
      Q => u0fp32tofix_32u_dval_sr(4)
    );
  u0fp32tofix_32u_dval_sr_3 : FDCE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      CLR => ARESET,
      D => u0fp32tofix_32u_dval_sr(2),
      Q => u0fp32tofix_32u_dval_sr(3)
    );
  u0fp32tofix_32u_fp_data2_6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_exp2_mux0000_6_Q,
      Q => u0fp32tofix_32u_fp_data2(6)
    );
  u0fp32tofix_32u_fp_data2_5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_exp2_mux0000_5_Q,
      Q => u0fp32tofix_32u_fp_data2(5)
    );
  u0fp32tofix_32u_fp_data2_4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_exp2_mux0000_4_Q,
      Q => u0fp32tofix_32u_fp_data2(4)
    );
  u0fp32tofix_32u_fp_data2_2 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_exp2_mux0000_2_Q,
      Q => u0fp32tofix_32u_fp_data2(2)
    );
  u0fp32tofix_32u_fp_data2_1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(22),
      Q => u0fp32tofix_32u_fp_data2_1_Q
    );
  u0fp32tofix_32u_fp_data2_2_104 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(21),
      Q => u0fp32tofix_32u_fp_data2_2_Q
    );
  u0fp32tofix_32u_fp_data2_3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(20),
      Q => u0fp32tofix_32u_fp_data2_3_Q
    );
  u0fp32tofix_32u_fp_data2_4_102 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(19),
      Q => u0fp32tofix_32u_fp_data2_4_Q
    );
  u0fp32tofix_32u_fp_data2_5_101 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(18),
      Q => u0fp32tofix_32u_fp_data2_5_Q
    );
  u0fp32tofix_32u_fp_data2_6_100 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(17),
      Q => u0fp32tofix_32u_fp_data2_6_Q
    );
  u0fp32tofix_32u_fp_data2_7 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(16),
      Q => u0fp32tofix_32u_fp_data2_7_Q
    );
  u0fp32tofix_32u_fp_data2_8_98 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(15),
      Q => u0fp32tofix_32u_fp_data2_8_Q
    );
  u0fp32tofix_32u_fp_data2_9 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(14),
      Q => u0fp32tofix_32u_fp_data2_9_Q
    );
  u0fp32tofix_32u_fp_data2_10 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(13),
      Q => u0fp32tofix_32u_fp_data2_10_Q
    );
  u0fp32tofix_32u_fp_data2_11 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(12),
      Q => u0fp32tofix_32u_fp_data2_11_Q
    );
  u0fp32tofix_32u_fp_data2_12 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(11),
      Q => u0fp32tofix_32u_fp_data2_12_Q
    );
  u0fp32tofix_32u_fp_data2_13 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(10),
      Q => u0fp32tofix_32u_fp_data2_13_Q
    );
  u0fp32tofix_32u_fp_data2_14 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(9),
      Q => u0fp32tofix_32u_fp_data2_14_Q
    );
  u0fp32tofix_32u_fp_data2_15 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(8),
      Q => u0fp32tofix_32u_fp_data2_15_Q
    );
  u0fp32tofix_32u_fp_data2_16 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(7),
      Q => u0fp32tofix_32u_fp_data2_16_Q
    );
  u0fp32tofix_32u_fp_data2_17 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(6),
      Q => u0fp32tofix_32u_fp_data2_17_Q
    );
  u0fp32tofix_32u_fp_data2_18 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(5),
      Q => u0fp32tofix_32u_fp_data2_18_Q
    );
  u0fp32tofix_32u_fp_data2_19 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(4),
      Q => u0fp32tofix_32u_fp_data2_19_Q
    );
  u0fp32tofix_32u_fp_data2_20 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(3),
      Q => u0fp32tofix_32u_fp_data2_20_Q
    );
  u0fp32tofix_32u_fp_data2_21 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(2),
      Q => u0fp32tofix_32u_fp_data2_21_Q
    );
  u0fp32tofix_32u_fp_data2_22 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(1),
      Q => u0fp32tofix_32u_fp_data2_22_Q
    );
  u0fp32tofix_32u_fp_data2_23 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fract1(0),
      Q => u0fp32tofix_32u_fp_data2_23_Q
    );
  u0fp32tofix_32u_OVERFLOW : FDCE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      CLR => ARESET,
      D => u0fp32tofix_32u_overflow4_816,
      Q => OVERFLOW
    );
  u0fp32tofix_32u_UNDERFLOW : FDCE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      CLR => ARESET,
      D => u0fp32tofix_32u_underflow4_827,
      Q => UNDERFLOW
    );
  u0fp32tofix_32u_fi_data4_31 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_31_Q,
      Q => u0fp32tofix_32u_fi_data4_31_Q
    );
  u0fp32tofix_32u_fi_data4_28 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_28_Q,
      Q => u0fp32tofix_32u_fi_data4_28_Q
    );
  u0fp32tofix_32u_fi_data4_15 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_15_Q,
      Q => u0fp32tofix_32u_fi_data4_15_Q
    );
  u0fp32tofix_32u_fi_data4_14 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_14_Q,
      Q => u0fp32tofix_32u_fi_data4_14_Q
    );
  u0fp32tofix_32u_fi_data4_13 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_13_Q,
      Q => u0fp32tofix_32u_fi_data4_13_Q
    );
  u0fp32tofix_32u_fi_data4_12 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_12_Q,
      Q => u0fp32tofix_32u_fi_data4_12_Q
    );
  u0fp32tofix_32u_fi_data4_11 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_11_Q,
      Q => u0fp32tofix_32u_fi_data4_11_Q
    );
  u0fp32tofix_32u_fi_data4_10 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_10_Q,
      Q => u0fp32tofix_32u_fi_data4_10_Q
    );
  u0fp32tofix_32u_fi_data4_9 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_9_Q,
      Q => u0fp32tofix_32u_fi_data4_9_Q
    );
  u0fp32tofix_32u_fi_data4_8 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_8_Q,
      Q => u0fp32tofix_32u_fi_data4_8_Q
    );
  u0fp32tofix_32u_fi_data4_7 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_7_Q,
      Q => u0fp32tofix_32u_fi_data4_7_Q
    );
  u0fp32tofix_32u_fi_data4_6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_6_Q,
      Q => u0fp32tofix_32u_fi_data4_6_Q
    );
  u0fp32tofix_32u_fi_data4_5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_5_Q,
      Q => u0fp32tofix_32u_fi_data4_5_Q
    );
  u0fp32tofix_32u_fi_data4_4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_4_Q,
      Q => u0fp32tofix_32u_fi_data4_4_Q
    );
  u0fp32tofix_32u_fi_data4_3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_3_Q,
      Q => u0fp32tofix_32u_fi_data4_3_Q
    );
  u0fp32tofix_32u_fi_data4_2 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_2_Q,
      Q => u0fp32tofix_32u_fi_data4_2_Q
    );
  u0fp32tofix_32u_fi_data4_1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_1_Q,
      Q => u0fp32tofix_32u_fi_data4_1_Q
    );
  u0fp32tofix_32u_fi_data4_0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data3_0_Q,
      Q => u0fp32tofix_32u_fi_data4_0_Q
    );
  u0fp32tofix_32u_underflow4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_underflow4_and0000,
      Q => u0fp32tofix_32u_underflow4_827
    );
  u0fp32tofix_32u_hold_dval : FDC
    port map (
      C => CLK,
      CLR => ARESET,
      D => u0fp32tofix_32u_hold_dval_and0000,
      Q => u0fp32tofix_32u_hold_dval_804
    );
  u0fp32tofix_32u_fract1_22 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(22),
      Q => u0fp32tofix_32u_fract1(22)
    );
  u0fp32tofix_32u_fract1_21 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(21),
      Q => u0fp32tofix_32u_fract1(21)
    );
  u0fp32tofix_32u_fract1_20 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(20),
      Q => u0fp32tofix_32u_fract1(20)
    );
  u0fp32tofix_32u_fract1_19 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(19),
      Q => u0fp32tofix_32u_fract1(19)
    );
  u0fp32tofix_32u_fract1_18 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(18),
      Q => u0fp32tofix_32u_fract1(18)
    );
  u0fp32tofix_32u_fract1_17 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(17),
      Q => u0fp32tofix_32u_fract1(17)
    );
  u0fp32tofix_32u_fract1_16 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(16),
      Q => u0fp32tofix_32u_fract1(16)
    );
  u0fp32tofix_32u_fract1_15 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(15),
      Q => u0fp32tofix_32u_fract1(15)
    );
  u0fp32tofix_32u_fract1_14 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(14),
      Q => u0fp32tofix_32u_fract1(14)
    );
  u0fp32tofix_32u_fract1_13 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(13),
      Q => u0fp32tofix_32u_fract1(13)
    );
  u0fp32tofix_32u_fract1_12 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(12),
      Q => u0fp32tofix_32u_fract1(12)
    );
  u0fp32tofix_32u_fract1_11 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(11),
      Q => u0fp32tofix_32u_fract1(11)
    );
  u0fp32tofix_32u_fract1_10 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(10),
      Q => u0fp32tofix_32u_fract1(10)
    );
  u0fp32tofix_32u_fract1_9 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(9),
      Q => u0fp32tofix_32u_fract1(9)
    );
  u0fp32tofix_32u_fract1_8 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(8),
      Q => u0fp32tofix_32u_fract1(8)
    );
  u0fp32tofix_32u_fract1_7 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(7),
      Q => u0fp32tofix_32u_fract1(7)
    );
  u0fp32tofix_32u_fract1_6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(6),
      Q => u0fp32tofix_32u_fract1(6)
    );
  u0fp32tofix_32u_fract1_5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(5),
      Q => u0fp32tofix_32u_fract1(5)
    );
  u0fp32tofix_32u_fract1_4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(4),
      Q => u0fp32tofix_32u_fract1(4)
    );
  u0fp32tofix_32u_fract1_3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(3),
      Q => u0fp32tofix_32u_fract1(3)
    );
  u0fp32tofix_32u_fract1_2 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(2),
      Q => u0fp32tofix_32u_fract1(2)
    );
  u0fp32tofix_32u_fract1_1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(1),
      Q => u0fp32tofix_32u_fract1(1)
    );
  u0fp32tofix_32u_fract1_0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(0),
      Q => u0fp32tofix_32u_fract1(0)
    );
  u0fp32tofix_32u_fi_data_final_28 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_28_mux0001,
      Q => TX_MOSI_DATA(28)
    );
  u0fp32tofix_32u_fi_data_final_31 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data4_31_Q,
      Q => TX_MOSI_DATA(31)
    );
  u0fp32tofix_32u_ce_reg : FD
    port map (
      C => CLK,
      D => u0fp32tofix_32u_convert_ce,
      Q => u0fp32tofix_32u_ce_reg_304
    );
  u0fp32tofix_32u_fi_data_final_19 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_19_mux0001,
      Q => TX_MOSI_DATA(19)
    );
  u0fp32tofix_32u_fi_data_final_18 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_18_mux0001,
      Q => TX_MOSI_DATA(18)
    );
  u0fp32tofix_32u_fi_data_final_17 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_17_mux0001,
      Q => TX_MOSI_DATA(17)
    );
  u0fp32tofix_32u_fi_data_final_22 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_22_mux0001,
      Q => TX_MOSI_DATA(22)
    );
  u0fp32tofix_32u_fi_data_final_21 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_21_mux0001,
      Q => TX_MOSI_DATA(21)
    );
  u0fp32tofix_32u_fi_data_final_15 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_15_mux0001,
      Q => TX_MOSI_DATA(15)
    );
  u0fp32tofix_32u_fi_data_final_20 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_20_mux0001,
      Q => TX_MOSI_DATA(20)
    );
  u0fp32tofix_32u_fi_data_final_14 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_14_mux0001,
      Q => TX_MOSI_DATA(14)
    );
  u0fp32tofix_32u_fi_data_final_13 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_13_mux0001,
      Q => TX_MOSI_DATA(13)
    );
  u0fp32tofix_32u_fi_data_final_12 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_12_mux0001,
      Q => TX_MOSI_DATA(12)
    );
  u0fp32tofix_32u_fi_data_final_11 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_11_mux0001,
      Q => TX_MOSI_DATA(11)
    );
  u0fp32tofix_32u_fi_data_final_9 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_9_mux0001,
      Q => TX_MOSI_DATA(9)
    );
  u0fp32tofix_32u_fi_data_final_10 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_10_mux0001,
      Q => TX_MOSI_DATA(10)
    );
  u0fp32tofix_32u_fi_data_final_8 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_8_mux0001,
      Q => TX_MOSI_DATA(8)
    );
  u0fp32tofix_32u_fi_data_final_7 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_7_mux0001,
      Q => TX_MOSI_DATA(7)
    );
  u0fp32tofix_32u_fi_data_final_6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_6_mux0001,
      Q => TX_MOSI_DATA(6)
    );
  u0fp32tofix_32u_overflow4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_overflow4_and0000,
      Q => u0fp32tofix_32u_overflow4_816
    );
  u0fp32tofix_32u_fi_data_final_5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_5_mux0001,
      Q => TX_MOSI_DATA(5)
    );
  u0fp32tofix_32u_fi_data_final_4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_4_mux0001,
      Q => TX_MOSI_DATA(4)
    );
  u0fp32tofix_32u_exp1_7 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(30),
      Q => u0fp32tofix_32u_exp1(7)
    );
  u0fp32tofix_32u_exp1_6 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(29),
      Q => u0fp32tofix_32u_exp1(6)
    );
  u0fp32tofix_32u_exp1_5 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(28),
      Q => u0fp32tofix_32u_exp1(5)
    );
  u0fp32tofix_32u_exp1_4 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(27),
      Q => u0fp32tofix_32u_exp1(4)
    );
  u0fp32tofix_32u_exp1_3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(26),
      Q => u0fp32tofix_32u_exp1(3)
    );
  u0fp32tofix_32u_exp1_2 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(25),
      Q => u0fp32tofix_32u_exp1(2)
    );
  u0fp32tofix_32u_exp1_1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(24),
      Q => u0fp32tofix_32u_exp1(1)
    );
  u0fp32tofix_32u_exp1_0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => RX_MOSI_DATA(23),
      Q => u0fp32tofix_32u_exp1(0)
    );
  u0fp32tofix_32u_fi_data_final_3 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_3_mux0001,
      Q => TX_MOSI_DATA(3)
    );
  u0fp32tofix_32u_fi_data_final_2 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_2_mux0001,
      Q => TX_MOSI_DATA(2)
    );
  u0fp32tofix_32u_fi_data_final_1 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_1_mux0001,
      Q => TX_MOSI_DATA(1)
    );
  u0fp32tofix_32u_fi_data_final_0 : FDE
    port map (
      C => CLK,
      CE => u0fp32tofix_32u_convert_ce,
      D => u0fp32tofix_32u_fi_data_final_0_mux0001,
      Q => TX_MOSI_DATA(0)
    );
  u0fp32tofix_32u_XST_VCC : VCC
    port map (
      P => NlwRenamedSig_OI_TX_MOSI_SUPPORT_BUSY
    );
  u0fp32tofix_32u_XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_TX_MOSI_DREM(0)
    );
  u0fp32tofix_32u_sync_RST_SRESET : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => u0fp32tofix_32u_sync_RST_temp_4,
      PRE => ARESET,
      Q => u0fp32tofix_32u_RESET
    );
  u0fp32tofix_32u_sync_RST_temp : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => u0fp32tofix_32u_sync_RST_N0,
      PRE => ARESET,
      Q => u0fp32tofix_32u_sync_RST_temp_4
    );
  u0fp32tofix_32u_sync_RST_XST_GND : GND
    port map (
      G => u0fp32tofix_32u_sync_RST_N0
    );

end STRUCTURE;

