Command: report datapath > reports_Dec15-13:50:22/map/riscv_steel_core_datapath.rpt
============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Dec 15 2022  01:56:03 pm
  Module:                 riscv_steel_core
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Inferred components

                 Operator   Signedness  Inputs  Outputs CellArea 
=================================================================
riscv_steel_core
 branch_decision_instance_lt_720_14
  
  module:lt_unsigned
   slow             <       unsigned   32x32    1        1054.52 
=================================================================
riscv_steel_core
 rv32i_alu_instance_csa_tree_add_626_25_groupi
  
  module:csa_tree_add_626_25_group_220
   very_fast  csa_and_adder            32x34x34 32       2539.45 
-----------------------------------------------------------------
   add_626_25       +       unsigned   32x32    32               
=================================================================
riscv_steel_core
 rv32i_alu_instance_lt_615_19
  
  module:lt_unsigned_142
   slow             <       unsigned   32x32    1        1051.44 
=================================================================

      Type        CellArea Percentage 
--------------------------------------
datapath modules   4645.42       2.72 
external muxes        0.00       0.00 
others           166032.97      97.28 
--------------------------------------
total            170678.39     100.00 

