Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Apr 04 23:27:08 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex7_top_wrapper_timing_summary_routed.rpt -rpx ex7_top_wrapper_timing_summary_routed.rpx
| Design       : ex7_top_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -16.780     -132.483                      8                  384        0.153        0.000                      0                  384        4.500        0.000                       0                   215  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -16.780     -132.483                      8                  384        0.153        0.000                      0                  384        4.500        0.000                       0                   215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack      -16.780ns,  Total Violation     -132.483ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -16.780ns  (required time - arrival time)
  Source:                 ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.768ns  (logic 9.427ns (35.218%)  route 17.341ns (64.782%))
  Logic Levels:           46  (CARRY4=15 LUT3=9 LUT4=8 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.327     4.258    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X82Y98         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDRE (Prop_fdre_C_Q)         0.313     4.571 r  ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/Q
                         net (fo=5, routed)           0.511     5.082    ex7_top_i/BubbleSorter_0/dataIn[3]
    SLICE_X83Y98         LUT4 (Prop_lut4_I0_O)        0.213     5.295 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_165/O
                         net (fo=1, routed)           0.000     5.295    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_165_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.707 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_133/CO[3]
                         net (fo=24, routed)          0.775     6.482    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_133_n_0
    SLICE_X82Y98         LUT3 (Prop_lut3_I1_O)        0.097     6.579 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_185/O
                         net (fo=1, routed)           0.278     6.857    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_185_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I1_O)        0.097     6.954 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_169/O
                         net (fo=1, routed)           0.121     7.075    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_169_n_0
    SLICE_X84Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.461 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_134/CO[3]
                         net (fo=8, routed)           0.632     8.093    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_134_n_0
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.097     8.190 r  ex7_top_i/BubbleSorter_0/dataOut[120]_INST_0_i_7/O
                         net (fo=5, routed)           0.467     8.657    ex7_top_i/BubbleSorter_0/dataOut[120]_INST_0_i_7_n_0
    SLICE_X83Y95         LUT4 (Prop_lut4_I2_O)        0.097     8.754 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_142/O
                         net (fo=1, routed)           0.000     8.754    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_142_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.149 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_107/CO[3]
                         net (fo=24, routed)          0.519     9.668    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_107_n_0
    SLICE_X83Y96         LUT3 (Prop_lut3_I1_O)        0.097     9.765 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_178/O
                         net (fo=1, routed)           0.475    10.240    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_178_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I1_O)        0.097    10.337 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_146/O
                         net (fo=1, routed)           0.121    10.458    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_146_n_0
    SLICE_X85Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    10.850 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_108/CO[3]
                         net (fo=8, routed)           0.615    11.465    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_108_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I3_O)        0.097    11.562 r  ex7_top_i/BubbleSorter_0/dataOut[121]_INST_0_i_6/O
                         net (fo=5, routed)           0.511    12.073    ex7_top_i/BubbleSorter_0/dataOut[121]_INST_0_i_6_n_0
    SLICE_X85Y94         LUT4 (Prop_lut4_I0_O)        0.097    12.170 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_116/O
                         net (fo=1, routed)           0.000    12.170    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_116_n_0
    SLICE_X85Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.565 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_80/CO[3]
                         net (fo=24, routed)          0.648    13.213    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_80_n_0
    SLICE_X83Y94         LUT3 (Prop_lut3_I1_O)        0.097    13.310 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_154/O
                         net (fo=1, routed)           0.294    13.604    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_154_n_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I1_O)        0.097    13.701 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_120/O
                         net (fo=1, routed)           0.318    14.020    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_120_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    14.412 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_81/CO[3]
                         net (fo=8, routed)           0.565    14.977    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_81_n_0
    SLICE_X82Y93         LUT5 (Prop_lut5_I3_O)        0.097    15.074 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_5/O
                         net (fo=5, routed)           0.577    15.651    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_5_n_0
    SLICE_X83Y90         LUT4 (Prop_lut4_I0_O)        0.097    15.748 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_88/O
                         net (fo=1, routed)           0.000    15.748    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_88_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.160 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_57/CO[3]
                         net (fo=24, routed)          0.604    16.763    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_57_n_0
    SLICE_X83Y89         LUT3 (Prop_lut3_I1_O)        0.097    16.860 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_128/O
                         net (fo=1, routed)           0.206    17.067    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_128_n_0
    SLICE_X84Y90         LUT6 (Prop_lut6_I1_O)        0.097    17.164 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_93/O
                         net (fo=1, routed)           0.220    17.383    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_93_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    17.775 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_58/CO[3]
                         net (fo=8, routed)           0.583    18.358    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_58_n_0
    SLICE_X82Y91         LUT5 (Prop_lut5_I3_O)        0.097    18.455 r  ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_4/O
                         net (fo=5, routed)           0.457    18.912    ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_4_n_0
    SLICE_X85Y92         LUT4 (Prop_lut4_I2_O)        0.097    19.009 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_65/O
                         net (fo=1, routed)           0.000    19.009    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_65_n_0
    SLICE_X85Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    19.421 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_34/CO[3]
                         net (fo=24, routed)          0.716    20.137    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_34_n_0
    SLICE_X86Y92         LUT3 (Prop_lut3_I1_O)        0.097    20.234 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_100/O
                         net (fo=1, routed)           0.286    20.520    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_100_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I1_O)        0.097    20.617 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_69/O
                         net (fo=1, routed)           0.235    20.851    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_69_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    21.225 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_35/CO[3]
                         net (fo=8, routed)           0.593    21.818    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_35_n_0
    SLICE_X86Y94         LUT5 (Prop_lut5_I3_O)        0.097    21.915 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_3/O
                         net (fo=5, routed)           0.543    22.458    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_3_n_0
    SLICE_X89Y94         LUT4 (Prop_lut4_I0_O)        0.097    22.555 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_42/O
                         net (fo=1, routed)           0.000    22.555    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_42_n_0
    SLICE_X89Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.967 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_15/CO[3]
                         net (fo=20, routed)          0.517    23.484    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_15_n_0
    SLICE_X86Y94         LUT3 (Prop_lut3_I1_O)        0.097    23.581 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_77/O
                         net (fo=2, routed)           0.336    23.917    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_77_n_0
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.097    24.014 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_46/O
                         net (fo=1, routed)           0.315    24.329    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_46_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    24.703 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_16/CO[3]
                         net (fo=8, routed)           0.670    25.373    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_16_n_0
    SLICE_X87Y94         LUT5 (Prop_lut5_I3_O)        0.097    25.470 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_2/O
                         net (fo=5, routed)           0.529    25.999    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_2_n_0
    SLICE_X87Y91         LUT4 (Prop_lut4_I0_O)        0.097    26.096 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    26.096    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_23_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.508 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_4/CO[3]
                         net (fo=20, routed)          0.506    27.015    ex7_top_i/BubbleSorter_0/U0/p_0_in
    SLICE_X87Y90         LUT3 (Prop_lut3_I1_O)        0.097    27.112 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_55/O
                         net (fo=2, routed)           0.183    27.295    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_55_n_0
    SLICE_X87Y90         LUT6 (Prop_lut6_I5_O)        0.097    27.392 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_28/O
                         net (fo=1, routed)           0.217    27.608    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_28_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    28.019 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_5/CO[3]
                         net (fo=8, routed)           0.705    28.724    ex7_top_i/BubbleSorter_0/U0/onSort[14]1
    SLICE_X88Y91         LUT5 (Prop_lut5_I3_O)        0.097    28.821 r  ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_1/O
                         net (fo=3, routed)           0.392    29.213    ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_1_n_0
    SLICE_X89Y92         LUT4 (Prop_lut4_I2_O)        0.097    29.310 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.310    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_12_n_0
    SLICE_X89Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    29.722 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_2/CO[3]
                         net (fo=8, routed)           0.694    30.416    ex7_top_i/BubbleSorter_0/U0/onSort[15]1
    SLICE_X87Y92         LUT3 (Prop_lut3_I1_O)        0.097    30.513 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0/O
                         net (fo=1, routed)           0.407    30.920    ex7_top_i/BinToBCD16_0/U0/binary[7]
    SLICE_X86Y92         LUT3 (Prop_lut3_I1_O)        0.105    31.025 r  ex7_top_i/BinToBCD16_0/U0/int_rg_c[7]_i_1/O
                         net (fo=1, routed)           0.000    31.025    ex7_top_i/BinToBCD16_0/U0/int_rg_n[7]
    SLICE_X86Y92         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.225    14.003    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X86Y92         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[7]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X86Y92         FDRE (Setup_fdre_C_D)        0.064    14.245    ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[7]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -31.025    
  -------------------------------------------------------------------
                         slack                                -16.780    

Slack (VIOLATED) :        -16.689ns  (required time - arrival time)
  Source:                 ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.711ns  (logic 9.434ns (35.319%)  route 17.277ns (64.681%))
  Logic Levels:           46  (CARRY4=15 LUT3=9 LUT4=8 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.327     4.258    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X82Y98         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDRE (Prop_fdre_C_Q)         0.313     4.571 r  ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/Q
                         net (fo=5, routed)           0.511     5.082    ex7_top_i/BubbleSorter_0/dataIn[3]
    SLICE_X83Y98         LUT4 (Prop_lut4_I0_O)        0.213     5.295 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_165/O
                         net (fo=1, routed)           0.000     5.295    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_165_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.707 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_133/CO[3]
                         net (fo=24, routed)          0.775     6.482    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_133_n_0
    SLICE_X82Y98         LUT3 (Prop_lut3_I1_O)        0.097     6.579 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_185/O
                         net (fo=1, routed)           0.278     6.857    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_185_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I1_O)        0.097     6.954 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_169/O
                         net (fo=1, routed)           0.121     7.075    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_169_n_0
    SLICE_X84Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.461 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_134/CO[3]
                         net (fo=8, routed)           0.632     8.093    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_134_n_0
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.097     8.190 r  ex7_top_i/BubbleSorter_0/dataOut[120]_INST_0_i_7/O
                         net (fo=5, routed)           0.467     8.657    ex7_top_i/BubbleSorter_0/dataOut[120]_INST_0_i_7_n_0
    SLICE_X83Y95         LUT4 (Prop_lut4_I2_O)        0.097     8.754 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_142/O
                         net (fo=1, routed)           0.000     8.754    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_142_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.149 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_107/CO[3]
                         net (fo=24, routed)          0.519     9.668    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_107_n_0
    SLICE_X83Y96         LUT3 (Prop_lut3_I1_O)        0.097     9.765 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_178/O
                         net (fo=1, routed)           0.475    10.240    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_178_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I1_O)        0.097    10.337 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_146/O
                         net (fo=1, routed)           0.121    10.458    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_146_n_0
    SLICE_X85Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    10.850 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_108/CO[3]
                         net (fo=8, routed)           0.615    11.465    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_108_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I3_O)        0.097    11.562 r  ex7_top_i/BubbleSorter_0/dataOut[121]_INST_0_i_6/O
                         net (fo=5, routed)           0.511    12.073    ex7_top_i/BubbleSorter_0/dataOut[121]_INST_0_i_6_n_0
    SLICE_X85Y94         LUT4 (Prop_lut4_I0_O)        0.097    12.170 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_116/O
                         net (fo=1, routed)           0.000    12.170    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_116_n_0
    SLICE_X85Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.565 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_80/CO[3]
                         net (fo=24, routed)          0.648    13.213    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_80_n_0
    SLICE_X83Y94         LUT3 (Prop_lut3_I1_O)        0.097    13.310 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_154/O
                         net (fo=1, routed)           0.294    13.604    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_154_n_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I1_O)        0.097    13.701 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_120/O
                         net (fo=1, routed)           0.318    14.020    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_120_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    14.412 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_81/CO[3]
                         net (fo=8, routed)           0.565    14.977    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_81_n_0
    SLICE_X82Y93         LUT5 (Prop_lut5_I3_O)        0.097    15.074 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_5/O
                         net (fo=5, routed)           0.577    15.651    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_5_n_0
    SLICE_X83Y90         LUT4 (Prop_lut4_I0_O)        0.097    15.748 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_88/O
                         net (fo=1, routed)           0.000    15.748    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_88_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.160 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_57/CO[3]
                         net (fo=24, routed)          0.604    16.763    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_57_n_0
    SLICE_X83Y89         LUT3 (Prop_lut3_I1_O)        0.097    16.860 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_128/O
                         net (fo=1, routed)           0.206    17.067    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_128_n_0
    SLICE_X84Y90         LUT6 (Prop_lut6_I1_O)        0.097    17.164 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_93/O
                         net (fo=1, routed)           0.220    17.383    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_93_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    17.775 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_58/CO[3]
                         net (fo=8, routed)           0.583    18.358    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_58_n_0
    SLICE_X82Y91         LUT5 (Prop_lut5_I3_O)        0.097    18.455 r  ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_4/O
                         net (fo=5, routed)           0.457    18.912    ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_4_n_0
    SLICE_X85Y92         LUT4 (Prop_lut4_I2_O)        0.097    19.009 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_65/O
                         net (fo=1, routed)           0.000    19.009    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_65_n_0
    SLICE_X85Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    19.421 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_34/CO[3]
                         net (fo=24, routed)          0.716    20.137    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_34_n_0
    SLICE_X86Y92         LUT3 (Prop_lut3_I1_O)        0.097    20.234 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_100/O
                         net (fo=1, routed)           0.286    20.520    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_100_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I1_O)        0.097    20.617 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_69/O
                         net (fo=1, routed)           0.235    20.851    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_69_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    21.225 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_35/CO[3]
                         net (fo=8, routed)           0.593    21.818    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_35_n_0
    SLICE_X86Y94         LUT5 (Prop_lut5_I3_O)        0.097    21.915 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_3/O
                         net (fo=5, routed)           0.543    22.458    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_3_n_0
    SLICE_X89Y94         LUT4 (Prop_lut4_I0_O)        0.097    22.555 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_42/O
                         net (fo=1, routed)           0.000    22.555    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_42_n_0
    SLICE_X89Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.967 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_15/CO[3]
                         net (fo=20, routed)          0.517    23.484    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_15_n_0
    SLICE_X86Y94         LUT3 (Prop_lut3_I1_O)        0.097    23.581 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_77/O
                         net (fo=2, routed)           0.336    23.917    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_77_n_0
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.097    24.014 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_46/O
                         net (fo=1, routed)           0.315    24.329    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_46_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    24.703 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_16/CO[3]
                         net (fo=8, routed)           0.670    25.373    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_16_n_0
    SLICE_X87Y94         LUT5 (Prop_lut5_I3_O)        0.097    25.470 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_2/O
                         net (fo=5, routed)           0.529    25.999    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_2_n_0
    SLICE_X87Y91         LUT4 (Prop_lut4_I0_O)        0.097    26.096 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    26.096    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_23_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.508 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_4/CO[3]
                         net (fo=20, routed)          0.506    27.015    ex7_top_i/BubbleSorter_0/U0/p_0_in
    SLICE_X87Y90         LUT3 (Prop_lut3_I1_O)        0.097    27.112 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_55/O
                         net (fo=2, routed)           0.183    27.295    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_55_n_0
    SLICE_X87Y90         LUT6 (Prop_lut6_I5_O)        0.097    27.392 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_28/O
                         net (fo=1, routed)           0.217    27.608    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_28_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    28.019 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_5/CO[3]
                         net (fo=8, routed)           0.705    28.724    ex7_top_i/BubbleSorter_0/U0/onSort[14]1
    SLICE_X88Y91         LUT5 (Prop_lut5_I3_O)        0.097    28.821 r  ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_1/O
                         net (fo=3, routed)           0.392    29.213    ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_1_n_0
    SLICE_X89Y92         LUT4 (Prop_lut4_I2_O)        0.097    29.310 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.310    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_12_n_0
    SLICE_X89Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    29.722 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_2/CO[3]
                         net (fo=8, routed)           0.576    30.298    ex7_top_i/BubbleSorter_0/U0/onSort[15]1
    SLICE_X88Y92         LUT3 (Prop_lut3_I1_O)        0.097    30.395 r  ex7_top_i/BubbleSorter_0/dataOut[125]_INST_0/O
                         net (fo=1, routed)           0.462    30.857    ex7_top_i/BinToBCD16_0/U0/binary[5]
    SLICE_X88Y92         LUT3 (Prop_lut3_I1_O)        0.112    30.969 r  ex7_top_i/BinToBCD16_0/U0/int_rg_c[5]_i_1/O
                         net (fo=1, routed)           0.000    30.969    ex7_top_i/BinToBCD16_0/U0/int_rg_n[5]
    SLICE_X88Y92         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.225    14.003    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X88Y92         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[5]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X88Y92         FDRE (Setup_fdre_C_D)        0.098    14.279    ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[5]
  -------------------------------------------------------------------
                         required time                         14.279    
                         arrival time                         -30.969    
  -------------------------------------------------------------------
                         slack                                -16.689    

Slack (VIOLATED) :        -16.643ns  (required time - arrival time)
  Source:                 ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.631ns  (logic 9.427ns (35.399%)  route 17.204ns (64.601%))
  Logic Levels:           46  (CARRY4=15 LUT3=9 LUT4=8 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.327     4.258    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X82Y98         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDRE (Prop_fdre_C_Q)         0.313     4.571 r  ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/Q
                         net (fo=5, routed)           0.511     5.082    ex7_top_i/BubbleSorter_0/dataIn[3]
    SLICE_X83Y98         LUT4 (Prop_lut4_I0_O)        0.213     5.295 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_165/O
                         net (fo=1, routed)           0.000     5.295    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_165_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.707 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_133/CO[3]
                         net (fo=24, routed)          0.775     6.482    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_133_n_0
    SLICE_X82Y98         LUT3 (Prop_lut3_I1_O)        0.097     6.579 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_185/O
                         net (fo=1, routed)           0.278     6.857    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_185_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I1_O)        0.097     6.954 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_169/O
                         net (fo=1, routed)           0.121     7.075    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_169_n_0
    SLICE_X84Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.461 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_134/CO[3]
                         net (fo=8, routed)           0.632     8.093    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_134_n_0
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.097     8.190 r  ex7_top_i/BubbleSorter_0/dataOut[120]_INST_0_i_7/O
                         net (fo=5, routed)           0.467     8.657    ex7_top_i/BubbleSorter_0/dataOut[120]_INST_0_i_7_n_0
    SLICE_X83Y95         LUT4 (Prop_lut4_I2_O)        0.097     8.754 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_142/O
                         net (fo=1, routed)           0.000     8.754    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_142_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.149 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_107/CO[3]
                         net (fo=24, routed)          0.519     9.668    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_107_n_0
    SLICE_X83Y96         LUT3 (Prop_lut3_I1_O)        0.097     9.765 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_178/O
                         net (fo=1, routed)           0.475    10.240    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_178_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I1_O)        0.097    10.337 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_146/O
                         net (fo=1, routed)           0.121    10.458    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_146_n_0
    SLICE_X85Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    10.850 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_108/CO[3]
                         net (fo=8, routed)           0.615    11.465    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_108_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I3_O)        0.097    11.562 r  ex7_top_i/BubbleSorter_0/dataOut[121]_INST_0_i_6/O
                         net (fo=5, routed)           0.511    12.073    ex7_top_i/BubbleSorter_0/dataOut[121]_INST_0_i_6_n_0
    SLICE_X85Y94         LUT4 (Prop_lut4_I0_O)        0.097    12.170 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_116/O
                         net (fo=1, routed)           0.000    12.170    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_116_n_0
    SLICE_X85Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.565 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_80/CO[3]
                         net (fo=24, routed)          0.648    13.213    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_80_n_0
    SLICE_X83Y94         LUT3 (Prop_lut3_I1_O)        0.097    13.310 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_154/O
                         net (fo=1, routed)           0.294    13.604    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_154_n_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I1_O)        0.097    13.701 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_120/O
                         net (fo=1, routed)           0.318    14.020    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_120_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    14.412 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_81/CO[3]
                         net (fo=8, routed)           0.565    14.977    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_81_n_0
    SLICE_X82Y93         LUT5 (Prop_lut5_I3_O)        0.097    15.074 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_5/O
                         net (fo=5, routed)           0.577    15.651    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_5_n_0
    SLICE_X83Y90         LUT4 (Prop_lut4_I0_O)        0.097    15.748 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_88/O
                         net (fo=1, routed)           0.000    15.748    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_88_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.160 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_57/CO[3]
                         net (fo=24, routed)          0.604    16.763    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_57_n_0
    SLICE_X83Y89         LUT3 (Prop_lut3_I1_O)        0.097    16.860 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_128/O
                         net (fo=1, routed)           0.206    17.067    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_128_n_0
    SLICE_X84Y90         LUT6 (Prop_lut6_I1_O)        0.097    17.164 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_93/O
                         net (fo=1, routed)           0.220    17.383    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_93_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    17.775 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_58/CO[3]
                         net (fo=8, routed)           0.583    18.358    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_58_n_0
    SLICE_X82Y91         LUT5 (Prop_lut5_I3_O)        0.097    18.455 r  ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_4/O
                         net (fo=5, routed)           0.457    18.912    ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_4_n_0
    SLICE_X85Y92         LUT4 (Prop_lut4_I2_O)        0.097    19.009 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_65/O
                         net (fo=1, routed)           0.000    19.009    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_65_n_0
    SLICE_X85Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    19.421 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_34/CO[3]
                         net (fo=24, routed)          0.716    20.137    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_34_n_0
    SLICE_X86Y92         LUT3 (Prop_lut3_I1_O)        0.097    20.234 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_100/O
                         net (fo=1, routed)           0.286    20.520    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_100_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I1_O)        0.097    20.617 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_69/O
                         net (fo=1, routed)           0.235    20.851    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_69_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    21.225 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_35/CO[3]
                         net (fo=8, routed)           0.593    21.818    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_35_n_0
    SLICE_X86Y94         LUT5 (Prop_lut5_I3_O)        0.097    21.915 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_3/O
                         net (fo=5, routed)           0.543    22.458    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_3_n_0
    SLICE_X89Y94         LUT4 (Prop_lut4_I0_O)        0.097    22.555 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_42/O
                         net (fo=1, routed)           0.000    22.555    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_42_n_0
    SLICE_X89Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.967 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_15/CO[3]
                         net (fo=20, routed)          0.517    23.484    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_15_n_0
    SLICE_X86Y94         LUT3 (Prop_lut3_I1_O)        0.097    23.581 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_77/O
                         net (fo=2, routed)           0.336    23.917    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_77_n_0
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.097    24.014 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_46/O
                         net (fo=1, routed)           0.315    24.329    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_46_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    24.703 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_16/CO[3]
                         net (fo=8, routed)           0.670    25.373    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_16_n_0
    SLICE_X87Y94         LUT5 (Prop_lut5_I3_O)        0.097    25.470 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_2/O
                         net (fo=5, routed)           0.529    25.999    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_2_n_0
    SLICE_X87Y91         LUT4 (Prop_lut4_I0_O)        0.097    26.096 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    26.096    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_23_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.508 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_4/CO[3]
                         net (fo=20, routed)          0.506    27.015    ex7_top_i/BubbleSorter_0/U0/p_0_in
    SLICE_X87Y90         LUT3 (Prop_lut3_I1_O)        0.097    27.112 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_55/O
                         net (fo=2, routed)           0.183    27.295    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_55_n_0
    SLICE_X87Y90         LUT6 (Prop_lut6_I5_O)        0.097    27.392 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_28/O
                         net (fo=1, routed)           0.217    27.608    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_28_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    28.019 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_5/CO[3]
                         net (fo=8, routed)           0.705    28.724    ex7_top_i/BubbleSorter_0/U0/onSort[14]1
    SLICE_X88Y91         LUT5 (Prop_lut5_I3_O)        0.097    28.821 r  ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_1/O
                         net (fo=3, routed)           0.392    29.213    ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_1_n_0
    SLICE_X89Y92         LUT4 (Prop_lut4_I2_O)        0.097    29.310 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.310    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_12_n_0
    SLICE_X89Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    29.722 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_2/CO[3]
                         net (fo=8, routed)           0.681    30.403    ex7_top_i/BubbleSorter_0/U0/onSort[15]1
    SLICE_X87Y92         LUT3 (Prop_lut3_I1_O)        0.097    30.500 r  ex7_top_i/BubbleSorter_0/dataOut[126]_INST_0/O
                         net (fo=1, routed)           0.283    30.783    ex7_top_i/BinToBCD16_0/U0/binary[6]
    SLICE_X86Y92         LUT3 (Prop_lut3_I1_O)        0.105    30.888 r  ex7_top_i/BinToBCD16_0/U0/int_rg_c[6]_i_1/O
                         net (fo=1, routed)           0.000    30.888    ex7_top_i/BinToBCD16_0/U0/int_rg_n[6]
    SLICE_X86Y92         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.225    14.003    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X86Y92         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[6]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X86Y92         FDRE (Setup_fdre_C_D)        0.064    14.245    ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[6]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -30.888    
  -------------------------------------------------------------------
                         slack                                -16.643    

Slack (VIOLATED) :        -16.614ns  (required time - arrival time)
  Source:                 ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.570ns  (logic 9.419ns (35.450%)  route 17.151ns (64.550%))
  Logic Levels:           46  (CARRY4=15 LUT3=9 LUT4=8 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.327     4.258    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X82Y98         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDRE (Prop_fdre_C_Q)         0.313     4.571 r  ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/Q
                         net (fo=5, routed)           0.511     5.082    ex7_top_i/BubbleSorter_0/dataIn[3]
    SLICE_X83Y98         LUT4 (Prop_lut4_I0_O)        0.213     5.295 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_165/O
                         net (fo=1, routed)           0.000     5.295    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_165_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.707 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_133/CO[3]
                         net (fo=24, routed)          0.775     6.482    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_133_n_0
    SLICE_X82Y98         LUT3 (Prop_lut3_I1_O)        0.097     6.579 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_185/O
                         net (fo=1, routed)           0.278     6.857    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_185_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I1_O)        0.097     6.954 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_169/O
                         net (fo=1, routed)           0.121     7.075    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_169_n_0
    SLICE_X84Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.461 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_134/CO[3]
                         net (fo=8, routed)           0.632     8.093    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_134_n_0
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.097     8.190 r  ex7_top_i/BubbleSorter_0/dataOut[120]_INST_0_i_7/O
                         net (fo=5, routed)           0.467     8.657    ex7_top_i/BubbleSorter_0/dataOut[120]_INST_0_i_7_n_0
    SLICE_X83Y95         LUT4 (Prop_lut4_I2_O)        0.097     8.754 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_142/O
                         net (fo=1, routed)           0.000     8.754    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_142_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.149 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_107/CO[3]
                         net (fo=24, routed)          0.519     9.668    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_107_n_0
    SLICE_X83Y96         LUT3 (Prop_lut3_I1_O)        0.097     9.765 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_178/O
                         net (fo=1, routed)           0.475    10.240    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_178_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I1_O)        0.097    10.337 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_146/O
                         net (fo=1, routed)           0.121    10.458    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_146_n_0
    SLICE_X85Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    10.850 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_108/CO[3]
                         net (fo=8, routed)           0.615    11.465    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_108_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I3_O)        0.097    11.562 r  ex7_top_i/BubbleSorter_0/dataOut[121]_INST_0_i_6/O
                         net (fo=5, routed)           0.511    12.073    ex7_top_i/BubbleSorter_0/dataOut[121]_INST_0_i_6_n_0
    SLICE_X85Y94         LUT4 (Prop_lut4_I0_O)        0.097    12.170 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_116/O
                         net (fo=1, routed)           0.000    12.170    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_116_n_0
    SLICE_X85Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.565 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_80/CO[3]
                         net (fo=24, routed)          0.648    13.213    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_80_n_0
    SLICE_X83Y94         LUT3 (Prop_lut3_I1_O)        0.097    13.310 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_154/O
                         net (fo=1, routed)           0.294    13.604    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_154_n_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I1_O)        0.097    13.701 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_120/O
                         net (fo=1, routed)           0.318    14.020    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_120_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    14.412 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_81/CO[3]
                         net (fo=8, routed)           0.565    14.977    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_81_n_0
    SLICE_X82Y93         LUT5 (Prop_lut5_I3_O)        0.097    15.074 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_5/O
                         net (fo=5, routed)           0.577    15.651    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_5_n_0
    SLICE_X83Y90         LUT4 (Prop_lut4_I0_O)        0.097    15.748 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_88/O
                         net (fo=1, routed)           0.000    15.748    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_88_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.160 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_57/CO[3]
                         net (fo=24, routed)          0.604    16.763    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_57_n_0
    SLICE_X83Y89         LUT3 (Prop_lut3_I1_O)        0.097    16.860 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_128/O
                         net (fo=1, routed)           0.206    17.067    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_128_n_0
    SLICE_X84Y90         LUT6 (Prop_lut6_I1_O)        0.097    17.164 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_93/O
                         net (fo=1, routed)           0.220    17.383    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_93_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    17.775 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_58/CO[3]
                         net (fo=8, routed)           0.583    18.358    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_58_n_0
    SLICE_X82Y91         LUT5 (Prop_lut5_I3_O)        0.097    18.455 r  ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_4/O
                         net (fo=5, routed)           0.457    18.912    ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_4_n_0
    SLICE_X85Y92         LUT4 (Prop_lut4_I2_O)        0.097    19.009 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_65/O
                         net (fo=1, routed)           0.000    19.009    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_65_n_0
    SLICE_X85Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    19.421 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_34/CO[3]
                         net (fo=24, routed)          0.716    20.137    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_34_n_0
    SLICE_X86Y92         LUT3 (Prop_lut3_I1_O)        0.097    20.234 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_100/O
                         net (fo=1, routed)           0.286    20.520    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_100_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I1_O)        0.097    20.617 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_69/O
                         net (fo=1, routed)           0.235    20.851    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_69_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    21.225 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_35/CO[3]
                         net (fo=8, routed)           0.593    21.818    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_35_n_0
    SLICE_X86Y94         LUT5 (Prop_lut5_I3_O)        0.097    21.915 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_3/O
                         net (fo=5, routed)           0.543    22.458    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_3_n_0
    SLICE_X89Y94         LUT4 (Prop_lut4_I0_O)        0.097    22.555 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_42/O
                         net (fo=1, routed)           0.000    22.555    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_42_n_0
    SLICE_X89Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.967 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_15/CO[3]
                         net (fo=20, routed)          0.517    23.484    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_15_n_0
    SLICE_X86Y94         LUT3 (Prop_lut3_I1_O)        0.097    23.581 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_77/O
                         net (fo=2, routed)           0.336    23.917    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_77_n_0
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.097    24.014 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_46/O
                         net (fo=1, routed)           0.315    24.329    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_46_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    24.703 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_16/CO[3]
                         net (fo=8, routed)           0.670    25.373    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_16_n_0
    SLICE_X87Y94         LUT5 (Prop_lut5_I3_O)        0.097    25.470 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_2/O
                         net (fo=5, routed)           0.529    25.999    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_2_n_0
    SLICE_X87Y91         LUT4 (Prop_lut4_I0_O)        0.097    26.096 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    26.096    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_23_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.508 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_4/CO[3]
                         net (fo=20, routed)          0.506    27.015    ex7_top_i/BubbleSorter_0/U0/p_0_in
    SLICE_X87Y90         LUT3 (Prop_lut3_I1_O)        0.097    27.112 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_55/O
                         net (fo=2, routed)           0.183    27.295    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_55_n_0
    SLICE_X87Y90         LUT6 (Prop_lut6_I5_O)        0.097    27.392 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_28/O
                         net (fo=1, routed)           0.217    27.608    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_28_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    28.019 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_5/CO[3]
                         net (fo=8, routed)           0.705    28.724    ex7_top_i/BubbleSorter_0/U0/onSort[14]1
    SLICE_X88Y91         LUT5 (Prop_lut5_I3_O)        0.097    28.821 r  ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_1/O
                         net (fo=3, routed)           0.392    29.213    ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_1_n_0
    SLICE_X89Y92         LUT4 (Prop_lut4_I2_O)        0.097    29.310 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.310    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_12_n_0
    SLICE_X89Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    29.722 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_2/CO[3]
                         net (fo=8, routed)           0.473    30.196    ex7_top_i/BubbleSorter_0/U0/onSort[15]1
    SLICE_X89Y91         LUT3 (Prop_lut3_I1_O)        0.097    30.293 r  ex7_top_i/BubbleSorter_0/dataOut[124]_INST_0/O
                         net (fo=1, routed)           0.438    30.730    ex7_top_i/BinToBCD16_0/U0/binary[4]
    SLICE_X89Y93         LUT3 (Prop_lut3_I1_O)        0.097    30.827 r  ex7_top_i/BinToBCD16_0/U0/int_rg_c[4]_i_1/O
                         net (fo=1, routed)           0.000    30.827    ex7_top_i/BinToBCD16_0/U0/int_rg_n[4]
    SLICE_X89Y93         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.225    14.003    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X89Y93         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X89Y93         FDRE (Setup_fdre_C_D)        0.032    14.213    ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[4]
  -------------------------------------------------------------------
                         required time                         14.213    
                         arrival time                         -30.827    
  -------------------------------------------------------------------
                         slack                                -16.614    

Slack (VIOLATED) :        -16.522ns  (required time - arrival time)
  Source:                 ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.515ns  (logic 9.419ns (35.523%)  route 17.096ns (64.477%))
  Logic Levels:           46  (CARRY4=15 LUT2=1 LUT3=8 LUT4=8 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.327     4.258    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X82Y98         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDRE (Prop_fdre_C_Q)         0.313     4.571 r  ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/Q
                         net (fo=5, routed)           0.511     5.082    ex7_top_i/BubbleSorter_0/dataIn[3]
    SLICE_X83Y98         LUT4 (Prop_lut4_I0_O)        0.213     5.295 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_165/O
                         net (fo=1, routed)           0.000     5.295    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_165_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.707 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_133/CO[3]
                         net (fo=24, routed)          0.775     6.482    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_133_n_0
    SLICE_X82Y98         LUT3 (Prop_lut3_I1_O)        0.097     6.579 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_185/O
                         net (fo=1, routed)           0.278     6.857    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_185_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I1_O)        0.097     6.954 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_169/O
                         net (fo=1, routed)           0.121     7.075    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_169_n_0
    SLICE_X84Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.461 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_134/CO[3]
                         net (fo=8, routed)           0.632     8.093    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_134_n_0
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.097     8.190 r  ex7_top_i/BubbleSorter_0/dataOut[120]_INST_0_i_7/O
                         net (fo=5, routed)           0.467     8.657    ex7_top_i/BubbleSorter_0/dataOut[120]_INST_0_i_7_n_0
    SLICE_X83Y95         LUT4 (Prop_lut4_I2_O)        0.097     8.754 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_142/O
                         net (fo=1, routed)           0.000     8.754    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_142_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.149 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_107/CO[3]
                         net (fo=24, routed)          0.519     9.668    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_107_n_0
    SLICE_X83Y96         LUT3 (Prop_lut3_I1_O)        0.097     9.765 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_178/O
                         net (fo=1, routed)           0.475    10.240    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_178_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I1_O)        0.097    10.337 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_146/O
                         net (fo=1, routed)           0.121    10.458    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_146_n_0
    SLICE_X85Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    10.850 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_108/CO[3]
                         net (fo=8, routed)           0.615    11.465    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_108_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I3_O)        0.097    11.562 r  ex7_top_i/BubbleSorter_0/dataOut[121]_INST_0_i_6/O
                         net (fo=5, routed)           0.511    12.073    ex7_top_i/BubbleSorter_0/dataOut[121]_INST_0_i_6_n_0
    SLICE_X85Y94         LUT4 (Prop_lut4_I0_O)        0.097    12.170 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_116/O
                         net (fo=1, routed)           0.000    12.170    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_116_n_0
    SLICE_X85Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.565 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_80/CO[3]
                         net (fo=24, routed)          0.648    13.213    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_80_n_0
    SLICE_X83Y94         LUT3 (Prop_lut3_I1_O)        0.097    13.310 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_154/O
                         net (fo=1, routed)           0.294    13.604    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_154_n_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I1_O)        0.097    13.701 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_120/O
                         net (fo=1, routed)           0.318    14.020    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_120_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    14.412 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_81/CO[3]
                         net (fo=8, routed)           0.565    14.977    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_81_n_0
    SLICE_X82Y93         LUT5 (Prop_lut5_I3_O)        0.097    15.074 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_5/O
                         net (fo=5, routed)           0.577    15.651    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_5_n_0
    SLICE_X83Y90         LUT4 (Prop_lut4_I0_O)        0.097    15.748 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_88/O
                         net (fo=1, routed)           0.000    15.748    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_88_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.160 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_57/CO[3]
                         net (fo=24, routed)          0.604    16.763    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_57_n_0
    SLICE_X83Y89         LUT3 (Prop_lut3_I1_O)        0.097    16.860 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_128/O
                         net (fo=1, routed)           0.206    17.067    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_128_n_0
    SLICE_X84Y90         LUT6 (Prop_lut6_I1_O)        0.097    17.164 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_93/O
                         net (fo=1, routed)           0.220    17.383    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_93_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    17.775 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_58/CO[3]
                         net (fo=8, routed)           0.583    18.358    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_58_n_0
    SLICE_X82Y91         LUT5 (Prop_lut5_I3_O)        0.097    18.455 r  ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_4/O
                         net (fo=5, routed)           0.457    18.912    ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_4_n_0
    SLICE_X85Y92         LUT4 (Prop_lut4_I2_O)        0.097    19.009 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_65/O
                         net (fo=1, routed)           0.000    19.009    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_65_n_0
    SLICE_X85Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    19.421 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_34/CO[3]
                         net (fo=24, routed)          0.716    20.137    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_34_n_0
    SLICE_X86Y92         LUT3 (Prop_lut3_I1_O)        0.097    20.234 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_100/O
                         net (fo=1, routed)           0.286    20.520    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_100_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I1_O)        0.097    20.617 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_69/O
                         net (fo=1, routed)           0.235    20.851    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_69_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    21.225 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_35/CO[3]
                         net (fo=8, routed)           0.593    21.818    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_35_n_0
    SLICE_X86Y94         LUT5 (Prop_lut5_I3_O)        0.097    21.915 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_3/O
                         net (fo=5, routed)           0.543    22.458    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_3_n_0
    SLICE_X89Y94         LUT4 (Prop_lut4_I0_O)        0.097    22.555 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_42/O
                         net (fo=1, routed)           0.000    22.555    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_42_n_0
    SLICE_X89Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.967 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_15/CO[3]
                         net (fo=20, routed)          0.517    23.484    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_15_n_0
    SLICE_X86Y94         LUT3 (Prop_lut3_I1_O)        0.097    23.581 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_77/O
                         net (fo=2, routed)           0.336    23.917    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_77_n_0
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.097    24.014 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_46/O
                         net (fo=1, routed)           0.315    24.329    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_46_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    24.703 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_16/CO[3]
                         net (fo=8, routed)           0.670    25.373    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_16_n_0
    SLICE_X87Y94         LUT5 (Prop_lut5_I3_O)        0.097    25.470 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_2/O
                         net (fo=5, routed)           0.529    25.999    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_2_n_0
    SLICE_X87Y91         LUT4 (Prop_lut4_I0_O)        0.097    26.096 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    26.096    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_23_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.508 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_4/CO[3]
                         net (fo=20, routed)          0.506    27.015    ex7_top_i/BubbleSorter_0/U0/p_0_in
    SLICE_X87Y90         LUT3 (Prop_lut3_I1_O)        0.097    27.112 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_55/O
                         net (fo=2, routed)           0.183    27.295    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_55_n_0
    SLICE_X87Y90         LUT6 (Prop_lut6_I5_O)        0.097    27.392 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_28/O
                         net (fo=1, routed)           0.217    27.608    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_28_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    28.019 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_5/CO[3]
                         net (fo=8, routed)           0.705    28.724    ex7_top_i/BubbleSorter_0/U0/onSort[14]1
    SLICE_X88Y91         LUT5 (Prop_lut5_I3_O)        0.097    28.821 r  ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_1/O
                         net (fo=3, routed)           0.392    29.213    ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_1_n_0
    SLICE_X89Y92         LUT4 (Prop_lut4_I2_O)        0.097    29.310 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.310    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_12_n_0
    SLICE_X89Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    29.722 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_2/CO[3]
                         net (fo=8, routed)           0.572    30.294    ex7_top_i/BubbleSorter_0/U0/onSort[15]1
    SLICE_X88Y92         LUT3 (Prop_lut3_I1_O)        0.097    30.391 r  ex7_top_i/BubbleSorter_0/dataOut[120]_INST_0/O
                         net (fo=1, routed)           0.285    30.676    ex7_top_i/BinToBCD16_0/U0/binary[0]
    SLICE_X88Y92         LUT2 (Prop_lut2_I0_O)        0.097    30.773 r  ex7_top_i/BinToBCD16_0/U0/int_rg_c[0]_i_1/O
                         net (fo=1, routed)           0.000    30.773    ex7_top_i/BinToBCD16_0/U0/int_rg_n[0]
    SLICE_X88Y92         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.225    14.003    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X88Y92         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[0]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X88Y92         FDRE (Setup_fdre_C_D)        0.069    14.250    ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[0]
  -------------------------------------------------------------------
                         required time                         14.250    
                         arrival time                         -30.773    
  -------------------------------------------------------------------
                         slack                                -16.522    

Slack (VIOLATED) :        -16.450ns  (required time - arrival time)
  Source:                 ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.435ns  (logic 9.426ns (35.657%)  route 17.009ns (64.343%))
  Logic Levels:           46  (CARRY4=15 LUT3=9 LUT4=8 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 14.001 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.327     4.258    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X82Y98         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDRE (Prop_fdre_C_Q)         0.313     4.571 r  ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/Q
                         net (fo=5, routed)           0.511     5.082    ex7_top_i/BubbleSorter_0/dataIn[3]
    SLICE_X83Y98         LUT4 (Prop_lut4_I0_O)        0.213     5.295 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_165/O
                         net (fo=1, routed)           0.000     5.295    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_165_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.707 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_133/CO[3]
                         net (fo=24, routed)          0.775     6.482    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_133_n_0
    SLICE_X82Y98         LUT3 (Prop_lut3_I1_O)        0.097     6.579 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_185/O
                         net (fo=1, routed)           0.278     6.857    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_185_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I1_O)        0.097     6.954 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_169/O
                         net (fo=1, routed)           0.121     7.075    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_169_n_0
    SLICE_X84Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.461 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_134/CO[3]
                         net (fo=8, routed)           0.632     8.093    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_134_n_0
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.097     8.190 r  ex7_top_i/BubbleSorter_0/dataOut[120]_INST_0_i_7/O
                         net (fo=5, routed)           0.467     8.657    ex7_top_i/BubbleSorter_0/dataOut[120]_INST_0_i_7_n_0
    SLICE_X83Y95         LUT4 (Prop_lut4_I2_O)        0.097     8.754 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_142/O
                         net (fo=1, routed)           0.000     8.754    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_142_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.149 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_107/CO[3]
                         net (fo=24, routed)          0.519     9.668    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_107_n_0
    SLICE_X83Y96         LUT3 (Prop_lut3_I1_O)        0.097     9.765 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_178/O
                         net (fo=1, routed)           0.475    10.240    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_178_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I1_O)        0.097    10.337 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_146/O
                         net (fo=1, routed)           0.121    10.458    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_146_n_0
    SLICE_X85Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    10.850 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_108/CO[3]
                         net (fo=8, routed)           0.615    11.465    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_108_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I3_O)        0.097    11.562 r  ex7_top_i/BubbleSorter_0/dataOut[121]_INST_0_i_6/O
                         net (fo=5, routed)           0.511    12.073    ex7_top_i/BubbleSorter_0/dataOut[121]_INST_0_i_6_n_0
    SLICE_X85Y94         LUT4 (Prop_lut4_I0_O)        0.097    12.170 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_116/O
                         net (fo=1, routed)           0.000    12.170    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_116_n_0
    SLICE_X85Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.565 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_80/CO[3]
                         net (fo=24, routed)          0.648    13.213    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_80_n_0
    SLICE_X83Y94         LUT3 (Prop_lut3_I1_O)        0.097    13.310 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_154/O
                         net (fo=1, routed)           0.294    13.604    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_154_n_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I1_O)        0.097    13.701 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_120/O
                         net (fo=1, routed)           0.318    14.020    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_120_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    14.412 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_81/CO[3]
                         net (fo=8, routed)           0.565    14.977    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_81_n_0
    SLICE_X82Y93         LUT5 (Prop_lut5_I3_O)        0.097    15.074 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_5/O
                         net (fo=5, routed)           0.577    15.651    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_5_n_0
    SLICE_X83Y90         LUT4 (Prop_lut4_I0_O)        0.097    15.748 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_88/O
                         net (fo=1, routed)           0.000    15.748    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_88_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.160 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_57/CO[3]
                         net (fo=24, routed)          0.604    16.763    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_57_n_0
    SLICE_X83Y89         LUT3 (Prop_lut3_I1_O)        0.097    16.860 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_128/O
                         net (fo=1, routed)           0.206    17.067    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_128_n_0
    SLICE_X84Y90         LUT6 (Prop_lut6_I1_O)        0.097    17.164 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_93/O
                         net (fo=1, routed)           0.220    17.383    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_93_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    17.775 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_58/CO[3]
                         net (fo=8, routed)           0.583    18.358    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_58_n_0
    SLICE_X82Y91         LUT5 (Prop_lut5_I3_O)        0.097    18.455 r  ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_4/O
                         net (fo=5, routed)           0.457    18.912    ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_4_n_0
    SLICE_X85Y92         LUT4 (Prop_lut4_I2_O)        0.097    19.009 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_65/O
                         net (fo=1, routed)           0.000    19.009    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_65_n_0
    SLICE_X85Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    19.421 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_34/CO[3]
                         net (fo=24, routed)          0.716    20.137    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_34_n_0
    SLICE_X86Y92         LUT3 (Prop_lut3_I1_O)        0.097    20.234 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_100/O
                         net (fo=1, routed)           0.286    20.520    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_100_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I1_O)        0.097    20.617 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_69/O
                         net (fo=1, routed)           0.235    20.851    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_69_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    21.225 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_35/CO[3]
                         net (fo=8, routed)           0.593    21.818    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_35_n_0
    SLICE_X86Y94         LUT5 (Prop_lut5_I3_O)        0.097    21.915 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_3/O
                         net (fo=5, routed)           0.543    22.458    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_3_n_0
    SLICE_X89Y94         LUT4 (Prop_lut4_I0_O)        0.097    22.555 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_42/O
                         net (fo=1, routed)           0.000    22.555    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_42_n_0
    SLICE_X89Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.967 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_15/CO[3]
                         net (fo=20, routed)          0.517    23.484    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_15_n_0
    SLICE_X86Y94         LUT3 (Prop_lut3_I1_O)        0.097    23.581 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_77/O
                         net (fo=2, routed)           0.336    23.917    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_77_n_0
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.097    24.014 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_46/O
                         net (fo=1, routed)           0.315    24.329    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_46_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    24.703 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_16/CO[3]
                         net (fo=8, routed)           0.670    25.373    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_16_n_0
    SLICE_X87Y94         LUT5 (Prop_lut5_I3_O)        0.097    25.470 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_2/O
                         net (fo=5, routed)           0.529    25.999    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_2_n_0
    SLICE_X87Y91         LUT4 (Prop_lut4_I0_O)        0.097    26.096 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    26.096    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_23_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.508 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_4/CO[3]
                         net (fo=20, routed)          0.506    27.015    ex7_top_i/BubbleSorter_0/U0/p_0_in
    SLICE_X87Y90         LUT3 (Prop_lut3_I1_O)        0.097    27.112 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_55/O
                         net (fo=2, routed)           0.183    27.295    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_55_n_0
    SLICE_X87Y90         LUT6 (Prop_lut6_I5_O)        0.097    27.392 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_28/O
                         net (fo=1, routed)           0.217    27.608    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_28_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    28.019 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_5/CO[3]
                         net (fo=8, routed)           0.705    28.724    ex7_top_i/BubbleSorter_0/U0/onSort[14]1
    SLICE_X88Y91         LUT5 (Prop_lut5_I3_O)        0.097    28.821 r  ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_1/O
                         net (fo=3, routed)           0.392    29.213    ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_1_n_0
    SLICE_X89Y92         LUT4 (Prop_lut4_I2_O)        0.097    29.310 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.310    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_12_n_0
    SLICE_X89Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    29.722 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_2/CO[3]
                         net (fo=8, routed)           0.493    30.215    ex7_top_i/BubbleSorter_0/U0/onSort[15]1
    SLICE_X89Y90         LUT3 (Prop_lut3_I1_O)        0.097    30.312 r  ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0/O
                         net (fo=1, routed)           0.277    30.589    ex7_top_i/BinToBCD16_0/U0/binary[2]
    SLICE_X87Y89         LUT3 (Prop_lut3_I1_O)        0.104    30.693 r  ex7_top_i/BinToBCD16_0/U0/int_rg_c[2]_i_1/O
                         net (fo=1, routed)           0.000    30.693    ex7_top_i/BinToBCD16_0/U0/int_rg_n[2]
    SLICE_X87Y89         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.223    14.001    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X87Y89         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
                         clock pessimism              0.214    14.215    
                         clock uncertainty           -0.035    14.179    
    SLICE_X87Y89         FDRE (Setup_fdre_C_D)        0.064    14.243    ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[2]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                         -30.693    
  -------------------------------------------------------------------
                         slack                                -16.450    

Slack (VIOLATED) :        -16.441ns  (required time - arrival time)
  Source:                 ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.428ns  (logic 9.429ns (35.678%)  route 16.999ns (64.322%))
  Logic Levels:           46  (CARRY4=15 LUT3=9 LUT4=8 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.327     4.258    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X82Y98         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDRE (Prop_fdre_C_Q)         0.313     4.571 r  ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/Q
                         net (fo=5, routed)           0.511     5.082    ex7_top_i/BubbleSorter_0/dataIn[3]
    SLICE_X83Y98         LUT4 (Prop_lut4_I0_O)        0.213     5.295 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_165/O
                         net (fo=1, routed)           0.000     5.295    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_165_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.707 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_133/CO[3]
                         net (fo=24, routed)          0.775     6.482    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_133_n_0
    SLICE_X82Y98         LUT3 (Prop_lut3_I1_O)        0.097     6.579 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_185/O
                         net (fo=1, routed)           0.278     6.857    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_185_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I1_O)        0.097     6.954 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_169/O
                         net (fo=1, routed)           0.121     7.075    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_169_n_0
    SLICE_X84Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.461 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_134/CO[3]
                         net (fo=8, routed)           0.632     8.093    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_134_n_0
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.097     8.190 r  ex7_top_i/BubbleSorter_0/dataOut[120]_INST_0_i_7/O
                         net (fo=5, routed)           0.467     8.657    ex7_top_i/BubbleSorter_0/dataOut[120]_INST_0_i_7_n_0
    SLICE_X83Y95         LUT4 (Prop_lut4_I2_O)        0.097     8.754 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_142/O
                         net (fo=1, routed)           0.000     8.754    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_142_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.149 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_107/CO[3]
                         net (fo=24, routed)          0.519     9.668    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_107_n_0
    SLICE_X83Y96         LUT3 (Prop_lut3_I1_O)        0.097     9.765 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_178/O
                         net (fo=1, routed)           0.475    10.240    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_178_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I1_O)        0.097    10.337 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_146/O
                         net (fo=1, routed)           0.121    10.458    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_146_n_0
    SLICE_X85Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    10.850 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_108/CO[3]
                         net (fo=8, routed)           0.615    11.465    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_108_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I3_O)        0.097    11.562 r  ex7_top_i/BubbleSorter_0/dataOut[121]_INST_0_i_6/O
                         net (fo=5, routed)           0.511    12.073    ex7_top_i/BubbleSorter_0/dataOut[121]_INST_0_i_6_n_0
    SLICE_X85Y94         LUT4 (Prop_lut4_I0_O)        0.097    12.170 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_116/O
                         net (fo=1, routed)           0.000    12.170    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_116_n_0
    SLICE_X85Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.565 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_80/CO[3]
                         net (fo=24, routed)          0.648    13.213    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_80_n_0
    SLICE_X83Y94         LUT3 (Prop_lut3_I1_O)        0.097    13.310 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_154/O
                         net (fo=1, routed)           0.294    13.604    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_154_n_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I1_O)        0.097    13.701 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_120/O
                         net (fo=1, routed)           0.318    14.020    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_120_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    14.412 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_81/CO[3]
                         net (fo=8, routed)           0.565    14.977    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_81_n_0
    SLICE_X82Y93         LUT5 (Prop_lut5_I3_O)        0.097    15.074 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_5/O
                         net (fo=5, routed)           0.577    15.651    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_5_n_0
    SLICE_X83Y90         LUT4 (Prop_lut4_I0_O)        0.097    15.748 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_88/O
                         net (fo=1, routed)           0.000    15.748    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_88_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.160 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_57/CO[3]
                         net (fo=24, routed)          0.604    16.763    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_57_n_0
    SLICE_X83Y89         LUT3 (Prop_lut3_I1_O)        0.097    16.860 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_128/O
                         net (fo=1, routed)           0.206    17.067    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_128_n_0
    SLICE_X84Y90         LUT6 (Prop_lut6_I1_O)        0.097    17.164 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_93/O
                         net (fo=1, routed)           0.220    17.383    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_93_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    17.775 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_58/CO[3]
                         net (fo=8, routed)           0.583    18.358    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_58_n_0
    SLICE_X82Y91         LUT5 (Prop_lut5_I3_O)        0.097    18.455 r  ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_4/O
                         net (fo=5, routed)           0.457    18.912    ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_4_n_0
    SLICE_X85Y92         LUT4 (Prop_lut4_I2_O)        0.097    19.009 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_65/O
                         net (fo=1, routed)           0.000    19.009    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_65_n_0
    SLICE_X85Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    19.421 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_34/CO[3]
                         net (fo=24, routed)          0.716    20.137    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_34_n_0
    SLICE_X86Y92         LUT3 (Prop_lut3_I1_O)        0.097    20.234 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_100/O
                         net (fo=1, routed)           0.286    20.520    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_100_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I1_O)        0.097    20.617 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_69/O
                         net (fo=1, routed)           0.235    20.851    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_69_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    21.225 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_35/CO[3]
                         net (fo=8, routed)           0.593    21.818    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_35_n_0
    SLICE_X86Y94         LUT5 (Prop_lut5_I3_O)        0.097    21.915 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_3/O
                         net (fo=5, routed)           0.543    22.458    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_3_n_0
    SLICE_X89Y94         LUT4 (Prop_lut4_I0_O)        0.097    22.555 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_42/O
                         net (fo=1, routed)           0.000    22.555    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_42_n_0
    SLICE_X89Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.967 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_15/CO[3]
                         net (fo=20, routed)          0.517    23.484    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_15_n_0
    SLICE_X86Y94         LUT3 (Prop_lut3_I1_O)        0.097    23.581 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_77/O
                         net (fo=2, routed)           0.336    23.917    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_77_n_0
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.097    24.014 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_46/O
                         net (fo=1, routed)           0.315    24.329    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_46_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    24.703 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_16/CO[3]
                         net (fo=8, routed)           0.670    25.373    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_16_n_0
    SLICE_X87Y94         LUT5 (Prop_lut5_I3_O)        0.097    25.470 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_2/O
                         net (fo=5, routed)           0.529    25.999    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_2_n_0
    SLICE_X87Y91         LUT4 (Prop_lut4_I0_O)        0.097    26.096 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    26.096    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_23_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.508 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_4/CO[3]
                         net (fo=20, routed)          0.506    27.015    ex7_top_i/BubbleSorter_0/U0/p_0_in
    SLICE_X87Y90         LUT3 (Prop_lut3_I1_O)        0.097    27.112 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_55/O
                         net (fo=2, routed)           0.183    27.295    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_55_n_0
    SLICE_X87Y90         LUT6 (Prop_lut6_I5_O)        0.097    27.392 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_28/O
                         net (fo=1, routed)           0.217    27.608    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_28_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    28.019 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_5/CO[3]
                         net (fo=8, routed)           0.705    28.724    ex7_top_i/BubbleSorter_0/U0/onSort[14]1
    SLICE_X88Y91         LUT5 (Prop_lut5_I3_O)        0.097    28.821 r  ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_1/O
                         net (fo=3, routed)           0.392    29.213    ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_1_n_0
    SLICE_X89Y92         LUT4 (Prop_lut4_I2_O)        0.097    29.310 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.310    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_12_n_0
    SLICE_X89Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    29.722 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_2/CO[3]
                         net (fo=8, routed)           0.478    30.200    ex7_top_i/BubbleSorter_0/U0/onSort[15]1
    SLICE_X87Y92         LUT3 (Prop_lut3_I1_O)        0.097    30.297 r  ex7_top_i/BubbleSorter_0/dataOut[121]_INST_0/O
                         net (fo=1, routed)           0.282    30.579    ex7_top_i/BinToBCD16_0/U0/binary[1]
    SLICE_X86Y92         LUT3 (Prop_lut3_I1_O)        0.107    30.686 r  ex7_top_i/BinToBCD16_0/U0/int_rg_c[1]_i_1/O
                         net (fo=1, routed)           0.000    30.686    ex7_top_i/BinToBCD16_0/U0/int_rg_n[1]
    SLICE_X86Y92         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.225    14.003    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X86Y92         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X86Y92         FDRE (Setup_fdre_C_D)        0.064    14.245    ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[1]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -30.686    
  -------------------------------------------------------------------
                         slack                                -16.441    

Slack (VIOLATED) :        -16.343ns  (required time - arrival time)
  Source:                 ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.337ns  (logic 9.419ns (35.764%)  route 16.918ns (64.236%))
  Logic Levels:           46  (CARRY4=15 LUT3=9 LUT4=8 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.327     4.258    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X82Y98         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDRE (Prop_fdre_C_Q)         0.313     4.571 r  ex7_top_i/concat_memory_0/U0/vector_s_reg[0][3]/Q
                         net (fo=5, routed)           0.511     5.082    ex7_top_i/BubbleSorter_0/dataIn[3]
    SLICE_X83Y98         LUT4 (Prop_lut4_I0_O)        0.213     5.295 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_165/O
                         net (fo=1, routed)           0.000     5.295    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_165_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.707 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_133/CO[3]
                         net (fo=24, routed)          0.775     6.482    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_133_n_0
    SLICE_X82Y98         LUT3 (Prop_lut3_I1_O)        0.097     6.579 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_185/O
                         net (fo=1, routed)           0.278     6.857    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_185_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I1_O)        0.097     6.954 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_169/O
                         net (fo=1, routed)           0.121     7.075    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_169_n_0
    SLICE_X84Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.461 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_134/CO[3]
                         net (fo=8, routed)           0.632     8.093    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_134_n_0
    SLICE_X83Y96         LUT5 (Prop_lut5_I3_O)        0.097     8.190 r  ex7_top_i/BubbleSorter_0/dataOut[120]_INST_0_i_7/O
                         net (fo=5, routed)           0.467     8.657    ex7_top_i/BubbleSorter_0/dataOut[120]_INST_0_i_7_n_0
    SLICE_X83Y95         LUT4 (Prop_lut4_I2_O)        0.097     8.754 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_142/O
                         net (fo=1, routed)           0.000     8.754    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_142_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.149 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_107/CO[3]
                         net (fo=24, routed)          0.519     9.668    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_107_n_0
    SLICE_X83Y96         LUT3 (Prop_lut3_I1_O)        0.097     9.765 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_178/O
                         net (fo=1, routed)           0.475    10.240    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_178_n_0
    SLICE_X84Y95         LUT6 (Prop_lut6_I1_O)        0.097    10.337 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_146/O
                         net (fo=1, routed)           0.121    10.458    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_146_n_0
    SLICE_X85Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    10.850 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_108/CO[3]
                         net (fo=8, routed)           0.615    11.465    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_108_n_0
    SLICE_X85Y96         LUT5 (Prop_lut5_I3_O)        0.097    11.562 r  ex7_top_i/BubbleSorter_0/dataOut[121]_INST_0_i_6/O
                         net (fo=5, routed)           0.511    12.073    ex7_top_i/BubbleSorter_0/dataOut[121]_INST_0_i_6_n_0
    SLICE_X85Y94         LUT4 (Prop_lut4_I0_O)        0.097    12.170 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_116/O
                         net (fo=1, routed)           0.000    12.170    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_116_n_0
    SLICE_X85Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.565 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_80/CO[3]
                         net (fo=24, routed)          0.648    13.213    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_80_n_0
    SLICE_X83Y94         LUT3 (Prop_lut3_I1_O)        0.097    13.310 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_154/O
                         net (fo=1, routed)           0.294    13.604    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_154_n_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I1_O)        0.097    13.701 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_120/O
                         net (fo=1, routed)           0.318    14.020    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_120_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    14.412 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_81/CO[3]
                         net (fo=8, routed)           0.565    14.977    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_81_n_0
    SLICE_X82Y93         LUT5 (Prop_lut5_I3_O)        0.097    15.074 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_5/O
                         net (fo=5, routed)           0.577    15.651    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_5_n_0
    SLICE_X83Y90         LUT4 (Prop_lut4_I0_O)        0.097    15.748 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_88/O
                         net (fo=1, routed)           0.000    15.748    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_88_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.160 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_57/CO[3]
                         net (fo=24, routed)          0.604    16.763    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_57_n_0
    SLICE_X83Y89         LUT3 (Prop_lut3_I1_O)        0.097    16.860 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_128/O
                         net (fo=1, routed)           0.206    17.067    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_128_n_0
    SLICE_X84Y90         LUT6 (Prop_lut6_I1_O)        0.097    17.164 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_93/O
                         net (fo=1, routed)           0.220    17.383    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_93_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    17.775 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_58/CO[3]
                         net (fo=8, routed)           0.583    18.358    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_58_n_0
    SLICE_X82Y91         LUT5 (Prop_lut5_I3_O)        0.097    18.455 r  ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_4/O
                         net (fo=5, routed)           0.457    18.912    ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_4_n_0
    SLICE_X85Y92         LUT4 (Prop_lut4_I2_O)        0.097    19.009 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_65/O
                         net (fo=1, routed)           0.000    19.009    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_65_n_0
    SLICE_X85Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    19.421 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_34/CO[3]
                         net (fo=24, routed)          0.716    20.137    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_34_n_0
    SLICE_X86Y92         LUT3 (Prop_lut3_I1_O)        0.097    20.234 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_100/O
                         net (fo=1, routed)           0.286    20.520    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_100_n_0
    SLICE_X85Y93         LUT6 (Prop_lut6_I1_O)        0.097    20.617 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_69/O
                         net (fo=1, routed)           0.235    20.851    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_69_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    21.225 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_35/CO[3]
                         net (fo=8, routed)           0.593    21.818    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_35_n_0
    SLICE_X86Y94         LUT5 (Prop_lut5_I3_O)        0.097    21.915 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_3/O
                         net (fo=5, routed)           0.543    22.458    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_3_n_0
    SLICE_X89Y94         LUT4 (Prop_lut4_I0_O)        0.097    22.555 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_42/O
                         net (fo=1, routed)           0.000    22.555    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_42_n_0
    SLICE_X89Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    22.967 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_15/CO[3]
                         net (fo=20, routed)          0.517    23.484    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_15_n_0
    SLICE_X86Y94         LUT3 (Prop_lut3_I1_O)        0.097    23.581 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_77/O
                         net (fo=2, routed)           0.336    23.917    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_77_n_0
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.097    24.014 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_46/O
                         net (fo=1, routed)           0.315    24.329    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_46_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    24.703 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_16/CO[3]
                         net (fo=8, routed)           0.670    25.373    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_16_n_0
    SLICE_X87Y94         LUT5 (Prop_lut5_I3_O)        0.097    25.470 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_2/O
                         net (fo=5, routed)           0.529    25.999    ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0_i_2_n_0
    SLICE_X87Y91         LUT4 (Prop_lut4_I0_O)        0.097    26.096 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    26.096    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_23_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    26.508 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_4/CO[3]
                         net (fo=20, routed)          0.506    27.015    ex7_top_i/BubbleSorter_0/U0/p_0_in
    SLICE_X87Y90         LUT3 (Prop_lut3_I1_O)        0.097    27.112 f  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_55/O
                         net (fo=2, routed)           0.183    27.295    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_55_n_0
    SLICE_X87Y90         LUT6 (Prop_lut6_I5_O)        0.097    27.392 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_28/O
                         net (fo=1, routed)           0.217    27.608    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_28_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    28.019 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_5/CO[3]
                         net (fo=8, routed)           0.705    28.724    ex7_top_i/BubbleSorter_0/U0/onSort[14]1
    SLICE_X88Y91         LUT5 (Prop_lut5_I3_O)        0.097    28.821 r  ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_1/O
                         net (fo=3, routed)           0.392    29.213    ex7_top_i/BubbleSorter_0/dataOut[122]_INST_0_i_1_n_0
    SLICE_X89Y92         LUT4 (Prop_lut4_I2_O)        0.097    29.310 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.310    ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_12_n_0
    SLICE_X89Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    29.722 r  ex7_top_i/BubbleSorter_0/dataOut[127]_INST_0_i_2/CO[3]
                         net (fo=8, routed)           0.489    30.212    ex7_top_i/BubbleSorter_0/U0/onSort[15]1
    SLICE_X88Y93         LUT3 (Prop_lut3_I1_O)        0.097    30.309 r  ex7_top_i/BubbleSorter_0/dataOut[123]_INST_0/O
                         net (fo=1, routed)           0.188    30.497    ex7_top_i/BinToBCD16_0/U0/binary[3]
    SLICE_X88Y93         LUT3 (Prop_lut3_I1_O)        0.097    30.594 r  ex7_top_i/BinToBCD16_0/U0/int_rg_c[3]_i_1/O
                         net (fo=1, routed)           0.000    30.594    ex7_top_i/BinToBCD16_0/U0/int_rg_n[3]
    SLICE_X88Y93         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.225    14.003    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X88Y93         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[3]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X88Y93         FDRE (Setup_fdre_C_D)        0.070    14.251    ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[3]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                         -30.594    
  -------------------------------------------------------------------
                         slack                                -16.343    

Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 ex7_top_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/c_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.681ns (19.082%)  route 2.888ns (80.918%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 13.988 - 10.000 ) 
    Source Clock Delay      (SCD):    4.243ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.312     4.243    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X82Y78         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.341     4.584 f  ex7_top_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=47, routed)          1.704     6.287    ex7_top_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X89Y91         LUT2 (Prop_lut2_I0_O)        0.101     6.388 r  ex7_top_i/BinToBCD16_0/U0/c_s[0]_i_2/O
                         net (fo=1, routed)           1.184     7.572    ex7_top_i/BinToBCD16_0/U0/n_s[0]
    SLICE_X82Y78         LUT6 (Prop_lut6_I0_O)        0.239     7.811 r  ex7_top_i/BinToBCD16_0/U0/c_s[0]_i_1/O
                         net (fo=1, routed)           0.000     7.811    ex7_top_i/BinToBCD16_0/U0/c_s[0]_i_1_n_0
    SLICE_X82Y78         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/c_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.210    13.988    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X82Y78         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/c_s_reg[0]/C
                         clock pessimism              0.255    14.243    
                         clock uncertainty           -0.035    14.207    
    SLICE_X82Y78         FDRE (Setup_fdre_C_D)        0.030    14.237    ex7_top_i/BinToBCD16_0/U0/c_s_reg[0]
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                  6.426    

Slack (MET) :             6.810ns  (required time - arrival time)
  Source:                 ex7_top_i/concat_memory_0/U0/address_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/concat_memory_0/U0/vector_s_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.524ns (17.519%)  route 2.467ns (82.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.314     4.246    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X82Y80         FDRE                                         r  ex7_top_i/concat_memory_0/U0/address_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDRE (Prop_fdre_C_Q)         0.313     4.559 f  ex7_top_i/concat_memory_0/U0/address_s_reg[3]/Q
                         net (fo=19, routed)          1.594     6.152    ex7_top_i/concat_memory_0/U0/address[3]
    SLICE_X81Y93         LUT4 (Prop_lut4_I0_O)        0.211     6.363 r  ex7_top_i/concat_memory_0/U0/vector_s[0][7]_i_1/O
                         net (fo=8, routed)           0.873     7.237    ex7_top_i/concat_memory_0/U0/vector_s[0][7]_i_1_n_0
    SLICE_X85Y98         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.222    14.000    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X85Y98         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[0][1]/C
                         clock pessimism              0.232    14.232    
                         clock uncertainty           -0.035    14.196    
    SLICE_X85Y98         FDRE (Setup_fdre_C_CE)      -0.150    14.046    ex7_top_i/concat_memory_0/U0/vector_s_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                  6.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (81.006%)  route 0.049ns (18.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.607     1.526    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X88Y93         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[3]/Q
                         net (fo=1, routed)           0.049     1.739    ex7_top_i/BinToBCD16_0/U0/int_rg_c[3]
    SLICE_X89Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.784 r  ex7_top_i/BinToBCD16_0/U0/int_rg_c[4]_i_1/O
                         net (fo=1, routed)           0.000     1.784    ex7_top_i/BinToBCD16_0/U0/int_rg_n[4]
    SLICE_X89Y93         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.879     2.044    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X89Y93         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X89Y93         FDRE (Hold_fdre_C_D)         0.092     1.631    ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ex7_top_i/BinToBCD16_0/U0/index_c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/c_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.889%)  route 0.084ns (31.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.596     1.515    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X82Y77         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/index_c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_fdre_C_Q)         0.141     1.656 f  ex7_top_i/BinToBCD16_0/U0/index_c_reg[4]/Q
                         net (fo=5, routed)           0.084     1.740    ex7_top_i/BinToBCD16_0/U0/index_c[4]
    SLICE_X83Y77         LUT6 (Prop_lut6_I1_O)        0.045     1.785 r  ex7_top_i/BinToBCD16_0/U0/c_s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.785    ex7_top_i/BinToBCD16_0/U0/c_s[1]_i_1_n_0
    SLICE_X83Y77         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/c_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.865     2.030    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X83Y77         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/c_s_reg[1]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X83Y77         FDRE (Hold_fdre_C_D)         0.091     1.619    ex7_top_i/BinToBCD16_0/U0/c_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ex7_top_i/BinToBCD16_0/U0/BCD2_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/BCD2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.209ns (75.215%)  route 0.069ns (24.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.594     1.513    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X84Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD2_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  ex7_top_i/BinToBCD16_0/U0/BCD2_c_reg[3]/Q
                         net (fo=4, routed)           0.069     1.746    ex7_top_i/BinToBCD16_0/U0/BCD2_c[3]
    SLICE_X85Y76         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  ex7_top_i/BinToBCD16_0/U0/BCD2[2]_i_1/O
                         net (fo=2, routed)           0.000     1.791    ex7_top_i/BinToBCD16_0/U0/BCD2[2]_i_1_n_0
    SLICE_X85Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.863     2.028    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X85Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD2_reg[2]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X85Y76         FDRE (Hold_fdre_C_D)         0.092     1.618    ex7_top_i/BinToBCD16_0/U0/BCD2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ex7_top_i/BinToBCD16_0/U0/BCD3_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/BCD3_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.922%)  route 0.114ns (38.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.594     1.513    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X82Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD3_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ex7_top_i/BinToBCD16_0/U0/BCD3_c_reg[1]/Q
                         net (fo=4, routed)           0.114     1.769    ex7_top_i/BinToBCD16_0/U0/BCD3_c[1]
    SLICE_X83Y76         LUT6 (Prop_lut6_I3_O)        0.045     1.814 r  ex7_top_i/BinToBCD16_0/U0/BCD3[3]_i_1/O
                         net (fo=2, routed)           0.000     1.814    ex7_top_i/BinToBCD16_0/U0/BCD3[3]_i_1_n_0
    SLICE_X83Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD3_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.863     2.028    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X83Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD3_c_reg[3]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X83Y76         FDRE (Hold_fdre_C_D)         0.091     1.617    ex7_top_i/BinToBCD16_0/U0/BCD3_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ex7_top_i/BinToBCD16_0/U0/BCD3_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/BCD3_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.880%)  route 0.120ns (39.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.594     1.513    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X83Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD3_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ex7_top_i/BinToBCD16_0/U0/BCD3_c_reg[3]/Q
                         net (fo=4, routed)           0.120     1.774    ex7_top_i/BinToBCD16_0/U0/BCD3_c[3]
    SLICE_X82Y76         LUT6 (Prop_lut6_I4_O)        0.045     1.819 r  ex7_top_i/BinToBCD16_0/U0/BCD3[1]_i_1/O
                         net (fo=2, routed)           0.000     1.819    ex7_top_i/BinToBCD16_0/U0/BCD3[1]_i_1_n_0
    SLICE_X82Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD3_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.863     2.028    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X82Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD3_c_reg[1]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X82Y76         FDRE (Hold_fdre_C_D)         0.091     1.617    ex7_top_i/BinToBCD16_0/U0/BCD3_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ex7_top_i/BinToBCD16_0/U0/BCD3_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/BCD3_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.690%)  route 0.126ns (40.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.594     1.513    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X83Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD3_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ex7_top_i/BinToBCD16_0/U0/BCD3_c_reg[3]/Q
                         net (fo=4, routed)           0.126     1.780    ex7_top_i/BinToBCD16_0/U0/BCD3_c[3]
    SLICE_X82Y76         LUT6 (Prop_lut6_I3_O)        0.045     1.825 r  ex7_top_i/BinToBCD16_0/U0/BCD3[2]_i_1/O
                         net (fo=2, routed)           0.000     1.825    ex7_top_i/BinToBCD16_0/U0/BCD3[2]_i_1_n_0
    SLICE_X82Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD3_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.863     2.028    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X82Y76         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD3_c_reg[2]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X82Y76         FDRE (Hold_fdre_C_D)         0.092     1.618    ex7_top_i/BinToBCD16_0/U0/BCD3_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ex7_top_i/concat_memory_0/U0/address_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.366%)  route 0.323ns (69.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.598     1.517    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X82Y80         FDRE                                         r  ex7_top_i/concat_memory_0/U0/address_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ex7_top_i/concat_memory_0/U0/address_s_reg[0]/Q
                         net (fo=22, routed)          0.323     1.982    ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X3Y30         RAMB18E1                                     r  ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.898     2.063    ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.583    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.766    ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ex7_top_i/concat_memory_0/U0/address_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.452%)  route 0.322ns (69.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.598     1.517    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X82Y80         FDRE                                         r  ex7_top_i/concat_memory_0/U0/address_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ex7_top_i/concat_memory_0/U0/address_s_reg[0]/Q
                         net (fo=22, routed)          0.322     1.980    ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X3Y30         RAMB18E1                                     r  ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.895     2.060    ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.580    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.763    ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ex7_top_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/BCD1_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.785%)  route 0.166ns (47.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.596     1.515    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X83Y77         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y77         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ex7_top_i/BinToBCD16_0/U0/BCD1_c_reg[0]/Q
                         net (fo=5, routed)           0.166     1.823    ex7_top_i/BinToBCD16_0/U0/BCD1_c[0]
    SLICE_X84Y77         LUT6 (Prop_lut6_I2_O)        0.045     1.868 r  ex7_top_i/BinToBCD16_0/U0/BCD1[1]_i_1/O
                         net (fo=2, routed)           0.000     1.868    ex7_top_i/BinToBCD16_0/U0/BCD1[1]_i_1_n_0
    SLICE_X84Y77         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD1_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.865     2.030    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X84Y77         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X84Y77         FDRE (Hold_fdre_C_D)         0.120     1.648    ex7_top_i/BinToBCD16_0/U0/BCD1_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ex7_top_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_0/U0/BCD1_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.193%)  route 0.170ns (47.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.596     1.515    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X83Y77         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y77         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ex7_top_i/BinToBCD16_0/U0/BCD1_c_reg[0]/Q
                         net (fo=5, routed)           0.170     1.827    ex7_top_i/BinToBCD16_0/U0/BCD1_c[0]
    SLICE_X84Y77         LUT6 (Prop_lut6_I4_O)        0.045     1.872 r  ex7_top_i/BinToBCD16_0/U0/BCD1[2]_i_1/O
                         net (fo=2, routed)           0.000     1.872    ex7_top_i/BinToBCD16_0/U0/BCD1[2]_i_1_n_0
    SLICE_X84Y77         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD1_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.865     2.030    ex7_top_i/BinToBCD16_0/U0/clk
    SLICE_X84Y77         FDRE                                         r  ex7_top_i/BinToBCD16_0/U0/BCD1_c_reg[2]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X84Y77         FDRE (Hold_fdre_C_D)         0.121     1.649    ex7_top_i/BinToBCD16_0/U0/BCD1_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X3Y30    ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X3Y30    ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y77    ex7_top_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y78    ex7_top_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y78    ex7_top_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y78    ex7_top_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y77    ex7_top_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y78    ex7_top_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y78    ex7_top_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y77    ex7_top_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y78    ex7_top_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y78    ex7_top_i/BinToBCD16_0/U0/BCD0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y77    ex7_top_i/BinToBCD16_0/U0/BCD3_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y77    ex7_top_i/BinToBCD16_0/U0/BCD3_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y78    ex7_top_i/BinToBCD16_0/U0/BCD3_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y77    ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y77    ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y78    ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y77    ex7_top_i/BinToBCD16_0/U0/BCD4_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y77    ex7_top_i/BinToBCD16_0/U0/BCD4_c_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y89    ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y92    ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y92    ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y90    ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y92    ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y89    ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y93    ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y93    ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y92    ex7_top_i/BinToBCD16_0/U0/int_rg_c_reg[5]/C



