============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Mon Aug 19 19:35:18 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  1.875517s wall, 1.528810s user + 0.109201s system = 1.638011s CPU (87.3%)

RUN-1004 : used memory is 156 MB, reserved memory is 135 MB, peak memory is 156 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(112)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(112)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(53)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment clk  LOCATION = A3;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 7 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1686/146 useful/useless nets, 1515/48 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 94 distributor mux.
SYN-1016 : Merged 171 instances.
SYN-1015 : Optimize round 1, 653 better
SYN-1014 : Optimize round 2
SYN-1032 : 1507/435 useful/useless nets, 1336/96 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 131 better
SYN-1014 : Optimize round 3
SYN-1032 : 1507/0 useful/useless nets, 1336/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Gate Statistics
#Basic gates          775
  #and                177
  #nand                 0
  #or                 121
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 50
  #bufif1               0
  #MX21                 4
  #FADD                 0
  #DFF                423
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              13
#MACRO_MUX            390

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |352    |423    |17     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 98 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1616/28 useful/useless nets, 1446/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1928/0 useful/useless nets, 1758/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 163 better
SYN-2501 : Optimize round 2
SYN-1032 : 1927/0 useful/useless nets, 1757/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 2033/0 useful/useless nets, 1863/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 7184, tnet num: 2052, tinst num: 1866, tnode num: 13080, tedge num: 13055.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2052 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 449 (3.96), #lev = 7 (3.47)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 449 (3.96), #lev = 7 (3.47)
SYN-2581 : Mapping with K=5, #lut = 449 (3.96), #lev = 7 (3.47)
SYN-3001 : Logic optimization runtime opt =   0.08 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1076 instances into 449 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1402/0 useful/useless nets, 1232/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 423 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 50 adder to BLE ...
SYN-4008 : Packed 50 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 449 LUT to BLE ...
SYN-4008 : Packed 449 LUT and 236 SEQ to BLE.
SYN-4003 : Packing 187 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (187 nodes)...
SYN-4004 : #1: Packed 63 SEQ (3728 nodes)...
SYN-4004 : #2: Packed 101 SEQ (27970 nodes)...
SYN-4004 : #3: Packed 167 SEQ (16955 nodes)...
SYN-4004 : #4: Packed 183 SEQ (1054 nodes)...
SYN-4004 : #5: Packed 185 SEQ (115 nodes)...
SYN-4004 : #6: Packed 185 SEQ (0 nodes)...
SYN-4005 : Packed 185 SEQ with LUT/SLICE
SYN-4006 : 32 single LUT's are left
SYN-4006 : 187 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 451/745 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                  567   out of   4480   12.66%
#reg                  423   out of   4480    9.44%
#le                   568
  #lut only           145   out of    568   25.53%
  #reg only             1   out of    568    0.18%
  #lut&reg            422   out of    568   74.30%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |568   |567   |423   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.134366s wall, 1.856412s user + 0.140401s system = 1.996813s CPU (93.6%)

RUN-1004 : used memory is 170 MB, reserved memory is 143 MB, peak memory is 173 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5603 WARNING: ChipWatcher: data view net pwm[2] is invalid.
KIT-5603 WARNING: ChipWatcher: data view net pwm[3] is invalid.
KIT-5605 WARNING: ChipWatcher: data net pwm[2] is not included by view data.
KIT-5605 WARNING: ChipWatcher: data net pwm[3] is not included by view data.
KIT-5608 WARNING: ChipWatcher: data log error: trigger position 681, sample number 2048, data length 184320.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 8 view nodes, 32 trigger nets, 88 data nets.
KIT-5609 WARNING: ChipWatcher: there are 5 errors happened during importing.
KIT-1004 : Chipwatcher code = 0001011000011010
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
KIT-8446 ERROR: Sanity check failed: Unexisted view node name pwm[2].
GUI-8306 ERROR: compile chipwatcher failed!
KIT-8446 ERROR: Sanity check failed: Unexisted view node name pwm[2].
GUI-1001 : User opens chip watcher ...
KIT-8429 ERROR: WatcherInst: cannot find signal pwm[2] in current watcher instance.
GUI-001 : WatcherInst: cannot find signal pwm[2] in current watcher instance!
KIT-8429 ERROR: WatcherInst: cannot find signal pwm[3] in current watcher instance.
GUI-001 : WatcherInst: cannot find signal pwm[3] in current watcher instance!
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-8406 ERROR: ChipWatcher: there are errors in CWC file.
GUI-8104 ERROR: import test.cwc failed.
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-8406 ERROR: ChipWatcher: there are errors in CWC file.
GUI-8104 ERROR: import test.cwc failed.
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-8406 ERROR: ChipWatcher: there are errors in CWC file.
GUI-8104 ERROR: import test.cwc failed.
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-8406 ERROR: ChipWatcher: there are errors in CWC file.
GUI-8104 ERROR: import test.cwc failed.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5019 WARNING: Net h2h_haddrw[0] useless
SYN-5019 WARNING: Net h2h_haddrw[10] useless
SYN-5019 WARNING: Net h2h_haddrw[11] useless
SYN-5019 WARNING: Net h2h_haddrw[12] useless
SYN-5019 WARNING: Net h2h_haddrw[15] useless
SYN-5019 WARNING: Net h2h_haddrw[16] useless
SYN-5019 WARNING: Net h2h_haddrw[17] useless
SYN-5019 WARNING: Net h2h_haddrw[18] useless
SYN-5019 WARNING: Net h2h_haddrw[19] useless
SYN-5019 WARNING: Net h2h_haddrw[1] useless
SYN-5019 WARNING: Net h2h_haddrw[20] useless
SYN-5019 WARNING: Net h2h_haddrw[21] useless
SYN-5019 WARNING: Net h2h_haddrw[22] useless
SYN-5019 WARNING: Net h2h_haddrw[23] useless
SYN-5019 WARNING: Net h2h_haddrw[24] useless
SYN-5019 WARNING: Net h2h_haddrw[25] useless
SYN-5019 WARNING: Net h2h_haddrw[26] useless
SYN-5019 WARNING: Net h2h_haddrw[27] useless
SYN-5019 WARNING: Net h2h_haddrw[28] useless
SYN-5019 WARNING: Net h2h_haddrw[29] useless
SYN-5019 WARNING: Net h2h_haddrw[2] useless
SYN-5019 WARNING: Net h2h_haddrw[30] useless
SYN-5019 WARNING: Net h2h_haddrw[31] useless
SYN-5019 WARNING: Net h2h_haddrw[3] useless
SYN-5019 WARNING: Net h2h_haddrw[4] useless
SYN-5019 WARNING: Net h2h_haddrw[9] useless
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 390 instances
RUN-1001 : 144 mslices, 143 lslices, 98 pads, 0 brams, 0 dsps
RUN-1001 : There are total 975 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 499 nets have 2 pins
RUN-1001 : 346 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 388 instances, 287 slices, 4 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 3792, tnet num: 973, tinst num: 388, tnode num: 4610, tedge num: 6032.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.285381s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (82.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 129155
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.923125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 82585.2, overlap = 0
PHY-3002 : Step(2): len = 63822.4, overlap = 0.75
PHY-3002 : Step(3): len = 54483, overlap = 5.25
PHY-3002 : Step(4): len = 47643, overlap = 9
PHY-3002 : Step(5): len = 41961.2, overlap = 13.75
PHY-3002 : Step(6): len = 37515.2, overlap = 17.5
PHY-3002 : Step(7): len = 34278.3, overlap = 22.25
PHY-3002 : Step(8): len = 31961.9, overlap = 27
PHY-3002 : Step(9): len = 30257.9, overlap = 28
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.14876e-05
PHY-3002 : Step(10): len = 30310.1, overlap = 27.5
PHY-3002 : Step(11): len = 31197.8, overlap = 23
PHY-3002 : Step(12): len = 30419.3, overlap = 21.25
PHY-3002 : Step(13): len = 30293.6, overlap = 16.5
PHY-3002 : Step(14): len = 30922.8, overlap = 12.5
PHY-3002 : Step(15): len = 30116.9, overlap = 13.5
PHY-3002 : Step(16): len = 29626.6, overlap = 13.75
PHY-3002 : Step(17): len = 29093.3, overlap = 14.75
PHY-3002 : Step(18): len = 28716.6, overlap = 16
PHY-3002 : Step(19): len = 28094.7, overlap = 19
PHY-3002 : Step(20): len = 28031.2, overlap = 19.75
PHY-3002 : Step(21): len = 27866.3, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000122975
PHY-3002 : Step(22): len = 28072.6, overlap = 19.25
PHY-3002 : Step(23): len = 28292.2, overlap = 19
PHY-3002 : Step(24): len = 28216.2, overlap = 19.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00024595
PHY-3002 : Step(25): len = 28489.7, overlap = 19
PHY-3002 : Step(26): len = 28598.2, overlap = 18.75
PHY-3002 : Step(27): len = 28439.5, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001920s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.923125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.02611e-06
PHY-3002 : Step(28): len = 27954.7, overlap = 28.75
PHY-3002 : Step(29): len = 27881.9, overlap = 29
PHY-3002 : Step(30): len = 27282, overlap = 29.5
PHY-3002 : Step(31): len = 27016.2, overlap = 28.25
PHY-3002 : Step(32): len = 26773.1, overlap = 28
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.05222e-06
PHY-3002 : Step(33): len = 26052.8, overlap = 28.75
PHY-3002 : Step(34): len = 25957.7, overlap = 29.25
PHY-3002 : Step(35): len = 25957.7, overlap = 29.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.21044e-05
PHY-3002 : Step(36): len = 26130.7, overlap = 29.25
PHY-3002 : Step(37): len = 26342.9, overlap = 29
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.923125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.41843e-06
PHY-3002 : Step(38): len = 26575.9, overlap = 48
PHY-3002 : Step(39): len = 26900.4, overlap = 47
PHY-3002 : Step(40): len = 26595.5, overlap = 46.25
PHY-3002 : Step(41): len = 26549.3, overlap = 46.5
PHY-3002 : Step(42): len = 26338.3, overlap = 46
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.68369e-05
PHY-3002 : Step(43): len = 26460.9, overlap = 43.75
PHY-3002 : Step(44): len = 26460.9, overlap = 43.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.30853e-05
PHY-3002 : Step(45): len = 27466.9, overlap = 43.25
PHY-3002 : Step(46): len = 28047.4, overlap = 41.25
PHY-3002 : Step(47): len = 28090.5, overlap = 42.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.61707e-05
PHY-3002 : Step(48): len = 29269.9, overlap = 39.75
PHY-3002 : Step(49): len = 29952.5, overlap = 38.5
PHY-3002 : Step(50): len = 30214.6, overlap = 35.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000132341
PHY-3002 : Step(51): len = 31485.1, overlap = 33.5
PHY-3002 : Step(52): len = 32456.6, overlap = 31.25
PHY-3002 : Step(53): len = 32475.6, overlap = 30.5
PHY-3002 : Step(54): len = 32229.5, overlap = 31
PHY-3002 : Step(55): len = 32258.8, overlap = 30.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000264234
PHY-3002 : Step(56): len = 33423.2, overlap = 28.25
PHY-3002 : Step(57): len = 33746.1, overlap = 28
PHY-3002 : Step(58): len = 34059.1, overlap = 28.25
PHY-3002 : Step(59): len = 34238.7, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.050735s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (61.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.923125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000657109
PHY-3002 : Step(60): len = 37746, overlap = 14.25
PHY-3002 : Step(61): len = 37525.8, overlap = 14.25
PHY-3002 : Step(62): len = 36858.5, overlap = 18.25
PHY-3002 : Step(63): len = 36734, overlap = 19.25
PHY-3002 : Step(64): len = 36569.4, overlap = 21.5
PHY-3002 : Step(65): len = 36316.5, overlap = 23.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00127377
PHY-3002 : Step(66): len = 36959.6, overlap = 21.25
PHY-3002 : Step(67): len = 37181.2, overlap = 21.25
PHY-3002 : Step(68): len = 37499.7, overlap = 21.25
PHY-3002 : Step(69): len = 37602.3, overlap = 21.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00254754
PHY-3002 : Step(70): len = 37969, overlap = 22
PHY-3002 : Step(71): len = 38169.3, overlap = 20.75
PHY-3002 : Step(72): len = 38455.7, overlap = 18.5
PHY-3002 : Step(73): len = 38414.4, overlap = 18.75
PHY-3002 : Step(74): len = 38335.2, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007281s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (214.3%)

PHY-3001 : Legalized: Len = 39219.4, Over = 0
PHY-3001 : Final: Len = 39219.4, Over = 0
RUN-1003 : finish command "place" in  3.470440s wall, 2.683217s user + 0.904806s system = 3.588023s CPU (103.4%)

RUN-1004 : used memory is 185 MB, reserved memory is 159 MB, peak memory is 192 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 373 to 268
PHY-1001 : Pin misalignment score is improved from 268 to 264
PHY-1001 : Pin misalignment score is improved from 264 to 265
PHY-1001 : Pin local connectivity score is improved from 70 to 0
PHY-1001 : Pin misalignment score is improved from 319 to 285
PHY-1001 : Pin misalignment score is improved from 285 to 283
PHY-1001 : Pin misalignment score is improved from 283 to 283
PHY-1001 : Pin local connectivity score is improved from 42 to 0
PHY-1001 : End pin swap;  0.256830s wall, 0.280802s user + 0.031200s system = 0.312002s CPU (121.5%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 390 instances
RUN-1001 : 144 mslices, 143 lslices, 98 pads, 0 brams, 0 dsps
RUN-1001 : There are total 975 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 499 nets have 2 pins
RUN-1001 : 346 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 46776, over cnt = 161(2%), over = 369, worst = 13
PHY-1002 : len = 47768, over cnt = 125(1%), over = 205, worst = 5
PHY-1002 : len = 48432, over cnt = 114(1%), over = 150, worst = 3
PHY-1002 : len = 50920, over cnt = 34(0%), over = 34, worst = 1
PHY-1002 : len = 51776, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 52160, over cnt = 9(0%), over = 9, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 3792, tnet num: 973, tinst num: 388, tnode num: 4610, tedge num: 6032.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.767427s wall, 0.858005s user + 0.109201s system = 0.967206s CPU (126.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 4896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.042611s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (146.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 4896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 90272, over cnt = 71(0%), over = 71, worst = 1
PHY-1001 : End Routed; 5.644509s wall, 4.539629s user + 0.062400s system = 4.602030s CPU (81.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 89704, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 1; 0.193579s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (80.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 89744, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 89744
PHY-1001 : End DR Iter 2; 0.049803s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (94.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.434790s wall, 9.859263s user + 0.296402s system = 10.155665s CPU (88.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.600483s wall, 11.169672s user + 0.452403s system = 11.622075s CPU (92.2%)

RUN-1004 : used memory is 245 MB, reserved memory is 220 MB, peak memory is 302 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                  567   out of   4480   12.66%
#reg                  423   out of   4480    9.44%
#le                   568
  #lut only           145   out of    568   25.53%
  #reg only             1   out of    568    0.18%
  #lut&reg            422   out of    568   74.30%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 3792, tnet num: 973, tinst num: 388, tnode num: 4610, tedge num: 6032.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 390
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 975, pip num: 8163
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 601 valid insts, and 22637 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  7.626203s wall, 10.483267s user + 0.046800s system = 10.530067s CPU (138.1%)

RUN-1004 : used memory is 314 MB, reserved memory is 287 MB, peak memory is 322 MB
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-8406 ERROR: ChipWatcher: there are errors in CWC file.
GUI-8104 ERROR: import test.cwc failed.
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-8406 ERROR: ChipWatcher: there are errors in CWC file.
GUI-8104 ERROR: import test.cwc failed.
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-8406 ERROR: ChipWatcher: there are errors in CWC file.
GUI-8104 ERROR: import test.cwc failed.
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-8406 ERROR: ChipWatcher: there are errors in CWC file.
GUI-8104 ERROR: import test.cwc failed.
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-8406 ERROR: ChipWatcher: there are errors in CWC file.
GUI-8104 ERROR: import test.cwc failed.
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-8406 ERROR: ChipWatcher: there are errors in CWC file.
GUI-8104 ERROR: import test.cwc failed.
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-8406 ERROR: ChipWatcher: there are errors in CWC file.
GUI-8104 ERROR: import test.cwc failed.
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-8406 ERROR: ChipWatcher: there are errors in CWC file.
GUI-8104 ERROR: import test.cwc failed.
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-8406 ERROR: ChipWatcher: there are errors in CWC file.
GUI-8104 ERROR: import test.cwc failed.
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-8406 ERROR: ChipWatcher: there are errors in CWC file.
GUI-8104 ERROR: import test.cwc failed.
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-8406 ERROR: ChipWatcher: there are errors in CWC file.
GUI-8104 ERROR: import test.cwc failed.
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-8406 ERROR: ChipWatcher: there are errors in CWC file.
GUI-8104 ERROR: import test.cwc failed.
GUI-6001 WARNING: File F:/Internship/ANLU_DEMO/FPGA_ARM/DESIGN/UART_PWMv2/AHB_FPGA256_CC/test.cwc does not exist!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(137)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(138)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(202)
HDL-8007 ERROR: 'rx_data_en' is not declared in CPLD_SOC_AHB_TOP.v(46)
HDL-8007 ERROR: 'rx_data' is not declared in CPLD_SOC_AHB_TOP.v(58)
HDL-8007 ERROR: 'rx_data' is not declared in CPLD_SOC_AHB_TOP.v(68)
HDL-8007 ERROR: 'rx_data' is not declared in CPLD_SOC_AHB_TOP.v(75)
HDL-8007 ERROR: 'rx_data' is not declared in CPLD_SOC_AHB_TOP.v(85)
HDL-8007 ERROR: 'rx_data' is not declared in CPLD_SOC_AHB_TOP.v(86)
HDL-8007 ERROR: 'rx_data' is not declared in CPLD_SOC_AHB_TOP.v(92)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(230)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(202)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(202)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: instantiate unknown module uart_byte_rx in CPLD_SOC_AHB_TOP.v(39)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(140)
HDL-8007 ERROR: uart_byte_rx is a black box
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(202)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(202)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(140)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 1 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = J11;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(140)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(140)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(140)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(140)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(140)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(140)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(140)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(140)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(140)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(140)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(140)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(140)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(140)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(140)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(225)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1024 : Implement RAM ram_my_memory(ram_w8x8_w8x8).
SYN-1016 : Merged 1792 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model demux_00008
SYN-1016 : Merged 247 instances.
SYN-1011 : Flatten model MEMMUX_1_5
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 1811 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1688/12184 useful/useless nets, 1515/12064 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 94 distributor mux.
SYN-1016 : Merged 171 instances.
SYN-1015 : Optimize round 1, 24707 better
SYN-1014 : Optimize round 2
SYN-1032 : 1509/435 useful/useless nets, 1336/96 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 131 better
SYN-1014 : Optimize round 3
SYN-1032 : 1509/0 useful/useless nets, 1336/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.616236s wall, 1.669211s user + 0.109201s system = 1.778411s CPU (110.0%)

RUN-1004 : used memory is 304 MB, reserved memory is 245 MB, peak memory is 329 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   100
  #input               35
  #output              65
  #inout                0

Gate Statistics
#Basic gates          775
  #and                177
  #nand                 0
  #or                 121
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 50
  #bufif1               0
  #MX21                 4
  #FADD                 0
  #DFF                423
  #LATCH                0
#MACRO_ADD              4
#MACRO_EQ              13
#MACRO_MUX            390

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |352    |423    |17     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 13 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 99 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1618/29 useful/useless nets, 1447/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1930/0 useful/useless nets, 1759/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 163 better
SYN-2501 : Optimize round 2
SYN-1032 : 1929/0 useful/useless nets, 1758/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1032 : 2035/0 useful/useless nets, 1864/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7185, tnet num: 2053, tinst num: 1867, tnode num: 13081, tedge num: 13054.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2053 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 449 (3.96), #lev = 7 (3.47)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 449 (3.96), #lev = 7 (3.47)
SYN-2581 : Mapping with K=5, #lut = 449 (3.96), #lev = 7 (3.47)
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1076 instances into 449 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1404/0 useful/useless nets, 1233/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 423 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 50 adder to BLE ...
SYN-4008 : Packed 50 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 449 LUT to BLE ...
SYN-4008 : Packed 449 LUT and 236 SEQ to BLE.
SYN-4003 : Packing 187 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (187 nodes)...
SYN-4004 : #1: Packed 63 SEQ (3728 nodes)...
SYN-4004 : #2: Packed 101 SEQ (27970 nodes)...
SYN-4004 : #3: Packed 167 SEQ (16907 nodes)...
SYN-4004 : #4: Packed 183 SEQ (1052 nodes)...
SYN-4004 : #5: Packed 185 SEQ (115 nodes)...
SYN-4004 : #6: Packed 185 SEQ (0 nodes)...
SYN-4005 : Packed 185 SEQ with LUT/SLICE
SYN-4006 : 32 single LUT's are left
SYN-4006 : 187 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 451/746 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   100
  #input               35
  #output              65
  #inout                0

Utilization Statistics
#lut                  567   out of   4480   12.66%
#reg                  423   out of   4480    9.44%
#le                   568
  #lut only           145   out of    568   25.53%
  #reg only             1   out of    568    0.18%
  #lut&reg            422   out of    568   74.30%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   99   out of    202   49.01%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |568   |567   |423   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.212866s wall, 2.371215s user + 0.280802s system = 2.652017s CPU (119.8%)

RUN-1004 : used memory is 313 MB, reserved memory is 255 MB, peak memory is 329 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 14 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5019 WARNING: Net h2h_haddrw[0] useless
SYN-5019 WARNING: Net h2h_haddrw[10] useless
SYN-5019 WARNING: Net h2h_haddrw[11] useless
SYN-5019 WARNING: Net h2h_haddrw[12] useless
SYN-5019 WARNING: Net h2h_haddrw[15] useless
SYN-5019 WARNING: Net h2h_haddrw[16] useless
SYN-5019 WARNING: Net h2h_haddrw[17] useless
SYN-5019 WARNING: Net h2h_haddrw[18] useless
SYN-5019 WARNING: Net h2h_haddrw[19] useless
SYN-5019 WARNING: Net h2h_haddrw[1] useless
SYN-5019 WARNING: Net h2h_haddrw[20] useless
SYN-5019 WARNING: Net h2h_haddrw[21] useless
SYN-5019 WARNING: Net h2h_haddrw[22] useless
SYN-5019 WARNING: Net h2h_haddrw[23] useless
SYN-5019 WARNING: Net h2h_haddrw[24] useless
SYN-5019 WARNING: Net h2h_haddrw[25] useless
SYN-5019 WARNING: Net h2h_haddrw[26] useless
SYN-5019 WARNING: Net h2h_haddrw[27] useless
SYN-5019 WARNING: Net h2h_haddrw[28] useless
SYN-5019 WARNING: Net h2h_haddrw[29] useless
SYN-5019 WARNING: Net h2h_haddrw[2] useless
SYN-5019 WARNING: Net h2h_haddrw[30] useless
SYN-5019 WARNING: Net h2h_haddrw[31] useless
SYN-5019 WARNING: Net h2h_haddrw[3] useless
SYN-5019 WARNING: Net h2h_haddrw[4] useless
SYN-5019 WARNING: Net h2h_haddrw[9] useless
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 391 instances
RUN-1001 : 144 mslices, 143 lslices, 99 pads, 0 brams, 0 dsps
RUN-1001 : There are total 976 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 501 nets have 2 pins
RUN-1001 : 345 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 389 instances, 287 slices, 4 macros(40 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3793, tnet num: 974, tinst num: 389, tnode num: 4611, tedge num: 6031.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 974 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.214682s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (94.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 130655
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.923125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(75): len = 82393.9, overlap = 0
PHY-3002 : Step(76): len = 62385.7, overlap = 1
PHY-3002 : Step(77): len = 53055, overlap = 3.25
PHY-3002 : Step(78): len = 45980.6, overlap = 7.75
PHY-3002 : Step(79): len = 40563.4, overlap = 12.5
PHY-3002 : Step(80): len = 36641.3, overlap = 16.5
PHY-3002 : Step(81): len = 33774.3, overlap = 19.75
PHY-3002 : Step(82): len = 32004.2, overlap = 24
PHY-3002 : Step(83): len = 30444.8, overlap = 25.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.24041e-05
PHY-3002 : Step(84): len = 30253.8, overlap = 24
PHY-3002 : Step(85): len = 31571, overlap = 15.25
PHY-3002 : Step(86): len = 31816, overlap = 14.25
PHY-3002 : Step(87): len = 31055.3, overlap = 14.25
PHY-3002 : Step(88): len = 31012.1, overlap = 14.5
PHY-3002 : Step(89): len = 30346.5, overlap = 15
PHY-3002 : Step(90): len = 30064.5, overlap = 15.25
PHY-3002 : Step(91): len = 29937.4, overlap = 12.5
PHY-3002 : Step(92): len = 29668.7, overlap = 15.5
PHY-3002 : Step(93): len = 29324.3, overlap = 16.75
PHY-3002 : Step(94): len = 29360.7, overlap = 18.5
PHY-3002 : Step(95): len = 29148.5, overlap = 17.75
PHY-3002 : Step(96): len = 29035.5, overlap = 15
PHY-3002 : Step(97): len = 28711.5, overlap = 15.25
PHY-3002 : Step(98): len = 28369.3, overlap = 14.5
PHY-3002 : Step(99): len = 28226.7, overlap = 12.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000124808
PHY-3002 : Step(100): len = 28199.6, overlap = 14.5
PHY-3002 : Step(101): len = 28368.6, overlap = 14
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000249617
PHY-3002 : Step(102): len = 28617.1, overlap = 14.5
PHY-3002 : Step(103): len = 28814.9, overlap = 14
PHY-3002 : Step(104): len = 28757.2, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002386s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.923125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.16237e-06
PHY-3002 : Step(105): len = 28390.9, overlap = 23.75
PHY-3002 : Step(106): len = 28301.6, overlap = 23
PHY-3002 : Step(107): len = 27536.9, overlap = 23
PHY-3002 : Step(108): len = 27154.2, overlap = 25.5
PHY-3002 : Step(109): len = 26906.1, overlap = 26.5
PHY-3002 : Step(110): len = 26170.5, overlap = 28
PHY-3002 : Step(111): len = 25949.9, overlap = 28.25
PHY-3002 : Step(112): len = 25749.2, overlap = 28.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.32474e-06
PHY-3002 : Step(113): len = 25580.5, overlap = 28.25
PHY-3002 : Step(114): len = 25580.5, overlap = 28.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.66495e-05
PHY-3002 : Step(115): len = 25837, overlap = 28.5
PHY-3002 : Step(116): len = 26036.3, overlap = 28.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.923125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.43064e-06
PHY-3002 : Step(117): len = 25934.3, overlap = 51.25
PHY-3002 : Step(118): len = 26352, overlap = 48.75
PHY-3002 : Step(119): len = 26784.1, overlap = 45.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.68613e-05
PHY-3002 : Step(120): len = 26651.5, overlap = 45.25
PHY-3002 : Step(121): len = 26842.1, overlap = 45.25
PHY-3002 : Step(122): len = 27002.3, overlap = 44.75
PHY-3002 : Step(123): len = 27025.5, overlap = 43.25
PHY-3002 : Step(124): len = 27096.8, overlap = 43.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.37226e-05
PHY-3002 : Step(125): len = 27645, overlap = 42.25
PHY-3002 : Step(126): len = 27950.8, overlap = 41.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.74451e-05
PHY-3002 : Step(127): len = 29579.3, overlap = 37.5
PHY-3002 : Step(128): len = 30429.8, overlap = 34.25
PHY-3002 : Step(129): len = 30379.8, overlap = 33.25
PHY-3002 : Step(130): len = 30441.6, overlap = 32.5
PHY-3002 : Step(131): len = 30526.5, overlap = 32.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00013489
PHY-3002 : Step(132): len = 31732.9, overlap = 31.25
PHY-3002 : Step(133): len = 32128.9, overlap = 29.25
PHY-3002 : Step(134): len = 32357.9, overlap = 29.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00026978
PHY-3002 : Step(135): len = 33369.8, overlap = 28
PHY-3002 : Step(136): len = 34063.7, overlap = 29.5
PHY-3002 : Step(137): len = 34498.3, overlap = 28.75
PHY-3002 : Step(138): len = 34433.9, overlap = 30
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000539561
PHY-3002 : Step(139): len = 35448.3, overlap = 28.5
PHY-3002 : Step(140): len = 35823.4, overlap = 27
PHY-3002 : Step(141): len = 36224.9, overlap = 27.25
PHY-3002 : Step(142): len = 36251.2, overlap = 26
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00107912
PHY-3002 : Step(143): len = 37019, overlap = 25.25
PHY-3002 : Step(144): len = 37295.8, overlap = 23.25
PHY-3002 : Step(145): len = 37672.1, overlap = 24
PHY-3002 : Step(146): len = 37786.8, overlap = 24
PHY-3002 : Step(147): len = 37748.5, overlap = 23.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.185933s wall, 0.187201s user + 0.031200s system = 0.218401s CPU (117.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.923125
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000771455
PHY-3002 : Step(148): len = 38140.2, overlap = 8.5
PHY-3002 : Step(149): len = 37545.7, overlap = 11.75
PHY-3002 : Step(150): len = 37081, overlap = 15.75
PHY-3002 : Step(151): len = 36940.5, overlap = 21
PHY-3002 : Step(152): len = 36776.6, overlap = 20.75
PHY-3002 : Step(153): len = 36623.3, overlap = 21
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00152623
PHY-3002 : Step(154): len = 37215, overlap = 21.25
PHY-3002 : Step(155): len = 37362.7, overlap = 20.25
PHY-3002 : Step(156): len = 37606.5, overlap = 19
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0029839
PHY-3002 : Step(157): len = 37942.8, overlap = 18.25
PHY-3002 : Step(158): len = 38180.4, overlap = 17.25
PHY-3002 : Step(159): len = 38473.9, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008799s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (177.3%)

PHY-3001 : Legalized: Len = 39513.4, Over = 0
PHY-3001 : Final: Len = 39513.4, Over = 0
RUN-1003 : finish command "place" in  5.122007s wall, 4.524029s user + 0.858005s system = 5.382034s CPU (105.1%)

RUN-1004 : used memory is 314 MB, reserved memory is 255 MB, peak memory is 329 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 382 to 262
PHY-1001 : Pin misalignment score is improved from 262 to 258
PHY-1001 : Pin misalignment score is improved from 258 to 258
PHY-1001 : Pin local connectivity score is improved from 71 to 0
PHY-1001 : Pin misalignment score is improved from 311 to 276
PHY-1001 : Pin misalignment score is improved from 276 to 274
PHY-1001 : Pin misalignment score is improved from 274 to 274
PHY-1001 : Pin local connectivity score is improved from 41 to 0
PHY-1001 : End pin swap;  0.284761s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (87.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 391 instances
RUN-1001 : 144 mslices, 143 lslices, 99 pads, 0 brams, 0 dsps
RUN-1001 : There are total 976 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 501 nets have 2 pins
RUN-1001 : 345 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 47344, over cnt = 174(2%), over = 388, worst = 10
PHY-1002 : len = 48024, over cnt = 135(1%), over = 241, worst = 4
PHY-1002 : len = 49008, over cnt = 125(1%), over = 169, worst = 3
PHY-1002 : len = 51568, over cnt = 33(0%), over = 36, worst = 2
PHY-1002 : len = 52496, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 52840, over cnt = 10(0%), over = 11, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3793, tnet num: 974, tinst num: 389, tnode num: 4611, tedge num: 6031.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 974 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.898534s wall, 0.686404s user + 0.031200s system = 0.717605s CPU (79.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 5000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.010264s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 5000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 88768, over cnt = 88(0%), over = 88, worst = 1
PHY-1001 : End Routed; 4.317997s wall, 4.134027s user + 0.078001s system = 4.212027s CPU (97.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 87840, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 1; 0.188473s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (99.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 87920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.059536s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (104.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 87920, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 87920
PHY-1001 : End DR Iter 3; 0.017338s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (180.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.655548s wall, 6.115239s user + 0.218401s system = 6.333641s CPU (95.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.952191s wall, 7.144846s user + 0.249602s system = 7.394447s CPU (93.0%)

RUN-1004 : used memory is 254 MB, reserved memory is 262 MB, peak memory is 345 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   100
  #input               35
  #output              65
  #inout                0

Utilization Statistics
#lut                  567   out of   4480   12.66%
#reg                  423   out of   4480    9.44%
#le                   568
  #lut only           145   out of    568   25.53%
  #reg only             1   out of    568    0.18%
  #lut&reg            422   out of    568   74.30%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   99   out of    202   49.01%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3793, tnet num: 974, tinst num: 389, tnode num: 4611, tedge num: 6031.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 974 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.037222s wall, 0.780005s user + 0.078001s system = 0.858005s CPU (82.7%)

RUN-1004 : used memory is 320 MB, reserved memory is 326 MB, peak memory is 345 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 391
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 976, pip num: 8195
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 583 valid insts, and 22705 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  7.199934s wall, 9.843663s user + 0.608404s system = 10.452067s CPU (145.2%)

RUN-1004 : used memory is 334 MB, reserved memory is 334 MB, peak memory is 345 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-8007 ERROR: syntax error near 'output' in CPLD_SOC_AHB_TOP.v(11)
HDL-8007 ERROR: Verilog 2000 keyword output used in incorrect context in CPLD_SOC_AHB_TOP.v(11)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(225)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(225)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(163)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = J11;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = B16;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[2]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment led_out[3]  LOCATION = E14;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2038/8807 useful/useless nets, 1843/8709 useful/useless insts
SYN-1019 : Optimized 22 mux instances.
SYN-1021 : Optimized 24 onehot mux instances.
SYN-1020 : Optimized 123 distributor mux.
SYN-1016 : Merged 238 instances.
SYN-1015 : Optimize round 1, 18151 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1940/525 useful/useless nets, 1745/130 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     reg12_b3
SYN-1002 :     reg3_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 189 better
SYN-1014 : Optimize round 3
SYN-1032 : 1936/1 useful/useless nets, 1741/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 1936/0 useful/useless nets, 1741/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.984358s wall, 1.903212s user + 0.109201s system = 2.012413s CPU (101.4%)

RUN-1004 : used memory is 262 MB, reserved memory is 275 MB, peak memory is 345 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   104
  #input               35
  #output              69
  #inout                0

Gate Statistics
#Basic gates         1088
  #and                317
  #nand                 0
  #or                 211
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 65
  #bufif1               0
  #MX21                13
  #FADD                 0
  #DFF                482
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              25
#MACRO_MUX            465

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |605    |482    |34     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 15 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 104 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2053/30 useful/useless nets, 1859/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2458/0 useful/useless nets, 2265/0 useful/useless insts
SYN-1016 : Merged 18 instances.
SYN-2501 : Optimize round 1, 254 better
SYN-2501 : Optimize round 2
SYN-1032 : 2440/0 useful/useless nets, 2247/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 2892/0 useful/useless nets, 2699/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 10169, tnet num: 2907, tinst num: 2698, tnode num: 16823, tedge num: 17701.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2907 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 554 (3.91), #lev = 7 (3.52)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 554 (3.91), #lev = 7 (3.52)
SYN-2581 : Mapping with K=5, #lut = 554 (3.91), #lev = 7 (3.52)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1805 instances into 555 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1634/0 useful/useless nets, 1441/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 481 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 64 adder to BLE ...
SYN-4008 : Packed 64 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 555 LUT to BLE ...
SYN-4008 : Packed 555 LUT and 278 SEQ to BLE.
SYN-4003 : Packing 203 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (203 nodes)...
SYN-4004 : #1: Packed 75 SEQ (3897 nodes)...
SYN-4004 : #2: Packed 120 SEQ (28295 nodes)...
SYN-4004 : #3: Packed 185 SEQ (18560 nodes)...
SYN-4004 : #4: Packed 201 SEQ (734 nodes)...
SYN-4004 : #5: Packed 201 SEQ (0 nodes)...
SYN-4005 : Packed 201 SEQ with LUT/SLICE
SYN-4006 : 80 single LUT's are left
SYN-4006 : 203 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 557/872 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   104
  #input               35
  #output              69
  #inout                0

Utilization Statistics
#lut                  715   out of   4480   15.96%
#reg                  481   out of   4480   10.74%
#le                   715
  #lut only           234   out of    715   32.73%
  #reg only             0   out of    715    0.00%
  #lut&reg            481   out of    715   67.27%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  104   out of    202   51.49%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |715   |715   |481   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.567839s wall, 2.324415s user + 0.046800s system = 2.371215s CPU (92.3%)

RUN-1004 : used memory is 270 MB, reserved memory is 282 MB, peak memory is 345 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 16 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.041508s wall, 0.920406s user + 0.015600s system = 0.936006s CPU (89.9%)

RUN-1004 : used memory is 270 MB, reserved memory is 282 MB, peak memory is 345 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5019 WARNING: Net h2h_haddrw[0] useless
SYN-5019 WARNING: Net h2h_haddrw[10] useless
SYN-5019 WARNING: Net h2h_haddrw[11] useless
SYN-5019 WARNING: Net h2h_haddrw[12] useless
SYN-5019 WARNING: Net h2h_haddrw[15] useless
SYN-5019 WARNING: Net h2h_haddrw[16] useless
SYN-5019 WARNING: Net h2h_haddrw[17] useless
SYN-5019 WARNING: Net h2h_haddrw[18] useless
SYN-5019 WARNING: Net h2h_haddrw[19] useless
SYN-5019 WARNING: Net h2h_haddrw[1] useless
SYN-5019 WARNING: Net h2h_haddrw[20] useless
SYN-5019 WARNING: Net h2h_haddrw[21] useless
SYN-5019 WARNING: Net h2h_haddrw[22] useless
SYN-5019 WARNING: Net h2h_haddrw[23] useless
SYN-5019 WARNING: Net h2h_haddrw[24] useless
SYN-5019 WARNING: Net h2h_haddrw[25] useless
SYN-5019 WARNING: Net h2h_haddrw[26] useless
SYN-5019 WARNING: Net h2h_haddrw[27] useless
SYN-5019 WARNING: Net h2h_haddrw[28] useless
SYN-5019 WARNING: Net h2h_haddrw[29] useless
SYN-5019 WARNING: Net h2h_haddrw[2] useless
SYN-5019 WARNING: Net h2h_haddrw[30] useless
SYN-5019 WARNING: Net h2h_haddrw[31] useless
SYN-5019 WARNING: Net h2h_haddrw[3] useless
SYN-5019 WARNING: Net h2h_haddrw[4] useless
SYN-5019 WARNING: Net h2h_haddrw[9] useless
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 19 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 468 instances
RUN-1001 : 179 mslices, 179 lslices, 104 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1142 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 573 nets have 2 pins
RUN-1001 : 407 nets have [3 - 5] pins
RUN-1001 : 95 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 466 instances, 358 slices, 9 macros(55 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4558, tnet num: 1140, tinst num: 466, tnode num: 5521, tedge num: 7319.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1140 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.221462s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (98.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 166942
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.904107
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(160): len = 104180, overlap = 0
PHY-3002 : Step(161): len = 77583.6, overlap = 4.25
PHY-3002 : Step(162): len = 64923.6, overlap = 9.75
PHY-3002 : Step(163): len = 55878.9, overlap = 16.5
PHY-3002 : Step(164): len = 48920.2, overlap = 26.25
PHY-3002 : Step(165): len = 44159.5, overlap = 32.75
PHY-3002 : Step(166): len = 40163.4, overlap = 36.75
PHY-3002 : Step(167): len = 36498.6, overlap = 35
PHY-3002 : Step(168): len = 34329.4, overlap = 34.25
PHY-3002 : Step(169): len = 31473.3, overlap = 37.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.48137e-05
PHY-3002 : Step(170): len = 31524.6, overlap = 34.75
PHY-3002 : Step(171): len = 32839.2, overlap = 33
PHY-3002 : Step(172): len = 31455.4, overlap = 33.25
PHY-3002 : Step(173): len = 31079.2, overlap = 32
PHY-3002 : Step(174): len = 31276.6, overlap = 31
PHY-3002 : Step(175): len = 32068.5, overlap = 29
PHY-3002 : Step(176): len = 31500.6, overlap = 28
PHY-3002 : Step(177): len = 31590.8, overlap = 27
PHY-3002 : Step(178): len = 31821.3, overlap = 26
PHY-3002 : Step(179): len = 31533.4, overlap = 25.75
PHY-3002 : Step(180): len = 31567.5, overlap = 25.5
PHY-3002 : Step(181): len = 31047.4, overlap = 25.5
PHY-3002 : Step(182): len = 30898.8, overlap = 25.75
PHY-3002 : Step(183): len = 30583.4, overlap = 23
PHY-3002 : Step(184): len = 30391.7, overlap = 28.25
PHY-3002 : Step(185): len = 30244.5, overlap = 28.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.96275e-05
PHY-3002 : Step(186): len = 30004.5, overlap = 28.5
PHY-3002 : Step(187): len = 30239.2, overlap = 28
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.92549e-05
PHY-3002 : Step(188): len = 30723, overlap = 28.25
PHY-3002 : Step(189): len = 31334.7, overlap = 27.25
PHY-3002 : Step(190): len = 31241.8, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00011851
PHY-3002 : Step(191): len = 31490.9, overlap = 26.5
PHY-3002 : Step(192): len = 31755, overlap = 27
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00023702
PHY-3002 : Step(193): len = 32039.7, overlap = 28.5
PHY-3002 : Step(194): len = 32566.2, overlap = 25.5
PHY-3002 : Step(195): len = 32539.1, overlap = 24.5
PHY-3002 : Step(196): len = 32378, overlap = 23
PHY-3002 : Step(197): len = 32477.9, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002150s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 20%, beta_incr = 0.904107
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.74364e-06
PHY-3002 : Step(198): len = 32046.4, overlap = 33.5
PHY-3002 : Step(199): len = 31911.3, overlap = 35.25
PHY-3002 : Step(200): len = 30699.2, overlap = 33.75
PHY-3002 : Step(201): len = 29996.1, overlap = 34
PHY-3002 : Step(202): len = 29537.4, overlap = 36.25
PHY-3002 : Step(203): len = 29219.3, overlap = 35.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.48728e-06
PHY-3002 : Step(204): len = 28664.3, overlap = 36.25
PHY-3002 : Step(205): len = 28716.7, overlap = 37
PHY-3002 : Step(206): len = 28685.5, overlap = 37.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.80114e-05
PHY-3002 : Step(207): len = 29350.4, overlap = 35.5
PHY-3002 : Step(208): len = 30032.2, overlap = 34
PHY-3002 : Step(209): len = 29929.4, overlap = 33
PHY-3002 : Step(210): len = 29958.1, overlap = 35.25
PHY-3002 : Step(211): len = 30074.7, overlap = 35.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.60228e-05
PHY-3002 : Step(212): len = 30549.7, overlap = 36.5
PHY-3002 : Step(213): len = 30975.4, overlap = 36.25
PHY-3002 : Step(214): len = 31186.8, overlap = 35.75
PHY-3002 : Step(215): len = 31529.9, overlap = 34.25
PHY-3002 : Step(216): len = 31407.6, overlap = 33.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.20456e-05
PHY-3002 : Step(217): len = 31887, overlap = 31.5
PHY-3002 : Step(218): len = 32403.4, overlap = 30.75
PHY-3002 : Step(219): len = 32749.7, overlap = 28.75
PHY-3002 : Step(220): len = 32947.1, overlap = 29
PHY-3002 : Step(221): len = 32838.5, overlap = 30.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 20%, beta_incr = 0.904107
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.64261e-05
PHY-3002 : Step(222): len = 33450.3, overlap = 54.5
PHY-3002 : Step(223): len = 33854, overlap = 54
PHY-3002 : Step(224): len = 33319.1, overlap = 53.5
PHY-3002 : Step(225): len = 32816.9, overlap = 53
PHY-3002 : Step(226): len = 32517.1, overlap = 53
PHY-3002 : Step(227): len = 32070.4, overlap = 51.5
PHY-3002 : Step(228): len = 31701.7, overlap = 51.25
PHY-3002 : Step(229): len = 31105.8, overlap = 53
PHY-3002 : Step(230): len = 30785.7, overlap = 53.5
PHY-3002 : Step(231): len = 30397.1, overlap = 54.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.28523e-05
PHY-3002 : Step(232): len = 31750.3, overlap = 51.5
PHY-3002 : Step(233): len = 32310, overlap = 48.5
PHY-3002 : Step(234): len = 32085.7, overlap = 49.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000103034
PHY-3002 : Step(235): len = 33594.5, overlap = 47
PHY-3002 : Step(236): len = 34640.9, overlap = 43.25
PHY-3002 : Step(237): len = 35036.3, overlap = 44.25
PHY-3002 : Step(238): len = 34632.1, overlap = 43.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000202813
PHY-3002 : Step(239): len = 35979, overlap = 42
PHY-3002 : Step(240): len = 36739.2, overlap = 40.75
PHY-3002 : Step(241): len = 37381.1, overlap = 37.75
PHY-3002 : Step(242): len = 37492, overlap = 35.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000405625
PHY-3002 : Step(243): len = 38434.5, overlap = 36.25
PHY-3002 : Step(244): len = 38805.5, overlap = 36
PHY-3002 : Step(245): len = 39143.5, overlap = 36
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.131595s wall, 0.062400s user + 0.093601s system = 0.156001s CPU (118.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 20%, beta_incr = 0.904107
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000787706
PHY-3002 : Step(246): len = 42737.2, overlap = 25
PHY-3002 : Step(247): len = 42488.1, overlap = 23.75
PHY-3002 : Step(248): len = 41899.6, overlap = 22.5
PHY-3002 : Step(249): len = 41393.1, overlap = 25.25
PHY-3002 : Step(250): len = 41120.3, overlap = 26.5
PHY-3002 : Step(251): len = 40978.4, overlap = 25.75
PHY-3002 : Step(252): len = 41021.1, overlap = 25.75
PHY-3002 : Step(253): len = 40950.8, overlap = 25.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00157541
PHY-3002 : Step(254): len = 41571.7, overlap = 25.25
PHY-3002 : Step(255): len = 41792.3, overlap = 25.25
PHY-3002 : Step(256): len = 42062.3, overlap = 25
PHY-3002 : Step(257): len = 42208.3, overlap = 24.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00315082
PHY-3002 : Step(258): len = 42560.3, overlap = 25
PHY-3002 : Step(259): len = 42749.8, overlap = 24.75
PHY-3002 : Step(260): len = 43139.8, overlap = 25.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009609s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 44259.7, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 750 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 5, deltaY = 2.
PHY-3001 : Final: Len = 44399.7, Over = 0
RUN-1003 : finish command "place" in  5.837629s wall, 5.428835s user + 1.404009s system = 6.832844s CPU (117.0%)

RUN-1004 : used memory is 270 MB, reserved memory is 282 MB, peak memory is 345 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 511 to 365
PHY-1001 : Pin misalignment score is improved from 365 to 359
PHY-1001 : Pin misalignment score is improved from 359 to 359
PHY-1001 : Pin local connectivity score is improved from 78 to 0
PHY-1001 : Pin misalignment score is improved from 415 to 375
PHY-1001 : Pin misalignment score is improved from 375 to 374
PHY-1001 : Pin misalignment score is improved from 374 to 374
PHY-1001 : Pin local connectivity score is improved from 45 to 0
PHY-1001 : End pin swap;  0.340640s wall, 0.358802s user + 0.015600s system = 0.374402s CPU (109.9%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 468 instances
RUN-1001 : 179 mslices, 179 lslices, 104 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1142 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 573 nets have 2 pins
RUN-1001 : 407 nets have [3 - 5] pins
RUN-1001 : 95 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 52960, over cnt = 187(2%), over = 412, worst = 9
PHY-1002 : len = 54168, over cnt = 145(1%), over = 246, worst = 5
PHY-1002 : len = 54840, over cnt = 131(1%), over = 178, worst = 4
PHY-1002 : len = 57800, over cnt = 36(0%), over = 36, worst = 1
PHY-1002 : len = 58696, over cnt = 18(0%), over = 18, worst = 1
PHY-1002 : len = 58696, over cnt = 15(0%), over = 15, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4558, tnet num: 1140, tinst num: 466, tnode num: 5521, tedge num: 7319.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1140 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.753489s wall, 0.717605s user + 0.015600s system = 0.733205s CPU (97.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 6456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.146632s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (106.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 6456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 102272, over cnt = 82(0%), over = 82, worst = 1
PHY-1001 : End Routed; 4.739630s wall, 4.680030s user + 0.343202s system = 5.023232s CPU (106.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 100880, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End DR Iter 1; 0.338859s wall, 0.280802s user + 0.031200s system = 0.312002s CPU (92.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 101096, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.058145s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (80.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 101216, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 101216
PHY-1001 : End DR Iter 3; 0.026921s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (57.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  7.445456s wall, 7.285247s user + 0.624004s system = 7.909251s CPU (106.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  8.664542s wall, 8.455254s user + 0.670804s system = 9.126058s CPU (105.3%)

RUN-1004 : used memory is 301 MB, reserved memory is 313 MB, peak memory is 346 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   104
  #input               35
  #output              69
  #inout                0

Utilization Statistics
#lut                  715   out of   4480   15.96%
#reg                  481   out of   4480   10.74%
#le                   715
  #lut only           234   out of    715   32.73%
  #reg only             0   out of    715    0.00%
  #lut&reg            481   out of    715   67.27%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  104   out of    202   51.49%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4558, tnet num: 1140, tinst num: 466, tnode num: 5521, tedge num: 7319.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1140 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.066519s wall, 0.920406s user + 0.078001s system = 0.998406s CPU (93.6%)

RUN-1004 : used memory is 343 MB, reserved memory is 355 MB, peak memory is 346 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 468
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1142, pip num: 9690
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 609 valid insts, and 27152 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  6.654834s wall, 9.344460s user + 0.249602s system = 9.594062s CPU (144.2%)

RUN-1004 : used memory is 351 MB, reserved memory is 363 MB, peak memory is 359 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.490534s wall, 1.279208s user + 0.078001s system = 1.357209s CPU (91.1%)

RUN-1004 : used memory is 463 MB, reserved memory is 473 MB, peak memory is 465 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.040239s wall, 2.074813s user + 1.138807s system = 3.213621s CPU (11.9%)

RUN-1004 : used memory is 464 MB, reserved memory is 475 MB, peak memory is 467 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.785903s wall, 0.265202s user + 0.405603s system = 0.670804s CPU (9.9%)

RUN-1004 : used memory is 409 MB, reserved memory is 420 MB, peak memory is 467 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.128628s wall, 4.134027s user + 1.684811s system = 5.818837s CPU (16.1%)

RUN-1004 : used memory is 397 MB, reserved memory is 410 MB, peak memory is 467 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit" in  1.049831s wall, 0.920406s user + 0.078001s system = 0.998406s CPU (95.1%)

RUN-1004 : used memory is 404 MB, reserved memory is 417 MB, peak memory is 467 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.400458s wall, 0.140401s user + 0.156001s system = 0.296402s CPU (21.2%)

RUN-1004 : used memory is 408 MB, reserved memory is 421 MB, peak memory is 467 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.095803s wall, 1.092007s user + 0.343202s system = 1.435209s CPU (46.4%)

RUN-1004 : used memory is 396 MB, reserved memory is 408 MB, peak memory is 467 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(225)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(225)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(163)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = J11;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2033/8807 useful/useless nets, 1838/8709 useful/useless insts
SYN-1019 : Optimized 22 mux instances.
SYN-1021 : Optimized 23 onehot mux instances.
SYN-1020 : Optimized 123 distributor mux.
SYN-1016 : Merged 237 instances.
SYN-1015 : Optimize round 1, 18147 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1941/521 useful/useless nets, 1746/129 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg12_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 187 better
SYN-1014 : Optimize round 3
SYN-1032 : 1938/1 useful/useless nets, 1743/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 1938/0 useful/useless nets, 1743/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.785649s wall, 1.622410s user + 0.140401s system = 1.762811s CPU (98.7%)

RUN-1004 : used memory is 308 MB, reserved memory is 321 MB, peak memory is 467 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1090
  #and                317
  #nand                 0
  #or                 211
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                482
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              25
#MACRO_MUX            465

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |607    |482    |34     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 17 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2049/28 useful/useless nets, 1855/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2455/0 useful/useless nets, 2262/0 useful/useless insts
SYN-1016 : Merged 18 instances.
SYN-2501 : Optimize round 1, 253 better
SYN-2501 : Optimize round 2
SYN-1032 : 2437/0 useful/useless nets, 2244/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 2889/0 useful/useless nets, 2696/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 10161, tnet num: 2904, tinst num: 2695, tnode num: 16806, tedge num: 17687.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 548 (3.92), #lev = 7 (3.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 548 (3.92), #lev = 7 (3.56)
SYN-2581 : Mapping with K=5, #lut = 548 (3.92), #lev = 7 (3.56)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1805 instances into 550 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1626/0 useful/useless nets, 1433/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 64 adder to BLE ...
SYN-4008 : Packed 64 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 550 LUT to BLE ...
SYN-4008 : Packed 550 LUT and 277 SEQ to BLE.
SYN-4003 : Packing 203 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (203 nodes)...
SYN-4004 : #1: Packed 73 SEQ (3895 nodes)...
SYN-4004 : #2: Packed 122 SEQ (28323 nodes)...
SYN-4004 : #3: Packed 185 SEQ (18112 nodes)...
SYN-4004 : #4: Packed 201 SEQ (817 nodes)...
SYN-4004 : #5: Packed 201 SEQ (0 nodes)...
SYN-4005 : Packed 201 SEQ with LUT/SLICE
SYN-4006 : 76 single LUT's are left
SYN-4006 : 203 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 552/865 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  707   out of   4480   15.78%
#reg                  480   out of   4480   10.71%
#le                   707
  #lut only           227   out of    707   32.11%
  #reg only             0   out of    707    0.00%
  #lut&reg            480   out of    707   67.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |707   |707   |480   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.539060s wall, 2.277615s user + 0.280802s system = 2.558416s CPU (100.8%)

RUN-1004 : used memory is 317 MB, reserved memory is 330 MB, peak memory is 467 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 18 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5019 WARNING: Net h2h_haddrw[0] useless
SYN-5019 WARNING: Net h2h_haddrw[10] useless
SYN-5019 WARNING: Net h2h_haddrw[11] useless
SYN-5019 WARNING: Net h2h_haddrw[12] useless
SYN-5019 WARNING: Net h2h_haddrw[15] useless
SYN-5019 WARNING: Net h2h_haddrw[16] useless
SYN-5019 WARNING: Net h2h_haddrw[17] useless
SYN-5019 WARNING: Net h2h_haddrw[18] useless
SYN-5019 WARNING: Net h2h_haddrw[19] useless
SYN-5019 WARNING: Net h2h_haddrw[1] useless
SYN-5019 WARNING: Net h2h_haddrw[20] useless
SYN-5019 WARNING: Net h2h_haddrw[21] useless
SYN-5019 WARNING: Net h2h_haddrw[22] useless
SYN-5019 WARNING: Net h2h_haddrw[23] useless
SYN-5019 WARNING: Net h2h_haddrw[24] useless
SYN-5019 WARNING: Net h2h_haddrw[25] useless
SYN-5019 WARNING: Net h2h_haddrw[26] useless
SYN-5019 WARNING: Net h2h_haddrw[27] useless
SYN-5019 WARNING: Net h2h_haddrw[28] useless
SYN-5019 WARNING: Net h2h_haddrw[29] useless
SYN-5019 WARNING: Net h2h_haddrw[2] useless
SYN-5019 WARNING: Net h2h_haddrw[30] useless
SYN-5019 WARNING: Net h2h_haddrw[31] useless
SYN-5019 WARNING: Net h2h_haddrw[3] useless
SYN-5019 WARNING: Net h2h_haddrw[4] useless
SYN-5019 WARNING: Net h2h_haddrw[9] useless
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 19 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 462 instances
RUN-1001 : 177 mslices, 177 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1135 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 569 nets have 2 pins
RUN-1001 : 412 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 460 instances, 354 slices, 9 macros(55 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4513, tnet num: 1133, tinst num: 460, tnode num: 5469, tedge num: 7249.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1133 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.229274s wall, 0.202801s user + 0.031200s system = 0.234002s CPU (102.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 166985
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.905179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(261): len = 100250, overlap = 0
PHY-3002 : Step(262): len = 74747.4, overlap = 3.75
PHY-3002 : Step(263): len = 64030.4, overlap = 5.75
PHY-3002 : Step(264): len = 56400.1, overlap = 13.25
PHY-3002 : Step(265): len = 49744.2, overlap = 15.25
PHY-3002 : Step(266): len = 44945.2, overlap = 19
PHY-3002 : Step(267): len = 39211.1, overlap = 24
PHY-3002 : Step(268): len = 36680.3, overlap = 28.5
PHY-3002 : Step(269): len = 33153.7, overlap = 33.75
PHY-3002 : Step(270): len = 31716.6, overlap = 33.75
PHY-3002 : Step(271): len = 30706, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.60063e-05
PHY-3002 : Step(272): len = 30400.8, overlap = 36
PHY-3002 : Step(273): len = 32543.2, overlap = 26.75
PHY-3002 : Step(274): len = 32910.3, overlap = 23.5
PHY-3002 : Step(275): len = 32315.5, overlap = 23
PHY-3002 : Step(276): len = 32388.1, overlap = 22.75
PHY-3002 : Step(277): len = 32015.9, overlap = 23.25
PHY-3002 : Step(278): len = 31915.1, overlap = 23.75
PHY-3002 : Step(279): len = 31675.8, overlap = 24
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.20126e-05
PHY-3002 : Step(280): len = 31564, overlap = 24.25
PHY-3002 : Step(281): len = 31721.8, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.25569e-05
PHY-3002 : Step(282): len = 31990.4, overlap = 23.75
PHY-3002 : Step(283): len = 32879.1, overlap = 23
PHY-3002 : Step(284): len = 32790.5, overlap = 23
PHY-3002 : Step(285): len = 32766.4, overlap = 22
PHY-3002 : Step(286): len = 32849.6, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 20%, beta_incr = 0.905179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.62425e-06
PHY-3002 : Step(287): len = 32321.9, overlap = 30.25
PHY-3002 : Step(288): len = 32216.7, overlap = 30.25
PHY-3002 : Step(289): len = 31270.2, overlap = 31.5
PHY-3002 : Step(290): len = 29739.5, overlap = 33.5
PHY-3002 : Step(291): len = 29096.6, overlap = 35
PHY-3002 : Step(292): len = 28606.1, overlap = 37.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.2485e-06
PHY-3002 : Step(293): len = 28195.5, overlap = 37.25
PHY-3002 : Step(294): len = 28307.5, overlap = 37.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.41937e-05
PHY-3002 : Step(295): len = 28960.1, overlap = 35.75
PHY-3002 : Step(296): len = 29755.7, overlap = 32.25
PHY-3002 : Step(297): len = 29397.4, overlap = 33.5
PHY-3002 : Step(298): len = 29592.7, overlap = 34.25
PHY-3002 : Step(299): len = 29700, overlap = 34
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.83875e-05
PHY-3002 : Step(300): len = 29825.1, overlap = 34.25
PHY-3002 : Step(301): len = 30258.4, overlap = 33
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.84225e-05
PHY-3002 : Step(302): len = 30386.3, overlap = 31.25
PHY-3002 : Step(303): len = 31512.6, overlap = 29
PHY-3002 : Step(304): len = 31972.8, overlap = 27.5
PHY-3002 : Step(305): len = 32023.6, overlap = 27.5
PHY-3002 : Step(306): len = 32189.7, overlap = 27
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 20%, beta_incr = 0.905179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.08126e-05
PHY-3002 : Step(307): len = 32408.9, overlap = 51
PHY-3002 : Step(308): len = 32814.8, overlap = 50.5
PHY-3002 : Step(309): len = 32433.9, overlap = 50
PHY-3002 : Step(310): len = 31915.1, overlap = 52.25
PHY-3002 : Step(311): len = 30861.3, overlap = 50.75
PHY-3002 : Step(312): len = 30316.9, overlap = 50.75
PHY-3002 : Step(313): len = 29938.5, overlap = 52
PHY-3002 : Step(314): len = 29803.9, overlap = 52
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.16253e-05
PHY-3002 : Step(315): len = 30852.7, overlap = 49.5
PHY-3002 : Step(316): len = 31504.7, overlap = 48.25
PHY-3002 : Step(317): len = 31567.5, overlap = 49.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.32505e-05
PHY-3002 : Step(318): len = 32970.6, overlap = 47.5
PHY-3002 : Step(319): len = 34220, overlap = 46
PHY-3002 : Step(320): len = 34419.1, overlap = 46
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000166501
PHY-3002 : Step(321): len = 35492.6, overlap = 44.5
PHY-3002 : Step(322): len = 36450.1, overlap = 42
PHY-3002 : Step(323): len = 36293, overlap = 40.5
PHY-3002 : Step(324): len = 36267.2, overlap = 40.75
PHY-3002 : Step(325): len = 36453.1, overlap = 38.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000333002
PHY-3002 : Step(326): len = 37567.7, overlap = 36
PHY-3002 : Step(327): len = 37937.7, overlap = 34.25
PHY-3002 : Step(328): len = 38564.6, overlap = 34.5
PHY-3002 : Step(329): len = 38824.7, overlap = 34
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000666004
PHY-3002 : Step(330): len = 39806.2, overlap = 32.75
PHY-3002 : Step(331): len = 40361.7, overlap = 31
PHY-3002 : Step(332): len = 40815, overlap = 31.5
PHY-3002 : Step(333): len = 40891.6, overlap = 32.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.368239s wall, 0.343202s user + 0.109201s system = 0.452403s CPU (122.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 19%, beta_incr = 0.905179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000705343
PHY-3002 : Step(334): len = 42512.1, overlap = 16.75
PHY-3002 : Step(335): len = 42449.9, overlap = 19.75
PHY-3002 : Step(336): len = 41774, overlap = 21.25
PHY-3002 : Step(337): len = 41385, overlap = 23.5
PHY-3002 : Step(338): len = 41138.1, overlap = 25.75
PHY-3002 : Step(339): len = 40862.2, overlap = 25.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00138672
PHY-3002 : Step(340): len = 41516.4, overlap = 24.25
PHY-3002 : Step(341): len = 41791.8, overlap = 25.25
PHY-3002 : Step(342): len = 42076, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00277344
PHY-3002 : Step(343): len = 42489.4, overlap = 26
PHY-3002 : Step(344): len = 42703.5, overlap = 25.5
PHY-3002 : Step(345): len = 42884.4, overlap = 26.5
PHY-3002 : Step(346): len = 42961.5, overlap = 26.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008646s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 43637.5, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 750 tiles.
PHY-3001 : 7 instances has been re-located, deltaX = 4, deltaY = 2.
PHY-3001 : Final: Len = 43587.5, Over = 0
RUN-1003 : finish command "place" in  5.775297s wall, 5.772037s user + 1.341609s system = 7.113646s CPU (123.2%)

RUN-1004 : used memory is 318 MB, reserved memory is 331 MB, peak memory is 467 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 503 to 349
PHY-1001 : Pin misalignment score is improved from 349 to 334
PHY-1001 : Pin misalignment score is improved from 334 to 335
PHY-1001 : Pin local connectivity score is improved from 90 to 0
PHY-1001 : Pin misalignment score is improved from 392 to 360
PHY-1001 : Pin misalignment score is improved from 360 to 360
PHY-1001 : Pin local connectivity score is improved from 37 to 0
PHY-1001 : End pin swap;  0.378469s wall, 0.468003s user + 0.046800s system = 0.514803s CPU (136.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 462 instances
RUN-1001 : 177 mslices, 177 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1135 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 569 nets have 2 pins
RUN-1001 : 412 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 52184, over cnt = 181(2%), over = 420, worst = 12
PHY-1002 : len = 53360, over cnt = 138(1%), over = 256, worst = 4
PHY-1002 : len = 54288, over cnt = 131(1%), over = 176, worst = 3
PHY-1002 : len = 57216, over cnt = 37(0%), over = 39, worst = 2
PHY-1002 : len = 58352, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 58448, over cnt = 9(0%), over = 10, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4513, tnet num: 1133, tinst num: 460, tnode num: 5469, tedge num: 7249.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1133 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 3 out of 1135 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1133 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  0.878201s wall, 0.748805s user + 0.093601s system = 0.842405s CPU (95.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 6728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.078975s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (98.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 6728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.001040s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 105824, over cnt = 74(0%), over = 74, worst = 1
PHY-1001 : End Routed; 4.767766s wall, 4.539629s user + 0.327602s system = 4.867231s CPU (102.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 105016, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 1; 0.107575s wall, 0.093601s user + 0.031200s system = 0.124801s CPU (116.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 105152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 105152
PHY-1001 : End DR Iter 2; 0.057780s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (81.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  7.302173s wall, 6.864044s user + 0.561604s system = 7.425648s CPU (101.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  8.680161s wall, 8.190053s user + 0.717605s system = 8.907657s CPU (102.6%)

RUN-1004 : used memory is 348 MB, reserved memory is 358 MB, peak memory is 467 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  707   out of   4480   15.78%
#reg                  480   out of   4480   10.71%
#le                   707
  #lut only           227   out of    707   32.11%
  #reg only             0   out of    707    0.00%
  #lut&reg            480   out of    707   67.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4513, tnet num: 1133, tinst num: 460, tnode num: 5469, tedge num: 7249.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1133 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.248257s wall, 1.294808s user + 0.202801s system = 1.497610s CPU (120.0%)

RUN-1004 : used memory is 388 MB, reserved memory is 399 MB, peak memory is 467 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 462
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1135, pip num: 9650
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 635 valid insts, and 27021 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  8.766581s wall, 11.466074s user + 0.608404s system = 12.074477s CPU (137.7%)

RUN-1004 : used memory is 394 MB, reserved memory is 405 MB, peak memory is 467 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit" in  1.029951s wall, 0.936006s user + 0.093601s system = 1.029607s CPU (100.0%)

RUN-1004 : used memory is 442 MB, reserved memory is 453 MB, peak memory is 467 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.382857s wall, 0.187201s user + 0.124801s system = 0.312002s CPU (22.6%)

RUN-1004 : used memory is 450 MB, reserved memory is 461 MB, peak memory is 467 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.947996s wall, 1.201208s user + 0.265202s system = 1.466409s CPU (49.7%)

RUN-1004 : used memory is 439 MB, reserved memory is 450 MB, peak memory is 467 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(225)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(225)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(163)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = J11;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(163)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(248)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2033/8807 useful/useless nets, 1838/8709 useful/useless insts
SYN-1019 : Optimized 22 mux instances.
SYN-1021 : Optimized 23 onehot mux instances.
SYN-1020 : Optimized 123 distributor mux.
SYN-1016 : Merged 237 instances.
SYN-1015 : Optimize round 1, 18147 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1941/521 useful/useless nets, 1746/129 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg12_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 187 better
SYN-1014 : Optimize round 3
SYN-1032 : 1938/1 useful/useless nets, 1743/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 1938/0 useful/useless nets, 1743/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.917944s wall, 1.700411s user + 0.140401s system = 1.840812s CPU (96.0%)

RUN-1004 : used memory is 351 MB, reserved memory is 365 MB, peak memory is 467 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1090
  #and                317
  #nand                 0
  #or                 211
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                482
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              25
#MACRO_MUX            465

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |607    |482    |34     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 19 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2049/28 useful/useless nets, 1855/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2455/0 useful/useless nets, 2262/0 useful/useless insts
SYN-1016 : Merged 18 instances.
SYN-2501 : Optimize round 1, 253 better
SYN-2501 : Optimize round 2
SYN-1032 : 2437/0 useful/useless nets, 2244/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 2889/0 useful/useless nets, 2696/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 10161, tnet num: 2904, tinst num: 2695, tnode num: 16806, tedge num: 17687.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 548 (3.92), #lev = 7 (3.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 548 (3.92), #lev = 7 (3.56)
SYN-2581 : Mapping with K=5, #lut = 548 (3.92), #lev = 7 (3.56)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1805 instances into 550 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1626/0 useful/useless nets, 1433/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 64 adder to BLE ...
SYN-4008 : Packed 64 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 550 LUT to BLE ...
SYN-4008 : Packed 550 LUT and 277 SEQ to BLE.
SYN-4003 : Packing 203 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (203 nodes)...
SYN-4004 : #1: Packed 73 SEQ (3895 nodes)...
SYN-4004 : #2: Packed 122 SEQ (28323 nodes)...
SYN-4004 : #3: Packed 185 SEQ (18112 nodes)...
SYN-4004 : #4: Packed 201 SEQ (817 nodes)...
SYN-4004 : #5: Packed 201 SEQ (0 nodes)...
SYN-4005 : Packed 201 SEQ with LUT/SLICE
SYN-4006 : 76 single LUT's are left
SYN-4006 : 203 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 552/865 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  707   out of   4480   15.78%
#reg                  480   out of   4480   10.71%
#le                   707
  #lut only           227   out of    707   32.11%
  #reg only             0   out of    707    0.00%
  #lut&reg            480   out of    707   67.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |707   |707   |480   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.430125s wall, 2.324415s user + 0.046800s system = 2.371215s CPU (97.6%)

RUN-1004 : used memory is 353 MB, reserved memory is 366 MB, peak memory is 467 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 20 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5019 WARNING: Net h2h_haddrw[0] useless
SYN-5019 WARNING: Net h2h_haddrw[10] useless
SYN-5019 WARNING: Net h2h_haddrw[11] useless
SYN-5019 WARNING: Net h2h_haddrw[12] useless
SYN-5019 WARNING: Net h2h_haddrw[15] useless
SYN-5019 WARNING: Net h2h_haddrw[16] useless
SYN-5019 WARNING: Net h2h_haddrw[17] useless
SYN-5019 WARNING: Net h2h_haddrw[18] useless
SYN-5019 WARNING: Net h2h_haddrw[19] useless
SYN-5019 WARNING: Net h2h_haddrw[1] useless
SYN-5019 WARNING: Net h2h_haddrw[20] useless
SYN-5019 WARNING: Net h2h_haddrw[21] useless
SYN-5019 WARNING: Net h2h_haddrw[22] useless
SYN-5019 WARNING: Net h2h_haddrw[23] useless
SYN-5019 WARNING: Net h2h_haddrw[24] useless
SYN-5019 WARNING: Net h2h_haddrw[25] useless
SYN-5019 WARNING: Net h2h_haddrw[26] useless
SYN-5019 WARNING: Net h2h_haddrw[27] useless
SYN-5019 WARNING: Net h2h_haddrw[28] useless
SYN-5019 WARNING: Net h2h_haddrw[29] useless
SYN-5019 WARNING: Net h2h_haddrw[2] useless
SYN-5019 WARNING: Net h2h_haddrw[30] useless
SYN-5019 WARNING: Net h2h_haddrw[31] useless
SYN-5019 WARNING: Net h2h_haddrw[3] useless
SYN-5019 WARNING: Net h2h_haddrw[4] useless
SYN-5019 WARNING: Net h2h_haddrw[9] useless
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 19 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 462 instances
RUN-1001 : 177 mslices, 177 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1135 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 569 nets have 2 pins
RUN-1001 : 412 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 460 instances, 354 slices, 9 macros(55 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4513, tnet num: 1133, tinst num: 460, tnode num: 5469, tedge num: 7249.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1133 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.245563s wall, 0.218401s user + 0.015600s system = 0.234002s CPU (95.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 166985
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.905179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(347): len = 100250, overlap = 0
PHY-3002 : Step(348): len = 74747.4, overlap = 3.75
PHY-3002 : Step(349): len = 64030.4, overlap = 5.75
PHY-3002 : Step(350): len = 56400.1, overlap = 13.25
PHY-3002 : Step(351): len = 49744.2, overlap = 15.25
PHY-3002 : Step(352): len = 44945.2, overlap = 19
PHY-3002 : Step(353): len = 39211.1, overlap = 24
PHY-3002 : Step(354): len = 36680.3, overlap = 28.5
PHY-3002 : Step(355): len = 33153.7, overlap = 33.75
PHY-3002 : Step(356): len = 31716.6, overlap = 33.75
PHY-3002 : Step(357): len = 30706, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.60063e-05
PHY-3002 : Step(358): len = 30400.8, overlap = 36
PHY-3002 : Step(359): len = 32543.2, overlap = 26.75
PHY-3002 : Step(360): len = 32910.3, overlap = 23.5
PHY-3002 : Step(361): len = 32315.5, overlap = 23
PHY-3002 : Step(362): len = 32388.1, overlap = 22.75
PHY-3002 : Step(363): len = 32015.9, overlap = 23.25
PHY-3002 : Step(364): len = 31915.1, overlap = 23.75
PHY-3002 : Step(365): len = 31675.8, overlap = 24
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.20126e-05
PHY-3002 : Step(366): len = 31564, overlap = 24.25
PHY-3002 : Step(367): len = 31721.8, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.25569e-05
PHY-3002 : Step(368): len = 31990.4, overlap = 23.75
PHY-3002 : Step(369): len = 32879.1, overlap = 23
PHY-3002 : Step(370): len = 32790.5, overlap = 23
PHY-3002 : Step(371): len = 32766.4, overlap = 22
PHY-3002 : Step(372): len = 32849.6, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003465s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 20%, beta_incr = 0.905179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.62425e-06
PHY-3002 : Step(373): len = 32321.9, overlap = 30.25
PHY-3002 : Step(374): len = 32216.7, overlap = 30.25
PHY-3002 : Step(375): len = 31270.2, overlap = 31.5
PHY-3002 : Step(376): len = 29739.5, overlap = 33.5
PHY-3002 : Step(377): len = 29096.6, overlap = 35
PHY-3002 : Step(378): len = 28606.1, overlap = 37.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.2485e-06
PHY-3002 : Step(379): len = 28195.5, overlap = 37.25
PHY-3002 : Step(380): len = 28307.5, overlap = 37.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.41937e-05
PHY-3002 : Step(381): len = 28960.1, overlap = 35.75
PHY-3002 : Step(382): len = 29755.7, overlap = 32.25
PHY-3002 : Step(383): len = 29397.4, overlap = 33.5
PHY-3002 : Step(384): len = 29592.7, overlap = 34.25
PHY-3002 : Step(385): len = 29700, overlap = 34
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.83875e-05
PHY-3002 : Step(386): len = 29825.1, overlap = 34.25
PHY-3002 : Step(387): len = 30258.4, overlap = 33
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.84225e-05
PHY-3002 : Step(388): len = 30386.3, overlap = 31.25
PHY-3002 : Step(389): len = 31512.6, overlap = 29
PHY-3002 : Step(390): len = 31972.8, overlap = 27.5
PHY-3002 : Step(391): len = 32023.6, overlap = 27.5
PHY-3002 : Step(392): len = 32189.7, overlap = 27
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 20%, beta_incr = 0.905179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.08126e-05
PHY-3002 : Step(393): len = 32408.9, overlap = 51
PHY-3002 : Step(394): len = 32814.8, overlap = 50.5
PHY-3002 : Step(395): len = 32433.9, overlap = 50
PHY-3002 : Step(396): len = 31915.1, overlap = 52.25
PHY-3002 : Step(397): len = 30861.3, overlap = 50.75
PHY-3002 : Step(398): len = 30316.9, overlap = 50.75
PHY-3002 : Step(399): len = 29938.5, overlap = 52
PHY-3002 : Step(400): len = 29803.9, overlap = 52
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.16253e-05
PHY-3002 : Step(401): len = 30852.7, overlap = 49.5
PHY-3002 : Step(402): len = 31504.7, overlap = 48.25
PHY-3002 : Step(403): len = 31567.5, overlap = 49.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.32505e-05
PHY-3002 : Step(404): len = 32970.6, overlap = 47.5
PHY-3002 : Step(405): len = 34220, overlap = 46
PHY-3002 : Step(406): len = 34419.1, overlap = 46
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000166501
PHY-3002 : Step(407): len = 35492.6, overlap = 44.5
PHY-3002 : Step(408): len = 36450.1, overlap = 42
PHY-3002 : Step(409): len = 36293, overlap = 40.5
PHY-3002 : Step(410): len = 36267.2, overlap = 40.75
PHY-3002 : Step(411): len = 36453.1, overlap = 38.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000333002
PHY-3002 : Step(412): len = 37567.7, overlap = 36
PHY-3002 : Step(413): len = 37937.7, overlap = 34.25
PHY-3002 : Step(414): len = 38564.6, overlap = 34.5
PHY-3002 : Step(415): len = 38824.7, overlap = 34
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000666004
PHY-3002 : Step(416): len = 39806.2, overlap = 32.75
PHY-3002 : Step(417): len = 40361.7, overlap = 31
PHY-3002 : Step(418): len = 40815, overlap = 31.5
PHY-3002 : Step(419): len = 40891.6, overlap = 32.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.180386s wall, 0.109201s user + 0.031200s system = 0.140401s CPU (77.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 19%, beta_incr = 0.905179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000705343
PHY-3002 : Step(420): len = 42512.1, overlap = 16.75
PHY-3002 : Step(421): len = 42449.9, overlap = 19.75
PHY-3002 : Step(422): len = 41774, overlap = 21.25
PHY-3002 : Step(423): len = 41385, overlap = 23.5
PHY-3002 : Step(424): len = 41138.1, overlap = 25.75
PHY-3002 : Step(425): len = 40862.2, overlap = 25.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00138672
PHY-3002 : Step(426): len = 41516.4, overlap = 24.25
PHY-3002 : Step(427): len = 41791.8, overlap = 25.25
PHY-3002 : Step(428): len = 42076, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00277344
PHY-3002 : Step(429): len = 42489.4, overlap = 26
PHY-3002 : Step(430): len = 42703.5, overlap = 25.5
PHY-3002 : Step(431): len = 42884.4, overlap = 26.5
PHY-3002 : Step(432): len = 42961.5, overlap = 26.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008650s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (360.7%)

PHY-3001 : Legalized: Len = 43637.5, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 750 tiles.
PHY-3001 : 7 instances has been re-located, deltaX = 4, deltaY = 2.
PHY-3001 : Final: Len = 43587.5, Over = 0
RUN-1003 : finish command "place" in  4.755797s wall, 4.617630s user + 0.858005s system = 5.475635s CPU (115.1%)

RUN-1004 : used memory is 362 MB, reserved memory is 366 MB, peak memory is 467 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 503 to 349
PHY-1001 : Pin misalignment score is improved from 349 to 334
PHY-1001 : Pin misalignment score is improved from 334 to 335
PHY-1001 : Pin local connectivity score is improved from 90 to 0
PHY-1001 : Pin misalignment score is improved from 392 to 360
PHY-1001 : Pin misalignment score is improved from 360 to 360
PHY-1001 : Pin local connectivity score is improved from 37 to 0
PHY-1001 : End pin swap;  0.321686s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (92.1%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 462 instances
RUN-1001 : 177 mslices, 177 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1135 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 569 nets have 2 pins
RUN-1001 : 412 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 52184, over cnt = 181(2%), over = 420, worst = 12
PHY-1002 : len = 53360, over cnt = 138(1%), over = 256, worst = 4
PHY-1002 : len = 54288, over cnt = 131(1%), over = 176, worst = 3
PHY-1002 : len = 57216, over cnt = 37(0%), over = 39, worst = 2
PHY-1002 : len = 58352, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 58448, over cnt = 9(0%), over = 10, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4513, tnet num: 1133, tinst num: 460, tnode num: 5469, tedge num: 7249.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1133 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 3 out of 1135 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1133 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.311902s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (59.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 6728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.078226s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (79.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 6728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 105824, over cnt = 74(0%), over = 74, worst = 1
PHY-1001 : End Routed; 10.590478s wall, 5.241634s user + 0.140401s system = 5.382034s CPU (50.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 105016, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 1; 0.157250s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (89.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 105152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 105152
PHY-1001 : End DR Iter 2; 0.058936s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (79.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.065054s wall, 7.519248s user + 0.249602s system = 7.768850s CPU (55.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.851710s wall, 8.736056s user + 0.265202s system = 9.001258s CPU (56.8%)

RUN-1004 : used memory is 377 MB, reserved memory is 378 MB, peak memory is 467 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  707   out of   4480   15.78%
#reg                  480   out of   4480   10.71%
#le                   707
  #lut only           227   out of    707   32.11%
  #reg only             0   out of    707    0.00%
  #lut&reg            480   out of    707   67.89%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.650177s wall, 0.826805s user + 0.234002s system = 1.060807s CPU (64.3%)

RUN-1004 : used memory is 377 MB, reserved memory is 378 MB, peak memory is 467 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4513, tnet num: 1133, tinst num: 460, tnode num: 5469, tedge num: 7249.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1133 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.877480s wall, 1.170008s user + 0.171601s system = 1.341609s CPU (71.5%)

RUN-1004 : used memory is 406 MB, reserved memory is 408 MB, peak memory is 467 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 462
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1135, pip num: 9650
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 635 valid insts, and 27021 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  8.696250s wall, 10.764069s user + 0.577204s system = 11.341273s CPU (130.4%)

RUN-1004 : used memory is 407 MB, reserved memory is 408 MB, peak memory is 467 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.507460s wall, 1.326008s user + 0.078001s system = 1.404009s CPU (93.1%)

RUN-1004 : used memory is 505 MB, reserved memory is 505 MB, peak memory is 508 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(225)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.612106s wall, 5.007632s user + 2.277615s system = 7.285247s CPU (26.4%)

RUN-1004 : used memory is 503 MB, reserved memory is 507 MB, peak memory is 509 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.797280s wall, 0.405603s user + 0.499203s system = 0.904806s CPU (13.3%)

RUN-1004 : used memory is 447 MB, reserved memory is 452 MB, peak memory is 509 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.761400s wall, 7.254047s user + 2.979619s system = 10.233666s CPU (27.8%)

RUN-1004 : used memory is 436 MB, reserved memory is 443 MB, peak memory is 509 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(226)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(226)
