
*** Running vivado
    with args -log ex1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ex1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ex1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/users/fmcta'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/users/fmcta/aula3/aula3.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'ex1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
ex1_BinToBCD16_0_0
ex1_clock_divider_0_0
ex1_Decimal_to_Displays_0_0
ex1_contador_0_2

Command: synth_design -top ex1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16824 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 291.027 ; gain = 80.660
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ex1_wrapper' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/hdl/ex1_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'ex1' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/hdl/ex1.vhd:14' bound to instance 'ex1_i' of component 'ex1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/hdl/ex1_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'ex1' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/hdl/ex1.vhd:28]
INFO: [Synth 8-3491] module 'ex1_BinToBCD16_0_0' declared at 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_BinToBCD16_0_0/synth/ex1_BinToBCD16_0_0.vhd:56' bound to instance 'BinToBCD16_0' of component 'ex1_BinToBCD16_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/hdl/ex1.vhd:92]
INFO: [Synth 8-638] synthesizing module 'ex1_BinToBCD16_0_0' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_BinToBCD16_0_0/synth/ex1_BinToBCD16_0_0.vhd:71]
	Parameter size_of_data_to_convert bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'BinToBCD16' declared at 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ipshared/3147/Binary_to_BCD16.vhd:6' bound to instance 'U0' of component 'BinToBCD16' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_BinToBCD16_0_0/synth/ex1_BinToBCD16_0_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'BinToBCD16' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ipshared/3147/Binary_to_BCD16.vhd:19]
	Parameter size_of_data_to_convert bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinToBCD16' (1#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ipshared/3147/Binary_to_BCD16.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ex1_BinToBCD16_0_0' (2#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_BinToBCD16_0_0/synth/ex1_BinToBCD16_0_0.vhd:71]
INFO: [Synth 8-3491] module 'ex1_Decimal_to_Displays_0_0' declared at 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_Decimal_to_Displays_0_0/synth/ex1_Decimal_to_Displays_0_0.vhd:56' bound to instance 'Decimal_to_Displays_0' of component 'ex1_Decimal_to_Displays_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/hdl/ex1.vhd:105]
INFO: [Synth 8-638] synthesizing module 'ex1_Decimal_to_Displays_0_0' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_Decimal_to_Displays_0_0/synth/ex1_Decimal_to_Displays_0_0.vhd:66]
INFO: [Synth 8-3491] module 'Decimal_to_Displays' declared at 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ipshared/843d/src/Decimal_to_Displays.vhd:34' bound to instance 'U0' of component 'Decimal_to_Displays' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_Decimal_to_Displays_0_0/synth/ex1_Decimal_to_Displays_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Decimal_to_Displays' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ipshared/843d/src/Decimal_to_Displays.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Decimal_to_Displays' (3#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ipshared/843d/src/Decimal_to_Displays.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ex1_Decimal_to_Displays_0_0' (4#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_Decimal_to_Displays_0_0/synth/ex1_Decimal_to_Displays_0_0.vhd:66]
INFO: [Synth 8-3491] module 'ex1_clock_divider_0_0' declared at 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_clock_divider_0_0/synth/ex1_clock_divider_0_0.vhd:56' bound to instance 'clock_divider_0' of component 'ex1_clock_divider_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/hdl/ex1.vhd:113]
INFO: [Synth 8-638] synthesizing module 'ex1_clock_divider_0_0' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_clock_divider_0_0/synth/ex1_clock_divider_0_0.vhd:64]
	Parameter how_fast bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ipshared/5ec7/clock_divider.vhd:6' bound to instance 'U0' of component 'clock_divider' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_clock_divider_0_0/synth/ex1_clock_divider_0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ipshared/5ec7/clock_divider.vhd:11]
	Parameter how_fast bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (5#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ipshared/5ec7/clock_divider.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'ex1_clock_divider_0_0' (6#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_clock_divider_0_0/synth/ex1_clock_divider_0_0.vhd:64]
INFO: [Synth 8-3491] module 'ex1_contador_0_2' declared at 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/synth/ex1_contador_0_2.vhd:56' bound to instance 'contador_0' of component 'ex1_contador_0_2' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/hdl/ex1.vhd:119]
INFO: [Synth 8-638] synthesizing module 'ex1_contador_0_2' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/synth/ex1_contador_0_2.vhd:65]
INFO: [Synth 8-3491] module 'contador' declared at 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ipshared/2cd2/aula3/aula3.srcs/sources_1/new/contador.vhd:35' bound to instance 'U0' of component 'contador' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/synth/ex1_contador_0_2.vhd:85]
INFO: [Synth 8-638] synthesizing module 'contador' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ipshared/2cd2/aula3/aula3.srcs/sources_1/new/contador.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'contador' (7#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ipshared/2cd2/aula3/aula3.srcs/sources_1/new/contador.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ex1_contador_0_2' (8#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/synth/ex1_contador_0_2.vhd:65]
INFO: [Synth 8-3491] module 'ex1_xlconstant_0_0' declared at 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.runs/synth_1/.Xil/Vivado-17172-TiagoHenriques/realtime/ex1_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'ex1_xlconstant_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/hdl/ex1.vhd:126]
INFO: [Synth 8-638] synthesizing module 'ex1_xlconstant_0_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.runs/synth_1/.Xil/Vivado-17172-TiagoHenriques/realtime/ex1_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'ex1' (9#1) [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/hdl/ex1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ex1_wrapper' (10#1) [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/hdl/ex1_wrapper.vhd:24]
WARNING: [Synth 8-3331] design contador has unconnected port clk
WARNING: [Synth 8-3331] design contador has unconnected port btnC
WARNING: [Synth 8-3331] design clock_divider has unconnected port reset
WARNING: [Synth 8-3331] design BinToBCD16 has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 328.398 ; gain = 118.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 328.398 ; gain = 118.031
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex1_xlconstant_0_0' instantiated as 'ex1_i/xlconstant_0' [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/hdl/ex1.vhd:126]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.runs/synth_1/.Xil/Vivado-17172-TiagoHenriques/dcp/ex1_xlconstant_1_0_in_context.xdc] for cell 'ex1_i/xlconstant_0'
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.runs/synth_1/.Xil/Vivado-17172-TiagoHenriques/dcp/ex1_xlconstant_1_0_in_context.xdc] for cell 'ex1_i/xlconstant_0'
Parsing XDC File [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc] for cell 'ex1_i/contador_0/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:8]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:170]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:172]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:173]
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:175]
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:176]
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:178]
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:179]
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:181]
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:182]
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:184]
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:185]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc:207]
Finished Parsing XDC File [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc] for cell 'ex1_i/contador_0/U0'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ex1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/sources_1/bd/ex1/ip/ex1_contador_0_2/Desktop/Filipe/Universidade/CR/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ex1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ex1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:109]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:109]
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ex1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ex1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ex1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ex1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ex1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 644.234 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 644.234 ; gain = 433.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 644.234 ; gain = 433.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ex1_i/contador_0/U0. (constraint file  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for ex1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex1_i/BinToBCD16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex1_i/Decimal_to_Displays_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex1_i/clock_divider_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex1_i/contador_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 644.234 ; gain = 433.867
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "segments" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "segments" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 644.234 ; gain = 433.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   3 Input     32 Bit        Muxes := 14    
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  18 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BinToBCD16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Decimal_to_Displays 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  18 Input      7 Bit        Muxes := 1     
Module contador 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   3 Input     32 Bit        Muxes := 14    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design contador has unconnected port clk
WARNING: [Synth 8-3331] design contador has unconnected port btnC
WARNING: [Synth 8-3331] design ex1_clock_divider_0_0 has unconnected port reset
WARNING: [Synth 8-3331] design ex1_BinToBCD16_0_0 has unconnected port reset
INFO: [Synth 8-3886] merging instance 'ex1_i/Decimal_to_Displays_0/U0/an_reg[2]' (FDS) to 'ex1_i/Decimal_to_Displays_0/U0/an_reg[7]'
INFO: [Synth 8-3886] merging instance 'ex1_i/Decimal_to_Displays_0/U0/an_reg[3]' (FDS) to 'ex1_i/Decimal_to_Displays_0/U0/an_reg[7]'
INFO: [Synth 8-3886] merging instance 'ex1_i/Decimal_to_Displays_0/U0/an_reg[4]' (FDS) to 'ex1_i/Decimal_to_Displays_0/U0/an_reg[7]'
INFO: [Synth 8-3886] merging instance 'ex1_i/Decimal_to_Displays_0/U0/an_reg[5]' (FDS) to 'ex1_i/Decimal_to_Displays_0/U0/an_reg[7]'
INFO: [Synth 8-3886] merging instance 'ex1_i/Decimal_to_Displays_0/U0/an_reg[6]' (FDS) to 'ex1_i/Decimal_to_Displays_0/U0/an_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ex1_i/Decimal_to_Displays_0/\U0/an_reg[7] )
INFO: [Synth 8-3332] Sequential element (U0/an_reg[7]) is unused and will be removed from module ex1_Decimal_to_Displays_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 644.234 ; gain = 433.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ex1_i/contador_0/U0/clk' to pin '{ex1_i/clock_divider_0/i_0/U0/internal_clock_reg[15]/Q}'
WARNING: [Synth 8-565] redefining clock 'sys_clk_pin'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 644.234 ; gain = 433.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 644.234 ; gain = 433.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 650.289 ; gain = 439.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:56 . Memory (MB): peak = 650.289 ; gain = 439.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:56 . Memory (MB): peak = 650.289 ; gain = 439.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:56 . Memory (MB): peak = 650.289 ; gain = 439.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:56 . Memory (MB): peak = 650.289 ; gain = 439.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 650.289 ; gain = 439.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 650.289 ; gain = 439.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |ex1_xlconstant_0_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |ex1_xlconstant_0_0_bbox |     1|
|2     |BUFG                    |     1|
|3     |CARRY4                  |    21|
|4     |LUT1                    |    19|
|5     |LUT2                    |    27|
|6     |LUT3                    |    28|
|7     |LUT4                    |    46|
|8     |LUT5                    |    59|
|9     |LUT6                    |    76|
|10    |FDRE                    |    89|
|11    |IBUF                    |    18|
|12    |OBUF                    |    15|
+------+------------------------+------+

Report Instance Areas: 
+------+--------------------------+----------------------------+------+
|      |Instance                  |Module                      |Cells |
+------+--------------------------+----------------------------+------+
|1     |top                       |                            |   400|
|2     |  ex1_i                   |ex1                         |   366|
|3     |    BinToBCD16_0          |ex1_BinToBCD16_0_0          |   134|
|4     |      U0                  |BinToBCD16                  |   134|
|5     |    Decimal_to_Displays_0 |ex1_Decimal_to_Displays_0_0 |    25|
|6     |      U0                  |Decimal_to_Displays         |    25|
|7     |    clock_divider_0       |ex1_clock_divider_0_0       |    36|
|8     |      U0                  |clock_divider               |    36|
|9     |    contador_0            |ex1_contador_0_2            |   170|
|10    |      U0                  |contador                    |   170|
+------+--------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 650.289 ; gain = 439.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 650.289 ; gain = 115.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 650.289 ; gain = 439.922
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 115 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 650.289 ; gain = 436.906
INFO: [Common 17-1381] The checkpoint 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex1/project_ex1.runs/synth_1/ex1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 650.289 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 02 10:43:56 2017...
