#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Nov 21 15:00:50 2022
# Process ID: 19684
# Current directory: D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28612 D:\Sergio\UNIVERSIDAD\4 - Cuarto\Trabajos\Trabajo_VHDL\Trabajo_VHDL.xpr
# Log file: D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/vivado.log
# Journal file: D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivaldo/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:48 ; elapsed = 00:00:17 . Memory (MB): peak = 1451.090 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Sergio\UNIVERSIDAD\4 - Cuarto\Trabajos\Trabajo_VHDL\Trabajo_VHDL.srcs\sim_1\new\tb_edgedtctr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Sergio\UNIVERSIDAD\4 - Cuarto\Trabajos\Trabajo_VHDL\Trabajo_VHDL.srcs\sources_1\new\TOP.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_edgedtctr'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivaldo/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_edgedtctr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_edgedtctr_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sim_1/new/tb_edgedtctr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_edgedtctr'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xelab -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_edgedtctr_behav xil_defaultlib.tb_edgedtctr -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivaldo/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_edgedtctr_behav xil_defaultlib.tb_edgedtctr -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [\SYNCHRNZR(witdh=4)\]
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [\EDGEDTCTR(witdh=4)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_edgedtctr
Built simulation snapshot tb_edgedtctr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_edgedtctr_behav -key {Behavioral:sim_1:Functional:tb_edgedtctr} -tclbatch {tb_edgedtctr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_edgedtctr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
Failure: Simulation finished.
Time: 1020 ns  Iteration: 0  Process: /tb_edgedtctr/line__51  File: D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sim_1/new/tb_edgedtctr.vhd
$finish called at time : 1020 ns : File "D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sim_1/new/tb_edgedtctr.vhd" Line 71
xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1451.090 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_edgedtctr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1451.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivaldo/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xelab -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivaldo/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.DECODER [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [\SYNCHRNZR(witdh=4)\]
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [\EDGEDTCTR(witdh=4)\]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1451.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_edgedtctr [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_edgedtctr'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivaldo/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_edgedtctr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_edgedtctr_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xelab -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_edgedtctr_behav xil_defaultlib.tb_edgedtctr -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivaldo/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_edgedtctr_behav xil_defaultlib.tb_edgedtctr -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_edgedtctr_behav -key {Behavioral:sim_1:Functional:tb_edgedtctr} -tclbatch {tb_edgedtctr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_edgedtctr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
Failure: Simulation finished.
Time: 1020 ns  Iteration: 0  Process: /tb_edgedtctr/line__51  File: D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sim_1/new/tb_edgedtctr.vhd
$finish called at time : 1020 ns : File "D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sim_1/new/tb_edgedtctr.vhd" Line 71
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_edgedtctr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1451.090 ; gain = 0.000
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivaldo/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sources_1/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xelab -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivaldo/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.DECODER [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [\SYNCHRNZR(witdh=4)\]
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [\EDGEDTCTR(witdh=4)\]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1451.090 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1451.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivaldo/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sources_1/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1927.035 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xelab -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivaldo/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.DECODER [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [\SYNCHRNZR(witdh=4)\]
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [\EDGEDTCTR(witdh=4)\]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1927.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open {D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sources_1/new/ESTADOS.vhd} w ]
add_files {{D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sources_1/new/ESTADOS.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivaldo/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sources_1/new/DECODER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DECODER'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sources_1/new/EDGEDTCTR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sources_1/new/ESTADOS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ESTADOS'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sources_1/new/SYNCHRNZR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sources_1/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1959.164 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xelab -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivaldo/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 7 [D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sim_1/new/tb_top.vhd:19]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_top in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1959.164 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivaldo/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sources_1/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xelab -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivaldo/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 9 elements ; expected 8 [D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sim_1/new/tb_top.vhd:19]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_top in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1959.164 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivaldo/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xelab -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivaldo/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [\SYNCHRNZR(witdh=4)\]
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [\EDGEDTCTR(witdh=4)\]
Compiling architecture behavioral of entity xil_defaultlib.ESTADOS [\ESTADOS(witdh=4)\]
Compiling architecture dataflow of entity xil_defaultlib.DECODER [\DECODER(displays=8,segmentos=7)...]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1959.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivaldo/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sources_1/new/DECODER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DECODER'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xelab -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivaldo/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [\SYNCHRNZR(witdh=4)\]
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [\EDGEDTCTR(witdh=4)\]
Compiling architecture behavioral of entity xil_defaultlib.ESTADOS [\ESTADOS(witdh=4)\]
Compiling architecture dataflow of entity xil_defaultlib.DECODER [\DECODER(displays=8,segmentos=7)...]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1959.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open {D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sources_1/new/TEMPORIZADOR.vhd} w ]
add_files {{D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sources_1/new/TEMPORIZADOR.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivaldo/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sources_1/new/ESTADOS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ESTADOS'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sources_1/new/TEMPORIZADOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TEMPORIZADOR'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xelab -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivaldo/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sources_1/new/TOP.vhd, line 53. Unresolved signal "estado_actual" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2020.914 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivaldo/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sources_1/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xelab -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivaldo/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sources_1/new/TOP.vhd, line 53. Unresolved signal "estado" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivaldo/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sources_1/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xelab -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivaldo/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sources_1/new/TOP.vhd, line 53. Unresolved signal "aux_estado" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivaldo/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sources_1/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim'
"xelab -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivaldo/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 48c61e537f874662a70abe5daf4915b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.srcs/sources_1/new/TOP.vhd, line 53. Unresolved signal "aux_estado" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Sergio/UNIVERSIDAD/4 - Cuarto/Trabajos/Trabajo_VHDL/Trabajo_VHDL.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2020.914 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 21 16:59:46 2022...
