@P:  Worst Slack : 1.444
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock - Estimated Frequency : 255.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock - Requested Frequency : 100.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock - Estimated Period : 3.921
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock - Requested Period : 10.000
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock - Slack : 6.079
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock - Estimated Frequency : 255.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock - Requested Frequency : 100.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock - Estimated Period : 3.921
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock - Requested Period : 10.000
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock - Slack : 6.079
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock - Estimated Frequency : 255.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock - Requested Frequency : 100.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock - Estimated Period : 3.921
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock - Requested Period : 10.000
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock - Slack : 6.079
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock - Estimated Frequency : 255.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock - Requested Frequency : 100.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock - Estimated Period : 3.921
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock - Requested Period : 10.000
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock - Slack : 6.079
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock - Estimated Frequency : 255.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock - Requested Frequency : 100.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock - Estimated Period : 3.921
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock - Requested Period : 10.000
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock - Slack : 6.079
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock - Estimated Frequency : 255.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock - Requested Frequency : 100.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock - Estimated Period : 3.921
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock - Requested Period : 10.000
@P:  ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock - Slack : 6.079
@P:  ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock - Estimated Frequency : 180.5 MHz
@P:  ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock - Requested Frequency : 100.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock - Estimated Period : 5.541
@P:  ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock - Requested Period : 10.000
@P:  ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock - Slack : 4.459
@P:  ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock - Estimated Frequency : 178.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock - Requested Frequency : 100.0 MHz
@P:  ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock - Estimated Period : 5.616
@P:  ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock - Requested Period : 10.000
@P:  ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock - Slack : 4.384
@P:  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock - Estimated Frequency : 131.0 MHz
@P:  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock - Requested Frequency : 100.0 MHz
@P:  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock - Estimated Period : 7.633
@P:  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock - Requested Period : 10.000
@P:  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock - Slack : 2.368
@P:  FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock - Estimated Frequency : 116.9 MHz
@P:  FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock - Requested Frequency : 100.0 MHz
@P:  FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock - Estimated Period : 8.556
@P:  FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock - Requested Period : 10.000
@P:  FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock - Slack : 1.444
@P:  FineSteeringMirror_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock - Estimated Frequency : 816.1 MHz
@P:  FineSteeringMirror_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock - Requested Frequency : 100.0 MHz
@P:  FineSteeringMirror_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock - Estimated Period : 1.225
@P:  FineSteeringMirror_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock - Requested Period : 10.000
@P:  FineSteeringMirror_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock - Slack : 8.775
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock - Estimated Frequency : 181.8 MHz
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock - Requested Frequency : 100.0 MHz
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock - Estimated Period : 5.501
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock - Requested Period : 10.000
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock - Slack : 4.499
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock - Estimated Frequency : 183.6 MHz
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock - Requested Frequency : 100.0 MHz
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock - Estimated Period : 5.447
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock - Requested Period : 10.000
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock - Slack : 4.553
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock - Estimated Frequency : 180.7 MHz
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock - Requested Frequency : 100.0 MHz
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock - Estimated Period : 5.534
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock - Requested Period : 10.000
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock - Slack : 4.466
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock - Estimated Frequency : 181.8 MHz
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock - Requested Frequency : 100.0 MHz
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock - Estimated Period : 5.501
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock - Requested Period : 10.000
@P:  VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock - Slack : 4.499
@P:  System - Estimated Frequency : 272.7 MHz
@P:  System - Requested Frequency : 100.0 MHz
@P:  System - Estimated Period : 3.667
@P:  System - Requested Period : 10.000
@P:  System - Slack : 6.333
@P: FineSteeringMirror Part : m2s010vf400std
@P: FineSteeringMirror Register bits  : 2397 
@P: FineSteeringMirror DSP Blocks  : 0
@P: FineSteeringMirror I/O primitives : 68
@P: FineSteeringMirror RAM1K18 :  12
@P:  CPU Time : 0h:00m:27s
