{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571114941063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571114941078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 15:49:00 2019 " "Processing started: Tue Oct 15 15:49:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571114941078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571114941078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off assignment3 -c assignment3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off assignment3 -c assignment3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571114941078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571114941788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571114941788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assignment3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assignment3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 assignment3-behavioural " "Found design unit 1: assignment3-behavioural" {  } { { "assignment3.vhd" "" { Text "D:/Spring 2019/advanced-digital-systems/assignment3/assignment3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571114952974 ""} { "Info" "ISGN_ENTITY_NAME" "1 assignment3 " "Found entity 1: assignment3" {  } { { "assignment3.vhd" "" { Text "D:/Spring 2019/advanced-digital-systems/assignment3/assignment3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571114952974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571114952974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "assignment3 " "Elaborating entity \"assignment3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571114953019 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "updown assignment3.vhd(56) " "VHDL Process Statement warning at assignment3.vhd(56): signal \"updown\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "assignment3.vhd" "" { Text "D:/Spring 2019/advanced-digital-systems/assignment3/assignment3.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571114953029 "|assignment3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "initialstate assignment3.vhd(56) " "VHDL Process Statement warning at assignment3.vhd(56): signal \"initialstate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "assignment3.vhd" "" { Text "D:/Spring 2019/advanced-digital-systems/assignment3/assignment3.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571114953029 "|assignment3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "updown assignment3.vhd(61) " "VHDL Process Statement warning at assignment3.vhd(61): signal \"updown\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "assignment3.vhd" "" { Text "D:/Spring 2019/advanced-digital-systems/assignment3/assignment3.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571114953029 "|assignment3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "initialstate assignment3.vhd(61) " "VHDL Process Statement warning at assignment3.vhd(61): signal \"initialstate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "assignment3.vhd" "" { Text "D:/Spring 2019/advanced-digital-systems/assignment3/assignment3.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571114953029 "|assignment3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "updown assignment3.vhd(71) " "VHDL Process Statement warning at assignment3.vhd(71): signal \"updown\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "assignment3.vhd" "" { Text "D:/Spring 2019/advanced-digital-systems/assignment3/assignment3.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571114953029 "|assignment3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "updown assignment3.vhd(74) " "VHDL Process Statement warning at assignment3.vhd(74): signal \"updown\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "assignment3.vhd" "" { Text "D:/Spring 2019/advanced-digital-systems/assignment3/assignment3.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571114953030 "|assignment3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startstop assignment3.vhd(80) " "VHDL Process Statement warning at assignment3.vhd(80): signal \"startstop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "assignment3.vhd" "" { Text "D:/Spring 2019/advanced-digital-systems/assignment3/assignment3.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571114953030 "|assignment3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter30 assignment3.vhd(80) " "VHDL Process Statement warning at assignment3.vhd(80): signal \"counter30\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "assignment3.vhd" "" { Text "D:/Spring 2019/advanced-digital-systems/assignment3/assignment3.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571114953030 "|assignment3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "initialstate assignment3.vhd(54) " "VHDL Process Statement warning at assignment3.vhd(54): inferring latch(es) for signal or variable \"initialstate\", which holds its previous value in one or more paths through the process" {  } { { "assignment3.vhd" "" { Text "D:/Spring 2019/advanced-digital-systems/assignment3/assignment3.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1571114953030 "|assignment3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "initialstate assignment3.vhd(54) " "Inferred latch for \"initialstate\" at assignment3.vhd(54)" {  } { { "assignment3.vhd" "" { Text "D:/Spring 2019/advanced-digital-systems/assignment3/assignment3.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571114953030 "|assignment3"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "assignment3.vhd" "" { Text "D:/Spring 2019/advanced-digital-systems/assignment3/assignment3.vhd" 56 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1571114953675 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1571114953675 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g\[2\] g\[2\]~_emulated g\[2\]~1 " "Register \"g\[2\]\" is converted into an equivalent circuit using register \"g\[2\]~_emulated\" and latch \"g\[2\]~1\"" {  } { { "assignment3.vhd" "" { Text "D:/Spring 2019/advanced-digital-systems/assignment3/assignment3.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571114953676 "|assignment3|g[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g\[0\] g\[0\]~_emulated g\[2\]~1 " "Register \"g\[0\]\" is converted into an equivalent circuit using register \"g\[0\]~_emulated\" and latch \"g\[2\]~1\"" {  } { { "assignment3.vhd" "" { Text "D:/Spring 2019/advanced-digital-systems/assignment3/assignment3.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571114953676 "|assignment3|g[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterdigit\[3\] counterdigit\[3\]~_emulated g\[2\]~1 " "Register \"counterdigit\[3\]\" is converted into an equivalent circuit using register \"counterdigit\[3\]~_emulated\" and latch \"g\[2\]~1\"" {  } { { "assignment3.vhd" "" { Text "D:/Spring 2019/advanced-digital-systems/assignment3/assignment3.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571114953676 "|assignment3|counterdigit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counterdigit\[0\] counterdigit\[0\]~_emulated g\[2\]~1 " "Register \"counterdigit\[0\]\" is converted into an equivalent circuit using register \"counterdigit\[0\]~_emulated\" and latch \"g\[2\]~1\"" {  } { { "assignment3.vhd" "" { Text "D:/Spring 2019/advanced-digital-systems/assignment3/assignment3.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571114953676 "|assignment3|counterdigit[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1571114953676 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digit1 VCC " "Pin \"digit1\" is stuck at VCC" {  } { { "assignment3.vhd" "" { Text "D:/Spring 2019/advanced-digital-systems/assignment3/assignment3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571114953779 "|assignment3|digit1"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit2 VCC " "Pin \"digit2\" is stuck at VCC" {  } { { "assignment3.vhd" "" { Text "D:/Spring 2019/advanced-digital-systems/assignment3/assignment3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571114953779 "|assignment3|digit2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571114953779 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571114953859 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571114954621 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571114954621 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "310 " "Implemented 310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571114954721 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571114954721 ""} { "Info" "ICUT_CUT_TM_LCELLS" "291 " "Implemented 291 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571114954721 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571114954721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571114954783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 15:49:14 2019 " "Processing ended: Tue Oct 15 15:49:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571114954783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571114954783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571114954783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571114954783 ""}
