<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4755" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4755{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4755{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4755{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4755{left:82px;bottom:998px;letter-spacing:-0.16px;}
#t5_4755{left:143px;bottom:998px;letter-spacing:-0.17px;}
#t6_4755{left:190px;bottom:998px;letter-spacing:-0.15px;}
#t7_4755{left:446px;bottom:998px;letter-spacing:-0.12px;}
#t8_4755{left:540px;bottom:998px;letter-spacing:-0.12px;}
#t9_4755{left:190px;bottom:973px;}
#ta_4755{left:540px;bottom:973px;letter-spacing:-0.12px;}
#tb_4755{left:190px;bottom:949px;}
#tc_4755{left:540px;bottom:949px;letter-spacing:-0.12px;}
#td_4755{left:190px;bottom:924px;}
#te_4755{left:540px;bottom:924px;letter-spacing:-0.14px;}
#tf_4755{left:190px;bottom:900px;}
#tg_4755{left:540px;bottom:900px;letter-spacing:-0.12px;}
#th_4755{left:190px;bottom:875px;letter-spacing:-0.14px;}
#ti_4755{left:540px;bottom:875px;letter-spacing:-0.14px;}
#tj_4755{left:82px;bottom:851px;letter-spacing:-0.16px;}
#tk_4755{left:143px;bottom:851px;letter-spacing:-0.17px;}
#tl_4755{left:190px;bottom:851px;letter-spacing:-0.14px;}
#tm_4755{left:446px;bottom:851px;letter-spacing:-0.13px;}
#tn_4755{left:540px;bottom:851px;letter-spacing:-0.12px;}
#to_4755{left:190px;bottom:826px;letter-spacing:-0.14px;}
#tp_4755{left:540px;bottom:826px;letter-spacing:-0.14px;}
#tq_4755{left:190px;bottom:802px;letter-spacing:-0.21px;}
#tr_4755{left:540px;bottom:802px;letter-spacing:-0.12px;}
#ts_4755{left:190px;bottom:778px;letter-spacing:-0.2px;}
#tt_4755{left:540px;bottom:778px;letter-spacing:-0.14px;}
#tu_4755{left:190px;bottom:753px;letter-spacing:-0.21px;}
#tv_4755{left:540px;bottom:753px;letter-spacing:-0.12px;}
#tw_4755{left:190px;bottom:729px;letter-spacing:-0.14px;}
#tx_4755{left:540px;bottom:729px;letter-spacing:-0.14px;}
#ty_4755{left:82px;bottom:704px;letter-spacing:-0.17px;}
#tz_4755{left:143px;bottom:704px;letter-spacing:-0.17px;}
#t10_4755{left:190px;bottom:704px;letter-spacing:-0.14px;}
#t11_4755{left:446px;bottom:704px;letter-spacing:-0.12px;}
#t12_4755{left:540px;bottom:704px;letter-spacing:-0.12px;}
#t13_4755{left:190px;bottom:680px;letter-spacing:-0.14px;}
#t14_4755{left:540px;bottom:680px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_4755{left:190px;bottom:655px;letter-spacing:-0.14px;}
#t16_4755{left:540px;bottom:655px;letter-spacing:-0.14px;}
#t17_4755{left:82px;bottom:631px;letter-spacing:-0.16px;}
#t18_4755{left:143px;bottom:631px;letter-spacing:-0.17px;}
#t19_4755{left:190px;bottom:631px;letter-spacing:-0.14px;}
#t1a_4755{left:446px;bottom:631px;letter-spacing:-0.12px;}
#t1b_4755{left:540px;bottom:631px;letter-spacing:-0.12px;}
#t1c_4755{left:190px;bottom:606px;letter-spacing:-0.1px;}
#t1d_4755{left:540px;bottom:606px;letter-spacing:-0.12px;}
#t1e_4755{left:190px;bottom:582px;letter-spacing:-0.14px;}
#t1f_4755{left:540px;bottom:582px;letter-spacing:-0.14px;}
#t1g_4755{left:82px;bottom:558px;letter-spacing:-0.16px;}
#t1h_4755{left:143px;bottom:558px;letter-spacing:-0.17px;}
#t1i_4755{left:190px;bottom:558px;letter-spacing:-0.15px;}
#t1j_4755{left:446px;bottom:558px;letter-spacing:-0.13px;}
#t1k_4755{left:540px;bottom:558px;letter-spacing:-0.12px;}
#t1l_4755{left:82px;bottom:533px;letter-spacing:-0.16px;}
#t1m_4755{left:143px;bottom:533px;letter-spacing:-0.17px;}
#t1n_4755{left:190px;bottom:533px;letter-spacing:-0.15px;}
#t1o_4755{left:446px;bottom:533px;letter-spacing:-0.13px;}
#t1p_4755{left:540px;bottom:533px;letter-spacing:-0.12px;}
#t1q_4755{left:82px;bottom:487px;letter-spacing:-0.16px;}
#t1r_4755{left:143px;bottom:487px;letter-spacing:-0.18px;}
#t1s_4755{left:190px;bottom:487px;letter-spacing:-0.15px;}
#t1t_4755{left:446px;bottom:487px;letter-spacing:-0.13px;}
#t1u_4755{left:540px;bottom:487px;letter-spacing:-0.12px;}
#t1v_4755{left:82px;bottom:463px;letter-spacing:-0.16px;}
#t1w_4755{left:143px;bottom:463px;letter-spacing:-0.18px;}
#t1x_4755{left:190px;bottom:463px;letter-spacing:-0.15px;}
#t1y_4755{left:446px;bottom:463px;letter-spacing:-0.13px;}
#t1z_4755{left:540px;bottom:463px;letter-spacing:-0.12px;}
#t20_4755{left:82px;bottom:438px;letter-spacing:-0.16px;}
#t21_4755{left:143px;bottom:438px;letter-spacing:-0.17px;}
#t22_4755{left:190px;bottom:438px;letter-spacing:-0.15px;}
#t23_4755{left:446px;bottom:438px;letter-spacing:-0.12px;}
#t24_4755{left:540px;bottom:438px;letter-spacing:-0.11px;}
#t25_4755{left:190px;bottom:414px;}
#t26_4755{left:540px;bottom:414px;letter-spacing:-0.11px;}
#t27_4755{left:190px;bottom:389px;}
#t28_4755{left:540px;bottom:389px;letter-spacing:-0.11px;}
#t29_4755{left:190px;bottom:365px;}
#t2a_4755{left:540px;bottom:365px;letter-spacing:-0.11px;}
#t2b_4755{left:190px;bottom:341px;}
#t2c_4755{left:540px;bottom:341px;letter-spacing:-0.11px;}
#t2d_4755{left:190px;bottom:316px;letter-spacing:-0.14px;}
#t2e_4755{left:540px;bottom:316px;letter-spacing:-0.14px;}
#t2f_4755{left:190px;bottom:292px;letter-spacing:-0.16px;}
#t2g_4755{left:540px;bottom:292px;letter-spacing:-0.11px;}
#t2h_4755{left:190px;bottom:267px;letter-spacing:-0.16px;}
#t2i_4755{left:540px;bottom:267px;letter-spacing:-0.12px;}
#t2j_4755{left:190px;bottom:243px;letter-spacing:-0.19px;}
#t2k_4755{left:540px;bottom:243px;letter-spacing:-0.12px;}
#t2l_4755{left:190px;bottom:218px;letter-spacing:-0.14px;}
#t2m_4755{left:540px;bottom:218px;letter-spacing:-0.14px;}
#t2n_4755{left:82px;bottom:194px;letter-spacing:-0.17px;}
#t2o_4755{left:143px;bottom:194px;letter-spacing:-0.17px;}
#t2p_4755{left:190px;bottom:194px;letter-spacing:-0.14px;}
#t2q_4755{left:446px;bottom:194px;letter-spacing:-0.12px;}
#t2r_4755{left:540px;bottom:194px;letter-spacing:-0.12px;}
#t2s_4755{left:190px;bottom:169px;letter-spacing:-0.14px;}
#t2t_4755{left:540px;bottom:169px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2u_4755{left:190px;bottom:145px;letter-spacing:-0.14px;}
#t2v_4755{left:540px;bottom:145px;letter-spacing:-0.14px;}
#t2w_4755{left:82px;bottom:121px;letter-spacing:-0.16px;}
#t2x_4755{left:143px;bottom:121px;letter-spacing:-0.18px;}
#t2y_4755{left:190px;bottom:121px;letter-spacing:-0.15px;}
#t2z_4755{left:446px;bottom:121px;letter-spacing:-0.13px;}
#t30_4755{left:540px;bottom:121px;letter-spacing:-0.12px;}
#t31_4755{left:92px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t32_4755{left:178px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t33_4755{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t34_4755{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t35_4755{left:231px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t36_4755{left:468px;bottom:1046px;letter-spacing:-0.14px;}
#t37_4755{left:648px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t38_4755{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t39_4755{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4755{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4755{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4755{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4755{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4755{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4755" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4755Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4755" style="-webkit-user-select: none;"><object width="935" height="1210" data="4755/4755.svg" type="image/svg+xml" id="pdf4755" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4755" class="t s1_4755">Vol. 4 </span><span id="t2_4755" class="t s1_4755">2-233 </span>
<span id="t3_4755" class="t s2_4755">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4755" class="t s3_4755">392H </span><span id="t5_4755" class="t s3_4755">914 </span><span id="t6_4755" class="t s3_4755">MSR_UNC_PERF_GLOBAL_STATUS </span><span id="t7_4755" class="t s3_4755">Package </span><span id="t8_4755" class="t s3_4755">Uncore PMU Main Status </span>
<span id="t9_4755" class="t s3_4755">0 </span><span id="ta_4755" class="t s3_4755">Fixed counter overflowed. </span>
<span id="tb_4755" class="t s3_4755">1 </span><span id="tc_4755" class="t s3_4755">An ARB counter overflowed. </span>
<span id="td_4755" class="t s3_4755">2 </span><span id="te_4755" class="t s3_4755">Reserved </span>
<span id="tf_4755" class="t s3_4755">3 </span><span id="tg_4755" class="t s3_4755">A CBox counter overflowed (on any slice). </span>
<span id="th_4755" class="t s3_4755">63:4 </span><span id="ti_4755" class="t s3_4755">Reserved </span>
<span id="tj_4755" class="t s3_4755">394H </span><span id="tk_4755" class="t s3_4755">916 </span><span id="tl_4755" class="t s3_4755">MSR_UNC_PERF_FIXED_CTRL </span><span id="tm_4755" class="t s3_4755">Package </span><span id="tn_4755" class="t s3_4755">Uncore Fixed Counter Control (R/W) </span>
<span id="to_4755" class="t s3_4755">19:0 </span><span id="tp_4755" class="t s3_4755">Reserved </span>
<span id="tq_4755" class="t s3_4755">20 </span><span id="tr_4755" class="t s3_4755">Enable overflow propagation. </span>
<span id="ts_4755" class="t s3_4755">21 </span><span id="tt_4755" class="t s3_4755">Reserved </span>
<span id="tu_4755" class="t s3_4755">22 </span><span id="tv_4755" class="t s3_4755">Enable counting. </span>
<span id="tw_4755" class="t s3_4755">63:23 </span><span id="tx_4755" class="t s3_4755">Reserved </span>
<span id="ty_4755" class="t s3_4755">395H </span><span id="tz_4755" class="t s3_4755">917 </span><span id="t10_4755" class="t s3_4755">MSR_UNC_PERF_FIXED_CTR </span><span id="t11_4755" class="t s3_4755">Package </span><span id="t12_4755" class="t s3_4755">Uncore Fixed Counter </span>
<span id="t13_4755" class="t s3_4755">47:0 </span><span id="t14_4755" class="t s3_4755">Current count. </span>
<span id="t15_4755" class="t s3_4755">63:48 </span><span id="t16_4755" class="t s3_4755">Reserved </span>
<span id="t17_4755" class="t s3_4755">396H </span><span id="t18_4755" class="t s3_4755">918 </span><span id="t19_4755" class="t s3_4755">MSR_UNC_CBO_CONFIG </span><span id="t1a_4755" class="t s3_4755">Package </span><span id="t1b_4755" class="t s3_4755">Uncore C-Box Configuration Information (R/O) </span>
<span id="t1c_4755" class="t s3_4755">3:0 </span><span id="t1d_4755" class="t s3_4755">Encoded number of C-Box, derive value by “-1“. </span>
<span id="t1e_4755" class="t s3_4755">63:4 </span><span id="t1f_4755" class="t s3_4755">Reserved </span>
<span id="t1g_4755" class="t s3_4755">3B0H </span><span id="t1h_4755" class="t s3_4755">946 </span><span id="t1i_4755" class="t s3_4755">MSR_UNC_ARB_PERFCTR0 </span><span id="t1j_4755" class="t s3_4755">Package </span><span id="t1k_4755" class="t s3_4755">Uncore Arb Unit, Performance Counter 0 </span>
<span id="t1l_4755" class="t s3_4755">3B1H </span><span id="t1m_4755" class="t s3_4755">947 </span><span id="t1n_4755" class="t s3_4755">MSR_UNC_ARB_PERFCTR1 </span><span id="t1o_4755" class="t s3_4755">Package </span><span id="t1p_4755" class="t s3_4755">Uncore Arb Unit, Performance Counter 1 </span>
<span id="t1q_4755" class="t s3_4755">3B2H </span><span id="t1r_4755" class="t s3_4755">944 </span><span id="t1s_4755" class="t s3_4755">MSR_UNC_ARB_PERFEVTSEL0 </span><span id="t1t_4755" class="t s3_4755">Package </span><span id="t1u_4755" class="t s3_4755">Uncore Arb Unit, Counter 0 Event Select MSR </span>
<span id="t1v_4755" class="t s3_4755">3B3H </span><span id="t1w_4755" class="t s3_4755">945 </span><span id="t1x_4755" class="t s3_4755">MSR_UNC_ARB_PERFEVTSEL1 </span><span id="t1y_4755" class="t s3_4755">Package </span><span id="t1z_4755" class="t s3_4755">Uncore Arb Unit, Counter 1 Event Select MSR </span>
<span id="t20_4755" class="t s3_4755">391H </span><span id="t21_4755" class="t s3_4755">913 </span><span id="t22_4755" class="t s3_4755">MSR_UNC_PERF_GLOBAL_CTRL </span><span id="t23_4755" class="t s3_4755">Package </span><span id="t24_4755" class="t s3_4755">Uncore PMU Global Control </span>
<span id="t25_4755" class="t s3_4755">0 </span><span id="t26_4755" class="t s3_4755">Core 0 select. </span>
<span id="t27_4755" class="t s3_4755">1 </span><span id="t28_4755" class="t s3_4755">Core 1 select. </span>
<span id="t29_4755" class="t s3_4755">2 </span><span id="t2a_4755" class="t s3_4755">Core 2 select. </span>
<span id="t2b_4755" class="t s3_4755">3 </span><span id="t2c_4755" class="t s3_4755">Core 3 select. </span>
<span id="t2d_4755" class="t s3_4755">18:4 </span><span id="t2e_4755" class="t s3_4755">Reserved </span>
<span id="t2f_4755" class="t s3_4755">29 </span><span id="t2g_4755" class="t s3_4755">Enable all uncore counters. </span>
<span id="t2h_4755" class="t s3_4755">30 </span><span id="t2i_4755" class="t s3_4755">Enable wake on PMI. </span>
<span id="t2j_4755" class="t s3_4755">31 </span><span id="t2k_4755" class="t s3_4755">Enable Freezing counter when overflow. </span>
<span id="t2l_4755" class="t s3_4755">63:32 </span><span id="t2m_4755" class="t s3_4755">Reserved </span>
<span id="t2n_4755" class="t s3_4755">395H </span><span id="t2o_4755" class="t s3_4755">917 </span><span id="t2p_4755" class="t s3_4755">MSR_UNC_PERF_FIXED_CTR </span><span id="t2q_4755" class="t s3_4755">Package </span><span id="t2r_4755" class="t s3_4755">Uncore Fixed Counter </span>
<span id="t2s_4755" class="t s3_4755">47:0 </span><span id="t2t_4755" class="t s3_4755">Current count. </span>
<span id="t2u_4755" class="t s3_4755">63:48 </span><span id="t2v_4755" class="t s3_4755">Reserved </span>
<span id="t2w_4755" class="t s3_4755">3B3H </span><span id="t2x_4755" class="t s3_4755">945 </span><span id="t2y_4755" class="t s3_4755">MSR_UNC_ARB_PERFEVTSEL1 </span><span id="t2z_4755" class="t s3_4755">Package </span><span id="t30_4755" class="t s3_4755">Uncore Arb Unit, Counter 1 Event Select MSR </span>
<span id="t31_4755" class="t s4_4755">Table 2-30. </span><span id="t32_4755" class="t s4_4755">MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell Microarchitecture) (Contd.) </span>
<span id="t33_4755" class="t s5_4755">Register </span>
<span id="t34_4755" class="t s5_4755">Address </span><span id="t35_4755" class="t s5_4755">Register Name / Bit Fields </span><span id="t36_4755" class="t s5_4755">Scope </span><span id="t37_4755" class="t s5_4755">Bit Description </span>
<span id="t38_4755" class="t s5_4755">Hex </span><span id="t39_4755" class="t s5_4755">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
