<!-- Creator     : groff version 1.23.0 -->
<!-- CreationDate: Mon May 19 12:02:37 2025 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title>gnetlist</title>

</head>
<body>

<h1 align="center">gnetlist</h1>

<a href="#NAME">NAME</a><br>
<a href="#SYNOPSIS">SYNOPSIS</a><br>
<a href="#DESCRIPTION">DESCRIPTION</a><br>
<a href="#GENERAL OPTIONS">GENERAL OPTIONS</a><br>
<a href="#BACKENDS">BACKENDS</a><br>
<a href="#EXAMPLES">EXAMPLES</a><br>
<a href="#ENVIRONMENT">ENVIRONMENT</a><br>
<a href="#AUTHORS">AUTHORS</a><br>
<a href="#COPYRIGHT">COPYRIGHT</a><br>
<a href="#SEE ALSO">SEE ALSO</a><br>

<hr>


<h2>NAME
<a name="NAME"></a>
</h2>


<p style="margin-left:9%; margin-top: 1em">gnetlist -
gEDA/gaf Netlist Extraction and Generation</p>

<h2>SYNOPSIS
<a name="SYNOPSIS"></a>
</h2>


<p style="margin-left:9%; margin-top: 1em"><b>gnetlist</b>
[<i>OPTION</i>...] [<b>-p</b> <i>BACKEND</i>|<b>-g</b>
<i>BACKEND</i>] [--] <i>FILE</i>...</p>

<h2>DESCRIPTION
<a name="DESCRIPTION"></a>
</h2>


<p style="margin-left:9%; margin-top: 1em"><b>gnetlist</b>
is a netlist extraction and generation tool and is part of
the gEDA (GPL Electronic Design Automation) toolset. It
takes one or multiple electronic schematics as input and
outputs a netlist. A netlist is a machine-interpretable
description of the way that components in an electronic
circuit are connected together and is commonly used as the
input to a PCB layout program such as <b>pcb</b>(1) or to a
simulator such as <b>gnucap</b>(1).</p>

<p style="margin-left:9%; margin-top: 1em">A normal
<b>gnetlist</b> run is carried out in two steps. First, the
<b>gnetlist</b> frontend loads the specified human-readable
schematic <i>FILE</i>s and compiles them to an in-memory
netlist description. Then, a <i>BACKEND</i> is used to
export the connection and component data to one of many
supported netlist formats.</p>

<p style="margin-left:9%; margin-top: 1em"><b>gnetlist</b>
is extensible in Python and Scheme.</p>

<h2>GENERAL OPTIONS
<a name="GENERAL OPTIONS"></a>
</h2>


<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="3%">


<p style="margin-top: 1em"><b>-q</b></p></td>
<td width="7%"></td>
<td width="64%">


<p style="margin-top: 1em">Quiet mode. Turns off all
warnings/notes/messages.</p> </td>
<td width="17%">
</td></tr>
</table>

<p style="margin-left:9%;"><b>-v</b>, <b>--verbose</b></p>

<p style="margin-left:19%;">Verbose mode. Output all
diagnostic information.</p>

<p style="margin-left:9%;"><b>-L</b> <i>DIRECTORY</i></p>

<p style="margin-left:19%;">Prepend <i>DIRECTORY</i> to the
list of directories to be searched for Python backends,
Scheme backends, and other Scheme files.</p>

<p style="margin-left:9%;"><b>-p</b> <i>BACKEND</i></p>

<p style="margin-left:19%;">Specify the Python netlist
backend to be used.</p>

<p style="margin-left:9%;"><b>-g</b> <i>BACKEND</i></p>

<p style="margin-left:19%;">Specify the Scheme netlist
backend to be used.</p>

<p style="margin-left:9%;"><b>-O</b> <i>STRING</i></p>

<p style="margin-left:19%;">Pass an option string to the
backend.</p>

<p style="margin-left:9%;"><b>--list-backends</b></p>

<p style="margin-left:19%;">Print a list of available
netlist backends. A backend name is prefixed with the
letters &lsquo;P&rsquo; and &lsquo;G&rsquo; in brackets if
it is available as a Python and as a Scheme backend,
respectively.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="9%">


<p><b>-o</b> <i>FILE</i></p></td>
<td width="1%"></td>
<td width="81%">


<p>Specify the filename for the generated netlist. By
default, output is directed to &lsquo;output.net&rsquo;. If
&lsquo;-&rsquo; is given instead of a filename, the output
is directed to the standard output.</p></td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="9%">


<p><b>-l</b> <i>FILE</i></p></td>
<td width="1%"></td>
<td width="81%">


<p>Specify a Scheme file to be loaded before the backend is
loaded or executed. This option can be specified multiple
times.</p> </td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="9%">


<p><b>-m</b> <i>FILE</i></p></td>
<td width="1%"></td>
<td width="81%">


<p>Specify a Scheme file to be loaded between loading the
backend and executing it. This option can be specified
multiple times.</p></td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="9%">


<p><b>-c</b> <i>EXPR</i></p></td>
<td width="1%"></td>
<td width="81%">


<p>Specify a Scheme expression to be executed during
<b>gnetlist</b> startup. This option can be specified
multiple times.</p></td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="9%">


<p><b>-i</b></p></td>
<td width="1%"></td>
<td width="81%">


<p>After the schematic files have been loaded and the
netlist generated, enter an interactive Python interpreter.
The netlist structure is available as &lsquo;netlist&rsquo;
in the local dictionary.</p></td></tr>
</table>

<p style="margin-left:9%;"><b>--report-gui</b></p>

<p style="margin-left:19%;">Report warnings and errors in a
GUI dialog.</p>

<p style="margin-left:9%;"><b>-h</b>, <b>--help</b></p>

<p style="margin-left:19%;">Print a help message.</p>

<p style="margin-left:9%;"><b>-V</b>, <b>--version</b></p>

<p style="margin-left:19%;">Print <b>gnetlist</b> version
information.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="3%">


<p><b>--</b></p></td>
<td width="7%"></td>
<td width="81%">


<p>Treat all remaining arguments as schematic filenames.
Use this if you have a schematic filename which begins with
&lsquo;-&rsquo;.</p> </td></tr>
</table>

<h2>BACKENDS
<a name="BACKENDS"></a>
</h2>


<p style="margin-left:9%; margin-top: 1em">Currently,
<b>gnetlist</b> includes the following backends:</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="9%">


<p style="margin-top: 1em"><b>allegro</b></p></td>
<td width="1%"></td>
<td width="46%">


<p style="margin-top: 1em">Allegro netlist format.</p></td>
<td width="35%">
</td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="9%">


<p><b>bae</b></p></td>
<td width="1%"></td>
<td width="46%">


<p>Bartels Autoengineer netlist format.</p></td>
<td width="35%">
</td></tr>
</table>

<p style="margin-left:9%;"><b>bom</b>, <b>bom2</b></p>

<p style="margin-left:19%;">Bill of materials
generation.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="9%">


<p><b>calay</b></p></td>
<td width="1%"></td>
<td width="34%">


<p>Calay netlist format.</p></td>
<td width="47%">
</td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="9%">


<p><b>cascade</b></p></td>
<td width="1%"></td>
<td width="34%">


<p>RF Cascade netlist format.</p></td>
<td width="47%">
</td></tr>
</table>

<p style="margin-left:9%;"><b>drc</b>, <b>drc2</b></p>

<p style="margin-left:19%;">Design rule checkers
(<b>drc2</b> is recommended).</p>

<p style="margin-left:9%;"><b>dumpindent</b>,
<b>dumpjson</b>, <b>dumplihata</b>, <b>dumptext</b>,
<b>dumpxml</b></p>

<p style="margin-left:19%;">Dump the netlist in various
generic formats.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="6%">


<p><b>eagle</b></p></td>
<td width="4%"></td>
<td width="80%">


<p>Eagle netlist format.</p></td>
<td width="1%">
</td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="6%">


<p><b>ewnet</b></p></td>
<td width="4%"></td>
<td width="80%">


<p>Netlist format for National Instruments ULTIboard layout
tool.</p> </td>
<td width="1%">
</td></tr>
</table>

<p style="margin-left:9%;"><b>futurenet2</b></p>

<p style="margin-left:19%;">Futurenet2 netlist format.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="8%">


<p><b>geda</b></p></td>
<td width="2%"></td>
<td width="81%">


<p>Internal gEDA netlist format (used for testing and
diagnostics).</p> </td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="8%">


<p><b>gossip</b></p></td>
<td width="2%"></td>
<td width="81%">


<p>Gossip netlist format.</p></td></tr>
</table>

<p style="margin-left:9%;"><b>gsch2pcb</b></p>

<p style="margin-left:19%;">Backend used for <b>pcb</b>(1)
file layout generation by <b>gsch2pcb</b>(1). It is not
recommended to use this backend directly.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="6%">


<p><b>guile</b></p></td>
<td width="4%"></td>
<td width="71%">


<p>Compatibility layer for old backends written in
Scheme.</p> </td>
<td width="10%">
</td></tr>
</table>

<p style="margin-left:9%;"><b>liquidpcb</b></p>

<p style="margin-left:19%;">LiquidPCB netlist format.</p>

<p style="margin-left:9%;"><b>makedpend</b></p>

<p style="margin-left:19%;">Auto-generate dependencies for
Makefiles.</p>

<p style="margin-left:9%;"><b>mathematica</b></p>

<p style="margin-left:19%;">Netlister for analytical
circuit solving using Mathematica.</p>

<p style="margin-left:9%;"><b>maxascii</b></p>

<p style="margin-left:19%;">MAXASCII netlist format.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="8%">


<p><b>osmond</b></p></td>
<td width="2%"></td>
<td width="28%">


<p>Osmond netlist format.</p></td>
<td width="53%">
</td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="8%">


<p><b>pads</b></p></td>
<td width="2%"></td>
<td width="28%">


<p>PADS netlist format.</p></td>
<td width="53%">
</td></tr>
</table>

<p style="margin-left:9%;"><b>partslist1</b>,
<b>partslist2</b>, <b>partslist3</b></p>

<p style="margin-left:19%;">Bill of materials generation
backends (alternatives to <b>bom</b> and <b>bom2</b>).</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="9%">


<p><b>PCB</b></p></td>
<td width="1%"></td>
<td width="81%">


<p><b>pcb</b>(1) netlist format.</p></td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="9%">


<p><b>pcbfwd</b></p></td>
<td width="1%"></td>
<td width="81%">


<p>Internally used by <b>pcb</b>(1)&rsquo;s &quot;Import
Schematics&quot; mechanism.</p></td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="9%">


<p><b>pcbpins</b></p></td>
<td width="1%"></td>
<td width="81%">


<p>Generates a <b>pcb</b>(1) action file for forward
annotating pin/pad names from schematic to layout.</p></td></tr>
</table>

<p style="margin-left:9%;"><b>protelII</b></p>

<p style="margin-left:19%;">Protel II netlist format.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="6%">


<p><b>redac</b></p></td>
<td width="4%"></td>
<td width="35%">


<p>RACAL-REDAC netlist format.</p></td>
<td width="46%">
</td></tr>
</table>

<p style="margin-left:9%;"><b>spice</b>, <b>spice-sdb</b>,
<b>spice-noqsi</b></p>

<p style="margin-left:19%;">SPICE-compatible netlist format
(<b>spice-sdb</b> and <b>spice-noqsi</b> are recommended).
Suitable for use with <b>gnucap</b>(1).</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="9%">


<p><b>switcap</b></p></td>
<td width="1%"></td>
<td width="67%">


<p>SWITCAP switched capacitor simulator netlist format.</p></td>
<td width="14%">
</td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="9%">


<p><b>systemc</b></p></td>
<td width="1%"></td>
<td width="67%">


<p>Structural SystemC code generation.</p></td>
<td width="14%">
</td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="9%">


<p><b>tango</b></p></td>
<td width="1%"></td>
<td width="67%">


<p>Tango netlist format.</p></td>
<td width="14%">
</td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="9%">


<p><b>tedax</b></p></td>
<td width="1%"></td>
<td width="67%">


<p>tEDAx netlist format (used by <b>pcb-rnd</b>(1)).</p></td>
<td width="14%">
</td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="9%">


<p><b>vams</b></p></td>
<td width="1%"></td>
<td width="67%">


<p>VHDL-AMS code generation.</p></td>
<td width="14%">
</td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="9%">


<p><b>verilog</b></p></td>
<td width="1%"></td>
<td width="67%">


<p>Verilog code generation.</p></td>
<td width="14%">
</td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="9%">


<p><b>vhdl</b></p></td>
<td width="1%"></td>
<td width="67%">


<p>VHDL code generation.</p></td>
<td width="14%">
</td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="9%">


<p><b>vipec</b></p></td>
<td width="1%"></td>
<td width="67%">


<p>ViPEC Network Analyser netlist format.</p></td>
<td width="14%">
</td></tr>
</table>

<h2>EXAMPLES
<a name="EXAMPLES"></a>
</h2>


<p style="margin-left:9%; margin-top: 1em">These examples
assume that you have a schematic file
&lsquo;stack_1.sch&rsquo; in the current directory.</p>

<p style="margin-left:9%; margin-top: 1em"><b>gnetlist</b>
requires that at least one schematic and either a Python
backend, a Scheme backend, or interactive mode are specified
on the command line. If a backend name is specified with
&lsquo;&minus;p <i>BACKEND</i>&rsquo; (for a Python backend)
or &lsquo;&minus;g <i>BACKEND</i>&rsquo; (for a Scheme
backend), <b>gnetlist</b> will output a netlist:</p>

<p style="margin-left:9%; margin-top: 1em">gnetlist
&minus;p dumptext stack_1.sch</p>

<p style="margin-left:9%; margin-top: 1em">The netlist
output will be written to a file called
&lsquo;output.net&rsquo; <br>
in the current working directory.</p>

<p style="margin-left:9%; margin-top: 1em">You can specify
the output filename by using the &lsquo;&minus;o&rsquo;
option:</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="6%"></td>
<td width="94%">


<p>gnetlist &minus;p dumptext &minus;o /tmp/stack.netlist
stack_1.sch</p> </td></tr>
</table>

<p style="margin-left:9%; margin-top: 1em">Output will now
be directed to &lsquo;/tmp/stack.netlist&rsquo;.</p>

<p style="margin-left:9%; margin-top: 1em">You could run
(for example) the &lsquo;spice-sdb&rsquo; backend against
the <br>
schematic if you specified &lsquo;&minus;p spice-sdb&rsquo;,
or you could generate a <br>
bill of materials for the schematic using &lsquo;&minus;p
partslist1&rsquo;.</p>

<p style="margin-left:9%; margin-top: 1em">To obtain a
Python prompt to run Python commands directly, you can <br>
use the &lsquo;&minus;i&rsquo; option.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="6%"></td>
<td width="94%">


<p>gnetlist &minus;i stack_1.sch</p></td></tr>
</table>

<p style="margin-left:9%; margin-top: 1em"><b>gnetlist</b>
will load &lsquo;stack_1.sh&rsquo; and then enter an
interactive <br>
Python interpreter. The netlist structure is available as
&lsquo;netlist&rsquo; <br>
in the local dictionary.</p>

<h2>ENVIRONMENT
<a name="ENVIRONMENT"></a>
</h2>



<p style="margin-left:9%; margin-top: 1em"><b>GEDADATA</b></p>

<p style="margin-left:19%;">specifies the search directory
for Scheme and rc files. The default is
&lsquo;${prefix}/share/gEDA&rsquo;.</p>

<p style="margin-left:9%;"><b>GEDADATARC</b></p>

<p style="margin-left:19%;">specifies the search directory
for rc files. The default is &lsquo;$GEDADATA&rsquo;.</p>

<h2>AUTHORS
<a name="AUTHORS"></a>
</h2>


<p style="margin-left:9%; margin-top: 1em">See the
&lsquo;AUTHORS&rsquo; file included with this program.</p>

<h2>COPYRIGHT
<a name="COPYRIGHT"></a>
</h2>


<p style="margin-left:9%; margin-top: 1em">Copyright &copy;
1999-2020 gEDA Contributors. License GPLv2+: GNU GPL <br>
version 2 or later. Please see the &lsquo;COPYING&rsquo;
file included with this <br>
program for full details.</p>

<p style="margin-left:9%; margin-top: 1em">This is free
software: you are free to change and redistribute it. <br>
There is NO WARRANTY, to the extent permitted by law.</p>

<h2>SEE ALSO
<a name="SEE ALSO"></a>
</h2>



<p style="margin-left:9%; margin-top: 1em"><b>gschem</b>(1),
<b>gsymcheck</b>(1), <b>pcb</b>(1), <b>pcb-rnd</b>(1),
<b>gnucap</b>(1)</p>
<hr>
</body>
</html>
