INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/project_1/project_1.srcs/sim_1/new/memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
