/*
 * Copyright (C) 2016 Spreadtrum Communications Inc.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */
#ifndef _REG_ISP_H_
#define _REG_ISP_H_

#define ISP_MAX_COUNT				2
#define ISP_INT_CH0				0x0000UL
#define ISP_INT_CH1				0x40000UL
#define ISP_CHN_OFFSET				0x40000UL

extern unsigned long s_isp_regbase[ISP_MAX_COUNT];
extern unsigned long isp_phys_base[ISP_MAX_COUNT];
extern unsigned int s_isp_chnid[ISP_MAX_COUNT];

#define ISP_PHYS_ADDR(idx)			(isp_phys_base[idx])
#define ISP_BASE_ADDR(idx)			(s_isp_regbase[idx] + \
					(s_isp_chnid[idx] * ISP_CHN_OFFSET))
 /*isp sub block: Interrupt*/
#define ISP_INT_STATUS				0x0000UL
#define ISP_INT_STATUS1				0x0000UL
#define ISP_INT_EN0				0x0014UL
#define ISP_INT_CLR0				0x0018UL
#define ISP_INT_RAW0				0x001CUL
#define ISP_INT_INT0				0x0020UL
#define ISP_INT_EN1				0x0024UL
#define ISP_INT_CLR1				0x0028UL
#define ISP_INT_RAW1				0x002CUL
#define ISP_INT_INT1				0x0030UL
#define ISP_INT_EN2				0x0034UL
#define ISP_INT_CLR2				0x0038UL
#define ISP_INT_RAW2				0x003CUL
#define ISP_INT_INT2				0x0040UL
#define ISP_INT_EN3				0x0044UL
#define ISP_INT_CLR3				0x0048UL
#define ISP_INT_RAW3				0x004CUL
#define ISP_INT_INT3				0x0050UL
#define ISP_INT_DONE_CTRL			0x0054UL
#define ISP_INT_SKIP_CTRL			0x0058UL
#define ISP_INT_SKIP_CTRL1			0x005CUL
#define ISP_ALL_DONE_SRC_CTRL			0x0060UL

/*isp sub block: AEM*/
#define ISP_AEM_STATUS0				0x1900UL
#define ISP_AEM_STATUS1				0x1904UL
#define ISP_AEM_PARAM				0x1914UL
#define ISP_AEM_OFFSET				0x1918UL
#define ISP_AEM_BLK_SIZE			0x191CUL
#define ISP_AEM_SLICE_SIZE			0x1920UL
#define ISP_AEM_DDR_ADDR			0x1924UL
#define ISP_AEM_DDR_WR_NUM			0x1928UL
#define ISP_AEM_CFG_READY			0x192CUL
#define ISP_AEM_SKIP_NUM_CLR			0x1930UL

/*isp sub block: AFM*/
#define ISP_AFM_STATUS0				0x3C00UL
#define ISP_AFM_STATUS1				0x3C04UL
#define ISP_AFM_PARAM				0x3C14UL
#define ISP_AFM_FRAME_RANGE			0x3C18UL
#define ISP_AFM_WIN_RANGE0S			0x3C1CUL
#define ISP_AFM_WIN_RANGE0E			0x3C20UL
#define ISP_AFM_IIR_FILTER0			0x3C6CUL
#define ISP_AFM_IIR_FILTER1			0x3C70UL
#define ISP_AFM_ENHANCE_CTRL			0x3C84UL
#define ISP_AFM_ENHANCE_FV0_THD			0x3C88UL
#define ISP_AFM_ENHANCE_FV1_THD			0x3C8CUL
#define ISP_AFM_ENHANCE_FV1_COEFF00		0x3C90UL
#define ISP_AFM_ENHANCE_FV1_COEFF01		0x3C94UL
#define ISP_AFM_ENHANCE_FV0_0_LOW		0x3CB0UL
#define ISP_AFM_ENHANCE_FV1_0_LOW		0x3CD8UL
#define ISP_AFM_ENHANCE_FV0_FV1_0_HIGH		0x3D00UL
#define ISP_AFM_CFG_READY			0x3D28UL
#define ISP_AFM_SKIP_NUM_CLR			0x3D2CUL

 /*isp sub block: dispatch*/
#define ISP_DISPATCH_STATUS_CH0			0x0300UL
#define ISP_DISPATCH_STATUS_CH1			0x0304UL
#define ISP_DISPATCH_STATUS_COMM		0x0308UL
#define ISP_DISPATCH_STATUS1_CH0		0x030CUL
#define ISP_DISPATCH_STATUS1_CH1		0x0310UL
#define ISP_DISPATCH_CH0_BAYER			0x0314UL
#define ISP_DISPATCH_CH0_SIZE			0x0318UL
#define ISP_DISPATCH_CH1_SIZE			0x031CUL
#define ISP_DISPATCH_DLY			0x0320UL
#define ISP_DISPATCH_CH1_BAYER			0x0324UL
#define ISP_DISPATCH_HW_CTRL_CH0		0x0328UL
#define ISP_DISPATCH_HW_CTRL_CH1		0x032CUL
#define ISP_DISPATCH_DLY1		        0x034CUL
#define ISP_DISPATCH_STATUS_DBG_CH0		0x0350UL
#define ISP_DISPATCH_STATUS_DBG_CH1		0x0354UL

/*isp sub block: arbiter*/
#define ISP_ARBITER_WR_STATUS			0x0400UL
#define ISP_ARBITER_RD_STATUS			0x0404UL
#define ISP_ARBITER_ENDIAN_COMM			0x0414UL
#define ISP_ARBITER_ENDIAN_CH0			0x0418UL
#define ISP_ARBITER_ENDIAN_CH1			0x041CUL
#define ISP_ARBITER_PARAM0			0x0420UL

/* isp sub block: axi*/
#define ISP_AXI_AXIM_CTRL			0x0514UL

/*isp sub block: common*/
#define ISP_COMMON_VERSION			0x0700UL
#define ISP_COMMON_STATUS0			0x0704UL
#define ISP_COMMON_STATUS1			0x0708UL
#define ISP_COMMON_CTRL_CH0			0x0714UL
#define ISP_COMMON_SPACE_SEL			0x0718UL
#define ISP_COMMON_CTRL_CH1			0x071CUL
#define ISP_COMMON_CTRL_BIN			0x0720UL
#define ISP_COMMON_PMU_RAM_MASK			0x0724UL
#define ISP_COMMON_GCLK_CTRL_RRGB		0x0728UL
#define ISP_COMMON_GCLK_CTRL_FRGB_YIQ		0x072CUL
#define ISP_COMMON_GCLK_CTRL_YUV		0x0730UL
#define ISP_COMMON_GCLK_CTRL_SCL_3DNR		0x0734UL
#define ISP_COMMON_LBUF_OFFSET0			0x0738UL
#define ISP_COMMON_SHADOW_CTRL_CH0		0x073CUL
#define ISP_COMMON_SHADOW_CTRL_CH1		0x0740UL
#define ISP_COMMON_3A_CTRL0			0x0744UL
#define ISP_COMMON_LBUF_OFFSET1			0x0748UL
#define ISP_COMMON_RESERVED0			0x0750UL
#define ISP_COMMON_RESERVED1			0x0754UL
#define ISP_COMMON_RESERVED2			0x0758UL
#define ISP_COMMON_YUV_PATH_SEL_CH0		0x0760UL
#define ISP_COMMON_YUV_PATH_SEL_CH1		0x0764UL
#define ISP_COMMON_SCL_PATH_SEL			0x0768UL
#define ISP_COMMON_JPG_CTRL			0x076CUL
#define ISP_COMMON_SOFT_RST_CTRL		0x0770UL

/*isp sub block: BLC: back level calibration*/
#define ISP_BLC_STATUS				0x1100UL
#define ISP_BLC_PARAM				0x1114UL
#define ISP_BLC_B_PARAM_R_B			0x1118UL
#define ISP_BLC_B_PARAM_G			0x111CUL

/*isp sub block: lens shading calibration*/
#define ISP_LENS_STATUS				0x1500UL
#define ISP_LENS_PARAM				0x1514UL
#define ISP_LENS_PARAM_ADDR			0x1518UL
#define ISP_LENS_SLICE_POS			0x151CUL
#define ISP_LENS_LOAD_EB			0x1520UL
#define ISP_LENS_GRID_PITCH			0x1524UL
#define ISP_LENS_GRID_SIZE			0x1528UL
#define ISP_LENS_LOAD_BUF			0x152CUL
#define ISP_LENS_MISC				0x1530UL
#define ISP_LENS_SLICE_SIZE			0x1534UL
#define ISP_LENS_INIT_COOR			0x1538UL
#define ISP_LENS_Q0_VALUE			0x153CUL
#define ISP_REG_LENS_WEIGHT_ADDR		0x36400


/*isp sub block: binning*/
#define ISP_BINNING_STATUS0			0x1600UL
#define ISP_BINNING_STATUS1			0x1604UL
#define ISP_BINNING_PARAM			0x1614UL
#define ISP_BINNING_MEM_ADDR			0x1618UL
#define ISP_BINNING_DDR_WR_NUM			0x161CUL
#define ISP_BINNING_CFG_READY			0x1620UL
#define ISP_BINNING_SKIP_NUM_CLR		0x1624UL

/*isp sub block: AWBC*/
#define ISP_AWBC_STATUS				0x1800UL
#define ISP_AWBC_PARAM				0x1814UL
#define ISP_AWBC_GAIN0				0x1818UL
#define ISP_AWBC_GAIN1				0x181CUL
#define ISP_AWBC_THRD				0x1820UL
#define ISP_AWBC_OFFSET0			0x1824UL
#define ISP_AWBC_OFFSET1			0x1828UL

/*isp sub block: BPC: bad pixel correction*/
#define ISP_BPC_STATUS0				0x1A00UL
#define ISP_BPC_STATUS1				0x1A04UL
#define ISP_BPC_STATUS2				0x1A08UL
#define ISP_BPC_STATUS3				0x1A0CUL
#define ISP_BPC_STATUS4				0x1A10UL
#define ISP_BPC_PARAM				0x1A14UL
#define ISP_BPC_BAD_PIXEL_TH0			0x1A18UL
#define ISP_BPC_FLAT_TH				0x1A28UL
#define ISP_BPC_EDGE_RATIO			0x1A2CUL
#define ISP_BPC_BAD_PIXEL_PARAM			0x1A30UL
#define ISP_BPC_BAD_PIXEL_COEFF			0x1A34UL
#define ISP_BPC_LUTWORD0			0x1A38UL
#define ISP_BPC_MAP_ADDR			0x1A58UL
#define ISP_BPC_MAP_CTRL			0x1A5CUL
#define ISP_BPC_MAP_CTRL1			0x1A60UL
#define ISP_BPC_OUT_ADDR			0x1A64UL
#define ISP_BPC_OUT_CLR				0x1A68UL
#define ISP_BPC_MAP_CLR				0x1A6CUL

/*isp sub block: 1d lnc*/
#define ISP_1D_LNC_STATUS0			0x1F00UL
#define ISP_1D_LNC_STATUS1			0x1F04UL
#define ISP_1D_LNC_CTRL				0x1F14UL
#define ISP_1D_LNC_CFG0				0x1F18UL
#define ISP_1D_LNC_CFG1				0x1F1CUL
#define ISP_1D_LNC_CFG2				0x1F20UL
#define ISP_1D_LNC_CFG3				0x1F24UL
#define ISP_1D_LNC_CFG4				0x1F28UL
#define ISP_1D_LNC_R_CFG0			0x1F2CUL
#define ISP_1D_LNC_R_CFG1			0x1F30UL
#define ISP_1D_LNC_R2_CFG0			0x1F34UL
#define ISP_1D_LNC_DR2_CFG0			0x1F38UL
#define ISP_1D_LNC_R2_CFG1			0x1F3CUL
#define ISP_1D_LNC_DR2_CFG1			0x1F40UL
#define ISP_1D_LNC_R2_CFG2			0x1F44UL
#define ISP_1D_LNC_DR2_CFG2			0x1F48UL
#define ISP_1D_LNC_R2_CFG3			0x1F4CUL
#define ISP_1D_LNC_DR2_CFG3			0x1F50UL
#define ISP_1D_LENS_GR_BUF0_CH0			0x40000UL
#define ISP_1D_LENS_R_BUF0_CH0			0x40400UL
#define ISP_1D_LENS_B_BUF0_CH0			0x40800UL
#define ISP_1D_LENS_GB_BUF0_CH0			0x40C00UL
#define ISP_1D_LENS_GR_BUF1_CH0			0x41000UL
#define ISP_1D_LENS_R_BUF1_CH0			0x41400UL
#define ISP_1D_LENS_B_BUF1_CH0			0x41800UL
#define ISP_1D_LENS_GB_BUF1_CH0			0x41c00UL

/*isp sub block:CMC: Color matrix correction for 10 bit   */
#define ISP_CMC10_STATUS0			0x3100UL
#define ISP_CMC10_STATUS1			0x3104UL
#define ISP_CMC10_PARAM				0x3114UL
#define ISP_CMC10_MATRIX0			0x3118UL


/*isp sub block: CFA: clolor filter array*/
#define ISP_CFAE_STATUS				0x3200UL
#define ISP_CFAE_NEW_CFG0			0x3214UL
#define ISP_CFAE_INTP_CFG0			0x3218UL
#define ISP_CFAE_INTP_CFG1			0x321CUL
#define ISP_CFAE_INTP_CFG2			0x3220UL
#define ISP_CFAE_INTP_CFG3			0x3224UL
#define ISP_CFAE_INTP_CFG4			0x3228UL
#define ISP_CFAE_INTP_CFG5			0x322CUL
#define ISP_CFAE_CSS_CFG0			0x324CUL
#define ISP_CFAE_CSS_CFG1			0x3250UL
#define ISP_CFAE_CSS_CFG2			0x3254UL
#define ISP_CFAE_CSS_CFG3			0x3258UL
#define ISP_CFAE_CSS_CFG4			0x325CUL
#define ISP_CFAE_CSS_CFG5			0x3260UL
#define ISP_CFAE_CSS_CFG6			0x3264UL
#define ISP_CFAE_CSS_CFG7			0x3268UL
#define ISP_CFAE_CSS_CFG8			0x326CUL
#define ISP_CFAE_CSS_CFG9			0x3270UL
#define ISP_CFAE_CSS_CFG10			0x3274UL
#define ISP_CFAE_CSS_CFG11			0x3278UL
#define ISP_CFAE_GBUF_CFG			0x327CUL

/*isp sub block: CCE: clolor conversion enhancement*/
#define ISP_CCE_STATUS0				0x3600UL
#define ISP_CCE_STATUS1				0x3604UL
#define ISP_CCE_PARAM				0x3614UL
#define ISP_CCE_MATRIX0				0x3618UL
#define ISP_CCE_MATRIX1				0x361CUL
#define ISP_CCE_MATRIX2				0x3620UL
#define ISP_CCE_MATRIX3				0x3624UL
#define ISP_CCE_MATRIX4				0x3628UL
#define ISP_CCE_SHIFT				0x362CUL

/*isp sub block:ANTI FLICKER*/
#define ISP_ANTI_FLICKER_STATUS0		0x4200UL
#define ISP_ANTI_FLICKER_STATUS1		0x4204UL
#define ISP_ANTI_FLICKER_PARAM0			0x4214UL
#define ISP_ANTI_FLICKER_PARAM1			0x4218UL
#define ISP_ANTI_FLICKER_COL_POS		0x421CUL
#define ISP_ANTI_FLICKER_DDR_INIT_ADDR		0x4220UL
#define ISP_ANTI_FLICKER_CFG_READY		0x4224UL
#define ISP_ANTI_FLICKER_SKIP_NUM_CLR		0x4228UL
#define ISP_ANTI_FLICKER_SUM			0x422CUL

/*isp sub block:ANTI FLICKER NEW*/
#define ISP_ANTI_FLICKER_NEW_STATUS0		0x4600UL
#define ISP_ANTI_FLICKER_NEW_STATUS1		0x4604UL
#define ISP_ANTI_FLICKER_NEW_STATUS2		0x4608UL
#define ISP_ANTI_FLICKER_NEW_STATUS3		0x460CUL
#define ISP_ANTI_FLICKER_NEW_PARAM0		0x4614UL
#define ISP_ANTI_FLICKER_NEW_PARAM1		0x4618UL
#define ISP_ANTI_FLICKER_NEW_PARAM2		0x461CUL
#define ISP_ANTI_FLICKER_NEW_COL_POS		0x4620UL
#define ISP_ANTI_FLICKER_NEW_DDR_INIT_ADDR	0x4624UL
#define ISP_ANTI_FLICKER_NEW_REGION0		0x4628UL
#define ISP_ANTI_FLICKER_NEW_REGION1		0x462CUL
#define ISP_ANTI_FLICKER_NEW_REGION2		0x4630UL
#define ISP_ANTI_FLICKER_NEW_REGION3		0x4634UL
#define ISP_ANTI_FLICKER_NEW_CFG_READY		0x4638UL
#define ISP_ANTI_FLICKER_NEW_SKIP_NUM_CLR	0x463CUL
#define ISP_ANTI_FLICKER_NEW_SUM1		0x4640UL
#define ISP_ANTI_FLICKER_NEW_SUM2		0x4644UL

/*isp sub block: Brightness*/
#define ISP_BRIGHT_STATUS			0x5300UL
#define ISP_BRIGHT_PARAM			0x5314UL

/*isp sub block: Contrast*/
#define ISP_CONTRAST_STATUS			0x5400UL
#define ISP_CONTRAST_PARAM			0x5414UL

/*isp sub block: cdn*/
#define ISP_CDN_STATUS0				0x5800UL
#define ISP_CDN_STATUS1				0x5804UL
#define ISP_CDN_PARAM				0x5814UL
#define ISP_CDN_THRUV				0x5818UL
#define ISP_CDN_U_RANWEI_0			0x581CUL
#define ISP_CDN_U_RANWEI_7			0x5838UL
#define ISP_CDN_V_RANWEI_0			0x583CUL
#define ISP_CDN_V_RANWEI_7			0x5858UL


/*isp sub block: Dispatch YUV*/
#define ISP_DISPATCH_YUV_STATUS_CH0		0x5B00UL
#define ISP_DISPATCH_YUV_STATUS_CH1		0x5B04UL
#define ISP_DISPATCH_YUV_STATUS_COMM		0x5B08UL
#define ISP_DISPATCH_YUV_STATUS1_CH0		0x5B0CUL
#define ISP_DISPATCH_YUV_STATUS1_CH1		0x5B10UL
#define ISP_DISPATCH_YUV_CH0_BAYER		0x5B14UL
#define ISP_DISPATCH_YUV_CH0_SIZE		0x5B18UL
#define ISP_DISPATCH_YUV_CH1_SIZE		0x5B1CUL
#define ISP_DISPATCH_YUV_DLY_CH0		0x5B20UL
#define ISP_DISPATCH_YUV_CH1_BAYER		0x5B24UL
#define ISP_DISPATCH_YUV_HW_CTRL_CH0		0x5B28UL
#define ISP_DISPATCH_YUV_HW_CTRL_CH1		0x5B2CUL
#define ISP_DISPATCH_YUV_DLY_CH1		0x5B30UL
#define ISP_DISPATCH_YUV_CAP_MODE		0x5B34UL
#define ISP_DISPATCH_YUV_CAP_CTRL_1		0x5B38UL
#define ISP_DISPATCH_YUV_CAP_CTRL_2		0x5B3CUL
#define ISP_DISPATCH_YUV_CAP_CTRL_3		0x5B40UL
#define ISP_DISPATCH_YUV_DLY_NUM_FLASH_CH0	0x5B44UL
#define ISP_DISPATCH_YUV_DLY_NUM_FLASH_CH1	0x5B48UL

/*isp sub block: csa*/
#define ISP_CSA_STATUS				0x5C00UL
#define ISP_CSA_PARAM				0x5C14UL

/*isp sub block: edge*/
#define ISP_EE_STATUS				0x5900UL
#define ISP_EE_PARAM				0x5914UL
#define ISP_EE_CFG0				0x5918UL
#define ISP_EE_CFG1				0x591CUL
#define ISP_EE_CFG2				0x5920UL
#define ISP_EE_ADP_CFG0				0x5924UL
#define ISP_EE_ADP_CFG1				0x5928UL
#define ISP_EE_ADP_CFG2				0x592CUL
#define ISP_EE_IPD_CFG0				0x5930UL
#define ISP_EE_IPD_CFG1				0x5934UL
#define ISP_EE_IPD_CFG2				0x5938UL
#define ISP_EE_LUM_CFG0				0x593CUL
#define ISP_EE_LUM_CFG1				0x5940UL
#define ISP_EE_LUM_CFG2				0x5944UL
#define ISP_EE_LUM_CFG3				0x5948UL
#define ISP_EE_LUM_CFG4				0x594CUL
#define ISP_EE_LUM_CFG5				0x5950UL
#define ISP_EE_LUM_CFG6				0x5954UL
#define ISP_EE_LUM_CFG7				0x5958UL
#define ISP_EE_LUM_CFG8				0x595CUL
#define ISP_EE_LUM_CFG9				0x5960UL
#define ISP_EE_LUM_CFG10			0x5964UL
#define ISP_EE_LUM_CFG11			0x5968UL
#define ISP_EE_LUM_CFG12			0x596CUL
#define ISP_EE_LUM_CFG13			0x5970UL
#define ISP_EE_LUM_CFG14			0x5974UL
#define ISP_EE_LUM_CFG15			0x5978UL
#define ISP_EE_LUM_CFG16			0x597CUL
#define ISP_EE_LUM_CFG17			0x5980UL
#define ISP_EE_LUM_CFG18			0x5984UL

/*isp sub block: Fetch*/
#define ISP_RAW_FETCH_BASE			0x0100UL
#define ISP_YUV_FETCH_BASE			0x5200UL

#define ISP_FETCH_MEM_STATUS0			0x0100UL
#define ISP_FETCH_MEM_STATUS1			0x0104UL
#define ISP_FETCH_DCAM_STATUS0			0x0108UL
#define ISP_FETCH_MIPI_STATUS			0x010CUL
#define ISP_FETCH_PARAM			        0x0114UL
#define ISP_FETCH_START                         0x0118UL
#define ISP_FETCH_SLICE_SIZE			0x0120UL
#define ISP_FETCH_SLICE_Y_ADDR			0x0124UL
#define ISP_FETCH_SLICE_Y_PITCH			0x0128UL
#define ISP_FETCH_SLICE_U_ADDR			0x012CUL
#define ISP_FETCH_SLICE_U_PITCH			0x0130UL
#define ISP_FETCH_SLICE_V_ADDR			0x0134UL
#define ISP_FETCH_SLICE_V_PITCH			0x0138UL
#define ISP_FETCH_MIPI_WORD_INFO		0x013CUL
#define ISP_FETCH_MIPI_BYTE_INFO		0x0140UL
#define ISP_FETCH_LINE_DLY_CTRL			0x0144UL

/*isp sub block: FETCH2*/
#define ISP_FETCH2_MEM_STATUS0			0x5200UL
#define ISP_FETCH2_MEM_STATUS1			0x5204UL
#define ISP_FETCH2_DCAM_STATUS0			0x5208UL
#define ISP_FETCH2_MIPI_STATUS			0x520CUL
#define ISP_FETCH2_PARAM			0x5214UL
#define ISP_FETCH2_START			0x5218UL
#define ISP_FETCH2_SLICE_SIZE			0x5220UL
#define ISP_FETCH2_SLICE_Y_ADDR			0x5224UL
#define ISP_FETCH2_SLICE_Y_PITCH		0x5228UL
#define ISP_FETCH2_SLICE_U_ADDR			0x522CUL
#define ISP_FETCH2_SLICE_U_PITCH		0x5230UL
#define ISP_FETCH2_SLICE_V_ADDR			0x5234UL
#define ISP_FETCH2_SLICE_V_PITCH		0x5238UL
#define ISP_FETCH2_LINE_DLY_CTRL		0x523CUL
#define ISP_FETCH2_PARAM1			0x5240UL

/*isp sub block: gamma*/

#define ISP_GAMMA_PARAM				0x3314UL
#define ISP_GAMMA_STATUS			0x3300UL

#define ISP_FGAMMA_R_BUF0_CH0			0x1B000UL
#define ISP_FGAMMA_G_BUF0_CH0			0x1C000UL
#define ISP_FGAMMA_B_BUF0_CH0			0x1D000UL

#define ISP_FGAMMA_R_BUF1_CH0			0x24000UL
#define ISP_FGAMMA_G_BUF1_CH0			0x25000UL
#define ISP_FGAMMA_B_BUF1_CH0			0x26000UL

/*isp sub block: GRGB*/
#define ISP_GRGB_STATUS				0x1B00UL
#define ISP_GRGB_CTRL				0x1B14UL
#define ISP_GRGB_CFG0				0x1B18UL
#define ISP_GRGB_LUM_FLAT_T			0x1B1CUL
#define ISP_GRGB_LUM_FLAT_R                     0x1B20UL
#define ISP_GRGB_LUM_FLAT_T_R			0x1B20UL
#define ISP_GRGB_LUM_EDGE_T			0x1B24UL
#define ISP_GRGB_LUM_EDGE_R			0x1B28UL
#define ISP_GRGB_LUM_TEX_T			0x1B2CUL
#define ISP_GRGB_LUM_TEX_R			0x1B30UL
#define ISP_GRGB_FREZ_FLAT_T			0x1B34UL
#define ISP_GRGB_FREZ_FLAT_R			0x1B38UL
#define ISP_GRGB_FREZ_FLAT_T_R			0x1B38UL
#define ISP_GRGB_FREZ_EDGE_T			0x1B3CUL
#define ISP_GRGB_FREZ_EDGE_R			0x1B40UL
#define ISP_GRGB_FREZ_TEX_T			0x1B44UL
#define ISP_GRGB_FREZ_TEX_R			0x1B48UL

/*isp sub block: HIST : histogram*/
#define ISP_HIST_STATUS				0x5500UL
#define ISP_HIST_PARAM				0x5514UL
#define ISP_HIST_CFG_READY			0x5518UL
#define ISP_HIST_SKIP_NUM_CLR			0x551CUL

/*isp sub block: HIST2*/
#define ISP_HIST2_STATUS			0x5600UL
#define ISP_HIST2_PARAM				0x5614UL
#define ISP_HIST2_ROI_S0			0x5618UL
#define ISP_HIST2_ROI_E0			0x561CUL
#define ISP_HIST2_CFG_RDY			0x5620UL
#define ISP_HIST2_SKIP_CLR			0x5624UL

/*isp sub block:HSV*/
#define ISP_HSV_STATUS				0x3800UL
#define ISP_HSV_PARAM				0x3814UL
#define ISP_HSV_CFG0				0x3818UL
#define ISP_HSV_CFG1				0x381CUL
#define ISP_HSV_CFG2				0x3820UL
#define ISP_HSV_CFG3				0x3824UL
#define ISP_HSV_CFG4				0x3828UL
#define ISP_HSV_CFG5				0x382CUL
#define ISP_HSV_CFG6				0x3830UL
#define ISP_HSV_CFG7				0x3834UL
#define ISP_HSV_CFG8				0x3838UL
#define ISP_HSV_CFG9				0x383CUL
#define ISP_HSV_CFG10				0x3840UL
#define ISP_HSV_CFG11				0x3844UL
#define ISP_HSV_CFG12				0x3848UL
#define ISP_HSV_CFG13				0x384CUL
#define ISP_HSV_CFG14				0x3850UL
#define ISP_HSV_BUF0_CH0			0x18000UL
#define ISP_HSV_BUF1_CH0			0x21000UL

/*isp sub block: hua*/
#define ISP_HUE_STATUS				0x5D00UL
#define ISP_HUE_PARAM				0x5D14UL

#define ISP_IIRCNR_STATUS0			0x6400UL
#define ISP_IIRCNR_STATUS1			0x6404UL
#define ISP_IIRCNR_PARAM			0x6414UL
#define ISP_IIRCNR_PARAM1			0x6418UL
#define ISP_IIRCNR_PARAM2			0x641CUL
#define ISP_IIRCNR_PARAM3			0x6420UL
#define ISP_IIRCNR_PARAM4			0x6424UL
#define ISP_IIRCNR_PARAM5			0x6428UL
#define ISP_IIRCNR_PARAM6			0x642CUL
#define ISP_IIRCNR_PARAM7			0x6430UL
#define ISP_IIRCNR_PARAM8			0x6434UL
#define ISP_IIRCNR_PARAM9			0x6438UL
#define ISP_YRANDOM_PARAM0			0x643CUL
#define ISP_YRANDOM_PARAM1			0x6440UL
#define ISP_YRANDOM_PARAM2			0x6444UL
#define ISP_YRANDOM_STATUS0			0x6448UL
#define ISP_YRANDOM_STATUS1			0x644CUL
#define ISP_YRANDOM_STATUS2			0x6450UL
#define ISP_YRANDOM_INIT			0x6454UL
#define ISP_YUV_IIRCNR_NEW_0			0x6458UL
#define ISP_YUV_IIRCNR_NEW_1			0x645CUL
#define ISP_YUV_IIRCNR_NEW_2			0x6460UL
#define ISP_YUV_IIRCNR_NEW_9			0x647CUL
#define ISP_YUV_IIRCNR_NEW_13			0x648CUL
#define ISP_YUV_IIRCNR_NEW_17			0x649CUL
#define ISP_YUV_IIRCNR_NEW_24			0x64B8UL
#define ISP_YUV_IIRCNR_NEW_31			0x64D4UL
#define ISP_YUV_IIRCNR_NEW_39			0x64F4UL
/*isp sub block: NLC*/
#define ISP_NLC_STATUS				0x1400UL
#define ISP_NLC_PARA				0x1414UL
#define ISP_NLC_PARA_R0				0x1418UL
#define ISP_NLC_PARA_R9				0x143CUL
#define ISP_NLC_PARA_G0				0x1440UL
#define ISP_NLC_PARA_G9				0x1464UL
#define ISP_NLC_PARA_B0				0x1468UL
#define ISP_NLC_PARA_B9				0x148CUL
#define ISP_NLC_PARA_L0				0x1490UL

/*isp sub block: NLM VST IVST*/
#define ISP_VST_PARA				0x2014UL
#define ISP_IVST_PARA				0x2214UL
#define ISP_NLM_LB_STATUS0			0x2100UL
#define ISP_NLM_LB_STATUS1			0x2104UL
#define ISP_NLM_STATUS				0x2108UL
#define ISP_NLM_PARA				0x2114UL
#define ISP_NLM_MODE_CNT			0x2118UL
#define	ISP_NLM_SIMPLE_BPC			0x211CUL
#define ISP_NLM_LUM_TH				0x2120UL
#define ISP_NLM_LUM_THRESHOLD			0x2120UL
#define ISP_NLM_DIRECTION_TH			0x2124UL
#define ISP_NLM_IS_FLAT				0x2128UL
#define ISP_NLM_LUT_W_0				0x212CUL
#define ISP_NLM_LUM0_FLAT0_PARAM		0x218CUL
#define ISP_NLM_LUM0_FLAT0_ADDBACK		0x2190UL
#define ISP_NLM_LUM0_FLAT1_PARAM		0x2194UL
#define ISP_NLM_LUM0_FLAT1_ADDBACK		0x2198UL
#define ISP_NLM_LUM0_FLAT2_PARAM		0x219CUL
#define ISP_NLM_LUM0_FLAT2_ADDBACK		0x21A0UL
#define ISP_NLM_LUM0_FLAT3_PARAM		0x21A4UL
#define ISP_NLM_LUM0_FLAT3_ADDBACK		0x21A8UL
#define ISP_NLM_ADDBACK3			0x21ECUL
#define ISP_VST_BUF0_CH0			0x19000UL
#define ISP_IVST_BUF0_CH0			0x1A000UL
#define ISP_VST_BUF1_CH0			0x22000UL
#define ISP_IVST_BUF1_CH0			0x23000UL

/*isp sub block: noise filter*/
#define ISP_NF_STATUS0                          0xE200UL
#define ISP_YUV_NF_CTRL				0xE214UL
#define ISP_YUV_NF_SEED0			0xE218UL
#define ISP_YUV_NF_SEED1			0xE21CUL
#define ISP_YUV_NF_SEED2			0xE220UL
#define ISP_YUV_NF_SEED3			0xE224UL
#define ISP_YUV_NF_TB4				0xE228UL
#define ISP_YUV_NF_SF				0xE22CUL
#define ISP_YUV_NF_THR				0xE230UL
#define ISP_YUV_NF_CV_T12			0xE234UL
#define ISP_YUV_NF_CV_R				0xE238UL
#define ISP_YUV_NF_CLIP				0xE23CUL
#define ISP_YUV_NF_SEED_INIT			0xE250UL
#define ISP_YUV_NF_CV_T34			0xE254UL

/*isp sub block: Pre Global Gain*/
#define ISP_PGG_STATUS				0x1000UL
#define ISP_PGG_PARAM				0x1014UL

/*isp sub block: YNR*/
#define ISP_YNR_STATUS0				0x5100UL
#define ISP_YNR_STATUS1				0x5104UL
#define ISP_YNR_CONTRL0				0x5114UL
#define ISP_YNR_CFG0				0x5118UL
#define ISP_YNR_CFG1				0x511CUL
#define ISP_YNR_CFG2				0x5120UL
#define ISP_YNR_CFG3				0x5124UL
#define ISP_YNR_CFG4				0x5128UL
#define ISP_YNR_CFG5				0x512CUL
#define ISP_YNR_CFG6				0x5130UL
#define ISP_YNR_CFG7				0x5134UL
#define ISP_YNR_CFG8				0x5138UL
#define ISP_YNR_CFG9				0x513CUL
#define ISP_YNR_CFG10				0x5140UL
#define ISP_YNR_WLT0				0x5144UL
#define ISP_YNR_FRATIO0				0x515CUL
#define ISP_YNR_CFG11				0x517CUL
#define ISP_YNR_CFG12				0x5180UL
#define ISP_YNR_CFG13				0x5184UL
#define ISP_YNR_CFG14				0x5188UL
#define ISP_YNR_CFG15				0x518CUL
#define ISP_YNR_CFG16				0x5190UL
#define ISP_YNR_CFG17				0x5194UL
/*isp sub block: PDAF*/
#define ISP_PDAF_STATUS				0x1700UL
#define ISP_PDAF_PARAM				0x1714UL
#define ISP_PDAF_WIN_X				0x1718UL
#define ISP_PDAF_WIN_Y				0x171CUL
#define ISP_PDAF_BLOCK_COL			0x1720UL
#define ISP_PDAF_BLOCK_ROW			0x1724UL
#define ISP_PDAF_GAIN_PARA0			0x1728UL
#define ISP_PDAF_GAIN_PARA1			0x172CUL
#define ISP_PDAF_PHASE_BPC_PARA			0x1730UL
#define ISP_PDAF_HOT_PIXEL_TH1			0x1734UL
#define ISP_PDAF_HOT_PIXEL_TH2			0x1738UL
#define ISP_PDAF_DEAD_PIXEL_TH1			0x173CUL
#define ISP_PDAF_DEAD_PIXEL_TH2			0x1740UL
#define ISP_PDAF_FLAT_TH			0x1744UL
#define ISP_PDAF_EDGE_RATIO			0x1748UL
#define ISP_PDAF_PHASE_LEFT_ADDR		0x174CUL
#define ISP_PDAF_PHASE_RIGHT_ADDR		0x1750UL
#define ISP_PDAF_PHASE_PITCH			0x1754UL
#define ISP_PDAF_PATTERN01			0x1758UL
#define ISP_PDAF_GAIN_ORI0			0x17D8UL
#define ISP_PDAF_GAIN_ORI1			0x17DCUL
#define ISP_PDAF_AF_CTRL			0x17E0UL
#define ISP_PDAF_BLC_PARA0			0x17E4UL
#define ISP_PDAF_BLC_PARA1			0x17E8UL
#define ISP_PDAF_AF_CTRL1			0x17ECUL
#define ISP_PDAF_AF_CTRL2			0x17F0UL
#define ISP_PDAF_REQ_DWORD_NUM			0x17F4UL
#define ISP_PDAF_GAIN_LEFT			0x36000UL
#define ISP_PDAF_GAIN_RIGHT			0x36200UL


/*isp sub block: POST BLC*/
#define ISP_POST_BLC_STATUS                     0x1300UL
#define ISP_POST_BLC_PARA                       0x1314UL
#define ISP_POST_BLC_B_PARA_R_B                 0x1318UL
#define ISP_POST_BLC_PARA_G                     0x131CUL
/*isp sub block: post-cdn*/
#define ISP_POSTCDN_STATUS			0x5E00UL
#define ISP_POSTCDN_COMMON_CTRL			0x5E14UL
#define ISP_POSTCDN_ADPT_THR			0x5E18UL
#define ISP_POSTCDN_UVTHR			0x5E1CUL
#define ISP_POSTCDN_THRU			0x5E20UL
#define ISP_POSTCDN_THRV			0x5E24UL
#define ISP_POSTCDN_RSEGU01			0x5E28UL
#define ISP_POSTCDN_RSEGU23			0x5E2CUL
#define ISP_POSTCDN_RSEGU45			0x5E30UL
#define ISP_POSTCDN_RSEGU6			0x5E34UL
#define ISP_POSTCDN_RSEGV01			0x5E38UL
#define ISP_POSTCDN_RSEGV23			0x5E3CUL
#define ISP_POSTCDN_RSEGV45			0x5E40UL
#define ISP_POSTCDN_RSEGV6			0x5E44UL
#define ISP_POSTCDN_R_DISTW0                    0x5E48UL
#define ISP_POSTCDN_START_ROW_MOD4              0x5E84UL
/*isp sub block:ISP_PSTRZ*/
#define ISP_PSTRZ_STATUS                        0x3B00UL
#define ISP_PSTRZ_PARAM                         0x3B14UL
#define ISP_PSTRZ_LEVEL0                        0x3B18UL
#define ISP_PSTRZ_LEVEL1                        0x3B1CUL
#define ISP_PSTRZ_LEVEL2                        0x3B20UL
#define ISP_PSTRZ_LEVEL3                        0x3B24UL
#define ISP_PSTRZ_LEVEL4                        0x3B28UL
#define ISP_PSTRZ_LEVEL5                        0x3B2CUL
#define ISP_PSTRZ_LEVEL6                        0x3B30UL
#define ISP_PSTRZ_LEVEL7                        0x3B34UL

/*isp sub block: radial	lnc*/
#define ISP_RLSC_STATUS0                        0x1F00UL
#define ISP_RLSC_STATUS1                        0x1F04UL
#define ISP_RLSC_CTRL				0x1F14UL
#define ISP_RLSC_CFG0				0x1F18UL
#define ISP_RLSC_CFG1				0x1F1CUL
#define ISP_RLSC_CFG2				0x1F20UL
#define ISP_RLSC_CFG3				0x1F24UL
#define ISP_RLSC_CFG4				0x1F28UL
#define ISP_RLSC_R_CFG0				0x1F2CUL
#define ISP_RLSC_R_CFG1				0x1F30UL
#define ISP_RLSC_R2_CFG0			0x1F34UL
#define ISP_RLSC_DR2_CFG0			0x1F38UL

/*isp sub block: RGBG*/
#define ISP_RGBG_STATUS				0x1200UL
#define ISP_RGBG_PARAM				0x1214UL
#define ISP_RGBG_RB                             0x1218UL
#define ISP_RGBG_G                              0x121CUL
#define ISP_RGBG_PARAM0				0x1220UL
#define ISP_RGBG_PARAM1				0x1224UL
#define ISP_RGBG_PARAM2				0x1228UL
#define ISP_RGBG_STATUS0			0x122CUL
#define ISP_RGBG_STATUS1			0x1230UL
#define ISP_RGBG_STATUS2			0x1234UL
#define	ISP_RGBG_RANDOM_INIT			0x1238UL
/*isp sub block: ARGB2Y*/
#define ISP_RGB2Y_STATUS                        0x4700UL
#define ISP_RGB2Y_COEF_GR                       0x4714UL
#define ISP_RGB2Y_COEF_B                        0x4718UL

/*isp sub block: Store*/
#define ISP_STORE_BASE				0x0200UL
#define ISP_STOREA_BASE				0x3500UL
#define ISP_STORE1_BASE				0xC100UL
#define ISP_STORE2_BASE				0xD100UL
#define ISP_STORE3_BASE				0xE100UL
#define ISP_STORE4_BASE				0x8100UL

#define ISP_STORE_STATUS_MEM0                   0x0000UL
#define ISP_STORE_STATUS_MEM1                   0x0004UL
#define ISP_STORE_STATUS_DCAM0                  0x0008UL
#define ISP_STORE_STATUS_DCAM1                  0x000CUL
#define ISP_STORE_PARAM                         0x0014UL
#define ISP_STORE_SLICE_SIZE                    0x0018UL
#define ISP_STORE_BORDER1                       0x001CUL
#define ISP_STORE_Y_ADDR                        0x0020UL
#define ISP_STORE_Y_PITCH                       0x0024UL
#define ISP_STORE_U_ADDR                        0x0028UL
#define ISP_STORE_U_PITCH                       0x002CUL
#define ISP_STORE_V_ADDR                        0x0030UL
#define ISP_STORE_V_PITCH                       0x0034UL
#define ISP_STORE_SHADOW_CLR                    0x0038UL
#define ISP_STORE_READ_CONTROL                  0x003CUL
#define ISP_STORE_SHADOW_CLR_SEL                0x0040UL
#define ISP_STORE_MIPI                          0x0044UL
#define ISP_STORE_BORDER2                       0x0050UL

/*isp sub block: Store*/
#define ISP_STORE_BORDER                        0x021CUL
#define ISP_STORE_READ_CTRL                     0x023CUL

/*isp sub block:STORE_CCE  */
#define ISP_STORE_CCE_MEM_STATUS0               0x3500UL
#define ISP_STORE_CCE_MEM_STATUS1               0x3504UL
#define ISP_STORE_CCE_DCAM_STATUS0              0x3508UL
#define ISP_STORE_CCE_DCAM_STATUS1              0x350CUL
#define ISP_STORE_CCE_PARAM                     0x3514UL
#define ISP_STORE_CCE_SLICE_SIZE                0x3518UL
#define ISP_STORE_CCE_BOARDER                   0x351CUL
#define ISP_STORE_CCE_SLICE_Y_ADDR              0x3520UL
#define ISP_STORE_CCE_Y_PITCH                   0x3524UL
#define ISP_STORE_CCE_SLICE_U_ADDR              0x3528UL
#define ISP_STORE_CCE_U_PITCH                   0x352CUL
#define ISP_STORE_CCE_SLICE_V_ADDR              0x3530UL
#define ISP_STORE_CCE_V_PITCH                   0x3534UL
#define ISP_STORE_CCE_SHADOW_CLR                0x3538UL
#define ISP_STORE_CCE_READ_CTRL                 0x353CUL
#define ISP_STORE_CCE_SHADOW_CLR_SEL            0x3540UL
#define ISP_STORE_CCE_MIPI0                     0x3544UL
#define ISP_STORE_CCE_BORDER2                   0x3550UL

/*isp sub block:STORE0	*/
#define ISP_STORE0_STATUS0                      0x3400UL
#define ISP_STORE0_STATUS1                      0x3404UL
#define ISP_STORE0_STATUS2                      0x3408UL
#define ISP_STORE0_STATUS3                      0x340CUL
#define ISP_STORE0_STATUS4                      0x3410UL
#define ISP_STORE0_PARAM                        0x3414UL
#define ISP_STORE0_SIZE                         0x3418UL
#define ISP_STORE0_LUMA_ADDR0                   0x341CUL
#define ISP_STORE0_CHROMA_ADDR0                 0x3420UL
#define ISP_STORE0_PITCH                        0x3424UL
#define ISP_STORE0_SHADOW_CLR                   0x3428UL

#define ISP_3DNR_COMMON_STATUS0			0x9000UL
#define ISP_3DNR_COMMON_STATUS1			0x9004UL
#define ISP_3DNR_COMMON_PARAM0			0x9014UL
#define ISP_3DNR_COMMON_ST_SCL0			0x9018UL
#define ISP_3DNR_COMMON_ST_REFPRE		0x901CUL
#define ISP_3DNR_COMMON_ST_CURCAP		0x9020UL
#define ISP_3DNR_COMMON_FET_CURPRE		0x9024UL
#define ISP_3DNR_COMMON_FET_REFPRE		0x9028UL
#define ISP_3DNR_COMMON_FET_CURCAP		0x902CUL
#define ISP_3DNR_COMMON_FET_REFCAP		0x9030UL
#define ISP_3DNR_COMMON_PRE_SOF			0x9034UL
#define ISP_3DNR_COMMON_CAP_SOF			0x9038UL
#define ISP_3DNR_PRE_SHADOWN_CLR		0x903CUL
#define ISP_3DNR_CAP_SHADOWN_CLR		0x9040UL
#define ISP_3DNR_PRE_FRAMECNT_CLR		0x9044UL

#define ISP_3DNR_PRE_BLEND_STATUS0		0x9100UL
#define ISP_3DNR_PRE_BLEND_STATUS1		0x9104UL
#define ISP_3DNR_PRE_BLEND_CONTRL0		0x9114UL
#define ISP_3DNR_PRE_BLEND_CFG1			0x911CUL
#define ISP_3DNR_PRE_BLEND_CFG2			0x9120UL
#define ISP_3DNR_PRE_BLEND_CFG3			0x9124UL
#define ISP_3DNR_PRE_BLEND_CFG4			0x9128UL
#define ISP_3DNR_PRE_BLEND_CFG5			0x912CUL
#define ISP_3DNR_PRE_BLEND_CFG6			0x9130UL
#define ISP_3DNR_PRE_BLEND_CFG7			0x9134UL
#define ISP_3DNR_PRE_BLEND_CFG8			0x9138UL
#define ISP_3DNR_PRE_BLEND_CFG9			0x913CUL
#define ISP_3DNR_PRE_BLEND_CFG10		0x9140UL
#define ISP_3DNR_PRE_BLEND_CFG11		0x9144UL
#define ISP_3DNR_PRE_BLEND_CFG12		0x9148UL
#define ISP_3DNR_PRE_BLEND_CFG13		0x914CUL
#define ISP_3DNR_PRE_BLEND_CFG14		0x9150UL
#define ISP_3DNR_PRE_BLEND_CFG15		0x9154UL
#define ISP_3DNR_PRE_BLEND_CFG16		0x9158UL
#define ISP_3DNR_PRE_BLEND_CFG17		0x915CUL
#define ISP_3DNR_PRE_BLEND_CFG18		0x9160UL
#define ISP_3DNR_PRE_BLEND_CFG19		0x9164UL
#define ISP_3DNR_PRE_BLEND_CFG20		0x9168UL
#define ISP_3DNR_PRE_BLEND_CFG21		0x916CUL
#define ISP_3DNR_PRE_BLEND_CFG22		0x9170UL
#define ISP_3DNR_PRE_BLEND_CFG23		0x9174UL
#define ISP_3DNR_PRE_BLEND_CFG24		0x9178UL

#define ISP_3DNR_CAP_BLEND_STATUS0		0x49200UL
#define ISP_3DNR_CAP_BLEND_STATUS1		0x49204UL
#define ISP_3DNR_CAP_BLEND_CONTRL0		0x49214UL
#define ISP_3DNR_CAP_BLEND_CFG0			0x49218UL
#define ISP_3DNR_CAP_BLEND_CFG1			0x4921CUL
#define ISP_3DNR_CAP_BLEND_CFG2			0x49220UL
#define ISP_3DNR_CAP_BLEND_CFG3			0x49224UL
#define ISP_3DNR_CAP_BLEND_CFG4			0x49228UL
#define ISP_3DNR_CAP_BLEND_CFG5			0x4922CUL
#define ISP_3DNR_CAP_BLEND_CFG6			0x49230UL
#define ISP_3DNR_CAP_BLEND_CFG7			0x49234UL
#define ISP_3DNR_CAP_BLEND_CFG8			0x49238UL
#define ISP_3DNR_CAP_BLEND_CFG9			0x4923CUL
#define ISP_3DNR_CAP_BLEND_CFG10		0x49240UL
#define ISP_3DNR_CAP_BLEND_CFG11		0x49244UL
#define ISP_3DNR_CAP_BLEND_CFG12		0x49248UL
#define ISP_3DNR_CAP_BLEND_CFG13		0x4924CUL
#define ISP_3DNR_CAP_BLEND_CFG14		0x49250UL
#define ISP_3DNR_CAP_BLEND_CFG15		0x49254UL
#define ISP_3DNR_CAP_BLEND_CFG16		0x49258UL
#define ISP_3DNR_CAP_BLEND_CFG17		0x4925CUL
#define ISP_3DNR_CAP_BLEND_CFG18		0x49260UL
#define ISP_3DNR_CAP_BLEND_CFG19		0x49264UL
#define ISP_3DNR_CAP_BLEND_CFG20		0x49268UL
#define ISP_3DNR_CAP_BLEND_CFG21		0x4926CUL
#define ISP_3DNR_CAP_BLEND_CFG22		0x49270UL
#define ISP_3DNR_CAP_BLEND_CFG23		0x49274UL
#define ISP_3DNR_CAP_BLEND_CFG24		0x49278UL
#define ISP_3DNR_CAP_BLEND_CFG25		0x4927CUL
#define ISP_3DNR_CAP_BLEND_CFG26		0x49280UL
#define ISP_3DNR_CAP_BLEND_CFG27		0x49284UL
#define ISP_3DNR_CAP_BLEND_CFG28		0x49288UL
#define ISP_3DNR_CAP_BLEND_CFG29		0x4928CUL

#define ISP_3DNR_FAST_ME_STATUS0		0x9300UL
#define ISP_3DNR_FAST_ME_STATUS1		0x9304UL
#define ISP_3DNR_FAST_ME_PARAM0			0x9314UL
#define ISP_3DNR_FAST_ME_PARAM1			0x9318UL
#define ISP_3DNR_FAST_ME_PARAM2			0x931CUL
#define ISP_3DNR_FAST_ME_OUT0			0x9320UL
#define ISP_3DNR_FAST_ME_OUT1			0x9324UL
#define ISP_3DNR_FAST_ME_OUT2			0x9328UL
#define ISP_3DNR_FAST_ME_OUT3			0x932CUL
#define ISP_3DNR_FAST_ME_OUT4			0x9330UL
#define ISP_3DNR_FAST_ME_OUT5			0x9334UL
#define ISP_3DNR_FAST_ME_OUT6			0x9338UL

#define ISP_3DNR_MEM_CTRL_PRE_STATUS0		0x9400UL
#define ISP_3DNR_MEM_CTRL_PRE_STATUS1		0x9404UL
#define ISP_3DNR_MEM_CTRL_PRE_STATUS2		0x9408UL
#define ISP_3DNR_MEM_CTRL_PRE_STATUS3		0x940CUL
#define ISP_3DNR_MEM_CTRL_PRE_STATUS4		0x9410UL
#define ISP_3DNR_MEM_CTRL_PRE_PARAM0		0x9414UL
#define ISP_3DNR_MEM_CTRL_PRE_PARAM1		0x9418UL
#define ISP_3DNR_MEM_CTRL_PRE_PARAM2		0x941CUL
#define ISP_3DNR_MEM_CTRL_PRE_PARAM3		0x9420UL
#define ISP_3DNR_MEM_FT_CUR_LUMA_ADDR0		0x9424UL
#define ISP_3DNR_MEM_FT_CUR_CHROMA_ADDR0	0x9428UL
#define ISP_3DNR_MEM_FT_REF_LUMA_ADDR0		0x942CUL
#define ISP_3DNR_MEM_FT_REF_CHROMA_ADDR0	0x9430UL
#define ISP_3DNR_MEM_PITCH			0x9434UL
#define ISP_3DNR_MEM_CTRL_PARAM4		0x9438UL
#define ISP_3DNR_MEM_HBLANK_NUM			0x943CUL
#define ISP_3DNR_MEM_CTRL_PRE_STATUS5		0x9440UL
#define ISP_3DNR_MEM_CTRL_PRE_STATUS6		0x9444UL
#define ISP_3DNR_MEM_CTRL_PRE_STATUS7		0x9448UL
#define ISP_3DNR_MEM_CTRL_PRE_STATUS8		0x944CUL
#define ISP_3DNR_MEM_CTRL_PRE_STATUS9		0x9450UL
#define ISP_3DNR_MEM_CTRL_PRE_STATUS10		0x9454UL
#define ISP_3DNR_MEM_CTRL_PRE_STATUS11		0x9458UL
#define ISP_3DNR_MEM_CTRL_FRAME_CNT_CLR		0x945CUL
#define ISP_3DNR_MEM_CTRL_PRE_STATUS12		0x9460UL
#define ISP_3DNR_MEM_CTRL_PRE_STATUS13		0x9464UL

#define ISP_3DNR_MEM_CTRL_CAP_STATUS0		0x49500UL
#define ISP_3DNR_MEM_CTRL_CAP_STATUS1		0x49504UL
#define ISP_3DNR_MEM_CTRL_CAP_PARAM0		0x49514UL
#define ISP_3DNR_MEM_CTRL_CAP_PARAM1		0x49518UL
#define ISP_3DNR_MEM_CTRL_CAP_PARAM2		0x4951CUL
#define ISP_3DNR_MEM_ST_REF_LUMA_ADDR		0x49520UL
#define ISP_3DNR_MEM_ST_REF_CHROMA_ADDR		0x49524UL
#define ISP_3DNR_MEM_FT_CUR_LUMA_ADDR		0x49528UL
#define ISP_3DNR_MEM_FT_CUR_CHROMA_ADDR		0x4952CUL
#define ISP_3DNR_MEM_FT_REF_LUMA_ADDR		0x49530UL
#define ISP_3DNR_MEM_FT_REF_CHROMA_ADDR		0x49534UL
#define ISP_3DNR_MEM_FT_CTRL_PITCH		0x49538UL
#define ISP_3DNR_MEM_ST_CTRL_PITCH		0x4953CUL
#define ISP_3DNR_MEM_CTRL_CAP_PARAM3		0x49540UL
#define ISP_3DNR_MEM_CTRL_CAP_PARAM4		0x49544UL
#define ISP_3DNR_MEM_CTRL_CAP_BORDER		0x49548UL
#define ISP_3DNR_MEM_CTRL_CAP_PARAM5		0x4954CUL
#define ISP_3DNR_MEM_CTRL_CAP_PARAM6		0x49550UL
#define ISP_3DNR_MEM_CTRL_CAP_PARAM7		0x49554UL
#define ISP_3DNR_MEM_CTRL_CAP_PARAM8		0x49558UL
#define ISP_3DNR_MEM_CTRL_CAP_PARAM9		0x4955CUL
#define ISP_3DNR_MEM_CTRL_CAP_PARAM10		0x49560UL
#define ISP_3DNR_MEM_CTRL_CAP_PARAM11		0x49564UL
#define ISP_3DNR_MEM_CTRL_CAP_PARAM12		0x49568UL
#define ISP_3DNR_MEM_CTRL_CAP_PARAM13		0x4956CUL
#define ISP_3DNR_MEM_CTRL_CAP_PARAM14		0x49570UL
#define ISP_3DNR_MEM_CTRL_CAP_PARAM15		0x49574UL

#define ISP_3DNR_STORE_STATUS0			0x9600UL
#define ISP_3DNR_STORE_STATUS1			0x9604UL
#define ISP_3DNR_STORE_STATUS2			0x9608UL
#define ISP_3DNR_STORE_STATUS3			0x960CUL
#define ISP_3DNR_STORE_STATUS4			0x9610UL
#define ISP_3DNR_STORE_PARAM0			0x9614UL
#define ISP_3DNR_STORE_SIZE			0x9618UL
#define ISP_3DNR_STORE_LUMA_ADDR0		0x961CUL
#define ISP_3DNR_STORE_CHROMA_ADDR0		0x9620UL
#define ISP_3DNR_STORE_PITCH			0x9624UL
#define ISP_3DNR_STORE_SHADOW_CLR		0x9628UL
#define ISP_3DNR_STORE_STATUS5			0x962CUL
#define ISP_3DNR_STORE_STATUS6			0x9630UL
#define ISP_3DNR_STORE_STATUS7			0x9634UL

#define ISP_3DNR_PRE_CROP_STATUS0		0x9700UL
#define ISP_3DNR_PRE_CROP_STATUS1		0x9704UL
#define ISP_3DNR_PRE_CROP_STATUS2		0x9708UL
#define ISP_3DNR_PRE_CROP_STATUS3		0x970CUL
#define ISP_3DNR_PRE_CROP_PARAM0		0x9714UL
#define ISP_3DNR_PRE_CROP_PARAM1		0x9718UL
#define ISP_3DNR_PRE_CROP_PARAM2		0x971CUL
#define ISP_3DNR_PRE_CROP_PARAM3		0x9720UL

#define ISP_3DNR_SCL_STATUS0			0x4A000UL
#define ISP_3DNR_SCL_CFG			0x4A014UL
#define ISP_3DNR_SCL_SRC_SIZE			0x4A018UL
#define ISP_3DNR_SCL_DES_SIZE			0x4A01CUL
#define ISP_3DNR_SCL_TRIM0_START		0x4A020UL
#define ISP_3DNR_SCL_TRIM0_SIZE			0x4A024UL
#define ISP_3DNR_SCL_IP				0x4A034UL
#define ISP_3DNR_SCL_CIP			0x4A038UL
#define ISP_3DNR_SCL_FACTOR			0x4A03CUL
#define ISP_3DNR_SCL_TRIM1_START		0x4A040UL
#define ISP_3DNR_SCL_TRIM1_SIZE			0x4A044UL
#define ISP_3DNR_SCL_VER_IP			0x4A048UL
#define ISP_3DNR_SCL_VER_CIP			0x4A04CUL
#define ISP_3DNR_SCL_VER_FACTOR			0x4A050UL
#define ISP_3DNR_SCL_DEBUG			0x4A05CUL
#define ISP_3DNR_SCL_HBLANK			0x4A060UL
#define ISP_3DNR_SCL_FRAME_CNT_CLR		0x4A064UL

#define ISP_3DNR_SCL_LUMA_HCOEFF		0x4A400UL
#define ISP_3DNR_SCL_CHROMA_HCOEFF		0x4A480UL
#define ISP_3DNR_SCL_LUMA_VCOEFF		0x4A4F0UL
#define ISP_3DNR_SCL_CHROMA_VCOEFF		0x4A8F0UL

/*isp sub block: STORE PREVIEW*/
#define ISP_STORE_PREVIEW_MEM_STATUS0           0xC100UL
#define ISP_STORE_PREVIEW_MEM_STATUS1           0xC104UL
#define ISP_STORE_PREVIEW_DCAM_STATUS0          0xC108UL
#define ISP_STORE_PREVIEW_DCAM_STATUS1          0xC10CUL
#define ISP_STORE_PREVIEW_PARAM                 0xC114UL
#define ISP_STORE_PREVIEW_SLICE_SIZE            0xC118UL
#define ISP_STORE_PREVIEW_BORDER                0xC11CUL
#define ISP_STORE_PREVIEW_Y_ADDR                0xC120UL
#define ISP_STORE_PREVIEW_Y_PITCH               0xC124UL
#define ISP_STORE_PREVIEW_U_ADDR                0xC128UL
#define ISP_STORE_PREVIEW_U_PITCH               0xC12CUL
#define ISP_STORE_PREVIEW_V_ADDR                0xC130UL
#define ISP_STORE_PREVIEW_V_PITCH               0xC134UL
#define ISP_STORE_PREVIEW_SHADOW_CLR            0xC138UL
#define ISP_STORE_PREVIEW_READ_CTRL             0xC13CUL
#define ISP_STORE_PREVIEW_SHADOW_CLR_SEL        0xC140UL

/*isp sub block: STORE VIDEO*/
#define ISP_STORE_VIDEO_MEM_STATUS0             0xD100UL
#define ISP_STORE_VIDEO_MEM_STATUS1             0xD104UL
#define ISP_STORE_VIDEO_DCAM_STATUS0            0xD108UL
#define ISP_STORE_VIDEO_DCAM_STATUS1            0xD10CUL
#define ISP_STORE_VIDEO_PARAM                   0xD114UL
#define ISP_STORE_VIDEO_SLICE_SIZE              0xD118UL
#define ISP_STORE_VIDEO_BORDER                  0xD11CUL
#define ISP_STORE_VIDEO_Y_ADDR                  0xD120UL
#define ISP_STORE_VIDEO_Y_PITCH                 0xD124UL
#define ISP_STORE_VIDEO_U_ADDR                  0xD128UL
#define ISP_STORE_VIDEO_U_PITCH                 0xD12CUL
#define ISP_STORE_VIDEO_V_ADDR                  0xD130UL
#define ISP_STORE_VIDEO_V_PITCH                 0xD134UL
#define ISP_STORE_VIDEO_SHADOW_CLR              0xD138UL
#define ISP_STORE_VIDEO_READ_CTRL               0xD13CUL
#define ISP_STORE_VIDEO_SHADOW_CLR_SEL          0xD140UL

/*isp sub block: STORE CAPTURE*/
#define ISP_STORE_CAPTURE_MEM_STATUS0           0xE100UL
#define ISP_STORE_CAPTURE_MEM_STATUS1           0xE104UL
#define ISP_STORE_CAPTURE_DCAM_STATUS0          0xE108UL
#define ISP_STORE_CAPTURE_DCAM_STATUS1          0xE10CUL
#define ISP_STORE_CAPTURE_PARAM                 0xE114UL
#define ISP_STORE_CAPTURE_SLICE_SIZE            0xE118UL
#define ISP_STORE_CAPTURE_BORDER                0xE11CUL
#define ISP_STORE_CAPTURE_Y_ADDR                0xE120UL
#define ISP_STORE_CAPTURE_Y_PITCH               0xE124UL
#define ISP_STORE_CAPTURE_U_ADDR                0xE128UL
#define ISP_STORE_CAPTURE_U_PITCH               0xE12CUL
#define ISP_STORE_CAPTURE_V_ADDR                0xE130UL
#define ISP_STORE_CAPTURE_V_PITCH               0xE134UL
#define ISP_STORE_CAPTURE_SHADOW_CLR            0xE138UL
#define ISP_STORE_CAPTURE_READ_CTRL             0xE13CUL
#define ISP_STORE_CAPTURE_SHADOW_CLR_SEL        0xE140UL

/*isp sub block: SCALER*/
#define ISP_SCALER0_BASE                        0xB000UL
#define ISP_SCALER_PRE_BASE                     0xC000UL
#define ISP_SCALER_VID_BASE                     0xD000UL
#define ISP_SCALER_CAP_BASE                     0xE000UL

#define ISP_SCALER0_PRE_CFG			0xB014UL
#define ISP_SCALER0_PRE_TRIM1_SIZE		0xB044UL
#define ISP_SCALER_PRE_CFG			0xC014UL
#define ISP_SCALER_PRE_TRIM1_SIZE		0xC044UL
#define ISP_SCALER_VID_CFG			0xD014UL
#define ISP_SCALER_VID_TRIM1_SIZE		0xD044UL
#define ISP_SCALER_CAP_CFG			0xE014UL
#define ISP_SCALER_CAP_TRIM1_SIZE		0xE044UL

/*isp SCALER PRE/VID/CAP offset*/
#define ISP_SCALER_CFG                          0x0014UL
#define ISP_SCALER_SRC_SIZE                     0x0018UL
#define ISP_SCALER_DES_SIZE                     0x001CUL
#define ISP_SCALER_TRIM0_START                  0x0020UL
#define ISP_SCALER_TRIM0_SIZE                   0x0024UL
#define ISP_SCALER_SHRINK_CFG                   0x0028UL
#define ISP_SCALER_EFFECT_CFG                   0x002CUL
#define ISP_SCALER_REGULAR_CFG                  0x0030UL
#define ISP_SCALER_IP                           0x0034UL
#define ISP_SCALER_CIP                          0x0038UL
#define ISP_SCALER_FACTOR                       0x003CUL
#define ISP_SCALER_TRIM1_START                  0x0040UL
#define ISP_SCALER_TRIM1_SIZE                   0x0044UL
#define ISP_SCALER_VER_IP                       0x0048UL
#define ISP_SCALER_VER_CIP                      0x004CUL
#define ISP_SCALER_VER_FACTOR                   0x0050UL
#define ISP_SCALER_DEBUG                        0x005CUL
#define ISP_SCALER_HBLANK                       0x0060UL
#define ISP_SCALER_FRAME_CNT_CLR                0x0064UL
#define ISP_SCALER_RES                          0x0068UL
#define ISP_SCALER_LUMA_HCOEFF                  0x0400UL
#define ISP_SCALER_CHROMA_HCOEFF                0x0480UL
#define ISP_SCALER_LUMA_VCOEFF                  0x04F0UL
#define ISP_SCALER_CHROMA_VCOEFF                0x08F0UL

/*isp sub block: UVD: UV division*/
#define ISP_UVD_STATUS0                         0x3700UL
#define ISP_UVD_STATUS1                         0x3704UL
#define ISP_UVD_PARAM                           0x3714UL
#define ISP_UVD_PARAM0                          0x3718UL
#define ISP_UVD_PARAM1                          0x371CUL
#define ISP_UVD_PARAM2                          0x3720UL
#define ISP_UVD_PARAM3                          0x3724UL
#define ISP_UVD_PARAM4                          0x3728UL
#define ISP_UVD_PARAM5                          0x372CUL

/*isp sub block: ydelay*/
#define ISP_YDELAY_STATUS                       0x6100UL
#define ISP_YDELAY_PARAM                        0x6114UL
#define ISP_YDELAY_STEP				0x6118UL

/*isp sub block: ygamma*/
#define ISP_YGAMMA_STATUS			0x6000UL
#define ISP_YGAMMA_PARAM			0x6014UL
#define ISP_YGAMMA_BUF1_CH0			0x27000UL
#define ISP_YGAMMA_BUF0_CH0			0x1E000UL

/*isp sub block: Pre-CDN*/
#define ISP_PRECDN_STATUS0			0x5000UL
#define ISP_PRECDN_STATUS1			0x5004UL
#define ISP_PRECDN_PARAM			0x5014UL
#define ISP_PRECDN_MEDIAN_THRUV01		0x5018UL
#define ISP_PRECDN_THRYUV			0x501CUL
#define ISP_PRECDN_SEGU_0			0x5020UL
#define ISP_PRECDN_SEGU_3			0x502CUL
#define ISP_PRECDN_SEGV_0			0x5030UL
#define ISP_PRECDN_SEGV_3			0x503CUL
#define ISP_PRECDN_SEGY_0			0x5040UL
#define ISP_PRECDN_SEGY_3			0x504CUL
#define ISP_PRECDN_DISTW0			0x5050UL
#define ISP_PRECDN_DISTW3			0x505CUL

/*isp sub block: FMCU*/
#define ISP_FMCU_CTRL				0xF014UL
#define ISP_FMCU_DDR_ADR			0xF018UL
#define ISP_FMCU_AHB_ARB			0xF01CUL
#define ISP_FMCU_START				0xF020UL
#define ISP_FMCU_TIME_OUT_THD			0xF024UL
#define ISP_FMCU_CMD_READY			0xF028UL
#define ISP_FMCU_ISP_REG_REGION		0xF02CUL
#define ISP_FMCU_CMD				0xF030UL
#define ISP_FMCU_STOP				0xF034UL

/*isp sub block: AFM : auto	focus monitor*/
#define ISP_RGB_AFM_STATUS0			0x3C00UL
#define ISP_RGB_AFM_STATUS1			0x3C04UL
#define ISP_RGB_AFM_PARAM			0x3C14UL
#define ISP_RGB_AFM_FRAME_RANGE			0x3C18UL
#define ISP_RGB_AFM_WIN_RANGE0S			0x3C1CUL
#define ISP_RGB_AFM_WIN_RANGE0E			0x3C20UL
#define ISP_RGB_AFM_IIR_FILTER0			0x3C6CUL
#define ISP_RGB_AFM_IIR_FILTER1			0x3C70UL
#define ISP_RGB_AFM_IIR_FILTER2			0x3C74UL
#define ISP_RGB_AFM_IIR_FILTER3			0x3C78UL
#define ISP_RGB_AFM_IIR_FILTER4			0x3C7CUL
#define ISP_RGB_AFM_IIR_FILTER5			0x3C80UL

#define ISP_RGB_AFM_ENHANCE_CTRL		0x3C84UL
#define ISP_RGB_AFM_ENHANCE_FV0_THD		0x3C88UL
#define ISP_RGB_AFM_ENHANCE_FV1_THD		0x3C8CUL
#define ISP_RGB_AFM_ENHANCE_FV1_COEFF00		0x3C90UL
#define ISP_RGB_AFM_ENHANCE_FV1_COEFF01		0x3C94UL
#define ISP_RGB_AFM_ENHANCE_FV0_0_LOW		0x3CB0UL
#define ISP_RGB_AFM_ENHANCE_FV1_0_LOW		0x3CD8UL
#define ISP_RGB_AFM_ENHANCE_FV0_FV1_0_HIGH	0x3D00UL
#define ISP_RGB_AFM_CFG_READY			0x3D28UL
#define ISP_RGB_AFM_SKIP_NUM_CLR		0x3D2CUL

#define ISP_CH1_ADDR_OFFSET			0x40000
#define ISP_PATH_FRAME_WIDTH_MAX		4640
#define ISP_PATH_FRAME_HEIGHT_MAX		3488
#define ISP_PATH1_LINE_BUF_LENGTH		1536
#define ISP_PATH2_LINE_BUF_LENGTH		2304
#define ISP_PATH3_LINE_BUF_LENGTH		4640

#define ISP_AXI_WR_MASTER_STATUS		0x0500
#define ISP_AXI_RD_MASTER_STATUS		0x0504
#define ISP_AXI_ITI2AXIM_CTRL			0x0514
#define ISP_AXI_ARBITER_WQOS			0x0518
#define ISP_AXI_ARBITER_RQOS			0x051C

#define ISP_GET_REG(idx, reg)  (ISP_PHYS_ADDR(idx) + reg)
#define ISP_REG_WR(idx, reg, val)  (REG_WR(ISP_BASE_ADDR(idx) + reg, val))
#define ISP_REG_RD(idx, reg)  (REG_RD(ISP_BASE_ADDR(idx) + reg))
#define ISP_REG_MWR(idx, reg, msk, val)  ISP_REG_WR(idx, reg, \
		((val) & (msk)) | (ISP_REG_RD(idx, reg) & (~(msk))))
#define ISP_REG_OWR(idx, reg, val)  \
		ISP_REG_WR(idx, reg, (ISP_REG_RD(idx, reg) | val))
#endif
