connect_debug_port u_ila_0/probe33 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/rd_rst_busy]]

connect_debug_port u_ila_1/probe2 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awaddr[23]}]]
connect_debug_port u_ila_1/probe3 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rdata[31]}]]
connect_debug_port u_ila_1/probe4 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wdata[31]}]]
connect_debug_port u_ila_1/probe5 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wstrb[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wstrb[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wstrb[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wstrb[3]}]]
connect_debug_port u_ila_1/probe8 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_host_interconnect_n_2]]
connect_debug_port u_ila_1/probe9 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_host_interconnect_n_3]]
connect_debug_port u_ila_1/probe10 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_host_interconnect_n_38]]
connect_debug_port u_ila_1/probe11 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_host_interconnect_n_39]]
connect_debug_port u_ila_1/probe12 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/n_0_0]]
connect_debug_port u_ila_1/probe13 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/n_0_1]]
connect_debug_port u_ila_1/probe14 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/n_0_2]]
connect_debug_port u_ila_1/probe15 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/n_0_3]]
connect_debug_port u_ila_1/probe16 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/n_0_4]]
connect_debug_port u_ila_1/probe17 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/n_0_5]]
connect_debug_port u_ila_1/probe20 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_arready]]
connect_debug_port u_ila_1/probe21 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_arvalid]]
connect_debug_port u_ila_1/probe22 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awready]]
connect_debug_port u_ila_1/probe23 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_awvalid]]
connect_debug_port u_ila_1/probe24 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_bready]]
connect_debug_port u_ila_1/probe25 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_bvalid]]
connect_debug_port u_ila_1/probe26 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rready]]
connect_debug_port u_ila_1/probe27 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_rvalid]]
connect_debug_port u_ila_1/probe28 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wready]]
connect_debug_port u_ila_1/probe29 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_axil_app_ctrl_wvalid]]


create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_clk_wiz/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[7].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[3].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/din[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/dout[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 2 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/cl_busy_i[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/cl_busy_i[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 2 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/cl_eoc_i[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/cl_eoc_i[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 2 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/cl_fetch_en_o[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/cl_fetch_en_o[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 256 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[31]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[32]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[33]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[34]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[35]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[36]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[37]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[38]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[39]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[40]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[41]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[42]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[43]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[44]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[45]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[46]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[47]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[48]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[49]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[50]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[51]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[52]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[53]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[54]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[55]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[56]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[57]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[58]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[59]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[60]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[61]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[62]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[63]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[64]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[65]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[66]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[67]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[68]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[69]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[70]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[71]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[72]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[73]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[74]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[75]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[76]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[77]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[78]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[79]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[80]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[81]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[82]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[83]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[84]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[85]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[86]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[87]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[88]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[89]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[90]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[91]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[92]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[93]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[94]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[95]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[96]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[97]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[98]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[99]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[100]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[101]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[102]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[103]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[104]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[105]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[106]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[107]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[108]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[109]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[110]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[111]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[112]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[113]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[114]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[115]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[116]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[117]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[118]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[119]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[120]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[121]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[122]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[123]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[124]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[125]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[126]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[127]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[128]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[129]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[130]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[131]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[132]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[133]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[134]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[135]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[136]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[137]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[138]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[139]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[140]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[141]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[142]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[143]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[144]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[145]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[146]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[147]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[148]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[149]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[150]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[151]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[152]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[153]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[154]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[155]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[156]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[157]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[158]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[159]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[160]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[161]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[162]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[163]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[164]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[165]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[166]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[167]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[168]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[169]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[170]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[171]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[172]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[173]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[174]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[175]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[176]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[177]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[178]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[179]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[180]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[181]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[182]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[183]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[184]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[185]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[186]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[187]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[188]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[189]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[190]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[191]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[192]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[193]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[194]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[195]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[196]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[197]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[198]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[199]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[200]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[201]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[202]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[203]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[204]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[205]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[206]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[207]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[208]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[209]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[210]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[211]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[212]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[213]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[214]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[215]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[216]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[217]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[218]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[219]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[220]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[221]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[222]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[223]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[224]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[225]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[226]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[227]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[228]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[229]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[230]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[231]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[232]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[233]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[234]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[235]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[236]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[237]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[238]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[239]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[240]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[241]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[242]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[243]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[244]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[245]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[246]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[247]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[248]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[249]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[250]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[251]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[252]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[253]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[254]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/mpq_full_i[255]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 24 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_araddr[23]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 3 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_arprot[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_arprot[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_arprot[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 24 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awaddr[23]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 3 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awprot[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awprot[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awprot[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 2 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_bresp[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_bresp[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 32 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 2 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rresp[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rresp[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 32 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 4 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wstrb[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wstrb[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wstrb[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wstrb[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 32 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_dout[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 32 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/dout[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 32 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[5].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 32 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_addr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 2 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_burst[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_burst[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 4 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_cache[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_cache[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_cache[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_cache[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 6 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_id[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_id[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_id[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_id[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_id[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_id[5]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 8 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_len[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_len[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_len[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_len[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_len[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_len[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_len[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_len[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 3 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_size[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_size[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_size[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 4 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_qos[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_qos[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_qos[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_qos[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 4 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_region[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_region[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_region[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_region[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 4 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_user[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_user[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_user[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_user[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 32 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_addr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 5 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_atop[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_atop[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_atop[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_atop[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_atop[5]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_atop__0[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 2 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_burst[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_burst[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 4 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_cache[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_cache[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_cache[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_cache[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 6 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_id[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_id[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_id[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_id[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_id[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_id[5]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 8 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_len[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_len[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_len[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_len[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_len[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_len[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_len[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_len[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 4 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_qos[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_qos[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_qos[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_qos[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 4 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_region[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_region[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_region[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_region[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 3 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_size[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_size[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_size[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property port_width 4 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_user[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_user[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_user[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_user[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property port_width 512 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[31]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[32]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[33]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[34]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[35]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[36]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[37]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[38]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[39]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[40]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[41]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[42]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[43]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[44]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[45]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[46]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[47]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[48]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[49]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[50]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[51]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[52]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[53]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[54]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[55]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[56]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[57]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[58]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[59]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[60]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[61]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[62]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[63]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[64]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[65]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[66]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[67]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[68]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[69]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[70]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[71]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[72]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[73]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[74]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[75]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[76]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[77]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[78]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[79]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[80]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[81]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[82]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[83]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[84]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[85]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[86]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[87]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[88]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[89]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[90]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[91]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[92]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[93]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[94]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[95]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[96]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[97]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[98]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[99]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[100]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[101]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[102]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[103]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[104]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[105]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[106]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[107]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[108]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[109]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[110]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[111]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[112]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[113]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[114]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[115]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[116]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[117]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[118]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[119]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[120]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[121]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[122]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[123]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[124]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[125]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[126]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[127]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[128]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[129]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[130]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[131]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[132]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[133]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[134]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[135]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[136]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[137]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[138]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[139]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[140]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[141]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[142]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[143]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[144]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[145]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[146]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[147]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[148]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[149]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[150]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[151]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[152]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[153]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[154]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[155]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[156]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[157]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[158]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[159]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[160]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[161]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[162]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[163]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[164]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[165]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[166]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[167]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[168]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[169]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[170]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[171]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[172]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[173]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[174]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[175]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[176]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[177]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[178]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[179]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[180]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[181]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[182]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[183]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[184]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[185]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[186]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[187]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[188]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[189]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[190]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[191]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[192]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[193]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[194]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[195]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[196]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[197]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[198]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[199]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[200]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[201]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[202]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[203]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[204]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[205]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[206]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[207]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[208]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[209]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[210]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[211]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[212]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[213]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[214]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[215]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[216]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[217]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[218]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[219]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[220]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[221]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[222]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[223]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[224]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[225]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[226]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[227]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[228]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[229]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[230]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[231]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[232]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[233]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[234]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[235]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[236]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[237]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[238]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[239]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[240]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[241]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[242]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[243]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[244]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[245]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[246]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[247]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[248]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[249]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[250]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[251]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[252]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[253]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[254]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[255]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[256]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[257]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[258]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[259]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[260]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[261]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[262]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[263]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[264]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[265]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[266]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[267]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[268]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[269]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[270]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[271]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[272]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[273]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[274]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[275]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[276]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[277]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[278]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[279]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[280]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[281]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[282]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[283]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[284]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[285]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[286]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[287]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[288]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[289]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[290]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[291]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[292]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[293]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[294]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[295]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[296]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[297]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[298]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[299]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[300]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[301]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[302]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[303]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[304]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[305]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[306]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[307]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[308]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[309]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[310]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[311]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[312]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[313]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[314]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[315]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[316]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[317]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[318]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[319]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[320]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[321]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[322]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[323]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[324]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[325]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[326]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[327]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[328]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[329]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[330]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[331]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[332]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[333]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[334]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[335]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[336]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[337]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[338]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[339]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[340]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[341]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[342]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[343]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[344]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[345]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[346]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[347]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[348]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[349]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[350]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[351]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[352]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[353]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[354]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[355]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[356]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[357]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[358]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[359]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[360]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[361]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[362]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[363]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[364]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[365]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[366]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[367]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[368]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[369]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[370]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[371]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[372]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[373]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[374]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[375]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[376]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[377]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[378]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[379]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[380]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[381]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[382]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[383]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[384]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[385]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[386]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[387]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[388]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[389]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[390]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[391]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[392]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[393]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[394]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[395]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[396]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[397]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[398]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[399]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[400]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[401]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[402]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[403]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[404]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[405]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[406]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[407]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[408]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[409]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[410]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[411]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[412]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[413]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[414]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[415]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[416]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[417]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[418]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[419]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[420]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[421]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[422]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[423]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[424]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[425]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[426]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[427]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[428]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[429]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[430]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[431]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[432]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[433]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[434]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[435]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[436]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[437]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[438]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[439]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[440]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[441]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[442]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[443]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[444]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[445]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[446]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[447]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[448]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[449]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[450]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[451]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[452]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[453]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[454]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[455]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[456]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[457]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[458]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[459]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[460]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[461]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[462]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[463]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[464]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[465]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[466]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[467]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[468]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[469]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[470]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[471]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[472]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[473]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[474]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[475]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[476]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[477]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[478]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[479]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[480]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[481]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[482]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[483]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[484]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[485]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[486]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[487]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[488]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[489]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[490]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[491]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[492]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[493]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[494]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[495]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[496]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[497]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[498]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[499]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[500]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[501]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[502]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[503]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[504]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[505]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[506]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[507]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[508]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[509]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[510]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_data[511]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
set_property port_width 64 [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[31]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[32]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[33]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[34]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[35]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[36]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[37]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[38]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[39]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[40]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[41]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[42]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[43]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[44]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[45]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[46]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[47]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[48]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[49]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[50]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[51]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[52]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[53]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[54]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[55]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[56]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[57]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[58]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[59]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[60]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[61]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[62]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_strb[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
set_property port_width 4 [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_user[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_user[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_user[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_user[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
set_property port_width 3 [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_ar_prot_i[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_ar_prot_i[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_ar_prot_i[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
set_property port_width 3 [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_aw_prot_i[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_aw_prot_i[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_aw_prot_i[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
set_property port_width 6 [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_b_id_o[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_b_id_o[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_b_id_o[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_b_id_o[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_b_id_o[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_b_id_o[5]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
set_property port_width 2 [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_b_resp_o[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_b_resp_o[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
set_property port_width 4 [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_b_user_o[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_b_user_o[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_b_user_o[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_b_user_o[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
set_property port_width 512 [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[31]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[32]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[33]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[34]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[35]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[36]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[37]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[38]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[39]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[40]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[41]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[42]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[43]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[44]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[45]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[46]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[47]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[48]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[49]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[50]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[51]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[52]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[53]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[54]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[55]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[56]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[57]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[58]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[59]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[60]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[61]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[62]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[63]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[64]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[65]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[66]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[67]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[68]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[69]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[70]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[71]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[72]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[73]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[74]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[75]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[76]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[77]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[78]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[79]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[80]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[81]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[82]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[83]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[84]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[85]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[86]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[87]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[88]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[89]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[90]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[91]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[92]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[93]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[94]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[95]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[96]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[97]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[98]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[99]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[100]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[101]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[102]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[103]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[104]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[105]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[106]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[107]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[108]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[109]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[110]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[111]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[112]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[113]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[114]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[115]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[116]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[117]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[118]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[119]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[120]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[121]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[122]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[123]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[124]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[125]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[126]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[127]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[128]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[129]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[130]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[131]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[132]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[133]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[134]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[135]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[136]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[137]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[138]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[139]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[140]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[141]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[142]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[143]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[144]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[145]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[146]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[147]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[148]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[149]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[150]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[151]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[152]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[153]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[154]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[155]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[156]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[157]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[158]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[159]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[160]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[161]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[162]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[163]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[164]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[165]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[166]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[167]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[168]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[169]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[170]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[171]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[172]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[173]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[174]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[175]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[176]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[177]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[178]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[179]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[180]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[181]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[182]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[183]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[184]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[185]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[186]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[187]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[188]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[189]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[190]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[191]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[192]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[193]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[194]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[195]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[196]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[197]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[198]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[199]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[200]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[201]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[202]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[203]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[204]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[205]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[206]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[207]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[208]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[209]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[210]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[211]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[212]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[213]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[214]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[215]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[216]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[217]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[218]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[219]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[220]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[221]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[222]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[223]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[224]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[225]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[226]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[227]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[228]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[229]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[230]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[231]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[232]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[233]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[234]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[235]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[236]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[237]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[238]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[239]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[240]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[241]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[242]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[243]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[244]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[245]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[246]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[247]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[248]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[249]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[250]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[251]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[252]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[253]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[254]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[255]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[256]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[257]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[258]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[259]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[260]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[261]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[262]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[263]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[264]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[265]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[266]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[267]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[268]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[269]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[270]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[271]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[272]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[273]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[274]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[275]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[276]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[277]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[278]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[279]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[280]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[281]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[282]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[283]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[284]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[285]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[286]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[287]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[288]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[289]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[290]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[291]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[292]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[293]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[294]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[295]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[296]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[297]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[298]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[299]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[300]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[301]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[302]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[303]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[304]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[305]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[306]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[307]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[308]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[309]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[310]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[311]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[312]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[313]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[314]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[315]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[316]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[317]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[318]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[319]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[320]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[321]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[322]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[323]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[324]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[325]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[326]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[327]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[328]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[329]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[330]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[331]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[332]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[333]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[334]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[335]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[336]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[337]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[338]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[339]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[340]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[341]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[342]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[343]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[344]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[345]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[346]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[347]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[348]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[349]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[350]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[351]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[352]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[353]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[354]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[355]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[356]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[357]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[358]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[359]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[360]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[361]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[362]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[363]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[364]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[365]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[366]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[367]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[368]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[369]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[370]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[371]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[372]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[373]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[374]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[375]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[376]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[377]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[378]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[379]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[380]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[381]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[382]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[383]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[384]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[385]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[386]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[387]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[388]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[389]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[390]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[391]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[392]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[393]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[394]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[395]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[396]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[397]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[398]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[399]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[400]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[401]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[402]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[403]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[404]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[405]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[406]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[407]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[408]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[409]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[410]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[411]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[412]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[413]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[414]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[415]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[416]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[417]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[418]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[419]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[420]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[421]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[422]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[423]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[424]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[425]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[426]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[427]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[428]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[429]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[430]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[431]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[432]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[433]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[434]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[435]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[436]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[437]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[438]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[439]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[440]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[441]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[442]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[443]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[444]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[445]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[446]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[447]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[448]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[449]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[450]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[451]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[452]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[453]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[454]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[455]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[456]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[457]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[458]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[459]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[460]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[461]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[462]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[463]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[464]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[465]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[466]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[467]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[468]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[469]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[470]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[471]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[472]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[473]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[474]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[475]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[476]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[477]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[478]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[479]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[480]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[481]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[482]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[483]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[484]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[485]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[486]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[487]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[488]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[489]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[490]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[491]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[492]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[493]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[494]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[495]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[496]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[497]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[498]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[499]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[500]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[501]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[502]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[503]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[504]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[505]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[506]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[507]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[508]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[509]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[510]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_data_o[511]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
set_property port_width 6 [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_id_o[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_id_o[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_id_o[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_id_o[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_id_o[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_id_o[5]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
set_property port_width 2 [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_resp_o[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_resp_o[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
set_property port_width 4 [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_user_o[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_user_o[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_user_o[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_user_o[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
set_property port_width 32 [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[0].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
set_property port_width 32 [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[1].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
set_property port_width 32 [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
set_property port_width 32 [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
set_property port_width 24 [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_araddr[23]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
set_property port_width 3 [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_arprot[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_arprot[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_arprot[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
set_property port_width 24 [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awaddr[23]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
set_property port_width 3 [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awprot[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awprot[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awprot[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
set_property port_width 2 [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_bresp[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_bresp[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
set_property port_width 32 [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
set_property port_width 2 [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rresp[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rresp[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
set_property port_width 32 [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
set_property port_width 4 [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wstrb[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wstrb[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wstrb[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wstrb[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
set_property port_width 32 [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[0].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[2].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
set_property port_width 32 [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[6].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
set_property port_width 32 [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[0]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[1]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[2]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[3]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[4]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[5]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[6]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[7]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[8]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[9]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[10]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[11]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[12]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[13]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[14]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[15]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[16]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[17]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[18]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[19]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[20]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[21]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[22]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[23]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[24]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[25]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[26]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[27]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[28]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[29]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[30]} {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/gen_clusters[1].gen_cluster_sync.i_cluster/i_ooc/i_bound/CORE[4].core_region_i/RISCV_CORE/pc_if[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
set_property port_width 1 [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/aux_rst_o]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
set_property port_width 1 [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.ar_lock}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
set_property port_width 1 [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.aw_lock}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
set_property port_width 1 [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list {core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/axi_host_slv\\.w_last}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
set_property port_width 1 [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/data_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
set_property port_width 1 [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/data_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
set_property port_width 1 [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
set_property port_width 1 [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
set_property port_width 1 [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_ar_ready_o]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
set_property port_width 1 [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_ar_valid_i]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
set_property port_width 1 [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_aw_ready_o]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_aw_valid_i]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
set_property port_width 1 [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_b_ready_i]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
set_property port_width 1 [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_b_valid_o]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
set_property port_width 1 [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_last_o]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
set_property port_width 1 [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_ready_i]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
set_property port_width 1 [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_r_valid_o]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
set_property port_width 1 [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_w_ready_o]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
set_property port_width 1 [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/host_slave_w_valid_i]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
set_property port_width 1 [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/overflow]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
set_property port_width 1 [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/rd_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe95]
set_property port_width 1 [get_debug_ports u_ila_0/probe95]
connect_debug_port u_ila_0/probe95 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/rd_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe96]
set_property port_width 1 [get_debug_ports u_ila_0/probe96]
connect_debug_port u_ila_0/probe96 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/rd_rst_busy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe97]
set_property port_width 1 [get_debug_ports u_ila_0/probe97]
connect_debug_port u_ila_0/probe97 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_arready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe98]
set_property port_width 1 [get_debug_ports u_ila_0/probe98]
connect_debug_port u_ila_0/probe98 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_arvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe99]
set_property port_width 1 [get_debug_ports u_ila_0/probe99]
connect_debug_port u_ila_0/probe99 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe100]
set_property port_width 1 [get_debug_ports u_ila_0/probe100]
connect_debug_port u_ila_0/probe100 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_awvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe101]
set_property port_width 1 [get_debug_ports u_ila_0/probe101]
connect_debug_port u_ila_0/probe101 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_bready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe102]
set_property port_width 1 [get_debug_ports u_ila_0/probe102]
connect_debug_port u_ila_0/probe102 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_bvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe103]
set_property port_width 1 [get_debug_ports u_ila_0/probe103]
connect_debug_port u_ila_0/probe103 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe104]
set_property port_width 1 [get_debug_ports u_ila_0/probe104]
connect_debug_port u_ila_0/probe104 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_rvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe105]
set_property port_width 1 [get_debug_ports u_ila_0/probe105]
connect_debug_port u_ila_0/probe105 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe106]
set_property port_width 1 [get_debug_ports u_ila_0/probe106]
connect_debug_port u_ila_0/probe106 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/s_axil_wvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe107]
set_property port_width 1 [get_debug_ports u_ila_0/probe107]
connect_debug_port u_ila_0/probe107 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_arready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe108]
set_property port_width 1 [get_debug_ports u_ila_0/probe108]
connect_debug_port u_ila_0/probe108 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_arvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe109]
set_property port_width 1 [get_debug_ports u_ila_0/probe109]
connect_debug_port u_ila_0/probe109 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe110]
set_property port_width 1 [get_debug_ports u_ila_0/probe110]
connect_debug_port u_ila_0/probe110 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_awvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe111]
set_property port_width 1 [get_debug_ports u_ila_0/probe111]
connect_debug_port u_ila_0/probe111 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_bready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe112]
set_property port_width 1 [get_debug_ports u_ila_0/probe112]
connect_debug_port u_ila_0/probe112 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_bvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe113]
set_property port_width 1 [get_debug_ports u_ila_0/probe113]
connect_debug_port u_ila_0/probe113 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe114]
set_property port_width 1 [get_debug_ports u_ila_0/probe114]
connect_debug_port u_ila_0/probe114 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_rvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe115]
set_property port_width 1 [get_debug_ports u_ila_0/probe115]
connect_debug_port u_ila_0/probe115 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe116]
set_property port_width 1 [get_debug_ports u_ila_0/probe116]
connect_debug_port u_ila_0/probe116 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/s_slow_axil_wvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe117]
set_property port_width 1 [get_debug_ports u_ila_0/probe117]
connect_debug_port u_ila_0/probe117 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_data_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe118]
set_property port_width 1 [get_debug_ports u_ila_0/probe118]
connect_debug_port u_ila_0/probe118 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/i_pspin_ctrl/stdout_rd_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe119]
set_property port_width 1 [get_debug_ports u_ila_0/probe119]
connect_debug_port u_ila_0/probe119 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/underflow]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe120]
set_property port_width 1 [get_debug_ports u_ila_0/probe120]
connect_debug_port u_ila_0/probe120 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/wr_ack]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe121]
set_property port_width 1 [get_debug_ports u_ila_0/probe121]
connect_debug_port u_ila_0/probe121 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/wr_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe122]
set_property port_width 1 [get_debug_ports u_ila_0/probe122]
connect_debug_port u_ila_0/probe122 [get_nets [list core_inst/core_inst/core_pcie_inst/core_inst/app.app_block_inst/pspin_inst/i_pspin/i_periphs/i_stdout/wr_rst_busy]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_clk_out1]
