<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2961020-A1" country="EP" doc-number="2961020" kind="A1" date="20151230" family-id="48721917" file-reference-id="315098" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="160451311" ucid="EP-2961020-A1"><document-id><country>EP</country><doc-number>2961020</doc-number><kind>A1</kind><date>20151230</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-13863693-A" is-representative="NO"><document-id mxw-id="PAPP193865590" load-source="docdb" format="epo"><country>EP</country><doc-number>13863693</doc-number><kind>A</kind><date>20130424</date><lang>ZH</lang></document-id><document-id mxw-id="PAPP193865591" load-source="patent-office" format="original"><country>EP</country><doc-number>13863693.1</doc-number><date>20130424</date><lang>ZH</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC162035503" ucid="CN-2013074638-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>CN</country><doc-number>2013074638</doc-number><kind>W</kind><date>20130424</date></document-id></priority-claim><priority-claim mxw-id="PPC162033570" ucid="CN-201310057443-A" load-source="docdb"><document-id format="epo"><country>CN</country><doc-number>201310057443</doc-number><kind>A</kind><date>20130222</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1877534913" load-source="ipcr">H01L  27/12        20060101ALI20161110BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1877534914" load-source="ipcr">H01L  27/02        20060101ALI20161110BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1877534915" load-source="ipcr">G02F   1/1362      20060101AFI20161110BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1877534916" load-source="ipcr">H02H   9/04        20060101ALI20161110BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1873968735" load-source="docdb" scheme="CPC">H01L  27/1244      20130101 LI20161202BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1965250394" load-source="docdb" scheme="CPC">H02H   9/046       20130101 LI20160303BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987776379" load-source="docdb" scheme="CPC">G02F   1/136204    20130101 LI20150917BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987780233" load-source="docdb" scheme="CPC">H02H   9/044       20130101 FI20150917BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987782715" load-source="docdb" scheme="CPC">H01L  27/0266      20130101 LI20150917BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987795330" load-source="docdb" scheme="CPC">H01L  27/124       20130101 LI20150917BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT165545399" lang="DE" load-source="patent-office">ELEKTROSTATISCHE SCHUTZSCHALTUNG, ANZEIGEVORRICHTUNG UND ELEKTROSTATISCHES SCHUTZVERFAHREN</invention-title><invention-title mxw-id="PT165545400" lang="EN" load-source="patent-office">ELECTROSTATIC PROTECTION CIRCUIT, DISPLAY DEVICE AND ELECTROSTATIC PROTECTION METHOD</invention-title><invention-title mxw-id="PT165545401" lang="FR" load-source="patent-office">CIRCUIT DE PROTECTION ÉLECTROSTATIQUE, DISPOSITIF D'AFFICHAGE ET PROCÉDÉ DE PROTECTION ÉLECTROSTATIQUE</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR1103316903" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>BOE TECHNOLOGY GROUP CO LTD</last-name><address><country>CN</country></address></addressbook></applicant><applicant mxw-id="PPAR1103341460" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>BOE TECHNOLOGY GROUP CO., LTD.</last-name></addressbook></applicant><applicant mxw-id="PPAR1101652744" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Boe Technology Group Co. Ltd.</last-name><iid>101280954</iid><address><street>No. 10 Jiuxianqiao Rd. Chaoyang District</street><city>Beijing 100015</city><country>CN</country></address></addressbook></applicant><applicant mxw-id="PPAR1103332393" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>HEFEI BOE OPTOELECTRONICS TECH</last-name><address><country>CN</country></address></addressbook></applicant><applicant mxw-id="PPAR1103338248" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>HEFEI BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.</last-name></addressbook></applicant><applicant mxw-id="PPAR1101652385" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>Hefei BOE Optoelectronics Technology Co., Ltd.</last-name><iid>101362896</iid><address><street>No. 2177, Tonglingbei Road</street><city>Hefei, Anhui 230012</city><country>CN</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR1103307118" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>ZHAO TINGTING</last-name><address><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103338753" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>ZHAO, TINGTING</last-name></addressbook></inventor><inventor mxw-id="PPAR1101639546" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>ZHAO, TINGTING</last-name><address><street>No.9 Dize Rd. Bda</street><city>Beijing 100176</city><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103341782" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>XU XIANGYANG</last-name><address><country>CN</country></address></addressbook></inventor><inventor mxw-id="PPAR1103323859" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>XU, XIANGYANG</last-name></addressbook></inventor><inventor mxw-id="PPAR1101647140" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>XU, XIANGYANG</last-name><address><street>No.9 Dize Rd. Bda</street><city>Beijing 100176</city><country>CN</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR1101649811" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Klunker . Schmitt-Nilson . Hirsch</last-name><iid>100060668</iid><address><street>Patentanwälte Destouchesstrasse 68</street><city>80796 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="CN-2013074638-W"><document-id><country>CN</country><doc-number>2013074638</doc-number><kind>W</kind><date>20130424</date><lang>ZH</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2014127580-A1"><document-id><country>WO</country><doc-number>2014127580</doc-number><kind>A1</kind><date>20140828</date><lang>ZH</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS660605462" load-source="docdb">AL</country><country mxw-id="DS660683224" load-source="docdb">AT</country><country mxw-id="DS660605463" load-source="docdb">BE</country><country mxw-id="DS660608271" load-source="docdb">BG</country><country mxw-id="DS660607948" load-source="docdb">CH</country><country mxw-id="DS660685755" load-source="docdb">CY</country><country mxw-id="DS660685756" load-source="docdb">CZ</country><country mxw-id="DS660782686" load-source="docdb">DE</country><country mxw-id="DS660605464" load-source="docdb">DK</country><country mxw-id="DS660605465" load-source="docdb">EE</country><country mxw-id="DS660686092" load-source="docdb">ES</country><country mxw-id="DS660608272" load-source="docdb">FI</country><country mxw-id="DS660608273" load-source="docdb">FR</country><country mxw-id="DS660782687" load-source="docdb">GB</country><country mxw-id="DS660605466" load-source="docdb">GR</country><country mxw-id="DS660782688" load-source="docdb">HR</country><country mxw-id="DS660685757" load-source="docdb">HU</country><country mxw-id="DS660607949" load-source="docdb">IE</country><country mxw-id="DS660605467" load-source="docdb">IS</country><country mxw-id="DS660608274" load-source="docdb">IT</country><country mxw-id="DS660605468" load-source="docdb">LI</country><country mxw-id="DS660782689" load-source="docdb">LT</country><country mxw-id="DS660683225" load-source="docdb">LU</country><country mxw-id="DS660608279" load-source="docdb">LV</country><country mxw-id="DS660782690" load-source="docdb">MC</country><country mxw-id="DS660683226" load-source="docdb">MK</country><country mxw-id="DS660683231" load-source="docdb">MT</country><country mxw-id="DS660686093" load-source="docdb">NL</country><country mxw-id="DS660682987" load-source="docdb">NO</country><country mxw-id="DS660686094" load-source="docdb">PL</country><country mxw-id="DS660608280" load-source="docdb">PT</country><country mxw-id="DS660685758" load-source="docdb">RO</country><country mxw-id="DS660608281" load-source="docdb">RS</country><country mxw-id="DS660686115" load-source="docdb">SE</country><country mxw-id="DS660607950" load-source="docdb">SI</country><country mxw-id="DS660682988" load-source="docdb">SK</country><country mxw-id="DS660682989" load-source="docdb">SM</country><country mxw-id="DS660683232" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA166479681" lang="EN" load-source="patent-office"><p id="pa01" num="0001">An electrostatic protection circuit, a display device and an electrostatic protection method are provided. The electrostatic protection circuit includes a first switch transistor, a second switch transistor, a third switch transistor, a fourth switch transistor, and a fifth switch transistor. A gate electrode and a first electrode of the first switch transistor are connected with a first signal line respectively, and a second electrode of the first switch transistor is connected with a second signal line; a gate electrode and a first electrode of the second switch transistor are connected with the first signal line respectively, and a second electrode of the second switch transistor is connected with a gate electrode of the fourth switch transistor; a gate electrode and a first electrode of the third switch transistor are connected with a third signal line respectively, and a second electrode of the third switch transistor is connected with the gate electrode of the fourth switch transistor; a first electrode of the fourth switch transistor is connected with the third signal line, a second electrode of the fourth switch transistor is connected with a second electrode of the fifth switch transistor and the gate electrode of the second switch transistor; a gate electrode and a first electrode of the fifth switch transistor being connected with the second signal line respectively, thereby effectively releasing static electricity.<img id="iaf01" file="imgaf001.tif" wi="78" he="59" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA166759493" lang="EN" source="EPO" load-source="docdb"><p>An electrostatic protection circuit, a display device and an electrostatic protection method are provided. The electrostatic protection circuit includes a first switch transistor, a second switch transistor, a third switch transistor, a fourth switch transistor, and a fifth switch transistor. A gate electrode and a first electrode of the first switch transistor are connected with a first signal line respectively, and a second electrode of the first switch transistor is connected with a second signal line; a gate electrode and a first electrode of the second switch transistor are connected with the first signal line respectively, and a second electrode of the second switch transistor is connected with a gate electrode of the fourth switch transistor; a gate electrode and a first electrode of the third switch transistor are connected with a third signal line respectively, and a second electrode of the third switch transistor is connected with the gate electrode of the fourth switch transistor; a first electrode of the fourth switch transistor is connected with the third signal line, a second electrode of the fourth switch transistor is connected with a second electrode of the fifth switch transistor and the gate electrode of the second switch transistor; a gate electrode and a first electrode of the fifth switch transistor being connected with the second signal line respectively, thereby effectively releasing static electricity.</p></abstract><description mxw-id="PDES98404382" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001">TECHNICAL FIELD</heading><p id="p0001" num="0001">Embodiments of the present invention relate to an electrostatic protection circuit, a display device and an electrostatic protection method.</p><heading id="h0002">BACKGROUND</heading><p id="p0002" num="0002">Liquid crystal displays are most common panel displays at present, and thin film transistor liquid crystal displays (TFT-LCDs) are main stream products for liquid crystal displays.</p><p id="p0003" num="0003">In the manufacturing industry of TFT-LCDs, electrostatic problem has direct influence on the yield of produced liquid crystal display panels. Since static electricity occurs due to various reasons, in the manufacturing process of TFT-LCDs many technical processes may cause high voltage static charges. For example, during performing of a rubbing process, friction between a rubbing cloth and a display panel of a TFT-LCD can generate high static voltages. Since high voltage static charges are prone to give rise to breakdown of thin film transistors that control the driving of pixels, resulting in failure of pixel driving and low quality of liquid crystal display panels, high voltage static electricity should be released or compromised in time and effectively in the manufacturing process of TFT-LCDs, that is, electrostatic protection circuits should be designed to protect display panels.</p><p id="p0004" num="0004">Conventional electrostatic protection circuits are generally designed between a gate line/data line and a common line/short ring, in a simple circuit design, through which generated static electricity can not be released effectively, thereby failing to protect operating devices in a display area.</p><heading id="h0003">SUMMARY</heading><p id="p0005" num="0005">Embodiments of the present invention provide an electrostatic protection circuit, a display device and an electrostatic protection method for effectively releasing electrostatic charges, hence protecting working devices in the display area.<!-- EPO <DP n="2"> --></p><p id="p0006" num="0006">One embodiment of the present invention provides an electrostatic protection circuit comprising a first switch transistor, a second switch transistor, a third switch transistor, a fourth switch transistor, and a fifth switch transistor;</p><p id="p0007" num="0007">a gate electrode and a first electrode of the first switch transistor are connected with a first signal line respectively, and a second electrode of the first switch transistor is connected with a second signal line;</p><p id="p0008" num="0008">a gate electrode and a first electrode of the second switch transistor are connected with the first signal line respectively, and a second electrode of the second switch transistor is connected with a gate electrode of the fourth switch transistor;</p><p id="p0009" num="0009">a gate electrode and a first electrode of the third switch transistor are connected with a third signal line respectively, and a second electrode of the third switch transistor is connected with the gate electrode of the fourth switch transistor;<br/>
the gate electrode of the fourth switch transistor are connected with the second electrode of the second switch transistor and the second electrode of the third switch transistor, a first electrode of the fourth switch transistor is connected with the third signal line, and a second electrode of the fourth switch transistor is connected with a second electrode of the fifth switch transistor and the gate electrode of the second switch transistor respectively; and<br/>
a gate electrode and a first electrode of the fifth switch transistor are connected with the second signal line respectively, and the second electrode of the fifth switch transistor is connected with the second electrode of the fourth switch transistor and the gate electrode of the second switch transistor respectively; and<br/>
both the first signal line and the second signal line are scanning lines, or both the first signal line and the second signal line are data lines.</p><p id="p0010" num="0010">Furthermore, for example, the third signal line may be one of a common line and a short ring.</p><p id="p0011" num="0011">Furthermore, for example, where a static voltage formed on the first signal line reaches a turn-on voltage, the first switch transistor can be turned on to conduct electrostatic charges on the first signal line to the second signal line, and the second switch transistor and the fourth switch transistor can be turned on to conduct the electrostatic charges on the first<!-- EPO <DP n="3"> --> signal line to the third signal line; where a static voltage formed on the second signal line reaches the turn-on voltage, the fifth switch transistor can be turned on to conduct electrostatic charges on the second signal line to the first signal line, the second switch transistor and the fourth switch transistor can be turned on to conduct the electrostatic charges on the second signal line to the third signal line; and where a static voltage formed on the third signal line reaches the turn-on voltage, the third switch transistor and the fourth switch transistor can be turned on to conduct electrostatic charges on the third signal line to the first signal line, the second switch transistor can be turned on to conduct the electrostatic charges on the third signal line to the first signal line.</p><p id="p0012" num="0012">Furthermore, in case the first switch transistor fails, where a static voltage formed on the first signal line reaches a turn-on voltage, the second switch transistor and the fourth switch transistor may be turned on to conduct electrostatic charges on the first signal line to the third signal line; where a static voltage formed on the second signal line reaches the turn-on voltage, the fifth switch transistor may be turned on to conduct electrostatic charges on the second signal line to the first signal line, and the second switch transistor and the fourth switch transistor are turned on to conduct the electrostatic charges on the second signal line to the third signal line; and where a static voltage formed on the third signal line reaches the turn-on voltage, the third switch transistor and the fourth switch transistor can be turned on to conduct the electrostatic charges on the third signal line to the first signal line.</p><p id="p0013" num="0013">Furthermore, in case the second switch transistor fails, where a static voltage formed on the first signal line reaches a turn-on voltage, the first switch transistor is turned on to conduct electrostatic charges on the first signal line to the second signal line; where a static voltage formed on the second signal line reaches the turn-on voltage, the fifth switch transistor is turned on to conduct electrostatic charges on the second signal line to the first signal line; and where a static voltage formed on the third signal line reaches the turn-on voltage, the third switch transistor and the fourth switch transistor are turned on to conduct electrostatic charges on the third signal line to the first signal line, and the first switch transistor is turned on to conduct the electrostatic charges on the third signal line to the second signal line.</p><p id="p0014" num="0014">Furthermore, in case the third switch transistor fails, where a static voltage<!-- EPO <DP n="4"> --> formed on the first signal line reaches a turn-on voltage, the first switch transistor is turned on to conduct electrostatic charges on the first signal line to the second signal line, and the second switch transistor and the fourth switch transistor are turned on to conduct the electrostatic charges on the first signal line to the third signal line; and where a static voltage formed on the second signal line reaches the turn-on voltage, the fifth switch transistor is turned on to conduct electrostatic charges on the second signal line to the first signal line, and the second switch transistor and the fourth switch transistor are turned on to conduct the electrostatic charges on the second signal line to the third signal line.</p><p id="p0015" num="0015">Furthermore, in case the fourth switch transistor fails, where a static voltage formed on the first signal line reaches a turn-on voltage, the first switch transistor is turned on to conduct electrostatic charges on the first signal line to the second signal line; and where a static voltage formed on the second signal line reaches the turn-on voltage, the fifth switch transistor is turned on to conduct electrostatic charges on the second signal line to the first signal line.</p><p id="p0016" num="0016">Furthermore, in case the fifth switch transistor fails, where a static voltage formed on the first signal line reaches a turn-on voltage, the first switch transistor is turned on to conduct electrostatic charges on the first signal line to the second signal line, and the second switch transistor and the fourth switch transistor are turned on to conduct the electrostatic charges on the first signal line to the third signal line; and where a static voltage formed on the third signal line reaches the turn-on voltage, the third switch transistor and the fourth switch transistor are turned on to conduct the electrostatic charges on the third signal line to the first signal line.</p><p id="p0017" num="0017">In order to realize the above-mentioned objects, an embodiment of the present invention further provides a display device comprising the above-mentioned electrostatic protection circuit.</p><p id="p0018" num="0018">An embodiment of the present invention further provides an electrostatic protection method for implementing electrostatic protection for a first signal line, a second signal line and a third signal line, and the electrostatic protection method comprises:
<ul><li>connecting a gate electrode and a first electrode of a first switch transistor with the first signal line respectively, and connecting a second electrode of the first switch<!-- EPO <DP n="5"> --> transistor with the second signal line;</li><li>connecting a gate electrode and a first electrode of a second switch transistor with the first signal line respectively, and connecting a second electrode of the second switch transistor with a gate electrode of a fourth switch transistor;</li><li>connecting a gate electrode and a first electrode of a third switch transistor with the third signal line respectively, and connecting a second electrode of the third switch transistor with the gate electrode of the fourth switch transistor;</li><li>connecting the gate electrode of the fourth switch transistor with the second electrode of the second switch transistor and the second electrode of the third switch transistor respectively, connecting a first electrode of the fourth switch transistor with the third signal line, and connecting a second electrode of the fourth switch transistor with a second electrode of a fifth switch transistor and the gate electrode of the second switch transistor respectively; and</li><li>connecting a gate electrode and a first electrode of the fifth switch transistor with the second signal line, and connecting the second electrode of the fifth switch transistor with the second electrode of the fourth switch transistor and the gate electrode of the second switch transistor respectively.</li></ul></p><p id="p0019" num="0019">Furthermore, the electrostatic protection method disposes the first signal line and the second signal line adjacently to each other; and both the first signal line and the second signal line are scanning lines or both of them are data lines.</p><p id="p0020" num="0020">Furthermore, the third signal line is a common line or a short ring.</p><heading id="h0004">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p0021" num="0021">In order to clearly illustrate the technical solution of the embodiments of the invention, the drawings of the embodiments will be briefly described in the following; it is obvious that the described drawings are only related to some embodiments of the invention and thus are not limitative of the invention.
<ul><li><figref idrefs="f0001">FIG. 1</figref> is a structural diagram of an electrostatic protection circuit provided in a first embodiment of the present invention;</li><li><figref idrefs="f0001">FIG. 2</figref> is a schematic diagram showing an operation state of the electrostatic<!-- EPO <DP n="6"> --> protection circuit illustrated in <figref idrefs="f0001">FIG. 1</figref>;</li><li><figref idrefs="f0002">FIG. 3</figref> is a schematic diagram showing another operation state of the electrostatic protection circuit illustrated in <figref idrefs="f0001">FIG. 1</figref>;</li><li><figref idrefs="f0002">FIG. 4</figref> is a schematic diagram showing yet another operation state of the electrostatic protection circuit illustrated in <figref idrefs="f0001">FIG 1</figref>;</li><li><figref idrefs="f0003">FIG. 5</figref> is an equivalent circuit diagram upon failure of a first switch transistor illustrated in <figref idrefs="f0001">FIG.1</figref>;</li><li><figref idrefs="f0003">FIG. 6</figref> is another equivalent circuit diagram upon failure of a first switch transistor illustrated in <figref idrefs="f0001">FIG.1</figref>;</li><li><figref idrefs="f0004">FIG. 7</figref> is yet another equivalent circuit diagram upon failure of a first switch transistor illustrated in <figref idrefs="f0001">FIG.1</figref>;</li><li><figref idrefs="f0004">FIG. 8</figref> is an equivalent circuit diagram upon failure of a second switch transistor illustrated in <figref idrefs="f0001">FIG.1</figref>;</li><li><figref idrefs="f0005">FIG. 9</figref> is another equivalent circuit diagram upon failure of a second switch transistor illustrated in <figref idrefs="f0001">FIG.1</figref>;</li><li><figref idrefs="f0005">FIG. 10</figref> is an equivalent circuit diagram upon failure of a third switch transistor illustrated in <figref idrefs="f0001">FIG. 1</figref>;</li><li><figref idrefs="f0005">FIG. 11</figref> is another equivalent circuit diagram upon failure of a third switch transistor illustrated in <figref idrefs="f0001">FIG.1</figref>;</li><li><figref idrefs="f0006">FIG. 12</figref> is an equivalent circuit diagram upon failure of a fourth switch transistor illustrated in <figref idrefs="f0001">FIG.1</figref>;</li><li><figref idrefs="f0006">FIG. 13</figref> is an equivalent circuit diagram upon failure of a fifth switch transistor illustrated in <figref idrefs="f0001">FIG.1</figref>; and</li><li><figref idrefs="f0007">FIG. 14</figref> is another equivalent circuit diagram upon failure of a fifth switch transistor illustrated in <figref idrefs="f0001">FIG.1</figref>.</li></ul></p><heading id="h0005">DETAILED DESCRIPTION</heading><p id="p0022" num="0022">In order to make objects, technical details and advantages of the embodiments of the invention apparent, the electrostatic protection circuit, the display device and the electrostatic protection method provided in the embodiments will be described in a clearly<!-- EPO <DP n="7"> --> and fully understandable way in connection with the drawings related to the embodiments of the invention. Apparently, the described embodiments are just a part but not all of the embodiments of the invention. Based on the described embodiments herein, those skilled in the art can obtain other embodiment(s), without any inventive work, which should be within the scope of the invention.</p><p id="p0023" num="0023"><figref idrefs="f0001">FIG. 1</figref> is a structural diagram of an electrostatic protection circuit provided in a first embodiment of the present invention. As illustrated in <figref idrefs="f0001">FIG. 1</figref>, the electrostatic protection circuit includes: a first switch transistor T1, a second switch transistor T2, a third switch transistor T3, a fourth switch transistor T4 and a fifth switch transistor T5; a gate electrode and a first electrode of the first switch transistor T1 are connected with a first signal line respectively, and a second electrode of the first switch transistor T1 is connected with the second signal line; a gate electrode and a first electrode of the second switch transistor T2 are connected with the first signal line respectively, and a second electrode of the second switch transistor T2 is connected with a gate electrode of the fourth switch transistor T4; a gate electrode and a first electrode of the third switch transistor T3 are connected with a third signal line respectively, and a second electrode of the third switch transistor T3 is connected with the gate electrode of the fourth switch transistor T4; the gate electrode of the fourth switch transistor T4 is connected with the second electrode of the second switch transistor T2 and the second electrode of the third switch transistor T3 respectively, a first electrode of the fourth switch transistor T4 is connected with the third signal line, and a second electrode of the fourth switch transistor T4 is connected with a second electrode of the fifth switch transistor T5 and the gate electrode of the second switch transistor T2 respectively; a gate electrode and a first electrode of the fifth switch transistor T5 are connected with the second signal line respectively, and the second electrode of the fifth switch transistor T5 is connected with the second electrode of the fourth switch transistor T4 and the gate electrode of the second switch transistor T2 respectively.</p><p id="p0024" num="0024">In the present embodiment of the present application, the electrostatic protection circuit is configured for electrostatic protection among the first, second and third signal lines, therefore the first, second and third signal lines are not included in the electrostatic protection circuit.<!-- EPO <DP n="8"> --></p><p id="p0025" num="0025">The first, second and third signal line may be any conductive wirings on an array substrate such as a gate line, a data line, a common line, and a short ring that functions as common line.</p><p id="p0026" num="0026">The electrostatic protection circuit may be provided between adjacent signal lines or between nonadjacent lines. An example in which the first signal line and the second signal line are disposed adjacently to each other is explained in this embodiment.</p><p id="p0027" num="0027">In the embodiments of the present application, description is given with an example in which both the first signal line and the second signal line are scanning lines or data lines, and with an example in which the third signal line is a common electrode or a short ring. They are only illustrative implementations rather than any limitation to the protection scope of the present invention. The first signal line and the second signal line are any two data lines or any two scanning lines disposed adjacently to each other and the third signal line is a common electrode or a short ring. When the first signal line and the second signal line are any two scanning lines disposed adjacently, since a scanning line can be scanned periodically, each scanning line can serve as the first scanning line or the second scanning line at the same time, hence more effectively releasing static electricity on the scanning line wherein the scanning line is a gate line.</p><p id="p0028" num="0028">In addition, in this embodiment, the first switch transistor T1, the second switch transistor T2, the third switch transistor T3, the fourth switch transistor T4, and the fifth switch transistor T5 may be for example thin film transistors, and may also be other types of switch transistors with gating switch function. When the gate electrode of a thin film transistor is turned on, the first electrode and second electrode of the thin film transistor are conducted with each other. When the static voltage on the first electrode of the thin film transistor is high, an electrostatic discharge current flows from the first electrode to the second electrode; and when the static voltage on the second electrode of the thin film transistor is high, an electrostatic discharge current flows from the second electrode to the first electrode. Application of the switch transistor with the above-mentioned operating principle (such as a thin film transistor) in the electrostatic protection circuit of the present embodiment allows more flexible and effective release of static electricity without limitation imposed by the flow direction of current.<!-- EPO <DP n="9"> --></p><p id="p0029" num="0029"><figref idrefs="f0001">FIG. 2</figref> is a schematic diagram showing an operation state of the electrostatic protection circuit illustrated in <figref idrefs="f0001">FIG. 1</figref>. As illustrated in <figref idrefs="f0001">FIG. 2</figref>, electrostatic charges accumulate on the first signal line to form a static voltage, and when the static voltage rises up to the turn-on voltage, the first switch transistor. T1 is turned on to conduct the electrostatic charges on the first signal line to the second signal line, and the second switch transistor T2 and the fourth switch transistor T4 are turned on to conduct the electrostatic charges on the first signal line to the third signal line.</p><p id="p0030" num="0030"><figref idrefs="f0002">FIG. 3</figref> is a schematic diagram showing another operation state of the electrostatic protection circuit illustrated in <figref idrefs="f0001">FIG. 1</figref>. As illustrated in <figref idrefs="f0002">FIG. 3</figref>, electrostatic charges accumulate on the second signal line to form a static voltage, and when the static voltage rises up to the turn-on voltage, the fifth switch transistor T5 is turned on to conduct the electrostatic charges on the second signal line to the first signal line, and the second switch transistor T2 and the fourth switch transistor T4 are turned on to conduct the electrostatic charges on the second signal line to the third signal line.</p><p id="p0031" num="0031"><figref idrefs="f0002">FIG. 4</figref> is a schematic diagram showing yet another operation state of the electrostatic protection circuit illustrated in <figref idrefs="f0001">FIG. 1</figref>. As illustrated in <figref idrefs="f0002">FIG. 4</figref>, electrostatic charges accumulate on the third signal line to form a static voltage, and when the static voltage rises up to the turn-on voltage, the third switch transistor T3 and the fourth switch transistor T4 are turned on to conduct the electrostatic charges on the third signal line to the first signal line, and the second switch transistor T2 is turned on to conduct the electrostatic charges on the third signal line to the first signal line. Therefore, electrostatic charges accumulated on the third signal line are released to the first signal line. If at this moment the voltage on the first signal line is still high, electrostatic charges on the first signal line may also be conducted to the second signal line via the first switch transistor T1.</p><p id="p0032" num="0032">In the electrostatic protection circuit provided in the present embodiment in which the first switch transistor T1, the second switch transistor T2, the third switch transistor T3, the fourth switch transistor T4 and the fifth switch transistor T5 are connected among the first signal line, the second signal line and the third signal line in the above mentioned circuit structure, when the static voltage accumulated on any signal line reaches a turn-on voltage, electrostatic charges on this signal line can be released to the other two signal lines via the<!-- EPO <DP n="10"> --> electrostatic protection circuit, thereby allowing electrostatic charges to release in various directions and more effectively protecting operating devices in the display area.</p><p id="p0033" num="0033">The electrostatic protection circuit illustrated in the present embodiment can work normally even if any switch transistor fails. Generally, in practice, there is a very small probability to occur short circuit fault. The illustrative embodiments in the following contents are for the case of open circuit fault of a switch transistor.</p><p id="p0034" num="0034"><figref idrefs="f0003">FIG. 5</figref> is an equivalent circuit diagram upon failure of the first switch transistor T1 illustrated in <figref idrefs="f0001">FIG.1</figref>. As illustrated in <figref idrefs="f0003">FIG. 5</figref>, electrostatic charges accumulate on the first signal line to form a static voltage, and when the static voltage formed on the first signal line reaches the turn-on voltage, the second switch transistor T2 and the fourth switch transistor T4 are turned on to conduct the electrostatic charges on the first signal line to the third signal line. More specifically, the second switch transistor T2 and the fourth switch transistor T4 are turned on in turn to conduct the electrostatic charges on the first signal line to the third signal line.</p><p id="p0035" num="0035"><figref idrefs="f0003">FIG. 6</figref> is another equivalent circuit diagram upon failure of the first switch transistor T1 illustrated in <figref idrefs="f0001">FIG.1</figref>. As illustrated in <figref idrefs="f0003">FIG. 6</figref>, electrostatic charges accumulate on the second signal line to form a static voltage, and when the static voltage rises up to the turn-on voltage, the fifth switch transistor T5 is turned on to conduct the electrostatic charges on the second signal line to the first signal line, and the second switch transistor T2 and the fourth switch transistor T4 are turned on to conduct the electrostatic charges on the second signal line to the third signal line. More specifically, the fifth switch transistor T5 is turned on to conduct the electrostatic charges on the second signal line to the first signal line, and then the second switch transistor T2 and the fourth switch transistor T4 are turned on in turn to conduct the electrostatic charges on the second signal line to the third signal line.</p><p id="p0036" num="0036"><figref idrefs="f0004">FIG. 7</figref> is yet another equivalent circuit diagram upon failure of the first switch transistor T1 illustrated in <figref idrefs="f0001">FIG.1</figref>. As illustrated in <figref idrefs="f0004">FIG. 7</figref>, electrostatic charges accumulate on the third signal line to form a static voltage, and when the static voltage formed on the third signal line reaches a turn-on voltage, the third switch transistor T3 and the fourth switch transistor T4 are turned on to conduct the electrostatic charges on the third signal line to the first signal line. More specifically, the third switch transistor T3 and the fourth switch<!-- EPO <DP n="11"> --> transistor T4 are turned on in turn to conduct the electrostatic charges on the third signal line to the first signal line.</p><p id="p0037" num="0037"><figref idrefs="f0004">FIG. 8</figref> is an equivalent circuit diagram upon failure of the second switch transistor T2 illustrated in <figref idrefs="f0001">FIG.1</figref>. As illustrated in <figref idrefs="f0004">FIG. 8</figref>, if electrostatic charges accumulate on the first signal line to form a static voltage, and when the static voltage formed on the first signal line reaches the turn-on voltage, the first switch transistor T1 is turned on to conduct the electrostatic charges on the first signal line to the second signal line.</p><p id="p0038" num="0038">If electrostatic charges accumulate on the second signal line to form a static voltage, and when the static voltage formed on the second signal line reaches the turn-on voltage, the fifth switch transistor T5 is turned on to conduct the electrostatic charges on the second signal line to the first signal line.</p><p id="p0039" num="0039"><figref idrefs="f0005">FIG. 9</figref> is another equivalent circuit diagram upon failure of the second switch transistor T2 illustrated in <figref idrefs="f0001">FIG.1</figref>. As illustrated in <figref idrefs="f0005">FIG. 9</figref>, electrostatic charges accumulate on the third signal line to form a static voltage, and when the static voltage on the third signal line reaches the turn-on voltage, the third switch transistor T3 and the fourth switch transistor T4 are turned on to conduct the electrostatic charges on the third signal line to the first signal line, and the first switch transistor T1 is turned on to conduct the electrostatic charges on the third signal line to the second signal line. More specifically, the third switch transistor T3 and the fourth switch transistor T4 are turned on in turn to conduct the electrostatic charges on the third signal line to the first signal line, and then the first switch transistor T1 is turned on to conduct the electrostatic charges on the third signal line to the second signal line.</p><p id="p0040" num="0040"><figref idrefs="f0005">FIG. 10</figref> is an equivalent circuit diagram upon failure of the third switch transistor T3 illustrated in <figref idrefs="f0001">FIG.1</figref>. As illustrated in <figref idrefs="f0005">FIG. 10</figref>, electrostatic charges accumulate on the first signal line to form a static voltage, and when the static voltage rises up to the turn-on voltage, the first switch transistor T1 is turned on to conduct the electrostatic charges on the first signal line to the second signal line, and the second switch transistor T2 and the fourth switch transistor T4 are turned on to conduct the electrostatic charges on the first signal line to the third signal line. More specifically, the first switch transistor T1 is turned on to conduct the electrostatic charges on the first signal line to the second signal line, and at the same time the second switch transistor T2 and the fourth switch transistor T4 are turned on in turn to<!-- EPO <DP n="12"> --> conduct the electrostatic charges on the first signal line to the third signal line.</p><p id="p0041" num="0041"><figref idrefs="f0005">FIG. 11</figref> is another equivalent circuit diagram upon failure of the third switch transistor T3 illustrated in <figref idrefs="f0001">FIG.1</figref>. As illustrated in <figref idrefs="f0005">FIG. 11</figref>, electrostatic charges accumulate on the second signal line to form a static voltage, and when the static voltage rises up to the turn-on voltage, the fifth switch transistor T5 is turned on to conduct the electrostatic charges on the second signal line to the first signal line, and the second switch transistor T2 and the fourth switch transistor T4 are turned on to conduct the electrostatic charges on the second signal line to the third signal line. More specifically, the fifth switch transistor T5 is turned on to conduct the electrostatic charges on the second signal line to the first signal line, and then electrostatic charges conducted to the first signal line turn on the second switch transistor T2 and the fourth switch transistor T4 to conduct the electrostatic charges on the second signal line to the third signal line.</p><p id="p0042" num="0042"><figref idrefs="f0006">FIG. 12</figref> is an equivalent circuit diagram upon failure of the fourth switch transistor T4 illustrated in <figref idrefs="f0001">FIG.1</figref>. As illustrated in <figref idrefs="f0006">FIG. 12</figref>, if electrostatic charges accumulate on the first signal line to form a static voltage, and when the static voltage formed on the first signal line reaches the turn-on voltage, the first switch transistor T1 is turned on to conduct the electrostatic charges on the first signal line to the second signal line.</p><p id="p0043" num="0043">If electrostatic charges accumulate on the second signal line to form a static voltage, and when the static voltage formed on the second signal line reaches the turn-on voltage, the fifth switch transistor T5 is turned on to conduct the electrostatic charges on the second signal line to the first signal line.</p><p id="p0044" num="0044"><figref idrefs="f0006">FIG. 13</figref> is an equivalent circuit diagram upon failure of the fifth switch transistor T5 illustrated in <figref idrefs="f0001">FIG.1</figref>. As illustrated in <figref idrefs="f0006">FIG. 13</figref>, electrostatic charges accumulate on the first signal line to form a static voltage, and when the static voltage rises up to the turn-on voltage, the first switch transistor T1 is turned on to conduct the electrostatic charges on the first signal line to the second signal line, and the second switch transistor T2 and the fourth switch transistor T4 are turned on to conduct the electrostatic charges on the first signal line to the third signal line. More specifically, the first switch transistor T1 is turned on to conduct the electrostatic charges on the first signal line to the second signal line, and at the same time the second switch transistor T2 and the fourth switch transistor T4 are turned on to conduct<!-- EPO <DP n="13"> --> the electrostatic charges on the first signal line to the third signal line.</p><p id="p0045" num="0045"><figref idrefs="f0007">FIG. 14</figref> is another equivalent circuit diagram upon failure of the fifth switch transistor T5 illustrated in <figref idrefs="f0001">FIG.1</figref>. As illustrated in <figref idrefs="f0007">FIG. 14</figref>, electrostatic charges accumulate on the third signal line to form a static voltage, and when the static voltage formed on the third signal line reaches a turn-on voltage, the third switch transistor T3 and the fourth switch transistor T4 are turned on to conduct the electrostatic charges on the third signal line to the first signal line. More specifically, the third switch transistor T3 and the fourth switch transistor T4 are turned on in turn to conduct the electrostatic charges on the third signal line to the first signal line.</p><p id="p0046" num="0046">In the technical solution of the electrostatic protection circuit provided in the present embodiment, when any one switch transistor fails in the electrostatic protection circuit, the remaining switch transistor circuit parts thereof still can normally release electrostatic charges on the above-mentioned signal lines, hence avoiding damage to the display panel due to static electricity.</p><p id="p0047" num="0047">In the electrostatic protection circuit provided in the present embodiment in which the first switch transistor, the second switch transistor, the third switch transistor, the fourth switch transistor and the fifth switch transistor are connected among the first signal line, the second signal line and the third signal line in a certain circuit structure, when the static voltage accumulated on any signal line reaches a turn-on voltage, electrostatic charges on this signal line can be released to the other one or two signal lines via the electrostatic protection circuit, thereby allowing electrostatic charges to release in various directions and more effectively protecting operating devices in the display area. At the same time, when any one switch transistor in the electrostatic protection circuit fails, the remaining switch transistor circuit parts thereof still can normally release electrostatic charges on the above-mentioned signal lines, thereby avoiding damage to the display panel due to static electricity.</p><p id="p0048" num="0048">A second embodiment of the present invention provides a display device comprising the electrostatic protection circuit provided in the above-mentioned first embodiment.</p><p id="p0049" num="0049">The display device is an LCD display device or an LED display device. Where<!-- EPO <DP n="14"> --> the display device is an LCD display device, the electrostatic protection circuit is arranged on an array substrate of the LCD.</p><p id="p0050" num="0050">The electrostatic protection circuit is provided between any two data lines (or scanning lines) and common lines (or short rings) disposed adjacently on the display device.</p><p id="p0051" num="0051">In the display device provided in the present embodiment, an electrostatic protection circuit is connected between any two adjacent scanning lines (or data lines) and common lines (or short rings) on the display device, and when a static voltage accumulated on any one scanning line reaches a turn-on voltage, electrostatic charges on the line can be released to the other two lines via the electrostatic protection circuit, thereby allowing electrostatic discharge to be released in various directions and more effectively protecting pixel areas. At the same time, where any one switch transistor fails in the electrostatic protection circuit, the remaining switch transistor circuit parts thereof can still normally release electrostatic charges on the above-mentioned signal lines. In addition, since scanning lines are periodically scanned, each scanning line can serve as a first scanning line or a second scanning line at the same time, thereby more effectively implementing electrostatic discharge on scanning lines, hence avoiding damage to the display panel due to static electricity.</p><p id="p0052" num="0052">A third embodiment of the present invention provides an electrostatic protection method for electrostatic protection of a first signal line, a second signal line and a third signal line, the method comprising the following:</p><p id="p0053" num="0053">connecting a gate electrode and a first electrode of a first switch transistor with the first signal line respectively, and connecting a second electrode of the first switch transistor with the second signal line;</p><p id="p0054" num="0054">connecting a gate electrode and a first electrode of a second switch transistor with the first signal line respectively, and connecting a second electrode of the second switch transistor with a gate electrode of a fourth switch transistor;</p><p id="p0055" num="0055">connecting a gate electrode and a first electrode of a third switch transistor with the third signal line respectively, and connecting a second electrode of the third switch transistor with the gate electrode of the fourth switch transistor;</p><p id="p0056" num="0056">connecting the gate electrode of the fourth switch transistor with the second<!-- EPO <DP n="15"> --> electrode of the second switch transistor and the second electrode of the third switch transistor respectively, connecting a first electrode of the fourth switch transistor with the third signal line, and connecting a second electrode of the fourth switch transistor with a second electrode of a fifth switch transistor and the gate electrode of the second switch transistor respectively;</p><p id="p0057" num="0057">connecting a gate electrode and a first electrode of the fifth switch transistor with the second signal line, and connecting the second electrode of the fifth switch transistor with the second electrode of the fourth switch transistor and the gate electrode of the second switch transistor respectively.</p><p id="p0058" num="0058">Optionally, the first signal line and the second signal line are disposed adjacently to each other; both the first signal line and the second signal line are scanning lines, or both of them are data lines; the third signal line is a common line or a short ring.</p><p id="p0059" num="0059">This electrostatic protection method can release static electricity in various directions, and even if a certain switch transistor fails in the above-mentioned electrostatic protection circuit, the method can smoothly release static electricity accumulation.</p><p id="p0060" num="0060">The above-mentioned electrostatic protection method may implement electrostatic protection with a circuit provided in any one of the above-mentioned embodiments of the electrostatic protection circuit, which can also address technical problems to be solved in the present invention.</p><p id="p0061" num="0061">With the electrostatic protection method provided in the present embodiment, by connecting an electrostatic protection circuit between any two adjacent scanning lines (or data lines) and common lines (or short rings) on the display device, where a static voltage accumulated on any one scanning line reaches a turn-on voltage, electrostatic charges on the line can be released to the other one or two lines via the electrostatic protection circuit, thereby allowing electrostatic discharge to be released in various directions and more effectively protecting pixel areas. At the same time, where any one switch transistor fails in the electrostatic protection circuit, the remaining switch transistor circuit parts thereof still can normally release electrostatic charges on the above-mentioned signal lines. In addition, since scanning lines are periodically scanned, each scanning line may serve as a first scanning line or a second scanning line at the same time, thereby more effectively<!-- EPO <DP n="16"> --> implementing electrostatic discharge on scanning lines, hence avoiding damage to the display panel due to static electricity.</p><p id="p0062" num="0062">It is understand that the above implementations are only illustrative embodiments used for explaining the principle of the present invention, but the present invention is not limited thereto. For those skilled in the art, various modifications and improvements may be made without departing from the spirit and scope of the present invention, which should all be regarded as falling within the protection scope of the present invention.</p></description><claims mxw-id="PCLM90459315" lang="EN" load-source="patent-office"><!-- EPO <DP n="17"> --><claim id="c-en-0001" num="0001"><claim-text>An electrostatic protection circuit comprising a first switch transistor, a second switch transistor, a third switch transistor, a fourth switch transistor, and a fifth switch transistor;<br/>
a gate electrode and a first electrode of the first switch transistor being connected with a first signal line respectively, and a second electrode of the first switch transistor being connected with a second signal line;<br/>
a gate electrode and a first electrode of the second switch transistor being connected with the first signal line respectively, and a second electrode of the second switch transistor being connected with a gate electrode of the fourth switch transistor;<br/>
a gate electrode and a first electrode of the third switch transistor being connected with a third signal line respectively, and a second electrode of the third switch transistor being connected with the gate electrode of the fourth switch transistor;<br/>
the gate electrode of the fourth switch transistor being connected with the second electrode of the second switch transistor and the second electrode of the third switch transistor, a first electrode of the fourth switch transistor being connected with the third signal line, and a second electrode of the fourth switch transistor being connected with a second electrode of the fifth switch transistor and the gate electrode of the second switch transistor respectively; and<br/>
a gate electrode and a first electrode of the fifth switch transistor being connected with the second signal line respectively, and the second electrode of the fifth switch transistor being connected with the second electrode of the fourth switch transistor and the gate electrode of the second switch transistor respectively.</claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The electrostatic protection circuit of claim 1, wherein the first signal line and the second signal line are disposed adjacently to each other; and the first signal line and the second signal line are both scanning lines.</claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The electrostatic protection circuit of claim 1, wherein the first signal line and the second signal line are disposed adjacently to each other; and the first signal line and the<!-- EPO <DP n="18"> --> second signal line are both data lines.</claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The electrostatic protection circuit of any one of claims 1-3, wherein the third signal line is one of a common line and a short ring.</claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The electrostatic protection circuit of any one of claims 1-4, wherein<br/>
where a static voltage formed on the first signal line reaches a turn-on voltage, the first switch transistor is turned on to conduct electrostatic charges on the first signal line to the second signal line, and the second switch transistor and the fourth switch transistor are turned on to conduct the electrostatic charges on the first signal line to the third signal line;<br/>
where a static voltage formed on the second signal line reaches the turn-on voltage, the fifth switch transistor is turned on to conduct electrostatic charges on the second signal line to the first signal line, and the second switch transistor and the fourth switch transistor are turned on to conduct the electrostatic charges on the second signal line to the third signal line; and<br/>
where a static voltage formed on the third signal line reaches the turn-on voltage, the third switch transistor and the fourth switch transistor are turned on to conduct electrostatic charges on the third signal line to the first signal line, and the second switch transistor is turned on to conduct the electrostatic charges on the third signal line to the first signal line.</claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The electrostatic protection circuit of any one of claims 1-4, wherein in case the first switch transistor fails,<br/>
where a static voltage formed on the first signal line reaches a turn-on voltage, the second switch transistor and the fourth switch transistor are turned on to conduct electrostatic charges on the first signal line to the third signal line;<br/>
where a static voltage formed on the second signal line reaches the turn-on voltage, the fifth switch transistor is turned on to conduct electrostatic charges on the second signal line to the first signal line, and the second switch transistor and the fourth switch transistor are turned on to conduct the electrostatic charges on the second signal line to the third signal line; and<br/>
<!-- EPO <DP n="19"> -->where a static voltage formed on the third signal line reaches the turn-on voltage, the third switch transistor and the fourth switch transistor are turned on to conduct electrostatic charges on the third signal line to the first signal line.</claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>The electrostatic protection circuit of any one of claims 1-4, wherein in case the second switch transistor fails,<br/>
where a static voltage formed on the first signal line reaches a turn-on voltage, the first switch transistor is turned on to conduct electrostatic charges on the first signal line to the second signal line;<br/>
where a static voltage formed on the second signal line reaches the turn-on voltage, the fifth switch transistor is turned on to conduct electrostatic charges on the second signal line to the first signal line; and<br/>
where a static voltage formed on the third signal line reaches the turn-on voltage, the third switch transistor and the fourth switch transistor are turned on to conduct electrostatic charges on the third signal line to the first signal line, and the first switch transistor is turned on to conduct the electrostatic charges on the third signal line to the second signal line.</claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>The electrostatic protection circuit of any one of claims 1-4, wherein in case the third switch transistor fails,<br/>
where a static voltage formed on the first signal line reaches a turn-on voltage, the first switch transistor is turned on to conduct electrostatic charges on the first signal line to the second signal line, and the second switch transistor and the fourth switch transistor are turned on to conduct the electrostatic charges on the first signal line to the third signal line; and<br/>
where a static voltage formed on the second signal line reaches the turn-on voltage, the fifth switch transistor is turned on to conduct electrostatic charges on the second signal line to the first signal line, and the second switch transistor and the fourth switch transistor are turned on to conduct the electrostatic charges on the second signal line to the third signal line.</claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>The electrostatic protection circuit of claim 1, wherein in case the fourth switch transistor fails,<br/>
<!-- EPO <DP n="20"> -->where a static voltage formed on the first signal line reaches a turn-on voltage, the first switch transistor is turned on to conduct electrostatic charges on the first signal line to the second signal line; and<br/>
where a static voltage formed on the second signal line reaches the turn-on voltage, the fifth switch transistor is turned on to conduct electrostatic charges on the second signal line to the first signal line.</claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>The electrostatic protection circuit of claim 1, wherein in case the fifth switch transistor fails,<br/>
where a static voltage formed on the first signal line reaches a turn-on voltage, the first switch transistor is turned on to conduct electrostatic charges on the first signal line to the second signal line, and the second switch transistor and the fourth switch transistor are turned on to conduct the electrostatic charges on the first signal line to the third signal line; and<br/>
where a static voltage formed on the third signal line reaches a turn-on voltage, the third switch transistor and the fourth switch transistor are turned on to conduct electrostatic charges on the third signal line to the first signal line.</claim-text></claim><claim id="c-en-0011" num="0011"><claim-text>A display device comprising the electrostatic protection circuit of any one of claims 1 to 10.</claim-text></claim><claim id="c-en-0012" num="0012"><claim-text>An electrostatic protection method for implementing electrostatic protection for a first signal line, a second signal line and a third signal line, the electrostatic protection method comprising:
<claim-text>connecting a gate electrode and a first electrode of a first switch transistor with the first signal line respectively, and connecting a second electrode of the first switch transistor with the second signal line;</claim-text>
<claim-text>connecting a gate electrode and a first electrode of a second switch transistor with the first signal line respectively, and connecting a second electrode of the second switch transistor with a gate electrode of a fourth switch transistor;</claim-text>
<claim-text>connecting a gate electrode and a first electrode of a third switch transistor with the third<!-- EPO <DP n="21"> --> signal line respectively, and connecting a second electrode of the third switch transistor with the gate electrode of the fourth switch transistor;</claim-text>
<claim-text>connecting the gate electrode of the fourth switch transistor with the second electrode of the second switch transistor and the second electrode of the third switch transistor respectively, connecting a first electrode of the fourth switch transistor with the third signal line, and connecting a second electrode of the fourth switch transistor with a second electrode of a fifth switch transistor and the gate electrode of the second switch transistor respectively; and</claim-text>
<claim-text>connecting a gate electrode and a first electrode of the fifth switch transistor with the second signal line, and connecting the second electrode of the fifth switch transistor with the second electrode of the fourth switch transistor and the gate electrode of the second switch transistor respectively.</claim-text></claim-text></claim><claim id="c-en-0013" num="0013"><claim-text>The electrostatic protection method of claim 11, wherein disposing the first signal line and the second signal line adjacently to each other; and<br/>
both the first signal line and the second signal line are scanning lines.</claim-text></claim><claim id="c-en-0014" num="0014"><claim-text>The electrostatic protection method of claim 11, wherein disposing the first signal line and the second signal line adjacently to each other; and<br/>
both the first signal line and the second signal line are data lines.</claim-text></claim><claim id="c-en-0015" num="0015"><claim-text>The electrostatic protection method of any one of claims 12-14, wherein the third signal line is a common line or a short ring.</claim-text></claim></claims><drawings mxw-id="PDW20422048" load-source="patent-office"><!-- EPO <DP n="22"> --><figure id="f0001" num="1,2"><img id="if0001" file="imgf0001.tif" wi="147" he="210" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="23"> --><figure id="f0002" num="3,4"><img id="if0002" file="imgf0002.tif" wi="136" he="222" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="24"> --><figure id="f0003" num="5,6"><img id="if0003" file="imgf0003.tif" wi="126" he="188" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="25"> --><figure id="f0004" num="7,8"><img id="if0004" file="imgf0004.tif" wi="126" he="195" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="26"> --><figure id="f0005" num="9,10,11"><img id="if0005" file="imgf0005.tif" wi="126" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="27"> --><figure id="f0006" num="12,13"><img id="if0006" file="imgf0006.tif" wi="126" he="198" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="28"> --><figure id="f0007" num="14"><img id="if0007" file="imgf0007.tif" wi="126" he="87" img-content="drawing" img-format="tif"/></figure></drawings><search-report-data><doc-page id="srep0001" file="srep0001.tif" wi="163" he="233" type="tif"/><doc-page id="srep0002" file="srep0002.tif" wi="163" he="233" type="tif"/><doc-page id="srep0003" file="srep0003.tif" wi="163" he="233" type="tif"/></search-report-data><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
