LAB 5:

Implement a full adder and upload it to an FPGA protoyping board.

