
####################################################
# Sites
sites - DSP48_X1Y66 DSP48_X1Y67 DSP48_X1Y68 DSP48_X1Y69 DSP48_X1Y70 DSP48_X1Y71 DSP48_X1Y72 DSP48_X1Y73 DSP48_X1Y74 DSP48_X1Y75 DSP48_X1Y76 DSP48_X1Y77 DSP48_X2Y66 DSP48_X2Y67 DSP48_X2Y68 DSP48_X2Y69 DSP48_X2Y70 DSP48_X2Y71 DSP48_X2Y72 DSP48_X2Y73 DSP48_X2Y74 DSP48_X2Y75 DSP48_X2Y76 DSP48_X2Y77 RAMB18_X1Y66 RAMB18_X1Y67 RAMB18_X1Y68 RAMB18_X1Y69 RAMB18_X1Y70 RAMB18_X1Y71 RAMB18_X1Y72 RAMB18_X1Y73 RAMB18_X1Y74 RAMB18_X1Y75 RAMB18_X1Y76 RAMB18_X1Y77 RAMB18_X2Y70 RAMB18_X2Y71 RAMB18_X2Y72 RAMB18_X2Y73 RAMB18_X2Y74 RAMB18_X2Y75 RAMB18_X2Y76 RAMB18_X2Y77 RAMB36_X1Y33 RAMB36_X1Y34 RAMB36_X1Y35 RAMB36_X1Y36 RAMB36_X1Y37 RAMB36_X1Y38 RAMB36_X2Y35 RAMB36_X2Y36 RAMB36_X2Y37 RAMB36_X2Y38 SLICE_X54Y165 SLICE_X54Y166 SLICE_X54Y167 SLICE_X54Y168 SLICE_X54Y169 SLICE_X54Y170 SLICE_X54Y171 SLICE_X54Y172 SLICE_X54Y173 SLICE_X54Y174 SLICE_X54Y175 SLICE_X54Y176 SLICE_X54Y177 SLICE_X54Y178 SLICE_X54Y179 SLICE_X54Y180 SLICE_X54Y181 SLICE_X54Y182 SLICE_X54Y183 SLICE_X54Y184 SLICE_X54Y185 SLICE_X54Y186 SLICE_X54Y187 SLICE_X54Y188 SLICE_X54Y189 SLICE_X54Y190 SLICE_X54Y191 SLICE_X54Y192 SLICE_X54Y193 SLICE_X54Y194 SLICE_X54Y195 SLICE_X54Y196 SLICE_X54Y197 SLICE_X55Y165 SLICE_X55Y166 SLICE_X55Y167 SLICE_X55Y168 SLICE_X55Y169 SLICE_X55Y170 SLICE_X55Y171 SLICE_X55Y172 SLICE_X55Y173 SLICE_X55Y174 SLICE_X55Y175 SLICE_X55Y176 SLICE_X55Y177 SLICE_X55Y178 SLICE_X55Y179 SLICE_X55Y180 SLICE_X55Y181 SLICE_X55Y182 SLICE_X55Y183 SLICE_X55Y184 SLICE_X55Y185 SLICE_X55Y186 SLICE_X55Y187 SLICE_X55Y188 SLICE_X55Y189 SLICE_X55Y190 SLICE_X55Y191 SLICE_X55Y192 SLICE_X55Y193 SLICE_X55Y194 SLICE_X55Y195 SLICE_X55Y196 SLICE_X55Y197 SLICE_X56Y165 SLICE_X56Y166 SLICE_X56Y167 SLICE_X56Y168 SLICE_X56Y169 SLICE_X56Y170 SLICE_X56Y171 SLICE_X56Y172 SLICE_X56Y173 SLICE_X56Y174 SLICE_X56Y175 SLICE_X56Y176 SLICE_X56Y177 SLICE_X56Y178 SLICE_X56Y179 SLICE_X56Y180 SLICE_X56Y181 SLICE_X56Y182 SLICE_X56Y183 SLICE_X56Y184 SLICE_X56Y185 SLICE_X56Y186 SLICE_X56Y187 SLICE_X56Y188 SLICE_X56Y189 SLICE_X56Y190 SLICE_X56Y191 SLICE_X56Y192 SLICE_X56Y193 SLICE_X56Y194 SLICE_X56Y195 SLICE_X56Y196 SLICE_X56Y197 SLICE_X57Y165 SLICE_X57Y166 SLICE_X57Y167 SLICE_X57Y168 SLICE_X57Y169 SLICE_X57Y170 SLICE_X57Y171 SLICE_X57Y172 SLICE_X57Y173 SLICE_X57Y174 SLICE_X57Y175 SLICE_X57Y176 SLICE_X57Y177 SLICE_X57Y178 SLICE_X57Y179 SLICE_X57Y180 SLICE_X57Y181 SLICE_X57Y182 SLICE_X57Y183 SLICE_X57Y184 SLICE_X57Y185 SLICE_X57Y186 SLICE_X57Y187 SLICE_X57Y188 SLICE_X57Y189 SLICE_X57Y190 SLICE_X57Y191 SLICE_X57Y192 SLICE_X57Y193 SLICE_X57Y194 SLICE_X57Y195 SLICE_X57Y196 SLICE_X57Y197 SLICE_X58Y165 SLICE_X58Y166 SLICE_X58Y167 SLICE_X58Y168 SLICE_X58Y169 SLICE_X58Y170 SLICE_X58Y171 SLICE_X58Y172 SLICE_X58Y173 SLICE_X58Y174 SLICE_X58Y175 SLICE_X58Y176 SLICE_X58Y177 SLICE_X58Y178 SLICE_X58Y179 SLICE_X58Y180 SLICE_X58Y181 SLICE_X58Y182 SLICE_X58Y183 SLICE_X58Y184 SLICE_X58Y185 SLICE_X58Y186 SLICE_X58Y187 SLICE_X58Y188 SLICE_X58Y189 SLICE_X58Y190 SLICE_X58Y191 SLICE_X58Y192 SLICE_X58Y193 SLICE_X58Y194 SLICE_X58Y195 SLICE_X58Y196 SLICE_X58Y197 SLICE_X59Y165 SLICE_X59Y166 SLICE_X59Y167 SLICE_X59Y168 SLICE_X59Y169 SLICE_X59Y170 SLICE_X59Y171 SLICE_X59Y172 SLICE_X59Y173 SLICE_X59Y174 SLICE_X59Y175 SLICE_X59Y176 SLICE_X59Y177 SLICE_X59Y178 SLICE_X59Y179 SLICE_X59Y180 SLICE_X59Y181 SLICE_X59Y182 SLICE_X59Y183 SLICE_X59Y184 SLICE_X59Y185 SLICE_X59Y186 SLICE_X59Y187 SLICE_X59Y188 SLICE_X59Y189 SLICE_X59Y190 SLICE_X59Y191 SLICE_X59Y192 SLICE_X59Y193 SLICE_X59Y194 SLICE_X59Y195 SLICE_X59Y196 SLICE_X59Y197 SLICE_X60Y165 SLICE_X60Y166 SLICE_X60Y167 SLICE_X60Y168 SLICE_X60Y169 SLICE_X60Y170 SLICE_X60Y171 SLICE_X60Y172 SLICE_X60Y173 SLICE_X60Y174 SLICE_X60Y175 SLICE_X60Y176 SLICE_X60Y177 SLICE_X60Y178 SLICE_X60Y179 SLICE_X60Y180 SLICE_X60Y181 SLICE_X60Y182 SLICE_X60Y183 SLICE_X60Y184 SLICE_X60Y185 SLICE_X60Y186 SLICE_X60Y187 SLICE_X60Y188 SLICE_X60Y189 SLICE_X60Y190 SLICE_X60Y191 SLICE_X60Y192 SLICE_X60Y193 SLICE_X60Y194 SLICE_X60Y195 SLICE_X60Y196 SLICE_X60Y197 SLICE_X61Y165 SLICE_X61Y166 SLICE_X61Y167 SLICE_X61Y168 SLICE_X61Y169 SLICE_X61Y170 SLICE_X61Y171 SLICE_X61Y172 SLICE_X61Y173 SLICE_X61Y174 SLICE_X61Y175 SLICE_X61Y176 SLICE_X61Y177 SLICE_X61Y178 SLICE_X61Y179 SLICE_X61Y180 SLICE_X61Y181 SLICE_X61Y182 SLICE_X61Y183 SLICE_X61Y184 SLICE_X61Y185 SLICE_X61Y186 SLICE_X61Y187 SLICE_X61Y188 SLICE_X61Y189 SLICE_X61Y190 SLICE_X61Y191 SLICE_X61Y192 SLICE_X61Y193 SLICE_X61Y194 SLICE_X61Y195 SLICE_X61Y196 SLICE_X61Y197 SLICE_X62Y165 SLICE_X62Y166 SLICE_X62Y167 SLICE_X62Y168 SLICE_X62Y169 SLICE_X62Y170 SLICE_X62Y171 SLICE_X62Y172 SLICE_X62Y173 SLICE_X62Y174 SLICE_X62Y175 SLICE_X62Y176 SLICE_X62Y177 SLICE_X62Y178 SLICE_X62Y179 SLICE_X62Y180 SLICE_X62Y181 SLICE_X62Y182 SLICE_X62Y183 SLICE_X62Y184 SLICE_X62Y185 SLICE_X62Y186 SLICE_X62Y187 SLICE_X62Y188 SLICE_X62Y189 SLICE_X62Y190 SLICE_X62Y191 SLICE_X62Y192 SLICE_X62Y193 SLICE_X62Y194 SLICE_X62Y195 SLICE_X62Y196 SLICE_X62Y197 SLICE_X63Y165 SLICE_X63Y166 SLICE_X63Y167 SLICE_X63Y168 SLICE_X63Y169 SLICE_X63Y170 SLICE_X63Y171 SLICE_X63Y172 SLICE_X63Y173 SLICE_X63Y174 SLICE_X63Y175 SLICE_X63Y176 SLICE_X63Y177 SLICE_X63Y178 SLICE_X63Y179 SLICE_X63Y180 SLICE_X63Y181 SLICE_X63Y182 SLICE_X63Y183 SLICE_X63Y184 SLICE_X63Y185 SLICE_X63Y186 SLICE_X63Y187 SLICE_X63Y188 SLICE_X63Y189 SLICE_X63Y190 SLICE_X63Y191 SLICE_X63Y192 SLICE_X63Y193 SLICE_X63Y194 SLICE_X63Y195 SLICE_X63Y196 SLICE_X63Y197 SLICE_X64Y165 SLICE_X64Y166 SLICE_X64Y167 SLICE_X64Y168 SLICE_X64Y169 SLICE_X64Y170 SLICE_X64Y171 SLICE_X64Y172 SLICE_X64Y173 SLICE_X64Y174 SLICE_X64Y175 SLICE_X64Y176 SLICE_X64Y177 SLICE_X64Y178 SLICE_X64Y179 SLICE_X64Y180 SLICE_X64Y181 SLICE_X64Y182 SLICE_X64Y183 SLICE_X64Y184 SLICE_X64Y185 SLICE_X64Y186 SLICE_X64Y187 SLICE_X64Y188 SLICE_X64Y189 SLICE_X64Y190 SLICE_X64Y191 SLICE_X64Y192 SLICE_X64Y193 SLICE_X64Y194 SLICE_X64Y195 SLICE_X64Y196 SLICE_X64Y197 SLICE_X65Y165 SLICE_X65Y166 SLICE_X65Y167 SLICE_X65Y168 SLICE_X65Y169 SLICE_X65Y170 SLICE_X65Y171 SLICE_X65Y172 SLICE_X65Y173 SLICE_X65Y174 SLICE_X65Y175 SLICE_X65Y176 SLICE_X65Y177 SLICE_X65Y178 SLICE_X65Y179 SLICE_X65Y180 SLICE_X65Y181 SLICE_X65Y182 SLICE_X65Y183 SLICE_X65Y184 SLICE_X65Y185 SLICE_X65Y186 SLICE_X65Y187 SLICE_X65Y188 SLICE_X65Y189 SLICE_X65Y190 SLICE_X65Y191 SLICE_X65Y192 SLICE_X65Y193 SLICE_X65Y194 SLICE_X65Y195 SLICE_X65Y196 SLICE_X65Y197 SLICE_X66Y175 SLICE_X66Y176 SLICE_X66Y177 SLICE_X66Y178 SLICE_X66Y179 SLICE_X66Y180 SLICE_X66Y181 SLICE_X66Y182 SLICE_X66Y183 SLICE_X66Y184 SLICE_X66Y185 SLICE_X66Y186 SLICE_X66Y187 SLICE_X66Y188 SLICE_X66Y189 SLICE_X66Y190 SLICE_X66Y191 SLICE_X66Y192 SLICE_X66Y193 SLICE_X66Y194 SLICE_X66Y195 SLICE_X66Y196 SLICE_X66Y197 SLICE_X67Y175 SLICE_X67Y176 SLICE_X67Y177 SLICE_X67Y178 SLICE_X67Y179 SLICE_X67Y180 SLICE_X67Y181 SLICE_X67Y182 SLICE_X67Y183 SLICE_X67Y184 SLICE_X67Y185 SLICE_X67Y186 SLICE_X67Y187 SLICE_X67Y188 SLICE_X67Y189 SLICE_X67Y190 SLICE_X67Y191 SLICE_X67Y192 SLICE_X67Y193 SLICE_X67Y194 SLICE_X67Y195 SLICE_X67Y196 SLICE_X67Y197 SLICE_X68Y175 SLICE_X68Y176 SLICE_X68Y177 SLICE_X68Y178 SLICE_X68Y179 SLICE_X68Y180 SLICE_X68Y181 SLICE_X68Y182 SLICE_X68Y183 SLICE_X68Y184 SLICE_X68Y185 SLICE_X68Y186 SLICE_X68Y187 SLICE_X68Y188 SLICE_X68Y189 SLICE_X68Y190 SLICE_X68Y191 SLICE_X68Y192 SLICE_X68Y193 SLICE_X68Y194 SLICE_X68Y195 SLICE_X68Y196 SLICE_X68Y197 SLICE_X69Y175 SLICE_X69Y176 SLICE_X69Y177 SLICE_X69Y178 SLICE_X69Y179 SLICE_X69Y180 SLICE_X69Y181 SLICE_X69Y182 SLICE_X69Y183 SLICE_X69Y184 SLICE_X69Y185 SLICE_X69Y186 SLICE_X69Y187 SLICE_X69Y188 SLICE_X69Y189 SLICE_X69Y190 SLICE_X69Y191 SLICE_X69Y192 SLICE_X69Y193 SLICE_X69Y194 SLICE_X69Y195 SLICE_X69Y196 SLICE_X69Y197 SLICE_X70Y175 SLICE_X70Y176 SLICE_X70Y177 SLICE_X70Y178 SLICE_X70Y179 SLICE_X70Y180 SLICE_X70Y181 SLICE_X70Y182 SLICE_X70Y183 SLICE_X70Y184 SLICE_X70Y185 SLICE_X70Y186 SLICE_X70Y187 SLICE_X70Y188 SLICE_X70Y189 SLICE_X70Y190 SLICE_X70Y191 SLICE_X70Y192 SLICE_X70Y193 SLICE_X70Y194 SLICE_X70Y195 SLICE_X70Y196 SLICE_X70Y197 SLICE_X71Y175 SLICE_X71Y176 SLICE_X71Y177 SLICE_X71Y178 SLICE_X71Y179 SLICE_X71Y180 SLICE_X71Y181 SLICE_X71Y182 SLICE_X71Y183 SLICE_X71Y184 SLICE_X71Y185 SLICE_X71Y186 SLICE_X71Y187 SLICE_X71Y188 SLICE_X71Y189 SLICE_X71Y190 SLICE_X71Y191 SLICE_X71Y192 SLICE_X71Y193 SLICE_X71Y194 SLICE_X71Y195 SLICE_X71Y196 SLICE_X71Y197 SLICE_X72Y165 SLICE_X72Y166 SLICE_X72Y167 SLICE_X72Y168 SLICE_X72Y169 SLICE_X72Y170 SLICE_X72Y171 SLICE_X72Y172 SLICE_X72Y173 SLICE_X72Y174 SLICE_X72Y175 SLICE_X72Y176 SLICE_X72Y177 SLICE_X72Y178 SLICE_X72Y179 SLICE_X72Y180 SLICE_X72Y181 SLICE_X72Y182 SLICE_X72Y183 SLICE_X72Y184 SLICE_X72Y185 SLICE_X72Y186 SLICE_X72Y187 SLICE_X72Y188 SLICE_X72Y189 SLICE_X72Y190 SLICE_X72Y191 SLICE_X72Y192 SLICE_X72Y193 SLICE_X72Y194 SLICE_X72Y195 SLICE_X72Y196 SLICE_X72Y197 SLICE_X73Y165 SLICE_X73Y166 SLICE_X73Y167 SLICE_X73Y168 SLICE_X73Y169 SLICE_X73Y170 SLICE_X73Y171 SLICE_X73Y172 SLICE_X73Y173 SLICE_X73Y174 SLICE_X73Y175 SLICE_X73Y176 SLICE_X73Y177 SLICE_X73Y178 SLICE_X73Y179 SLICE_X73Y180 SLICE_X73Y181 SLICE_X73Y182 SLICE_X73Y183 SLICE_X73Y184 SLICE_X73Y185 SLICE_X73Y186 SLICE_X73Y187 SLICE_X73Y188 SLICE_X73Y189 SLICE_X73Y190 SLICE_X73Y191 SLICE_X73Y192 SLICE_X73Y193 SLICE_X73Y194 SLICE_X73Y195 SLICE_X73Y196 SLICE_X73Y197 SLICE_X74Y165 SLICE_X74Y166 SLICE_X74Y167 SLICE_X74Y168 SLICE_X74Y169 SLICE_X74Y170 SLICE_X74Y171 SLICE_X74Y172 SLICE_X74Y173 SLICE_X74Y174 SLICE_X74Y175 SLICE_X74Y176 SLICE_X74Y177 SLICE_X74Y178 SLICE_X74Y179 SLICE_X74Y180 SLICE_X74Y181 SLICE_X74Y182 SLICE_X74Y183 SLICE_X74Y184 SLICE_X74Y185 SLICE_X74Y186 SLICE_X74Y187 SLICE_X74Y188 SLICE_X74Y189 SLICE_X74Y190 SLICE_X74Y191 SLICE_X74Y192 SLICE_X74Y193 SLICE_X74Y194 SLICE_X74Y195 SLICE_X74Y196 SLICE_X74Y197 SLICE_X75Y165 SLICE_X75Y166 SLICE_X75Y167 SLICE_X75Y168 SLICE_X75Y169 SLICE_X75Y170 SLICE_X75Y171 SLICE_X75Y172 SLICE_X75Y173 SLICE_X75Y174 SLICE_X75Y175 SLICE_X75Y176 SLICE_X75Y177 SLICE_X75Y178 SLICE_X75Y179 SLICE_X75Y180 SLICE_X75Y181 SLICE_X75Y182 SLICE_X75Y183 SLICE_X75Y184 SLICE_X75Y185 SLICE_X75Y186 SLICE_X75Y187 SLICE_X75Y188 SLICE_X75Y189 SLICE_X75Y190 SLICE_X75Y191 SLICE_X75Y192 SLICE_X75Y193 SLICE_X75Y194 SLICE_X75Y195 SLICE_X75Y196 SLICE_X75Y197 SLICE_X76Y165 SLICE_X76Y166 SLICE_X76Y167 SLICE_X76Y168 SLICE_X76Y169 SLICE_X76Y170 SLICE_X76Y171 SLICE_X76Y172 SLICE_X76Y173 SLICE_X76Y174 SLICE_X76Y175 SLICE_X76Y176 SLICE_X76Y177 SLICE_X76Y178 SLICE_X76Y179 SLICE_X76Y180 SLICE_X76Y181 SLICE_X76Y182 SLICE_X76Y183 SLICE_X76Y184 SLICE_X76Y185 SLICE_X76Y186 SLICE_X76Y187 SLICE_X76Y188 SLICE_X76Y189 SLICE_X76Y190 SLICE_X76Y191 SLICE_X76Y192 SLICE_X76Y193 SLICE_X76Y194 SLICE_X76Y195 SLICE_X76Y196 SLICE_X76Y197 SLICE_X77Y165 SLICE_X77Y166 SLICE_X77Y167 SLICE_X77Y168 SLICE_X77Y169 SLICE_X77Y170 SLICE_X77Y171 SLICE_X77Y172 SLICE_X77Y173 SLICE_X77Y174 SLICE_X77Y175 SLICE_X77Y176 SLICE_X77Y177 SLICE_X77Y178 SLICE_X77Y179 SLICE_X77Y180 SLICE_X77Y181 SLICE_X77Y182 SLICE_X77Y183 SLICE_X77Y184 SLICE_X77Y185 SLICE_X77Y186 SLICE_X77Y187 SLICE_X77Y188 SLICE_X77Y189 SLICE_X77Y190 SLICE_X77Y191 SLICE_X77Y192 SLICE_X77Y193 SLICE_X77Y194 SLICE_X77Y195 SLICE_X77Y196 SLICE_X77Y197 SLICE_X78Y165 SLICE_X78Y166 SLICE_X78Y167 SLICE_X78Y168 SLICE_X78Y169 SLICE_X78Y170 SLICE_X78Y171 SLICE_X78Y172 SLICE_X78Y173 SLICE_X78Y174 SLICE_X78Y175 SLICE_X78Y176 SLICE_X78Y177 SLICE_X78Y178 SLICE_X78Y179 SLICE_X78Y180 SLICE_X78Y181 SLICE_X78Y182 SLICE_X78Y183 SLICE_X78Y184 SLICE_X78Y185 SLICE_X78Y186 SLICE_X78Y187 SLICE_X78Y188 SLICE_X78Y189 SLICE_X78Y190 SLICE_X78Y191 SLICE_X78Y192 SLICE_X78Y193 SLICE_X78Y194 SLICE_X78Y195 SLICE_X78Y196 SLICE_X78Y197 SLICE_X79Y165 SLICE_X79Y166 SLICE_X79Y167 SLICE_X79Y168 SLICE_X79Y169 SLICE_X79Y170 SLICE_X79Y171 SLICE_X79Y172 SLICE_X79Y173 SLICE_X79Y174 SLICE_X79Y175 SLICE_X79Y176 SLICE_X79Y177 SLICE_X79Y178 SLICE_X79Y179 SLICE_X79Y180 SLICE_X79Y181 SLICE_X79Y182 SLICE_X79Y183 SLICE_X79Y184 SLICE_X79Y185 SLICE_X79Y186 SLICE_X79Y187 SLICE_X79Y188 SLICE_X79Y189 SLICE_X79Y190 SLICE_X79Y191 SLICE_X79Y192 SLICE_X79Y193 SLICE_X79Y194 SLICE_X79Y195 SLICE_X79Y196 SLICE_X79Y197

####################################################
# Cells
d_reg[1]0 - 
nets: { d_reg[1]0/ACOUT[29]}, { d_reg[1]0/ACOUT[28]}, { d_reg[1]0/ACOUT[27]}, { d_reg[1]0/ACOUT[26]}, { d_reg[1]0/ACOUT[25]}, { d_reg[1]0/ACOUT[24]}, { d_reg[1]0/ACOUT[23]}, { d_reg[1]0/ACOUT[22]}, { d_reg[1]0/ACOUT[21]}, { d_reg[1]0/ACOUT[20]}, { d_reg[1]0/ACOUT[19]}, { d_reg[1]0/ACOUT[18]}, { d_reg[1]0/ACOUT[17]}, { d_reg[1]0/ACOUT[16]}, { d_reg[1]0/ACOUT[15]}, { d_reg[1]0/ACOUT[14]}, { d_reg[1]0/ACOUT[13]}, { d_reg[1]0/ACOUT[12]}, { d_reg[1]0/ACOUT[11]}, { d_reg[1]0/ACOUT[10]}, { d_reg[1]0/ACOUT[9]}, { d_reg[1]0/ACOUT[8]}, { d_reg[1]0/ACOUT[7]}, { d_reg[1]0/ACOUT[6]}, { d_reg[1]0/ACOUT[5]}, { d_reg[1]0/ACOUT[4]}, { d_reg[1]0/ACOUT[3]}, { d_reg[1]0/ACOUT[2]}, { d_reg[1]0/ACOUT[1]}, { d_reg[1]0/ACOUT[0]}, { d_reg[1]0/BCOUT[17]}, { d_reg[1]0/BCOUT[16]}, { d_reg[1]0/BCOUT[15]}, { d_reg[1]0/BCOUT[14]}, { d_reg[1]0/BCOUT[13]}, { d_reg[1]0/BCOUT[12]}, { d_reg[1]0/BCOUT[11]}, { d_reg[1]0/BCOUT[10]}, { d_reg[1]0/BCOUT[9]}, { d_reg[1]0/BCOUT[8]}, { d_reg[1]0/BCOUT[7]}, { d_reg[1]0/BCOUT[6]}, { d_reg[1]0/BCOUT[5]}, { d_reg[1]0/BCOUT[4]}, { d_reg[1]0/BCOUT[3]}, { d_reg[1]0/BCOUT[2]}, { d_reg[1]0/BCOUT[1]}, { d_reg[1]0/BCOUT[0]}, { d_reg[1]0/CARRYCASCOUT}, { d_reg[1]0/CARRYOUT[3]}, { d_reg[1]0/CARRYOUT[2]}, { d_reg[1]0/CARRYOUT[1]}, { d_reg[1]0/CARRYOUT[0]}, { d_reg[1]0/MULTSIGNOUT}, { d_reg[1]0/OVERFLOW}, { d_reg[1]0/PATTERNBDETECT}, { d_reg[1]0/PATTERNDETECT}, {d_reg[1]0_n_106 d_reg[1]0/PCOUT[47]}, {d_reg[1]0_n_107 d_reg[1]0/PCOUT[46]}, {d_reg[1]0_n_108 d_reg[1]0/PCOUT[45]}, {d_reg[1]0_n_109 d_reg[1]0/PCOUT[44]}, {d_reg[1]0_n_110 d_reg[1]0/PCOUT[43]}, {d_reg[1]0_n_111 d_reg[1]0/PCOUT[42]}, {d_reg[1]0_n_112 d_reg[1]0/PCOUT[41]}, {d_reg[1]0_n_113 d_reg[1]0/PCOUT[40]}, {d_reg[1]0_n_114 d_reg[1]0/PCOUT[39]}, {d_reg[1]0_n_115 d_reg[1]0/PCOUT[38]}, {d_reg[1]0_n_116 d_reg[1]0/PCOUT[37]}, {d_reg[1]0_n_117 d_reg[1]0/PCOUT[36]}, {d_reg[1]0_n_118 d_reg[1]0/PCOUT[35]}, {d_reg[1]0_n_119 d_reg[1]0/PCOUT[34]}, {d_reg[1]0_n_120 d_reg[1]0/PCOUT[33]}, {d_reg[1]0_n_121 d_reg[1]0/PCOUT[32]}, {d_reg[1]0_n_122 d_reg[1]0/PCOUT[31]}, {d_reg[1]0_n_123 d_reg[1]0/PCOUT[30]}, {d_reg[1]0_n_124 d_reg[1]0/PCOUT[29]}, {d_reg[1]0_n_125 d_reg[1]0/PCOUT[28]}, {d_reg[1]0_n_126 d_reg[1]0/PCOUT[27]}, {d_reg[1]0_n_127 d_reg[1]0/PCOUT[26]}, {d_reg[1]0_n_128 d_reg[1]0/PCOUT[25]}, {d_reg[1]0_n_129 d_reg[1]0/PCOUT[24]}, {d_reg[1]0_n_130 d_reg[1]0/PCOUT[23]}, {d_reg[1]0_n_131 d_reg[1]0/PCOUT[22]}, {d_reg[1]0_n_132 d_reg[1]0/PCOUT[21]}, {d_reg[1]0_n_133 d_reg[1]0/PCOUT[20]}, {d_reg[1]0_n_134 d_reg[1]0/PCOUT[19]}, {d_reg[1]0_n_135 d_reg[1]0/PCOUT[18]}, {d_reg[1]0_n_136 d_reg[1]0/PCOUT[17]}, {d_reg[1]0_n_137 d_reg[1]0/PCOUT[16]}, {d_reg[1]0_n_138 d_reg[1]0/PCOUT[15]}, {d_reg[1]0_n_139 d_reg[1]0/PCOUT[14]}, {d_reg[1]0_n_140 d_reg[1]0/PCOUT[13]}, {d_reg[1]0_n_141 d_reg[1]0/PCOUT[12]}, {d_reg[1]0_n_142 d_reg[1]0/PCOUT[11]}, {d_reg[1]0_n_143 d_reg[1]0/PCOUT[10]}, {d_reg[1]0_n_144 d_reg[1]0/PCOUT[9]}, {d_reg[1]0_n_145 d_reg[1]0/PCOUT[8]}, {d_reg[1]0_n_146 d_reg[1]0/PCOUT[7]}, {d_reg[1]0_n_147 d_reg[1]0/PCOUT[6]}, {d_reg[1]0_n_148 d_reg[1]0/PCOUT[5]}, {d_reg[1]0_n_149 d_reg[1]0/PCOUT[4]}, {d_reg[1]0_n_150 d_reg[1]0/PCOUT[3]}, {d_reg[1]0_n_151 d_reg[1]0/PCOUT[2]}, {d_reg[1]0_n_152 d_reg[1]0/PCOUT[1]}, {d_reg[1]0_n_153 d_reg[1]0/PCOUT[0]}, { d_reg[1]0/P[47]}, { d_reg[1]0/P[46]}, { d_reg[1]0/P[45]}, { d_reg[1]0/P[44]}, { d_reg[1]0/P[43]}, { d_reg[1]0/P[42]}, { d_reg[1]0/P[41]}, { d_reg[1]0/P[40]}, { d_reg[1]0/P[39]}, { d_reg[1]0/P[38]}, { d_reg[1]0/P[37]}, { d_reg[1]0/P[36]}, { d_reg[1]0/P[35]}, { d_reg[1]0/P[34]}, { d_reg[1]0/P[33]}, { d_reg[1]0/P[32]}, { d_reg[1]0/P[31]}, { d_reg[1]0/P[30]}, { d_reg[1]0/P[29]}, { d_reg[1]0/P[28]}, { d_reg[1]0/P[27]}, { d_reg[1]0/P[26]}, { d_reg[1]0/P[25]}, { d_reg[1]0/P[24]}, { d_reg[1]0/P[23]}, { d_reg[1]0/P[22]}, { d_reg[1]0/P[21]}, { d_reg[1]0/P[20]}, { d_reg[1]0/P[19]}, { d_reg[1]0/P[18]}, { d_reg[1]0/P[17]}, {d_reg[1]0_n_89 d_reg[1]0/P[16]}, {d_reg[1]0_n_90 d_reg[1]0/P[15]}, {d_reg[1]0_n_91 d_reg[1]0/P[14]}, {d_reg[1]0_n_92 d_reg[1]0/P[13]}, {d_reg[1]0_n_93 d_reg[1]0/P[12]}, {d_reg[1]0_n_94 d_reg[1]0/P[11]}, {d_reg[1]0_n_95 d_reg[1]0/P[10]}, {d_reg[1]0_n_96 d_reg[1]0/P[9]}, {d_reg[1]0_n_97 d_reg[1]0/P[8]}, {d_reg[1]0_n_98 d_reg[1]0/P[7]}, {d_reg[1]0_n_99 d_reg[1]0/P[6]}, {d_reg[1]0_n_100 d_reg[1]0/P[5]}, {d_reg[1]0_n_101 d_reg[1]0/P[4]}, {d_reg[1]0_n_102 d_reg[1]0/P[3]}, {d_reg[1]0_n_103 d_reg[1]0/P[2]}, {d_reg[1]0_n_104 d_reg[1]0/P[1]}, {d_reg[1]0_n_105 d_reg[1]0/P[0]}, { d_reg[1]0/UNDERFLOW}, {<const0> d_reg[1]0/ACIN[29]}, {<const0> d_reg[1]0/ACIN[28]}, {<const0> d_reg[1]0/ACIN[27]}, {<const0> d_reg[1]0/ACIN[26]}, {<const0> d_reg[1]0/ACIN[25]}, {<const0> d_reg[1]0/ACIN[24]}, {<const0> d_reg[1]0/ACIN[23]}, {<const0> d_reg[1]0/ACIN[22]}, {<const0> d_reg[1]0/ACIN[21]}, {<const0> d_reg[1]0/ACIN[20]}, {<const0> d_reg[1]0/ACIN[19]}, {<const0> d_reg[1]0/ACIN[18]}, {<const0> d_reg[1]0/ACIN[17]}, {<const0> d_reg[1]0/ACIN[16]}, {<const0> d_reg[1]0/ACIN[15]}, {<const0> d_reg[1]0/ACIN[14]}, {<const0> d_reg[1]0/ACIN[13]}, {<const0> d_reg[1]0/ACIN[12]}, {<const0> d_reg[1]0/ACIN[11]}, {<const0> d_reg[1]0/ACIN[10]}, {<const0> d_reg[1]0/ACIN[9]}, {<const0> d_reg[1]0/ACIN[8]}, {<const0> d_reg[1]0/ACIN[7]}, {<const0> d_reg[1]0/ACIN[6]}, {<const0> d_reg[1]0/ACIN[5]}, {<const0> d_reg[1]0/ACIN[4]}, {<const0> d_reg[1]0/ACIN[3]}, {<const0> d_reg[1]0/ACIN[2]}, {<const0> d_reg[1]0/ACIN[1]}, {<const0> d_reg[1]0/ACIN[0]}, {<const0> d_reg[1]0/ALUMODE[3]}, {<const0> d_reg[1]0/ALUMODE[2]}, {<const0> d_reg[1]0/ALUMODE[1]}, {<const0> d_reg[1]0/ALUMODE[0]}, {<const0> d_reg[1]0/A[29]}, {<const0> d_reg[1]0/A[28]}, {<const0> d_reg[1]0/A[27]}, {<const0> d_reg[1]0/A[26]}, {<const0> d_reg[1]0/A[25]}, {<const0> d_reg[1]0/A[24]}, {<const0> d_reg[1]0/A[23]}, {<const0> d_reg[1]0/A[22]}, {<const0> d_reg[1]0/A[21]}, {<const0> d_reg[1]0/A[20]}, {<const0> d_reg[1]0/A[19]}, {<const0> d_reg[1]0/A[18]}, {<const0> d_reg[1]0/A[17]}, {d_reg[1]0_i_1_n_0 d_reg[1]0/A[16]}, {d_reg[1]0_i_2_n_0 d_reg[1]0/A[15]}, {d_reg[1]0_i_3_n_0 d_reg[1]0/A[14]}, {d_reg[1]0_i_4_n_0 d_reg[1]0/A[13]}, {d_reg[1]0_i_5_n_0 d_reg[1]0/A[12]}, {d_reg[1]0_i_6_n_0 d_reg[1]0/A[11]}, {d_reg[1]0_i_7_n_0 d_reg[1]0/A[10]}, {d_reg[1]0_i_8_n_0 d_reg[1]0/A[9]}, {d_reg[1]0_i_9_n_0 d_reg[1]0/A[8]}, {d_reg[1]0_i_10_n_0 d_reg[1]0/A[7]}, {d_reg[1]0_i_11_n_0 d_reg[1]0/A[6]}, {d_reg[1]0_i_12_n_0 d_reg[1]0/A[5]}, {d_reg[1]0_i_13_n_0 d_reg[1]0/A[4]}, {d_reg[1]0_i_14_n_0 d_reg[1]0/A[3]}, {d_reg[1]0_i_15_n_0 d_reg[1]0/A[2]}, {d_reg[1]0_i_16_n_0 d_reg[1]0/A[1]}, {d_reg[1]0_i_17_n_0 d_reg[1]0/A[0]}, {<const0> d_reg[1]0/BCIN[17]}, {<const0> d_reg[1]0/BCIN[16]}, {<const0> d_reg[1]0/BCIN[15]}, {<const0> d_reg[1]0/BCIN[14]}, {<const0> d_reg[1]0/BCIN[13]}, {<const0> d_reg[1]0/BCIN[12]}, {<const0> d_reg[1]0/BCIN[11]}, {<const0> d_reg[1]0/BCIN[10]}, {<const0> d_reg[1]0/BCIN[9]}, {<const0> d_reg[1]0/BCIN[8]}, {<const0> d_reg[1]0/BCIN[7]}, {<const0> d_reg[1]0/BCIN[6]}, {<const0> d_reg[1]0/BCIN[5]}, {<const0> d_reg[1]0/BCIN[4]}, {<const0> d_reg[1]0/BCIN[3]}, {<const0> d_reg[1]0/BCIN[2]}, {<const0> d_reg[1]0/BCIN[1]}, {<const0> d_reg[1]0/BCIN[0]}, {<const0> d_reg[1]0/B[17]}, {<const0> d_reg[1]0/B[16]}, {<const0> d_reg[1]0/B[15]}, {ARG[31] d_reg[1]0/B[14]}, {ARG[30] d_reg[1]0/B[13]}, {ARG[29] d_reg[1]0/B[12]}, {ARG[28] d_reg[1]0/B[11]}, {ARG[27] d_reg[1]0/B[10]}, {ARG[26] d_reg[1]0/B[9]}, {ARG[25] d_reg[1]0/B[8]}, {ARG[24] d_reg[1]0/B[7]}, {ARG[23] d_reg[1]0/B[6]}, {ARG[22] d_reg[1]0/B[5]}, {ARG[21] d_reg[1]0/B[4]}, {ARG[20] d_reg[1]0/B[3]}, {ARG[19] d_reg[1]0/B[2]}, {ARG[18] d_reg[1]0/B[1]}, {ARG[17] d_reg[1]0/B[0]}, {<const0> d_reg[1]0/CARRYCASCIN}, {<const0> d_reg[1]0/CARRYIN}, {<const0> d_reg[1]0/CARRYINSEL[2]}, {<const0> d_reg[1]0/CARRYINSEL[1]}, {<const0> d_reg[1]0/CARRYINSEL[0]}, {<const0> d_reg[1]0/CEA1}, {<const1> d_reg[1]0/CEA2}, {<const0> d_reg[1]0/CEAD}, {<const0> d_reg[1]0/CEALUMODE}, {<const0> d_reg[1]0/CEB1}, {<const1> d_reg[1]0/CEB2}, {<const0> d_reg[1]0/CEC}, {<const0> d_reg[1]0/CECARRYIN}, {<const0> d_reg[1]0/CECTRL}, {<const0> d_reg[1]0/CED}, {<const0> d_reg[1]0/CEINMODE}, {<const0> d_reg[1]0/CEM}, {<const0> d_reg[1]0/CEP}, {clk d_reg[1]0/CLK}, {VCC_2 d_reg[1]0/C[47]}, {VCC_2 d_reg[1]0/C[46]}, {VCC_2 d_reg[1]0/C[45]}, {VCC_2 d_reg[1]0/C[44]}, {VCC_2 d_reg[1]0/C[43]}, {VCC_2 d_reg[1]0/C[42]}, {VCC_2 d_reg[1]0/C[41]}, {VCC_2 d_reg[1]0/C[40]}, {VCC_2 d_reg[1]0/C[39]}, {VCC_2 d_reg[1]0/C[38]}, {VCC_2 d_reg[1]0/C[37]}, {VCC_2 d_reg[1]0/C[36]}, {VCC_2 d_reg[1]0/C[35]}, {VCC_2 d_reg[1]0/C[34]}, {VCC_2 d_reg[1]0/C[33]}, {VCC_2 d_reg[1]0/C[32]}, {VCC_2 d_reg[1]0/C[31]}, {VCC_2 d_reg[1]0/C[30]}, {VCC_2 d_reg[1]0/C[29]}, {VCC_2 d_reg[1]0/C[28]}, {VCC_2 d_reg[1]0/C[27]}, {VCC_2 d_reg[1]0/C[26]}, {VCC_2 d_reg[1]0/C[25]}, {VCC_2 d_reg[1]0/C[24]}, {VCC_2 d_reg[1]0/C[23]}, {VCC_2 d_reg[1]0/C[22]}, {VCC_2 d_reg[1]0/C[21]}, {VCC_2 d_reg[1]0/C[20]}, {VCC_2 d_reg[1]0/C[19]}, {VCC_2 d_reg[1]0/C[18]}, {VCC_2 d_reg[1]0/C[17]}, {VCC_2 d_reg[1]0/C[16]}, {VCC_2 d_reg[1]0/C[15]}, {VCC_2 d_reg[1]0/C[14]}, {VCC_2 d_reg[1]0/C[13]}, {VCC_2 d_reg[1]0/C[12]}, {VCC_2 d_reg[1]0/C[11]}, {VCC_2 d_reg[1]0/C[10]}, {VCC_2 d_reg[1]0/C[9]}, {VCC_2 d_reg[1]0/C[8]}, {VCC_2 d_reg[1]0/C[7]}, {VCC_2 d_reg[1]0/C[6]}, {VCC_2 d_reg[1]0/C[5]}, {VCC_2 d_reg[1]0/C[4]}, {VCC_2 d_reg[1]0/C[3]}, {VCC_2 d_reg[1]0/C[2]}, {VCC_2 d_reg[1]0/C[1]}, {VCC_2 d_reg[1]0/C[0]}, {GND_2 d_reg[1]0/D[24]}, {GND_2 d_reg[1]0/D[23]}, {GND_2 d_reg[1]0/D[22]}, {GND_2 d_reg[1]0/D[21]}, {GND_2 d_reg[1]0/D[20]}, {GND_2 d_reg[1]0/D[19]}, {GND_2 d_reg[1]0/D[18]}, {GND_2 d_reg[1]0/D[17]}, {GND_2 d_reg[1]0/D[16]}, {GND_2 d_reg[1]0/D[15]}, {GND_2 d_reg[1]0/D[14]}, {GND_2 d_reg[1]0/D[13]}, {GND_2 d_reg[1]0/D[12]}, {GND_2 d_reg[1]0/D[11]}, {GND_2 d_reg[1]0/D[10]}, {GND_2 d_reg[1]0/D[9]}, {GND_2 d_reg[1]0/D[8]}, {GND_2 d_reg[1]0/D[7]}, {GND_2 d_reg[1]0/D[6]}, {GND_2 d_reg[1]0/D[5]}, {GND_2 d_reg[1]0/D[4]}, {GND_2 d_reg[1]0/D[3]}, {GND_2 d_reg[1]0/D[2]}, {GND_2 d_reg[1]0/D[1]}, {GND_2 d_reg[1]0/D[0]}, {<const0> d_reg[1]0/INMODE[4]}, {<const0> d_reg[1]0/INMODE[3]}, {<const0> d_reg[1]0/INMODE[2]}, {<const0> d_reg[1]0/INMODE[1]}, {<const0> d_reg[1]0/INMODE[0]}, {<const0> d_reg[1]0/MULTSIGNIN}, {<const0> d_reg[1]0/OPMODE[6]}, {<const0> d_reg[1]0/OPMODE[5]}, {<const0> d_reg[1]0/OPMODE[4]}, {<const0> d_reg[1]0/OPMODE[3]}, {<const1> d_reg[1]0/OPMODE[2]}, {<const0> d_reg[1]0/OPMODE[1]}, {<const1> d_reg[1]0/OPMODE[0]}, {<const0> d_reg[1]0/PCIN[47]}, {<const0> d_reg[1]0/PCIN[46]}, {<const0> d_reg[1]0/PCIN[45]}, {<const0> d_reg[1]0/PCIN[44]}, {<const0> d_reg[1]0/PCIN[43]}, {<const0> d_reg[1]0/PCIN[42]}, {<const0> d_reg[1]0/PCIN[41]}, {<const0> d_reg[1]0/PCIN[40]}, {<const0> d_reg[1]0/PCIN[39]}, {<const0> d_reg[1]0/PCIN[38]}, {<const0> d_reg[1]0/PCIN[37]}, {<const0> d_reg[1]0/PCIN[36]}, {<const0> d_reg[1]0/PCIN[35]}, {<const0> d_reg[1]0/PCIN[34]}, {<const0> d_reg[1]0/PCIN[33]}, {<const0> d_reg[1]0/PCIN[32]}, {<const0> d_reg[1]0/PCIN[31]}, {<const0> d_reg[1]0/PCIN[30]}, {<const0> d_reg[1]0/PCIN[29]}, {<const0> d_reg[1]0/PCIN[28]}, {<const0> d_reg[1]0/PCIN[27]}, {<const0> d_reg[1]0/PCIN[26]}, {<const0> d_reg[1]0/PCIN[25]}, {<const0> d_reg[1]0/PCIN[24]}, {<const0> d_reg[1]0/PCIN[23]}, {<const0> d_reg[1]0/PCIN[22]}, {<const0> d_reg[1]0/PCIN[21]}, {<const0> d_reg[1]0/PCIN[20]}, {<const0> d_reg[1]0/PCIN[19]}, {<const0> d_reg[1]0/PCIN[18]}, {<const0> d_reg[1]0/PCIN[17]}, {<const0> d_reg[1]0/PCIN[16]}, {<const0> d_reg[1]0/PCIN[15]}, {<const0> d_reg[1]0/PCIN[14]}, {<const0> d_reg[1]0/PCIN[13]}, {<const0> d_reg[1]0/PCIN[12]}, {<const0> d_reg[1]0/PCIN[11]}, {<const0> d_reg[1]0/PCIN[10]}, {<const0> d_reg[1]0/PCIN[9]}, {<const0> d_reg[1]0/PCIN[8]}, {<const0> d_reg[1]0/PCIN[7]}, {<const0> d_reg[1]0/PCIN[6]}, {<const0> d_reg[1]0/PCIN[5]}, {<const0> d_reg[1]0/PCIN[4]}, {<const0> d_reg[1]0/PCIN[3]}, {<const0> d_reg[1]0/PCIN[2]}, {<const0> d_reg[1]0/PCIN[1]}, {<const0> d_reg[1]0/PCIN[0]}, {RSTA d_reg[1]0/RSTA}, {<const0> d_reg[1]0/RSTALLCARRYIN}, {<const0> d_reg[1]0/RSTALUMODE}, {RSTA d_reg[1]0/RSTB}, {<const0> d_reg[1]0/RSTC}, {<const0> d_reg[1]0/RSTCTRL}, {<const0> d_reg[1]0/RSTD}, {<const0> d_reg[1]0/RSTINMODE}, {<const0> d_reg[1]0/RSTM}, {<const0> d_reg[1]0/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X2Y68, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 16x18 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

d_reg[1]0__0 - 
nets: { d_reg[1]0__0/ACOUT[29]}, { d_reg[1]0__0/ACOUT[28]}, { d_reg[1]0__0/ACOUT[27]}, { d_reg[1]0__0/ACOUT[26]}, { d_reg[1]0__0/ACOUT[25]}, { d_reg[1]0__0/ACOUT[24]}, { d_reg[1]0__0/ACOUT[23]}, { d_reg[1]0__0/ACOUT[22]}, { d_reg[1]0__0/ACOUT[21]}, { d_reg[1]0__0/ACOUT[20]}, { d_reg[1]0__0/ACOUT[19]}, { d_reg[1]0__0/ACOUT[18]}, { d_reg[1]0__0/ACOUT[17]}, { d_reg[1]0__0/ACOUT[16]}, { d_reg[1]0__0/ACOUT[15]}, { d_reg[1]0__0/ACOUT[14]}, { d_reg[1]0__0/ACOUT[13]}, { d_reg[1]0__0/ACOUT[12]}, { d_reg[1]0__0/ACOUT[11]}, { d_reg[1]0__0/ACOUT[10]}, { d_reg[1]0__0/ACOUT[9]}, { d_reg[1]0__0/ACOUT[8]}, { d_reg[1]0__0/ACOUT[7]}, { d_reg[1]0__0/ACOUT[6]}, { d_reg[1]0__0/ACOUT[5]}, { d_reg[1]0__0/ACOUT[4]}, { d_reg[1]0__0/ACOUT[3]}, { d_reg[1]0__0/ACOUT[2]}, { d_reg[1]0__0/ACOUT[1]}, { d_reg[1]0__0/ACOUT[0]}, { d_reg[1]0__0/BCOUT[17]}, { d_reg[1]0__0/BCOUT[16]}, { d_reg[1]0__0/BCOUT[15]}, { d_reg[1]0__0/BCOUT[14]}, { d_reg[1]0__0/BCOUT[13]}, { d_reg[1]0__0/BCOUT[12]}, { d_reg[1]0__0/BCOUT[11]}, { d_reg[1]0__0/BCOUT[10]}, { d_reg[1]0__0/BCOUT[9]}, { d_reg[1]0__0/BCOUT[8]}, { d_reg[1]0__0/BCOUT[7]}, { d_reg[1]0__0/BCOUT[6]}, { d_reg[1]0__0/BCOUT[5]}, { d_reg[1]0__0/BCOUT[4]}, { d_reg[1]0__0/BCOUT[3]}, { d_reg[1]0__0/BCOUT[2]}, { d_reg[1]0__0/BCOUT[1]}, { d_reg[1]0__0/BCOUT[0]}, { d_reg[1]0__0/CARRYCASCOUT}, { d_reg[1]0__0/CARRYOUT[3]}, { d_reg[1]0__0/CARRYOUT[2]}, { d_reg[1]0__0/CARRYOUT[1]}, { d_reg[1]0__0/CARRYOUT[0]}, { d_reg[1]0__0/MULTSIGNOUT}, { d_reg[1]0__0/OVERFLOW}, { d_reg[1]0__0/PATTERNBDETECT}, { d_reg[1]0__0/PATTERNDETECT}, { d_reg[1]0__0/PCOUT[47]}, { d_reg[1]0__0/PCOUT[46]}, { d_reg[1]0__0/PCOUT[45]}, { d_reg[1]0__0/PCOUT[44]}, { d_reg[1]0__0/PCOUT[43]}, { d_reg[1]0__0/PCOUT[42]}, { d_reg[1]0__0/PCOUT[41]}, { d_reg[1]0__0/PCOUT[40]}, { d_reg[1]0__0/PCOUT[39]}, { d_reg[1]0__0/PCOUT[38]}, { d_reg[1]0__0/PCOUT[37]}, { d_reg[1]0__0/PCOUT[36]}, { d_reg[1]0__0/PCOUT[35]}, { d_reg[1]0__0/PCOUT[34]}, { d_reg[1]0__0/PCOUT[33]}, { d_reg[1]0__0/PCOUT[32]}, { d_reg[1]0__0/PCOUT[31]}, { d_reg[1]0__0/PCOUT[30]}, { d_reg[1]0__0/PCOUT[29]}, { d_reg[1]0__0/PCOUT[28]}, { d_reg[1]0__0/PCOUT[27]}, { d_reg[1]0__0/PCOUT[26]}, { d_reg[1]0__0/PCOUT[25]}, { d_reg[1]0__0/PCOUT[24]}, { d_reg[1]0__0/PCOUT[23]}, { d_reg[1]0__0/PCOUT[22]}, { d_reg[1]0__0/PCOUT[21]}, { d_reg[1]0__0/PCOUT[20]}, { d_reg[1]0__0/PCOUT[19]}, { d_reg[1]0__0/PCOUT[18]}, { d_reg[1]0__0/PCOUT[17]}, { d_reg[1]0__0/PCOUT[16]}, { d_reg[1]0__0/PCOUT[15]}, { d_reg[1]0__0/PCOUT[14]}, { d_reg[1]0__0/PCOUT[13]}, { d_reg[1]0__0/PCOUT[12]}, { d_reg[1]0__0/PCOUT[11]}, { d_reg[1]0__0/PCOUT[10]}, { d_reg[1]0__0/PCOUT[9]}, { d_reg[1]0__0/PCOUT[8]}, { d_reg[1]0__0/PCOUT[7]}, { d_reg[1]0__0/PCOUT[6]}, { d_reg[1]0__0/PCOUT[5]}, { d_reg[1]0__0/PCOUT[4]}, { d_reg[1]0__0/PCOUT[3]}, { d_reg[1]0__0/PCOUT[2]}, { d_reg[1]0__0/PCOUT[1]}, { d_reg[1]0__0/PCOUT[0]}, { d_reg[1]0__0/P[47]}, { d_reg[1]0__0/P[46]}, { d_reg[1]0__0/P[45]}, { d_reg[1]0__0/P[44]}, { d_reg[1]0__0/P[43]}, { d_reg[1]0__0/P[42]}, { d_reg[1]0__0/P[41]}, { d_reg[1]0__0/P[40]}, { d_reg[1]0__0/P[39]}, { d_reg[1]0__0/P[38]}, { d_reg[1]0__0/P[37]}, { d_reg[1]0__0/P[36]}, { d_reg[1]0__0/P[35]}, { d_reg[1]0__0/P[34]}, { d_reg[1]0__0/P[33]}, { d_reg[1]0__0/P[32]}, { d_reg[1]0__0/P[31]}, { d_reg[1]0__0/P[30]}, { d_reg[1]0__0/P[29]}, {d_reg[1]0__0_n_77 d_reg[1]0__0/P[28]}, {d_reg[1]0__0_n_78 d_reg[1]0__0/P[27]}, {d_reg[1]0__0_n_79 d_reg[1]0__0/P[26]}, {d_reg[1]0__0_n_80 d_reg[1]0__0/P[25]}, {d_reg[1]0__0_n_81 d_reg[1]0__0/P[24]}, {d_reg[1]0__0_n_82 d_reg[1]0__0/P[23]}, {d_reg[1]0__0_n_83 d_reg[1]0__0/P[22]}, {d_reg[1]0__0_n_84 d_reg[1]0__0/P[21]}, {d_reg[1]0__0_n_85 d_reg[1]0__0/P[20]}, {d_reg[1]0__0_n_86 d_reg[1]0__0/P[19]}, {d_reg[1]0__0_n_87 d_reg[1]0__0/P[18]}, {d_reg[1]0__0_n_88 d_reg[1]0__0/P[17]}, {d_reg[1]0__0_n_89 d_reg[1]0__0/P[16]}, {d_reg[1]0__0_n_90 d_reg[1]0__0/P[15]}, {d_reg[1]0__0_n_91 d_reg[1]0__0/P[14]}, {d_reg[1]0__0_n_92 d_reg[1]0__0/P[13]}, {d_reg[1]0__0_n_93 d_reg[1]0__0/P[12]}, {d_reg[1]0__0_n_94 d_reg[1]0__0/P[11]}, {d_reg[1]0__0_n_95 d_reg[1]0__0/P[10]}, {d_reg[1]0__0_n_96 d_reg[1]0__0/P[9]}, {d_reg[1]0__0_n_97 d_reg[1]0__0/P[8]}, {d_reg[1]0__0_n_98 d_reg[1]0__0/P[7]}, {d_reg[1]0__0_n_99 d_reg[1]0__0/P[6]}, {d_reg[1]0__0_n_100 d_reg[1]0__0/P[5]}, {d_reg[1]0__0_n_101 d_reg[1]0__0/P[4]}, {d_reg[1]0__0_n_102 d_reg[1]0__0/P[3]}, {d_reg[1]0__0_n_103 d_reg[1]0__0/P[2]}, {d_reg[1]0__0_n_104 d_reg[1]0__0/P[1]}, {d_reg[1]0__0_n_105 d_reg[1]0__0/P[0]}, { d_reg[1]0__0/UNDERFLOW}, {<const0> d_reg[1]0__0/ACIN[29]}, {<const0> d_reg[1]0__0/ACIN[28]}, {<const0> d_reg[1]0__0/ACIN[27]}, {<const0> d_reg[1]0__0/ACIN[26]}, {<const0> d_reg[1]0__0/ACIN[25]}, {<const0> d_reg[1]0__0/ACIN[24]}, {<const0> d_reg[1]0__0/ACIN[23]}, {<const0> d_reg[1]0__0/ACIN[22]}, {<const0> d_reg[1]0__0/ACIN[21]}, {<const0> d_reg[1]0__0/ACIN[20]}, {<const0> d_reg[1]0__0/ACIN[19]}, {<const0> d_reg[1]0__0/ACIN[18]}, {<const0> d_reg[1]0__0/ACIN[17]}, {<const0> d_reg[1]0__0/ACIN[16]}, {<const0> d_reg[1]0__0/ACIN[15]}, {<const0> d_reg[1]0__0/ACIN[14]}, {<const0> d_reg[1]0__0/ACIN[13]}, {<const0> d_reg[1]0__0/ACIN[12]}, {<const0> d_reg[1]0__0/ACIN[11]}, {<const0> d_reg[1]0__0/ACIN[10]}, {<const0> d_reg[1]0__0/ACIN[9]}, {<const0> d_reg[1]0__0/ACIN[8]}, {<const0> d_reg[1]0__0/ACIN[7]}, {<const0> d_reg[1]0__0/ACIN[6]}, {<const0> d_reg[1]0__0/ACIN[5]}, {<const0> d_reg[1]0__0/ACIN[4]}, {<const0> d_reg[1]0__0/ACIN[3]}, {<const0> d_reg[1]0__0/ACIN[2]}, {<const0> d_reg[1]0__0/ACIN[1]}, {<const0> d_reg[1]0__0/ACIN[0]}, {<const0> d_reg[1]0__0/ALUMODE[3]}, {<const0> d_reg[1]0__0/ALUMODE[2]}, {<const0> d_reg[1]0__0/ALUMODE[1]}, {<const0> d_reg[1]0__0/ALUMODE[0]}, {<const0> d_reg[1]0__0/A[29]}, {<const0> d_reg[1]0__0/A[28]}, {<const0> d_reg[1]0__0/A[27]}, {<const0> d_reg[1]0__0/A[26]}, {<const0> d_reg[1]0__0/A[25]}, {<const0> d_reg[1]0__0/A[24]}, {<const0> d_reg[1]0__0/A[23]}, {<const0> d_reg[1]0__0/A[22]}, {<const0> d_reg[1]0__0/A[21]}, {<const0> d_reg[1]0__0/A[20]}, {<const0> d_reg[1]0__0/A[19]}, {<const0> d_reg[1]0__0/A[18]}, {<const0> d_reg[1]0__0/A[17]}, {<const0> d_reg[1]0__0/A[16]}, {<const0> d_reg[1]0__0/A[15]}, {ARG[31] d_reg[1]0__0/A[14]}, {ARG[30] d_reg[1]0__0/A[13]}, {ARG[29] d_reg[1]0__0/A[12]}, {ARG[28] d_reg[1]0__0/A[11]}, {ARG[27] d_reg[1]0__0/A[10]}, {ARG[26] d_reg[1]0__0/A[9]}, {ARG[25] d_reg[1]0__0/A[8]}, {ARG[24] d_reg[1]0__0/A[7]}, {ARG[23] d_reg[1]0__0/A[6]}, {ARG[22] d_reg[1]0__0/A[5]}, {ARG[21] d_reg[1]0__0/A[4]}, {ARG[20] d_reg[1]0__0/A[3]}, {ARG[19] d_reg[1]0__0/A[2]}, {ARG[18] d_reg[1]0__0/A[1]}, {ARG[17] d_reg[1]0__0/A[0]}, {<const0> d_reg[1]0__0/BCIN[17]}, {<const0> d_reg[1]0__0/BCIN[16]}, {<const0> d_reg[1]0__0/BCIN[15]}, {<const0> d_reg[1]0__0/BCIN[14]}, {<const0> d_reg[1]0__0/BCIN[13]}, {<const0> d_reg[1]0__0/BCIN[12]}, {<const0> d_reg[1]0__0/BCIN[11]}, {<const0> d_reg[1]0__0/BCIN[10]}, {<const0> d_reg[1]0__0/BCIN[9]}, {<const0> d_reg[1]0__0/BCIN[8]}, {<const0> d_reg[1]0__0/BCIN[7]}, {<const0> d_reg[1]0__0/BCIN[6]}, {<const0> d_reg[1]0__0/BCIN[5]}, {<const0> d_reg[1]0__0/BCIN[4]}, {<const0> d_reg[1]0__0/BCIN[3]}, {<const0> d_reg[1]0__0/BCIN[2]}, {<const0> d_reg[1]0__0/BCIN[1]}, {<const0> d_reg[1]0__0/BCIN[0]}, {<const0> d_reg[1]0__0/B[17]}, {<const0> d_reg[1]0__0/B[16]}, {<const0> d_reg[1]0__0/B[15]}, {<const1> d_reg[1]0__0/B[14]}, {d_reg[1]0_i_1__0_n_0 d_reg[1]0__0/B[13]}, {d_reg[1]0_i_2__0_n_0 d_reg[1]0__0/B[12]}, {d_reg[1]0_i_3__0_n_0 d_reg[1]0__0/B[11]}, {d_reg[1]0_i_4__0_n_0 d_reg[1]0__0/B[10]}, {d_reg[1]0_i_5__0_n_0 d_reg[1]0__0/B[9]}, {d_reg[1]0_i_6__0_n_0 d_reg[1]0__0/B[8]}, {d_reg[1]0_i_7__0_n_0 d_reg[1]0__0/B[7]}, {d_reg[1]0_i_8__0_n_0 d_reg[1]0__0/B[6]}, {d_reg[1]0_i_9__0_n_0 d_reg[1]0__0/B[5]}, {d_reg[1]0_i_10__0_n_0 d_reg[1]0__0/B[4]}, {d_reg[1]0_i_11__0_n_0 d_reg[1]0__0/B[3]}, {d_reg[1]0_i_12__0_n_0 d_reg[1]0__0/B[2]}, {d_reg[1]0_i_13__0_n_0 d_reg[1]0__0/B[1]}, {d_reg[1]0_i_14__0_n_0 d_reg[1]0__0/B[0]}, {<const0> d_reg[1]0__0/CARRYCASCIN}, {<const0> d_reg[1]0__0/CARRYIN}, {<const0> d_reg[1]0__0/CARRYINSEL[2]}, {<const0> d_reg[1]0__0/CARRYINSEL[1]}, {<const0> d_reg[1]0__0/CARRYINSEL[0]}, {<const0> d_reg[1]0__0/CEA1}, {<const1> d_reg[1]0__0/CEA2}, {<const0> d_reg[1]0__0/CEAD}, {<const0> d_reg[1]0__0/CEALUMODE}, {<const0> d_reg[1]0__0/CEB1}, {<const1> d_reg[1]0__0/CEB2}, {<const0> d_reg[1]0__0/CEC}, {<const0> d_reg[1]0__0/CECARRYIN}, {<const0> d_reg[1]0__0/CECTRL}, {<const0> d_reg[1]0__0/CED}, {<const0> d_reg[1]0__0/CEINMODE}, {<const0> d_reg[1]0__0/CEM}, {<const0> d_reg[1]0__0/CEP}, {clk d_reg[1]0__0/CLK}, {VCC_2 d_reg[1]0__0/C[47]}, {VCC_2 d_reg[1]0__0/C[46]}, {VCC_2 d_reg[1]0__0/C[45]}, {VCC_2 d_reg[1]0__0/C[44]}, {VCC_2 d_reg[1]0__0/C[43]}, {VCC_2 d_reg[1]0__0/C[42]}, {VCC_2 d_reg[1]0__0/C[41]}, {VCC_2 d_reg[1]0__0/C[40]}, {VCC_2 d_reg[1]0__0/C[39]}, {VCC_2 d_reg[1]0__0/C[38]}, {VCC_2 d_reg[1]0__0/C[37]}, {VCC_2 d_reg[1]0__0/C[36]}, {VCC_2 d_reg[1]0__0/C[35]}, {VCC_2 d_reg[1]0__0/C[34]}, {VCC_2 d_reg[1]0__0/C[33]}, {VCC_2 d_reg[1]0__0/C[32]}, {VCC_2 d_reg[1]0__0/C[31]}, {VCC_2 d_reg[1]0__0/C[30]}, {VCC_2 d_reg[1]0__0/C[29]}, {VCC_2 d_reg[1]0__0/C[28]}, {VCC_2 d_reg[1]0__0/C[27]}, {VCC_2 d_reg[1]0__0/C[26]}, {VCC_2 d_reg[1]0__0/C[25]}, {VCC_2 d_reg[1]0__0/C[24]}, {VCC_2 d_reg[1]0__0/C[23]}, {VCC_2 d_reg[1]0__0/C[22]}, {VCC_2 d_reg[1]0__0/C[21]}, {VCC_2 d_reg[1]0__0/C[20]}, {VCC_2 d_reg[1]0__0/C[19]}, {VCC_2 d_reg[1]0__0/C[18]}, {VCC_2 d_reg[1]0__0/C[17]}, {VCC_2 d_reg[1]0__0/C[16]}, {VCC_2 d_reg[1]0__0/C[15]}, {VCC_2 d_reg[1]0__0/C[14]}, {VCC_2 d_reg[1]0__0/C[13]}, {VCC_2 d_reg[1]0__0/C[12]}, {VCC_2 d_reg[1]0__0/C[11]}, {VCC_2 d_reg[1]0__0/C[10]}, {VCC_2 d_reg[1]0__0/C[9]}, {VCC_2 d_reg[1]0__0/C[8]}, {VCC_2 d_reg[1]0__0/C[7]}, {VCC_2 d_reg[1]0__0/C[6]}, {VCC_2 d_reg[1]0__0/C[5]}, {VCC_2 d_reg[1]0__0/C[4]}, {VCC_2 d_reg[1]0__0/C[3]}, {VCC_2 d_reg[1]0__0/C[2]}, {VCC_2 d_reg[1]0__0/C[1]}, {VCC_2 d_reg[1]0__0/C[0]}, {GND_2 d_reg[1]0__0/D[24]}, {GND_2 d_reg[1]0__0/D[23]}, {GND_2 d_reg[1]0__0/D[22]}, {GND_2 d_reg[1]0__0/D[21]}, {GND_2 d_reg[1]0__0/D[20]}, {GND_2 d_reg[1]0__0/D[19]}, {GND_2 d_reg[1]0__0/D[18]}, {GND_2 d_reg[1]0__0/D[17]}, {GND_2 d_reg[1]0__0/D[16]}, {GND_2 d_reg[1]0__0/D[15]}, {GND_2 d_reg[1]0__0/D[14]}, {GND_2 d_reg[1]0__0/D[13]}, {GND_2 d_reg[1]0__0/D[12]}, {GND_2 d_reg[1]0__0/D[11]}, {GND_2 d_reg[1]0__0/D[10]}, {GND_2 d_reg[1]0__0/D[9]}, {GND_2 d_reg[1]0__0/D[8]}, {GND_2 d_reg[1]0__0/D[7]}, {GND_2 d_reg[1]0__0/D[6]}, {GND_2 d_reg[1]0__0/D[5]}, {GND_2 d_reg[1]0__0/D[4]}, {GND_2 d_reg[1]0__0/D[3]}, {GND_2 d_reg[1]0__0/D[2]}, {GND_2 d_reg[1]0__0/D[1]}, {GND_2 d_reg[1]0__0/D[0]}, {<const0> d_reg[1]0__0/INMODE[4]}, {<const0> d_reg[1]0__0/INMODE[3]}, {<const0> d_reg[1]0__0/INMODE[2]}, {<const0> d_reg[1]0__0/INMODE[1]}, {<const0> d_reg[1]0__0/INMODE[0]}, {<const0> d_reg[1]0__0/MULTSIGNIN}, {<const1> d_reg[1]0__0/OPMODE[6]}, {<const0> d_reg[1]0__0/OPMODE[5]}, {<const1> d_reg[1]0__0/OPMODE[4]}, {<const0> d_reg[1]0__0/OPMODE[3]}, {<const1> d_reg[1]0__0/OPMODE[2]}, {<const0> d_reg[1]0__0/OPMODE[1]}, {<const1> d_reg[1]0__0/OPMODE[0]}, {d_reg[1]0_n_106 d_reg[1]0__0/PCIN[47]}, {d_reg[1]0_n_107 d_reg[1]0__0/PCIN[46]}, {d_reg[1]0_n_108 d_reg[1]0__0/PCIN[45]}, {d_reg[1]0_n_109 d_reg[1]0__0/PCIN[44]}, {d_reg[1]0_n_110 d_reg[1]0__0/PCIN[43]}, {d_reg[1]0_n_111 d_reg[1]0__0/PCIN[42]}, {d_reg[1]0_n_112 d_reg[1]0__0/PCIN[41]}, {d_reg[1]0_n_113 d_reg[1]0__0/PCIN[40]}, {d_reg[1]0_n_114 d_reg[1]0__0/PCIN[39]}, {d_reg[1]0_n_115 d_reg[1]0__0/PCIN[38]}, {d_reg[1]0_n_116 d_reg[1]0__0/PCIN[37]}, {d_reg[1]0_n_117 d_reg[1]0__0/PCIN[36]}, {d_reg[1]0_n_118 d_reg[1]0__0/PCIN[35]}, {d_reg[1]0_n_119 d_reg[1]0__0/PCIN[34]}, {d_reg[1]0_n_120 d_reg[1]0__0/PCIN[33]}, {d_reg[1]0_n_121 d_reg[1]0__0/PCIN[32]}, {d_reg[1]0_n_122 d_reg[1]0__0/PCIN[31]}, {d_reg[1]0_n_123 d_reg[1]0__0/PCIN[30]}, {d_reg[1]0_n_124 d_reg[1]0__0/PCIN[29]}, {d_reg[1]0_n_125 d_reg[1]0__0/PCIN[28]}, {d_reg[1]0_n_126 d_reg[1]0__0/PCIN[27]}, {d_reg[1]0_n_127 d_reg[1]0__0/PCIN[26]}, {d_reg[1]0_n_128 d_reg[1]0__0/PCIN[25]}, {d_reg[1]0_n_129 d_reg[1]0__0/PCIN[24]}, {d_reg[1]0_n_130 d_reg[1]0__0/PCIN[23]}, {d_reg[1]0_n_131 d_reg[1]0__0/PCIN[22]}, {d_reg[1]0_n_132 d_reg[1]0__0/PCIN[21]}, {d_reg[1]0_n_133 d_reg[1]0__0/PCIN[20]}, {d_reg[1]0_n_134 d_reg[1]0__0/PCIN[19]}, {d_reg[1]0_n_135 d_reg[1]0__0/PCIN[18]}, {d_reg[1]0_n_136 d_reg[1]0__0/PCIN[17]}, {d_reg[1]0_n_137 d_reg[1]0__0/PCIN[16]}, {d_reg[1]0_n_138 d_reg[1]0__0/PCIN[15]}, {d_reg[1]0_n_139 d_reg[1]0__0/PCIN[14]}, {d_reg[1]0_n_140 d_reg[1]0__0/PCIN[13]}, {d_reg[1]0_n_141 d_reg[1]0__0/PCIN[12]}, {d_reg[1]0_n_142 d_reg[1]0__0/PCIN[11]}, {d_reg[1]0_n_143 d_reg[1]0__0/PCIN[10]}, {d_reg[1]0_n_144 d_reg[1]0__0/PCIN[9]}, {d_reg[1]0_n_145 d_reg[1]0__0/PCIN[8]}, {d_reg[1]0_n_146 d_reg[1]0__0/PCIN[7]}, {d_reg[1]0_n_147 d_reg[1]0__0/PCIN[6]}, {d_reg[1]0_n_148 d_reg[1]0__0/PCIN[5]}, {d_reg[1]0_n_149 d_reg[1]0__0/PCIN[4]}, {d_reg[1]0_n_150 d_reg[1]0__0/PCIN[3]}, {d_reg[1]0_n_151 d_reg[1]0__0/PCIN[2]}, {d_reg[1]0_n_152 d_reg[1]0__0/PCIN[1]}, {d_reg[1]0_n_153 d_reg[1]0__0/PCIN[0]}, {RSTA d_reg[1]0__0/RSTA}, {<const0> d_reg[1]0__0/RSTALLCARRYIN}, {<const0> d_reg[1]0__0/RSTALUMODE}, {RSTA d_reg[1]0__0/RSTB}, {<const0> d_reg[1]0__0/RSTC}, {<const0> d_reg[1]0__0/RSTCTRL}, {<const0> d_reg[1]0__0/RSTD}, {<const0> d_reg[1]0__0/RSTINMODE}, {<const0> d_reg[1]0__0/RSTM}, {<const0> d_reg[1]0__0/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X2Y69, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 16x16 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

d_reg[1]0__1 - 
nets: { d_reg[1]0__1/ACOUT[29]}, { d_reg[1]0__1/ACOUT[28]}, { d_reg[1]0__1/ACOUT[27]}, { d_reg[1]0__1/ACOUT[26]}, { d_reg[1]0__1/ACOUT[25]}, { d_reg[1]0__1/ACOUT[24]}, { d_reg[1]0__1/ACOUT[23]}, { d_reg[1]0__1/ACOUT[22]}, { d_reg[1]0__1/ACOUT[21]}, { d_reg[1]0__1/ACOUT[20]}, { d_reg[1]0__1/ACOUT[19]}, { d_reg[1]0__1/ACOUT[18]}, { d_reg[1]0__1/ACOUT[17]}, { d_reg[1]0__1/ACOUT[16]}, { d_reg[1]0__1/ACOUT[15]}, { d_reg[1]0__1/ACOUT[14]}, { d_reg[1]0__1/ACOUT[13]}, { d_reg[1]0__1/ACOUT[12]}, { d_reg[1]0__1/ACOUT[11]}, { d_reg[1]0__1/ACOUT[10]}, { d_reg[1]0__1/ACOUT[9]}, { d_reg[1]0__1/ACOUT[8]}, { d_reg[1]0__1/ACOUT[7]}, { d_reg[1]0__1/ACOUT[6]}, { d_reg[1]0__1/ACOUT[5]}, { d_reg[1]0__1/ACOUT[4]}, { d_reg[1]0__1/ACOUT[3]}, { d_reg[1]0__1/ACOUT[2]}, { d_reg[1]0__1/ACOUT[1]}, { d_reg[1]0__1/ACOUT[0]}, { d_reg[1]0__1/BCOUT[17]}, { d_reg[1]0__1/BCOUT[16]}, { d_reg[1]0__1/BCOUT[15]}, { d_reg[1]0__1/BCOUT[14]}, { d_reg[1]0__1/BCOUT[13]}, { d_reg[1]0__1/BCOUT[12]}, { d_reg[1]0__1/BCOUT[11]}, { d_reg[1]0__1/BCOUT[10]}, { d_reg[1]0__1/BCOUT[9]}, { d_reg[1]0__1/BCOUT[8]}, { d_reg[1]0__1/BCOUT[7]}, { d_reg[1]0__1/BCOUT[6]}, { d_reg[1]0__1/BCOUT[5]}, { d_reg[1]0__1/BCOUT[4]}, { d_reg[1]0__1/BCOUT[3]}, { d_reg[1]0__1/BCOUT[2]}, { d_reg[1]0__1/BCOUT[1]}, { d_reg[1]0__1/BCOUT[0]}, { d_reg[1]0__1/CARRYCASCOUT}, { d_reg[1]0__1/CARRYOUT[3]}, { d_reg[1]0__1/CARRYOUT[2]}, { d_reg[1]0__1/CARRYOUT[1]}, { d_reg[1]0__1/CARRYOUT[0]}, { d_reg[1]0__1/MULTSIGNOUT}, { d_reg[1]0__1/OVERFLOW}, { d_reg[1]0__1/PATTERNBDETECT}, { d_reg[1]0__1/PATTERNDETECT}, {d_reg[1]0__1_n_106 d_reg[1]0__1/PCOUT[47]}, {d_reg[1]0__1_n_107 d_reg[1]0__1/PCOUT[46]}, {d_reg[1]0__1_n_108 d_reg[1]0__1/PCOUT[45]}, {d_reg[1]0__1_n_109 d_reg[1]0__1/PCOUT[44]}, {d_reg[1]0__1_n_110 d_reg[1]0__1/PCOUT[43]}, {d_reg[1]0__1_n_111 d_reg[1]0__1/PCOUT[42]}, {d_reg[1]0__1_n_112 d_reg[1]0__1/PCOUT[41]}, {d_reg[1]0__1_n_113 d_reg[1]0__1/PCOUT[40]}, {d_reg[1]0__1_n_114 d_reg[1]0__1/PCOUT[39]}, {d_reg[1]0__1_n_115 d_reg[1]0__1/PCOUT[38]}, {d_reg[1]0__1_n_116 d_reg[1]0__1/PCOUT[37]}, {d_reg[1]0__1_n_117 d_reg[1]0__1/PCOUT[36]}, {d_reg[1]0__1_n_118 d_reg[1]0__1/PCOUT[35]}, {d_reg[1]0__1_n_119 d_reg[1]0__1/PCOUT[34]}, {d_reg[1]0__1_n_120 d_reg[1]0__1/PCOUT[33]}, {d_reg[1]0__1_n_121 d_reg[1]0__1/PCOUT[32]}, {d_reg[1]0__1_n_122 d_reg[1]0__1/PCOUT[31]}, {d_reg[1]0__1_n_123 d_reg[1]0__1/PCOUT[30]}, {d_reg[1]0__1_n_124 d_reg[1]0__1/PCOUT[29]}, {d_reg[1]0__1_n_125 d_reg[1]0__1/PCOUT[28]}, {d_reg[1]0__1_n_126 d_reg[1]0__1/PCOUT[27]}, {d_reg[1]0__1_n_127 d_reg[1]0__1/PCOUT[26]}, {d_reg[1]0__1_n_128 d_reg[1]0__1/PCOUT[25]}, {d_reg[1]0__1_n_129 d_reg[1]0__1/PCOUT[24]}, {d_reg[1]0__1_n_130 d_reg[1]0__1/PCOUT[23]}, {d_reg[1]0__1_n_131 d_reg[1]0__1/PCOUT[22]}, {d_reg[1]0__1_n_132 d_reg[1]0__1/PCOUT[21]}, {d_reg[1]0__1_n_133 d_reg[1]0__1/PCOUT[20]}, {d_reg[1]0__1_n_134 d_reg[1]0__1/PCOUT[19]}, {d_reg[1]0__1_n_135 d_reg[1]0__1/PCOUT[18]}, {d_reg[1]0__1_n_136 d_reg[1]0__1/PCOUT[17]}, {d_reg[1]0__1_n_137 d_reg[1]0__1/PCOUT[16]}, {d_reg[1]0__1_n_138 d_reg[1]0__1/PCOUT[15]}, {d_reg[1]0__1_n_139 d_reg[1]0__1/PCOUT[14]}, {d_reg[1]0__1_n_140 d_reg[1]0__1/PCOUT[13]}, {d_reg[1]0__1_n_141 d_reg[1]0__1/PCOUT[12]}, {d_reg[1]0__1_n_142 d_reg[1]0__1/PCOUT[11]}, {d_reg[1]0__1_n_143 d_reg[1]0__1/PCOUT[10]}, {d_reg[1]0__1_n_144 d_reg[1]0__1/PCOUT[9]}, {d_reg[1]0__1_n_145 d_reg[1]0__1/PCOUT[8]}, {d_reg[1]0__1_n_146 d_reg[1]0__1/PCOUT[7]}, {d_reg[1]0__1_n_147 d_reg[1]0__1/PCOUT[6]}, {d_reg[1]0__1_n_148 d_reg[1]0__1/PCOUT[5]}, {d_reg[1]0__1_n_149 d_reg[1]0__1/PCOUT[4]}, {d_reg[1]0__1_n_150 d_reg[1]0__1/PCOUT[3]}, {d_reg[1]0__1_n_151 d_reg[1]0__1/PCOUT[2]}, {d_reg[1]0__1_n_152 d_reg[1]0__1/PCOUT[1]}, {d_reg[1]0__1_n_153 d_reg[1]0__1/PCOUT[0]}, { d_reg[1]0__1/P[47]}, { d_reg[1]0__1/P[46]}, { d_reg[1]0__1/P[45]}, { d_reg[1]0__1/P[44]}, { d_reg[1]0__1/P[43]}, { d_reg[1]0__1/P[42]}, { d_reg[1]0__1/P[41]}, { d_reg[1]0__1/P[40]}, { d_reg[1]0__1/P[39]}, { d_reg[1]0__1/P[38]}, { d_reg[1]0__1/P[37]}, { d_reg[1]0__1/P[36]}, { d_reg[1]0__1/P[35]}, { d_reg[1]0__1/P[34]}, { d_reg[1]0__1/P[33]}, { d_reg[1]0__1/P[32]}, { d_reg[1]0__1/P[31]}, { d_reg[1]0__1/P[30]}, { d_reg[1]0__1/P[29]}, { d_reg[1]0__1/P[28]}, { d_reg[1]0__1/P[27]}, { d_reg[1]0__1/P[26]}, { d_reg[1]0__1/P[25]}, { d_reg[1]0__1/P[24]}, { d_reg[1]0__1/P[23]}, { d_reg[1]0__1/P[22]}, { d_reg[1]0__1/P[21]}, { d_reg[1]0__1/P[20]}, { d_reg[1]0__1/P[19]}, { d_reg[1]0__1/P[18]}, { d_reg[1]0__1/P[17]}, {p_1_in[16] d_reg[1]0__1/P[16]}, { d_reg[1]0__1/P[15]}, { d_reg[1]0__1/P[14]}, { d_reg[1]0__1/P[13]}, { d_reg[1]0__1/P[12]}, { d_reg[1]0__1/P[11]}, { d_reg[1]0__1/P[10]}, { d_reg[1]0__1/P[9]}, { d_reg[1]0__1/P[8]}, { d_reg[1]0__1/P[7]}, { d_reg[1]0__1/P[6]}, { d_reg[1]0__1/P[5]}, { d_reg[1]0__1/P[4]}, { d_reg[1]0__1/P[3]}, { d_reg[1]0__1/P[2]}, { d_reg[1]0__1/P[1]}, { d_reg[1]0__1/P[0]}, { d_reg[1]0__1/UNDERFLOW}, {<const0> d_reg[1]0__1/ACIN[29]}, {<const0> d_reg[1]0__1/ACIN[28]}, {<const0> d_reg[1]0__1/ACIN[27]}, {<const0> d_reg[1]0__1/ACIN[26]}, {<const0> d_reg[1]0__1/ACIN[25]}, {<const0> d_reg[1]0__1/ACIN[24]}, {<const0> d_reg[1]0__1/ACIN[23]}, {<const0> d_reg[1]0__1/ACIN[22]}, {<const0> d_reg[1]0__1/ACIN[21]}, {<const0> d_reg[1]0__1/ACIN[20]}, {<const0> d_reg[1]0__1/ACIN[19]}, {<const0> d_reg[1]0__1/ACIN[18]}, {<const0> d_reg[1]0__1/ACIN[17]}, {<const0> d_reg[1]0__1/ACIN[16]}, {<const0> d_reg[1]0__1/ACIN[15]}, {<const0> d_reg[1]0__1/ACIN[14]}, {<const0> d_reg[1]0__1/ACIN[13]}, {<const0> d_reg[1]0__1/ACIN[12]}, {<const0> d_reg[1]0__1/ACIN[11]}, {<const0> d_reg[1]0__1/ACIN[10]}, {<const0> d_reg[1]0__1/ACIN[9]}, {<const0> d_reg[1]0__1/ACIN[8]}, {<const0> d_reg[1]0__1/ACIN[7]}, {<const0> d_reg[1]0__1/ACIN[6]}, {<const0> d_reg[1]0__1/ACIN[5]}, {<const0> d_reg[1]0__1/ACIN[4]}, {<const0> d_reg[1]0__1/ACIN[3]}, {<const0> d_reg[1]0__1/ACIN[2]}, {<const0> d_reg[1]0__1/ACIN[1]}, {<const0> d_reg[1]0__1/ACIN[0]}, {<const0> d_reg[1]0__1/ALUMODE[3]}, {<const0> d_reg[1]0__1/ALUMODE[2]}, {<const0> d_reg[1]0__1/ALUMODE[1]}, {<const0> d_reg[1]0__1/ALUMODE[0]}, {<const0> d_reg[1]0__1/A[29]}, {<const0> d_reg[1]0__1/A[28]}, {<const0> d_reg[1]0__1/A[27]}, {<const0> d_reg[1]0__1/A[26]}, {<const0> d_reg[1]0__1/A[25]}, {<const0> d_reg[1]0__1/A[24]}, {<const0> d_reg[1]0__1/A[23]}, {<const0> d_reg[1]0__1/A[22]}, {<const0> d_reg[1]0__1/A[21]}, {<const0> d_reg[1]0__1/A[20]}, {<const0> d_reg[1]0__1/A[19]}, {<const0> d_reg[1]0__1/A[18]}, {<const0> d_reg[1]0__1/A[17]}, {ARG[16] d_reg[1]0__1/A[16]}, {ARG[15] d_reg[1]0__1/A[15]}, {ARG[14] d_reg[1]0__1/A[14]}, {ARG[13] d_reg[1]0__1/A[13]}, {ARG[12] d_reg[1]0__1/A[12]}, {ARG[11] d_reg[1]0__1/A[11]}, {ARG[10] d_reg[1]0__1/A[10]}, {ARG[9] d_reg[1]0__1/A[9]}, {ARG[8] d_reg[1]0__1/A[8]}, {ARG[7] d_reg[1]0__1/A[7]}, {ARG[6] d_reg[1]0__1/A[6]}, {ARG[5] d_reg[1]0__1/A[5]}, {ARG[4] d_reg[1]0__1/A[4]}, {ARG[3] d_reg[1]0__1/A[3]}, {ARG[2] d_reg[1]0__1/A[2]}, {ARG[1] d_reg[1]0__1/A[1]}, {ARG[0] d_reg[1]0__1/A[0]}, {<const0> d_reg[1]0__1/BCIN[17]}, {<const0> d_reg[1]0__1/BCIN[16]}, {<const0> d_reg[1]0__1/BCIN[15]}, {<const0> d_reg[1]0__1/BCIN[14]}, {<const0> d_reg[1]0__1/BCIN[13]}, {<const0> d_reg[1]0__1/BCIN[12]}, {<const0> d_reg[1]0__1/BCIN[11]}, {<const0> d_reg[1]0__1/BCIN[10]}, {<const0> d_reg[1]0__1/BCIN[9]}, {<const0> d_reg[1]0__1/BCIN[8]}, {<const0> d_reg[1]0__1/BCIN[7]}, {<const0> d_reg[1]0__1/BCIN[6]}, {<const0> d_reg[1]0__1/BCIN[5]}, {<const0> d_reg[1]0__1/BCIN[4]}, {<const0> d_reg[1]0__1/BCIN[3]}, {<const0> d_reg[1]0__1/BCIN[2]}, {<const0> d_reg[1]0__1/BCIN[1]}, {<const0> d_reg[1]0__1/BCIN[0]}, {<const0> d_reg[1]0__1/B[17]}, {d_reg[1]0_i_1_n_0 d_reg[1]0__1/B[16]}, {d_reg[1]0_i_2_n_0 d_reg[1]0__1/B[15]}, {d_reg[1]0_i_3_n_0 d_reg[1]0__1/B[14]}, {d_reg[1]0_i_4_n_0 d_reg[1]0__1/B[13]}, {d_reg[1]0_i_5_n_0 d_reg[1]0__1/B[12]}, {d_reg[1]0_i_6_n_0 d_reg[1]0__1/B[11]}, {d_reg[1]0_i_7_n_0 d_reg[1]0__1/B[10]}, {d_reg[1]0_i_8_n_0 d_reg[1]0__1/B[9]}, {d_reg[1]0_i_9_n_0 d_reg[1]0__1/B[8]}, {d_reg[1]0_i_10_n_0 d_reg[1]0__1/B[7]}, {d_reg[1]0_i_11_n_0 d_reg[1]0__1/B[6]}, {d_reg[1]0_i_12_n_0 d_reg[1]0__1/B[5]}, {d_reg[1]0_i_13_n_0 d_reg[1]0__1/B[4]}, {d_reg[1]0_i_14_n_0 d_reg[1]0__1/B[3]}, {d_reg[1]0_i_15_n_0 d_reg[1]0__1/B[2]}, {d_reg[1]0_i_16_n_0 d_reg[1]0__1/B[1]}, {d_reg[1]0_i_17_n_0 d_reg[1]0__1/B[0]}, {<const0> d_reg[1]0__1/CARRYCASCIN}, {<const0> d_reg[1]0__1/CARRYIN}, {<const0> d_reg[1]0__1/CARRYINSEL[2]}, {<const0> d_reg[1]0__1/CARRYINSEL[1]}, {<const0> d_reg[1]0__1/CARRYINSEL[0]}, {<const0> d_reg[1]0__1/CEA1}, {<const1> d_reg[1]0__1/CEA2}, {<const0> d_reg[1]0__1/CEAD}, {<const0> d_reg[1]0__1/CEALUMODE}, {<const0> d_reg[1]0__1/CEB1}, {<const1> d_reg[1]0__1/CEB2}, {<const0> d_reg[1]0__1/CEC}, {<const0> d_reg[1]0__1/CECARRYIN}, {<const0> d_reg[1]0__1/CECTRL}, {<const0> d_reg[1]0__1/CED}, {<const0> d_reg[1]0__1/CEINMODE}, {<const0> d_reg[1]0__1/CEM}, {<const0> d_reg[1]0__1/CEP}, {clk d_reg[1]0__1/CLK}, {VCC_2 d_reg[1]0__1/C[47]}, {VCC_2 d_reg[1]0__1/C[46]}, {VCC_2 d_reg[1]0__1/C[45]}, {VCC_2 d_reg[1]0__1/C[44]}, {VCC_2 d_reg[1]0__1/C[43]}, {VCC_2 d_reg[1]0__1/C[42]}, {VCC_2 d_reg[1]0__1/C[41]}, {VCC_2 d_reg[1]0__1/C[40]}, {VCC_2 d_reg[1]0__1/C[39]}, {VCC_2 d_reg[1]0__1/C[38]}, {VCC_2 d_reg[1]0__1/C[37]}, {VCC_2 d_reg[1]0__1/C[36]}, {VCC_2 d_reg[1]0__1/C[35]}, {VCC_2 d_reg[1]0__1/C[34]}, {VCC_2 d_reg[1]0__1/C[33]}, {VCC_2 d_reg[1]0__1/C[32]}, {VCC_2 d_reg[1]0__1/C[31]}, {VCC_2 d_reg[1]0__1/C[30]}, {VCC_2 d_reg[1]0__1/C[29]}, {VCC_2 d_reg[1]0__1/C[28]}, {VCC_2 d_reg[1]0__1/C[27]}, {VCC_2 d_reg[1]0__1/C[26]}, {VCC_2 d_reg[1]0__1/C[25]}, {VCC_2 d_reg[1]0__1/C[24]}, {VCC_2 d_reg[1]0__1/C[23]}, {VCC_2 d_reg[1]0__1/C[22]}, {VCC_2 d_reg[1]0__1/C[21]}, {VCC_2 d_reg[1]0__1/C[20]}, {VCC_2 d_reg[1]0__1/C[19]}, {VCC_2 d_reg[1]0__1/C[18]}, {VCC_2 d_reg[1]0__1/C[17]}, {VCC_2 d_reg[1]0__1/C[16]}, {VCC_2 d_reg[1]0__1/C[15]}, {VCC_2 d_reg[1]0__1/C[14]}, {VCC_2 d_reg[1]0__1/C[13]}, {VCC_2 d_reg[1]0__1/C[12]}, {VCC_2 d_reg[1]0__1/C[11]}, {VCC_2 d_reg[1]0__1/C[10]}, {VCC_2 d_reg[1]0__1/C[9]}, {VCC_2 d_reg[1]0__1/C[8]}, {VCC_2 d_reg[1]0__1/C[7]}, {VCC_2 d_reg[1]0__1/C[6]}, {VCC_2 d_reg[1]0__1/C[5]}, {VCC_2 d_reg[1]0__1/C[4]}, {VCC_2 d_reg[1]0__1/C[3]}, {VCC_2 d_reg[1]0__1/C[2]}, {VCC_2 d_reg[1]0__1/C[1]}, {VCC_2 d_reg[1]0__1/C[0]}, {GND_2 d_reg[1]0__1/D[24]}, {GND_2 d_reg[1]0__1/D[23]}, {GND_2 d_reg[1]0__1/D[22]}, {GND_2 d_reg[1]0__1/D[21]}, {GND_2 d_reg[1]0__1/D[20]}, {GND_2 d_reg[1]0__1/D[19]}, {GND_2 d_reg[1]0__1/D[18]}, {GND_2 d_reg[1]0__1/D[17]}, {GND_2 d_reg[1]0__1/D[16]}, {GND_2 d_reg[1]0__1/D[15]}, {GND_2 d_reg[1]0__1/D[14]}, {GND_2 d_reg[1]0__1/D[13]}, {GND_2 d_reg[1]0__1/D[12]}, {GND_2 d_reg[1]0__1/D[11]}, {GND_2 d_reg[1]0__1/D[10]}, {GND_2 d_reg[1]0__1/D[9]}, {GND_2 d_reg[1]0__1/D[8]}, {GND_2 d_reg[1]0__1/D[7]}, {GND_2 d_reg[1]0__1/D[6]}, {GND_2 d_reg[1]0__1/D[5]}, {GND_2 d_reg[1]0__1/D[4]}, {GND_2 d_reg[1]0__1/D[3]}, {GND_2 d_reg[1]0__1/D[2]}, {GND_2 d_reg[1]0__1/D[1]}, {GND_2 d_reg[1]0__1/D[0]}, {<const0> d_reg[1]0__1/INMODE[4]}, {<const0> d_reg[1]0__1/INMODE[3]}, {<const0> d_reg[1]0__1/INMODE[2]}, {<const0> d_reg[1]0__1/INMODE[1]}, {<const0> d_reg[1]0__1/INMODE[0]}, {<const0> d_reg[1]0__1/MULTSIGNIN}, {<const0> d_reg[1]0__1/OPMODE[6]}, {<const0> d_reg[1]0__1/OPMODE[5]}, {<const0> d_reg[1]0__1/OPMODE[4]}, {<const0> d_reg[1]0__1/OPMODE[3]}, {<const1> d_reg[1]0__1/OPMODE[2]}, {<const0> d_reg[1]0__1/OPMODE[1]}, {<const1> d_reg[1]0__1/OPMODE[0]}, {<const0> d_reg[1]0__1/PCIN[47]}, {<const0> d_reg[1]0__1/PCIN[46]}, {<const0> d_reg[1]0__1/PCIN[45]}, {<const0> d_reg[1]0__1/PCIN[44]}, {<const0> d_reg[1]0__1/PCIN[43]}, {<const0> d_reg[1]0__1/PCIN[42]}, {<const0> d_reg[1]0__1/PCIN[41]}, {<const0> d_reg[1]0__1/PCIN[40]}, {<const0> d_reg[1]0__1/PCIN[39]}, {<const0> d_reg[1]0__1/PCIN[38]}, {<const0> d_reg[1]0__1/PCIN[37]}, {<const0> d_reg[1]0__1/PCIN[36]}, {<const0> d_reg[1]0__1/PCIN[35]}, {<const0> d_reg[1]0__1/PCIN[34]}, {<const0> d_reg[1]0__1/PCIN[33]}, {<const0> d_reg[1]0__1/PCIN[32]}, {<const0> d_reg[1]0__1/PCIN[31]}, {<const0> d_reg[1]0__1/PCIN[30]}, {<const0> d_reg[1]0__1/PCIN[29]}, {<const0> d_reg[1]0__1/PCIN[28]}, {<const0> d_reg[1]0__1/PCIN[27]}, {<const0> d_reg[1]0__1/PCIN[26]}, {<const0> d_reg[1]0__1/PCIN[25]}, {<const0> d_reg[1]0__1/PCIN[24]}, {<const0> d_reg[1]0__1/PCIN[23]}, {<const0> d_reg[1]0__1/PCIN[22]}, {<const0> d_reg[1]0__1/PCIN[21]}, {<const0> d_reg[1]0__1/PCIN[20]}, {<const0> d_reg[1]0__1/PCIN[19]}, {<const0> d_reg[1]0__1/PCIN[18]}, {<const0> d_reg[1]0__1/PCIN[17]}, {<const0> d_reg[1]0__1/PCIN[16]}, {<const0> d_reg[1]0__1/PCIN[15]}, {<const0> d_reg[1]0__1/PCIN[14]}, {<const0> d_reg[1]0__1/PCIN[13]}, {<const0> d_reg[1]0__1/PCIN[12]}, {<const0> d_reg[1]0__1/PCIN[11]}, {<const0> d_reg[1]0__1/PCIN[10]}, {<const0> d_reg[1]0__1/PCIN[9]}, {<const0> d_reg[1]0__1/PCIN[8]}, {<const0> d_reg[1]0__1/PCIN[7]}, {<const0> d_reg[1]0__1/PCIN[6]}, {<const0> d_reg[1]0__1/PCIN[5]}, {<const0> d_reg[1]0__1/PCIN[4]}, {<const0> d_reg[1]0__1/PCIN[3]}, {<const0> d_reg[1]0__1/PCIN[2]}, {<const0> d_reg[1]0__1/PCIN[1]}, {<const0> d_reg[1]0__1/PCIN[0]}, {RSTA d_reg[1]0__1/RSTA}, {<const0> d_reg[1]0__1/RSTALLCARRYIN}, {<const0> d_reg[1]0__1/RSTALUMODE}, {RSTA d_reg[1]0__1/RSTB}, {<const0> d_reg[1]0__1/RSTC}, {<const0> d_reg[1]0__1/RSTCTRL}, {<const0> d_reg[1]0__1/RSTD}, {<const0> d_reg[1]0__1/RSTINMODE}, {<const0> d_reg[1]0__1/RSTM}, {<const0> d_reg[1]0__1/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X2Y66, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 18x18 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

d_reg[1]0__2 - 
nets: { d_reg[1]0__2/ACOUT[29]}, { d_reg[1]0__2/ACOUT[28]}, { d_reg[1]0__2/ACOUT[27]}, { d_reg[1]0__2/ACOUT[26]}, { d_reg[1]0__2/ACOUT[25]}, { d_reg[1]0__2/ACOUT[24]}, { d_reg[1]0__2/ACOUT[23]}, { d_reg[1]0__2/ACOUT[22]}, { d_reg[1]0__2/ACOUT[21]}, { d_reg[1]0__2/ACOUT[20]}, { d_reg[1]0__2/ACOUT[19]}, { d_reg[1]0__2/ACOUT[18]}, { d_reg[1]0__2/ACOUT[17]}, { d_reg[1]0__2/ACOUT[16]}, { d_reg[1]0__2/ACOUT[15]}, { d_reg[1]0__2/ACOUT[14]}, { d_reg[1]0__2/ACOUT[13]}, { d_reg[1]0__2/ACOUT[12]}, { d_reg[1]0__2/ACOUT[11]}, { d_reg[1]0__2/ACOUT[10]}, { d_reg[1]0__2/ACOUT[9]}, { d_reg[1]0__2/ACOUT[8]}, { d_reg[1]0__2/ACOUT[7]}, { d_reg[1]0__2/ACOUT[6]}, { d_reg[1]0__2/ACOUT[5]}, { d_reg[1]0__2/ACOUT[4]}, { d_reg[1]0__2/ACOUT[3]}, { d_reg[1]0__2/ACOUT[2]}, { d_reg[1]0__2/ACOUT[1]}, { d_reg[1]0__2/ACOUT[0]}, { d_reg[1]0__2/BCOUT[17]}, { d_reg[1]0__2/BCOUT[16]}, { d_reg[1]0__2/BCOUT[15]}, { d_reg[1]0__2/BCOUT[14]}, { d_reg[1]0__2/BCOUT[13]}, { d_reg[1]0__2/BCOUT[12]}, { d_reg[1]0__2/BCOUT[11]}, { d_reg[1]0__2/BCOUT[10]}, { d_reg[1]0__2/BCOUT[9]}, { d_reg[1]0__2/BCOUT[8]}, { d_reg[1]0__2/BCOUT[7]}, { d_reg[1]0__2/BCOUT[6]}, { d_reg[1]0__2/BCOUT[5]}, { d_reg[1]0__2/BCOUT[4]}, { d_reg[1]0__2/BCOUT[3]}, { d_reg[1]0__2/BCOUT[2]}, { d_reg[1]0__2/BCOUT[1]}, { d_reg[1]0__2/BCOUT[0]}, { d_reg[1]0__2/CARRYCASCOUT}, { d_reg[1]0__2/CARRYOUT[3]}, { d_reg[1]0__2/CARRYOUT[2]}, { d_reg[1]0__2/CARRYOUT[1]}, { d_reg[1]0__2/CARRYOUT[0]}, { d_reg[1]0__2/MULTSIGNOUT}, { d_reg[1]0__2/OVERFLOW}, { d_reg[1]0__2/PATTERNBDETECT}, { d_reg[1]0__2/PATTERNDETECT}, { d_reg[1]0__2/PCOUT[47]}, { d_reg[1]0__2/PCOUT[46]}, { d_reg[1]0__2/PCOUT[45]}, { d_reg[1]0__2/PCOUT[44]}, { d_reg[1]0__2/PCOUT[43]}, { d_reg[1]0__2/PCOUT[42]}, { d_reg[1]0__2/PCOUT[41]}, { d_reg[1]0__2/PCOUT[40]}, { d_reg[1]0__2/PCOUT[39]}, { d_reg[1]0__2/PCOUT[38]}, { d_reg[1]0__2/PCOUT[37]}, { d_reg[1]0__2/PCOUT[36]}, { d_reg[1]0__2/PCOUT[35]}, { d_reg[1]0__2/PCOUT[34]}, { d_reg[1]0__2/PCOUT[33]}, { d_reg[1]0__2/PCOUT[32]}, { d_reg[1]0__2/PCOUT[31]}, { d_reg[1]0__2/PCOUT[30]}, { d_reg[1]0__2/PCOUT[29]}, { d_reg[1]0__2/PCOUT[28]}, { d_reg[1]0__2/PCOUT[27]}, { d_reg[1]0__2/PCOUT[26]}, { d_reg[1]0__2/PCOUT[25]}, { d_reg[1]0__2/PCOUT[24]}, { d_reg[1]0__2/PCOUT[23]}, { d_reg[1]0__2/PCOUT[22]}, { d_reg[1]0__2/PCOUT[21]}, { d_reg[1]0__2/PCOUT[20]}, { d_reg[1]0__2/PCOUT[19]}, { d_reg[1]0__2/PCOUT[18]}, { d_reg[1]0__2/PCOUT[17]}, { d_reg[1]0__2/PCOUT[16]}, { d_reg[1]0__2/PCOUT[15]}, { d_reg[1]0__2/PCOUT[14]}, { d_reg[1]0__2/PCOUT[13]}, { d_reg[1]0__2/PCOUT[12]}, { d_reg[1]0__2/PCOUT[11]}, { d_reg[1]0__2/PCOUT[10]}, { d_reg[1]0__2/PCOUT[9]}, { d_reg[1]0__2/PCOUT[8]}, { d_reg[1]0__2/PCOUT[7]}, { d_reg[1]0__2/PCOUT[6]}, { d_reg[1]0__2/PCOUT[5]}, { d_reg[1]0__2/PCOUT[4]}, { d_reg[1]0__2/PCOUT[3]}, { d_reg[1]0__2/PCOUT[2]}, { d_reg[1]0__2/PCOUT[1]}, { d_reg[1]0__2/PCOUT[0]}, { d_reg[1]0__2/P[47]}, { d_reg[1]0__2/P[46]}, {p_1_in[62] d_reg[1]0__2/P[45]}, {p_1_in[61] d_reg[1]0__2/P[44]}, {p_1_in[60] d_reg[1]0__2/P[43]}, {p_1_in[59] d_reg[1]0__2/P[42]}, {p_1_in[58] d_reg[1]0__2/P[41]}, {p_1_in[57] d_reg[1]0__2/P[40]}, {p_1_in[56] d_reg[1]0__2/P[39]}, {p_1_in[55] d_reg[1]0__2/P[38]}, {p_1_in[54] d_reg[1]0__2/P[37]}, {p_1_in[53] d_reg[1]0__2/P[36]}, {p_1_in[52] d_reg[1]0__2/P[35]}, {p_1_in[51] d_reg[1]0__2/P[34]}, {p_1_in[50] d_reg[1]0__2/P[33]}, {p_1_in[49] d_reg[1]0__2/P[32]}, {p_1_in[48] d_reg[1]0__2/P[31]}, {p_1_in[47] d_reg[1]0__2/P[30]}, {p_1_in[46] d_reg[1]0__2/P[29]}, {p_1_in[45] d_reg[1]0__2/P[28]}, {p_1_in[44] d_reg[1]0__2/P[27]}, {p_1_in[43] d_reg[1]0__2/P[26]}, {p_1_in[42] d_reg[1]0__2/P[25]}, {p_1_in[41] d_reg[1]0__2/P[24]}, {p_1_in[40] d_reg[1]0__2/P[23]}, {p_1_in[39] d_reg[1]0__2/P[22]}, {p_1_in[38] d_reg[1]0__2/P[21]}, {p_1_in[37] d_reg[1]0__2/P[20]}, {p_1_in[36] d_reg[1]0__2/P[19]}, {p_1_in[35] d_reg[1]0__2/P[18]}, {p_1_in[34] d_reg[1]0__2/P[17]}, {p_1_in[33] d_reg[1]0__2/P[16]}, {p_1_in[32] d_reg[1]0__2/P[15]}, {p_1_in[31] d_reg[1]0__2/P[14]}, {p_1_in[30] d_reg[1]0__2/P[13]}, {p_1_in[29] d_reg[1]0__2/P[12]}, {p_1_in[28] d_reg[1]0__2/P[11]}, {p_1_in[27] d_reg[1]0__2/P[10]}, {p_1_in[26] d_reg[1]0__2/P[9]}, {p_1_in[25] d_reg[1]0__2/P[8]}, {p_1_in[24] d_reg[1]0__2/P[7]}, {p_1_in[23] d_reg[1]0__2/P[6]}, {p_1_in[22] d_reg[1]0__2/P[5]}, {p_1_in[21] d_reg[1]0__2/P[4]}, {p_1_in[20] d_reg[1]0__2/P[3]}, {p_1_in[19] d_reg[1]0__2/P[2]}, {p_1_in[18] d_reg[1]0__2/P[1]}, {p_1_in[17] d_reg[1]0__2/P[0]}, { d_reg[1]0__2/UNDERFLOW}, {<const0> d_reg[1]0__2/ACIN[29]}, {<const0> d_reg[1]0__2/ACIN[28]}, {<const0> d_reg[1]0__2/ACIN[27]}, {<const0> d_reg[1]0__2/ACIN[26]}, {<const0> d_reg[1]0__2/ACIN[25]}, {<const0> d_reg[1]0__2/ACIN[24]}, {<const0> d_reg[1]0__2/ACIN[23]}, {<const0> d_reg[1]0__2/ACIN[22]}, {<const0> d_reg[1]0__2/ACIN[21]}, {<const0> d_reg[1]0__2/ACIN[20]}, {<const0> d_reg[1]0__2/ACIN[19]}, {<const0> d_reg[1]0__2/ACIN[18]}, {<const0> d_reg[1]0__2/ACIN[17]}, {<const0> d_reg[1]0__2/ACIN[16]}, {<const0> d_reg[1]0__2/ACIN[15]}, {<const0> d_reg[1]0__2/ACIN[14]}, {<const0> d_reg[1]0__2/ACIN[13]}, {<const0> d_reg[1]0__2/ACIN[12]}, {<const0> d_reg[1]0__2/ACIN[11]}, {<const0> d_reg[1]0__2/ACIN[10]}, {<const0> d_reg[1]0__2/ACIN[9]}, {<const0> d_reg[1]0__2/ACIN[8]}, {<const0> d_reg[1]0__2/ACIN[7]}, {<const0> d_reg[1]0__2/ACIN[6]}, {<const0> d_reg[1]0__2/ACIN[5]}, {<const0> d_reg[1]0__2/ACIN[4]}, {<const0> d_reg[1]0__2/ACIN[3]}, {<const0> d_reg[1]0__2/ACIN[2]}, {<const0> d_reg[1]0__2/ACIN[1]}, {<const0> d_reg[1]0__2/ACIN[0]}, {<const0> d_reg[1]0__2/ALUMODE[3]}, {<const0> d_reg[1]0__2/ALUMODE[2]}, {<const0> d_reg[1]0__2/ALUMODE[1]}, {<const0> d_reg[1]0__2/ALUMODE[0]}, {<const0> d_reg[1]0__2/A[29]}, {<const0> d_reg[1]0__2/A[28]}, {<const0> d_reg[1]0__2/A[27]}, {<const0> d_reg[1]0__2/A[26]}, {<const0> d_reg[1]0__2/A[25]}, {<const0> d_reg[1]0__2/A[24]}, {<const0> d_reg[1]0__2/A[23]}, {<const0> d_reg[1]0__2/A[22]}, {<const0> d_reg[1]0__2/A[21]}, {<const0> d_reg[1]0__2/A[20]}, {<const0> d_reg[1]0__2/A[19]}, {<const0> d_reg[1]0__2/A[18]}, {<const0> d_reg[1]0__2/A[17]}, {ARG[16] d_reg[1]0__2/A[16]}, {ARG[15] d_reg[1]0__2/A[15]}, {ARG[14] d_reg[1]0__2/A[14]}, {ARG[13] d_reg[1]0__2/A[13]}, {ARG[12] d_reg[1]0__2/A[12]}, {ARG[11] d_reg[1]0__2/A[11]}, {ARG[10] d_reg[1]0__2/A[10]}, {ARG[9] d_reg[1]0__2/A[9]}, {ARG[8] d_reg[1]0__2/A[8]}, {ARG[7] d_reg[1]0__2/A[7]}, {ARG[6] d_reg[1]0__2/A[6]}, {ARG[5] d_reg[1]0__2/A[5]}, {ARG[4] d_reg[1]0__2/A[4]}, {ARG[3] d_reg[1]0__2/A[3]}, {ARG[2] d_reg[1]0__2/A[2]}, {ARG[1] d_reg[1]0__2/A[1]}, {ARG[0] d_reg[1]0__2/A[0]}, {<const0> d_reg[1]0__2/BCIN[17]}, {<const0> d_reg[1]0__2/BCIN[16]}, {<const0> d_reg[1]0__2/BCIN[15]}, {<const0> d_reg[1]0__2/BCIN[14]}, {<const0> d_reg[1]0__2/BCIN[13]}, {<const0> d_reg[1]0__2/BCIN[12]}, {<const0> d_reg[1]0__2/BCIN[11]}, {<const0> d_reg[1]0__2/BCIN[10]}, {<const0> d_reg[1]0__2/BCIN[9]}, {<const0> d_reg[1]0__2/BCIN[8]}, {<const0> d_reg[1]0__2/BCIN[7]}, {<const0> d_reg[1]0__2/BCIN[6]}, {<const0> d_reg[1]0__2/BCIN[5]}, {<const0> d_reg[1]0__2/BCIN[4]}, {<const0> d_reg[1]0__2/BCIN[3]}, {<const0> d_reg[1]0__2/BCIN[2]}, {<const0> d_reg[1]0__2/BCIN[1]}, {<const0> d_reg[1]0__2/BCIN[0]}, {<const0> d_reg[1]0__2/B[17]}, {<const0> d_reg[1]0__2/B[16]}, {<const0> d_reg[1]0__2/B[15]}, {<const1> d_reg[1]0__2/B[14]}, {d_reg[1]0_i_1__0_n_0 d_reg[1]0__2/B[13]}, {d_reg[1]0_i_2__0_n_0 d_reg[1]0__2/B[12]}, {d_reg[1]0_i_3__0_n_0 d_reg[1]0__2/B[11]}, {d_reg[1]0_i_4__0_n_0 d_reg[1]0__2/B[10]}, {d_reg[1]0_i_5__0_n_0 d_reg[1]0__2/B[9]}, {d_reg[1]0_i_6__0_n_0 d_reg[1]0__2/B[8]}, {d_reg[1]0_i_7__0_n_0 d_reg[1]0__2/B[7]}, {d_reg[1]0_i_8__0_n_0 d_reg[1]0__2/B[6]}, {d_reg[1]0_i_9__0_n_0 d_reg[1]0__2/B[5]}, {d_reg[1]0_i_10__0_n_0 d_reg[1]0__2/B[4]}, {d_reg[1]0_i_11__0_n_0 d_reg[1]0__2/B[3]}, {d_reg[1]0_i_12__0_n_0 d_reg[1]0__2/B[2]}, {d_reg[1]0_i_13__0_n_0 d_reg[1]0__2/B[1]}, {d_reg[1]0_i_14__0_n_0 d_reg[1]0__2/B[0]}, {<const0> d_reg[1]0__2/CARRYCASCIN}, {<const0> d_reg[1]0__2/CARRYIN}, {<const0> d_reg[1]0__2/CARRYINSEL[2]}, {<const0> d_reg[1]0__2/CARRYINSEL[1]}, {<const0> d_reg[1]0__2/CARRYINSEL[0]}, {<const0> d_reg[1]0__2/CEA1}, {<const1> d_reg[1]0__2/CEA2}, {<const0> d_reg[1]0__2/CEAD}, {<const0> d_reg[1]0__2/CEALUMODE}, {<const0> d_reg[1]0__2/CEB1}, {<const1> d_reg[1]0__2/CEB2}, {<const0> d_reg[1]0__2/CEC}, {<const0> d_reg[1]0__2/CECARRYIN}, {<const0> d_reg[1]0__2/CECTRL}, {<const0> d_reg[1]0__2/CED}, {<const0> d_reg[1]0__2/CEINMODE}, {<const0> d_reg[1]0__2/CEM}, {<const0> d_reg[1]0__2/CEP}, {clk d_reg[1]0__2/CLK}, {VCC_2 d_reg[1]0__2/C[47]}, {VCC_2 d_reg[1]0__2/C[46]}, {VCC_2 d_reg[1]0__2/C[45]}, {VCC_2 d_reg[1]0__2/C[44]}, {VCC_2 d_reg[1]0__2/C[43]}, {VCC_2 d_reg[1]0__2/C[42]}, {VCC_2 d_reg[1]0__2/C[41]}, {VCC_2 d_reg[1]0__2/C[40]}, {VCC_2 d_reg[1]0__2/C[39]}, {VCC_2 d_reg[1]0__2/C[38]}, {VCC_2 d_reg[1]0__2/C[37]}, {VCC_2 d_reg[1]0__2/C[36]}, {VCC_2 d_reg[1]0__2/C[35]}, {VCC_2 d_reg[1]0__2/C[34]}, {VCC_2 d_reg[1]0__2/C[33]}, {VCC_2 d_reg[1]0__2/C[32]}, {VCC_2 d_reg[1]0__2/C[31]}, {VCC_2 d_reg[1]0__2/C[30]}, {VCC_2 d_reg[1]0__2/C[29]}, {VCC_2 d_reg[1]0__2/C[28]}, {VCC_2 d_reg[1]0__2/C[27]}, {VCC_2 d_reg[1]0__2/C[26]}, {VCC_2 d_reg[1]0__2/C[25]}, {VCC_2 d_reg[1]0__2/C[24]}, {VCC_2 d_reg[1]0__2/C[23]}, {VCC_2 d_reg[1]0__2/C[22]}, {VCC_2 d_reg[1]0__2/C[21]}, {VCC_2 d_reg[1]0__2/C[20]}, {VCC_2 d_reg[1]0__2/C[19]}, {VCC_2 d_reg[1]0__2/C[18]}, {VCC_2 d_reg[1]0__2/C[17]}, {VCC_2 d_reg[1]0__2/C[16]}, {VCC_2 d_reg[1]0__2/C[15]}, {VCC_2 d_reg[1]0__2/C[14]}, {VCC_2 d_reg[1]0__2/C[13]}, {VCC_2 d_reg[1]0__2/C[12]}, {VCC_2 d_reg[1]0__2/C[11]}, {VCC_2 d_reg[1]0__2/C[10]}, {VCC_2 d_reg[1]0__2/C[9]}, {VCC_2 d_reg[1]0__2/C[8]}, {VCC_2 d_reg[1]0__2/C[7]}, {VCC_2 d_reg[1]0__2/C[6]}, {VCC_2 d_reg[1]0__2/C[5]}, {VCC_2 d_reg[1]0__2/C[4]}, {VCC_2 d_reg[1]0__2/C[3]}, {VCC_2 d_reg[1]0__2/C[2]}, {VCC_2 d_reg[1]0__2/C[1]}, {VCC_2 d_reg[1]0__2/C[0]}, {GND_2 d_reg[1]0__2/D[24]}, {GND_2 d_reg[1]0__2/D[23]}, {GND_2 d_reg[1]0__2/D[22]}, {GND_2 d_reg[1]0__2/D[21]}, {GND_2 d_reg[1]0__2/D[20]}, {GND_2 d_reg[1]0__2/D[19]}, {GND_2 d_reg[1]0__2/D[18]}, {GND_2 d_reg[1]0__2/D[17]}, {GND_2 d_reg[1]0__2/D[16]}, {GND_2 d_reg[1]0__2/D[15]}, {GND_2 d_reg[1]0__2/D[14]}, {GND_2 d_reg[1]0__2/D[13]}, {GND_2 d_reg[1]0__2/D[12]}, {GND_2 d_reg[1]0__2/D[11]}, {GND_2 d_reg[1]0__2/D[10]}, {GND_2 d_reg[1]0__2/D[9]}, {GND_2 d_reg[1]0__2/D[8]}, {GND_2 d_reg[1]0__2/D[7]}, {GND_2 d_reg[1]0__2/D[6]}, {GND_2 d_reg[1]0__2/D[5]}, {GND_2 d_reg[1]0__2/D[4]}, {GND_2 d_reg[1]0__2/D[3]}, {GND_2 d_reg[1]0__2/D[2]}, {GND_2 d_reg[1]0__2/D[1]}, {GND_2 d_reg[1]0__2/D[0]}, {<const0> d_reg[1]0__2/INMODE[4]}, {<const0> d_reg[1]0__2/INMODE[3]}, {<const0> d_reg[1]0__2/INMODE[2]}, {<const0> d_reg[1]0__2/INMODE[1]}, {<const0> d_reg[1]0__2/INMODE[0]}, {<const0> d_reg[1]0__2/MULTSIGNIN}, {<const1> d_reg[1]0__2/OPMODE[6]}, {<const0> d_reg[1]0__2/OPMODE[5]}, {<const1> d_reg[1]0__2/OPMODE[4]}, {<const0> d_reg[1]0__2/OPMODE[3]}, {<const1> d_reg[1]0__2/OPMODE[2]}, {<const0> d_reg[1]0__2/OPMODE[1]}, {<const1> d_reg[1]0__2/OPMODE[0]}, {d_reg[1]0__1_n_106 d_reg[1]0__2/PCIN[47]}, {d_reg[1]0__1_n_107 d_reg[1]0__2/PCIN[46]}, {d_reg[1]0__1_n_108 d_reg[1]0__2/PCIN[45]}, {d_reg[1]0__1_n_109 d_reg[1]0__2/PCIN[44]}, {d_reg[1]0__1_n_110 d_reg[1]0__2/PCIN[43]}, {d_reg[1]0__1_n_111 d_reg[1]0__2/PCIN[42]}, {d_reg[1]0__1_n_112 d_reg[1]0__2/PCIN[41]}, {d_reg[1]0__1_n_113 d_reg[1]0__2/PCIN[40]}, {d_reg[1]0__1_n_114 d_reg[1]0__2/PCIN[39]}, {d_reg[1]0__1_n_115 d_reg[1]0__2/PCIN[38]}, {d_reg[1]0__1_n_116 d_reg[1]0__2/PCIN[37]}, {d_reg[1]0__1_n_117 d_reg[1]0__2/PCIN[36]}, {d_reg[1]0__1_n_118 d_reg[1]0__2/PCIN[35]}, {d_reg[1]0__1_n_119 d_reg[1]0__2/PCIN[34]}, {d_reg[1]0__1_n_120 d_reg[1]0__2/PCIN[33]}, {d_reg[1]0__1_n_121 d_reg[1]0__2/PCIN[32]}, {d_reg[1]0__1_n_122 d_reg[1]0__2/PCIN[31]}, {d_reg[1]0__1_n_123 d_reg[1]0__2/PCIN[30]}, {d_reg[1]0__1_n_124 d_reg[1]0__2/PCIN[29]}, {d_reg[1]0__1_n_125 d_reg[1]0__2/PCIN[28]}, {d_reg[1]0__1_n_126 d_reg[1]0__2/PCIN[27]}, {d_reg[1]0__1_n_127 d_reg[1]0__2/PCIN[26]}, {d_reg[1]0__1_n_128 d_reg[1]0__2/PCIN[25]}, {d_reg[1]0__1_n_129 d_reg[1]0__2/PCIN[24]}, {d_reg[1]0__1_n_130 d_reg[1]0__2/PCIN[23]}, {d_reg[1]0__1_n_131 d_reg[1]0__2/PCIN[22]}, {d_reg[1]0__1_n_132 d_reg[1]0__2/PCIN[21]}, {d_reg[1]0__1_n_133 d_reg[1]0__2/PCIN[20]}, {d_reg[1]0__1_n_134 d_reg[1]0__2/PCIN[19]}, {d_reg[1]0__1_n_135 d_reg[1]0__2/PCIN[18]}, {d_reg[1]0__1_n_136 d_reg[1]0__2/PCIN[17]}, {d_reg[1]0__1_n_137 d_reg[1]0__2/PCIN[16]}, {d_reg[1]0__1_n_138 d_reg[1]0__2/PCIN[15]}, {d_reg[1]0__1_n_139 d_reg[1]0__2/PCIN[14]}, {d_reg[1]0__1_n_140 d_reg[1]0__2/PCIN[13]}, {d_reg[1]0__1_n_141 d_reg[1]0__2/PCIN[12]}, {d_reg[1]0__1_n_142 d_reg[1]0__2/PCIN[11]}, {d_reg[1]0__1_n_143 d_reg[1]0__2/PCIN[10]}, {d_reg[1]0__1_n_144 d_reg[1]0__2/PCIN[9]}, {d_reg[1]0__1_n_145 d_reg[1]0__2/PCIN[8]}, {d_reg[1]0__1_n_146 d_reg[1]0__2/PCIN[7]}, {d_reg[1]0__1_n_147 d_reg[1]0__2/PCIN[6]}, {d_reg[1]0__1_n_148 d_reg[1]0__2/PCIN[5]}, {d_reg[1]0__1_n_149 d_reg[1]0__2/PCIN[4]}, {d_reg[1]0__1_n_150 d_reg[1]0__2/PCIN[3]}, {d_reg[1]0__1_n_151 d_reg[1]0__2/PCIN[2]}, {d_reg[1]0__1_n_152 d_reg[1]0__2/PCIN[1]}, {d_reg[1]0__1_n_153 d_reg[1]0__2/PCIN[0]}, {RSTA d_reg[1]0__2/RSTA}, {<const0> d_reg[1]0__2/RSTALLCARRYIN}, {<const0> d_reg[1]0__2/RSTALUMODE}, {RSTA d_reg[1]0__2/RSTB}, {<const0> d_reg[1]0__2/RSTC}, {<const0> d_reg[1]0__2/RSTCTRL}, {<const0> d_reg[1]0__2/RSTD}, {<const0> d_reg[1]0__2/RSTINMODE}, {<const0> d_reg[1]0__2/RSTM}, {<const0> d_reg[1]0__2/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X2Y67, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 18x16 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

d_reg[1]0_i_1 - 
nets: {d_reg[1]0_i_1_n_0 d_reg[1]0_i_1/O}, {g0_b16_n_0 d_reg[1]0_i_1/I0}, {g1_b16_n_0 d_reg[1]0_i_1/I1}, {ARG[29] d_reg[1]0_i_1/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X79Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_10 - 
nets: {d_reg[1]0_i_10_n_0 d_reg[1]0_i_10/O}, {g0_b7_n_0 d_reg[1]0_i_10/I0}, {g1_b7_n_0 d_reg[1]0_i_10/I1}, {ARG[29] d_reg[1]0_i_10/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X78Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_10__0 - 
nets: {d_reg[1]0_i_10__0_n_0 d_reg[1]0_i_10__0/O}, {g0_b21_n_0 d_reg[1]0_i_10__0/I0}, {g1_b21_n_0 d_reg[1]0_i_10__0/I1}, {ARG[29] d_reg[1]0_i_10__0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X79Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_11 - 
nets: {d_reg[1]0_i_11_n_0 d_reg[1]0_i_11/O}, {g0_b6_n_0 d_reg[1]0_i_11/I0}, {g1_b6_n_0 d_reg[1]0_i_11/I1}, {ARG[29] d_reg[1]0_i_11/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X79Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_11__0 - 
nets: {d_reg[1]0_i_11__0_n_0 d_reg[1]0_i_11__0/O}, {g0_b20_n_0 d_reg[1]0_i_11__0/I0}, {g1_b20_n_0 d_reg[1]0_i_11__0/I1}, {ARG[29] d_reg[1]0_i_11__0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X78Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_12 - 
nets: {d_reg[1]0_i_12_n_0 d_reg[1]0_i_12/O}, {g0_b5_n_0 d_reg[1]0_i_12/I0}, {g1_b5_n_0 d_reg[1]0_i_12/I1}, {ARG[29] d_reg[1]0_i_12/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X79Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_12__0 - 
nets: {d_reg[1]0_i_12__0_n_0 d_reg[1]0_i_12__0/O}, {g0_b19_n_0 d_reg[1]0_i_12__0/I0}, {g1_b19_n_0 d_reg[1]0_i_12__0/I1}, {ARG[29] d_reg[1]0_i_12__0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X76Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_13 - 
nets: {d_reg[1]0_i_13_n_0 d_reg[1]0_i_13/O}, {g0_b4_n_0 d_reg[1]0_i_13/I0}, {g1_b4_n_0 d_reg[1]0_i_13/I1}, {ARG[29] d_reg[1]0_i_13/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X79Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_13__0 - 
nets: {d_reg[1]0_i_13__0_n_0 d_reg[1]0_i_13__0/O}, {g0_b18_n_0 d_reg[1]0_i_13__0/I0}, {g1_b18_n_0 d_reg[1]0_i_13__0/I1}, {ARG[29] d_reg[1]0_i_13__0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X78Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_14 - 
nets: {d_reg[1]0_i_14_n_0 d_reg[1]0_i_14/O}, {g0_b3_n_0 d_reg[1]0_i_14/I0}, {g1_b3_n_0 d_reg[1]0_i_14/I1}, {ARG[29] d_reg[1]0_i_14/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X76Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_14__0 - 
nets: {d_reg[1]0_i_14__0_n_0 d_reg[1]0_i_14__0/O}, {g0_b17_n_0 d_reg[1]0_i_14__0/I0}, {g1_b17_n_0 d_reg[1]0_i_14__0/I1}, {ARG[29] d_reg[1]0_i_14__0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X78Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_15 - 
nets: {d_reg[1]0_i_15_n_0 d_reg[1]0_i_15/O}, {g0_b2_n_0 d_reg[1]0_i_15/I0}, {g1_b2_n_0 d_reg[1]0_i_15/I1}, {ARG[29] d_reg[1]0_i_15/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X76Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_16 - 
nets: {d_reg[1]0_i_16_n_0 d_reg[1]0_i_16/O}, {g0_b1_n_0 d_reg[1]0_i_16/I0}, {g1_b1_n_0 d_reg[1]0_i_16/I1}, {ARG[29] d_reg[1]0_i_16/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X78Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_17 - 
nets: {d_reg[1]0_i_17_n_0 d_reg[1]0_i_17/O}, {g0_b0_n_0 d_reg[1]0_i_17/I0}, {g1_b0_n_0 d_reg[1]0_i_17/I1}, {ARG[29] d_reg[1]0_i_17/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X79Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_1__0 - 
nets: {d_reg[1]0_i_1__0_n_0 d_reg[1]0_i_1__0/O}, {g0_b30_n_0 d_reg[1]0_i_1__0/I0}, {ARG[29] d_reg[1]0_i_1__0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X76Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

d_reg[1]0_i_2 - 
nets: {d_reg[1]0_i_2_n_0 d_reg[1]0_i_2/O}, {g0_b15_n_0 d_reg[1]0_i_2/I0}, {g1_b15_n_0 d_reg[1]0_i_2/I1}, {ARG[29] d_reg[1]0_i_2/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X79Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_2__0 - 
nets: {d_reg[1]0_i_2__0_n_0 d_reg[1]0_i_2__0/O}, {g0_b29_n_0 d_reg[1]0_i_2__0/I0}, {g1_b29_n_0 d_reg[1]0_i_2__0/I1}, {ARG[29] d_reg[1]0_i_2__0/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X79Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_3 - 
nets: {d_reg[1]0_i_3_n_0 d_reg[1]0_i_3/O}, {g0_b14_n_0 d_reg[1]0_i_3/I0}, {g1_b14_n_0 d_reg[1]0_i_3/I1}, {ARG[29] d_reg[1]0_i_3/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X78Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_3__0 - 
nets: {d_reg[1]0_i_3__0_n_0 d_reg[1]0_i_3__0/O}, {g0_b28_n_0 d_reg[1]0_i_3__0/I0}, {g1_b28_n_0 d_reg[1]0_i_3__0/I1}, {ARG[29] d_reg[1]0_i_3__0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X78Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_4 - 
nets: {d_reg[1]0_i_4_n_0 d_reg[1]0_i_4/O}, {g0_b13_n_0 d_reg[1]0_i_4/I0}, {g1_b13_n_0 d_reg[1]0_i_4/I1}, {ARG[29] d_reg[1]0_i_4/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X76Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_4__0 - 
nets: {d_reg[1]0_i_4__0_n_0 d_reg[1]0_i_4__0/O}, {g0_b27_n_0 d_reg[1]0_i_4__0/I0}, {g1_b27_n_0 d_reg[1]0_i_4__0/I1}, {ARG[29] d_reg[1]0_i_4__0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X78Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_5 - 
nets: {d_reg[1]0_i_5_n_0 d_reg[1]0_i_5/O}, {g0_b12_n_0 d_reg[1]0_i_5/I0}, {g1_b12_n_0 d_reg[1]0_i_5/I1}, {ARG[29] d_reg[1]0_i_5/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X78Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_5__0 - 
nets: {d_reg[1]0_i_5__0_n_0 d_reg[1]0_i_5__0/O}, {g0_b26_n_0 d_reg[1]0_i_5__0/I0}, {g1_b26_n_0 d_reg[1]0_i_5__0/I1}, {ARG[29] d_reg[1]0_i_5__0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X79Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_6 - 
nets: {d_reg[1]0_i_6_n_0 d_reg[1]0_i_6/O}, {g0_b11_n_0 d_reg[1]0_i_6/I0}, {g1_b11_n_0 d_reg[1]0_i_6/I1}, {ARG[29] d_reg[1]0_i_6/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X78Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_6__0 - 
nets: {d_reg[1]0_i_6__0_n_0 d_reg[1]0_i_6__0/O}, {g0_b25_n_0 d_reg[1]0_i_6__0/I0}, {g1_b25_n_0 d_reg[1]0_i_6__0/I1}, {ARG[29] d_reg[1]0_i_6__0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X76Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_7 - 
nets: {d_reg[1]0_i_7_n_0 d_reg[1]0_i_7/O}, {g0_b10_n_0 d_reg[1]0_i_7/I0}, {g1_b10_n_0 d_reg[1]0_i_7/I1}, {ARG[29] d_reg[1]0_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X79Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_7__0 - 
nets: {d_reg[1]0_i_7__0_n_0 d_reg[1]0_i_7__0/O}, {g0_b24_n_0 d_reg[1]0_i_7__0/I0}, {g1_b24_n_0 d_reg[1]0_i_7__0/I1}, {ARG[29] d_reg[1]0_i_7__0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X76Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_8 - 
nets: {d_reg[1]0_i_8_n_0 d_reg[1]0_i_8/O}, {g0_b9_n_0 d_reg[1]0_i_8/I0}, {g1_b9_n_0 d_reg[1]0_i_8/I1}, {ARG[29] d_reg[1]0_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X79Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_8__0 - 
nets: {d_reg[1]0_i_8__0_n_0 d_reg[1]0_i_8__0/O}, {g0_b23_n_0 d_reg[1]0_i_8__0/I0}, {g1_b23_n_0 d_reg[1]0_i_8__0/I1}, {ARG[29] d_reg[1]0_i_8__0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X78Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_9 - 
nets: {d_reg[1]0_i_9_n_0 d_reg[1]0_i_9/O}, {g0_b8_n_0 d_reg[1]0_i_9/I0}, {g1_b8_n_0 d_reg[1]0_i_9/I1}, {ARG[29] d_reg[1]0_i_9/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X76Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

d_reg[1]0_i_9__0 - 
nets: {d_reg[1]0_i_9__0_n_0 d_reg[1]0_i_9__0/O}, {g0_b22_n_0 d_reg[1]0_i_9__0/I0}, {g1_b22_n_0 d_reg[1]0_i_9__0/I1}, {ARG[29] d_reg[1]0_i_9__0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X78Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

g0_b0 - 
nets: {g0_b0_n_0 g0_b0/O}, {ARG[23] g0_b0/I0}, {ARG[24] g0_b0/I1}, {ARG[25] g0_b0/I2}, {ARG[26] g0_b0/I3}, {ARG[27] g0_b0/I4}, {ARG[28] g0_b0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hDEB9084E8B6103E1, 
LOC: SLICE_X79Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b0__0 - 
nets: {g0_b0__0_n_0 g0_b0__0/O}, {ARG[23] g0_b0__0/I0}, {ARG[24] g0_b0__0/I1}, {ARG[25] g0_b0__0/I2}, {ARG[26] g0_b0__0/I3}, {ARG[27] g0_b0__0/I4}, {ARG[28] g0_b0__0/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hF6F69D2D1516A032, 
LOC: SLICE_X58Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b1 - 
nets: {g0_b1_n_0 g0_b1/O}, {ARG[23] g0_b1/I0}, {ARG[24] g0_b1/I1}, {ARG[25] g0_b1/I2}, {ARG[26] g0_b1/I3}, {ARG[27] g0_b1/I4}, {ARG[28] g0_b1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h32DD4F9B81474F09, 
LOC: SLICE_X78Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b10 - 
nets: {g0_b10_n_0 g0_b10/O}, {ARG[23] g0_b10/I0}, {ARG[24] g0_b10/I1}, {ARG[25] g0_b10/I2}, {ARG[26] g0_b10/I3}, {ARG[27] g0_b10/I4}, {ARG[28] g0_b10/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h870AF8C93B8F9A51, 
LOC: SLICE_X79Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b10__0 - 
nets: {g0_b10__0_n_0 g0_b10__0/O}, {ARG[23] g0_b10__0/I0}, {ARG[24] g0_b10__0/I1}, {ARG[25] g0_b10__0/I2}, {ARG[26] g0_b10__0/I3}, {ARG[27] g0_b10__0/I4}, {ARG[28] g0_b10__0/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h56EB65F4A75C6A20, 
LOC: SLICE_X58Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b11 - 
nets: {g0_b11_n_0 g0_b11/O}, {ARG[23] g0_b11/I0}, {ARG[24] g0_b11/I1}, {ARG[25] g0_b11/I2}, {ARG[26] g0_b11/I3}, {ARG[27] g0_b11/I4}, {ARG[28] g0_b11/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h70B3DADD9F778EC1, 
LOC: SLICE_X78Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b11__0 - 
nets: {g0_b11__0_n_0 g0_b11__0/O}, {ARG[23] g0_b11__0/I0}, {ARG[24] g0_b11__0/I1}, {ARG[25] g0_b11__0/I2}, {ARG[26] g0_b11__0/I3}, {ARG[27] g0_b11__0/I4}, {ARG[28] g0_b11__0/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hB76CEC98CA7A3B70, 
LOC: SLICE_X58Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b12 - 
nets: {g0_b12_n_0 g0_b12/O}, {ARG[23] g0_b12/I0}, {ARG[24] g0_b12/I1}, {ARG[25] g0_b12/I2}, {ARG[26] g0_b12/I3}, {ARG[27] g0_b12/I4}, {ARG[28] g0_b12/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0E58EEEF502E1CE5, 
LOC: SLICE_X78Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b12__0 - 
nets: {g0_b12__0_n_0 g0_b12__0/O}, {ARG[23] g0_b12__0/I0}, {ARG[24] g0_b12__0/I1}, {ARG[25] g0_b12__0/I2}, {ARG[26] g0_b12__0/I3}, {ARG[27] g0_b12__0/I4}, {ARG[28] g0_b12__0/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hEAC9E58CE945F2D7, 
LOC: SLICE_X58Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b13 - 
nets: {g0_b13_n_0 g0_b13/O}, {ARG[23] g0_b13/I0}, {ARG[24] g0_b13/I1}, {ARG[25] g0_b13/I2}, {ARG[26] g0_b13/I3}, {ARG[27] g0_b13/I4}, {ARG[28] g0_b13/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hF883FCAADDA4D1DD, 
LOC: SLICE_X76Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b13__0 - 
nets: {g0_b13__0_n_0 g0_b13__0/O}, {ARG[23] g0_b13__0/I0}, {ARG[24] g0_b13__0/I1}, {ARG[25] g0_b13__0/I2}, {ARG[26] g0_b13__0/I3}, {ARG[27] g0_b13__0/I4}, {ARG[28] g0_b13__0/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hBAEC1E1E4BC27D19, 
LOC: SLICE_X56Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b14 - 
nets: {g0_b14_n_0 g0_b14/O}, {ARG[23] g0_b14/I0}, {ARG[24] g0_b14/I1}, {ARG[25] g0_b14/I2}, {ARG[26] g0_b14/I3}, {ARG[27] g0_b14/I4}, {ARG[28] g0_b14/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h516935F9082D45D5, 
LOC: SLICE_X78Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b14__0 - 
nets: {g0_b14__0_n_0 g0_b14__0/O}, {ARG[23] g0_b14__0/I0}, {ARG[24] g0_b14__0/I1}, {ARG[25] g0_b14__0/I2}, {ARG[26] g0_b14__0/I3}, {ARG[27] g0_b14__0/I4}, {ARG[28] g0_b14__0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hA15157A6EF9433B5, 
LOC: SLICE_X55Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b15 - 
nets: {g0_b15_n_0 g0_b15/O}, {ARG[23] g0_b15/I0}, {ARG[24] g0_b15/I1}, {ARG[25] g0_b15/I2}, {ARG[26] g0_b15/I3}, {ARG[27] g0_b15/I4}, {ARG[28] g0_b15/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAC58B5D88970603D, 
LOC: SLICE_X79Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b15__0 - 
nets: {g0_b15__0_n_0 g0_b15__0/O}, {ARG[23] g0_b15__0/I0}, {ARG[24] g0_b15__0/I1}, {ARG[25] g0_b15__0/I2}, {ARG[26] g0_b15__0/I3}, {ARG[27] g0_b15__0/I4}, {ARG[28] g0_b15__0/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hB794CD3CCB2B2D73, 
LOC: SLICE_X58Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b16 - 
nets: {g0_b16_n_0 g0_b16/O}, {ARG[23] g0_b16/I0}, {ARG[24] g0_b16/I1}, {ARG[25] g0_b16/I2}, {ARG[26] g0_b16/I3}, {ARG[27] g0_b16/I4}, {ARG[28] g0_b16/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hEDF4A812FFDB826D, 
LOC: SLICE_X79Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b16__0 - 
nets: {g0_b16__0_n_0 g0_b16__0/O}, {ARG[23] g0_b16__0/I0}, {ARG[24] g0_b16__0/I1}, {ARG[25] g0_b16__0/I2}, {ARG[26] g0_b16__0/I3}, {ARG[27] g0_b16__0/I4}, {ARG[28] g0_b16__0/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h767F0FA410779E5A, 
LOC: SLICE_X56Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b17 - 
nets: {g0_b17_n_0 g0_b17/O}, {ARG[23] g0_b17/I0}, {ARG[24] g0_b17/I1}, {ARG[25] g0_b17/I2}, {ARG[26] g0_b17/I3}, {ARG[27] g0_b17/I4}, {ARG[28] g0_b17/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h2AEE4BE305DB325D, 
LOC: SLICE_X78Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b17__0 - 
nets: {g0_b17__0_n_0 g0_b17__0/O}, {ARG[23] g0_b17__0/I0}, {ARG[24] g0_b17__0/I1}, {ARG[25] g0_b17__0/I2}, {ARG[26] g0_b17__0/I3}, {ARG[27] g0_b17__0/I4}, {ARG[28] g0_b17__0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hE688872ADB6319FA, 
LOC: SLICE_X55Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b18 - 
nets: {g0_b18_n_0 g0_b18/O}, {ARG[23] g0_b18/I0}, {ARG[24] g0_b18/I1}, {ARG[25] g0_b18/I2}, {ARG[26] g0_b18/I3}, {ARG[27] g0_b18/I4}, {ARG[28] g0_b18/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hF46C6B30CFAAD33D, 
LOC: SLICE_X78Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b18__0 - 
nets: {g0_b18__0_n_0 g0_b18__0/O}, {ARG[23] g0_b18__0/I0}, {ARG[24] g0_b18__0/I1}, {ARG[25] g0_b18__0/I2}, {ARG[26] g0_b18__0/I3}, {ARG[27] g0_b18__0/I4}, {ARG[28] g0_b18__0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hB9AFA88E666B5A27, 
LOC: SLICE_X59Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b19 - 
nets: {g0_b19_n_0 g0_b19/O}, {ARG[23] g0_b19/I0}, {ARG[24] g0_b19/I1}, {ARG[25] g0_b19/I2}, {ARG[26] g0_b19/I3}, {ARG[27] g0_b19/I4}, {ARG[28] g0_b19/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hBD67C9E12DBD2A31, 
LOC: SLICE_X76Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b19__0 - 
nets: {g0_b19__0_n_0 g0_b19__0/O}, {ARG[23] g0_b19__0/I0}, {ARG[24] g0_b19__0/I1}, {ARG[25] g0_b19__0/I2}, {ARG[26] g0_b19__0/I3}, {ARG[27] g0_b19__0/I4}, {ARG[28] g0_b19__0/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h95306531D46666BE, 
LOC: SLICE_X58Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b1__0 - 
nets: {g0_b1__0_n_0 g0_b1__0/O}, {ARG[23] g0_b1__0/I0}, {ARG[24] g0_b1__0/I1}, {ARG[25] g0_b1__0/I2}, {ARG[26] g0_b1__0/I3}, {ARG[27] g0_b1__0/I4}, {ARG[28] g0_b1__0/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h5AA4008B6CB91802, 
LOC: SLICE_X56Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b2 - 
nets: {g0_b2_n_0 g0_b2/O}, {ARG[23] g0_b2/I0}, {ARG[24] g0_b2/I1}, {ARG[25] g0_b2/I2}, {ARG[26] g0_b2/I3}, {ARG[27] g0_b2/I4}, {ARG[28] g0_b2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0962CD28DDBC0AE1, 
LOC: SLICE_X76Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b20 - 
nets: {g0_b20_n_0 g0_b20/O}, {ARG[23] g0_b20/I0}, {ARG[24] g0_b20/I1}, {ARG[25] g0_b20/I2}, {ARG[26] g0_b20/I3}, {ARG[27] g0_b20/I4}, {ARG[28] g0_b20/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h966288BF4CC5ED49, 
LOC: SLICE_X78Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b20__0 - 
nets: {g0_b20__0_n_0 g0_b20__0/O}, {ARG[23] g0_b20__0/I0}, {ARG[24] g0_b20__0/I1}, {ARG[25] g0_b20__0/I2}, {ARG[26] g0_b20__0/I3}, {ARG[27] g0_b20__0/I4}, {ARG[28] g0_b20__0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h8C9549C032CB8194, 
LOC: SLICE_X55Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b21 - 
nets: {g0_b21_n_0 g0_b21/O}, {ARG[23] g0_b21/I0}, {ARG[24] g0_b21/I1}, {ARG[25] g0_b21/I2}, {ARG[26] g0_b21/I3}, {ARG[27] g0_b21/I4}, {ARG[28] g0_b21/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h279E5D3F26FCB0D1, 
LOC: SLICE_X79Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b21__0 - 
nets: {g0_b21__0_n_0 g0_b21__0/O}, {ARG[23] g0_b21__0/I0}, {ARG[24] g0_b21__0/I1}, {ARG[25] g0_b21__0/I2}, {ARG[26] g0_b21__0/I3}, {ARG[27] g0_b21__0/I4}, {ARG[28] g0_b21__0/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD6D98E000E26AAD8, 
LOC: SLICE_X55Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b22 - 
nets: {g0_b22_n_0 g0_b22/O}, {ARG[23] g0_b22/I0}, {ARG[24] g0_b22/I1}, {ARG[25] g0_b22/I2}, {ARG[26] g0_b22/I3}, {ARG[27] g0_b22/I4}, {ARG[28] g0_b22/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h3801C495B7039561, 
LOC: SLICE_X78Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b22__0 - 
nets: {g0_b22__0_n_0 g0_b22__0/O}, {ARG[23] g0_b22__0/I0}, {ARG[24] g0_b22__0/I1}, {ARG[25] g0_b22__0/I2}, {ARG[26] g0_b22__0/I3}, {ARG[27] g0_b22__0/I4}, {ARG[28] g0_b22__0/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hE71E0FFFFE1E664A, 
LOC: SLICE_X56Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b23 - 
nets: {g0_b23_n_0 g0_b23/O}, {ARG[23] g0_b23/I0}, {ARG[24] g0_b23/I1}, {ARG[25] g0_b23/I2}, {ARG[26] g0_b23/I3}, {ARG[27] g0_b23/I4}, {ARG[28] g0_b23/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h3FFFC38C92AAD981, 
LOC: SLICE_X78Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b23__0 - 
nets: {g0_b23__0_n_0 g0_b23__0/O}, {ARG[23] g0_b23__0/I0}, {ARG[24] g0_b23__0/I1}, {ARG[25] g0_b23__0/I2}, {ARG[26] g0_b23__0/I3}, {ARG[27] g0_b23__0/I4}, {ARG[28] g0_b23__0/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAD4AA55554AB4B6C, 
LOC: SLICE_X56Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b24 - 
nets: {g0_b24_n_0 g0_b24/O}, {ARG[23] g0_b24/I0}, {ARG[24] g0_b24/I1}, {ARG[25] g0_b24/I2}, {ARG[26] g0_b24/I3}, {ARG[27] g0_b24/I4}, {ARG[28] g0_b24/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h95556AD6DB331E01, 
LOC: SLICE_X76Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b24__0 - 
nets: {g0_b24__0_n_0 g0_b24__0/O}, {ARG[23] g0_b24__0/I0}, {ARG[24] g0_b24__0/I1}, {ARG[25] g0_b24__0/I2}, {ARG[26] g0_b24__0/I3}, {ARG[27] g0_b24__0/I4}, {ARG[28] g0_b24__0/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h9CC663333266D925, 
LOC: SLICE_X58Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b25 - 
nets: {g0_b25_n_0 g0_b25/O}, {ARG[23] g0_b25/I0}, {ARG[24] g0_b25/I1}, {ARG[25] g0_b25/I2}, {ARG[26] g0_b25/I3}, {ARG[27] g0_b25/I4}, {ARG[28] g0_b25/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h8CCCD9B249694AAB, 
LOC: SLICE_X76Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b25__0 - 
nets: {g0_b25__0_n_0 g0_b25__0/O}, {ARG[23] g0_b25__0/I0}, {ARG[24] g0_b25__0/I1}, {ARG[25] g0_b25__0/I2}, {ARG[26] g0_b25__0/I3}, {ARG[27] g0_b25__0/I4}, {ARG[28] g0_b25__0/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h83C1E0F0F1E1C71C, 
LOC: SLICE_X56Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b26 - 
nets: {g0_b26_n_0 g0_b26/O}, {ARG[23] g0_b26/I0}, {ARG[24] g0_b26/I1}, {ARG[25] g0_b26/I2}, {ARG[26] g0_b26/I3}, {ARG[27] g0_b26/I4}, {ARG[28] g0_b26/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h7C3C3871C718C667, 
LOC: SLICE_X79Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b26__0 - 
nets: {g0_b26__0_n_0 g0_b26__0/O}, {ARG[23] g0_b26__0/I0}, {ARG[24] g0_b26__0/I1}, {ARG[25] g0_b26__0/I2}, {ARG[26] g0_b26__0/I3}, {ARG[27] g0_b26__0/I4}, {ARG[28] g0_b26__0/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h7FC01FF00FE03F03, 
LOC: SLICE_X58Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b27 - 
nets: {g0_b27_n_0 g0_b27/O}, {ARG[23] g0_b27/I0}, {ARG[24] g0_b27/I1}, {ARG[25] g0_b27/I2}, {ARG[26] g0_b27/I3}, {ARG[27] g0_b27/I4}, {ARG[28] g0_b27/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFC03F80FC0F83E1F, 
LOC: SLICE_X78Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b27__0 - 
nets: {g0_b27__0_n_0 g0_b27__0/O}, {ARG[23] g0_b27__0/I0}, {ARG[24] g0_b27__0/I1}, {ARG[25] g0_b27__0/I2}, {ARG[26] g0_b27__0/I3}, {ARG[27] g0_b27__0/I4}, {ARG[28] g0_b27__0/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h003FFFF0001FFF00, 
LOC: SLICE_X56Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b28 - 
nets: {g0_b28_n_0 g0_b28/O}, {ARG[23] g0_b28/I0}, {ARG[24] g0_b28/I1}, {ARG[25] g0_b28/I2}, {ARG[26] g0_b28/I3}, {ARG[27] g0_b28/I4}, {ARG[28] g0_b28/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h03FFF8003FF801FF, 
LOC: SLICE_X78Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b28__0 - 
nets: {g0_b28__0_n_0 g0_b28__0/O}, {ARG[25] g0_b28__0/I0}, {ARG[26] g0_b28__0/I1}, {ARG[27] g0_b28__0/I2}, {ARG[28] g0_b28__0/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hFE03, 
LOC: SLICE_X62Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

g0_b29 - 
nets: {g0_b29_n_0 g0_b29/O}, {ARG[23] g0_b29/I0}, {ARG[24] g0_b29/I1}, {ARG[25] g0_b29/I2}, {ARG[26] g0_b29/I3}, {ARG[27] g0_b29/I4}, {ARG[28] g0_b29/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF8000007FFFF, 
LOC: SLICE_X79Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b29__0 - 
nets: {g0_b29__0_n_0 g0_b29__0/O}, {ARG[25] g0_b29__0/I0}, {ARG[26] g0_b29__0/I1}, {ARG[27] g0_b29__0/I2}, {ARG[28] g0_b29__0/I3}, {ARG[29] g0_b29__0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h000001FF, 
LOC: SLICE_X58Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

g0_b2__0 - 
nets: {g0_b2__0_n_0 g0_b2__0/O}, {ARG[23] g0_b2__0/I0}, {ARG[24] g0_b2__0/I1}, {ARG[25] g0_b2__0/I2}, {ARG[26] g0_b2__0/I3}, {ARG[27] g0_b2__0/I4}, {ARG[28] g0_b2__0/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h66805AAD644AA059, 
LOC: SLICE_X58Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b3 - 
nets: {g0_b3_n_0 g0_b3/O}, {ARG[23] g0_b3/I0}, {ARG[24] g0_b3/I1}, {ARG[25] g0_b3/I2}, {ARG[26] g0_b3/I3}, {ARG[27] g0_b3/I4}, {ARG[28] g0_b3/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h394A3C90DBCD2B59, 
LOC: SLICE_X76Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b30 - 
nets: {g0_b30_n_0 g0_b30/O}, {ARG[23] g0_b30/I0}, {ARG[24] g0_b30/I1}, {ARG[25] g0_b30/I2}, {ARG[26] g0_b30/I3}, {ARG[27] g0_b30/I4}, {ARG[28] g0_b30/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h000007FFFFFFFFFF, 
LOC: SLICE_X76Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b3__0 - 
nets: {g0_b3__0_n_0 g0_b3__0/O}, {ARG[23] g0_b3__0/I0}, {ARG[24] g0_b3__0/I1}, {ARG[25] g0_b3__0/I2}, {ARG[26] g0_b3__0/I3}, {ARG[27] g0_b3__0/I4}, {ARG[28] g0_b3__0/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h9777E845E298C5A4, 
LOC: SLICE_X55Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b4 - 
nets: {g0_b4_n_0 g0_b4/O}, {ARG[23] g0_b4/I0}, {ARG[24] g0_b4/I1}, {ARG[25] g0_b4/I2}, {ARG[26] g0_b4/I3}, {ARG[27] g0_b4/I4}, {ARG[28] g0_b4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h24ED2C5EB7370559, 
LOC: SLICE_X79Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b4__0 - 
nets: {g0_b4__0_n_0 g0_b4__0/O}, {ARG[23] g0_b4__0/I0}, {ARG[24] g0_b4__0/I1}, {ARG[25] g0_b4__0/I2}, {ARG[26] g0_b4__0/I3}, {ARG[27] g0_b4__0/I4}, {ARG[28] g0_b4__0/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h874AE5A699AAA4E9, 
LOC: SLICE_X56Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b5 - 
nets: {g0_b5_n_0 g0_b5/O}, {ARG[23] g0_b5/I0}, {ARG[24] g0_b5/I1}, {ARG[25] g0_b5/I2}, {ARG[26] g0_b5/I3}, {ARG[27] g0_b5/I4}, {ARG[28] g0_b5/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h88F44BA7824BEC2D, 
LOC: SLICE_X79Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b5__0 - 
nets: {g0_b5__0_n_0 g0_b5__0/O}, {ARG[23] g0_b5__0/I0}, {ARG[24] g0_b5__0/I1}, {ARG[25] g0_b5__0/I2}, {ARG[26] g0_b5__0/I3}, {ARG[27] g0_b5__0/I4}, {ARG[28] g0_b5__0/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h91CB0D7B95C9D80B, 
LOC: SLICE_X56Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b6 - 
nets: {g0_b6_n_0 g0_b6/O}, {ARG[23] g0_b6/I0}, {ARG[24] g0_b6/I1}, {ARG[25] g0_b6/I2}, {ARG[26] g0_b6/I3}, {ARG[27] g0_b6/I4}, {ARG[28] g0_b6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAA3D86ED060390A9, 
LOC: SLICE_X79Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b6__0 - 
nets: {g0_b6__0_n_0 g0_b6__0/O}, {ARG[23] g0_b6__0/I0}, {ARG[24] g0_b6__0/I1}, {ARG[25] g0_b6__0/I2}, {ARG[26] g0_b6__0/I3}, {ARG[27] g0_b6__0/I4}, {ARG[28] g0_b6__0/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hBB89793914129BF2, 
LOC: SLICE_X56Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b7 - 
nets: {g0_b7_n_0 g0_b7/O}, {ARG[23] g0_b7/I0}, {ARG[24] g0_b7/I1}, {ARG[25] g0_b7/I2}, {ARG[26] g0_b7/I3}, {ARG[27] g0_b7/I4}, {ARG[28] g0_b7/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h297A1098E599AD11, 
LOC: SLICE_X78Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b7__0 - 
nets: {g0_b7__0_n_0 g0_b7__0/O}, {ARG[23] g0_b7__0/I0}, {ARG[24] g0_b7__0/I1}, {ARG[25] g0_b7__0/I2}, {ARG[26] g0_b7__0/I3}, {ARG[27] g0_b7__0/I4}, {ARG[28] g0_b7__0/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h84CAEE993EAC8F24, 
LOC: SLICE_X56Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b8 - 
nets: {g0_b8_n_0 g0_b8/O}, {ARG[23] g0_b8/I0}, {ARG[24] g0_b8/I1}, {ARG[25] g0_b8/I2}, {ARG[26] g0_b8/I3}, {ARG[27] g0_b8/I4}, {ARG[28] g0_b8/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h4035990796FC7E69, 
LOC: SLICE_X76Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b8__0 - 
nets: {g0_b8__0_n_0 g0_b8__0/O}, {ARG[23] g0_b8__0/I0}, {ARG[24] g0_b8__0/I1}, {ARG[25] g0_b8__0/I2}, {ARG[26] g0_b8__0/I3}, {ARG[27] g0_b8__0/I4}, {ARG[28] g0_b8__0/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h3F0CCFBBA8C1AE83, 
LOC: SLICE_X59Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b9 - 
nets: {g0_b9_n_0 g0_b9/O}, {ARG[23] g0_b9/I0}, {ARG[24] g0_b9/I1}, {ARG[25] g0_b9/I2}, {ARG[26] g0_b9/I3}, {ARG[27] g0_b9/I4}, {ARG[28] g0_b9/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h4AD2DC12E14CB3B1, 
LOC: SLICE_X79Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g0_b9__0 - 
nets: {g0_b9__0_n_0 g0_b9__0/O}, {ARG[23] g0_b9__0/I0}, {ARG[24] g0_b9__0/I1}, {ARG[25] g0_b9__0/I2}, {ARG[26] g0_b9__0/I3}, {ARG[27] g0_b9__0/I4}, {ARG[28] g0_b9__0/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h8B40BCAC278E3163, 
LOC: SLICE_X56Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b0 - 
nets: {g1_b0_n_0 g1_b0/O}, {ARG[23] g1_b0/I0}, {ARG[24] g1_b0/I1}, {ARG[25] g1_b0/I2}, {ARG[26] g1_b0/I3}, {ARG[27] g1_b0/I4}, {ARG[28] g1_b0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h30A6DA0FFBC8AFF7, 
LOC: SLICE_X79Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b0__0 - 
nets: {g1_b0__0_n_0 g1_b0__0/O}, {ARG[23] g1_b0__0/I0}, {ARG[24] g1_b0__0/I1}, {ARG[25] g1_b0__0/I2}, {ARG[26] g1_b0__0/I3}, {ARG[27] g1_b0__0/I4}, {ARG[28] g1_b0__0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h604DF8B4C2E2050A, 
LOC: SLICE_X58Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b1 - 
nets: {g1_b1_n_0 g1_b1/O}, {ARG[23] g1_b1/I0}, {ARG[24] g1_b1/I1}, {ARG[25] g1_b1/I2}, {ARG[26] g1_b1/I3}, {ARG[27] g1_b1/I4}, {ARG[28] g1_b1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h5ED66BF04C2DE535, 
LOC: SLICE_X78Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b10 - 
nets: {g1_b10_n_0 g1_b10/O}, {ARG[23] g1_b10/I0}, {ARG[24] g1_b10/I1}, {ARG[25] g1_b10/I2}, {ARG[26] g1_b10/I3}, {ARG[27] g1_b10/I4}, {ARG[28] g1_b10/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h570A8F8473FE22AA, 
LOC: SLICE_X79Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b10__0 - 
nets: {g1_b10__0_n_0 g1_b10__0/O}, {ARG[23] g1_b10__0/I0}, {ARG[24] g1_b10__0/I1}, {ARG[25] g1_b10__0/I2}, {ARG[26] g1_b10__0/I3}, {ARG[27] g1_b10__0/I4}, {ARG[28] g1_b10__0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h37D4C03AE05ABC44, 
LOC: SLICE_X58Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b11 - 
nets: {g1_b11_n_0 g1_b11/O}, {ARG[23] g1_b11/I0}, {ARG[24] g1_b11/I1}, {ARG[25] g1_b11/I2}, {ARG[26] g1_b11/I3}, {ARG[27] g1_b11/I4}, {ARG[28] g1_b11/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0C480B440E8C735D, 
LOC: SLICE_X78Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b11__0 - 
nets: {g1_b11__0_n_0 g1_b11__0/O}, {ARG[23] g1_b11__0/I0}, {ARG[24] g1_b11__0/I1}, {ARG[25] g1_b11__0/I2}, {ARG[26] g1_b11__0/I3}, {ARG[27] g1_b11__0/I4}, {ARG[28] g1_b11__0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h1CEC73AE8A03461D, 
LOC: SLICE_X58Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b12 - 
nets: {g1_b12_n_0 g1_b12/O}, {ARG[23] g1_b12/I0}, {ARG[24] g1_b12/I1}, {ARG[25] g1_b12/I2}, {ARG[26] g1_b12/I3}, {ARG[27] g1_b12/I4}, {ARG[28] g1_b12/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h247F5523CBD17FC6, 
LOC: SLICE_X78Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b12__0 - 
nets: {g1_b12__0_n_0 g1_b12__0/O}, {ARG[23] g1_b12__0/I0}, {ARG[24] g1_b12__0/I1}, {ARG[25] g1_b12__0/I2}, {ARG[26] g1_b12__0/I3}, {ARG[27] g1_b12__0/I4}, {ARG[28] g1_b12__0/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h5D3A47CE15BC21BC, 
LOC: SLICE_X58Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b13 - 
nets: {g1_b13_n_0 g1_b13/O}, {ARG[23] g1_b13/I0}, {ARG[24] g1_b13/I1}, {ARG[25] g1_b13/I2}, {ARG[26] g1_b13/I3}, {ARG[27] g1_b13/I4}, {ARG[28] g1_b13/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h15E2C8257F4801BC, 
LOC: SLICE_X76Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b13__0 - 
nets: {g1_b13__0_n_0 g1_b13__0/O}, {ARG[23] g1_b13__0/I0}, {ARG[24] g1_b13__0/I1}, {ARG[25] g1_b13__0/I2}, {ARG[26] g1_b13__0/I3}, {ARG[27] g1_b13__0/I4}, {ARG[28] g1_b13__0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h50773AA4F7198E83, 
LOC: SLICE_X56Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b14 - 
nets: {g1_b14_n_0 g1_b14/O}, {ARG[23] g1_b14/I0}, {ARG[24] g1_b14/I1}, {ARG[25] g1_b14/I2}, {ARG[26] g1_b14/I3}, {ARG[27] g1_b14/I4}, {ARG[28] g1_b14/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0E3AF6CCD1F6FF1B, 
LOC: SLICE_X78Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b14__0 - 
nets: {g1_b14__0_n_0 g1_b14__0/O}, {ARG[23] g1_b14__0/I0}, {ARG[24] g1_b14__0/I1}, {ARG[25] g1_b14__0/I2}, {ARG[26] g1_b14__0/I3}, {ARG[27] g1_b14__0/I4}, {ARG[28] g1_b14__0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h2450566258A5B94C, 
LOC: SLICE_X55Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b15 - 
nets: {g1_b15_n_0 g1_b15/O}, {ARG[23] g1_b15/I0}, {ARG[24] g1_b15/I1}, {ARG[25] g1_b15/I2}, {ARG[26] g1_b15/I3}, {ARG[27] g1_b15/I4}, {ARG[28] g1_b15/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h57ED893A53BA00A4, 
LOC: SLICE_X79Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b15__0 - 
nets: {g1_b15__0_n_0 g1_b15__0/O}, {ARG[23] g1_b15__0/I0}, {ARG[24] g1_b15__0/I1}, {ARG[25] g1_b15__0/I2}, {ARG[26] g1_b15__0/I3}, {ARG[27] g1_b15__0/I4}, {ARG[28] g1_b15__0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h60A9FD2D060FF6E1, 
LOC: SLICE_X58Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b16 - 
nets: {g1_b16_n_0 g1_b16/O}, {ARG[23] g1_b16/I0}, {ARG[24] g1_b16/I1}, {ARG[25] g1_b16/I2}, {ARG[26] g1_b16/I3}, {ARG[27] g1_b16/I4}, {ARG[28] g1_b16/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h54D636DD8D7CAAC2, 
LOC: SLICE_X79Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b16__0 - 
nets: {g1_b16__0_n_0 g1_b16__0/O}, {ARG[23] g1_b16__0/I0}, {ARG[24] g1_b16__0/I1}, {ARG[25] g1_b16__0/I2}, {ARG[26] g1_b16__0/I3}, {ARG[27] g1_b16__0/I4}, {ARG[28] g1_b16__0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h3D1088A776EDB6C7, 
LOC: SLICE_X56Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b17 - 
nets: {g1_b17_n_0 g1_b17/O}, {ARG[23] g1_b17/I0}, {ARG[24] g1_b17/I1}, {ARG[25] g1_b17/I2}, {ARG[26] g1_b17/I3}, {ARG[27] g1_b17/I4}, {ARG[28] g1_b17/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h1076E38D8D66AA98, 
LOC: SLICE_X78Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b17__0 - 
nets: {g1_b17__0_n_0 g1_b17__0/O}, {ARG[23] g1_b17__0/I0}, {ARG[24] g1_b17__0/I1}, {ARG[25] g1_b17__0/I2}, {ARG[26] g1_b17__0/I3}, {ARG[27] g1_b17__0/I4}, {ARG[28] g1_b17__0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h160AFADD8CE6667D, 
LOC: SLICE_X55Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b18 - 
nets: {g1_b18_n_0 g1_b18/O}, {ARG[23] g1_b18/I0}, {ARG[24] g1_b18/I1}, {ARG[25] g1_b18/I2}, {ARG[26] g1_b18/I3}, {ARG[27] g1_b18/I4}, {ARG[28] g1_b18/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h382641065396220E, 
LOC: SLICE_X78Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b18__0 - 
nets: {g1_b18__0_n_0 g1_b18__0/O}, {ARG[23] g1_b18__0/I0}, {ARG[24] g1_b18__0/I1}, {ARG[25] g1_b18__0/I2}, {ARG[26] g1_b18__0/I3}, {ARG[27] g1_b18__0/I4}, {ARG[28] g1_b18__0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0D5306560248137C, 
LOC: SLICE_X59Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b19 - 
nets: {g1_b19_n_0 g1_b19/O}, {ARG[23] g1_b19/I0}, {ARG[24] g1_b19/I1}, {ARG[25] g1_b19/I2}, {ARG[26] g1_b19/I3}, {ARG[27] g1_b19/I4}, {ARG[28] g1_b19/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0AB9D5FD60A67251, 
LOC: SLICE_X76Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b19__0 - 
nets: {g1_b19__0_n_0 g1_b19__0/O}, {ARG[23] g1_b19__0/I0}, {ARG[24] g1_b19__0/I1}, {ARG[25] g1_b19__0/I2}, {ARG[26] g1_b19__0/I3}, {ARG[27] g1_b19__0/I4}, {ARG[28] g1_b19__0/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0336AB67FE255B83, 
LOC: SLICE_X58Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b1__0 - 
nets: {g1_b1__0_n_0 g1_b1__0/O}, {ARG[23] g1_b1__0/I0}, {ARG[24] g1_b1__0/I1}, {ARG[25] g1_b1__0/I2}, {ARG[26] g1_b1__0/I3}, {ARG[27] g1_b1__0/I4}, {ARG[28] g1_b1__0/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h2A3724FD8D844558, 
LOC: SLICE_X56Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b2 - 
nets: {g1_b2_n_0 g1_b2/O}, {ARG[23] g1_b2/I0}, {ARG[24] g1_b2/I1}, {ARG[25] g1_b2/I2}, {ARG[26] g1_b2/I3}, {ARG[27] g1_b2/I4}, {ARG[28] g1_b2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h510765653CC63933, 
LOC: SLICE_X76Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b20 - 
nets: {g1_b20_n_0 g1_b20/O}, {ARG[23] g1_b20/I0}, {ARG[24] g1_b20/I1}, {ARG[25] g1_b20/I2}, {ARG[26] g1_b20/I3}, {ARG[27] g1_b20/I4}, {ARG[28] g1_b20/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h066A99FCD539E89F, 
LOC: SLICE_X78Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b20__0 - 
nets: {g1_b20__0_n_0 g1_b20__0/O}, {ARG[23] g1_b20__0/I0}, {ARG[24] g1_b20__0/I1}, {ARG[25] g1_b20__0/I2}, {ARG[26] g1_b20__0/I3}, {ARG[27] g1_b20__0/I4}, {ARG[28] g1_b20__0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00F1992D54B663FF, 
LOC: SLICE_X55Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b21 - 
nets: {g1_b21_n_0 g1_b21/O}, {ARG[23] g1_b21/I0}, {ARG[24] g1_b21/I1}, {ARG[25] g1_b21/I2}, {ARG[26] g1_b21/I3}, {ARG[27] g1_b21/I4}, {ARG[28] g1_b21/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h01E64B5699C019B5, 
LOC: SLICE_X79Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b21__0 - 
nets: {g1_b21__0_n_0 g1_b21__0/O}, {ARG[23] g1_b21__0/I0}, {ARG[24] g1_b21__0/I1}, {ARG[25] g1_b21__0/I2}, {ARG[26] g1_b21__0/I3}, {ARG[27] g1_b21__0/I4}, {ARG[28] g1_b21__0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h000F871CCD92D6AA, 
LOC: SLICE_X55Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b22 - 
nets: {g1_b22_n_0 g1_b22/O}, {ARG[23] g1_b22/I0}, {ARG[24] g1_b22/I1}, {ARG[25] g1_b22/I2}, {ARG[26] g1_b22/I3}, {ARG[27] g1_b22/I4}, {ARG[28] g1_b22/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h001E38CDB4AAAD26, 
LOC: SLICE_X78Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b22__0 - 
nets: {g1_b22__0_n_0 g1_b22__0/O}, {ARG[23] g1_b22__0/I0}, {ARG[24] g1_b22__0/I1}, {ARG[25] g1_b22__0/I2}, {ARG[26] g1_b22__0/I3}, {ARG[27] g1_b22__0/I4}, {ARG[28] g1_b22__0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h55552A5696DB64CC, 
LOC: SLICE_X56Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b23 - 
nets: {g1_b23_n_0 g1_b23/O}, {ARG[23] g1_b23/I0}, {ARG[24] g1_b23/I1}, {ARG[25] g1_b23/I2}, {ARG[26] g1_b23/I3}, {ARG[27] g1_b23/I4}, {ARG[28] g1_b23/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h5554AD6926CCCE38, 
LOC: SLICE_X78Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b23__0 - 
nets: {g1_b23__0_n_0 g1_b23__0/O}, {ARG[23] g1_b23__0/I0}, {ARG[24] g1_b23__0/I1}, {ARG[25] g1_b23__0/I2}, {ARG[26] g1_b23__0/I3}, {ARG[27] g1_b23__0/I4}, {ARG[28] g1_b23__0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h333366CDB2492DA5, 
LOC: SLICE_X56Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b24 - 
nets: {g1_b24_n_0 g1_b24/O}, {ARG[23] g1_b24/I0}, {ARG[24] g1_b24/I1}, {ARG[25] g1_b24/I2}, {ARG[26] g1_b24/I3}, {ARG[27] g1_b24/I4}, {ARG[28] g1_b24/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h333264DB6DA5A56A, 
LOC: SLICE_X76Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b24__0 - 
nets: {g1_b24__0_n_0 g1_b24__0/O}, {ARG[23] g1_b24__0/I0}, {ARG[24] g1_b24__0/I1}, {ARG[25] g1_b24__0/I2}, {ARG[26] g1_b24__0/I3}, {ARG[27] g1_b24__0/I4}, {ARG[28] g1_b24__0/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0F0F1E3C71C71C63, 
LOC: SLICE_X58Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b25 - 
nets: {g1_b25_n_0 g1_b25/O}, {ARG[23] g1_b25/I0}, {ARG[24] g1_b25/I1}, {ARG[25] g1_b25/I2}, {ARG[26] g1_b25/I3}, {ARG[27] g1_b25/I4}, {ARG[28] g1_b25/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0F0E1C38E39C6319, 
LOC: SLICE_X76Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b25__0 - 
nets: {g1_b25__0_n_0 g1_b25__0/O}, {ARG[23] g1_b25__0/I0}, {ARG[24] g1_b25__0/I1}, {ARG[25] g1_b25__0/I2}, {ARG[26] g1_b25__0/I3}, {ARG[27] g1_b25__0/I4}, {ARG[28] g1_b25__0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00FF01FC0FC0FC1F, 
LOC: SLICE_X56Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b26 - 
nets: {g1_b26_n_0 g1_b26/O}, {ARG[23] g1_b26/I0}, {ARG[24] g1_b26/I1}, {ARG[25] g1_b26/I2}, {ARG[26] g1_b26/I3}, {ARG[27] g1_b26/I4}, {ARG[28] g1_b26/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00FE03F81F83E0F8, 
LOC: SLICE_X79Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b26__0 - 
nets: {g1_b26__0_n_0 g1_b26__0/O}, {ARG[24] g1_b26__0/I0}, {ARG[25] g1_b26__0/I1}, {ARG[26] g1_b26__0/I2}, {ARG[27] g1_b26__0/I3}, {ARG[28] g1_b26__0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00FE07E0, 
LOC: SLICE_X58Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

g1_b27 - 
nets: {g1_b27_n_0 g1_b27/O}, {ARG[23] g1_b27/I0}, {ARG[24] g1_b27/I1}, {ARG[25] g1_b27/I2}, {ARG[26] g1_b27/I3}, {ARG[27] g1_b27/I4}, {ARG[28] g1_b27/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0001FFF8007FE007, 
LOC: SLICE_X78Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b27__0 - 
nets: {g1_b27__0_n_0 g1_b27__0/O}, {ARG[24] g1_b27__0/I0}, {ARG[25] g1_b27__0/I1}, {ARG[26] g1_b27__0/I2}, {ARG[27] g1_b27__0/I3}, {ARG[28] g1_b27__0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h0001FFE0, 
LOC: SLICE_X56Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

g1_b28 - 
nets: {g1_b28_n_0 g1_b28/O}, {ARG[23] g1_b28/I0}, {ARG[24] g1_b28/I1}, {ARG[25] g1_b28/I2}, {ARG[26] g1_b28/I3}, {ARG[27] g1_b28/I4}, {ARG[28] g1_b28/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h00000007FFFFE000, 
LOC: SLICE_X78Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b28__0 - 
nets: {g1_b28__0_n_0 g1_b28__0/O}, {ARG[24] g1_b28__0/I0}, {ARG[25] g1_b28__0/I1}, {ARG[26] g1_b28__0/I2}, {ARG[27] g1_b28__0/I3}, {ARG[28] g1_b28__0/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h0000001F, 
LOC: SLICE_X62Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

g1_b29 - 
nets: {g1_b29_n_0 g1_b29/O}, {ARG[23] g1_b29/I0}, {ARG[24] g1_b29/I1}, {ARG[25] g1_b29/I2}, {ARG[26] g1_b29/I3}, {ARG[27] g1_b29/I4}, {ARG[28] g1_b29/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000001FFF, 
LOC: SLICE_X79Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b2__0 - 
nets: {g1_b2__0_n_0 g1_b2__0/O}, {ARG[23] g1_b2__0/I0}, {ARG[24] g1_b2__0/I1}, {ARG[25] g1_b2__0/I2}, {ARG[26] g1_b2__0/I3}, {ARG[27] g1_b2__0/I4}, {ARG[28] g1_b2__0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h6EEEC6AFE0335345, 
LOC: SLICE_X58Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b3 - 
nets: {g1_b3_n_0 g1_b3/O}, {ARG[23] g1_b3/I0}, {ARG[24] g1_b3/I1}, {ARG[25] g1_b3/I2}, {ARG[26] g1_b3/I3}, {ARG[27] g1_b3/I4}, {ARG[28] g1_b3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h5839CD07B1AFF3A9, 
LOC: SLICE_X76Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b3__0 - 
nets: {g1_b3__0_n_0 g1_b3__0/O}, {ARG[23] g1_b3__0/I0}, {ARG[24] g1_b3__0/I1}, {ARG[25] g1_b3__0/I2}, {ARG[26] g1_b3__0/I3}, {ARG[27] g1_b3__0/I4}, {ARG[28] g1_b3__0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h5D9DD7108429BF19, 
LOC: SLICE_X55Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b4 - 
nets: {g1_b4_n_0 g1_b4/O}, {ARG[23] g1_b4/I0}, {ARG[24] g1_b4/I1}, {ARG[25] g1_b4/I2}, {ARG[26] g1_b4/I3}, {ARG[27] g1_b4/I4}, {ARG[28] g1_b4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h1F52631DF9CCA1CE, 
LOC: SLICE_X79Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b4__0 - 
nets: {g1_b4__0_n_0 g1_b4__0/O}, {ARG[23] g1_b4__0/I0}, {ARG[24] g1_b4__0/I1}, {ARG[25] g1_b4__0/I2}, {ARG[26] g1_b4__0/I3}, {ARG[27] g1_b4__0/I4}, {ARG[28] g1_b4__0/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h359B568D6B11E250, 
LOC: SLICE_X56Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b5 - 
nets: {g1_b5_n_0 g1_b5/O}, {ARG[23] g1_b5/I0}, {ARG[24] g1_b5/I1}, {ARG[25] g1_b5/I2}, {ARG[26] g1_b5/I3}, {ARG[27] g1_b5/I4}, {ARG[28] g1_b5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h1E735270AF024B74, 
LOC: SLICE_X79Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b5__0 - 
nets: {g1_b5__0_n_0 g1_b5__0/O}, {ARG[23] g1_b5__0/I0}, {ARG[24] g1_b5__0/I1}, {ARG[25] g1_b5__0/I2}, {ARG[26] g1_b5__0/I3}, {ARG[27] g1_b5__0/I4}, {ARG[28] g1_b5__0/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h5379890C8ADB8455, 
LOC: SLICE_X56Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b6 - 
nets: {g1_b6_n_0 g1_b6/O}, {ARG[23] g1_b6/I0}, {ARG[24] g1_b6/I1}, {ARG[25] g1_b6/I2}, {ARG[26] g1_b6/I3}, {ARG[27] g1_b6/I4}, {ARG[28] g1_b6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h25E257570113710A, 
LOC: SLICE_X79Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b6__0 - 
nets: {g1_b6__0_n_0 g1_b6__0/O}, {ARG[23] g1_b6__0/I0}, {ARG[24] g1_b6__0/I1}, {ARG[25] g1_b6__0/I2}, {ARG[26] g1_b6__0/I3}, {ARG[27] g1_b6__0/I4}, {ARG[28] g1_b6__0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h65C4FB6C470B195F, 
LOC: SLICE_X56Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b7 - 
nets: {g1_b7_n_0 g1_b7/O}, {ARG[23] g1_b7/I0}, {ARG[24] g1_b7/I1}, {ARG[25] g1_b7/I2}, {ARG[26] g1_b7/I3}, {ARG[27] g1_b7/I4}, {ARG[28] g1_b7/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h4D451478CE575CDC, 
LOC: SLICE_X78Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b7__0 - 
nets: {g1_b7__0_n_0 g1_b7__0/O}, {ARG[23] g1_b7__0/I0}, {ARG[24] g1_b7__0/I1}, {ARG[25] g1_b7__0/I2}, {ARG[26] g1_b7__0/I3}, {ARG[27] g1_b7__0/I4}, {ARG[28] g1_b7__0/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h4AE8A388692F954A, 
LOC: SLICE_X56Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b8 - 
nets: {g1_b8_n_0 g1_b8/O}, {ARG[23] g1_b8/I0}, {ARG[24] g1_b8/I1}, {ARG[25] g1_b8/I2}, {ARG[26] g1_b8/I3}, {ARG[27] g1_b8/I4}, {ARG[28] g1_b8/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0D373BB1760DEDB7, 
LOC: SLICE_X76Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b8__0 - 
nets: {g1_b8__0_n_0 g1_b8__0/O}, {ARG[23] g1_b8__0/I0}, {ARG[24] g1_b8__0/I1}, {ARG[25] g1_b8__0/I2}, {ARG[26] g1_b8__0/I3}, {ARG[27] g1_b8__0/I4}, {ARG[28] g1_b8__0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h402DD45480D4FF49, 
LOC: SLICE_X59Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b9 - 
nets: {g1_b9_n_0 g1_b9/O}, {ARG[23] g1_b9/I0}, {ARG[24] g1_b9/I1}, {ARG[25] g1_b9/I2}, {ARG[26] g1_b9/I3}, {ARG[27] g1_b9/I4}, {ARG[28] g1_b9/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h12325E760D35B9B9, 
LOC: SLICE_X79Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

g1_b9__0 - 
nets: {g1_b9__0_n_0 g1_b9__0/O}, {ARG[23] g1_b9__0/I0}, {ARG[24] g1_b9__0/I1}, {ARG[25] g1_b9__0/I2}, {ARG[26] g1_b9__0/I3}, {ARG[27] g1_b9__0/I4}, {ARG[28] g1_b9__0/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h3861F94D8100D5AF, 
LOC: SLICE_X56Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

n[3][0]_i_10 - 
nets: {n[3][0]_i_10_n_0 n[3][0]_i_10/O}, {n_reg[3]0__2_n_97 n[3][0]_i_10/I0}, {n_reg[3]0_n_97 n[3][0]_i_10/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y187, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][0]_i_11 - 
nets: {n[3][0]_i_11_n_0 n[3][0]_i_11/O}, {n_reg[3]0__2_n_98 n[3][0]_i_11/I0}, {n_reg[3]0_n_98 n[3][0]_i_11/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y187, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][0]_i_13 - 
nets: {n[3][0]_i_13_n_0 n[3][0]_i_13/O}, {n_reg[3]0__2_n_99 n[3][0]_i_13/I0}, {n_reg[3]0_n_99 n[3][0]_i_13/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][0]_i_14 - 
nets: {n[3][0]_i_14_n_0 n[3][0]_i_14/O}, {n_reg[3]0__2_n_100 n[3][0]_i_14/I0}, {n_reg[3]0_n_100 n[3][0]_i_14/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][0]_i_15 - 
nets: {n[3][0]_i_15_n_0 n[3][0]_i_15/O}, {n_reg[3]0__2_n_101 n[3][0]_i_15/I0}, {n_reg[3]0_n_101 n[3][0]_i_15/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][0]_i_16 - 
nets: {n[3][0]_i_16_n_0 n[3][0]_i_16/O}, {n_reg[3]0__2_n_102 n[3][0]_i_16/I0}, {n_reg[3]0_n_102 n[3][0]_i_16/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][0]_i_17 - 
nets: {n[3][0]_i_17_n_0 n[3][0]_i_17/O}, {n_reg[3]0__2_n_103 n[3][0]_i_17/I0}, {n_reg[3]0_n_103 n[3][0]_i_17/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][0]_i_18 - 
nets: {n[3][0]_i_18_n_0 n[3][0]_i_18/O}, {n_reg[3]0__2_n_104 n[3][0]_i_18/I0}, {n_reg[3]0_n_104 n[3][0]_i_18/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][0]_i_19 - 
nets: {n[3][0]_i_19_n_0 n[3][0]_i_19/O}, {n_reg[3]0__2_n_105 n[3][0]_i_19/I0}, {n_reg[3]0_n_105 n[3][0]_i_19/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][0]_i_3 - 
nets: {n[3][0]_i_3_n_0 n[3][0]_i_3/O}, {n_reg[3]0__2_n_91 n[3][0]_i_3/I0}, {n_reg[3]0_n_91 n[3][0]_i_3/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y188, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][0]_i_4 - 
nets: {n[3][0]_i_4_n_0 n[3][0]_i_4/O}, {n_reg[3]0__2_n_92 n[3][0]_i_4/I0}, {n_reg[3]0_n_92 n[3][0]_i_4/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y188, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][0]_i_5 - 
nets: {n[3][0]_i_5_n_0 n[3][0]_i_5/O}, {n_reg[3]0__2_n_93 n[3][0]_i_5/I0}, {n_reg[3]0_n_93 n[3][0]_i_5/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y188, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][0]_i_6 - 
nets: {n[3][0]_i_6_n_0 n[3][0]_i_6/O}, {n_reg[3]0__2_n_94 n[3][0]_i_6/I0}, {n_reg[3]0_n_94 n[3][0]_i_6/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y188, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][0]_i_8 - 
nets: {n[3][0]_i_8_n_0 n[3][0]_i_8/O}, {n_reg[3]0__2_n_95 n[3][0]_i_8/I0}, {n_reg[3]0_n_95 n[3][0]_i_8/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y187, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][0]_i_9 - 
nets: {n[3][0]_i_9_n_0 n[3][0]_i_9/O}, {n_reg[3]0__2_n_96 n[3][0]_i_9/I0}, {n_reg[3]0_n_96 n[3][0]_i_9/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y187, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][12]_i_2 - 
nets: {n[3][12]_i_2_n_0 n[3][12]_i_2/O}, {n_reg[3]0__2_n_79 n[3][12]_i_2/I0}, {n_reg[3]0__0_n_96 n[3][12]_i_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y191, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][12]_i_3 - 
nets: {n[3][12]_i_3_n_0 n[3][12]_i_3/O}, {n_reg[3]0__2_n_80 n[3][12]_i_3/I0}, {n_reg[3]0__0_n_97 n[3][12]_i_3/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y191, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][12]_i_4 - 
nets: {n[3][12]_i_4_n_0 n[3][12]_i_4/O}, {n_reg[3]0__2_n_81 n[3][12]_i_4/I0}, {n_reg[3]0__0_n_98 n[3][12]_i_4/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y191, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][12]_i_5 - 
nets: {n[3][12]_i_5_n_0 n[3][12]_i_5/O}, {n_reg[3]0__2_n_82 n[3][12]_i_5/I0}, {n_reg[3]0__0_n_99 n[3][12]_i_5/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y191, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][16]_i_2 - 
nets: {n[3][16]_i_2_n_0 n[3][16]_i_2/O}, {n_reg[3]0__2_n_75 n[3][16]_i_2/I0}, {n_reg[3]0__0_n_92 n[3][16]_i_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y192, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][16]_i_3 - 
nets: {n[3][16]_i_3_n_0 n[3][16]_i_3/O}, {n_reg[3]0__2_n_76 n[3][16]_i_3/I0}, {n_reg[3]0__0_n_93 n[3][16]_i_3/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y192, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][16]_i_4 - 
nets: {n[3][16]_i_4_n_0 n[3][16]_i_4/O}, {n_reg[3]0__2_n_77 n[3][16]_i_4/I0}, {n_reg[3]0__0_n_94 n[3][16]_i_4/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y192, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][16]_i_5 - 
nets: {n[3][16]_i_5_n_0 n[3][16]_i_5/O}, {n_reg[3]0__2_n_78 n[3][16]_i_5/I0}, {n_reg[3]0__0_n_95 n[3][16]_i_5/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y192, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][20]_i_2 - 
nets: {n[3][20]_i_2_n_0 n[3][20]_i_2/O}, {n_reg[3]0__2_n_71 n[3][20]_i_2/I0}, {n_reg[3]0__0_n_88 n[3][20]_i_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y193, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][20]_i_3 - 
nets: {n[3][20]_i_3_n_0 n[3][20]_i_3/O}, {n_reg[3]0__2_n_72 n[3][20]_i_3/I0}, {n_reg[3]0__0_n_89 n[3][20]_i_3/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y193, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][20]_i_4 - 
nets: {n[3][20]_i_4_n_0 n[3][20]_i_4/O}, {n_reg[3]0__2_n_73 n[3][20]_i_4/I0}, {n_reg[3]0__0_n_90 n[3][20]_i_4/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y193, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][20]_i_5 - 
nets: {n[3][20]_i_5_n_0 n[3][20]_i_5/O}, {n_reg[3]0__2_n_74 n[3][20]_i_5/I0}, {n_reg[3]0__0_n_91 n[3][20]_i_5/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y193, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][24]_i_2 - 
nets: {n[3][24]_i_2_n_0 n[3][24]_i_2/O}, {n_reg[3]0__2_n_67 n[3][24]_i_2/I0}, {n_reg[3]0__0_n_84 n[3][24]_i_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y194, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][24]_i_3 - 
nets: {n[3][24]_i_3_n_0 n[3][24]_i_3/O}, {n_reg[3]0__2_n_68 n[3][24]_i_3/I0}, {n_reg[3]0__0_n_85 n[3][24]_i_3/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y194, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][24]_i_4 - 
nets: {n[3][24]_i_4_n_0 n[3][24]_i_4/O}, {n_reg[3]0__2_n_69 n[3][24]_i_4/I0}, {n_reg[3]0__0_n_86 n[3][24]_i_4/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y194, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][24]_i_5 - 
nets: {n[3][24]_i_5_n_0 n[3][24]_i_5/O}, {n_reg[3]0__2_n_70 n[3][24]_i_5/I0}, {n_reg[3]0__0_n_87 n[3][24]_i_5/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y194, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][28]_i_2 - 
nets: {n[3][28]_i_2_n_0 n[3][28]_i_2/O}, {n_reg[3]0__2_n_63 n[3][28]_i_2/I0}, {n_reg[3]0__0_n_80 n[3][28]_i_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y195, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][28]_i_3 - 
nets: {n[3][28]_i_3_n_0 n[3][28]_i_3/O}, {n_reg[3]0__2_n_64 n[3][28]_i_3/I0}, {n_reg[3]0__0_n_81 n[3][28]_i_3/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y195, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][28]_i_4 - 
nets: {n[3][28]_i_4_n_0 n[3][28]_i_4/O}, {n_reg[3]0__2_n_65 n[3][28]_i_4/I0}, {n_reg[3]0__0_n_82 n[3][28]_i_4/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y195, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][28]_i_5 - 
nets: {n[3][28]_i_5_n_0 n[3][28]_i_5/O}, {n_reg[3]0__2_n_66 n[3][28]_i_5/I0}, {n_reg[3]0__0_n_83 n[3][28]_i_5/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y195, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][31]_i_1 - 
nets: {RSTA n[3][31]_i_1/O}, {res n[3][31]_i_1/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X69Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n[3][31]_i_3 - 
nets: {n[3][31]_i_3_n_0 n[3][31]_i_3/O}, {n_reg[3]0__2_n_60 n[3][31]_i_3/I0}, {n_reg[3]0__0_n_77 n[3][31]_i_3/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y196, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][31]_i_4 - 
nets: {n[3][31]_i_4_n_0 n[3][31]_i_4/O}, {n_reg[3]0__2_n_61 n[3][31]_i_4/I0}, {n_reg[3]0__0_n_78 n[3][31]_i_4/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y196, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][31]_i_5 - 
nets: {n[3][31]_i_5_n_0 n[3][31]_i_5/O}, {n_reg[3]0__2_n_62 n[3][31]_i_5/I0}, {n_reg[3]0__0_n_79 n[3][31]_i_5/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y196, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][4]_i_2 - 
nets: {n[3][4]_i_2_n_0 n[3][4]_i_2/O}, {n_reg[3]0__2_n_87 n[3][4]_i_2/I0}, {n_reg[3]0__0_n_104 n[3][4]_i_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y189, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][4]_i_3 - 
nets: {n[3][4]_i_3_n_0 n[3][4]_i_3/O}, {n_reg[3]0__2_n_88 n[3][4]_i_3/I0}, {n_reg[3]0__0_n_105 n[3][4]_i_3/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y189, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][4]_i_4 - 
nets: {n[3][4]_i_4_n_0 n[3][4]_i_4/O}, {n_reg[3]0__2_n_89 n[3][4]_i_4/I0}, {n_reg[3]0_n_89 n[3][4]_i_4/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y189, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][4]_i_5 - 
nets: {n[3][4]_i_5_n_0 n[3][4]_i_5/O}, {n_reg[3]0__2_n_90 n[3][4]_i_5/I0}, {n_reg[3]0_n_90 n[3][4]_i_5/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y189, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][8]_i_2 - 
nets: {n[3][8]_i_2_n_0 n[3][8]_i_2/O}, {n_reg[3]0__2_n_83 n[3][8]_i_2/I0}, {n_reg[3]0__0_n_100 n[3][8]_i_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y190, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][8]_i_3 - 
nets: {n[3][8]_i_3_n_0 n[3][8]_i_3/O}, {n_reg[3]0__2_n_84 n[3][8]_i_3/I0}, {n_reg[3]0__0_n_101 n[3][8]_i_3/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y190, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][8]_i_4 - 
nets: {n[3][8]_i_4_n_0 n[3][8]_i_4/O}, {n_reg[3]0__2_n_85 n[3][8]_i_4/I0}, {n_reg[3]0__0_n_102 n[3][8]_i_4/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y190, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n[3][8]_i_5 - 
nets: {n[3][8]_i_5_n_0 n[3][8]_i_5/O}, {n_reg[3]0__2_n_86 n[3][8]_i_5/I0}, {n_reg[3]0__0_n_103 n[3][8]_i_5/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X59Y190, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[1]0 - 
nets: { n_reg[1]0/ACOUT[29]}, { n_reg[1]0/ACOUT[28]}, { n_reg[1]0/ACOUT[27]}, { n_reg[1]0/ACOUT[26]}, { n_reg[1]0/ACOUT[25]}, { n_reg[1]0/ACOUT[24]}, { n_reg[1]0/ACOUT[23]}, { n_reg[1]0/ACOUT[22]}, { n_reg[1]0/ACOUT[21]}, { n_reg[1]0/ACOUT[20]}, { n_reg[1]0/ACOUT[19]}, { n_reg[1]0/ACOUT[18]}, { n_reg[1]0/ACOUT[17]}, { n_reg[1]0/ACOUT[16]}, { n_reg[1]0/ACOUT[15]}, { n_reg[1]0/ACOUT[14]}, { n_reg[1]0/ACOUT[13]}, { n_reg[1]0/ACOUT[12]}, { n_reg[1]0/ACOUT[11]}, { n_reg[1]0/ACOUT[10]}, { n_reg[1]0/ACOUT[9]}, { n_reg[1]0/ACOUT[8]}, { n_reg[1]0/ACOUT[7]}, { n_reg[1]0/ACOUT[6]}, { n_reg[1]0/ACOUT[5]}, { n_reg[1]0/ACOUT[4]}, { n_reg[1]0/ACOUT[3]}, { n_reg[1]0/ACOUT[2]}, { n_reg[1]0/ACOUT[1]}, { n_reg[1]0/ACOUT[0]}, { n_reg[1]0/BCOUT[17]}, { n_reg[1]0/BCOUT[16]}, { n_reg[1]0/BCOUT[15]}, { n_reg[1]0/BCOUT[14]}, { n_reg[1]0/BCOUT[13]}, { n_reg[1]0/BCOUT[12]}, { n_reg[1]0/BCOUT[11]}, { n_reg[1]0/BCOUT[10]}, { n_reg[1]0/BCOUT[9]}, { n_reg[1]0/BCOUT[8]}, { n_reg[1]0/BCOUT[7]}, { n_reg[1]0/BCOUT[6]}, { n_reg[1]0/BCOUT[5]}, { n_reg[1]0/BCOUT[4]}, { n_reg[1]0/BCOUT[3]}, { n_reg[1]0/BCOUT[2]}, { n_reg[1]0/BCOUT[1]}, { n_reg[1]0/BCOUT[0]}, { n_reg[1]0/CARRYCASCOUT}, { n_reg[1]0/CARRYOUT[3]}, { n_reg[1]0/CARRYOUT[2]}, { n_reg[1]0/CARRYOUT[1]}, { n_reg[1]0/CARRYOUT[0]}, { n_reg[1]0/MULTSIGNOUT}, { n_reg[1]0/OVERFLOW}, { n_reg[1]0/PATTERNBDETECT}, { n_reg[1]0/PATTERNDETECT}, {n_reg[1]0_n_106 n_reg[1]0/PCOUT[47]}, {n_reg[1]0_n_107 n_reg[1]0/PCOUT[46]}, {n_reg[1]0_n_108 n_reg[1]0/PCOUT[45]}, {n_reg[1]0_n_109 n_reg[1]0/PCOUT[44]}, {n_reg[1]0_n_110 n_reg[1]0/PCOUT[43]}, {n_reg[1]0_n_111 n_reg[1]0/PCOUT[42]}, {n_reg[1]0_n_112 n_reg[1]0/PCOUT[41]}, {n_reg[1]0_n_113 n_reg[1]0/PCOUT[40]}, {n_reg[1]0_n_114 n_reg[1]0/PCOUT[39]}, {n_reg[1]0_n_115 n_reg[1]0/PCOUT[38]}, {n_reg[1]0_n_116 n_reg[1]0/PCOUT[37]}, {n_reg[1]0_n_117 n_reg[1]0/PCOUT[36]}, {n_reg[1]0_n_118 n_reg[1]0/PCOUT[35]}, {n_reg[1]0_n_119 n_reg[1]0/PCOUT[34]}, {n_reg[1]0_n_120 n_reg[1]0/PCOUT[33]}, {n_reg[1]0_n_121 n_reg[1]0/PCOUT[32]}, {n_reg[1]0_n_122 n_reg[1]0/PCOUT[31]}, {n_reg[1]0_n_123 n_reg[1]0/PCOUT[30]}, {n_reg[1]0_n_124 n_reg[1]0/PCOUT[29]}, {n_reg[1]0_n_125 n_reg[1]0/PCOUT[28]}, {n_reg[1]0_n_126 n_reg[1]0/PCOUT[27]}, {n_reg[1]0_n_127 n_reg[1]0/PCOUT[26]}, {n_reg[1]0_n_128 n_reg[1]0/PCOUT[25]}, {n_reg[1]0_n_129 n_reg[1]0/PCOUT[24]}, {n_reg[1]0_n_130 n_reg[1]0/PCOUT[23]}, {n_reg[1]0_n_131 n_reg[1]0/PCOUT[22]}, {n_reg[1]0_n_132 n_reg[1]0/PCOUT[21]}, {n_reg[1]0_n_133 n_reg[1]0/PCOUT[20]}, {n_reg[1]0_n_134 n_reg[1]0/PCOUT[19]}, {n_reg[1]0_n_135 n_reg[1]0/PCOUT[18]}, {n_reg[1]0_n_136 n_reg[1]0/PCOUT[17]}, {n_reg[1]0_n_137 n_reg[1]0/PCOUT[16]}, {n_reg[1]0_n_138 n_reg[1]0/PCOUT[15]}, {n_reg[1]0_n_139 n_reg[1]0/PCOUT[14]}, {n_reg[1]0_n_140 n_reg[1]0/PCOUT[13]}, {n_reg[1]0_n_141 n_reg[1]0/PCOUT[12]}, {n_reg[1]0_n_142 n_reg[1]0/PCOUT[11]}, {n_reg[1]0_n_143 n_reg[1]0/PCOUT[10]}, {n_reg[1]0_n_144 n_reg[1]0/PCOUT[9]}, {n_reg[1]0_n_145 n_reg[1]0/PCOUT[8]}, {n_reg[1]0_n_146 n_reg[1]0/PCOUT[7]}, {n_reg[1]0_n_147 n_reg[1]0/PCOUT[6]}, {n_reg[1]0_n_148 n_reg[1]0/PCOUT[5]}, {n_reg[1]0_n_149 n_reg[1]0/PCOUT[4]}, {n_reg[1]0_n_150 n_reg[1]0/PCOUT[3]}, {n_reg[1]0_n_151 n_reg[1]0/PCOUT[2]}, {n_reg[1]0_n_152 n_reg[1]0/PCOUT[1]}, {n_reg[1]0_n_153 n_reg[1]0/PCOUT[0]}, { n_reg[1]0/P[47]}, { n_reg[1]0/P[46]}, { n_reg[1]0/P[45]}, { n_reg[1]0/P[44]}, { n_reg[1]0/P[43]}, { n_reg[1]0/P[42]}, { n_reg[1]0/P[41]}, { n_reg[1]0/P[40]}, { n_reg[1]0/P[39]}, { n_reg[1]0/P[38]}, { n_reg[1]0/P[37]}, { n_reg[1]0/P[36]}, { n_reg[1]0/P[35]}, { n_reg[1]0/P[34]}, { n_reg[1]0/P[33]}, { n_reg[1]0/P[32]}, { n_reg[1]0/P[31]}, { n_reg[1]0/P[30]}, { n_reg[1]0/P[29]}, { n_reg[1]0/P[28]}, { n_reg[1]0/P[27]}, { n_reg[1]0/P[26]}, { n_reg[1]0/P[25]}, { n_reg[1]0/P[24]}, { n_reg[1]0/P[23]}, { n_reg[1]0/P[22]}, { n_reg[1]0/P[21]}, { n_reg[1]0/P[20]}, { n_reg[1]0/P[19]}, { n_reg[1]0/P[18]}, { n_reg[1]0/P[17]}, {n_reg[1]0_n_89 n_reg[1]0/P[16]}, {n_reg[1]0_n_90 n_reg[1]0/P[15]}, {n_reg[1]0_n_91 n_reg[1]0/P[14]}, {n_reg[1]0_n_92 n_reg[1]0/P[13]}, {n_reg[1]0_n_93 n_reg[1]0/P[12]}, {n_reg[1]0_n_94 n_reg[1]0/P[11]}, {n_reg[1]0_n_95 n_reg[1]0/P[10]}, {n_reg[1]0_n_96 n_reg[1]0/P[9]}, {n_reg[1]0_n_97 n_reg[1]0/P[8]}, {n_reg[1]0_n_98 n_reg[1]0/P[7]}, {n_reg[1]0_n_99 n_reg[1]0/P[6]}, {n_reg[1]0_n_100 n_reg[1]0/P[5]}, {n_reg[1]0_n_101 n_reg[1]0/P[4]}, {n_reg[1]0_n_102 n_reg[1]0/P[3]}, {n_reg[1]0_n_103 n_reg[1]0/P[2]}, {n_reg[1]0_n_104 n_reg[1]0/P[1]}, {n_reg[1]0_n_105 n_reg[1]0/P[0]}, { n_reg[1]0/UNDERFLOW}, {<const0> n_reg[1]0/ACIN[29]}, {<const0> n_reg[1]0/ACIN[28]}, {<const0> n_reg[1]0/ACIN[27]}, {<const0> n_reg[1]0/ACIN[26]}, {<const0> n_reg[1]0/ACIN[25]}, {<const0> n_reg[1]0/ACIN[24]}, {<const0> n_reg[1]0/ACIN[23]}, {<const0> n_reg[1]0/ACIN[22]}, {<const0> n_reg[1]0/ACIN[21]}, {<const0> n_reg[1]0/ACIN[20]}, {<const0> n_reg[1]0/ACIN[19]}, {<const0> n_reg[1]0/ACIN[18]}, {<const0> n_reg[1]0/ACIN[17]}, {<const0> n_reg[1]0/ACIN[16]}, {<const0> n_reg[1]0/ACIN[15]}, {<const0> n_reg[1]0/ACIN[14]}, {<const0> n_reg[1]0/ACIN[13]}, {<const0> n_reg[1]0/ACIN[12]}, {<const0> n_reg[1]0/ACIN[11]}, {<const0> n_reg[1]0/ACIN[10]}, {<const0> n_reg[1]0/ACIN[9]}, {<const0> n_reg[1]0/ACIN[8]}, {<const0> n_reg[1]0/ACIN[7]}, {<const0> n_reg[1]0/ACIN[6]}, {<const0> n_reg[1]0/ACIN[5]}, {<const0> n_reg[1]0/ACIN[4]}, {<const0> n_reg[1]0/ACIN[3]}, {<const0> n_reg[1]0/ACIN[2]}, {<const0> n_reg[1]0/ACIN[1]}, {<const0> n_reg[1]0/ACIN[0]}, {<const0> n_reg[1]0/ALUMODE[3]}, {<const0> n_reg[1]0/ALUMODE[2]}, {<const0> n_reg[1]0/ALUMODE[1]}, {<const0> n_reg[1]0/ALUMODE[0]}, {<const0> n_reg[1]0/A[29]}, {<const0> n_reg[1]0/A[28]}, {<const0> n_reg[1]0/A[27]}, {<const0> n_reg[1]0/A[26]}, {<const0> n_reg[1]0/A[25]}, {<const0> n_reg[1]0/A[24]}, {<const0> n_reg[1]0/A[23]}, {<const0> n_reg[1]0/A[22]}, {<const0> n_reg[1]0/A[21]}, {<const0> n_reg[1]0/A[20]}, {<const0> n_reg[1]0/A[19]}, {<const0> n_reg[1]0/A[18]}, {<const0> n_reg[1]0/A[17]}, {n_reg[1]0_i_1_n_0 n_reg[1]0/A[16]}, {n_reg[1]0_i_2_n_0 n_reg[1]0/A[15]}, {n_reg[1]0_i_3_n_0 n_reg[1]0/A[14]}, {n_reg[1]0_i_4_n_0 n_reg[1]0/A[13]}, {n_reg[1]0_i_5_n_0 n_reg[1]0/A[12]}, {n_reg[1]0_i_6_n_0 n_reg[1]0/A[11]}, {n_reg[1]0_i_7_n_0 n_reg[1]0/A[10]}, {n_reg[1]0_i_8_n_0 n_reg[1]0/A[9]}, {n_reg[1]0_i_9_n_0 n_reg[1]0/A[8]}, {n_reg[1]0_i_10_n_0 n_reg[1]0/A[7]}, {n_reg[1]0_i_11_n_0 n_reg[1]0/A[6]}, {n_reg[1]0_i_12_n_0 n_reg[1]0/A[5]}, {n_reg[1]0_i_13_n_0 n_reg[1]0/A[4]}, {n_reg[1]0_i_14_n_0 n_reg[1]0/A[3]}, {n_reg[1]0_i_15_n_0 n_reg[1]0/A[2]}, {n_reg[1]0_i_16_n_0 n_reg[1]0/A[1]}, {n_reg[1]0_i_17_n_0 n_reg[1]0/A[0]}, {<const0> n_reg[1]0/BCIN[17]}, {<const0> n_reg[1]0/BCIN[16]}, {<const0> n_reg[1]0/BCIN[15]}, {<const0> n_reg[1]0/BCIN[14]}, {<const0> n_reg[1]0/BCIN[13]}, {<const0> n_reg[1]0/BCIN[12]}, {<const0> n_reg[1]0/BCIN[11]}, {<const0> n_reg[1]0/BCIN[10]}, {<const0> n_reg[1]0/BCIN[9]}, {<const0> n_reg[1]0/BCIN[8]}, {<const0> n_reg[1]0/BCIN[7]}, {<const0> n_reg[1]0/BCIN[6]}, {<const0> n_reg[1]0/BCIN[5]}, {<const0> n_reg[1]0/BCIN[4]}, {<const0> n_reg[1]0/BCIN[3]}, {<const0> n_reg[1]0/BCIN[2]}, {<const0> n_reg[1]0/BCIN[1]}, {<const0> n_reg[1]0/BCIN[0]}, {<const0> n_reg[1]0/B[17]}, {<const0> n_reg[1]0/B[16]}, {<const0> n_reg[1]0/B[15]}, {ARG[31] n_reg[1]0/B[14]}, {ARG[30] n_reg[1]0/B[13]}, {ARG[29] n_reg[1]0/B[12]}, {ARG[28] n_reg[1]0/B[11]}, {ARG[27] n_reg[1]0/B[10]}, {ARG[26] n_reg[1]0/B[9]}, {ARG[25] n_reg[1]0/B[8]}, {ARG[24] n_reg[1]0/B[7]}, {ARG[23] n_reg[1]0/B[6]}, {ARG[22] n_reg[1]0/B[5]}, {ARG[21] n_reg[1]0/B[4]}, {ARG[20] n_reg[1]0/B[3]}, {ARG[19] n_reg[1]0/B[2]}, {ARG[18] n_reg[1]0/B[1]}, {ARG[17] n_reg[1]0/B[0]}, {<const0> n_reg[1]0/CARRYCASCIN}, {<const0> n_reg[1]0/CARRYIN}, {<const0> n_reg[1]0/CARRYINSEL[2]}, {<const0> n_reg[1]0/CARRYINSEL[1]}, {<const0> n_reg[1]0/CARRYINSEL[0]}, {<const0> n_reg[1]0/CEA1}, {<const1> n_reg[1]0/CEA2}, {<const0> n_reg[1]0/CEAD}, {<const0> n_reg[1]0/CEALUMODE}, {<const0> n_reg[1]0/CEB1}, {<const1> n_reg[1]0/CEB2}, {<const0> n_reg[1]0/CEC}, {<const0> n_reg[1]0/CECARRYIN}, {<const0> n_reg[1]0/CECTRL}, {<const0> n_reg[1]0/CED}, {<const0> n_reg[1]0/CEINMODE}, {<const0> n_reg[1]0/CEM}, {<const0> n_reg[1]0/CEP}, {clk n_reg[1]0/CLK}, {VCC_2 n_reg[1]0/C[47]}, {VCC_2 n_reg[1]0/C[46]}, {VCC_2 n_reg[1]0/C[45]}, {VCC_2 n_reg[1]0/C[44]}, {VCC_2 n_reg[1]0/C[43]}, {VCC_2 n_reg[1]0/C[42]}, {VCC_2 n_reg[1]0/C[41]}, {VCC_2 n_reg[1]0/C[40]}, {VCC_2 n_reg[1]0/C[39]}, {VCC_2 n_reg[1]0/C[38]}, {VCC_2 n_reg[1]0/C[37]}, {VCC_2 n_reg[1]0/C[36]}, {VCC_2 n_reg[1]0/C[35]}, {VCC_2 n_reg[1]0/C[34]}, {VCC_2 n_reg[1]0/C[33]}, {VCC_2 n_reg[1]0/C[32]}, {VCC_2 n_reg[1]0/C[31]}, {VCC_2 n_reg[1]0/C[30]}, {VCC_2 n_reg[1]0/C[29]}, {VCC_2 n_reg[1]0/C[28]}, {VCC_2 n_reg[1]0/C[27]}, {VCC_2 n_reg[1]0/C[26]}, {VCC_2 n_reg[1]0/C[25]}, {VCC_2 n_reg[1]0/C[24]}, {VCC_2 n_reg[1]0/C[23]}, {VCC_2 n_reg[1]0/C[22]}, {VCC_2 n_reg[1]0/C[21]}, {VCC_2 n_reg[1]0/C[20]}, {VCC_2 n_reg[1]0/C[19]}, {VCC_2 n_reg[1]0/C[18]}, {VCC_2 n_reg[1]0/C[17]}, {VCC_2 n_reg[1]0/C[16]}, {VCC_2 n_reg[1]0/C[15]}, {VCC_2 n_reg[1]0/C[14]}, {VCC_2 n_reg[1]0/C[13]}, {VCC_2 n_reg[1]0/C[12]}, {VCC_2 n_reg[1]0/C[11]}, {VCC_2 n_reg[1]0/C[10]}, {VCC_2 n_reg[1]0/C[9]}, {VCC_2 n_reg[1]0/C[8]}, {VCC_2 n_reg[1]0/C[7]}, {VCC_2 n_reg[1]0/C[6]}, {VCC_2 n_reg[1]0/C[5]}, {VCC_2 n_reg[1]0/C[4]}, {VCC_2 n_reg[1]0/C[3]}, {VCC_2 n_reg[1]0/C[2]}, {VCC_2 n_reg[1]0/C[1]}, {VCC_2 n_reg[1]0/C[0]}, {GND_2 n_reg[1]0/D[24]}, {GND_2 n_reg[1]0/D[23]}, {GND_2 n_reg[1]0/D[22]}, {GND_2 n_reg[1]0/D[21]}, {GND_2 n_reg[1]0/D[20]}, {GND_2 n_reg[1]0/D[19]}, {GND_2 n_reg[1]0/D[18]}, {GND_2 n_reg[1]0/D[17]}, {GND_2 n_reg[1]0/D[16]}, {GND_2 n_reg[1]0/D[15]}, {GND_2 n_reg[1]0/D[14]}, {GND_2 n_reg[1]0/D[13]}, {GND_2 n_reg[1]0/D[12]}, {GND_2 n_reg[1]0/D[11]}, {GND_2 n_reg[1]0/D[10]}, {GND_2 n_reg[1]0/D[9]}, {GND_2 n_reg[1]0/D[8]}, {GND_2 n_reg[1]0/D[7]}, {GND_2 n_reg[1]0/D[6]}, {GND_2 n_reg[1]0/D[5]}, {GND_2 n_reg[1]0/D[4]}, {GND_2 n_reg[1]0/D[3]}, {GND_2 n_reg[1]0/D[2]}, {GND_2 n_reg[1]0/D[1]}, {GND_2 n_reg[1]0/D[0]}, {<const0> n_reg[1]0/INMODE[4]}, {<const0> n_reg[1]0/INMODE[3]}, {<const0> n_reg[1]0/INMODE[2]}, {<const0> n_reg[1]0/INMODE[1]}, {<const0> n_reg[1]0/INMODE[0]}, {<const0> n_reg[1]0/MULTSIGNIN}, {<const0> n_reg[1]0/OPMODE[6]}, {<const0> n_reg[1]0/OPMODE[5]}, {<const0> n_reg[1]0/OPMODE[4]}, {<const0> n_reg[1]0/OPMODE[3]}, {<const1> n_reg[1]0/OPMODE[2]}, {<const0> n_reg[1]0/OPMODE[1]}, {<const1> n_reg[1]0/OPMODE[0]}, {<const0> n_reg[1]0/PCIN[47]}, {<const0> n_reg[1]0/PCIN[46]}, {<const0> n_reg[1]0/PCIN[45]}, {<const0> n_reg[1]0/PCIN[44]}, {<const0> n_reg[1]0/PCIN[43]}, {<const0> n_reg[1]0/PCIN[42]}, {<const0> n_reg[1]0/PCIN[41]}, {<const0> n_reg[1]0/PCIN[40]}, {<const0> n_reg[1]0/PCIN[39]}, {<const0> n_reg[1]0/PCIN[38]}, {<const0> n_reg[1]0/PCIN[37]}, {<const0> n_reg[1]0/PCIN[36]}, {<const0> n_reg[1]0/PCIN[35]}, {<const0> n_reg[1]0/PCIN[34]}, {<const0> n_reg[1]0/PCIN[33]}, {<const0> n_reg[1]0/PCIN[32]}, {<const0> n_reg[1]0/PCIN[31]}, {<const0> n_reg[1]0/PCIN[30]}, {<const0> n_reg[1]0/PCIN[29]}, {<const0> n_reg[1]0/PCIN[28]}, {<const0> n_reg[1]0/PCIN[27]}, {<const0> n_reg[1]0/PCIN[26]}, {<const0> n_reg[1]0/PCIN[25]}, {<const0> n_reg[1]0/PCIN[24]}, {<const0> n_reg[1]0/PCIN[23]}, {<const0> n_reg[1]0/PCIN[22]}, {<const0> n_reg[1]0/PCIN[21]}, {<const0> n_reg[1]0/PCIN[20]}, {<const0> n_reg[1]0/PCIN[19]}, {<const0> n_reg[1]0/PCIN[18]}, {<const0> n_reg[1]0/PCIN[17]}, {<const0> n_reg[1]0/PCIN[16]}, {<const0> n_reg[1]0/PCIN[15]}, {<const0> n_reg[1]0/PCIN[14]}, {<const0> n_reg[1]0/PCIN[13]}, {<const0> n_reg[1]0/PCIN[12]}, {<const0> n_reg[1]0/PCIN[11]}, {<const0> n_reg[1]0/PCIN[10]}, {<const0> n_reg[1]0/PCIN[9]}, {<const0> n_reg[1]0/PCIN[8]}, {<const0> n_reg[1]0/PCIN[7]}, {<const0> n_reg[1]0/PCIN[6]}, {<const0> n_reg[1]0/PCIN[5]}, {<const0> n_reg[1]0/PCIN[4]}, {<const0> n_reg[1]0/PCIN[3]}, {<const0> n_reg[1]0/PCIN[2]}, {<const0> n_reg[1]0/PCIN[1]}, {<const0> n_reg[1]0/PCIN[0]}, {RSTA n_reg[1]0/RSTA}, {<const0> n_reg[1]0/RSTALLCARRYIN}, {<const0> n_reg[1]0/RSTALUMODE}, {RSTA n_reg[1]0/RSTB}, {<const0> n_reg[1]0/RSTC}, {<const0> n_reg[1]0/RSTCTRL}, {<const0> n_reg[1]0/RSTD}, {<const0> n_reg[1]0/RSTINMODE}, {<const0> n_reg[1]0/RSTM}, {<const0> n_reg[1]0/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X1Y68, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 16x18 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

n_reg[1]0__0 - 
nets: { n_reg[1]0__0/ACOUT[29]}, { n_reg[1]0__0/ACOUT[28]}, { n_reg[1]0__0/ACOUT[27]}, { n_reg[1]0__0/ACOUT[26]}, { n_reg[1]0__0/ACOUT[25]}, { n_reg[1]0__0/ACOUT[24]}, { n_reg[1]0__0/ACOUT[23]}, { n_reg[1]0__0/ACOUT[22]}, { n_reg[1]0__0/ACOUT[21]}, { n_reg[1]0__0/ACOUT[20]}, { n_reg[1]0__0/ACOUT[19]}, { n_reg[1]0__0/ACOUT[18]}, { n_reg[1]0__0/ACOUT[17]}, { n_reg[1]0__0/ACOUT[16]}, { n_reg[1]0__0/ACOUT[15]}, { n_reg[1]0__0/ACOUT[14]}, { n_reg[1]0__0/ACOUT[13]}, { n_reg[1]0__0/ACOUT[12]}, { n_reg[1]0__0/ACOUT[11]}, { n_reg[1]0__0/ACOUT[10]}, { n_reg[1]0__0/ACOUT[9]}, { n_reg[1]0__0/ACOUT[8]}, { n_reg[1]0__0/ACOUT[7]}, { n_reg[1]0__0/ACOUT[6]}, { n_reg[1]0__0/ACOUT[5]}, { n_reg[1]0__0/ACOUT[4]}, { n_reg[1]0__0/ACOUT[3]}, { n_reg[1]0__0/ACOUT[2]}, { n_reg[1]0__0/ACOUT[1]}, { n_reg[1]0__0/ACOUT[0]}, { n_reg[1]0__0/BCOUT[17]}, { n_reg[1]0__0/BCOUT[16]}, { n_reg[1]0__0/BCOUT[15]}, { n_reg[1]0__0/BCOUT[14]}, { n_reg[1]0__0/BCOUT[13]}, { n_reg[1]0__0/BCOUT[12]}, { n_reg[1]0__0/BCOUT[11]}, { n_reg[1]0__0/BCOUT[10]}, { n_reg[1]0__0/BCOUT[9]}, { n_reg[1]0__0/BCOUT[8]}, { n_reg[1]0__0/BCOUT[7]}, { n_reg[1]0__0/BCOUT[6]}, { n_reg[1]0__0/BCOUT[5]}, { n_reg[1]0__0/BCOUT[4]}, { n_reg[1]0__0/BCOUT[3]}, { n_reg[1]0__0/BCOUT[2]}, { n_reg[1]0__0/BCOUT[1]}, { n_reg[1]0__0/BCOUT[0]}, { n_reg[1]0__0/CARRYCASCOUT}, { n_reg[1]0__0/CARRYOUT[3]}, { n_reg[1]0__0/CARRYOUT[2]}, { n_reg[1]0__0/CARRYOUT[1]}, { n_reg[1]0__0/CARRYOUT[0]}, { n_reg[1]0__0/MULTSIGNOUT}, { n_reg[1]0__0/OVERFLOW}, { n_reg[1]0__0/PATTERNBDETECT}, { n_reg[1]0__0/PATTERNDETECT}, { n_reg[1]0__0/PCOUT[47]}, { n_reg[1]0__0/PCOUT[46]}, { n_reg[1]0__0/PCOUT[45]}, { n_reg[1]0__0/PCOUT[44]}, { n_reg[1]0__0/PCOUT[43]}, { n_reg[1]0__0/PCOUT[42]}, { n_reg[1]0__0/PCOUT[41]}, { n_reg[1]0__0/PCOUT[40]}, { n_reg[1]0__0/PCOUT[39]}, { n_reg[1]0__0/PCOUT[38]}, { n_reg[1]0__0/PCOUT[37]}, { n_reg[1]0__0/PCOUT[36]}, { n_reg[1]0__0/PCOUT[35]}, { n_reg[1]0__0/PCOUT[34]}, { n_reg[1]0__0/PCOUT[33]}, { n_reg[1]0__0/PCOUT[32]}, { n_reg[1]0__0/PCOUT[31]}, { n_reg[1]0__0/PCOUT[30]}, { n_reg[1]0__0/PCOUT[29]}, { n_reg[1]0__0/PCOUT[28]}, { n_reg[1]0__0/PCOUT[27]}, { n_reg[1]0__0/PCOUT[26]}, { n_reg[1]0__0/PCOUT[25]}, { n_reg[1]0__0/PCOUT[24]}, { n_reg[1]0__0/PCOUT[23]}, { n_reg[1]0__0/PCOUT[22]}, { n_reg[1]0__0/PCOUT[21]}, { n_reg[1]0__0/PCOUT[20]}, { n_reg[1]0__0/PCOUT[19]}, { n_reg[1]0__0/PCOUT[18]}, { n_reg[1]0__0/PCOUT[17]}, { n_reg[1]0__0/PCOUT[16]}, { n_reg[1]0__0/PCOUT[15]}, { n_reg[1]0__0/PCOUT[14]}, { n_reg[1]0__0/PCOUT[13]}, { n_reg[1]0__0/PCOUT[12]}, { n_reg[1]0__0/PCOUT[11]}, { n_reg[1]0__0/PCOUT[10]}, { n_reg[1]0__0/PCOUT[9]}, { n_reg[1]0__0/PCOUT[8]}, { n_reg[1]0__0/PCOUT[7]}, { n_reg[1]0__0/PCOUT[6]}, { n_reg[1]0__0/PCOUT[5]}, { n_reg[1]0__0/PCOUT[4]}, { n_reg[1]0__0/PCOUT[3]}, { n_reg[1]0__0/PCOUT[2]}, { n_reg[1]0__0/PCOUT[1]}, { n_reg[1]0__0/PCOUT[0]}, { n_reg[1]0__0/P[47]}, { n_reg[1]0__0/P[46]}, { n_reg[1]0__0/P[45]}, { n_reg[1]0__0/P[44]}, { n_reg[1]0__0/P[43]}, { n_reg[1]0__0/P[42]}, { n_reg[1]0__0/P[41]}, { n_reg[1]0__0/P[40]}, { n_reg[1]0__0/P[39]}, { n_reg[1]0__0/P[38]}, { n_reg[1]0__0/P[37]}, { n_reg[1]0__0/P[36]}, { n_reg[1]0__0/P[35]}, { n_reg[1]0__0/P[34]}, { n_reg[1]0__0/P[33]}, { n_reg[1]0__0/P[32]}, { n_reg[1]0__0/P[31]}, { n_reg[1]0__0/P[30]}, { n_reg[1]0__0/P[29]}, {n_reg[1]0__0_n_77 n_reg[1]0__0/P[28]}, {n_reg[1]0__0_n_78 n_reg[1]0__0/P[27]}, {n_reg[1]0__0_n_79 n_reg[1]0__0/P[26]}, {n_reg[1]0__0_n_80 n_reg[1]0__0/P[25]}, {n_reg[1]0__0_n_81 n_reg[1]0__0/P[24]}, {n_reg[1]0__0_n_82 n_reg[1]0__0/P[23]}, {n_reg[1]0__0_n_83 n_reg[1]0__0/P[22]}, {n_reg[1]0__0_n_84 n_reg[1]0__0/P[21]}, {n_reg[1]0__0_n_85 n_reg[1]0__0/P[20]}, {n_reg[1]0__0_n_86 n_reg[1]0__0/P[19]}, {n_reg[1]0__0_n_87 n_reg[1]0__0/P[18]}, {n_reg[1]0__0_n_88 n_reg[1]0__0/P[17]}, {n_reg[1]0__0_n_89 n_reg[1]0__0/P[16]}, {n_reg[1]0__0_n_90 n_reg[1]0__0/P[15]}, {n_reg[1]0__0_n_91 n_reg[1]0__0/P[14]}, {n_reg[1]0__0_n_92 n_reg[1]0__0/P[13]}, {n_reg[1]0__0_n_93 n_reg[1]0__0/P[12]}, {n_reg[1]0__0_n_94 n_reg[1]0__0/P[11]}, {n_reg[1]0__0_n_95 n_reg[1]0__0/P[10]}, {n_reg[1]0__0_n_96 n_reg[1]0__0/P[9]}, {n_reg[1]0__0_n_97 n_reg[1]0__0/P[8]}, {n_reg[1]0__0_n_98 n_reg[1]0__0/P[7]}, {n_reg[1]0__0_n_99 n_reg[1]0__0/P[6]}, {n_reg[1]0__0_n_100 n_reg[1]0__0/P[5]}, {n_reg[1]0__0_n_101 n_reg[1]0__0/P[4]}, {n_reg[1]0__0_n_102 n_reg[1]0__0/P[3]}, {n_reg[1]0__0_n_103 n_reg[1]0__0/P[2]}, {n_reg[1]0__0_n_104 n_reg[1]0__0/P[1]}, {n_reg[1]0__0_n_105 n_reg[1]0__0/P[0]}, { n_reg[1]0__0/UNDERFLOW}, {<const0> n_reg[1]0__0/ACIN[29]}, {<const0> n_reg[1]0__0/ACIN[28]}, {<const0> n_reg[1]0__0/ACIN[27]}, {<const0> n_reg[1]0__0/ACIN[26]}, {<const0> n_reg[1]0__0/ACIN[25]}, {<const0> n_reg[1]0__0/ACIN[24]}, {<const0> n_reg[1]0__0/ACIN[23]}, {<const0> n_reg[1]0__0/ACIN[22]}, {<const0> n_reg[1]0__0/ACIN[21]}, {<const0> n_reg[1]0__0/ACIN[20]}, {<const0> n_reg[1]0__0/ACIN[19]}, {<const0> n_reg[1]0__0/ACIN[18]}, {<const0> n_reg[1]0__0/ACIN[17]}, {<const0> n_reg[1]0__0/ACIN[16]}, {<const0> n_reg[1]0__0/ACIN[15]}, {<const0> n_reg[1]0__0/ACIN[14]}, {<const0> n_reg[1]0__0/ACIN[13]}, {<const0> n_reg[1]0__0/ACIN[12]}, {<const0> n_reg[1]0__0/ACIN[11]}, {<const0> n_reg[1]0__0/ACIN[10]}, {<const0> n_reg[1]0__0/ACIN[9]}, {<const0> n_reg[1]0__0/ACIN[8]}, {<const0> n_reg[1]0__0/ACIN[7]}, {<const0> n_reg[1]0__0/ACIN[6]}, {<const0> n_reg[1]0__0/ACIN[5]}, {<const0> n_reg[1]0__0/ACIN[4]}, {<const0> n_reg[1]0__0/ACIN[3]}, {<const0> n_reg[1]0__0/ACIN[2]}, {<const0> n_reg[1]0__0/ACIN[1]}, {<const0> n_reg[1]0__0/ACIN[0]}, {<const0> n_reg[1]0__0/ALUMODE[3]}, {<const0> n_reg[1]0__0/ALUMODE[2]}, {<const0> n_reg[1]0__0/ALUMODE[1]}, {<const0> n_reg[1]0__0/ALUMODE[0]}, {<const0> n_reg[1]0__0/A[29]}, {<const0> n_reg[1]0__0/A[28]}, {<const0> n_reg[1]0__0/A[27]}, {<const0> n_reg[1]0__0/A[26]}, {<const0> n_reg[1]0__0/A[25]}, {<const0> n_reg[1]0__0/A[24]}, {<const0> n_reg[1]0__0/A[23]}, {<const0> n_reg[1]0__0/A[22]}, {<const0> n_reg[1]0__0/A[21]}, {<const0> n_reg[1]0__0/A[20]}, {<const0> n_reg[1]0__0/A[19]}, {<const0> n_reg[1]0__0/A[18]}, {<const0> n_reg[1]0__0/A[17]}, {<const0> n_reg[1]0__0/A[16]}, {<const0> n_reg[1]0__0/A[15]}, {ARG[31] n_reg[1]0__0/A[14]}, {ARG[30] n_reg[1]0__0/A[13]}, {ARG[29] n_reg[1]0__0/A[12]}, {ARG[28] n_reg[1]0__0/A[11]}, {ARG[27] n_reg[1]0__0/A[10]}, {ARG[26] n_reg[1]0__0/A[9]}, {ARG[25] n_reg[1]0__0/A[8]}, {ARG[24] n_reg[1]0__0/A[7]}, {ARG[23] n_reg[1]0__0/A[6]}, {ARG[22] n_reg[1]0__0/A[5]}, {ARG[21] n_reg[1]0__0/A[4]}, {ARG[20] n_reg[1]0__0/A[3]}, {ARG[19] n_reg[1]0__0/A[2]}, {ARG[18] n_reg[1]0__0/A[1]}, {ARG[17] n_reg[1]0__0/A[0]}, {<const0> n_reg[1]0__0/BCIN[17]}, {<const0> n_reg[1]0__0/BCIN[16]}, {<const0> n_reg[1]0__0/BCIN[15]}, {<const0> n_reg[1]0__0/BCIN[14]}, {<const0> n_reg[1]0__0/BCIN[13]}, {<const0> n_reg[1]0__0/BCIN[12]}, {<const0> n_reg[1]0__0/BCIN[11]}, {<const0> n_reg[1]0__0/BCIN[10]}, {<const0> n_reg[1]0__0/BCIN[9]}, {<const0> n_reg[1]0__0/BCIN[8]}, {<const0> n_reg[1]0__0/BCIN[7]}, {<const0> n_reg[1]0__0/BCIN[6]}, {<const0> n_reg[1]0__0/BCIN[5]}, {<const0> n_reg[1]0__0/BCIN[4]}, {<const0> n_reg[1]0__0/BCIN[3]}, {<const0> n_reg[1]0__0/BCIN[2]}, {<const0> n_reg[1]0__0/BCIN[1]}, {<const0> n_reg[1]0__0/BCIN[0]}, {<const0> n_reg[1]0__0/B[17]}, {<const0> n_reg[1]0__0/B[16]}, {<const0> n_reg[1]0__0/B[15]}, {<const1> n_reg[1]0__0/B[14]}, {<const0> n_reg[1]0__0/B[13]}, {g0_b29__0_n_0 n_reg[1]0__0/B[12]}, {n_reg[1]0_i_1__0_n_0 n_reg[1]0__0/B[11]}, {n_reg[1]0_i_2__0_n_0 n_reg[1]0__0/B[10]}, {n_reg[1]0_i_3__0_n_0 n_reg[1]0__0/B[9]}, {n_reg[1]0_i_4__0_n_0 n_reg[1]0__0/B[8]}, {n_reg[1]0_i_5__0_n_0 n_reg[1]0__0/B[7]}, {n_reg[1]0_i_6__0_n_0 n_reg[1]0__0/B[6]}, {n_reg[1]0_i_7__0_n_0 n_reg[1]0__0/B[5]}, {n_reg[1]0_i_8__0_n_0 n_reg[1]0__0/B[4]}, {n_reg[1]0_i_9__0_n_0 n_reg[1]0__0/B[3]}, {n_reg[1]0_i_10__0_n_0 n_reg[1]0__0/B[2]}, {n_reg[1]0_i_11__0_n_0 n_reg[1]0__0/B[1]}, {n_reg[1]0_i_12__0_n_0 n_reg[1]0__0/B[0]}, {<const0> n_reg[1]0__0/CARRYCASCIN}, {<const0> n_reg[1]0__0/CARRYIN}, {<const0> n_reg[1]0__0/CARRYINSEL[2]}, {<const0> n_reg[1]0__0/CARRYINSEL[1]}, {<const0> n_reg[1]0__0/CARRYINSEL[0]}, {<const0> n_reg[1]0__0/CEA1}, {<const1> n_reg[1]0__0/CEA2}, {<const0> n_reg[1]0__0/CEAD}, {<const0> n_reg[1]0__0/CEALUMODE}, {<const0> n_reg[1]0__0/CEB1}, {<const1> n_reg[1]0__0/CEB2}, {<const0> n_reg[1]0__0/CEC}, {<const0> n_reg[1]0__0/CECARRYIN}, {<const0> n_reg[1]0__0/CECTRL}, {<const0> n_reg[1]0__0/CED}, {<const0> n_reg[1]0__0/CEINMODE}, {<const0> n_reg[1]0__0/CEM}, {<const0> n_reg[1]0__0/CEP}, {clk n_reg[1]0__0/CLK}, {VCC_2 n_reg[1]0__0/C[47]}, {VCC_2 n_reg[1]0__0/C[46]}, {VCC_2 n_reg[1]0__0/C[45]}, {VCC_2 n_reg[1]0__0/C[44]}, {VCC_2 n_reg[1]0__0/C[43]}, {VCC_2 n_reg[1]0__0/C[42]}, {VCC_2 n_reg[1]0__0/C[41]}, {VCC_2 n_reg[1]0__0/C[40]}, {VCC_2 n_reg[1]0__0/C[39]}, {VCC_2 n_reg[1]0__0/C[38]}, {VCC_2 n_reg[1]0__0/C[37]}, {VCC_2 n_reg[1]0__0/C[36]}, {VCC_2 n_reg[1]0__0/C[35]}, {VCC_2 n_reg[1]0__0/C[34]}, {VCC_2 n_reg[1]0__0/C[33]}, {VCC_2 n_reg[1]0__0/C[32]}, {VCC_2 n_reg[1]0__0/C[31]}, {VCC_2 n_reg[1]0__0/C[30]}, {VCC_2 n_reg[1]0__0/C[29]}, {VCC_2 n_reg[1]0__0/C[28]}, {VCC_2 n_reg[1]0__0/C[27]}, {VCC_2 n_reg[1]0__0/C[26]}, {VCC_2 n_reg[1]0__0/C[25]}, {VCC_2 n_reg[1]0__0/C[24]}, {VCC_2 n_reg[1]0__0/C[23]}, {VCC_2 n_reg[1]0__0/C[22]}, {VCC_2 n_reg[1]0__0/C[21]}, {VCC_2 n_reg[1]0__0/C[20]}, {VCC_2 n_reg[1]0__0/C[19]}, {VCC_2 n_reg[1]0__0/C[18]}, {VCC_2 n_reg[1]0__0/C[17]}, {VCC_2 n_reg[1]0__0/C[16]}, {VCC_2 n_reg[1]0__0/C[15]}, {VCC_2 n_reg[1]0__0/C[14]}, {VCC_2 n_reg[1]0__0/C[13]}, {VCC_2 n_reg[1]0__0/C[12]}, {VCC_2 n_reg[1]0__0/C[11]}, {VCC_2 n_reg[1]0__0/C[10]}, {VCC_2 n_reg[1]0__0/C[9]}, {VCC_2 n_reg[1]0__0/C[8]}, {VCC_2 n_reg[1]0__0/C[7]}, {VCC_2 n_reg[1]0__0/C[6]}, {VCC_2 n_reg[1]0__0/C[5]}, {VCC_2 n_reg[1]0__0/C[4]}, {VCC_2 n_reg[1]0__0/C[3]}, {VCC_2 n_reg[1]0__0/C[2]}, {VCC_2 n_reg[1]0__0/C[1]}, {VCC_2 n_reg[1]0__0/C[0]}, {GND_2 n_reg[1]0__0/D[24]}, {GND_2 n_reg[1]0__0/D[23]}, {GND_2 n_reg[1]0__0/D[22]}, {GND_2 n_reg[1]0__0/D[21]}, {GND_2 n_reg[1]0__0/D[20]}, {GND_2 n_reg[1]0__0/D[19]}, {GND_2 n_reg[1]0__0/D[18]}, {GND_2 n_reg[1]0__0/D[17]}, {GND_2 n_reg[1]0__0/D[16]}, {GND_2 n_reg[1]0__0/D[15]}, {GND_2 n_reg[1]0__0/D[14]}, {GND_2 n_reg[1]0__0/D[13]}, {GND_2 n_reg[1]0__0/D[12]}, {GND_2 n_reg[1]0__0/D[11]}, {GND_2 n_reg[1]0__0/D[10]}, {GND_2 n_reg[1]0__0/D[9]}, {GND_2 n_reg[1]0__0/D[8]}, {GND_2 n_reg[1]0__0/D[7]}, {GND_2 n_reg[1]0__0/D[6]}, {GND_2 n_reg[1]0__0/D[5]}, {GND_2 n_reg[1]0__0/D[4]}, {GND_2 n_reg[1]0__0/D[3]}, {GND_2 n_reg[1]0__0/D[2]}, {GND_2 n_reg[1]0__0/D[1]}, {GND_2 n_reg[1]0__0/D[0]}, {<const0> n_reg[1]0__0/INMODE[4]}, {<const0> n_reg[1]0__0/INMODE[3]}, {<const0> n_reg[1]0__0/INMODE[2]}, {<const0> n_reg[1]0__0/INMODE[1]}, {<const0> n_reg[1]0__0/INMODE[0]}, {<const0> n_reg[1]0__0/MULTSIGNIN}, {<const1> n_reg[1]0__0/OPMODE[6]}, {<const0> n_reg[1]0__0/OPMODE[5]}, {<const1> n_reg[1]0__0/OPMODE[4]}, {<const0> n_reg[1]0__0/OPMODE[3]}, {<const1> n_reg[1]0__0/OPMODE[2]}, {<const0> n_reg[1]0__0/OPMODE[1]}, {<const1> n_reg[1]0__0/OPMODE[0]}, {n_reg[1]0_n_106 n_reg[1]0__0/PCIN[47]}, {n_reg[1]0_n_107 n_reg[1]0__0/PCIN[46]}, {n_reg[1]0_n_108 n_reg[1]0__0/PCIN[45]}, {n_reg[1]0_n_109 n_reg[1]0__0/PCIN[44]}, {n_reg[1]0_n_110 n_reg[1]0__0/PCIN[43]}, {n_reg[1]0_n_111 n_reg[1]0__0/PCIN[42]}, {n_reg[1]0_n_112 n_reg[1]0__0/PCIN[41]}, {n_reg[1]0_n_113 n_reg[1]0__0/PCIN[40]}, {n_reg[1]0_n_114 n_reg[1]0__0/PCIN[39]}, {n_reg[1]0_n_115 n_reg[1]0__0/PCIN[38]}, {n_reg[1]0_n_116 n_reg[1]0__0/PCIN[37]}, {n_reg[1]0_n_117 n_reg[1]0__0/PCIN[36]}, {n_reg[1]0_n_118 n_reg[1]0__0/PCIN[35]}, {n_reg[1]0_n_119 n_reg[1]0__0/PCIN[34]}, {n_reg[1]0_n_120 n_reg[1]0__0/PCIN[33]}, {n_reg[1]0_n_121 n_reg[1]0__0/PCIN[32]}, {n_reg[1]0_n_122 n_reg[1]0__0/PCIN[31]}, {n_reg[1]0_n_123 n_reg[1]0__0/PCIN[30]}, {n_reg[1]0_n_124 n_reg[1]0__0/PCIN[29]}, {n_reg[1]0_n_125 n_reg[1]0__0/PCIN[28]}, {n_reg[1]0_n_126 n_reg[1]0__0/PCIN[27]}, {n_reg[1]0_n_127 n_reg[1]0__0/PCIN[26]}, {n_reg[1]0_n_128 n_reg[1]0__0/PCIN[25]}, {n_reg[1]0_n_129 n_reg[1]0__0/PCIN[24]}, {n_reg[1]0_n_130 n_reg[1]0__0/PCIN[23]}, {n_reg[1]0_n_131 n_reg[1]0__0/PCIN[22]}, {n_reg[1]0_n_132 n_reg[1]0__0/PCIN[21]}, {n_reg[1]0_n_133 n_reg[1]0__0/PCIN[20]}, {n_reg[1]0_n_134 n_reg[1]0__0/PCIN[19]}, {n_reg[1]0_n_135 n_reg[1]0__0/PCIN[18]}, {n_reg[1]0_n_136 n_reg[1]0__0/PCIN[17]}, {n_reg[1]0_n_137 n_reg[1]0__0/PCIN[16]}, {n_reg[1]0_n_138 n_reg[1]0__0/PCIN[15]}, {n_reg[1]0_n_139 n_reg[1]0__0/PCIN[14]}, {n_reg[1]0_n_140 n_reg[1]0__0/PCIN[13]}, {n_reg[1]0_n_141 n_reg[1]0__0/PCIN[12]}, {n_reg[1]0_n_142 n_reg[1]0__0/PCIN[11]}, {n_reg[1]0_n_143 n_reg[1]0__0/PCIN[10]}, {n_reg[1]0_n_144 n_reg[1]0__0/PCIN[9]}, {n_reg[1]0_n_145 n_reg[1]0__0/PCIN[8]}, {n_reg[1]0_n_146 n_reg[1]0__0/PCIN[7]}, {n_reg[1]0_n_147 n_reg[1]0__0/PCIN[6]}, {n_reg[1]0_n_148 n_reg[1]0__0/PCIN[5]}, {n_reg[1]0_n_149 n_reg[1]0__0/PCIN[4]}, {n_reg[1]0_n_150 n_reg[1]0__0/PCIN[3]}, {n_reg[1]0_n_151 n_reg[1]0__0/PCIN[2]}, {n_reg[1]0_n_152 n_reg[1]0__0/PCIN[1]}, {n_reg[1]0_n_153 n_reg[1]0__0/PCIN[0]}, {RSTA n_reg[1]0__0/RSTA}, {<const0> n_reg[1]0__0/RSTALLCARRYIN}, {<const0> n_reg[1]0__0/RSTALUMODE}, {RSTA n_reg[1]0__0/RSTB}, {<const0> n_reg[1]0__0/RSTC}, {<const0> n_reg[1]0__0/RSTCTRL}, {<const0> n_reg[1]0__0/RSTD}, {<const0> n_reg[1]0__0/RSTINMODE}, {<const0> n_reg[1]0__0/RSTM}, {<const0> n_reg[1]0__0/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X1Y69, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 16x16 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

n_reg[1]0__1 - 
nets: { n_reg[1]0__1/ACOUT[29]}, { n_reg[1]0__1/ACOUT[28]}, { n_reg[1]0__1/ACOUT[27]}, { n_reg[1]0__1/ACOUT[26]}, { n_reg[1]0__1/ACOUT[25]}, { n_reg[1]0__1/ACOUT[24]}, { n_reg[1]0__1/ACOUT[23]}, { n_reg[1]0__1/ACOUT[22]}, { n_reg[1]0__1/ACOUT[21]}, { n_reg[1]0__1/ACOUT[20]}, { n_reg[1]0__1/ACOUT[19]}, { n_reg[1]0__1/ACOUT[18]}, { n_reg[1]0__1/ACOUT[17]}, { n_reg[1]0__1/ACOUT[16]}, { n_reg[1]0__1/ACOUT[15]}, { n_reg[1]0__1/ACOUT[14]}, { n_reg[1]0__1/ACOUT[13]}, { n_reg[1]0__1/ACOUT[12]}, { n_reg[1]0__1/ACOUT[11]}, { n_reg[1]0__1/ACOUT[10]}, { n_reg[1]0__1/ACOUT[9]}, { n_reg[1]0__1/ACOUT[8]}, { n_reg[1]0__1/ACOUT[7]}, { n_reg[1]0__1/ACOUT[6]}, { n_reg[1]0__1/ACOUT[5]}, { n_reg[1]0__1/ACOUT[4]}, { n_reg[1]0__1/ACOUT[3]}, { n_reg[1]0__1/ACOUT[2]}, { n_reg[1]0__1/ACOUT[1]}, { n_reg[1]0__1/ACOUT[0]}, { n_reg[1]0__1/BCOUT[17]}, { n_reg[1]0__1/BCOUT[16]}, { n_reg[1]0__1/BCOUT[15]}, { n_reg[1]0__1/BCOUT[14]}, { n_reg[1]0__1/BCOUT[13]}, { n_reg[1]0__1/BCOUT[12]}, { n_reg[1]0__1/BCOUT[11]}, { n_reg[1]0__1/BCOUT[10]}, { n_reg[1]0__1/BCOUT[9]}, { n_reg[1]0__1/BCOUT[8]}, { n_reg[1]0__1/BCOUT[7]}, { n_reg[1]0__1/BCOUT[6]}, { n_reg[1]0__1/BCOUT[5]}, { n_reg[1]0__1/BCOUT[4]}, { n_reg[1]0__1/BCOUT[3]}, { n_reg[1]0__1/BCOUT[2]}, { n_reg[1]0__1/BCOUT[1]}, { n_reg[1]0__1/BCOUT[0]}, { n_reg[1]0__1/CARRYCASCOUT}, { n_reg[1]0__1/CARRYOUT[3]}, { n_reg[1]0__1/CARRYOUT[2]}, { n_reg[1]0__1/CARRYOUT[1]}, { n_reg[1]0__1/CARRYOUT[0]}, { n_reg[1]0__1/MULTSIGNOUT}, { n_reg[1]0__1/OVERFLOW}, { n_reg[1]0__1/PATTERNBDETECT}, { n_reg[1]0__1/PATTERNDETECT}, {n_reg[1]0__1_n_106 n_reg[1]0__1/PCOUT[47]}, {n_reg[1]0__1_n_107 n_reg[1]0__1/PCOUT[46]}, {n_reg[1]0__1_n_108 n_reg[1]0__1/PCOUT[45]}, {n_reg[1]0__1_n_109 n_reg[1]0__1/PCOUT[44]}, {n_reg[1]0__1_n_110 n_reg[1]0__1/PCOUT[43]}, {n_reg[1]0__1_n_111 n_reg[1]0__1/PCOUT[42]}, {n_reg[1]0__1_n_112 n_reg[1]0__1/PCOUT[41]}, {n_reg[1]0__1_n_113 n_reg[1]0__1/PCOUT[40]}, {n_reg[1]0__1_n_114 n_reg[1]0__1/PCOUT[39]}, {n_reg[1]0__1_n_115 n_reg[1]0__1/PCOUT[38]}, {n_reg[1]0__1_n_116 n_reg[1]0__1/PCOUT[37]}, {n_reg[1]0__1_n_117 n_reg[1]0__1/PCOUT[36]}, {n_reg[1]0__1_n_118 n_reg[1]0__1/PCOUT[35]}, {n_reg[1]0__1_n_119 n_reg[1]0__1/PCOUT[34]}, {n_reg[1]0__1_n_120 n_reg[1]0__1/PCOUT[33]}, {n_reg[1]0__1_n_121 n_reg[1]0__1/PCOUT[32]}, {n_reg[1]0__1_n_122 n_reg[1]0__1/PCOUT[31]}, {n_reg[1]0__1_n_123 n_reg[1]0__1/PCOUT[30]}, {n_reg[1]0__1_n_124 n_reg[1]0__1/PCOUT[29]}, {n_reg[1]0__1_n_125 n_reg[1]0__1/PCOUT[28]}, {n_reg[1]0__1_n_126 n_reg[1]0__1/PCOUT[27]}, {n_reg[1]0__1_n_127 n_reg[1]0__1/PCOUT[26]}, {n_reg[1]0__1_n_128 n_reg[1]0__1/PCOUT[25]}, {n_reg[1]0__1_n_129 n_reg[1]0__1/PCOUT[24]}, {n_reg[1]0__1_n_130 n_reg[1]0__1/PCOUT[23]}, {n_reg[1]0__1_n_131 n_reg[1]0__1/PCOUT[22]}, {n_reg[1]0__1_n_132 n_reg[1]0__1/PCOUT[21]}, {n_reg[1]0__1_n_133 n_reg[1]0__1/PCOUT[20]}, {n_reg[1]0__1_n_134 n_reg[1]0__1/PCOUT[19]}, {n_reg[1]0__1_n_135 n_reg[1]0__1/PCOUT[18]}, {n_reg[1]0__1_n_136 n_reg[1]0__1/PCOUT[17]}, {n_reg[1]0__1_n_137 n_reg[1]0__1/PCOUT[16]}, {n_reg[1]0__1_n_138 n_reg[1]0__1/PCOUT[15]}, {n_reg[1]0__1_n_139 n_reg[1]0__1/PCOUT[14]}, {n_reg[1]0__1_n_140 n_reg[1]0__1/PCOUT[13]}, {n_reg[1]0__1_n_141 n_reg[1]0__1/PCOUT[12]}, {n_reg[1]0__1_n_142 n_reg[1]0__1/PCOUT[11]}, {n_reg[1]0__1_n_143 n_reg[1]0__1/PCOUT[10]}, {n_reg[1]0__1_n_144 n_reg[1]0__1/PCOUT[9]}, {n_reg[1]0__1_n_145 n_reg[1]0__1/PCOUT[8]}, {n_reg[1]0__1_n_146 n_reg[1]0__1/PCOUT[7]}, {n_reg[1]0__1_n_147 n_reg[1]0__1/PCOUT[6]}, {n_reg[1]0__1_n_148 n_reg[1]0__1/PCOUT[5]}, {n_reg[1]0__1_n_149 n_reg[1]0__1/PCOUT[4]}, {n_reg[1]0__1_n_150 n_reg[1]0__1/PCOUT[3]}, {n_reg[1]0__1_n_151 n_reg[1]0__1/PCOUT[2]}, {n_reg[1]0__1_n_152 n_reg[1]0__1/PCOUT[1]}, {n_reg[1]0__1_n_153 n_reg[1]0__1/PCOUT[0]}, { n_reg[1]0__1/P[47]}, { n_reg[1]0__1/P[46]}, { n_reg[1]0__1/P[45]}, { n_reg[1]0__1/P[44]}, { n_reg[1]0__1/P[43]}, { n_reg[1]0__1/P[42]}, { n_reg[1]0__1/P[41]}, { n_reg[1]0__1/P[40]}, { n_reg[1]0__1/P[39]}, { n_reg[1]0__1/P[38]}, { n_reg[1]0__1/P[37]}, { n_reg[1]0__1/P[36]}, { n_reg[1]0__1/P[35]}, { n_reg[1]0__1/P[34]}, { n_reg[1]0__1/P[33]}, { n_reg[1]0__1/P[32]}, { n_reg[1]0__1/P[31]}, { n_reg[1]0__1/P[30]}, { n_reg[1]0__1/P[29]}, { n_reg[1]0__1/P[28]}, { n_reg[1]0__1/P[27]}, { n_reg[1]0__1/P[26]}, { n_reg[1]0__1/P[25]}, { n_reg[1]0__1/P[24]}, { n_reg[1]0__1/P[23]}, { n_reg[1]0__1/P[22]}, { n_reg[1]0__1/P[21]}, { n_reg[1]0__1/P[20]}, { n_reg[1]0__1/P[19]}, { n_reg[1]0__1/P[18]}, { n_reg[1]0__1/P[17]}, {n_reg[1]0__1_n_89 n_reg[1]0__1/P[16]}, { n_reg[1]0__1/P[15]}, { n_reg[1]0__1/P[14]}, { n_reg[1]0__1/P[13]}, { n_reg[1]0__1/P[12]}, { n_reg[1]0__1/P[11]}, { n_reg[1]0__1/P[10]}, { n_reg[1]0__1/P[9]}, { n_reg[1]0__1/P[8]}, { n_reg[1]0__1/P[7]}, { n_reg[1]0__1/P[6]}, { n_reg[1]0__1/P[5]}, { n_reg[1]0__1/P[4]}, { n_reg[1]0__1/P[3]}, { n_reg[1]0__1/P[2]}, { n_reg[1]0__1/P[1]}, { n_reg[1]0__1/P[0]}, { n_reg[1]0__1/UNDERFLOW}, {<const0> n_reg[1]0__1/ACIN[29]}, {<const0> n_reg[1]0__1/ACIN[28]}, {<const0> n_reg[1]0__1/ACIN[27]}, {<const0> n_reg[1]0__1/ACIN[26]}, {<const0> n_reg[1]0__1/ACIN[25]}, {<const0> n_reg[1]0__1/ACIN[24]}, {<const0> n_reg[1]0__1/ACIN[23]}, {<const0> n_reg[1]0__1/ACIN[22]}, {<const0> n_reg[1]0__1/ACIN[21]}, {<const0> n_reg[1]0__1/ACIN[20]}, {<const0> n_reg[1]0__1/ACIN[19]}, {<const0> n_reg[1]0__1/ACIN[18]}, {<const0> n_reg[1]0__1/ACIN[17]}, {<const0> n_reg[1]0__1/ACIN[16]}, {<const0> n_reg[1]0__1/ACIN[15]}, {<const0> n_reg[1]0__1/ACIN[14]}, {<const0> n_reg[1]0__1/ACIN[13]}, {<const0> n_reg[1]0__1/ACIN[12]}, {<const0> n_reg[1]0__1/ACIN[11]}, {<const0> n_reg[1]0__1/ACIN[10]}, {<const0> n_reg[1]0__1/ACIN[9]}, {<const0> n_reg[1]0__1/ACIN[8]}, {<const0> n_reg[1]0__1/ACIN[7]}, {<const0> n_reg[1]0__1/ACIN[6]}, {<const0> n_reg[1]0__1/ACIN[5]}, {<const0> n_reg[1]0__1/ACIN[4]}, {<const0> n_reg[1]0__1/ACIN[3]}, {<const0> n_reg[1]0__1/ACIN[2]}, {<const0> n_reg[1]0__1/ACIN[1]}, {<const0> n_reg[1]0__1/ACIN[0]}, {<const0> n_reg[1]0__1/ALUMODE[3]}, {<const0> n_reg[1]0__1/ALUMODE[2]}, {<const0> n_reg[1]0__1/ALUMODE[1]}, {<const0> n_reg[1]0__1/ALUMODE[0]}, {<const0> n_reg[1]0__1/A[29]}, {<const0> n_reg[1]0__1/A[28]}, {<const0> n_reg[1]0__1/A[27]}, {<const0> n_reg[1]0__1/A[26]}, {<const0> n_reg[1]0__1/A[25]}, {<const0> n_reg[1]0__1/A[24]}, {<const0> n_reg[1]0__1/A[23]}, {<const0> n_reg[1]0__1/A[22]}, {<const0> n_reg[1]0__1/A[21]}, {<const0> n_reg[1]0__1/A[20]}, {<const0> n_reg[1]0__1/A[19]}, {<const0> n_reg[1]0__1/A[18]}, {<const0> n_reg[1]0__1/A[17]}, {ARG[16] n_reg[1]0__1/A[16]}, {ARG[15] n_reg[1]0__1/A[15]}, {ARG[14] n_reg[1]0__1/A[14]}, {ARG[13] n_reg[1]0__1/A[13]}, {ARG[12] n_reg[1]0__1/A[12]}, {ARG[11] n_reg[1]0__1/A[11]}, {ARG[10] n_reg[1]0__1/A[10]}, {ARG[9] n_reg[1]0__1/A[9]}, {ARG[8] n_reg[1]0__1/A[8]}, {ARG[7] n_reg[1]0__1/A[7]}, {ARG[6] n_reg[1]0__1/A[6]}, {ARG[5] n_reg[1]0__1/A[5]}, {ARG[4] n_reg[1]0__1/A[4]}, {ARG[3] n_reg[1]0__1/A[3]}, {ARG[2] n_reg[1]0__1/A[2]}, {ARG[1] n_reg[1]0__1/A[1]}, {ARG[0] n_reg[1]0__1/A[0]}, {<const0> n_reg[1]0__1/BCIN[17]}, {<const0> n_reg[1]0__1/BCIN[16]}, {<const0> n_reg[1]0__1/BCIN[15]}, {<const0> n_reg[1]0__1/BCIN[14]}, {<const0> n_reg[1]0__1/BCIN[13]}, {<const0> n_reg[1]0__1/BCIN[12]}, {<const0> n_reg[1]0__1/BCIN[11]}, {<const0> n_reg[1]0__1/BCIN[10]}, {<const0> n_reg[1]0__1/BCIN[9]}, {<const0> n_reg[1]0__1/BCIN[8]}, {<const0> n_reg[1]0__1/BCIN[7]}, {<const0> n_reg[1]0__1/BCIN[6]}, {<const0> n_reg[1]0__1/BCIN[5]}, {<const0> n_reg[1]0__1/BCIN[4]}, {<const0> n_reg[1]0__1/BCIN[3]}, {<const0> n_reg[1]0__1/BCIN[2]}, {<const0> n_reg[1]0__1/BCIN[1]}, {<const0> n_reg[1]0__1/BCIN[0]}, {<const0> n_reg[1]0__1/B[17]}, {n_reg[1]0_i_1_n_0 n_reg[1]0__1/B[16]}, {n_reg[1]0_i_2_n_0 n_reg[1]0__1/B[15]}, {n_reg[1]0_i_3_n_0 n_reg[1]0__1/B[14]}, {n_reg[1]0_i_4_n_0 n_reg[1]0__1/B[13]}, {n_reg[1]0_i_5_n_0 n_reg[1]0__1/B[12]}, {n_reg[1]0_i_6_n_0 n_reg[1]0__1/B[11]}, {n_reg[1]0_i_7_n_0 n_reg[1]0__1/B[10]}, {n_reg[1]0_i_8_n_0 n_reg[1]0__1/B[9]}, {n_reg[1]0_i_9_n_0 n_reg[1]0__1/B[8]}, {n_reg[1]0_i_10_n_0 n_reg[1]0__1/B[7]}, {n_reg[1]0_i_11_n_0 n_reg[1]0__1/B[6]}, {n_reg[1]0_i_12_n_0 n_reg[1]0__1/B[5]}, {n_reg[1]0_i_13_n_0 n_reg[1]0__1/B[4]}, {n_reg[1]0_i_14_n_0 n_reg[1]0__1/B[3]}, {n_reg[1]0_i_15_n_0 n_reg[1]0__1/B[2]}, {n_reg[1]0_i_16_n_0 n_reg[1]0__1/B[1]}, {n_reg[1]0_i_17_n_0 n_reg[1]0__1/B[0]}, {<const0> n_reg[1]0__1/CARRYCASCIN}, {<const0> n_reg[1]0__1/CARRYIN}, {<const0> n_reg[1]0__1/CARRYINSEL[2]}, {<const0> n_reg[1]0__1/CARRYINSEL[1]}, {<const0> n_reg[1]0__1/CARRYINSEL[0]}, {<const0> n_reg[1]0__1/CEA1}, {<const1> n_reg[1]0__1/CEA2}, {<const0> n_reg[1]0__1/CEAD}, {<const0> n_reg[1]0__1/CEALUMODE}, {<const0> n_reg[1]0__1/CEB1}, {<const1> n_reg[1]0__1/CEB2}, {<const0> n_reg[1]0__1/CEC}, {<const0> n_reg[1]0__1/CECARRYIN}, {<const0> n_reg[1]0__1/CECTRL}, {<const0> n_reg[1]0__1/CED}, {<const0> n_reg[1]0__1/CEINMODE}, {<const0> n_reg[1]0__1/CEM}, {<const0> n_reg[1]0__1/CEP}, {clk n_reg[1]0__1/CLK}, {VCC_2 n_reg[1]0__1/C[47]}, {VCC_2 n_reg[1]0__1/C[46]}, {VCC_2 n_reg[1]0__1/C[45]}, {VCC_2 n_reg[1]0__1/C[44]}, {VCC_2 n_reg[1]0__1/C[43]}, {VCC_2 n_reg[1]0__1/C[42]}, {VCC_2 n_reg[1]0__1/C[41]}, {VCC_2 n_reg[1]0__1/C[40]}, {VCC_2 n_reg[1]0__1/C[39]}, {VCC_2 n_reg[1]0__1/C[38]}, {VCC_2 n_reg[1]0__1/C[37]}, {VCC_2 n_reg[1]0__1/C[36]}, {VCC_2 n_reg[1]0__1/C[35]}, {VCC_2 n_reg[1]0__1/C[34]}, {VCC_2 n_reg[1]0__1/C[33]}, {VCC_2 n_reg[1]0__1/C[32]}, {VCC_2 n_reg[1]0__1/C[31]}, {VCC_2 n_reg[1]0__1/C[30]}, {VCC_2 n_reg[1]0__1/C[29]}, {VCC_2 n_reg[1]0__1/C[28]}, {VCC_2 n_reg[1]0__1/C[27]}, {VCC_2 n_reg[1]0__1/C[26]}, {VCC_2 n_reg[1]0__1/C[25]}, {VCC_2 n_reg[1]0__1/C[24]}, {VCC_2 n_reg[1]0__1/C[23]}, {VCC_2 n_reg[1]0__1/C[22]}, {VCC_2 n_reg[1]0__1/C[21]}, {VCC_2 n_reg[1]0__1/C[20]}, {VCC_2 n_reg[1]0__1/C[19]}, {VCC_2 n_reg[1]0__1/C[18]}, {VCC_2 n_reg[1]0__1/C[17]}, {VCC_2 n_reg[1]0__1/C[16]}, {VCC_2 n_reg[1]0__1/C[15]}, {VCC_2 n_reg[1]0__1/C[14]}, {VCC_2 n_reg[1]0__1/C[13]}, {VCC_2 n_reg[1]0__1/C[12]}, {VCC_2 n_reg[1]0__1/C[11]}, {VCC_2 n_reg[1]0__1/C[10]}, {VCC_2 n_reg[1]0__1/C[9]}, {VCC_2 n_reg[1]0__1/C[8]}, {VCC_2 n_reg[1]0__1/C[7]}, {VCC_2 n_reg[1]0__1/C[6]}, {VCC_2 n_reg[1]0__1/C[5]}, {VCC_2 n_reg[1]0__1/C[4]}, {VCC_2 n_reg[1]0__1/C[3]}, {VCC_2 n_reg[1]0__1/C[2]}, {VCC_2 n_reg[1]0__1/C[1]}, {VCC_2 n_reg[1]0__1/C[0]}, {GND_2 n_reg[1]0__1/D[24]}, {GND_2 n_reg[1]0__1/D[23]}, {GND_2 n_reg[1]0__1/D[22]}, {GND_2 n_reg[1]0__1/D[21]}, {GND_2 n_reg[1]0__1/D[20]}, {GND_2 n_reg[1]0__1/D[19]}, {GND_2 n_reg[1]0__1/D[18]}, {GND_2 n_reg[1]0__1/D[17]}, {GND_2 n_reg[1]0__1/D[16]}, {GND_2 n_reg[1]0__1/D[15]}, {GND_2 n_reg[1]0__1/D[14]}, {GND_2 n_reg[1]0__1/D[13]}, {GND_2 n_reg[1]0__1/D[12]}, {GND_2 n_reg[1]0__1/D[11]}, {GND_2 n_reg[1]0__1/D[10]}, {GND_2 n_reg[1]0__1/D[9]}, {GND_2 n_reg[1]0__1/D[8]}, {GND_2 n_reg[1]0__1/D[7]}, {GND_2 n_reg[1]0__1/D[6]}, {GND_2 n_reg[1]0__1/D[5]}, {GND_2 n_reg[1]0__1/D[4]}, {GND_2 n_reg[1]0__1/D[3]}, {GND_2 n_reg[1]0__1/D[2]}, {GND_2 n_reg[1]0__1/D[1]}, {GND_2 n_reg[1]0__1/D[0]}, {<const0> n_reg[1]0__1/INMODE[4]}, {<const0> n_reg[1]0__1/INMODE[3]}, {<const0> n_reg[1]0__1/INMODE[2]}, {<const0> n_reg[1]0__1/INMODE[1]}, {<const0> n_reg[1]0__1/INMODE[0]}, {<const0> n_reg[1]0__1/MULTSIGNIN}, {<const0> n_reg[1]0__1/OPMODE[6]}, {<const0> n_reg[1]0__1/OPMODE[5]}, {<const0> n_reg[1]0__1/OPMODE[4]}, {<const0> n_reg[1]0__1/OPMODE[3]}, {<const1> n_reg[1]0__1/OPMODE[2]}, {<const0> n_reg[1]0__1/OPMODE[1]}, {<const1> n_reg[1]0__1/OPMODE[0]}, {<const0> n_reg[1]0__1/PCIN[47]}, {<const0> n_reg[1]0__1/PCIN[46]}, {<const0> n_reg[1]0__1/PCIN[45]}, {<const0> n_reg[1]0__1/PCIN[44]}, {<const0> n_reg[1]0__1/PCIN[43]}, {<const0> n_reg[1]0__1/PCIN[42]}, {<const0> n_reg[1]0__1/PCIN[41]}, {<const0> n_reg[1]0__1/PCIN[40]}, {<const0> n_reg[1]0__1/PCIN[39]}, {<const0> n_reg[1]0__1/PCIN[38]}, {<const0> n_reg[1]0__1/PCIN[37]}, {<const0> n_reg[1]0__1/PCIN[36]}, {<const0> n_reg[1]0__1/PCIN[35]}, {<const0> n_reg[1]0__1/PCIN[34]}, {<const0> n_reg[1]0__1/PCIN[33]}, {<const0> n_reg[1]0__1/PCIN[32]}, {<const0> n_reg[1]0__1/PCIN[31]}, {<const0> n_reg[1]0__1/PCIN[30]}, {<const0> n_reg[1]0__1/PCIN[29]}, {<const0> n_reg[1]0__1/PCIN[28]}, {<const0> n_reg[1]0__1/PCIN[27]}, {<const0> n_reg[1]0__1/PCIN[26]}, {<const0> n_reg[1]0__1/PCIN[25]}, {<const0> n_reg[1]0__1/PCIN[24]}, {<const0> n_reg[1]0__1/PCIN[23]}, {<const0> n_reg[1]0__1/PCIN[22]}, {<const0> n_reg[1]0__1/PCIN[21]}, {<const0> n_reg[1]0__1/PCIN[20]}, {<const0> n_reg[1]0__1/PCIN[19]}, {<const0> n_reg[1]0__1/PCIN[18]}, {<const0> n_reg[1]0__1/PCIN[17]}, {<const0> n_reg[1]0__1/PCIN[16]}, {<const0> n_reg[1]0__1/PCIN[15]}, {<const0> n_reg[1]0__1/PCIN[14]}, {<const0> n_reg[1]0__1/PCIN[13]}, {<const0> n_reg[1]0__1/PCIN[12]}, {<const0> n_reg[1]0__1/PCIN[11]}, {<const0> n_reg[1]0__1/PCIN[10]}, {<const0> n_reg[1]0__1/PCIN[9]}, {<const0> n_reg[1]0__1/PCIN[8]}, {<const0> n_reg[1]0__1/PCIN[7]}, {<const0> n_reg[1]0__1/PCIN[6]}, {<const0> n_reg[1]0__1/PCIN[5]}, {<const0> n_reg[1]0__1/PCIN[4]}, {<const0> n_reg[1]0__1/PCIN[3]}, {<const0> n_reg[1]0__1/PCIN[2]}, {<const0> n_reg[1]0__1/PCIN[1]}, {<const0> n_reg[1]0__1/PCIN[0]}, {RSTA n_reg[1]0__1/RSTA}, {<const0> n_reg[1]0__1/RSTALLCARRYIN}, {<const0> n_reg[1]0__1/RSTALUMODE}, {RSTA n_reg[1]0__1/RSTB}, {<const0> n_reg[1]0__1/RSTC}, {<const0> n_reg[1]0__1/RSTCTRL}, {<const0> n_reg[1]0__1/RSTD}, {<const0> n_reg[1]0__1/RSTINMODE}, {<const0> n_reg[1]0__1/RSTM}, {<const0> n_reg[1]0__1/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X1Y66, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 18x18 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

n_reg[1]0__2 - 
nets: { n_reg[1]0__2/ACOUT[29]}, { n_reg[1]0__2/ACOUT[28]}, { n_reg[1]0__2/ACOUT[27]}, { n_reg[1]0__2/ACOUT[26]}, { n_reg[1]0__2/ACOUT[25]}, { n_reg[1]0__2/ACOUT[24]}, { n_reg[1]0__2/ACOUT[23]}, { n_reg[1]0__2/ACOUT[22]}, { n_reg[1]0__2/ACOUT[21]}, { n_reg[1]0__2/ACOUT[20]}, { n_reg[1]0__2/ACOUT[19]}, { n_reg[1]0__2/ACOUT[18]}, { n_reg[1]0__2/ACOUT[17]}, { n_reg[1]0__2/ACOUT[16]}, { n_reg[1]0__2/ACOUT[15]}, { n_reg[1]0__2/ACOUT[14]}, { n_reg[1]0__2/ACOUT[13]}, { n_reg[1]0__2/ACOUT[12]}, { n_reg[1]0__2/ACOUT[11]}, { n_reg[1]0__2/ACOUT[10]}, { n_reg[1]0__2/ACOUT[9]}, { n_reg[1]0__2/ACOUT[8]}, { n_reg[1]0__2/ACOUT[7]}, { n_reg[1]0__2/ACOUT[6]}, { n_reg[1]0__2/ACOUT[5]}, { n_reg[1]0__2/ACOUT[4]}, { n_reg[1]0__2/ACOUT[3]}, { n_reg[1]0__2/ACOUT[2]}, { n_reg[1]0__2/ACOUT[1]}, { n_reg[1]0__2/ACOUT[0]}, { n_reg[1]0__2/BCOUT[17]}, { n_reg[1]0__2/BCOUT[16]}, { n_reg[1]0__2/BCOUT[15]}, { n_reg[1]0__2/BCOUT[14]}, { n_reg[1]0__2/BCOUT[13]}, { n_reg[1]0__2/BCOUT[12]}, { n_reg[1]0__2/BCOUT[11]}, { n_reg[1]0__2/BCOUT[10]}, { n_reg[1]0__2/BCOUT[9]}, { n_reg[1]0__2/BCOUT[8]}, { n_reg[1]0__2/BCOUT[7]}, { n_reg[1]0__2/BCOUT[6]}, { n_reg[1]0__2/BCOUT[5]}, { n_reg[1]0__2/BCOUT[4]}, { n_reg[1]0__2/BCOUT[3]}, { n_reg[1]0__2/BCOUT[2]}, { n_reg[1]0__2/BCOUT[1]}, { n_reg[1]0__2/BCOUT[0]}, { n_reg[1]0__2/CARRYCASCOUT}, { n_reg[1]0__2/CARRYOUT[3]}, { n_reg[1]0__2/CARRYOUT[2]}, { n_reg[1]0__2/CARRYOUT[1]}, { n_reg[1]0__2/CARRYOUT[0]}, { n_reg[1]0__2/MULTSIGNOUT}, { n_reg[1]0__2/OVERFLOW}, { n_reg[1]0__2/PATTERNBDETECT}, { n_reg[1]0__2/PATTERNDETECT}, { n_reg[1]0__2/PCOUT[47]}, { n_reg[1]0__2/PCOUT[46]}, { n_reg[1]0__2/PCOUT[45]}, { n_reg[1]0__2/PCOUT[44]}, { n_reg[1]0__2/PCOUT[43]}, { n_reg[1]0__2/PCOUT[42]}, { n_reg[1]0__2/PCOUT[41]}, { n_reg[1]0__2/PCOUT[40]}, { n_reg[1]0__2/PCOUT[39]}, { n_reg[1]0__2/PCOUT[38]}, { n_reg[1]0__2/PCOUT[37]}, { n_reg[1]0__2/PCOUT[36]}, { n_reg[1]0__2/PCOUT[35]}, { n_reg[1]0__2/PCOUT[34]}, { n_reg[1]0__2/PCOUT[33]}, { n_reg[1]0__2/PCOUT[32]}, { n_reg[1]0__2/PCOUT[31]}, { n_reg[1]0__2/PCOUT[30]}, { n_reg[1]0__2/PCOUT[29]}, { n_reg[1]0__2/PCOUT[28]}, { n_reg[1]0__2/PCOUT[27]}, { n_reg[1]0__2/PCOUT[26]}, { n_reg[1]0__2/PCOUT[25]}, { n_reg[1]0__2/PCOUT[24]}, { n_reg[1]0__2/PCOUT[23]}, { n_reg[1]0__2/PCOUT[22]}, { n_reg[1]0__2/PCOUT[21]}, { n_reg[1]0__2/PCOUT[20]}, { n_reg[1]0__2/PCOUT[19]}, { n_reg[1]0__2/PCOUT[18]}, { n_reg[1]0__2/PCOUT[17]}, { n_reg[1]0__2/PCOUT[16]}, { n_reg[1]0__2/PCOUT[15]}, { n_reg[1]0__2/PCOUT[14]}, { n_reg[1]0__2/PCOUT[13]}, { n_reg[1]0__2/PCOUT[12]}, { n_reg[1]0__2/PCOUT[11]}, { n_reg[1]0__2/PCOUT[10]}, { n_reg[1]0__2/PCOUT[9]}, { n_reg[1]0__2/PCOUT[8]}, { n_reg[1]0__2/PCOUT[7]}, { n_reg[1]0__2/PCOUT[6]}, { n_reg[1]0__2/PCOUT[5]}, { n_reg[1]0__2/PCOUT[4]}, { n_reg[1]0__2/PCOUT[3]}, { n_reg[1]0__2/PCOUT[2]}, { n_reg[1]0__2/PCOUT[1]}, { n_reg[1]0__2/PCOUT[0]}, { n_reg[1]0__2/P[47]}, { n_reg[1]0__2/P[46]}, {n_reg[1]0__2_n_60 n_reg[1]0__2/P[45]}, {n_reg[1]0__2_n_61 n_reg[1]0__2/P[44]}, {n_reg[1]0__2_n_62 n_reg[1]0__2/P[43]}, {n_reg[1]0__2_n_63 n_reg[1]0__2/P[42]}, {n_reg[1]0__2_n_64 n_reg[1]0__2/P[41]}, {n_reg[1]0__2_n_65 n_reg[1]0__2/P[40]}, {n_reg[1]0__2_n_66 n_reg[1]0__2/P[39]}, {n_reg[1]0__2_n_67 n_reg[1]0__2/P[38]}, {n_reg[1]0__2_n_68 n_reg[1]0__2/P[37]}, {n_reg[1]0__2_n_69 n_reg[1]0__2/P[36]}, {n_reg[1]0__2_n_70 n_reg[1]0__2/P[35]}, {n_reg[1]0__2_n_71 n_reg[1]0__2/P[34]}, {n_reg[1]0__2_n_72 n_reg[1]0__2/P[33]}, {n_reg[1]0__2_n_73 n_reg[1]0__2/P[32]}, {n_reg[1]0__2_n_74 n_reg[1]0__2/P[31]}, {n_reg[1]0__2_n_75 n_reg[1]0__2/P[30]}, {n_reg[1]0__2_n_76 n_reg[1]0__2/P[29]}, {n_reg[1]0__2_n_77 n_reg[1]0__2/P[28]}, {n_reg[1]0__2_n_78 n_reg[1]0__2/P[27]}, {n_reg[1]0__2_n_79 n_reg[1]0__2/P[26]}, {n_reg[1]0__2_n_80 n_reg[1]0__2/P[25]}, {n_reg[1]0__2_n_81 n_reg[1]0__2/P[24]}, {n_reg[1]0__2_n_82 n_reg[1]0__2/P[23]}, {n_reg[1]0__2_n_83 n_reg[1]0__2/P[22]}, {n_reg[1]0__2_n_84 n_reg[1]0__2/P[21]}, {n_reg[1]0__2_n_85 n_reg[1]0__2/P[20]}, {n_reg[1]0__2_n_86 n_reg[1]0__2/P[19]}, {n_reg[1]0__2_n_87 n_reg[1]0__2/P[18]}, {n_reg[1]0__2_n_88 n_reg[1]0__2/P[17]}, {n_reg[1]0__2_n_89 n_reg[1]0__2/P[16]}, {n_reg[1]0__2_n_90 n_reg[1]0__2/P[15]}, {n_reg[1]0__2_n_91 n_reg[1]0__2/P[14]}, {n_reg[1]0__2_n_92 n_reg[1]0__2/P[13]}, {n_reg[1]0__2_n_93 n_reg[1]0__2/P[12]}, {n_reg[1]0__2_n_94 n_reg[1]0__2/P[11]}, {n_reg[1]0__2_n_95 n_reg[1]0__2/P[10]}, {n_reg[1]0__2_n_96 n_reg[1]0__2/P[9]}, {n_reg[1]0__2_n_97 n_reg[1]0__2/P[8]}, {n_reg[1]0__2_n_98 n_reg[1]0__2/P[7]}, {n_reg[1]0__2_n_99 n_reg[1]0__2/P[6]}, {n_reg[1]0__2_n_100 n_reg[1]0__2/P[5]}, {n_reg[1]0__2_n_101 n_reg[1]0__2/P[4]}, {n_reg[1]0__2_n_102 n_reg[1]0__2/P[3]}, {n_reg[1]0__2_n_103 n_reg[1]0__2/P[2]}, {n_reg[1]0__2_n_104 n_reg[1]0__2/P[1]}, {n_reg[1]0__2_n_105 n_reg[1]0__2/P[0]}, { n_reg[1]0__2/UNDERFLOW}, {<const0> n_reg[1]0__2/ACIN[29]}, {<const0> n_reg[1]0__2/ACIN[28]}, {<const0> n_reg[1]0__2/ACIN[27]}, {<const0> n_reg[1]0__2/ACIN[26]}, {<const0> n_reg[1]0__2/ACIN[25]}, {<const0> n_reg[1]0__2/ACIN[24]}, {<const0> n_reg[1]0__2/ACIN[23]}, {<const0> n_reg[1]0__2/ACIN[22]}, {<const0> n_reg[1]0__2/ACIN[21]}, {<const0> n_reg[1]0__2/ACIN[20]}, {<const0> n_reg[1]0__2/ACIN[19]}, {<const0> n_reg[1]0__2/ACIN[18]}, {<const0> n_reg[1]0__2/ACIN[17]}, {<const0> n_reg[1]0__2/ACIN[16]}, {<const0> n_reg[1]0__2/ACIN[15]}, {<const0> n_reg[1]0__2/ACIN[14]}, {<const0> n_reg[1]0__2/ACIN[13]}, {<const0> n_reg[1]0__2/ACIN[12]}, {<const0> n_reg[1]0__2/ACIN[11]}, {<const0> n_reg[1]0__2/ACIN[10]}, {<const0> n_reg[1]0__2/ACIN[9]}, {<const0> n_reg[1]0__2/ACIN[8]}, {<const0> n_reg[1]0__2/ACIN[7]}, {<const0> n_reg[1]0__2/ACIN[6]}, {<const0> n_reg[1]0__2/ACIN[5]}, {<const0> n_reg[1]0__2/ACIN[4]}, {<const0> n_reg[1]0__2/ACIN[3]}, {<const0> n_reg[1]0__2/ACIN[2]}, {<const0> n_reg[1]0__2/ACIN[1]}, {<const0> n_reg[1]0__2/ACIN[0]}, {<const0> n_reg[1]0__2/ALUMODE[3]}, {<const0> n_reg[1]0__2/ALUMODE[2]}, {<const0> n_reg[1]0__2/ALUMODE[1]}, {<const0> n_reg[1]0__2/ALUMODE[0]}, {<const0> n_reg[1]0__2/A[29]}, {<const0> n_reg[1]0__2/A[28]}, {<const0> n_reg[1]0__2/A[27]}, {<const0> n_reg[1]0__2/A[26]}, {<const0> n_reg[1]0__2/A[25]}, {<const0> n_reg[1]0__2/A[24]}, {<const0> n_reg[1]0__2/A[23]}, {<const0> n_reg[1]0__2/A[22]}, {<const0> n_reg[1]0__2/A[21]}, {<const0> n_reg[1]0__2/A[20]}, {<const0> n_reg[1]0__2/A[19]}, {<const0> n_reg[1]0__2/A[18]}, {<const0> n_reg[1]0__2/A[17]}, {ARG[16] n_reg[1]0__2/A[16]}, {ARG[15] n_reg[1]0__2/A[15]}, {ARG[14] n_reg[1]0__2/A[14]}, {ARG[13] n_reg[1]0__2/A[13]}, {ARG[12] n_reg[1]0__2/A[12]}, {ARG[11] n_reg[1]0__2/A[11]}, {ARG[10] n_reg[1]0__2/A[10]}, {ARG[9] n_reg[1]0__2/A[9]}, {ARG[8] n_reg[1]0__2/A[8]}, {ARG[7] n_reg[1]0__2/A[7]}, {ARG[6] n_reg[1]0__2/A[6]}, {ARG[5] n_reg[1]0__2/A[5]}, {ARG[4] n_reg[1]0__2/A[4]}, {ARG[3] n_reg[1]0__2/A[3]}, {ARG[2] n_reg[1]0__2/A[2]}, {ARG[1] n_reg[1]0__2/A[1]}, {ARG[0] n_reg[1]0__2/A[0]}, {<const0> n_reg[1]0__2/BCIN[17]}, {<const0> n_reg[1]0__2/BCIN[16]}, {<const0> n_reg[1]0__2/BCIN[15]}, {<const0> n_reg[1]0__2/BCIN[14]}, {<const0> n_reg[1]0__2/BCIN[13]}, {<const0> n_reg[1]0__2/BCIN[12]}, {<const0> n_reg[1]0__2/BCIN[11]}, {<const0> n_reg[1]0__2/BCIN[10]}, {<const0> n_reg[1]0__2/BCIN[9]}, {<const0> n_reg[1]0__2/BCIN[8]}, {<const0> n_reg[1]0__2/BCIN[7]}, {<const0> n_reg[1]0__2/BCIN[6]}, {<const0> n_reg[1]0__2/BCIN[5]}, {<const0> n_reg[1]0__2/BCIN[4]}, {<const0> n_reg[1]0__2/BCIN[3]}, {<const0> n_reg[1]0__2/BCIN[2]}, {<const0> n_reg[1]0__2/BCIN[1]}, {<const0> n_reg[1]0__2/BCIN[0]}, {<const0> n_reg[1]0__2/B[17]}, {<const0> n_reg[1]0__2/B[16]}, {<const0> n_reg[1]0__2/B[15]}, {<const1> n_reg[1]0__2/B[14]}, {<const0> n_reg[1]0__2/B[13]}, {g0_b29__0_n_0 n_reg[1]0__2/B[12]}, {n_reg[1]0_i_1__0_n_0 n_reg[1]0__2/B[11]}, {n_reg[1]0_i_2__0_n_0 n_reg[1]0__2/B[10]}, {n_reg[1]0_i_3__0_n_0 n_reg[1]0__2/B[9]}, {n_reg[1]0_i_4__0_n_0 n_reg[1]0__2/B[8]}, {n_reg[1]0_i_5__0_n_0 n_reg[1]0__2/B[7]}, {n_reg[1]0_i_6__0_n_0 n_reg[1]0__2/B[6]}, {n_reg[1]0_i_7__0_n_0 n_reg[1]0__2/B[5]}, {n_reg[1]0_i_8__0_n_0 n_reg[1]0__2/B[4]}, {n_reg[1]0_i_9__0_n_0 n_reg[1]0__2/B[3]}, {n_reg[1]0_i_10__0_n_0 n_reg[1]0__2/B[2]}, {n_reg[1]0_i_11__0_n_0 n_reg[1]0__2/B[1]}, {n_reg[1]0_i_12__0_n_0 n_reg[1]0__2/B[0]}, {<const0> n_reg[1]0__2/CARRYCASCIN}, {<const0> n_reg[1]0__2/CARRYIN}, {<const0> n_reg[1]0__2/CARRYINSEL[2]}, {<const0> n_reg[1]0__2/CARRYINSEL[1]}, {<const0> n_reg[1]0__2/CARRYINSEL[0]}, {<const0> n_reg[1]0__2/CEA1}, {<const1> n_reg[1]0__2/CEA2}, {<const0> n_reg[1]0__2/CEAD}, {<const0> n_reg[1]0__2/CEALUMODE}, {<const0> n_reg[1]0__2/CEB1}, {<const1> n_reg[1]0__2/CEB2}, {<const0> n_reg[1]0__2/CEC}, {<const0> n_reg[1]0__2/CECARRYIN}, {<const0> n_reg[1]0__2/CECTRL}, {<const0> n_reg[1]0__2/CED}, {<const0> n_reg[1]0__2/CEINMODE}, {<const0> n_reg[1]0__2/CEM}, {<const0> n_reg[1]0__2/CEP}, {clk n_reg[1]0__2/CLK}, {VCC_2 n_reg[1]0__2/C[47]}, {VCC_2 n_reg[1]0__2/C[46]}, {VCC_2 n_reg[1]0__2/C[45]}, {VCC_2 n_reg[1]0__2/C[44]}, {VCC_2 n_reg[1]0__2/C[43]}, {VCC_2 n_reg[1]0__2/C[42]}, {VCC_2 n_reg[1]0__2/C[41]}, {VCC_2 n_reg[1]0__2/C[40]}, {VCC_2 n_reg[1]0__2/C[39]}, {VCC_2 n_reg[1]0__2/C[38]}, {VCC_2 n_reg[1]0__2/C[37]}, {VCC_2 n_reg[1]0__2/C[36]}, {VCC_2 n_reg[1]0__2/C[35]}, {VCC_2 n_reg[1]0__2/C[34]}, {VCC_2 n_reg[1]0__2/C[33]}, {VCC_2 n_reg[1]0__2/C[32]}, {VCC_2 n_reg[1]0__2/C[31]}, {VCC_2 n_reg[1]0__2/C[30]}, {VCC_2 n_reg[1]0__2/C[29]}, {VCC_2 n_reg[1]0__2/C[28]}, {VCC_2 n_reg[1]0__2/C[27]}, {VCC_2 n_reg[1]0__2/C[26]}, {VCC_2 n_reg[1]0__2/C[25]}, {VCC_2 n_reg[1]0__2/C[24]}, {VCC_2 n_reg[1]0__2/C[23]}, {VCC_2 n_reg[1]0__2/C[22]}, {VCC_2 n_reg[1]0__2/C[21]}, {VCC_2 n_reg[1]0__2/C[20]}, {VCC_2 n_reg[1]0__2/C[19]}, {VCC_2 n_reg[1]0__2/C[18]}, {VCC_2 n_reg[1]0__2/C[17]}, {VCC_2 n_reg[1]0__2/C[16]}, {VCC_2 n_reg[1]0__2/C[15]}, {VCC_2 n_reg[1]0__2/C[14]}, {VCC_2 n_reg[1]0__2/C[13]}, {VCC_2 n_reg[1]0__2/C[12]}, {VCC_2 n_reg[1]0__2/C[11]}, {VCC_2 n_reg[1]0__2/C[10]}, {VCC_2 n_reg[1]0__2/C[9]}, {VCC_2 n_reg[1]0__2/C[8]}, {VCC_2 n_reg[1]0__2/C[7]}, {VCC_2 n_reg[1]0__2/C[6]}, {VCC_2 n_reg[1]0__2/C[5]}, {VCC_2 n_reg[1]0__2/C[4]}, {VCC_2 n_reg[1]0__2/C[3]}, {VCC_2 n_reg[1]0__2/C[2]}, {VCC_2 n_reg[1]0__2/C[1]}, {VCC_2 n_reg[1]0__2/C[0]}, {GND_2 n_reg[1]0__2/D[24]}, {GND_2 n_reg[1]0__2/D[23]}, {GND_2 n_reg[1]0__2/D[22]}, {GND_2 n_reg[1]0__2/D[21]}, {GND_2 n_reg[1]0__2/D[20]}, {GND_2 n_reg[1]0__2/D[19]}, {GND_2 n_reg[1]0__2/D[18]}, {GND_2 n_reg[1]0__2/D[17]}, {GND_2 n_reg[1]0__2/D[16]}, {GND_2 n_reg[1]0__2/D[15]}, {GND_2 n_reg[1]0__2/D[14]}, {GND_2 n_reg[1]0__2/D[13]}, {GND_2 n_reg[1]0__2/D[12]}, {GND_2 n_reg[1]0__2/D[11]}, {GND_2 n_reg[1]0__2/D[10]}, {GND_2 n_reg[1]0__2/D[9]}, {GND_2 n_reg[1]0__2/D[8]}, {GND_2 n_reg[1]0__2/D[7]}, {GND_2 n_reg[1]0__2/D[6]}, {GND_2 n_reg[1]0__2/D[5]}, {GND_2 n_reg[1]0__2/D[4]}, {GND_2 n_reg[1]0__2/D[3]}, {GND_2 n_reg[1]0__2/D[2]}, {GND_2 n_reg[1]0__2/D[1]}, {GND_2 n_reg[1]0__2/D[0]}, {<const0> n_reg[1]0__2/INMODE[4]}, {<const0> n_reg[1]0__2/INMODE[3]}, {<const0> n_reg[1]0__2/INMODE[2]}, {<const0> n_reg[1]0__2/INMODE[1]}, {<const0> n_reg[1]0__2/INMODE[0]}, {<const0> n_reg[1]0__2/MULTSIGNIN}, {<const1> n_reg[1]0__2/OPMODE[6]}, {<const0> n_reg[1]0__2/OPMODE[5]}, {<const1> n_reg[1]0__2/OPMODE[4]}, {<const0> n_reg[1]0__2/OPMODE[3]}, {<const1> n_reg[1]0__2/OPMODE[2]}, {<const0> n_reg[1]0__2/OPMODE[1]}, {<const1> n_reg[1]0__2/OPMODE[0]}, {n_reg[1]0__1_n_106 n_reg[1]0__2/PCIN[47]}, {n_reg[1]0__1_n_107 n_reg[1]0__2/PCIN[46]}, {n_reg[1]0__1_n_108 n_reg[1]0__2/PCIN[45]}, {n_reg[1]0__1_n_109 n_reg[1]0__2/PCIN[44]}, {n_reg[1]0__1_n_110 n_reg[1]0__2/PCIN[43]}, {n_reg[1]0__1_n_111 n_reg[1]0__2/PCIN[42]}, {n_reg[1]0__1_n_112 n_reg[1]0__2/PCIN[41]}, {n_reg[1]0__1_n_113 n_reg[1]0__2/PCIN[40]}, {n_reg[1]0__1_n_114 n_reg[1]0__2/PCIN[39]}, {n_reg[1]0__1_n_115 n_reg[1]0__2/PCIN[38]}, {n_reg[1]0__1_n_116 n_reg[1]0__2/PCIN[37]}, {n_reg[1]0__1_n_117 n_reg[1]0__2/PCIN[36]}, {n_reg[1]0__1_n_118 n_reg[1]0__2/PCIN[35]}, {n_reg[1]0__1_n_119 n_reg[1]0__2/PCIN[34]}, {n_reg[1]0__1_n_120 n_reg[1]0__2/PCIN[33]}, {n_reg[1]0__1_n_121 n_reg[1]0__2/PCIN[32]}, {n_reg[1]0__1_n_122 n_reg[1]0__2/PCIN[31]}, {n_reg[1]0__1_n_123 n_reg[1]0__2/PCIN[30]}, {n_reg[1]0__1_n_124 n_reg[1]0__2/PCIN[29]}, {n_reg[1]0__1_n_125 n_reg[1]0__2/PCIN[28]}, {n_reg[1]0__1_n_126 n_reg[1]0__2/PCIN[27]}, {n_reg[1]0__1_n_127 n_reg[1]0__2/PCIN[26]}, {n_reg[1]0__1_n_128 n_reg[1]0__2/PCIN[25]}, {n_reg[1]0__1_n_129 n_reg[1]0__2/PCIN[24]}, {n_reg[1]0__1_n_130 n_reg[1]0__2/PCIN[23]}, {n_reg[1]0__1_n_131 n_reg[1]0__2/PCIN[22]}, {n_reg[1]0__1_n_132 n_reg[1]0__2/PCIN[21]}, {n_reg[1]0__1_n_133 n_reg[1]0__2/PCIN[20]}, {n_reg[1]0__1_n_134 n_reg[1]0__2/PCIN[19]}, {n_reg[1]0__1_n_135 n_reg[1]0__2/PCIN[18]}, {n_reg[1]0__1_n_136 n_reg[1]0__2/PCIN[17]}, {n_reg[1]0__1_n_137 n_reg[1]0__2/PCIN[16]}, {n_reg[1]0__1_n_138 n_reg[1]0__2/PCIN[15]}, {n_reg[1]0__1_n_139 n_reg[1]0__2/PCIN[14]}, {n_reg[1]0__1_n_140 n_reg[1]0__2/PCIN[13]}, {n_reg[1]0__1_n_141 n_reg[1]0__2/PCIN[12]}, {n_reg[1]0__1_n_142 n_reg[1]0__2/PCIN[11]}, {n_reg[1]0__1_n_143 n_reg[1]0__2/PCIN[10]}, {n_reg[1]0__1_n_144 n_reg[1]0__2/PCIN[9]}, {n_reg[1]0__1_n_145 n_reg[1]0__2/PCIN[8]}, {n_reg[1]0__1_n_146 n_reg[1]0__2/PCIN[7]}, {n_reg[1]0__1_n_147 n_reg[1]0__2/PCIN[6]}, {n_reg[1]0__1_n_148 n_reg[1]0__2/PCIN[5]}, {n_reg[1]0__1_n_149 n_reg[1]0__2/PCIN[4]}, {n_reg[1]0__1_n_150 n_reg[1]0__2/PCIN[3]}, {n_reg[1]0__1_n_151 n_reg[1]0__2/PCIN[2]}, {n_reg[1]0__1_n_152 n_reg[1]0__2/PCIN[1]}, {n_reg[1]0__1_n_153 n_reg[1]0__2/PCIN[0]}, {RSTA n_reg[1]0__2/RSTA}, {<const0> n_reg[1]0__2/RSTALLCARRYIN}, {<const0> n_reg[1]0__2/RSTALUMODE}, {RSTA n_reg[1]0__2/RSTB}, {<const0> n_reg[1]0__2/RSTC}, {<const0> n_reg[1]0__2/RSTCTRL}, {<const0> n_reg[1]0__2/RSTD}, {<const0> n_reg[1]0__2/RSTINMODE}, {<const0> n_reg[1]0__2/RSTM}, {<const0> n_reg[1]0__2/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X1Y67, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 18x16 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

n_reg[1]0_i_1 - 
nets: {n_reg[1]0_i_1_n_0 n_reg[1]0_i_1/O}, {g0_b16__0_n_0 n_reg[1]0_i_1/I0}, {g1_b16__0_n_0 n_reg[1]0_i_1/I1}, {ARG[29] n_reg[1]0_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X56Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_10 - 
nets: {n_reg[1]0_i_10_n_0 n_reg[1]0_i_10/O}, {g0_b7__0_n_0 n_reg[1]0_i_10/I0}, {g1_b7__0_n_0 n_reg[1]0_i_10/I1}, {ARG[29] n_reg[1]0_i_10/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X56Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_10__0 - 
nets: {n_reg[1]0_i_10__0_n_0 n_reg[1]0_i_10__0/O}, {g0_b19__0_n_0 n_reg[1]0_i_10__0/I0}, {g1_b19__0_n_0 n_reg[1]0_i_10__0/I1}, {ARG[29] n_reg[1]0_i_10__0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X58Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_11 - 
nets: {n_reg[1]0_i_11_n_0 n_reg[1]0_i_11/O}, {g0_b6__0_n_0 n_reg[1]0_i_11/I0}, {g1_b6__0_n_0 n_reg[1]0_i_11/I1}, {ARG[29] n_reg[1]0_i_11/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X56Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_11__0 - 
nets: {n_reg[1]0_i_11__0_n_0 n_reg[1]0_i_11__0/O}, {g0_b18__0_n_0 n_reg[1]0_i_11__0/I0}, {g1_b18__0_n_0 n_reg[1]0_i_11__0/I1}, {ARG[29] n_reg[1]0_i_11__0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X59Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_12 - 
nets: {n_reg[1]0_i_12_n_0 n_reg[1]0_i_12/O}, {g0_b5__0_n_0 n_reg[1]0_i_12/I0}, {g1_b5__0_n_0 n_reg[1]0_i_12/I1}, {ARG[29] n_reg[1]0_i_12/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X56Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_12__0 - 
nets: {n_reg[1]0_i_12__0_n_0 n_reg[1]0_i_12__0/O}, {g0_b17__0_n_0 n_reg[1]0_i_12__0/I0}, {g1_b17__0_n_0 n_reg[1]0_i_12__0/I1}, {ARG[29] n_reg[1]0_i_12__0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X55Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_13 - 
nets: {n_reg[1]0_i_13_n_0 n_reg[1]0_i_13/O}, {g0_b4__0_n_0 n_reg[1]0_i_13/I0}, {g1_b4__0_n_0 n_reg[1]0_i_13/I1}, {ARG[29] n_reg[1]0_i_13/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X56Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_14 - 
nets: {n_reg[1]0_i_14_n_0 n_reg[1]0_i_14/O}, {g0_b3__0_n_0 n_reg[1]0_i_14/I0}, {g1_b3__0_n_0 n_reg[1]0_i_14/I1}, {ARG[29] n_reg[1]0_i_14/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X55Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_15 - 
nets: {n_reg[1]0_i_15_n_0 n_reg[1]0_i_15/O}, {g0_b2__0_n_0 n_reg[1]0_i_15/I0}, {g1_b2__0_n_0 n_reg[1]0_i_15/I1}, {ARG[29] n_reg[1]0_i_15/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X58Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_16 - 
nets: {n_reg[1]0_i_16_n_0 n_reg[1]0_i_16/O}, {g0_b1__0_n_0 n_reg[1]0_i_16/I0}, {g1_b1__0_n_0 n_reg[1]0_i_16/I1}, {ARG[29] n_reg[1]0_i_16/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X56Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_17 - 
nets: {n_reg[1]0_i_17_n_0 n_reg[1]0_i_17/O}, {g0_b0__0_n_0 n_reg[1]0_i_17/I0}, {g1_b0__0_n_0 n_reg[1]0_i_17/I1}, {ARG[29] n_reg[1]0_i_17/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X58Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_1__0 - 
nets: {n_reg[1]0_i_1__0_n_0 n_reg[1]0_i_1__0/O}, {g0_b28__0_n_0 n_reg[1]0_i_1__0/I0}, {g1_b28__0_n_0 n_reg[1]0_i_1__0/I1}, {ARG[29] n_reg[1]0_i_1__0/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hCA, 
LOC: SLICE_X62Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

n_reg[1]0_i_2 - 
nets: {n_reg[1]0_i_2_n_0 n_reg[1]0_i_2/O}, {g0_b15__0_n_0 n_reg[1]0_i_2/I0}, {g1_b15__0_n_0 n_reg[1]0_i_2/I1}, {ARG[29] n_reg[1]0_i_2/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X58Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_2__0 - 
nets: {n_reg[1]0_i_2__0_n_0 n_reg[1]0_i_2__0/O}, {g0_b27__0_n_0 n_reg[1]0_i_2__0/I0}, {g1_b27__0_n_0 n_reg[1]0_i_2__0/I1}, {ARG[29] n_reg[1]0_i_2__0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X56Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_3 - 
nets: {n_reg[1]0_i_3_n_0 n_reg[1]0_i_3/O}, {g0_b14__0_n_0 n_reg[1]0_i_3/I0}, {g1_b14__0_n_0 n_reg[1]0_i_3/I1}, {ARG[29] n_reg[1]0_i_3/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X55Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_3__0 - 
nets: {n_reg[1]0_i_3__0_n_0 n_reg[1]0_i_3__0/O}, {g0_b26__0_n_0 n_reg[1]0_i_3__0/I0}, {g1_b26__0_n_0 n_reg[1]0_i_3__0/I1}, {ARG[29] n_reg[1]0_i_3__0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X58Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_4 - 
nets: {n_reg[1]0_i_4_n_0 n_reg[1]0_i_4/O}, {g0_b13__0_n_0 n_reg[1]0_i_4/I0}, {g1_b13__0_n_0 n_reg[1]0_i_4/I1}, {ARG[29] n_reg[1]0_i_4/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X56Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_4__0 - 
nets: {n_reg[1]0_i_4__0_n_0 n_reg[1]0_i_4__0/O}, {g0_b25__0_n_0 n_reg[1]0_i_4__0/I0}, {g1_b25__0_n_0 n_reg[1]0_i_4__0/I1}, {ARG[29] n_reg[1]0_i_4__0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X56Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_5 - 
nets: {n_reg[1]0_i_5_n_0 n_reg[1]0_i_5/O}, {g0_b12__0_n_0 n_reg[1]0_i_5/I0}, {g1_b12__0_n_0 n_reg[1]0_i_5/I1}, {ARG[29] n_reg[1]0_i_5/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X58Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_5__0 - 
nets: {n_reg[1]0_i_5__0_n_0 n_reg[1]0_i_5__0/O}, {g0_b24__0_n_0 n_reg[1]0_i_5__0/I0}, {g1_b24__0_n_0 n_reg[1]0_i_5__0/I1}, {ARG[29] n_reg[1]0_i_5__0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X58Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_6 - 
nets: {n_reg[1]0_i_6_n_0 n_reg[1]0_i_6/O}, {g0_b11__0_n_0 n_reg[1]0_i_6/I0}, {g1_b11__0_n_0 n_reg[1]0_i_6/I1}, {ARG[29] n_reg[1]0_i_6/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X58Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_6__0 - 
nets: {n_reg[1]0_i_6__0_n_0 n_reg[1]0_i_6__0/O}, {g0_b23__0_n_0 n_reg[1]0_i_6__0/I0}, {g1_b23__0_n_0 n_reg[1]0_i_6__0/I1}, {ARG[29] n_reg[1]0_i_6__0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X56Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_7 - 
nets: {n_reg[1]0_i_7_n_0 n_reg[1]0_i_7/O}, {g0_b10__0_n_0 n_reg[1]0_i_7/I0}, {g1_b10__0_n_0 n_reg[1]0_i_7/I1}, {ARG[29] n_reg[1]0_i_7/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X58Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_7__0 - 
nets: {n_reg[1]0_i_7__0_n_0 n_reg[1]0_i_7__0/O}, {g0_b22__0_n_0 n_reg[1]0_i_7__0/I0}, {g1_b22__0_n_0 n_reg[1]0_i_7__0/I1}, {ARG[29] n_reg[1]0_i_7__0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X56Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_8 - 
nets: {n_reg[1]0_i_8_n_0 n_reg[1]0_i_8/O}, {g0_b9__0_n_0 n_reg[1]0_i_8/I0}, {g1_b9__0_n_0 n_reg[1]0_i_8/I1}, {ARG[29] n_reg[1]0_i_8/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X56Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_8__0 - 
nets: {n_reg[1]0_i_8__0_n_0 n_reg[1]0_i_8__0/O}, {g0_b21__0_n_0 n_reg[1]0_i_8__0/I0}, {g1_b21__0_n_0 n_reg[1]0_i_8__0/I1}, {ARG[29] n_reg[1]0_i_8__0/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X55Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_9 - 
nets: {n_reg[1]0_i_9_n_0 n_reg[1]0_i_9/O}, {g0_b8__0_n_0 n_reg[1]0_i_9/I0}, {g1_b8__0_n_0 n_reg[1]0_i_9/I1}, {ARG[29] n_reg[1]0_i_9/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X59Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[1]0_i_9__0 - 
nets: {n_reg[1]0_i_9__0_n_0 n_reg[1]0_i_9__0/O}, {g0_b20__0_n_0 n_reg[1]0_i_9__0/I0}, {g1_b20__0_n_0 n_reg[1]0_i_9__0/I1}, {ARG[29] n_reg[1]0_i_9__0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X55Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

n_reg[2]0 - 
nets: { n_reg[2]0/ACOUT[29]}, { n_reg[2]0/ACOUT[28]}, { n_reg[2]0/ACOUT[27]}, { n_reg[2]0/ACOUT[26]}, { n_reg[2]0/ACOUT[25]}, { n_reg[2]0/ACOUT[24]}, { n_reg[2]0/ACOUT[23]}, { n_reg[2]0/ACOUT[22]}, { n_reg[2]0/ACOUT[21]}, { n_reg[2]0/ACOUT[20]}, { n_reg[2]0/ACOUT[19]}, { n_reg[2]0/ACOUT[18]}, { n_reg[2]0/ACOUT[17]}, { n_reg[2]0/ACOUT[16]}, { n_reg[2]0/ACOUT[15]}, { n_reg[2]0/ACOUT[14]}, { n_reg[2]0/ACOUT[13]}, { n_reg[2]0/ACOUT[12]}, { n_reg[2]0/ACOUT[11]}, { n_reg[2]0/ACOUT[10]}, { n_reg[2]0/ACOUT[9]}, { n_reg[2]0/ACOUT[8]}, { n_reg[2]0/ACOUT[7]}, { n_reg[2]0/ACOUT[6]}, { n_reg[2]0/ACOUT[5]}, { n_reg[2]0/ACOUT[4]}, { n_reg[2]0/ACOUT[3]}, { n_reg[2]0/ACOUT[2]}, { n_reg[2]0/ACOUT[1]}, { n_reg[2]0/ACOUT[0]}, { n_reg[2]0/BCOUT[17]}, { n_reg[2]0/BCOUT[16]}, { n_reg[2]0/BCOUT[15]}, { n_reg[2]0/BCOUT[14]}, { n_reg[2]0/BCOUT[13]}, { n_reg[2]0/BCOUT[12]}, { n_reg[2]0/BCOUT[11]}, { n_reg[2]0/BCOUT[10]}, { n_reg[2]0/BCOUT[9]}, { n_reg[2]0/BCOUT[8]}, { n_reg[2]0/BCOUT[7]}, { n_reg[2]0/BCOUT[6]}, { n_reg[2]0/BCOUT[5]}, { n_reg[2]0/BCOUT[4]}, { n_reg[2]0/BCOUT[3]}, { n_reg[2]0/BCOUT[2]}, { n_reg[2]0/BCOUT[1]}, { n_reg[2]0/BCOUT[0]}, { n_reg[2]0/CARRYCASCOUT}, { n_reg[2]0/CARRYOUT[3]}, { n_reg[2]0/CARRYOUT[2]}, { n_reg[2]0/CARRYOUT[1]}, { n_reg[2]0/CARRYOUT[0]}, { n_reg[2]0/MULTSIGNOUT}, { n_reg[2]0/OVERFLOW}, { n_reg[2]0/PATTERNBDETECT}, { n_reg[2]0/PATTERNDETECT}, {n_reg[2]0_n_106 n_reg[2]0/PCOUT[47]}, {n_reg[2]0_n_107 n_reg[2]0/PCOUT[46]}, {n_reg[2]0_n_108 n_reg[2]0/PCOUT[45]}, {n_reg[2]0_n_109 n_reg[2]0/PCOUT[44]}, {n_reg[2]0_n_110 n_reg[2]0/PCOUT[43]}, {n_reg[2]0_n_111 n_reg[2]0/PCOUT[42]}, {n_reg[2]0_n_112 n_reg[2]0/PCOUT[41]}, {n_reg[2]0_n_113 n_reg[2]0/PCOUT[40]}, {n_reg[2]0_n_114 n_reg[2]0/PCOUT[39]}, {n_reg[2]0_n_115 n_reg[2]0/PCOUT[38]}, {n_reg[2]0_n_116 n_reg[2]0/PCOUT[37]}, {n_reg[2]0_n_117 n_reg[2]0/PCOUT[36]}, {n_reg[2]0_n_118 n_reg[2]0/PCOUT[35]}, {n_reg[2]0_n_119 n_reg[2]0/PCOUT[34]}, {n_reg[2]0_n_120 n_reg[2]0/PCOUT[33]}, {n_reg[2]0_n_121 n_reg[2]0/PCOUT[32]}, {n_reg[2]0_n_122 n_reg[2]0/PCOUT[31]}, {n_reg[2]0_n_123 n_reg[2]0/PCOUT[30]}, {n_reg[2]0_n_124 n_reg[2]0/PCOUT[29]}, {n_reg[2]0_n_125 n_reg[2]0/PCOUT[28]}, {n_reg[2]0_n_126 n_reg[2]0/PCOUT[27]}, {n_reg[2]0_n_127 n_reg[2]0/PCOUT[26]}, {n_reg[2]0_n_128 n_reg[2]0/PCOUT[25]}, {n_reg[2]0_n_129 n_reg[2]0/PCOUT[24]}, {n_reg[2]0_n_130 n_reg[2]0/PCOUT[23]}, {n_reg[2]0_n_131 n_reg[2]0/PCOUT[22]}, {n_reg[2]0_n_132 n_reg[2]0/PCOUT[21]}, {n_reg[2]0_n_133 n_reg[2]0/PCOUT[20]}, {n_reg[2]0_n_134 n_reg[2]0/PCOUT[19]}, {n_reg[2]0_n_135 n_reg[2]0/PCOUT[18]}, {n_reg[2]0_n_136 n_reg[2]0/PCOUT[17]}, {n_reg[2]0_n_137 n_reg[2]0/PCOUT[16]}, {n_reg[2]0_n_138 n_reg[2]0/PCOUT[15]}, {n_reg[2]0_n_139 n_reg[2]0/PCOUT[14]}, {n_reg[2]0_n_140 n_reg[2]0/PCOUT[13]}, {n_reg[2]0_n_141 n_reg[2]0/PCOUT[12]}, {n_reg[2]0_n_142 n_reg[2]0/PCOUT[11]}, {n_reg[2]0_n_143 n_reg[2]0/PCOUT[10]}, {n_reg[2]0_n_144 n_reg[2]0/PCOUT[9]}, {n_reg[2]0_n_145 n_reg[2]0/PCOUT[8]}, {n_reg[2]0_n_146 n_reg[2]0/PCOUT[7]}, {n_reg[2]0_n_147 n_reg[2]0/PCOUT[6]}, {n_reg[2]0_n_148 n_reg[2]0/PCOUT[5]}, {n_reg[2]0_n_149 n_reg[2]0/PCOUT[4]}, {n_reg[2]0_n_150 n_reg[2]0/PCOUT[3]}, {n_reg[2]0_n_151 n_reg[2]0/PCOUT[2]}, {n_reg[2]0_n_152 n_reg[2]0/PCOUT[1]}, {n_reg[2]0_n_153 n_reg[2]0/PCOUT[0]}, { n_reg[2]0/P[47]}, { n_reg[2]0/P[46]}, { n_reg[2]0/P[45]}, { n_reg[2]0/P[44]}, { n_reg[2]0/P[43]}, { n_reg[2]0/P[42]}, { n_reg[2]0/P[41]}, { n_reg[2]0/P[40]}, { n_reg[2]0/P[39]}, { n_reg[2]0/P[38]}, { n_reg[2]0/P[37]}, { n_reg[2]0/P[36]}, { n_reg[2]0/P[35]}, { n_reg[2]0/P[34]}, { n_reg[2]0/P[33]}, { n_reg[2]0/P[32]}, { n_reg[2]0/P[31]}, { n_reg[2]0/P[30]}, { n_reg[2]0/P[29]}, { n_reg[2]0/P[28]}, { n_reg[2]0/P[27]}, { n_reg[2]0/P[26]}, { n_reg[2]0/P[25]}, { n_reg[2]0/P[24]}, { n_reg[2]0/P[23]}, { n_reg[2]0/P[22]}, { n_reg[2]0/P[21]}, { n_reg[2]0/P[20]}, { n_reg[2]0/P[19]}, { n_reg[2]0/P[18]}, { n_reg[2]0/P[17]}, {n_reg[2]0_n_89 n_reg[2]0/P[16]}, {n_reg[2]0_n_90 n_reg[2]0/P[15]}, {n_reg[2]0_n_91 n_reg[2]0/P[14]}, {n_reg[2]0_n_92 n_reg[2]0/P[13]}, {n_reg[2]0_n_93 n_reg[2]0/P[12]}, {n_reg[2]0_n_94 n_reg[2]0/P[11]}, {n_reg[2]0_n_95 n_reg[2]0/P[10]}, {n_reg[2]0_n_96 n_reg[2]0/P[9]}, {n_reg[2]0_n_97 n_reg[2]0/P[8]}, {n_reg[2]0_n_98 n_reg[2]0/P[7]}, {n_reg[2]0_n_99 n_reg[2]0/P[6]}, {n_reg[2]0_n_100 n_reg[2]0/P[5]}, {n_reg[2]0_n_101 n_reg[2]0/P[4]}, {n_reg[2]0_n_102 n_reg[2]0/P[3]}, {n_reg[2]0_n_103 n_reg[2]0/P[2]}, {n_reg[2]0_n_104 n_reg[2]0/P[1]}, {n_reg[2]0_n_105 n_reg[2]0/P[0]}, { n_reg[2]0/UNDERFLOW}, {<const0> n_reg[2]0/ACIN[29]}, {<const0> n_reg[2]0/ACIN[28]}, {<const0> n_reg[2]0/ACIN[27]}, {<const0> n_reg[2]0/ACIN[26]}, {<const0> n_reg[2]0/ACIN[25]}, {<const0> n_reg[2]0/ACIN[24]}, {<const0> n_reg[2]0/ACIN[23]}, {<const0> n_reg[2]0/ACIN[22]}, {<const0> n_reg[2]0/ACIN[21]}, {<const0> n_reg[2]0/ACIN[20]}, {<const0> n_reg[2]0/ACIN[19]}, {<const0> n_reg[2]0/ACIN[18]}, {<const0> n_reg[2]0/ACIN[17]}, {<const0> n_reg[2]0/ACIN[16]}, {<const0> n_reg[2]0/ACIN[15]}, {<const0> n_reg[2]0/ACIN[14]}, {<const0> n_reg[2]0/ACIN[13]}, {<const0> n_reg[2]0/ACIN[12]}, {<const0> n_reg[2]0/ACIN[11]}, {<const0> n_reg[2]0/ACIN[10]}, {<const0> n_reg[2]0/ACIN[9]}, {<const0> n_reg[2]0/ACIN[8]}, {<const0> n_reg[2]0/ACIN[7]}, {<const0> n_reg[2]0/ACIN[6]}, {<const0> n_reg[2]0/ACIN[5]}, {<const0> n_reg[2]0/ACIN[4]}, {<const0> n_reg[2]0/ACIN[3]}, {<const0> n_reg[2]0/ACIN[2]}, {<const0> n_reg[2]0/ACIN[1]}, {<const0> n_reg[2]0/ACIN[0]}, {<const0> n_reg[2]0/ALUMODE[3]}, {<const0> n_reg[2]0/ALUMODE[2]}, {<const0> n_reg[2]0/ALUMODE[1]}, {<const0> n_reg[2]0/ALUMODE[0]}, {<const0> n_reg[2]0/A[29]}, {<const0> n_reg[2]0/A[28]}, {<const0> n_reg[2]0/A[27]}, {<const0> n_reg[2]0/A[26]}, {<const0> n_reg[2]0/A[25]}, {<const0> n_reg[2]0/A[24]}, {<const0> n_reg[2]0/A[23]}, {<const0> n_reg[2]0/A[22]}, {<const0> n_reg[2]0/A[21]}, {<const0> n_reg[2]0/A[20]}, {<const0> n_reg[2]0/A[19]}, {<const0> n_reg[2]0/A[18]}, {<const0> n_reg[2]0/A[17]}, {r_reg[1]0[16] n_reg[2]0/A[16]}, {r_reg[1]0[15] n_reg[2]0/A[15]}, {r_reg[1]0[14] n_reg[2]0/A[14]}, {r_reg[1]0[13] n_reg[2]0/A[13]}, {r_reg[1]0[12] n_reg[2]0/A[12]}, {r_reg[1]0[11] n_reg[2]0/A[11]}, {r_reg[1]0[10] n_reg[2]0/A[10]}, {r_reg[1]0[9] n_reg[2]0/A[9]}, {r_reg[1]0[8] n_reg[2]0/A[8]}, {r_reg[1]0[7] n_reg[2]0/A[7]}, {r_reg[1]0[6] n_reg[2]0/A[6]}, {r_reg[1]0[5] n_reg[2]0/A[5]}, {r_reg[1]0[4] n_reg[2]0/A[4]}, {r_reg[1]0[3] n_reg[2]0/A[3]}, {r_reg[1]0[2] n_reg[2]0/A[2]}, {r_reg[1]0[1] n_reg[2]0/A[1]}, {d_next[1][1] n_reg[2]0/A[0]}, {<const0> n_reg[2]0/BCIN[17]}, {<const0> n_reg[2]0/BCIN[16]}, {<const0> n_reg[2]0/BCIN[15]}, {<const0> n_reg[2]0/BCIN[14]}, {<const0> n_reg[2]0/BCIN[13]}, {<const0> n_reg[2]0/BCIN[12]}, {<const0> n_reg[2]0/BCIN[11]}, {<const0> n_reg[2]0/BCIN[10]}, {<const0> n_reg[2]0/BCIN[9]}, {<const0> n_reg[2]0/BCIN[8]}, {<const0> n_reg[2]0/BCIN[7]}, {<const0> n_reg[2]0/BCIN[6]}, {<const0> n_reg[2]0/BCIN[5]}, {<const0> n_reg[2]0/BCIN[4]}, {<const0> n_reg[2]0/BCIN[3]}, {<const0> n_reg[2]0/BCIN[2]}, {<const0> n_reg[2]0/BCIN[1]}, {<const0> n_reg[2]0/BCIN[0]}, {<const0> n_reg[2]0/B[17]}, {<const0> n_reg[2]0/B[16]}, {<const0> n_reg[2]0/B[15]}, {n_next[1][31] n_reg[2]0/B[14]}, {n_next[1][30] n_reg[2]0/B[13]}, {n_next[1][29] n_reg[2]0/B[12]}, {n_next[1][28] n_reg[2]0/B[11]}, {n_next[1][27] n_reg[2]0/B[10]}, {n_next[1][26] n_reg[2]0/B[9]}, {n_next[1][25] n_reg[2]0/B[8]}, {n_next[1][24] n_reg[2]0/B[7]}, {n_next[1][23] n_reg[2]0/B[6]}, {n_next[1][22] n_reg[2]0/B[5]}, {n_next[1][21] n_reg[2]0/B[4]}, {n_next[1][20] n_reg[2]0/B[3]}, {n_next[1][19] n_reg[2]0/B[2]}, {n_next[1][18] n_reg[2]0/B[1]}, {n_next[1][17] n_reg[2]0/B[0]}, {<const0> n_reg[2]0/CARRYCASCIN}, {<const0> n_reg[2]0/CARRYIN}, {<const0> n_reg[2]0/CARRYINSEL[2]}, {<const0> n_reg[2]0/CARRYINSEL[1]}, {<const0> n_reg[2]0/CARRYINSEL[0]}, {<const0> n_reg[2]0/CEA1}, {<const1> n_reg[2]0/CEA2}, {<const0> n_reg[2]0/CEAD}, {<const0> n_reg[2]0/CEALUMODE}, {<const0> n_reg[2]0/CEB1}, {<const1> n_reg[2]0/CEB2}, {<const0> n_reg[2]0/CEC}, {<const0> n_reg[2]0/CECARRYIN}, {<const0> n_reg[2]0/CECTRL}, {<const0> n_reg[2]0/CED}, {<const0> n_reg[2]0/CEINMODE}, {<const0> n_reg[2]0/CEM}, {<const0> n_reg[2]0/CEP}, {clk n_reg[2]0/CLK}, {VCC_2 n_reg[2]0/C[47]}, {VCC_2 n_reg[2]0/C[46]}, {VCC_2 n_reg[2]0/C[45]}, {VCC_2 n_reg[2]0/C[44]}, {VCC_2 n_reg[2]0/C[43]}, {VCC_2 n_reg[2]0/C[42]}, {VCC_2 n_reg[2]0/C[41]}, {VCC_2 n_reg[2]0/C[40]}, {VCC_2 n_reg[2]0/C[39]}, {VCC_2 n_reg[2]0/C[38]}, {VCC_2 n_reg[2]0/C[37]}, {VCC_2 n_reg[2]0/C[36]}, {VCC_2 n_reg[2]0/C[35]}, {VCC_2 n_reg[2]0/C[34]}, {VCC_2 n_reg[2]0/C[33]}, {VCC_2 n_reg[2]0/C[32]}, {VCC_2 n_reg[2]0/C[31]}, {VCC_2 n_reg[2]0/C[30]}, {VCC_2 n_reg[2]0/C[29]}, {VCC_2 n_reg[2]0/C[28]}, {VCC_2 n_reg[2]0/C[27]}, {VCC_2 n_reg[2]0/C[26]}, {VCC_2 n_reg[2]0/C[25]}, {VCC_2 n_reg[2]0/C[24]}, {VCC_2 n_reg[2]0/C[23]}, {VCC_2 n_reg[2]0/C[22]}, {VCC_2 n_reg[2]0/C[21]}, {VCC_2 n_reg[2]0/C[20]}, {VCC_2 n_reg[2]0/C[19]}, {VCC_2 n_reg[2]0/C[18]}, {VCC_2 n_reg[2]0/C[17]}, {VCC_2 n_reg[2]0/C[16]}, {VCC_2 n_reg[2]0/C[15]}, {VCC_2 n_reg[2]0/C[14]}, {VCC_2 n_reg[2]0/C[13]}, {VCC_2 n_reg[2]0/C[12]}, {VCC_2 n_reg[2]0/C[11]}, {VCC_2 n_reg[2]0/C[10]}, {VCC_2 n_reg[2]0/C[9]}, {VCC_2 n_reg[2]0/C[8]}, {VCC_2 n_reg[2]0/C[7]}, {VCC_2 n_reg[2]0/C[6]}, {VCC_2 n_reg[2]0/C[5]}, {VCC_2 n_reg[2]0/C[4]}, {VCC_2 n_reg[2]0/C[3]}, {VCC_2 n_reg[2]0/C[2]}, {VCC_2 n_reg[2]0/C[1]}, {VCC_2 n_reg[2]0/C[0]}, {GND_2 n_reg[2]0/D[24]}, {GND_2 n_reg[2]0/D[23]}, {GND_2 n_reg[2]0/D[22]}, {GND_2 n_reg[2]0/D[21]}, {GND_2 n_reg[2]0/D[20]}, {GND_2 n_reg[2]0/D[19]}, {GND_2 n_reg[2]0/D[18]}, {GND_2 n_reg[2]0/D[17]}, {GND_2 n_reg[2]0/D[16]}, {GND_2 n_reg[2]0/D[15]}, {GND_2 n_reg[2]0/D[14]}, {GND_2 n_reg[2]0/D[13]}, {GND_2 n_reg[2]0/D[12]}, {GND_2 n_reg[2]0/D[11]}, {GND_2 n_reg[2]0/D[10]}, {GND_2 n_reg[2]0/D[9]}, {GND_2 n_reg[2]0/D[8]}, {GND_2 n_reg[2]0/D[7]}, {GND_2 n_reg[2]0/D[6]}, {GND_2 n_reg[2]0/D[5]}, {GND_2 n_reg[2]0/D[4]}, {GND_2 n_reg[2]0/D[3]}, {GND_2 n_reg[2]0/D[2]}, {GND_2 n_reg[2]0/D[1]}, {GND_2 n_reg[2]0/D[0]}, {<const0> n_reg[2]0/INMODE[4]}, {<const0> n_reg[2]0/INMODE[3]}, {<const0> n_reg[2]0/INMODE[2]}, {<const0> n_reg[2]0/INMODE[1]}, {<const0> n_reg[2]0/INMODE[0]}, {<const0> n_reg[2]0/MULTSIGNIN}, {<const0> n_reg[2]0/OPMODE[6]}, {<const0> n_reg[2]0/OPMODE[5]}, {<const0> n_reg[2]0/OPMODE[4]}, {<const0> n_reg[2]0/OPMODE[3]}, {<const1> n_reg[2]0/OPMODE[2]}, {<const0> n_reg[2]0/OPMODE[1]}, {<const1> n_reg[2]0/OPMODE[0]}, {<const0> n_reg[2]0/PCIN[47]}, {<const0> n_reg[2]0/PCIN[46]}, {<const0> n_reg[2]0/PCIN[45]}, {<const0> n_reg[2]0/PCIN[44]}, {<const0> n_reg[2]0/PCIN[43]}, {<const0> n_reg[2]0/PCIN[42]}, {<const0> n_reg[2]0/PCIN[41]}, {<const0> n_reg[2]0/PCIN[40]}, {<const0> n_reg[2]0/PCIN[39]}, {<const0> n_reg[2]0/PCIN[38]}, {<const0> n_reg[2]0/PCIN[37]}, {<const0> n_reg[2]0/PCIN[36]}, {<const0> n_reg[2]0/PCIN[35]}, {<const0> n_reg[2]0/PCIN[34]}, {<const0> n_reg[2]0/PCIN[33]}, {<const0> n_reg[2]0/PCIN[32]}, {<const0> n_reg[2]0/PCIN[31]}, {<const0> n_reg[2]0/PCIN[30]}, {<const0> n_reg[2]0/PCIN[29]}, {<const0> n_reg[2]0/PCIN[28]}, {<const0> n_reg[2]0/PCIN[27]}, {<const0> n_reg[2]0/PCIN[26]}, {<const0> n_reg[2]0/PCIN[25]}, {<const0> n_reg[2]0/PCIN[24]}, {<const0> n_reg[2]0/PCIN[23]}, {<const0> n_reg[2]0/PCIN[22]}, {<const0> n_reg[2]0/PCIN[21]}, {<const0> n_reg[2]0/PCIN[20]}, {<const0> n_reg[2]0/PCIN[19]}, {<const0> n_reg[2]0/PCIN[18]}, {<const0> n_reg[2]0/PCIN[17]}, {<const0> n_reg[2]0/PCIN[16]}, {<const0> n_reg[2]0/PCIN[15]}, {<const0> n_reg[2]0/PCIN[14]}, {<const0> n_reg[2]0/PCIN[13]}, {<const0> n_reg[2]0/PCIN[12]}, {<const0> n_reg[2]0/PCIN[11]}, {<const0> n_reg[2]0/PCIN[10]}, {<const0> n_reg[2]0/PCIN[9]}, {<const0> n_reg[2]0/PCIN[8]}, {<const0> n_reg[2]0/PCIN[7]}, {<const0> n_reg[2]0/PCIN[6]}, {<const0> n_reg[2]0/PCIN[5]}, {<const0> n_reg[2]0/PCIN[4]}, {<const0> n_reg[2]0/PCIN[3]}, {<const0> n_reg[2]0/PCIN[2]}, {<const0> n_reg[2]0/PCIN[1]}, {<const0> n_reg[2]0/PCIN[0]}, {RSTA n_reg[2]0/RSTA}, {<const0> n_reg[2]0/RSTALLCARRYIN}, {<const0> n_reg[2]0/RSTALUMODE}, {RSTA n_reg[2]0/RSTB}, {<const0> n_reg[2]0/RSTC}, {<const0> n_reg[2]0/RSTCTRL}, {<const0> n_reg[2]0/RSTD}, {<const0> n_reg[2]0/RSTINMODE}, {<const0> n_reg[2]0/RSTM}, {<const0> n_reg[2]0/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X1Y72, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 16x18 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

n_reg[2]0__0 - 
nets: { n_reg[2]0__0/ACOUT[29]}, { n_reg[2]0__0/ACOUT[28]}, { n_reg[2]0__0/ACOUT[27]}, { n_reg[2]0__0/ACOUT[26]}, { n_reg[2]0__0/ACOUT[25]}, { n_reg[2]0__0/ACOUT[24]}, { n_reg[2]0__0/ACOUT[23]}, { n_reg[2]0__0/ACOUT[22]}, { n_reg[2]0__0/ACOUT[21]}, { n_reg[2]0__0/ACOUT[20]}, { n_reg[2]0__0/ACOUT[19]}, { n_reg[2]0__0/ACOUT[18]}, { n_reg[2]0__0/ACOUT[17]}, { n_reg[2]0__0/ACOUT[16]}, { n_reg[2]0__0/ACOUT[15]}, { n_reg[2]0__0/ACOUT[14]}, { n_reg[2]0__0/ACOUT[13]}, { n_reg[2]0__0/ACOUT[12]}, { n_reg[2]0__0/ACOUT[11]}, { n_reg[2]0__0/ACOUT[10]}, { n_reg[2]0__0/ACOUT[9]}, { n_reg[2]0__0/ACOUT[8]}, { n_reg[2]0__0/ACOUT[7]}, { n_reg[2]0__0/ACOUT[6]}, { n_reg[2]0__0/ACOUT[5]}, { n_reg[2]0__0/ACOUT[4]}, { n_reg[2]0__0/ACOUT[3]}, { n_reg[2]0__0/ACOUT[2]}, { n_reg[2]0__0/ACOUT[1]}, { n_reg[2]0__0/ACOUT[0]}, { n_reg[2]0__0/BCOUT[17]}, { n_reg[2]0__0/BCOUT[16]}, { n_reg[2]0__0/BCOUT[15]}, { n_reg[2]0__0/BCOUT[14]}, { n_reg[2]0__0/BCOUT[13]}, { n_reg[2]0__0/BCOUT[12]}, { n_reg[2]0__0/BCOUT[11]}, { n_reg[2]0__0/BCOUT[10]}, { n_reg[2]0__0/BCOUT[9]}, { n_reg[2]0__0/BCOUT[8]}, { n_reg[2]0__0/BCOUT[7]}, { n_reg[2]0__0/BCOUT[6]}, { n_reg[2]0__0/BCOUT[5]}, { n_reg[2]0__0/BCOUT[4]}, { n_reg[2]0__0/BCOUT[3]}, { n_reg[2]0__0/BCOUT[2]}, { n_reg[2]0__0/BCOUT[1]}, { n_reg[2]0__0/BCOUT[0]}, { n_reg[2]0__0/CARRYCASCOUT}, { n_reg[2]0__0/CARRYOUT[3]}, { n_reg[2]0__0/CARRYOUT[2]}, { n_reg[2]0__0/CARRYOUT[1]}, { n_reg[2]0__0/CARRYOUT[0]}, { n_reg[2]0__0/MULTSIGNOUT}, { n_reg[2]0__0/OVERFLOW}, { n_reg[2]0__0/PATTERNBDETECT}, { n_reg[2]0__0/PATTERNDETECT}, { n_reg[2]0__0/PCOUT[47]}, { n_reg[2]0__0/PCOUT[46]}, { n_reg[2]0__0/PCOUT[45]}, { n_reg[2]0__0/PCOUT[44]}, { n_reg[2]0__0/PCOUT[43]}, { n_reg[2]0__0/PCOUT[42]}, { n_reg[2]0__0/PCOUT[41]}, { n_reg[2]0__0/PCOUT[40]}, { n_reg[2]0__0/PCOUT[39]}, { n_reg[2]0__0/PCOUT[38]}, { n_reg[2]0__0/PCOUT[37]}, { n_reg[2]0__0/PCOUT[36]}, { n_reg[2]0__0/PCOUT[35]}, { n_reg[2]0__0/PCOUT[34]}, { n_reg[2]0__0/PCOUT[33]}, { n_reg[2]0__0/PCOUT[32]}, { n_reg[2]0__0/PCOUT[31]}, { n_reg[2]0__0/PCOUT[30]}, { n_reg[2]0__0/PCOUT[29]}, { n_reg[2]0__0/PCOUT[28]}, { n_reg[2]0__0/PCOUT[27]}, { n_reg[2]0__0/PCOUT[26]}, { n_reg[2]0__0/PCOUT[25]}, { n_reg[2]0__0/PCOUT[24]}, { n_reg[2]0__0/PCOUT[23]}, { n_reg[2]0__0/PCOUT[22]}, { n_reg[2]0__0/PCOUT[21]}, { n_reg[2]0__0/PCOUT[20]}, { n_reg[2]0__0/PCOUT[19]}, { n_reg[2]0__0/PCOUT[18]}, { n_reg[2]0__0/PCOUT[17]}, { n_reg[2]0__0/PCOUT[16]}, { n_reg[2]0__0/PCOUT[15]}, { n_reg[2]0__0/PCOUT[14]}, { n_reg[2]0__0/PCOUT[13]}, { n_reg[2]0__0/PCOUT[12]}, { n_reg[2]0__0/PCOUT[11]}, { n_reg[2]0__0/PCOUT[10]}, { n_reg[2]0__0/PCOUT[9]}, { n_reg[2]0__0/PCOUT[8]}, { n_reg[2]0__0/PCOUT[7]}, { n_reg[2]0__0/PCOUT[6]}, { n_reg[2]0__0/PCOUT[5]}, { n_reg[2]0__0/PCOUT[4]}, { n_reg[2]0__0/PCOUT[3]}, { n_reg[2]0__0/PCOUT[2]}, { n_reg[2]0__0/PCOUT[1]}, { n_reg[2]0__0/PCOUT[0]}, { n_reg[2]0__0/P[47]}, { n_reg[2]0__0/P[46]}, { n_reg[2]0__0/P[45]}, { n_reg[2]0__0/P[44]}, { n_reg[2]0__0/P[43]}, { n_reg[2]0__0/P[42]}, { n_reg[2]0__0/P[41]}, { n_reg[2]0__0/P[40]}, { n_reg[2]0__0/P[39]}, { n_reg[2]0__0/P[38]}, { n_reg[2]0__0/P[37]}, { n_reg[2]0__0/P[36]}, { n_reg[2]0__0/P[35]}, { n_reg[2]0__0/P[34]}, { n_reg[2]0__0/P[33]}, { n_reg[2]0__0/P[32]}, { n_reg[2]0__0/P[31]}, { n_reg[2]0__0/P[30]}, { n_reg[2]0__0/P[29]}, {n_reg[2]0__0_n_77 n_reg[2]0__0/P[28]}, {n_reg[2]0__0_n_78 n_reg[2]0__0/P[27]}, {n_reg[2]0__0_n_79 n_reg[2]0__0/P[26]}, {n_reg[2]0__0_n_80 n_reg[2]0__0/P[25]}, {n_reg[2]0__0_n_81 n_reg[2]0__0/P[24]}, {n_reg[2]0__0_n_82 n_reg[2]0__0/P[23]}, {n_reg[2]0__0_n_83 n_reg[2]0__0/P[22]}, {n_reg[2]0__0_n_84 n_reg[2]0__0/P[21]}, {n_reg[2]0__0_n_85 n_reg[2]0__0/P[20]}, {n_reg[2]0__0_n_86 n_reg[2]0__0/P[19]}, {n_reg[2]0__0_n_87 n_reg[2]0__0/P[18]}, {n_reg[2]0__0_n_88 n_reg[2]0__0/P[17]}, {n_reg[2]0__0_n_89 n_reg[2]0__0/P[16]}, {n_reg[2]0__0_n_90 n_reg[2]0__0/P[15]}, {n_reg[2]0__0_n_91 n_reg[2]0__0/P[14]}, {n_reg[2]0__0_n_92 n_reg[2]0__0/P[13]}, {n_reg[2]0__0_n_93 n_reg[2]0__0/P[12]}, {n_reg[2]0__0_n_94 n_reg[2]0__0/P[11]}, {n_reg[2]0__0_n_95 n_reg[2]0__0/P[10]}, {n_reg[2]0__0_n_96 n_reg[2]0__0/P[9]}, {n_reg[2]0__0_n_97 n_reg[2]0__0/P[8]}, {n_reg[2]0__0_n_98 n_reg[2]0__0/P[7]}, {n_reg[2]0__0_n_99 n_reg[2]0__0/P[6]}, {n_reg[2]0__0_n_100 n_reg[2]0__0/P[5]}, {n_reg[2]0__0_n_101 n_reg[2]0__0/P[4]}, {n_reg[2]0__0_n_102 n_reg[2]0__0/P[3]}, {n_reg[2]0__0_n_103 n_reg[2]0__0/P[2]}, {n_reg[2]0__0_n_104 n_reg[2]0__0/P[1]}, {n_reg[2]0__0_n_105 n_reg[2]0__0/P[0]}, { n_reg[2]0__0/UNDERFLOW}, {<const0> n_reg[2]0__0/ACIN[29]}, {<const0> n_reg[2]0__0/ACIN[28]}, {<const0> n_reg[2]0__0/ACIN[27]}, {<const0> n_reg[2]0__0/ACIN[26]}, {<const0> n_reg[2]0__0/ACIN[25]}, {<const0> n_reg[2]0__0/ACIN[24]}, {<const0> n_reg[2]0__0/ACIN[23]}, {<const0> n_reg[2]0__0/ACIN[22]}, {<const0> n_reg[2]0__0/ACIN[21]}, {<const0> n_reg[2]0__0/ACIN[20]}, {<const0> n_reg[2]0__0/ACIN[19]}, {<const0> n_reg[2]0__0/ACIN[18]}, {<const0> n_reg[2]0__0/ACIN[17]}, {<const0> n_reg[2]0__0/ACIN[16]}, {<const0> n_reg[2]0__0/ACIN[15]}, {<const0> n_reg[2]0__0/ACIN[14]}, {<const0> n_reg[2]0__0/ACIN[13]}, {<const0> n_reg[2]0__0/ACIN[12]}, {<const0> n_reg[2]0__0/ACIN[11]}, {<const0> n_reg[2]0__0/ACIN[10]}, {<const0> n_reg[2]0__0/ACIN[9]}, {<const0> n_reg[2]0__0/ACIN[8]}, {<const0> n_reg[2]0__0/ACIN[7]}, {<const0> n_reg[2]0__0/ACIN[6]}, {<const0> n_reg[2]0__0/ACIN[5]}, {<const0> n_reg[2]0__0/ACIN[4]}, {<const0> n_reg[2]0__0/ACIN[3]}, {<const0> n_reg[2]0__0/ACIN[2]}, {<const0> n_reg[2]0__0/ACIN[1]}, {<const0> n_reg[2]0__0/ACIN[0]}, {<const0> n_reg[2]0__0/ALUMODE[3]}, {<const0> n_reg[2]0__0/ALUMODE[2]}, {<const0> n_reg[2]0__0/ALUMODE[1]}, {<const0> n_reg[2]0__0/ALUMODE[0]}, {<const0> n_reg[2]0__0/A[29]}, {<const0> n_reg[2]0__0/A[28]}, {<const0> n_reg[2]0__0/A[27]}, {<const0> n_reg[2]0__0/A[26]}, {<const0> n_reg[2]0__0/A[25]}, {<const0> n_reg[2]0__0/A[24]}, {<const0> n_reg[2]0__0/A[23]}, {<const0> n_reg[2]0__0/A[22]}, {<const0> n_reg[2]0__0/A[21]}, {<const0> n_reg[2]0__0/A[20]}, {<const0> n_reg[2]0__0/A[19]}, {<const0> n_reg[2]0__0/A[18]}, {<const0> n_reg[2]0__0/A[17]}, {<const0> n_reg[2]0__0/A[16]}, {<const0> n_reg[2]0__0/A[15]}, {n_next[1][31] n_reg[2]0__0/A[14]}, {n_next[1][30] n_reg[2]0__0/A[13]}, {n_next[1][29] n_reg[2]0__0/A[12]}, {n_next[1][28] n_reg[2]0__0/A[11]}, {n_next[1][27] n_reg[2]0__0/A[10]}, {n_next[1][26] n_reg[2]0__0/A[9]}, {n_next[1][25] n_reg[2]0__0/A[8]}, {n_next[1][24] n_reg[2]0__0/A[7]}, {n_next[1][23] n_reg[2]0__0/A[6]}, {n_next[1][22] n_reg[2]0__0/A[5]}, {n_next[1][21] n_reg[2]0__0/A[4]}, {n_next[1][20] n_reg[2]0__0/A[3]}, {n_next[1][19] n_reg[2]0__0/A[2]}, {n_next[1][18] n_reg[2]0__0/A[1]}, {n_next[1][17] n_reg[2]0__0/A[0]}, {<const0> n_reg[2]0__0/BCIN[17]}, {<const0> n_reg[2]0__0/BCIN[16]}, {<const0> n_reg[2]0__0/BCIN[15]}, {<const0> n_reg[2]0__0/BCIN[14]}, {<const0> n_reg[2]0__0/BCIN[13]}, {<const0> n_reg[2]0__0/BCIN[12]}, {<const0> n_reg[2]0__0/BCIN[11]}, {<const0> n_reg[2]0__0/BCIN[10]}, {<const0> n_reg[2]0__0/BCIN[9]}, {<const0> n_reg[2]0__0/BCIN[8]}, {<const0> n_reg[2]0__0/BCIN[7]}, {<const0> n_reg[2]0__0/BCIN[6]}, {<const0> n_reg[2]0__0/BCIN[5]}, {<const0> n_reg[2]0__0/BCIN[4]}, {<const0> n_reg[2]0__0/BCIN[3]}, {<const0> n_reg[2]0__0/BCIN[2]}, {<const0> n_reg[2]0__0/BCIN[1]}, {<const0> n_reg[2]0__0/BCIN[0]}, {<const0> n_reg[2]0__0/B[17]}, {<const0> n_reg[2]0__0/B[16]}, {<const0> n_reg[2]0__0/B[15]}, {r_reg[1]0[31] n_reg[2]0__0/B[14]}, {r_reg[1]0[30] n_reg[2]0__0/B[13]}, {r_reg[1]0[29] n_reg[2]0__0/B[12]}, {r_reg[1]0[28] n_reg[2]0__0/B[11]}, {r_reg[1]0[27] n_reg[2]0__0/B[10]}, {r_reg[1]0[26] n_reg[2]0__0/B[9]}, {r_reg[1]0[25] n_reg[2]0__0/B[8]}, {r_reg[1]0[24] n_reg[2]0__0/B[7]}, {r_reg[1]0[23] n_reg[2]0__0/B[6]}, {r_reg[1]0[22] n_reg[2]0__0/B[5]}, {r_reg[1]0[21] n_reg[2]0__0/B[4]}, {r_reg[1]0[20] n_reg[2]0__0/B[3]}, {r_reg[1]0[19] n_reg[2]0__0/B[2]}, {r_reg[1]0[18] n_reg[2]0__0/B[1]}, {r_reg[1]0[17] n_reg[2]0__0/B[0]}, {<const0> n_reg[2]0__0/CARRYCASCIN}, {<const0> n_reg[2]0__0/CARRYIN}, {<const0> n_reg[2]0__0/CARRYINSEL[2]}, {<const0> n_reg[2]0__0/CARRYINSEL[1]}, {<const0> n_reg[2]0__0/CARRYINSEL[0]}, {<const0> n_reg[2]0__0/CEA1}, {<const1> n_reg[2]0__0/CEA2}, {<const0> n_reg[2]0__0/CEAD}, {<const0> n_reg[2]0__0/CEALUMODE}, {<const0> n_reg[2]0__0/CEB1}, {<const1> n_reg[2]0__0/CEB2}, {<const0> n_reg[2]0__0/CEC}, {<const0> n_reg[2]0__0/CECARRYIN}, {<const0> n_reg[2]0__0/CECTRL}, {<const0> n_reg[2]0__0/CED}, {<const0> n_reg[2]0__0/CEINMODE}, {<const0> n_reg[2]0__0/CEM}, {<const0> n_reg[2]0__0/CEP}, {clk n_reg[2]0__0/CLK}, {VCC_2 n_reg[2]0__0/C[47]}, {VCC_2 n_reg[2]0__0/C[46]}, {VCC_2 n_reg[2]0__0/C[45]}, {VCC_2 n_reg[2]0__0/C[44]}, {VCC_2 n_reg[2]0__0/C[43]}, {VCC_2 n_reg[2]0__0/C[42]}, {VCC_2 n_reg[2]0__0/C[41]}, {VCC_2 n_reg[2]0__0/C[40]}, {VCC_2 n_reg[2]0__0/C[39]}, {VCC_2 n_reg[2]0__0/C[38]}, {VCC_2 n_reg[2]0__0/C[37]}, {VCC_2 n_reg[2]0__0/C[36]}, {VCC_2 n_reg[2]0__0/C[35]}, {VCC_2 n_reg[2]0__0/C[34]}, {VCC_2 n_reg[2]0__0/C[33]}, {VCC_2 n_reg[2]0__0/C[32]}, {VCC_2 n_reg[2]0__0/C[31]}, {VCC_2 n_reg[2]0__0/C[30]}, {VCC_2 n_reg[2]0__0/C[29]}, {VCC_2 n_reg[2]0__0/C[28]}, {VCC_2 n_reg[2]0__0/C[27]}, {VCC_2 n_reg[2]0__0/C[26]}, {VCC_2 n_reg[2]0__0/C[25]}, {VCC_2 n_reg[2]0__0/C[24]}, {VCC_2 n_reg[2]0__0/C[23]}, {VCC_2 n_reg[2]0__0/C[22]}, {VCC_2 n_reg[2]0__0/C[21]}, {VCC_2 n_reg[2]0__0/C[20]}, {VCC_2 n_reg[2]0__0/C[19]}, {VCC_2 n_reg[2]0__0/C[18]}, {VCC_2 n_reg[2]0__0/C[17]}, {VCC_2 n_reg[2]0__0/C[16]}, {VCC_2 n_reg[2]0__0/C[15]}, {VCC_2 n_reg[2]0__0/C[14]}, {VCC_2 n_reg[2]0__0/C[13]}, {VCC_2 n_reg[2]0__0/C[12]}, {VCC_2 n_reg[2]0__0/C[11]}, {VCC_2 n_reg[2]0__0/C[10]}, {VCC_2 n_reg[2]0__0/C[9]}, {VCC_2 n_reg[2]0__0/C[8]}, {VCC_2 n_reg[2]0__0/C[7]}, {VCC_2 n_reg[2]0__0/C[6]}, {VCC_2 n_reg[2]0__0/C[5]}, {VCC_2 n_reg[2]0__0/C[4]}, {VCC_2 n_reg[2]0__0/C[3]}, {VCC_2 n_reg[2]0__0/C[2]}, {VCC_2 n_reg[2]0__0/C[1]}, {VCC_2 n_reg[2]0__0/C[0]}, {GND_2 n_reg[2]0__0/D[24]}, {GND_2 n_reg[2]0__0/D[23]}, {GND_2 n_reg[2]0__0/D[22]}, {GND_2 n_reg[2]0__0/D[21]}, {GND_2 n_reg[2]0__0/D[20]}, {GND_2 n_reg[2]0__0/D[19]}, {GND_2 n_reg[2]0__0/D[18]}, {GND_2 n_reg[2]0__0/D[17]}, {GND_2 n_reg[2]0__0/D[16]}, {GND_2 n_reg[2]0__0/D[15]}, {GND_2 n_reg[2]0__0/D[14]}, {GND_2 n_reg[2]0__0/D[13]}, {GND_2 n_reg[2]0__0/D[12]}, {GND_2 n_reg[2]0__0/D[11]}, {GND_2 n_reg[2]0__0/D[10]}, {GND_2 n_reg[2]0__0/D[9]}, {GND_2 n_reg[2]0__0/D[8]}, {GND_2 n_reg[2]0__0/D[7]}, {GND_2 n_reg[2]0__0/D[6]}, {GND_2 n_reg[2]0__0/D[5]}, {GND_2 n_reg[2]0__0/D[4]}, {GND_2 n_reg[2]0__0/D[3]}, {GND_2 n_reg[2]0__0/D[2]}, {GND_2 n_reg[2]0__0/D[1]}, {GND_2 n_reg[2]0__0/D[0]}, {<const0> n_reg[2]0__0/INMODE[4]}, {<const0> n_reg[2]0__0/INMODE[3]}, {<const0> n_reg[2]0__0/INMODE[2]}, {<const0> n_reg[2]0__0/INMODE[1]}, {<const0> n_reg[2]0__0/INMODE[0]}, {<const0> n_reg[2]0__0/MULTSIGNIN}, {<const1> n_reg[2]0__0/OPMODE[6]}, {<const0> n_reg[2]0__0/OPMODE[5]}, {<const1> n_reg[2]0__0/OPMODE[4]}, {<const0> n_reg[2]0__0/OPMODE[3]}, {<const1> n_reg[2]0__0/OPMODE[2]}, {<const0> n_reg[2]0__0/OPMODE[1]}, {<const1> n_reg[2]0__0/OPMODE[0]}, {n_reg[2]0_n_106 n_reg[2]0__0/PCIN[47]}, {n_reg[2]0_n_107 n_reg[2]0__0/PCIN[46]}, {n_reg[2]0_n_108 n_reg[2]0__0/PCIN[45]}, {n_reg[2]0_n_109 n_reg[2]0__0/PCIN[44]}, {n_reg[2]0_n_110 n_reg[2]0__0/PCIN[43]}, {n_reg[2]0_n_111 n_reg[2]0__0/PCIN[42]}, {n_reg[2]0_n_112 n_reg[2]0__0/PCIN[41]}, {n_reg[2]0_n_113 n_reg[2]0__0/PCIN[40]}, {n_reg[2]0_n_114 n_reg[2]0__0/PCIN[39]}, {n_reg[2]0_n_115 n_reg[2]0__0/PCIN[38]}, {n_reg[2]0_n_116 n_reg[2]0__0/PCIN[37]}, {n_reg[2]0_n_117 n_reg[2]0__0/PCIN[36]}, {n_reg[2]0_n_118 n_reg[2]0__0/PCIN[35]}, {n_reg[2]0_n_119 n_reg[2]0__0/PCIN[34]}, {n_reg[2]0_n_120 n_reg[2]0__0/PCIN[33]}, {n_reg[2]0_n_121 n_reg[2]0__0/PCIN[32]}, {n_reg[2]0_n_122 n_reg[2]0__0/PCIN[31]}, {n_reg[2]0_n_123 n_reg[2]0__0/PCIN[30]}, {n_reg[2]0_n_124 n_reg[2]0__0/PCIN[29]}, {n_reg[2]0_n_125 n_reg[2]0__0/PCIN[28]}, {n_reg[2]0_n_126 n_reg[2]0__0/PCIN[27]}, {n_reg[2]0_n_127 n_reg[2]0__0/PCIN[26]}, {n_reg[2]0_n_128 n_reg[2]0__0/PCIN[25]}, {n_reg[2]0_n_129 n_reg[2]0__0/PCIN[24]}, {n_reg[2]0_n_130 n_reg[2]0__0/PCIN[23]}, {n_reg[2]0_n_131 n_reg[2]0__0/PCIN[22]}, {n_reg[2]0_n_132 n_reg[2]0__0/PCIN[21]}, {n_reg[2]0_n_133 n_reg[2]0__0/PCIN[20]}, {n_reg[2]0_n_134 n_reg[2]0__0/PCIN[19]}, {n_reg[2]0_n_135 n_reg[2]0__0/PCIN[18]}, {n_reg[2]0_n_136 n_reg[2]0__0/PCIN[17]}, {n_reg[2]0_n_137 n_reg[2]0__0/PCIN[16]}, {n_reg[2]0_n_138 n_reg[2]0__0/PCIN[15]}, {n_reg[2]0_n_139 n_reg[2]0__0/PCIN[14]}, {n_reg[2]0_n_140 n_reg[2]0__0/PCIN[13]}, {n_reg[2]0_n_141 n_reg[2]0__0/PCIN[12]}, {n_reg[2]0_n_142 n_reg[2]0__0/PCIN[11]}, {n_reg[2]0_n_143 n_reg[2]0__0/PCIN[10]}, {n_reg[2]0_n_144 n_reg[2]0__0/PCIN[9]}, {n_reg[2]0_n_145 n_reg[2]0__0/PCIN[8]}, {n_reg[2]0_n_146 n_reg[2]0__0/PCIN[7]}, {n_reg[2]0_n_147 n_reg[2]0__0/PCIN[6]}, {n_reg[2]0_n_148 n_reg[2]0__0/PCIN[5]}, {n_reg[2]0_n_149 n_reg[2]0__0/PCIN[4]}, {n_reg[2]0_n_150 n_reg[2]0__0/PCIN[3]}, {n_reg[2]0_n_151 n_reg[2]0__0/PCIN[2]}, {n_reg[2]0_n_152 n_reg[2]0__0/PCIN[1]}, {n_reg[2]0_n_153 n_reg[2]0__0/PCIN[0]}, {RSTA n_reg[2]0__0/RSTA}, {<const0> n_reg[2]0__0/RSTALLCARRYIN}, {<const0> n_reg[2]0__0/RSTALUMODE}, {RSTA n_reg[2]0__0/RSTB}, {<const0> n_reg[2]0__0/RSTC}, {<const0> n_reg[2]0__0/RSTCTRL}, {<const0> n_reg[2]0__0/RSTD}, {<const0> n_reg[2]0__0/RSTINMODE}, {<const0> n_reg[2]0__0/RSTM}, {<const0> n_reg[2]0__0/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X1Y73, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 16x16 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

n_reg[2]0__1 - 
nets: {n_reg[2]0__1_n_24 n_reg[2]0__1/ACOUT[29]}, {n_reg[2]0__1_n_25 n_reg[2]0__1/ACOUT[28]}, {n_reg[2]0__1_n_26 n_reg[2]0__1/ACOUT[27]}, {n_reg[2]0__1_n_27 n_reg[2]0__1/ACOUT[26]}, {n_reg[2]0__1_n_28 n_reg[2]0__1/ACOUT[25]}, {n_reg[2]0__1_n_29 n_reg[2]0__1/ACOUT[24]}, {n_reg[2]0__1_n_30 n_reg[2]0__1/ACOUT[23]}, {n_reg[2]0__1_n_31 n_reg[2]0__1/ACOUT[22]}, {n_reg[2]0__1_n_32 n_reg[2]0__1/ACOUT[21]}, {n_reg[2]0__1_n_33 n_reg[2]0__1/ACOUT[20]}, {n_reg[2]0__1_n_34 n_reg[2]0__1/ACOUT[19]}, {n_reg[2]0__1_n_35 n_reg[2]0__1/ACOUT[18]}, {n_reg[2]0__1_n_36 n_reg[2]0__1/ACOUT[17]}, {n_reg[2]0__1_n_37 n_reg[2]0__1/ACOUT[16]}, {n_reg[2]0__1_n_38 n_reg[2]0__1/ACOUT[15]}, {n_reg[2]0__1_n_39 n_reg[2]0__1/ACOUT[14]}, {n_reg[2]0__1_n_40 n_reg[2]0__1/ACOUT[13]}, {n_reg[2]0__1_n_41 n_reg[2]0__1/ACOUT[12]}, {n_reg[2]0__1_n_42 n_reg[2]0__1/ACOUT[11]}, {n_reg[2]0__1_n_43 n_reg[2]0__1/ACOUT[10]}, {n_reg[2]0__1_n_44 n_reg[2]0__1/ACOUT[9]}, {n_reg[2]0__1_n_45 n_reg[2]0__1/ACOUT[8]}, {n_reg[2]0__1_n_46 n_reg[2]0__1/ACOUT[7]}, {n_reg[2]0__1_n_47 n_reg[2]0__1/ACOUT[6]}, {n_reg[2]0__1_n_48 n_reg[2]0__1/ACOUT[5]}, {n_reg[2]0__1_n_49 n_reg[2]0__1/ACOUT[4]}, {n_reg[2]0__1_n_50 n_reg[2]0__1/ACOUT[3]}, {n_reg[2]0__1_n_51 n_reg[2]0__1/ACOUT[2]}, {n_reg[2]0__1_n_52 n_reg[2]0__1/ACOUT[1]}, {n_reg[2]0__1_n_53 n_reg[2]0__1/ACOUT[0]}, { n_reg[2]0__1/BCOUT[17]}, { n_reg[2]0__1/BCOUT[16]}, { n_reg[2]0__1/BCOUT[15]}, { n_reg[2]0__1/BCOUT[14]}, { n_reg[2]0__1/BCOUT[13]}, { n_reg[2]0__1/BCOUT[12]}, { n_reg[2]0__1/BCOUT[11]}, { n_reg[2]0__1/BCOUT[10]}, { n_reg[2]0__1/BCOUT[9]}, { n_reg[2]0__1/BCOUT[8]}, { n_reg[2]0__1/BCOUT[7]}, { n_reg[2]0__1/BCOUT[6]}, { n_reg[2]0__1/BCOUT[5]}, { n_reg[2]0__1/BCOUT[4]}, { n_reg[2]0__1/BCOUT[3]}, { n_reg[2]0__1/BCOUT[2]}, { n_reg[2]0__1/BCOUT[1]}, { n_reg[2]0__1/BCOUT[0]}, { n_reg[2]0__1/CARRYCASCOUT}, { n_reg[2]0__1/CARRYOUT[3]}, { n_reg[2]0__1/CARRYOUT[2]}, { n_reg[2]0__1/CARRYOUT[1]}, { n_reg[2]0__1/CARRYOUT[0]}, { n_reg[2]0__1/MULTSIGNOUT}, { n_reg[2]0__1/OVERFLOW}, { n_reg[2]0__1/PATTERNBDETECT}, { n_reg[2]0__1/PATTERNDETECT}, {n_reg[2]0__1_n_106 n_reg[2]0__1/PCOUT[47]}, {n_reg[2]0__1_n_107 n_reg[2]0__1/PCOUT[46]}, {n_reg[2]0__1_n_108 n_reg[2]0__1/PCOUT[45]}, {n_reg[2]0__1_n_109 n_reg[2]0__1/PCOUT[44]}, {n_reg[2]0__1_n_110 n_reg[2]0__1/PCOUT[43]}, {n_reg[2]0__1_n_111 n_reg[2]0__1/PCOUT[42]}, {n_reg[2]0__1_n_112 n_reg[2]0__1/PCOUT[41]}, {n_reg[2]0__1_n_113 n_reg[2]0__1/PCOUT[40]}, {n_reg[2]0__1_n_114 n_reg[2]0__1/PCOUT[39]}, {n_reg[2]0__1_n_115 n_reg[2]0__1/PCOUT[38]}, {n_reg[2]0__1_n_116 n_reg[2]0__1/PCOUT[37]}, {n_reg[2]0__1_n_117 n_reg[2]0__1/PCOUT[36]}, {n_reg[2]0__1_n_118 n_reg[2]0__1/PCOUT[35]}, {n_reg[2]0__1_n_119 n_reg[2]0__1/PCOUT[34]}, {n_reg[2]0__1_n_120 n_reg[2]0__1/PCOUT[33]}, {n_reg[2]0__1_n_121 n_reg[2]0__1/PCOUT[32]}, {n_reg[2]0__1_n_122 n_reg[2]0__1/PCOUT[31]}, {n_reg[2]0__1_n_123 n_reg[2]0__1/PCOUT[30]}, {n_reg[2]0__1_n_124 n_reg[2]0__1/PCOUT[29]}, {n_reg[2]0__1_n_125 n_reg[2]0__1/PCOUT[28]}, {n_reg[2]0__1_n_126 n_reg[2]0__1/PCOUT[27]}, {n_reg[2]0__1_n_127 n_reg[2]0__1/PCOUT[26]}, {n_reg[2]0__1_n_128 n_reg[2]0__1/PCOUT[25]}, {n_reg[2]0__1_n_129 n_reg[2]0__1/PCOUT[24]}, {n_reg[2]0__1_n_130 n_reg[2]0__1/PCOUT[23]}, {n_reg[2]0__1_n_131 n_reg[2]0__1/PCOUT[22]}, {n_reg[2]0__1_n_132 n_reg[2]0__1/PCOUT[21]}, {n_reg[2]0__1_n_133 n_reg[2]0__1/PCOUT[20]}, {n_reg[2]0__1_n_134 n_reg[2]0__1/PCOUT[19]}, {n_reg[2]0__1_n_135 n_reg[2]0__1/PCOUT[18]}, {n_reg[2]0__1_n_136 n_reg[2]0__1/PCOUT[17]}, {n_reg[2]0__1_n_137 n_reg[2]0__1/PCOUT[16]}, {n_reg[2]0__1_n_138 n_reg[2]0__1/PCOUT[15]}, {n_reg[2]0__1_n_139 n_reg[2]0__1/PCOUT[14]}, {n_reg[2]0__1_n_140 n_reg[2]0__1/PCOUT[13]}, {n_reg[2]0__1_n_141 n_reg[2]0__1/PCOUT[12]}, {n_reg[2]0__1_n_142 n_reg[2]0__1/PCOUT[11]}, {n_reg[2]0__1_n_143 n_reg[2]0__1/PCOUT[10]}, {n_reg[2]0__1_n_144 n_reg[2]0__1/PCOUT[9]}, {n_reg[2]0__1_n_145 n_reg[2]0__1/PCOUT[8]}, {n_reg[2]0__1_n_146 n_reg[2]0__1/PCOUT[7]}, {n_reg[2]0__1_n_147 n_reg[2]0__1/PCOUT[6]}, {n_reg[2]0__1_n_148 n_reg[2]0__1/PCOUT[5]}, {n_reg[2]0__1_n_149 n_reg[2]0__1/PCOUT[4]}, {n_reg[2]0__1_n_150 n_reg[2]0__1/PCOUT[3]}, {n_reg[2]0__1_n_151 n_reg[2]0__1/PCOUT[2]}, {n_reg[2]0__1_n_152 n_reg[2]0__1/PCOUT[1]}, {n_reg[2]0__1_n_153 n_reg[2]0__1/PCOUT[0]}, { n_reg[2]0__1/P[47]}, { n_reg[2]0__1/P[46]}, { n_reg[2]0__1/P[45]}, { n_reg[2]0__1/P[44]}, { n_reg[2]0__1/P[43]}, { n_reg[2]0__1/P[42]}, { n_reg[2]0__1/P[41]}, { n_reg[2]0__1/P[40]}, { n_reg[2]0__1/P[39]}, { n_reg[2]0__1/P[38]}, { n_reg[2]0__1/P[37]}, { n_reg[2]0__1/P[36]}, { n_reg[2]0__1/P[35]}, { n_reg[2]0__1/P[34]}, { n_reg[2]0__1/P[33]}, { n_reg[2]0__1/P[32]}, { n_reg[2]0__1/P[31]}, { n_reg[2]0__1/P[30]}, { n_reg[2]0__1/P[29]}, { n_reg[2]0__1/P[28]}, { n_reg[2]0__1/P[27]}, { n_reg[2]0__1/P[26]}, { n_reg[2]0__1/P[25]}, { n_reg[2]0__1/P[24]}, { n_reg[2]0__1/P[23]}, { n_reg[2]0__1/P[22]}, { n_reg[2]0__1/P[21]}, { n_reg[2]0__1/P[20]}, { n_reg[2]0__1/P[19]}, { n_reg[2]0__1/P[18]}, { n_reg[2]0__1/P[17]}, {n_reg[2]0__1_n_89 n_reg[2]0__1/P[16]}, { n_reg[2]0__1/P[15]}, { n_reg[2]0__1/P[14]}, { n_reg[2]0__1/P[13]}, { n_reg[2]0__1/P[12]}, { n_reg[2]0__1/P[11]}, { n_reg[2]0__1/P[10]}, { n_reg[2]0__1/P[9]}, { n_reg[2]0__1/P[8]}, { n_reg[2]0__1/P[7]}, { n_reg[2]0__1/P[6]}, { n_reg[2]0__1/P[5]}, { n_reg[2]0__1/P[4]}, { n_reg[2]0__1/P[3]}, { n_reg[2]0__1/P[2]}, { n_reg[2]0__1/P[1]}, { n_reg[2]0__1/P[0]}, { n_reg[2]0__1/UNDERFLOW}, {<const0> n_reg[2]0__1/ACIN[29]}, {<const0> n_reg[2]0__1/ACIN[28]}, {<const0> n_reg[2]0__1/ACIN[27]}, {<const0> n_reg[2]0__1/ACIN[26]}, {<const0> n_reg[2]0__1/ACIN[25]}, {<const0> n_reg[2]0__1/ACIN[24]}, {<const0> n_reg[2]0__1/ACIN[23]}, {<const0> n_reg[2]0__1/ACIN[22]}, {<const0> n_reg[2]0__1/ACIN[21]}, {<const0> n_reg[2]0__1/ACIN[20]}, {<const0> n_reg[2]0__1/ACIN[19]}, {<const0> n_reg[2]0__1/ACIN[18]}, {<const0> n_reg[2]0__1/ACIN[17]}, {<const0> n_reg[2]0__1/ACIN[16]}, {<const0> n_reg[2]0__1/ACIN[15]}, {<const0> n_reg[2]0__1/ACIN[14]}, {<const0> n_reg[2]0__1/ACIN[13]}, {<const0> n_reg[2]0__1/ACIN[12]}, {<const0> n_reg[2]0__1/ACIN[11]}, {<const0> n_reg[2]0__1/ACIN[10]}, {<const0> n_reg[2]0__1/ACIN[9]}, {<const0> n_reg[2]0__1/ACIN[8]}, {<const0> n_reg[2]0__1/ACIN[7]}, {<const0> n_reg[2]0__1/ACIN[6]}, {<const0> n_reg[2]0__1/ACIN[5]}, {<const0> n_reg[2]0__1/ACIN[4]}, {<const0> n_reg[2]0__1/ACIN[3]}, {<const0> n_reg[2]0__1/ACIN[2]}, {<const0> n_reg[2]0__1/ACIN[1]}, {<const0> n_reg[2]0__1/ACIN[0]}, {<const0> n_reg[2]0__1/ALUMODE[3]}, {<const0> n_reg[2]0__1/ALUMODE[2]}, {<const0> n_reg[2]0__1/ALUMODE[1]}, {<const0> n_reg[2]0__1/ALUMODE[0]}, {<const0> n_reg[2]0__1/A[29]}, {<const0> n_reg[2]0__1/A[28]}, {<const0> n_reg[2]0__1/A[27]}, {<const0> n_reg[2]0__1/A[26]}, {<const0> n_reg[2]0__1/A[25]}, {<const0> n_reg[2]0__1/A[24]}, {<const0> n_reg[2]0__1/A[23]}, {<const0> n_reg[2]0__1/A[22]}, {<const0> n_reg[2]0__1/A[21]}, {<const0> n_reg[2]0__1/A[20]}, {<const0> n_reg[2]0__1/A[19]}, {<const0> n_reg[2]0__1/A[18]}, {<const0> n_reg[2]0__1/A[17]}, {n_next[1][16] n_reg[2]0__1/A[16]}, {n_next[1][15] n_reg[2]0__1/A[15]}, {n_next[1][14] n_reg[2]0__1/A[14]}, {n_next[1][13] n_reg[2]0__1/A[13]}, {n_next[1][12] n_reg[2]0__1/A[12]}, {n_next[1][11] n_reg[2]0__1/A[11]}, {n_next[1][10] n_reg[2]0__1/A[10]}, {n_next[1][9] n_reg[2]0__1/A[9]}, {n_next[1][8] n_reg[2]0__1/A[8]}, {n_next[1][7] n_reg[2]0__1/A[7]}, {n_next[1][6] n_reg[2]0__1/A[6]}, {n_next[1][5] n_reg[2]0__1/A[5]}, {n_next[1][4] n_reg[2]0__1/A[4]}, {n_next[1][3] n_reg[2]0__1/A[3]}, {n_next[1][2] n_reg[2]0__1/A[2]}, {n_next[1][1] n_reg[2]0__1/A[1]}, {n_next[1][0] n_reg[2]0__1/A[0]}, {<const0> n_reg[2]0__1/BCIN[17]}, {<const0> n_reg[2]0__1/BCIN[16]}, {<const0> n_reg[2]0__1/BCIN[15]}, {<const0> n_reg[2]0__1/BCIN[14]}, {<const0> n_reg[2]0__1/BCIN[13]}, {<const0> n_reg[2]0__1/BCIN[12]}, {<const0> n_reg[2]0__1/BCIN[11]}, {<const0> n_reg[2]0__1/BCIN[10]}, {<const0> n_reg[2]0__1/BCIN[9]}, {<const0> n_reg[2]0__1/BCIN[8]}, {<const0> n_reg[2]0__1/BCIN[7]}, {<const0> n_reg[2]0__1/BCIN[6]}, {<const0> n_reg[2]0__1/BCIN[5]}, {<const0> n_reg[2]0__1/BCIN[4]}, {<const0> n_reg[2]0__1/BCIN[3]}, {<const0> n_reg[2]0__1/BCIN[2]}, {<const0> n_reg[2]0__1/BCIN[1]}, {<const0> n_reg[2]0__1/BCIN[0]}, {<const0> n_reg[2]0__1/B[17]}, {r_reg[1]0[16] n_reg[2]0__1/B[16]}, {r_reg[1]0[15] n_reg[2]0__1/B[15]}, {r_reg[1]0[14] n_reg[2]0__1/B[14]}, {r_reg[1]0[13] n_reg[2]0__1/B[13]}, {r_reg[1]0[12] n_reg[2]0__1/B[12]}, {r_reg[1]0[11] n_reg[2]0__1/B[11]}, {r_reg[1]0[10] n_reg[2]0__1/B[10]}, {r_reg[1]0[9] n_reg[2]0__1/B[9]}, {r_reg[1]0[8] n_reg[2]0__1/B[8]}, {r_reg[1]0[7] n_reg[2]0__1/B[7]}, {r_reg[1]0[6] n_reg[2]0__1/B[6]}, {r_reg[1]0[5] n_reg[2]0__1/B[5]}, {r_reg[1]0[4] n_reg[2]0__1/B[4]}, {r_reg[1]0[3] n_reg[2]0__1/B[3]}, {r_reg[1]0[2] n_reg[2]0__1/B[2]}, {r_reg[1]0[1] n_reg[2]0__1/B[1]}, {d_next[1][1] n_reg[2]0__1/B[0]}, {<const0> n_reg[2]0__1/CARRYCASCIN}, {<const0> n_reg[2]0__1/CARRYIN}, {<const0> n_reg[2]0__1/CARRYINSEL[2]}, {<const0> n_reg[2]0__1/CARRYINSEL[1]}, {<const0> n_reg[2]0__1/CARRYINSEL[0]}, {<const0> n_reg[2]0__1/CEA1}, {<const1> n_reg[2]0__1/CEA2}, {<const0> n_reg[2]0__1/CEAD}, {<const0> n_reg[2]0__1/CEALUMODE}, {<const0> n_reg[2]0__1/CEB1}, {<const1> n_reg[2]0__1/CEB2}, {<const0> n_reg[2]0__1/CEC}, {<const0> n_reg[2]0__1/CECARRYIN}, {<const0> n_reg[2]0__1/CECTRL}, {<const0> n_reg[2]0__1/CED}, {<const0> n_reg[2]0__1/CEINMODE}, {<const0> n_reg[2]0__1/CEM}, {<const0> n_reg[2]0__1/CEP}, {clk n_reg[2]0__1/CLK}, {VCC_2 n_reg[2]0__1/C[47]}, {VCC_2 n_reg[2]0__1/C[46]}, {VCC_2 n_reg[2]0__1/C[45]}, {VCC_2 n_reg[2]0__1/C[44]}, {VCC_2 n_reg[2]0__1/C[43]}, {VCC_2 n_reg[2]0__1/C[42]}, {VCC_2 n_reg[2]0__1/C[41]}, {VCC_2 n_reg[2]0__1/C[40]}, {VCC_2 n_reg[2]0__1/C[39]}, {VCC_2 n_reg[2]0__1/C[38]}, {VCC_2 n_reg[2]0__1/C[37]}, {VCC_2 n_reg[2]0__1/C[36]}, {VCC_2 n_reg[2]0__1/C[35]}, {VCC_2 n_reg[2]0__1/C[34]}, {VCC_2 n_reg[2]0__1/C[33]}, {VCC_2 n_reg[2]0__1/C[32]}, {VCC_2 n_reg[2]0__1/C[31]}, {VCC_2 n_reg[2]0__1/C[30]}, {VCC_2 n_reg[2]0__1/C[29]}, {VCC_2 n_reg[2]0__1/C[28]}, {VCC_2 n_reg[2]0__1/C[27]}, {VCC_2 n_reg[2]0__1/C[26]}, {VCC_2 n_reg[2]0__1/C[25]}, {VCC_2 n_reg[2]0__1/C[24]}, {VCC_2 n_reg[2]0__1/C[23]}, {VCC_2 n_reg[2]0__1/C[22]}, {VCC_2 n_reg[2]0__1/C[21]}, {VCC_2 n_reg[2]0__1/C[20]}, {VCC_2 n_reg[2]0__1/C[19]}, {VCC_2 n_reg[2]0__1/C[18]}, {VCC_2 n_reg[2]0__1/C[17]}, {VCC_2 n_reg[2]0__1/C[16]}, {VCC_2 n_reg[2]0__1/C[15]}, {VCC_2 n_reg[2]0__1/C[14]}, {VCC_2 n_reg[2]0__1/C[13]}, {VCC_2 n_reg[2]0__1/C[12]}, {VCC_2 n_reg[2]0__1/C[11]}, {VCC_2 n_reg[2]0__1/C[10]}, {VCC_2 n_reg[2]0__1/C[9]}, {VCC_2 n_reg[2]0__1/C[8]}, {VCC_2 n_reg[2]0__1/C[7]}, {VCC_2 n_reg[2]0__1/C[6]}, {VCC_2 n_reg[2]0__1/C[5]}, {VCC_2 n_reg[2]0__1/C[4]}, {VCC_2 n_reg[2]0__1/C[3]}, {VCC_2 n_reg[2]0__1/C[2]}, {VCC_2 n_reg[2]0__1/C[1]}, {VCC_2 n_reg[2]0__1/C[0]}, {GND_2 n_reg[2]0__1/D[24]}, {GND_2 n_reg[2]0__1/D[23]}, {GND_2 n_reg[2]0__1/D[22]}, {GND_2 n_reg[2]0__1/D[21]}, {GND_2 n_reg[2]0__1/D[20]}, {GND_2 n_reg[2]0__1/D[19]}, {GND_2 n_reg[2]0__1/D[18]}, {GND_2 n_reg[2]0__1/D[17]}, {GND_2 n_reg[2]0__1/D[16]}, {GND_2 n_reg[2]0__1/D[15]}, {GND_2 n_reg[2]0__1/D[14]}, {GND_2 n_reg[2]0__1/D[13]}, {GND_2 n_reg[2]0__1/D[12]}, {GND_2 n_reg[2]0__1/D[11]}, {GND_2 n_reg[2]0__1/D[10]}, {GND_2 n_reg[2]0__1/D[9]}, {GND_2 n_reg[2]0__1/D[8]}, {GND_2 n_reg[2]0__1/D[7]}, {GND_2 n_reg[2]0__1/D[6]}, {GND_2 n_reg[2]0__1/D[5]}, {GND_2 n_reg[2]0__1/D[4]}, {GND_2 n_reg[2]0__1/D[3]}, {GND_2 n_reg[2]0__1/D[2]}, {GND_2 n_reg[2]0__1/D[1]}, {GND_2 n_reg[2]0__1/D[0]}, {<const0> n_reg[2]0__1/INMODE[4]}, {<const0> n_reg[2]0__1/INMODE[3]}, {<const0> n_reg[2]0__1/INMODE[2]}, {<const0> n_reg[2]0__1/INMODE[1]}, {<const0> n_reg[2]0__1/INMODE[0]}, {<const0> n_reg[2]0__1/MULTSIGNIN}, {<const0> n_reg[2]0__1/OPMODE[6]}, {<const0> n_reg[2]0__1/OPMODE[5]}, {<const0> n_reg[2]0__1/OPMODE[4]}, {<const0> n_reg[2]0__1/OPMODE[3]}, {<const1> n_reg[2]0__1/OPMODE[2]}, {<const0> n_reg[2]0__1/OPMODE[1]}, {<const1> n_reg[2]0__1/OPMODE[0]}, {<const0> n_reg[2]0__1/PCIN[47]}, {<const0> n_reg[2]0__1/PCIN[46]}, {<const0> n_reg[2]0__1/PCIN[45]}, {<const0> n_reg[2]0__1/PCIN[44]}, {<const0> n_reg[2]0__1/PCIN[43]}, {<const0> n_reg[2]0__1/PCIN[42]}, {<const0> n_reg[2]0__1/PCIN[41]}, {<const0> n_reg[2]0__1/PCIN[40]}, {<const0> n_reg[2]0__1/PCIN[39]}, {<const0> n_reg[2]0__1/PCIN[38]}, {<const0> n_reg[2]0__1/PCIN[37]}, {<const0> n_reg[2]0__1/PCIN[36]}, {<const0> n_reg[2]0__1/PCIN[35]}, {<const0> n_reg[2]0__1/PCIN[34]}, {<const0> n_reg[2]0__1/PCIN[33]}, {<const0> n_reg[2]0__1/PCIN[32]}, {<const0> n_reg[2]0__1/PCIN[31]}, {<const0> n_reg[2]0__1/PCIN[30]}, {<const0> n_reg[2]0__1/PCIN[29]}, {<const0> n_reg[2]0__1/PCIN[28]}, {<const0> n_reg[2]0__1/PCIN[27]}, {<const0> n_reg[2]0__1/PCIN[26]}, {<const0> n_reg[2]0__1/PCIN[25]}, {<const0> n_reg[2]0__1/PCIN[24]}, {<const0> n_reg[2]0__1/PCIN[23]}, {<const0> n_reg[2]0__1/PCIN[22]}, {<const0> n_reg[2]0__1/PCIN[21]}, {<const0> n_reg[2]0__1/PCIN[20]}, {<const0> n_reg[2]0__1/PCIN[19]}, {<const0> n_reg[2]0__1/PCIN[18]}, {<const0> n_reg[2]0__1/PCIN[17]}, {<const0> n_reg[2]0__1/PCIN[16]}, {<const0> n_reg[2]0__1/PCIN[15]}, {<const0> n_reg[2]0__1/PCIN[14]}, {<const0> n_reg[2]0__1/PCIN[13]}, {<const0> n_reg[2]0__1/PCIN[12]}, {<const0> n_reg[2]0__1/PCIN[11]}, {<const0> n_reg[2]0__1/PCIN[10]}, {<const0> n_reg[2]0__1/PCIN[9]}, {<const0> n_reg[2]0__1/PCIN[8]}, {<const0> n_reg[2]0__1/PCIN[7]}, {<const0> n_reg[2]0__1/PCIN[6]}, {<const0> n_reg[2]0__1/PCIN[5]}, {<const0> n_reg[2]0__1/PCIN[4]}, {<const0> n_reg[2]0__1/PCIN[3]}, {<const0> n_reg[2]0__1/PCIN[2]}, {<const0> n_reg[2]0__1/PCIN[1]}, {<const0> n_reg[2]0__1/PCIN[0]}, {RSTA n_reg[2]0__1/RSTA}, {<const0> n_reg[2]0__1/RSTALLCARRYIN}, {<const0> n_reg[2]0__1/RSTALUMODE}, {RSTA n_reg[2]0__1/RSTB}, {<const0> n_reg[2]0__1/RSTC}, {<const0> n_reg[2]0__1/RSTCTRL}, {<const0> n_reg[2]0__1/RSTD}, {<const0> n_reg[2]0__1/RSTINMODE}, {<const0> n_reg[2]0__1/RSTM}, {<const0> n_reg[2]0__1/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X1Y70, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 18x18 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

n_reg[2]0__2 - 
nets: { n_reg[2]0__2/ACOUT[29]}, { n_reg[2]0__2/ACOUT[28]}, { n_reg[2]0__2/ACOUT[27]}, { n_reg[2]0__2/ACOUT[26]}, { n_reg[2]0__2/ACOUT[25]}, { n_reg[2]0__2/ACOUT[24]}, { n_reg[2]0__2/ACOUT[23]}, { n_reg[2]0__2/ACOUT[22]}, { n_reg[2]0__2/ACOUT[21]}, { n_reg[2]0__2/ACOUT[20]}, { n_reg[2]0__2/ACOUT[19]}, { n_reg[2]0__2/ACOUT[18]}, { n_reg[2]0__2/ACOUT[17]}, { n_reg[2]0__2/ACOUT[16]}, { n_reg[2]0__2/ACOUT[15]}, { n_reg[2]0__2/ACOUT[14]}, { n_reg[2]0__2/ACOUT[13]}, { n_reg[2]0__2/ACOUT[12]}, { n_reg[2]0__2/ACOUT[11]}, { n_reg[2]0__2/ACOUT[10]}, { n_reg[2]0__2/ACOUT[9]}, { n_reg[2]0__2/ACOUT[8]}, { n_reg[2]0__2/ACOUT[7]}, { n_reg[2]0__2/ACOUT[6]}, { n_reg[2]0__2/ACOUT[5]}, { n_reg[2]0__2/ACOUT[4]}, { n_reg[2]0__2/ACOUT[3]}, { n_reg[2]0__2/ACOUT[2]}, { n_reg[2]0__2/ACOUT[1]}, { n_reg[2]0__2/ACOUT[0]}, { n_reg[2]0__2/BCOUT[17]}, { n_reg[2]0__2/BCOUT[16]}, { n_reg[2]0__2/BCOUT[15]}, { n_reg[2]0__2/BCOUT[14]}, { n_reg[2]0__2/BCOUT[13]}, { n_reg[2]0__2/BCOUT[12]}, { n_reg[2]0__2/BCOUT[11]}, { n_reg[2]0__2/BCOUT[10]}, { n_reg[2]0__2/BCOUT[9]}, { n_reg[2]0__2/BCOUT[8]}, { n_reg[2]0__2/BCOUT[7]}, { n_reg[2]0__2/BCOUT[6]}, { n_reg[2]0__2/BCOUT[5]}, { n_reg[2]0__2/BCOUT[4]}, { n_reg[2]0__2/BCOUT[3]}, { n_reg[2]0__2/BCOUT[2]}, { n_reg[2]0__2/BCOUT[1]}, { n_reg[2]0__2/BCOUT[0]}, { n_reg[2]0__2/CARRYCASCOUT}, { n_reg[2]0__2/CARRYOUT[3]}, { n_reg[2]0__2/CARRYOUT[2]}, { n_reg[2]0__2/CARRYOUT[1]}, { n_reg[2]0__2/CARRYOUT[0]}, { n_reg[2]0__2/MULTSIGNOUT}, { n_reg[2]0__2/OVERFLOW}, { n_reg[2]0__2/PATTERNBDETECT}, { n_reg[2]0__2/PATTERNDETECT}, { n_reg[2]0__2/PCOUT[47]}, { n_reg[2]0__2/PCOUT[46]}, { n_reg[2]0__2/PCOUT[45]}, { n_reg[2]0__2/PCOUT[44]}, { n_reg[2]0__2/PCOUT[43]}, { n_reg[2]0__2/PCOUT[42]}, { n_reg[2]0__2/PCOUT[41]}, { n_reg[2]0__2/PCOUT[40]}, { n_reg[2]0__2/PCOUT[39]}, { n_reg[2]0__2/PCOUT[38]}, { n_reg[2]0__2/PCOUT[37]}, { n_reg[2]0__2/PCOUT[36]}, { n_reg[2]0__2/PCOUT[35]}, { n_reg[2]0__2/PCOUT[34]}, { n_reg[2]0__2/PCOUT[33]}, { n_reg[2]0__2/PCOUT[32]}, { n_reg[2]0__2/PCOUT[31]}, { n_reg[2]0__2/PCOUT[30]}, { n_reg[2]0__2/PCOUT[29]}, { n_reg[2]0__2/PCOUT[28]}, { n_reg[2]0__2/PCOUT[27]}, { n_reg[2]0__2/PCOUT[26]}, { n_reg[2]0__2/PCOUT[25]}, { n_reg[2]0__2/PCOUT[24]}, { n_reg[2]0__2/PCOUT[23]}, { n_reg[2]0__2/PCOUT[22]}, { n_reg[2]0__2/PCOUT[21]}, { n_reg[2]0__2/PCOUT[20]}, { n_reg[2]0__2/PCOUT[19]}, { n_reg[2]0__2/PCOUT[18]}, { n_reg[2]0__2/PCOUT[17]}, { n_reg[2]0__2/PCOUT[16]}, { n_reg[2]0__2/PCOUT[15]}, { n_reg[2]0__2/PCOUT[14]}, { n_reg[2]0__2/PCOUT[13]}, { n_reg[2]0__2/PCOUT[12]}, { n_reg[2]0__2/PCOUT[11]}, { n_reg[2]0__2/PCOUT[10]}, { n_reg[2]0__2/PCOUT[9]}, { n_reg[2]0__2/PCOUT[8]}, { n_reg[2]0__2/PCOUT[7]}, { n_reg[2]0__2/PCOUT[6]}, { n_reg[2]0__2/PCOUT[5]}, { n_reg[2]0__2/PCOUT[4]}, { n_reg[2]0__2/PCOUT[3]}, { n_reg[2]0__2/PCOUT[2]}, { n_reg[2]0__2/PCOUT[1]}, { n_reg[2]0__2/PCOUT[0]}, { n_reg[2]0__2/P[47]}, { n_reg[2]0__2/P[46]}, {n_reg[2]0__2_n_60 n_reg[2]0__2/P[45]}, {n_reg[2]0__2_n_61 n_reg[2]0__2/P[44]}, {n_reg[2]0__2_n_62 n_reg[2]0__2/P[43]}, {n_reg[2]0__2_n_63 n_reg[2]0__2/P[42]}, {n_reg[2]0__2_n_64 n_reg[2]0__2/P[41]}, {n_reg[2]0__2_n_65 n_reg[2]0__2/P[40]}, {n_reg[2]0__2_n_66 n_reg[2]0__2/P[39]}, {n_reg[2]0__2_n_67 n_reg[2]0__2/P[38]}, {n_reg[2]0__2_n_68 n_reg[2]0__2/P[37]}, {n_reg[2]0__2_n_69 n_reg[2]0__2/P[36]}, {n_reg[2]0__2_n_70 n_reg[2]0__2/P[35]}, {n_reg[2]0__2_n_71 n_reg[2]0__2/P[34]}, {n_reg[2]0__2_n_72 n_reg[2]0__2/P[33]}, {n_reg[2]0__2_n_73 n_reg[2]0__2/P[32]}, {n_reg[2]0__2_n_74 n_reg[2]0__2/P[31]}, {n_reg[2]0__2_n_75 n_reg[2]0__2/P[30]}, {n_reg[2]0__2_n_76 n_reg[2]0__2/P[29]}, {n_reg[2]0__2_n_77 n_reg[2]0__2/P[28]}, {n_reg[2]0__2_n_78 n_reg[2]0__2/P[27]}, {n_reg[2]0__2_n_79 n_reg[2]0__2/P[26]}, {n_reg[2]0__2_n_80 n_reg[2]0__2/P[25]}, {n_reg[2]0__2_n_81 n_reg[2]0__2/P[24]}, {n_reg[2]0__2_n_82 n_reg[2]0__2/P[23]}, {n_reg[2]0__2_n_83 n_reg[2]0__2/P[22]}, {n_reg[2]0__2_n_84 n_reg[2]0__2/P[21]}, {n_reg[2]0__2_n_85 n_reg[2]0__2/P[20]}, {n_reg[2]0__2_n_86 n_reg[2]0__2/P[19]}, {n_reg[2]0__2_n_87 n_reg[2]0__2/P[18]}, {n_reg[2]0__2_n_88 n_reg[2]0__2/P[17]}, {n_reg[2]0__2_n_89 n_reg[2]0__2/P[16]}, {n_reg[2]0__2_n_90 n_reg[2]0__2/P[15]}, {n_reg[2]0__2_n_91 n_reg[2]0__2/P[14]}, {n_reg[2]0__2_n_92 n_reg[2]0__2/P[13]}, {n_reg[2]0__2_n_93 n_reg[2]0__2/P[12]}, {n_reg[2]0__2_n_94 n_reg[2]0__2/P[11]}, {n_reg[2]0__2_n_95 n_reg[2]0__2/P[10]}, {n_reg[2]0__2_n_96 n_reg[2]0__2/P[9]}, {n_reg[2]0__2_n_97 n_reg[2]0__2/P[8]}, {n_reg[2]0__2_n_98 n_reg[2]0__2/P[7]}, {n_reg[2]0__2_n_99 n_reg[2]0__2/P[6]}, {n_reg[2]0__2_n_100 n_reg[2]0__2/P[5]}, {n_reg[2]0__2_n_101 n_reg[2]0__2/P[4]}, {n_reg[2]0__2_n_102 n_reg[2]0__2/P[3]}, {n_reg[2]0__2_n_103 n_reg[2]0__2/P[2]}, {n_reg[2]0__2_n_104 n_reg[2]0__2/P[1]}, {n_reg[2]0__2_n_105 n_reg[2]0__2/P[0]}, { n_reg[2]0__2/UNDERFLOW}, {n_reg[2]0__1_n_24 n_reg[2]0__2/ACIN[29]}, {n_reg[2]0__1_n_25 n_reg[2]0__2/ACIN[28]}, {n_reg[2]0__1_n_26 n_reg[2]0__2/ACIN[27]}, {n_reg[2]0__1_n_27 n_reg[2]0__2/ACIN[26]}, {n_reg[2]0__1_n_28 n_reg[2]0__2/ACIN[25]}, {n_reg[2]0__1_n_29 n_reg[2]0__2/ACIN[24]}, {n_reg[2]0__1_n_30 n_reg[2]0__2/ACIN[23]}, {n_reg[2]0__1_n_31 n_reg[2]0__2/ACIN[22]}, {n_reg[2]0__1_n_32 n_reg[2]0__2/ACIN[21]}, {n_reg[2]0__1_n_33 n_reg[2]0__2/ACIN[20]}, {n_reg[2]0__1_n_34 n_reg[2]0__2/ACIN[19]}, {n_reg[2]0__1_n_35 n_reg[2]0__2/ACIN[18]}, {n_reg[2]0__1_n_36 n_reg[2]0__2/ACIN[17]}, {n_reg[2]0__1_n_37 n_reg[2]0__2/ACIN[16]}, {n_reg[2]0__1_n_38 n_reg[2]0__2/ACIN[15]}, {n_reg[2]0__1_n_39 n_reg[2]0__2/ACIN[14]}, {n_reg[2]0__1_n_40 n_reg[2]0__2/ACIN[13]}, {n_reg[2]0__1_n_41 n_reg[2]0__2/ACIN[12]}, {n_reg[2]0__1_n_42 n_reg[2]0__2/ACIN[11]}, {n_reg[2]0__1_n_43 n_reg[2]0__2/ACIN[10]}, {n_reg[2]0__1_n_44 n_reg[2]0__2/ACIN[9]}, {n_reg[2]0__1_n_45 n_reg[2]0__2/ACIN[8]}, {n_reg[2]0__1_n_46 n_reg[2]0__2/ACIN[7]}, {n_reg[2]0__1_n_47 n_reg[2]0__2/ACIN[6]}, {n_reg[2]0__1_n_48 n_reg[2]0__2/ACIN[5]}, {n_reg[2]0__1_n_49 n_reg[2]0__2/ACIN[4]}, {n_reg[2]0__1_n_50 n_reg[2]0__2/ACIN[3]}, {n_reg[2]0__1_n_51 n_reg[2]0__2/ACIN[2]}, {n_reg[2]0__1_n_52 n_reg[2]0__2/ACIN[1]}, {n_reg[2]0__1_n_53 n_reg[2]0__2/ACIN[0]}, {<const0> n_reg[2]0__2/ALUMODE[3]}, {<const0> n_reg[2]0__2/ALUMODE[2]}, {<const0> n_reg[2]0__2/ALUMODE[1]}, {<const0> n_reg[2]0__2/ALUMODE[0]}, {<const0> n_reg[2]0__2/A[29]}, {<const0> n_reg[2]0__2/A[28]}, {<const0> n_reg[2]0__2/A[27]}, {<const0> n_reg[2]0__2/A[26]}, {<const0> n_reg[2]0__2/A[25]}, {<const0> n_reg[2]0__2/A[24]}, {<const0> n_reg[2]0__2/A[23]}, {<const0> n_reg[2]0__2/A[22]}, {<const0> n_reg[2]0__2/A[21]}, {<const0> n_reg[2]0__2/A[20]}, {<const0> n_reg[2]0__2/A[19]}, {<const0> n_reg[2]0__2/A[18]}, {<const0> n_reg[2]0__2/A[17]}, {<const0> n_reg[2]0__2/A[16]}, {<const0> n_reg[2]0__2/A[15]}, {<const0> n_reg[2]0__2/A[14]}, {<const0> n_reg[2]0__2/A[13]}, {<const0> n_reg[2]0__2/A[12]}, {<const0> n_reg[2]0__2/A[11]}, {<const0> n_reg[2]0__2/A[10]}, {<const0> n_reg[2]0__2/A[9]}, {<const0> n_reg[2]0__2/A[8]}, {<const0> n_reg[2]0__2/A[7]}, {<const0> n_reg[2]0__2/A[6]}, {<const0> n_reg[2]0__2/A[5]}, {<const0> n_reg[2]0__2/A[4]}, {<const0> n_reg[2]0__2/A[3]}, {<const0> n_reg[2]0__2/A[2]}, {<const0> n_reg[2]0__2/A[1]}, {<const0> n_reg[2]0__2/A[0]}, {<const0> n_reg[2]0__2/BCIN[17]}, {<const0> n_reg[2]0__2/BCIN[16]}, {<const0> n_reg[2]0__2/BCIN[15]}, {<const0> n_reg[2]0__2/BCIN[14]}, {<const0> n_reg[2]0__2/BCIN[13]}, {<const0> n_reg[2]0__2/BCIN[12]}, {<const0> n_reg[2]0__2/BCIN[11]}, {<const0> n_reg[2]0__2/BCIN[10]}, {<const0> n_reg[2]0__2/BCIN[9]}, {<const0> n_reg[2]0__2/BCIN[8]}, {<const0> n_reg[2]0__2/BCIN[7]}, {<const0> n_reg[2]0__2/BCIN[6]}, {<const0> n_reg[2]0__2/BCIN[5]}, {<const0> n_reg[2]0__2/BCIN[4]}, {<const0> n_reg[2]0__2/BCIN[3]}, {<const0> n_reg[2]0__2/BCIN[2]}, {<const0> n_reg[2]0__2/BCIN[1]}, {<const0> n_reg[2]0__2/BCIN[0]}, {<const0> n_reg[2]0__2/B[17]}, {<const0> n_reg[2]0__2/B[16]}, {<const0> n_reg[2]0__2/B[15]}, {r_reg[1]0[31] n_reg[2]0__2/B[14]}, {r_reg[1]0[30] n_reg[2]0__2/B[13]}, {r_reg[1]0[29] n_reg[2]0__2/B[12]}, {r_reg[1]0[28] n_reg[2]0__2/B[11]}, {r_reg[1]0[27] n_reg[2]0__2/B[10]}, {r_reg[1]0[26] n_reg[2]0__2/B[9]}, {r_reg[1]0[25] n_reg[2]0__2/B[8]}, {r_reg[1]0[24] n_reg[2]0__2/B[7]}, {r_reg[1]0[23] n_reg[2]0__2/B[6]}, {r_reg[1]0[22] n_reg[2]0__2/B[5]}, {r_reg[1]0[21] n_reg[2]0__2/B[4]}, {r_reg[1]0[20] n_reg[2]0__2/B[3]}, {r_reg[1]0[19] n_reg[2]0__2/B[2]}, {r_reg[1]0[18] n_reg[2]0__2/B[1]}, {r_reg[1]0[17] n_reg[2]0__2/B[0]}, {<const0> n_reg[2]0__2/CARRYCASCIN}, {<const0> n_reg[2]0__2/CARRYIN}, {<const0> n_reg[2]0__2/CARRYINSEL[2]}, {<const0> n_reg[2]0__2/CARRYINSEL[1]}, {<const0> n_reg[2]0__2/CARRYINSEL[0]}, {<const0> n_reg[2]0__2/CEA1}, {<const0> n_reg[2]0__2/CEA2}, {<const0> n_reg[2]0__2/CEAD}, {<const0> n_reg[2]0__2/CEALUMODE}, {<const0> n_reg[2]0__2/CEB1}, {<const1> n_reg[2]0__2/CEB2}, {<const0> n_reg[2]0__2/CEC}, {<const0> n_reg[2]0__2/CECARRYIN}, {<const0> n_reg[2]0__2/CECTRL}, {<const0> n_reg[2]0__2/CED}, {<const0> n_reg[2]0__2/CEINMODE}, {<const0> n_reg[2]0__2/CEM}, {<const0> n_reg[2]0__2/CEP}, {clk n_reg[2]0__2/CLK}, {VCC_2 n_reg[2]0__2/C[47]}, {VCC_2 n_reg[2]0__2/C[46]}, {VCC_2 n_reg[2]0__2/C[45]}, {VCC_2 n_reg[2]0__2/C[44]}, {VCC_2 n_reg[2]0__2/C[43]}, {VCC_2 n_reg[2]0__2/C[42]}, {VCC_2 n_reg[2]0__2/C[41]}, {VCC_2 n_reg[2]0__2/C[40]}, {VCC_2 n_reg[2]0__2/C[39]}, {VCC_2 n_reg[2]0__2/C[38]}, {VCC_2 n_reg[2]0__2/C[37]}, {VCC_2 n_reg[2]0__2/C[36]}, {VCC_2 n_reg[2]0__2/C[35]}, {VCC_2 n_reg[2]0__2/C[34]}, {VCC_2 n_reg[2]0__2/C[33]}, {VCC_2 n_reg[2]0__2/C[32]}, {VCC_2 n_reg[2]0__2/C[31]}, {VCC_2 n_reg[2]0__2/C[30]}, {VCC_2 n_reg[2]0__2/C[29]}, {VCC_2 n_reg[2]0__2/C[28]}, {VCC_2 n_reg[2]0__2/C[27]}, {VCC_2 n_reg[2]0__2/C[26]}, {VCC_2 n_reg[2]0__2/C[25]}, {VCC_2 n_reg[2]0__2/C[24]}, {VCC_2 n_reg[2]0__2/C[23]}, {VCC_2 n_reg[2]0__2/C[22]}, {VCC_2 n_reg[2]0__2/C[21]}, {VCC_2 n_reg[2]0__2/C[20]}, {VCC_2 n_reg[2]0__2/C[19]}, {VCC_2 n_reg[2]0__2/C[18]}, {VCC_2 n_reg[2]0__2/C[17]}, {VCC_2 n_reg[2]0__2/C[16]}, {VCC_2 n_reg[2]0__2/C[15]}, {VCC_2 n_reg[2]0__2/C[14]}, {VCC_2 n_reg[2]0__2/C[13]}, {VCC_2 n_reg[2]0__2/C[12]}, {VCC_2 n_reg[2]0__2/C[11]}, {VCC_2 n_reg[2]0__2/C[10]}, {VCC_2 n_reg[2]0__2/C[9]}, {VCC_2 n_reg[2]0__2/C[8]}, {VCC_2 n_reg[2]0__2/C[7]}, {VCC_2 n_reg[2]0__2/C[6]}, {VCC_2 n_reg[2]0__2/C[5]}, {VCC_2 n_reg[2]0__2/C[4]}, {VCC_2 n_reg[2]0__2/C[3]}, {VCC_2 n_reg[2]0__2/C[2]}, {VCC_2 n_reg[2]0__2/C[1]}, {VCC_2 n_reg[2]0__2/C[0]}, {GND_2 n_reg[2]0__2/D[24]}, {GND_2 n_reg[2]0__2/D[23]}, {GND_2 n_reg[2]0__2/D[22]}, {GND_2 n_reg[2]0__2/D[21]}, {GND_2 n_reg[2]0__2/D[20]}, {GND_2 n_reg[2]0__2/D[19]}, {GND_2 n_reg[2]0__2/D[18]}, {GND_2 n_reg[2]0__2/D[17]}, {GND_2 n_reg[2]0__2/D[16]}, {GND_2 n_reg[2]0__2/D[15]}, {GND_2 n_reg[2]0__2/D[14]}, {GND_2 n_reg[2]0__2/D[13]}, {GND_2 n_reg[2]0__2/D[12]}, {GND_2 n_reg[2]0__2/D[11]}, {GND_2 n_reg[2]0__2/D[10]}, {GND_2 n_reg[2]0__2/D[9]}, {GND_2 n_reg[2]0__2/D[8]}, {GND_2 n_reg[2]0__2/D[7]}, {GND_2 n_reg[2]0__2/D[6]}, {GND_2 n_reg[2]0__2/D[5]}, {GND_2 n_reg[2]0__2/D[4]}, {GND_2 n_reg[2]0__2/D[3]}, {GND_2 n_reg[2]0__2/D[2]}, {GND_2 n_reg[2]0__2/D[1]}, {GND_2 n_reg[2]0__2/D[0]}, {<const0> n_reg[2]0__2/INMODE[4]}, {<const0> n_reg[2]0__2/INMODE[3]}, {<const0> n_reg[2]0__2/INMODE[2]}, {<const0> n_reg[2]0__2/INMODE[1]}, {<const0> n_reg[2]0__2/INMODE[0]}, {<const0> n_reg[2]0__2/MULTSIGNIN}, {<const1> n_reg[2]0__2/OPMODE[6]}, {<const0> n_reg[2]0__2/OPMODE[5]}, {<const1> n_reg[2]0__2/OPMODE[4]}, {<const0> n_reg[2]0__2/OPMODE[3]}, {<const1> n_reg[2]0__2/OPMODE[2]}, {<const0> n_reg[2]0__2/OPMODE[1]}, {<const1> n_reg[2]0__2/OPMODE[0]}, {n_reg[2]0__1_n_106 n_reg[2]0__2/PCIN[47]}, {n_reg[2]0__1_n_107 n_reg[2]0__2/PCIN[46]}, {n_reg[2]0__1_n_108 n_reg[2]0__2/PCIN[45]}, {n_reg[2]0__1_n_109 n_reg[2]0__2/PCIN[44]}, {n_reg[2]0__1_n_110 n_reg[2]0__2/PCIN[43]}, {n_reg[2]0__1_n_111 n_reg[2]0__2/PCIN[42]}, {n_reg[2]0__1_n_112 n_reg[2]0__2/PCIN[41]}, {n_reg[2]0__1_n_113 n_reg[2]0__2/PCIN[40]}, {n_reg[2]0__1_n_114 n_reg[2]0__2/PCIN[39]}, {n_reg[2]0__1_n_115 n_reg[2]0__2/PCIN[38]}, {n_reg[2]0__1_n_116 n_reg[2]0__2/PCIN[37]}, {n_reg[2]0__1_n_117 n_reg[2]0__2/PCIN[36]}, {n_reg[2]0__1_n_118 n_reg[2]0__2/PCIN[35]}, {n_reg[2]0__1_n_119 n_reg[2]0__2/PCIN[34]}, {n_reg[2]0__1_n_120 n_reg[2]0__2/PCIN[33]}, {n_reg[2]0__1_n_121 n_reg[2]0__2/PCIN[32]}, {n_reg[2]0__1_n_122 n_reg[2]0__2/PCIN[31]}, {n_reg[2]0__1_n_123 n_reg[2]0__2/PCIN[30]}, {n_reg[2]0__1_n_124 n_reg[2]0__2/PCIN[29]}, {n_reg[2]0__1_n_125 n_reg[2]0__2/PCIN[28]}, {n_reg[2]0__1_n_126 n_reg[2]0__2/PCIN[27]}, {n_reg[2]0__1_n_127 n_reg[2]0__2/PCIN[26]}, {n_reg[2]0__1_n_128 n_reg[2]0__2/PCIN[25]}, {n_reg[2]0__1_n_129 n_reg[2]0__2/PCIN[24]}, {n_reg[2]0__1_n_130 n_reg[2]0__2/PCIN[23]}, {n_reg[2]0__1_n_131 n_reg[2]0__2/PCIN[22]}, {n_reg[2]0__1_n_132 n_reg[2]0__2/PCIN[21]}, {n_reg[2]0__1_n_133 n_reg[2]0__2/PCIN[20]}, {n_reg[2]0__1_n_134 n_reg[2]0__2/PCIN[19]}, {n_reg[2]0__1_n_135 n_reg[2]0__2/PCIN[18]}, {n_reg[2]0__1_n_136 n_reg[2]0__2/PCIN[17]}, {n_reg[2]0__1_n_137 n_reg[2]0__2/PCIN[16]}, {n_reg[2]0__1_n_138 n_reg[2]0__2/PCIN[15]}, {n_reg[2]0__1_n_139 n_reg[2]0__2/PCIN[14]}, {n_reg[2]0__1_n_140 n_reg[2]0__2/PCIN[13]}, {n_reg[2]0__1_n_141 n_reg[2]0__2/PCIN[12]}, {n_reg[2]0__1_n_142 n_reg[2]0__2/PCIN[11]}, {n_reg[2]0__1_n_143 n_reg[2]0__2/PCIN[10]}, {n_reg[2]0__1_n_144 n_reg[2]0__2/PCIN[9]}, {n_reg[2]0__1_n_145 n_reg[2]0__2/PCIN[8]}, {n_reg[2]0__1_n_146 n_reg[2]0__2/PCIN[7]}, {n_reg[2]0__1_n_147 n_reg[2]0__2/PCIN[6]}, {n_reg[2]0__1_n_148 n_reg[2]0__2/PCIN[5]}, {n_reg[2]0__1_n_149 n_reg[2]0__2/PCIN[4]}, {n_reg[2]0__1_n_150 n_reg[2]0__2/PCIN[3]}, {n_reg[2]0__1_n_151 n_reg[2]0__2/PCIN[2]}, {n_reg[2]0__1_n_152 n_reg[2]0__2/PCIN[1]}, {n_reg[2]0__1_n_153 n_reg[2]0__2/PCIN[0]}, {<const0> n_reg[2]0__2/RSTA}, {<const0> n_reg[2]0__2/RSTALLCARRYIN}, {<const0> n_reg[2]0__2/RSTALUMODE}, {RSTA n_reg[2]0__2/RSTB}, {<const0> n_reg[2]0__2/RSTC}, {<const0> n_reg[2]0__2/RSTCTRL}, {<const0> n_reg[2]0__2/RSTD}, {<const0> n_reg[2]0__2/RSTINMODE}, {<const0> n_reg[2]0__2/RSTM}, {<const0> n_reg[2]0__2/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X1Y71, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 18x16 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

n_reg[2]0_i_1 - 
nets: {n_reg[2]0_i_1_n_0 n_reg[2]0_i_1/CO[3]}, { n_reg[2]0_i_1/CO[2]}, { n_reg[2]0_i_1/CO[1]}, { n_reg[2]0_i_1/CO[0]}, {n_next[1][16] n_reg[2]0_i_1/O[3]}, {n_next[1][15] n_reg[2]0_i_1/O[2]}, {n_next[1][14] n_reg[2]0_i_1/O[1]}, {n_next[1][13] n_reg[2]0_i_1/O[0]}, {n_reg[2]0_i_2_n_0 n_reg[2]0_i_1/CI}, {<const0> n_reg[2]0_i_1/CYINIT}, {n_reg[1]0__2_n_75 n_reg[2]0_i_1/DI[3]}, {n_reg[1]0__2_n_76 n_reg[2]0_i_1/DI[2]}, {n_reg[1]0__2_n_77 n_reg[2]0_i_1/DI[1]}, {n_reg[1]0__2_n_78 n_reg[2]0_i_1/DI[0]}, {n_reg[2]0_i_6_n_0 n_reg[2]0_i_1/S[3]}, {n_reg[2]0_i_7_n_0 n_reg[2]0_i_1/S[2]}, {n_reg[2]0_i_8_n_0 n_reg[2]0_i_1/S[1]}, {n_reg[2]0_i_9_n_0 n_reg[2]0_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X57Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[2]0_i_10 - 
nets: {n_reg[2]0_i_10_n_0 n_reg[2]0_i_10/O}, {n_reg[1]0__2_n_79 n_reg[2]0_i_10/I0}, {n_reg[1]0__0_n_96 n_reg[2]0_i_10/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_10__0 - 
nets: {n_reg[2]0_i_10__0_n_0 n_reg[2]0_i_10__0/O}, {n_reg[1]0__2_n_65 n_reg[2]0_i_10__0/I0}, {n_reg[1]0__0_n_82 n_reg[2]0_i_10__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_11 - 
nets: {n_reg[2]0_i_11_n_0 n_reg[2]0_i_11/O}, {n_reg[1]0__2_n_80 n_reg[2]0_i_11/I0}, {n_reg[1]0__0_n_97 n_reg[2]0_i_11/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_11__0 - 
nets: {n_reg[2]0_i_11__0_n_0 n_reg[2]0_i_11__0/O}, {n_reg[1]0__2_n_66 n_reg[2]0_i_11__0/I0}, {n_reg[1]0__0_n_83 n_reg[2]0_i_11__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_12 - 
nets: {n_reg[2]0_i_12_n_0 n_reg[2]0_i_12/O}, {n_reg[1]0__2_n_81 n_reg[2]0_i_12/I0}, {n_reg[1]0__0_n_98 n_reg[2]0_i_12/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_12__0 - 
nets: {n_reg[2]0_i_12__0_n_0 n_reg[2]0_i_12__0/O}, {n_reg[1]0__2_n_67 n_reg[2]0_i_12__0/I0}, {n_reg[1]0__0_n_84 n_reg[2]0_i_12__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_13 - 
nets: {n_reg[2]0_i_13_n_0 n_reg[2]0_i_13/O}, {n_reg[1]0__2_n_82 n_reg[2]0_i_13/I0}, {n_reg[1]0__0_n_99 n_reg[2]0_i_13/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_13__0 - 
nets: {n_reg[2]0_i_13__0_n_0 n_reg[2]0_i_13__0/O}, {n_reg[1]0__2_n_68 n_reg[2]0_i_13__0/I0}, {n_reg[1]0__0_n_85 n_reg[2]0_i_13__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_14 - 
nets: {n_reg[2]0_i_14_n_0 n_reg[2]0_i_14/O}, {n_reg[1]0__2_n_83 n_reg[2]0_i_14/I0}, {n_reg[1]0__0_n_100 n_reg[2]0_i_14/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_14__0 - 
nets: {n_reg[2]0_i_14__0_n_0 n_reg[2]0_i_14__0/O}, {n_reg[1]0__2_n_69 n_reg[2]0_i_14__0/I0}, {n_reg[1]0__0_n_86 n_reg[2]0_i_14__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_15 - 
nets: {n_reg[2]0_i_15_n_0 n_reg[2]0_i_15/O}, {n_reg[1]0__2_n_84 n_reg[2]0_i_15/I0}, {n_reg[1]0__0_n_101 n_reg[2]0_i_15/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_15__0 - 
nets: {n_reg[2]0_i_15__0_n_0 n_reg[2]0_i_15__0/O}, {n_reg[1]0__2_n_70 n_reg[2]0_i_15__0/I0}, {n_reg[1]0__0_n_87 n_reg[2]0_i_15__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_16 - 
nets: {n_reg[2]0_i_16_n_0 n_reg[2]0_i_16/O}, {n_reg[1]0__2_n_85 n_reg[2]0_i_16/I0}, {n_reg[1]0__0_n_102 n_reg[2]0_i_16/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_16__0 - 
nets: {n_reg[2]0_i_16__0_n_0 n_reg[2]0_i_16__0/O}, {n_reg[1]0__2_n_71 n_reg[2]0_i_16__0/I0}, {n_reg[1]0__0_n_88 n_reg[2]0_i_16__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_17 - 
nets: {n_reg[2]0_i_17_n_0 n_reg[2]0_i_17/O}, {n_reg[1]0__2_n_86 n_reg[2]0_i_17/I0}, {n_reg[1]0__0_n_103 n_reg[2]0_i_17/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_17__0 - 
nets: {n_reg[2]0_i_17__0_n_0 n_reg[2]0_i_17__0/O}, {n_reg[1]0__2_n_72 n_reg[2]0_i_17__0/I0}, {n_reg[1]0__0_n_89 n_reg[2]0_i_17__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_18 - 
nets: {n_reg[2]0_i_18_n_0 n_reg[2]0_i_18/O}, {n_reg[1]0__2_n_87 n_reg[2]0_i_18/I0}, {n_reg[1]0__0_n_104 n_reg[2]0_i_18/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_18__0 - 
nets: {n_reg[2]0_i_18__0_n_0 n_reg[2]0_i_18__0/O}, {n_reg[1]0__2_n_73 n_reg[2]0_i_18__0/I0}, {n_reg[1]0__0_n_90 n_reg[2]0_i_18__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_19 - 
nets: {n_reg[2]0_i_19_n_0 n_reg[2]0_i_19/O}, {n_reg[1]0__2_n_88 n_reg[2]0_i_19/I0}, {n_reg[1]0__0_n_105 n_reg[2]0_i_19/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_19__0 - 
nets: {n_reg[2]0_i_19__0_n_0 n_reg[2]0_i_19__0/O}, {n_reg[1]0__2_n_74 n_reg[2]0_i_19__0/I0}, {n_reg[1]0__0_n_91 n_reg[2]0_i_19__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_1__0 - 
nets: { n_reg[2]0_i_1__0/CO[3]}, { n_reg[2]0_i_1__0/CO[2]}, { n_reg[2]0_i_1__0/CO[1]}, { n_reg[2]0_i_1__0/CO[0]}, { n_reg[2]0_i_1__0/O[3]}, {n_next[1][31] n_reg[2]0_i_1__0/O[2]}, {n_next[1][30] n_reg[2]0_i_1__0/O[1]}, {n_next[1][29] n_reg[2]0_i_1__0/O[0]}, {n_reg[2]0_i_2__0_n_0 n_reg[2]0_i_1__0/CI}, {<const0> n_reg[2]0_i_1__0/CYINIT}, {<const0> n_reg[2]0_i_1__0/DI[3]}, {<const0> n_reg[2]0_i_1__0/DI[2]}, {n_reg[1]0__2_n_61 n_reg[2]0_i_1__0/DI[1]}, {n_reg[1]0__2_n_62 n_reg[2]0_i_1__0/DI[0]}, {<const0> n_reg[2]0_i_1__0/S[3]}, {n_reg[2]0_i_5__0_n_0 n_reg[2]0_i_1__0/S[2]}, {n_reg[2]0_i_6__0_n_0 n_reg[2]0_i_1__0/S[1]}, {n_reg[2]0_i_7__0_n_0 n_reg[2]0_i_1__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X57Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[2]0_i_2 - 
nets: {n_reg[2]0_i_2_n_0 n_reg[2]0_i_2/CO[3]}, { n_reg[2]0_i_2/CO[2]}, { n_reg[2]0_i_2/CO[1]}, { n_reg[2]0_i_2/CO[0]}, {n_next[1][12] n_reg[2]0_i_2/O[3]}, {n_next[1][11] n_reg[2]0_i_2/O[2]}, {n_next[1][10] n_reg[2]0_i_2/O[1]}, {n_next[1][9] n_reg[2]0_i_2/O[0]}, {n_reg[2]0_i_3_n_0 n_reg[2]0_i_2/CI}, {<const0> n_reg[2]0_i_2/CYINIT}, {n_reg[1]0__2_n_79 n_reg[2]0_i_2/DI[3]}, {n_reg[1]0__2_n_80 n_reg[2]0_i_2/DI[2]}, {n_reg[1]0__2_n_81 n_reg[2]0_i_2/DI[1]}, {n_reg[1]0__2_n_82 n_reg[2]0_i_2/DI[0]}, {n_reg[2]0_i_10_n_0 n_reg[2]0_i_2/S[3]}, {n_reg[2]0_i_11_n_0 n_reg[2]0_i_2/S[2]}, {n_reg[2]0_i_12_n_0 n_reg[2]0_i_2/S[1]}, {n_reg[2]0_i_13_n_0 n_reg[2]0_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X57Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[2]0_i_20 - 
nets: {n_reg[2]0_i_20_n_0 n_reg[2]0_i_20/O}, {n_reg[1]0__2_n_89 n_reg[2]0_i_20/I0}, {n_reg[1]0_n_89 n_reg[2]0_i_20/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_21 - 
nets: {n_reg[2]0_i_21_n_0 n_reg[2]0_i_21/O}, {n_reg[1]0__2_n_90 n_reg[2]0_i_21/I0}, {n_reg[1]0_n_90 n_reg[2]0_i_21/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_22 - 
nets: {n_reg[2]0_i_22_n_0 n_reg[2]0_i_22/CO[3]}, { n_reg[2]0_i_22/CO[2]}, { n_reg[2]0_i_22/CO[1]}, { n_reg[2]0_i_22/CO[0]}, { n_reg[2]0_i_22/O[3]}, { n_reg[2]0_i_22/O[2]}, { n_reg[2]0_i_22/O[1]}, { n_reg[2]0_i_22/O[0]}, {n_reg[2]0_i_27_n_0 n_reg[2]0_i_22/CI}, {<const0> n_reg[2]0_i_22/CYINIT}, {n_reg[1]0__2_n_95 n_reg[2]0_i_22/DI[3]}, {n_reg[1]0__2_n_96 n_reg[2]0_i_22/DI[2]}, {n_reg[1]0__2_n_97 n_reg[2]0_i_22/DI[1]}, {n_reg[1]0__2_n_98 n_reg[2]0_i_22/DI[0]}, {n_reg[2]0_i_28_n_0 n_reg[2]0_i_22/S[3]}, {n_reg[2]0_i_29_n_0 n_reg[2]0_i_22/S[2]}, {n_reg[2]0_i_30_n_0 n_reg[2]0_i_22/S[1]}, {n_reg[2]0_i_31_n_0 n_reg[2]0_i_22/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X57Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[2]0_i_23 - 
nets: {n_reg[2]0_i_23_n_0 n_reg[2]0_i_23/O}, {n_reg[1]0__2_n_91 n_reg[2]0_i_23/I0}, {n_reg[1]0_n_91 n_reg[2]0_i_23/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_24 - 
nets: {n_reg[2]0_i_24_n_0 n_reg[2]0_i_24/O}, {n_reg[1]0__2_n_92 n_reg[2]0_i_24/I0}, {n_reg[1]0_n_92 n_reg[2]0_i_24/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_25 - 
nets: {n_reg[2]0_i_25_n_0 n_reg[2]0_i_25/O}, {n_reg[1]0__2_n_93 n_reg[2]0_i_25/I0}, {n_reg[1]0_n_93 n_reg[2]0_i_25/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_26 - 
nets: {n_reg[2]0_i_26_n_0 n_reg[2]0_i_26/O}, {n_reg[1]0__2_n_94 n_reg[2]0_i_26/I0}, {n_reg[1]0_n_94 n_reg[2]0_i_26/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_27 - 
nets: {n_reg[2]0_i_27_n_0 n_reg[2]0_i_27/CO[3]}, { n_reg[2]0_i_27/CO[2]}, { n_reg[2]0_i_27/CO[1]}, { n_reg[2]0_i_27/CO[0]}, { n_reg[2]0_i_27/O[3]}, { n_reg[2]0_i_27/O[2]}, { n_reg[2]0_i_27/O[1]}, { n_reg[2]0_i_27/O[0]}, {n_reg[2]0_i_32_n_0 n_reg[2]0_i_27/CI}, {<const0> n_reg[2]0_i_27/CYINIT}, {n_reg[1]0__2_n_99 n_reg[2]0_i_27/DI[3]}, {n_reg[1]0__2_n_100 n_reg[2]0_i_27/DI[2]}, {n_reg[1]0__2_n_101 n_reg[2]0_i_27/DI[1]}, {n_reg[1]0__2_n_102 n_reg[2]0_i_27/DI[0]}, {n_reg[2]0_i_33_n_0 n_reg[2]0_i_27/S[3]}, {n_reg[2]0_i_34_n_0 n_reg[2]0_i_27/S[2]}, {n_reg[2]0_i_35_n_0 n_reg[2]0_i_27/S[1]}, {n_reg[2]0_i_36_n_0 n_reg[2]0_i_27/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X57Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[2]0_i_28 - 
nets: {n_reg[2]0_i_28_n_0 n_reg[2]0_i_28/O}, {n_reg[1]0__2_n_95 n_reg[2]0_i_28/I0}, {n_reg[1]0_n_95 n_reg[2]0_i_28/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_29 - 
nets: {n_reg[2]0_i_29_n_0 n_reg[2]0_i_29/O}, {n_reg[1]0__2_n_96 n_reg[2]0_i_29/I0}, {n_reg[1]0_n_96 n_reg[2]0_i_29/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_2__0 - 
nets: {n_reg[2]0_i_2__0_n_0 n_reg[2]0_i_2__0/CO[3]}, { n_reg[2]0_i_2__0/CO[2]}, { n_reg[2]0_i_2__0/CO[1]}, { n_reg[2]0_i_2__0/CO[0]}, {n_next[1][28] n_reg[2]0_i_2__0/O[3]}, {n_next[1][27] n_reg[2]0_i_2__0/O[2]}, {n_next[1][26] n_reg[2]0_i_2__0/O[1]}, {n_next[1][25] n_reg[2]0_i_2__0/O[0]}, {n_reg[2]0_i_3__0_n_0 n_reg[2]0_i_2__0/CI}, {<const0> n_reg[2]0_i_2__0/CYINIT}, {n_reg[1]0__2_n_63 n_reg[2]0_i_2__0/DI[3]}, {n_reg[1]0__2_n_64 n_reg[2]0_i_2__0/DI[2]}, {n_reg[1]0__2_n_65 n_reg[2]0_i_2__0/DI[1]}, {n_reg[1]0__2_n_66 n_reg[2]0_i_2__0/DI[0]}, {n_reg[2]0_i_8__0_n_0 n_reg[2]0_i_2__0/S[3]}, {n_reg[2]0_i_9__0_n_0 n_reg[2]0_i_2__0/S[2]}, {n_reg[2]0_i_10__0_n_0 n_reg[2]0_i_2__0/S[1]}, {n_reg[2]0_i_11__0_n_0 n_reg[2]0_i_2__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X57Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[2]0_i_3 - 
nets: {n_reg[2]0_i_3_n_0 n_reg[2]0_i_3/CO[3]}, { n_reg[2]0_i_3/CO[2]}, { n_reg[2]0_i_3/CO[1]}, { n_reg[2]0_i_3/CO[0]}, {n_next[1][8] n_reg[2]0_i_3/O[3]}, {n_next[1][7] n_reg[2]0_i_3/O[2]}, {n_next[1][6] n_reg[2]0_i_3/O[1]}, {n_next[1][5] n_reg[2]0_i_3/O[0]}, {n_reg[2]0_i_4_n_0 n_reg[2]0_i_3/CI}, {<const0> n_reg[2]0_i_3/CYINIT}, {n_reg[1]0__2_n_83 n_reg[2]0_i_3/DI[3]}, {n_reg[1]0__2_n_84 n_reg[2]0_i_3/DI[2]}, {n_reg[1]0__2_n_85 n_reg[2]0_i_3/DI[1]}, {n_reg[1]0__2_n_86 n_reg[2]0_i_3/DI[0]}, {n_reg[2]0_i_14_n_0 n_reg[2]0_i_3/S[3]}, {n_reg[2]0_i_15_n_0 n_reg[2]0_i_3/S[2]}, {n_reg[2]0_i_16_n_0 n_reg[2]0_i_3/S[1]}, {n_reg[2]0_i_17_n_0 n_reg[2]0_i_3/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X57Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[2]0_i_30 - 
nets: {n_reg[2]0_i_30_n_0 n_reg[2]0_i_30/O}, {n_reg[1]0__2_n_97 n_reg[2]0_i_30/I0}, {n_reg[1]0_n_97 n_reg[2]0_i_30/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_31 - 
nets: {n_reg[2]0_i_31_n_0 n_reg[2]0_i_31/O}, {n_reg[1]0__2_n_98 n_reg[2]0_i_31/I0}, {n_reg[1]0_n_98 n_reg[2]0_i_31/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_32 - 
nets: {n_reg[2]0_i_32_n_0 n_reg[2]0_i_32/CO[3]}, { n_reg[2]0_i_32/CO[2]}, { n_reg[2]0_i_32/CO[1]}, { n_reg[2]0_i_32/CO[0]}, { n_reg[2]0_i_32/O[3]}, { n_reg[2]0_i_32/O[2]}, { n_reg[2]0_i_32/O[1]}, { n_reg[2]0_i_32/O[0]}, {<const0> n_reg[2]0_i_32/CI}, {<const0> n_reg[2]0_i_32/CYINIT}, {n_reg[1]0__2_n_103 n_reg[2]0_i_32/DI[3]}, {n_reg[1]0__2_n_104 n_reg[2]0_i_32/DI[2]}, {n_reg[1]0__2_n_105 n_reg[2]0_i_32/DI[1]}, {<const0> n_reg[2]0_i_32/DI[0]}, {n_reg[2]0_i_37_n_0 n_reg[2]0_i_32/S[3]}, {n_reg[2]0_i_38_n_0 n_reg[2]0_i_32/S[2]}, {n_reg[2]0_i_39_n_0 n_reg[2]0_i_32/S[1]}, {n_reg[1]0__1_n_89 n_reg[2]0_i_32/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X57Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[2]0_i_33 - 
nets: {n_reg[2]0_i_33_n_0 n_reg[2]0_i_33/O}, {n_reg[1]0__2_n_99 n_reg[2]0_i_33/I0}, {n_reg[1]0_n_99 n_reg[2]0_i_33/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_34 - 
nets: {n_reg[2]0_i_34_n_0 n_reg[2]0_i_34/O}, {n_reg[1]0__2_n_100 n_reg[2]0_i_34/I0}, {n_reg[1]0_n_100 n_reg[2]0_i_34/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_35 - 
nets: {n_reg[2]0_i_35_n_0 n_reg[2]0_i_35/O}, {n_reg[1]0__2_n_101 n_reg[2]0_i_35/I0}, {n_reg[1]0_n_101 n_reg[2]0_i_35/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_36 - 
nets: {n_reg[2]0_i_36_n_0 n_reg[2]0_i_36/O}, {n_reg[1]0__2_n_102 n_reg[2]0_i_36/I0}, {n_reg[1]0_n_102 n_reg[2]0_i_36/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_37 - 
nets: {n_reg[2]0_i_37_n_0 n_reg[2]0_i_37/O}, {n_reg[1]0__2_n_103 n_reg[2]0_i_37/I0}, {n_reg[1]0_n_103 n_reg[2]0_i_37/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_38 - 
nets: {n_reg[2]0_i_38_n_0 n_reg[2]0_i_38/O}, {n_reg[1]0__2_n_104 n_reg[2]0_i_38/I0}, {n_reg[1]0_n_104 n_reg[2]0_i_38/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_39 - 
nets: {n_reg[2]0_i_39_n_0 n_reg[2]0_i_39/O}, {n_reg[1]0__2_n_105 n_reg[2]0_i_39/I0}, {n_reg[1]0_n_105 n_reg[2]0_i_39/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_3__0 - 
nets: {n_reg[2]0_i_3__0_n_0 n_reg[2]0_i_3__0/CO[3]}, { n_reg[2]0_i_3__0/CO[2]}, { n_reg[2]0_i_3__0/CO[1]}, { n_reg[2]0_i_3__0/CO[0]}, {n_next[1][24] n_reg[2]0_i_3__0/O[3]}, {n_next[1][23] n_reg[2]0_i_3__0/O[2]}, {n_next[1][22] n_reg[2]0_i_3__0/O[1]}, {n_next[1][21] n_reg[2]0_i_3__0/O[0]}, {n_reg[2]0_i_4__0_n_0 n_reg[2]0_i_3__0/CI}, {<const0> n_reg[2]0_i_3__0/CYINIT}, {n_reg[1]0__2_n_67 n_reg[2]0_i_3__0/DI[3]}, {n_reg[1]0__2_n_68 n_reg[2]0_i_3__0/DI[2]}, {n_reg[1]0__2_n_69 n_reg[2]0_i_3__0/DI[1]}, {n_reg[1]0__2_n_70 n_reg[2]0_i_3__0/DI[0]}, {n_reg[2]0_i_12__0_n_0 n_reg[2]0_i_3__0/S[3]}, {n_reg[2]0_i_13__0_n_0 n_reg[2]0_i_3__0/S[2]}, {n_reg[2]0_i_14__0_n_0 n_reg[2]0_i_3__0/S[1]}, {n_reg[2]0_i_15__0_n_0 n_reg[2]0_i_3__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X57Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[2]0_i_4 - 
nets: {n_reg[2]0_i_4_n_0 n_reg[2]0_i_4/CO[3]}, { n_reg[2]0_i_4/CO[2]}, { n_reg[2]0_i_4/CO[1]}, { n_reg[2]0_i_4/CO[0]}, {n_next[1][4] n_reg[2]0_i_4/O[3]}, {n_next[1][3] n_reg[2]0_i_4/O[2]}, {n_next[1][2] n_reg[2]0_i_4/O[1]}, {n_next[1][1] n_reg[2]0_i_4/O[0]}, {n_reg[2]0_i_5_n_0 n_reg[2]0_i_4/CI}, {<const0> n_reg[2]0_i_4/CYINIT}, {n_reg[1]0__2_n_87 n_reg[2]0_i_4/DI[3]}, {n_reg[1]0__2_n_88 n_reg[2]0_i_4/DI[2]}, {n_reg[1]0__2_n_89 n_reg[2]0_i_4/DI[1]}, {n_reg[1]0__2_n_90 n_reg[2]0_i_4/DI[0]}, {n_reg[2]0_i_18_n_0 n_reg[2]0_i_4/S[3]}, {n_reg[2]0_i_19_n_0 n_reg[2]0_i_4/S[2]}, {n_reg[2]0_i_20_n_0 n_reg[2]0_i_4/S[1]}, {n_reg[2]0_i_21_n_0 n_reg[2]0_i_4/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X57Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[2]0_i_4__0 - 
nets: {n_reg[2]0_i_4__0_n_0 n_reg[2]0_i_4__0/CO[3]}, { n_reg[2]0_i_4__0/CO[2]}, { n_reg[2]0_i_4__0/CO[1]}, { n_reg[2]0_i_4__0/CO[0]}, {n_next[1][20] n_reg[2]0_i_4__0/O[3]}, {n_next[1][19] n_reg[2]0_i_4__0/O[2]}, {n_next[1][18] n_reg[2]0_i_4__0/O[1]}, {n_next[1][17] n_reg[2]0_i_4__0/O[0]}, {n_reg[2]0_i_1_n_0 n_reg[2]0_i_4__0/CI}, {<const0> n_reg[2]0_i_4__0/CYINIT}, {n_reg[1]0__2_n_71 n_reg[2]0_i_4__0/DI[3]}, {n_reg[1]0__2_n_72 n_reg[2]0_i_4__0/DI[2]}, {n_reg[1]0__2_n_73 n_reg[2]0_i_4__0/DI[1]}, {n_reg[1]0__2_n_74 n_reg[2]0_i_4__0/DI[0]}, {n_reg[2]0_i_16__0_n_0 n_reg[2]0_i_4__0/S[3]}, {n_reg[2]0_i_17__0_n_0 n_reg[2]0_i_4__0/S[2]}, {n_reg[2]0_i_18__0_n_0 n_reg[2]0_i_4__0/S[1]}, {n_reg[2]0_i_19__0_n_0 n_reg[2]0_i_4__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X57Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[2]0_i_5 - 
nets: {n_reg[2]0_i_5_n_0 n_reg[2]0_i_5/CO[3]}, { n_reg[2]0_i_5/CO[2]}, { n_reg[2]0_i_5/CO[1]}, { n_reg[2]0_i_5/CO[0]}, {n_next[1][0] n_reg[2]0_i_5/O[3]}, { n_reg[2]0_i_5/O[2]}, { n_reg[2]0_i_5/O[1]}, { n_reg[2]0_i_5/O[0]}, {n_reg[2]0_i_22_n_0 n_reg[2]0_i_5/CI}, {<const0> n_reg[2]0_i_5/CYINIT}, {n_reg[1]0__2_n_91 n_reg[2]0_i_5/DI[3]}, {n_reg[1]0__2_n_92 n_reg[2]0_i_5/DI[2]}, {n_reg[1]0__2_n_93 n_reg[2]0_i_5/DI[1]}, {n_reg[1]0__2_n_94 n_reg[2]0_i_5/DI[0]}, {n_reg[2]0_i_23_n_0 n_reg[2]0_i_5/S[3]}, {n_reg[2]0_i_24_n_0 n_reg[2]0_i_5/S[2]}, {n_reg[2]0_i_25_n_0 n_reg[2]0_i_5/S[1]}, {n_reg[2]0_i_26_n_0 n_reg[2]0_i_5/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X57Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[2]0_i_5__0 - 
nets: {n_reg[2]0_i_5__0_n_0 n_reg[2]0_i_5__0/O}, {n_reg[1]0__2_n_60 n_reg[2]0_i_5__0/I0}, {n_reg[1]0__0_n_77 n_reg[2]0_i_5__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_6 - 
nets: {n_reg[2]0_i_6_n_0 n_reg[2]0_i_6/O}, {n_reg[1]0__2_n_75 n_reg[2]0_i_6/I0}, {n_reg[1]0__0_n_92 n_reg[2]0_i_6/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_6__0 - 
nets: {n_reg[2]0_i_6__0_n_0 n_reg[2]0_i_6__0/O}, {n_reg[1]0__2_n_61 n_reg[2]0_i_6__0/I0}, {n_reg[1]0__0_n_78 n_reg[2]0_i_6__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_7 - 
nets: {n_reg[2]0_i_7_n_0 n_reg[2]0_i_7/O}, {n_reg[1]0__2_n_76 n_reg[2]0_i_7/I0}, {n_reg[1]0__0_n_93 n_reg[2]0_i_7/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_7__0 - 
nets: {n_reg[2]0_i_7__0_n_0 n_reg[2]0_i_7__0/O}, {n_reg[1]0__2_n_62 n_reg[2]0_i_7__0/I0}, {n_reg[1]0__0_n_79 n_reg[2]0_i_7__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_8 - 
nets: {n_reg[2]0_i_8_n_0 n_reg[2]0_i_8/O}, {n_reg[1]0__2_n_77 n_reg[2]0_i_8/I0}, {n_reg[1]0__0_n_94 n_reg[2]0_i_8/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_8__0 - 
nets: {n_reg[2]0_i_8__0_n_0 n_reg[2]0_i_8__0/O}, {n_reg[1]0__2_n_63 n_reg[2]0_i_8__0/I0}, {n_reg[1]0__0_n_80 n_reg[2]0_i_8__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_9 - 
nets: {n_reg[2]0_i_9_n_0 n_reg[2]0_i_9/O}, {n_reg[1]0__2_n_78 n_reg[2]0_i_9/I0}, {n_reg[1]0__0_n_95 n_reg[2]0_i_9/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[2]0_i_9__0 - 
nets: {n_reg[2]0_i_9__0_n_0 n_reg[2]0_i_9__0/O}, {n_reg[1]0__2_n_64 n_reg[2]0_i_9__0/I0}, {n_reg[1]0__0_n_81 n_reg[2]0_i_9__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X57Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0 - 
nets: { n_reg[3]0/ACOUT[29]}, { n_reg[3]0/ACOUT[28]}, { n_reg[3]0/ACOUT[27]}, { n_reg[3]0/ACOUT[26]}, { n_reg[3]0/ACOUT[25]}, { n_reg[3]0/ACOUT[24]}, { n_reg[3]0/ACOUT[23]}, { n_reg[3]0/ACOUT[22]}, { n_reg[3]0/ACOUT[21]}, { n_reg[3]0/ACOUT[20]}, { n_reg[3]0/ACOUT[19]}, { n_reg[3]0/ACOUT[18]}, { n_reg[3]0/ACOUT[17]}, { n_reg[3]0/ACOUT[16]}, { n_reg[3]0/ACOUT[15]}, { n_reg[3]0/ACOUT[14]}, { n_reg[3]0/ACOUT[13]}, { n_reg[3]0/ACOUT[12]}, { n_reg[3]0/ACOUT[11]}, { n_reg[3]0/ACOUT[10]}, { n_reg[3]0/ACOUT[9]}, { n_reg[3]0/ACOUT[8]}, { n_reg[3]0/ACOUT[7]}, { n_reg[3]0/ACOUT[6]}, { n_reg[3]0/ACOUT[5]}, { n_reg[3]0/ACOUT[4]}, { n_reg[3]0/ACOUT[3]}, { n_reg[3]0/ACOUT[2]}, { n_reg[3]0/ACOUT[1]}, { n_reg[3]0/ACOUT[0]}, { n_reg[3]0/BCOUT[17]}, { n_reg[3]0/BCOUT[16]}, { n_reg[3]0/BCOUT[15]}, { n_reg[3]0/BCOUT[14]}, { n_reg[3]0/BCOUT[13]}, { n_reg[3]0/BCOUT[12]}, { n_reg[3]0/BCOUT[11]}, { n_reg[3]0/BCOUT[10]}, { n_reg[3]0/BCOUT[9]}, { n_reg[3]0/BCOUT[8]}, { n_reg[3]0/BCOUT[7]}, { n_reg[3]0/BCOUT[6]}, { n_reg[3]0/BCOUT[5]}, { n_reg[3]0/BCOUT[4]}, { n_reg[3]0/BCOUT[3]}, { n_reg[3]0/BCOUT[2]}, { n_reg[3]0/BCOUT[1]}, { n_reg[3]0/BCOUT[0]}, { n_reg[3]0/CARRYCASCOUT}, { n_reg[3]0/CARRYOUT[3]}, { n_reg[3]0/CARRYOUT[2]}, { n_reg[3]0/CARRYOUT[1]}, { n_reg[3]0/CARRYOUT[0]}, { n_reg[3]0/MULTSIGNOUT}, { n_reg[3]0/OVERFLOW}, { n_reg[3]0/PATTERNBDETECT}, { n_reg[3]0/PATTERNDETECT}, {n_reg[3]0_n_106 n_reg[3]0/PCOUT[47]}, {n_reg[3]0_n_107 n_reg[3]0/PCOUT[46]}, {n_reg[3]0_n_108 n_reg[3]0/PCOUT[45]}, {n_reg[3]0_n_109 n_reg[3]0/PCOUT[44]}, {n_reg[3]0_n_110 n_reg[3]0/PCOUT[43]}, {n_reg[3]0_n_111 n_reg[3]0/PCOUT[42]}, {n_reg[3]0_n_112 n_reg[3]0/PCOUT[41]}, {n_reg[3]0_n_113 n_reg[3]0/PCOUT[40]}, {n_reg[3]0_n_114 n_reg[3]0/PCOUT[39]}, {n_reg[3]0_n_115 n_reg[3]0/PCOUT[38]}, {n_reg[3]0_n_116 n_reg[3]0/PCOUT[37]}, {n_reg[3]0_n_117 n_reg[3]0/PCOUT[36]}, {n_reg[3]0_n_118 n_reg[3]0/PCOUT[35]}, {n_reg[3]0_n_119 n_reg[3]0/PCOUT[34]}, {n_reg[3]0_n_120 n_reg[3]0/PCOUT[33]}, {n_reg[3]0_n_121 n_reg[3]0/PCOUT[32]}, {n_reg[3]0_n_122 n_reg[3]0/PCOUT[31]}, {n_reg[3]0_n_123 n_reg[3]0/PCOUT[30]}, {n_reg[3]0_n_124 n_reg[3]0/PCOUT[29]}, {n_reg[3]0_n_125 n_reg[3]0/PCOUT[28]}, {n_reg[3]0_n_126 n_reg[3]0/PCOUT[27]}, {n_reg[3]0_n_127 n_reg[3]0/PCOUT[26]}, {n_reg[3]0_n_128 n_reg[3]0/PCOUT[25]}, {n_reg[3]0_n_129 n_reg[3]0/PCOUT[24]}, {n_reg[3]0_n_130 n_reg[3]0/PCOUT[23]}, {n_reg[3]0_n_131 n_reg[3]0/PCOUT[22]}, {n_reg[3]0_n_132 n_reg[3]0/PCOUT[21]}, {n_reg[3]0_n_133 n_reg[3]0/PCOUT[20]}, {n_reg[3]0_n_134 n_reg[3]0/PCOUT[19]}, {n_reg[3]0_n_135 n_reg[3]0/PCOUT[18]}, {n_reg[3]0_n_136 n_reg[3]0/PCOUT[17]}, {n_reg[3]0_n_137 n_reg[3]0/PCOUT[16]}, {n_reg[3]0_n_138 n_reg[3]0/PCOUT[15]}, {n_reg[3]0_n_139 n_reg[3]0/PCOUT[14]}, {n_reg[3]0_n_140 n_reg[3]0/PCOUT[13]}, {n_reg[3]0_n_141 n_reg[3]0/PCOUT[12]}, {n_reg[3]0_n_142 n_reg[3]0/PCOUT[11]}, {n_reg[3]0_n_143 n_reg[3]0/PCOUT[10]}, {n_reg[3]0_n_144 n_reg[3]0/PCOUT[9]}, {n_reg[3]0_n_145 n_reg[3]0/PCOUT[8]}, {n_reg[3]0_n_146 n_reg[3]0/PCOUT[7]}, {n_reg[3]0_n_147 n_reg[3]0/PCOUT[6]}, {n_reg[3]0_n_148 n_reg[3]0/PCOUT[5]}, {n_reg[3]0_n_149 n_reg[3]0/PCOUT[4]}, {n_reg[3]0_n_150 n_reg[3]0/PCOUT[3]}, {n_reg[3]0_n_151 n_reg[3]0/PCOUT[2]}, {n_reg[3]0_n_152 n_reg[3]0/PCOUT[1]}, {n_reg[3]0_n_153 n_reg[3]0/PCOUT[0]}, { n_reg[3]0/P[47]}, { n_reg[3]0/P[46]}, { n_reg[3]0/P[45]}, { n_reg[3]0/P[44]}, { n_reg[3]0/P[43]}, { n_reg[3]0/P[42]}, { n_reg[3]0/P[41]}, { n_reg[3]0/P[40]}, { n_reg[3]0/P[39]}, { n_reg[3]0/P[38]}, { n_reg[3]0/P[37]}, { n_reg[3]0/P[36]}, { n_reg[3]0/P[35]}, { n_reg[3]0/P[34]}, { n_reg[3]0/P[33]}, { n_reg[3]0/P[32]}, { n_reg[3]0/P[31]}, { n_reg[3]0/P[30]}, { n_reg[3]0/P[29]}, { n_reg[3]0/P[28]}, { n_reg[3]0/P[27]}, { n_reg[3]0/P[26]}, { n_reg[3]0/P[25]}, { n_reg[3]0/P[24]}, { n_reg[3]0/P[23]}, { n_reg[3]0/P[22]}, { n_reg[3]0/P[21]}, { n_reg[3]0/P[20]}, { n_reg[3]0/P[19]}, { n_reg[3]0/P[18]}, { n_reg[3]0/P[17]}, {n_reg[3]0_n_89 n_reg[3]0/P[16]}, {n_reg[3]0_n_90 n_reg[3]0/P[15]}, {n_reg[3]0_n_91 n_reg[3]0/P[14]}, {n_reg[3]0_n_92 n_reg[3]0/P[13]}, {n_reg[3]0_n_93 n_reg[3]0/P[12]}, {n_reg[3]0_n_94 n_reg[3]0/P[11]}, {n_reg[3]0_n_95 n_reg[3]0/P[10]}, {n_reg[3]0_n_96 n_reg[3]0/P[9]}, {n_reg[3]0_n_97 n_reg[3]0/P[8]}, {n_reg[3]0_n_98 n_reg[3]0/P[7]}, {n_reg[3]0_n_99 n_reg[3]0/P[6]}, {n_reg[3]0_n_100 n_reg[3]0/P[5]}, {n_reg[3]0_n_101 n_reg[3]0/P[4]}, {n_reg[3]0_n_102 n_reg[3]0/P[3]}, {n_reg[3]0_n_103 n_reg[3]0/P[2]}, {n_reg[3]0_n_104 n_reg[3]0/P[1]}, {n_reg[3]0_n_105 n_reg[3]0/P[0]}, { n_reg[3]0/UNDERFLOW}, {<const0> n_reg[3]0/ACIN[29]}, {<const0> n_reg[3]0/ACIN[28]}, {<const0> n_reg[3]0/ACIN[27]}, {<const0> n_reg[3]0/ACIN[26]}, {<const0> n_reg[3]0/ACIN[25]}, {<const0> n_reg[3]0/ACIN[24]}, {<const0> n_reg[3]0/ACIN[23]}, {<const0> n_reg[3]0/ACIN[22]}, {<const0> n_reg[3]0/ACIN[21]}, {<const0> n_reg[3]0/ACIN[20]}, {<const0> n_reg[3]0/ACIN[19]}, {<const0> n_reg[3]0/ACIN[18]}, {<const0> n_reg[3]0/ACIN[17]}, {<const0> n_reg[3]0/ACIN[16]}, {<const0> n_reg[3]0/ACIN[15]}, {<const0> n_reg[3]0/ACIN[14]}, {<const0> n_reg[3]0/ACIN[13]}, {<const0> n_reg[3]0/ACIN[12]}, {<const0> n_reg[3]0/ACIN[11]}, {<const0> n_reg[3]0/ACIN[10]}, {<const0> n_reg[3]0/ACIN[9]}, {<const0> n_reg[3]0/ACIN[8]}, {<const0> n_reg[3]0/ACIN[7]}, {<const0> n_reg[3]0/ACIN[6]}, {<const0> n_reg[3]0/ACIN[5]}, {<const0> n_reg[3]0/ACIN[4]}, {<const0> n_reg[3]0/ACIN[3]}, {<const0> n_reg[3]0/ACIN[2]}, {<const0> n_reg[3]0/ACIN[1]}, {<const0> n_reg[3]0/ACIN[0]}, {<const0> n_reg[3]0/ALUMODE[3]}, {<const0> n_reg[3]0/ALUMODE[2]}, {<const0> n_reg[3]0/ALUMODE[1]}, {<const0> n_reg[3]0/ALUMODE[0]}, {<const0> n_reg[3]0/A[29]}, {<const0> n_reg[3]0/A[28]}, {<const0> n_reg[3]0/A[27]}, {<const0> n_reg[3]0/A[26]}, {<const0> n_reg[3]0/A[25]}, {<const0> n_reg[3]0/A[24]}, {<const0> n_reg[3]0/A[23]}, {<const0> n_reg[3]0/A[22]}, {<const0> n_reg[3]0/A[21]}, {<const0> n_reg[3]0/A[20]}, {<const0> n_reg[3]0/A[19]}, {<const0> n_reg[3]0/A[18]}, {<const0> n_reg[3]0/A[17]}, {r_reg[2]0[16] n_reg[3]0/A[16]}, {r_reg[2]0[15] n_reg[3]0/A[15]}, {r_reg[2]0[14] n_reg[3]0/A[14]}, {r_reg[2]0[13] n_reg[3]0/A[13]}, {r_reg[2]0[12] n_reg[3]0/A[12]}, {r_reg[2]0[11] n_reg[3]0/A[11]}, {r_reg[2]0[10] n_reg[3]0/A[10]}, {r_reg[2]0[9] n_reg[3]0/A[9]}, {r_reg[2]0[8] n_reg[3]0/A[8]}, {r_reg[2]0[7] n_reg[3]0/A[7]}, {r_reg[2]0[6] n_reg[3]0/A[6]}, {r_reg[2]0[5] n_reg[3]0/A[5]}, {r_reg[2]0[4] n_reg[3]0/A[4]}, {r_reg[2]0[3] n_reg[3]0/A[3]}, {r_reg[2]0[2] n_reg[3]0/A[2]}, {r_reg[2]0[1] n_reg[3]0/A[1]}, {n_reg[3]0_i_9__1_n_7 n_reg[3]0/A[0]}, {<const0> n_reg[3]0/BCIN[17]}, {<const0> n_reg[3]0/BCIN[16]}, {<const0> n_reg[3]0/BCIN[15]}, {<const0> n_reg[3]0/BCIN[14]}, {<const0> n_reg[3]0/BCIN[13]}, {<const0> n_reg[3]0/BCIN[12]}, {<const0> n_reg[3]0/BCIN[11]}, {<const0> n_reg[3]0/BCIN[10]}, {<const0> n_reg[3]0/BCIN[9]}, {<const0> n_reg[3]0/BCIN[8]}, {<const0> n_reg[3]0/BCIN[7]}, {<const0> n_reg[3]0/BCIN[6]}, {<const0> n_reg[3]0/BCIN[5]}, {<const0> n_reg[3]0/BCIN[4]}, {<const0> n_reg[3]0/BCIN[3]}, {<const0> n_reg[3]0/BCIN[2]}, {<const0> n_reg[3]0/BCIN[1]}, {<const0> n_reg[3]0/BCIN[0]}, {<const0> n_reg[3]0/B[17]}, {<const0> n_reg[3]0/B[16]}, {<const0> n_reg[3]0/B[15]}, {n_next[2][31] n_reg[3]0/B[14]}, {n_next[2][30] n_reg[3]0/B[13]}, {n_next[2][29] n_reg[3]0/B[12]}, {n_next[2][28] n_reg[3]0/B[11]}, {n_next[2][27] n_reg[3]0/B[10]}, {n_next[2][26] n_reg[3]0/B[9]}, {n_next[2][25] n_reg[3]0/B[8]}, {n_next[2][24] n_reg[3]0/B[7]}, {n_next[2][23] n_reg[3]0/B[6]}, {n_next[2][22] n_reg[3]0/B[5]}, {n_next[2][21] n_reg[3]0/B[4]}, {n_next[2][20] n_reg[3]0/B[3]}, {n_next[2][19] n_reg[3]0/B[2]}, {n_next[2][18] n_reg[3]0/B[1]}, {n_next[2][17] n_reg[3]0/B[0]}, {<const0> n_reg[3]0/CARRYCASCIN}, {<const0> n_reg[3]0/CARRYIN}, {<const0> n_reg[3]0/CARRYINSEL[2]}, {<const0> n_reg[3]0/CARRYINSEL[1]}, {<const0> n_reg[3]0/CARRYINSEL[0]}, {<const0> n_reg[3]0/CEA1}, {<const1> n_reg[3]0/CEA2}, {<const0> n_reg[3]0/CEAD}, {<const0> n_reg[3]0/CEALUMODE}, {<const0> n_reg[3]0/CEB1}, {<const1> n_reg[3]0/CEB2}, {<const0> n_reg[3]0/CEC}, {<const0> n_reg[3]0/CECARRYIN}, {<const0> n_reg[3]0/CECTRL}, {<const0> n_reg[3]0/CED}, {<const0> n_reg[3]0/CEINMODE}, {<const0> n_reg[3]0/CEM}, {<const0> n_reg[3]0/CEP}, {clk n_reg[3]0/CLK}, {VCC_2 n_reg[3]0/C[47]}, {VCC_2 n_reg[3]0/C[46]}, {VCC_2 n_reg[3]0/C[45]}, {VCC_2 n_reg[3]0/C[44]}, {VCC_2 n_reg[3]0/C[43]}, {VCC_2 n_reg[3]0/C[42]}, {VCC_2 n_reg[3]0/C[41]}, {VCC_2 n_reg[3]0/C[40]}, {VCC_2 n_reg[3]0/C[39]}, {VCC_2 n_reg[3]0/C[38]}, {VCC_2 n_reg[3]0/C[37]}, {VCC_2 n_reg[3]0/C[36]}, {VCC_2 n_reg[3]0/C[35]}, {VCC_2 n_reg[3]0/C[34]}, {VCC_2 n_reg[3]0/C[33]}, {VCC_2 n_reg[3]0/C[32]}, {VCC_2 n_reg[3]0/C[31]}, {VCC_2 n_reg[3]0/C[30]}, {VCC_2 n_reg[3]0/C[29]}, {VCC_2 n_reg[3]0/C[28]}, {VCC_2 n_reg[3]0/C[27]}, {VCC_2 n_reg[3]0/C[26]}, {VCC_2 n_reg[3]0/C[25]}, {VCC_2 n_reg[3]0/C[24]}, {VCC_2 n_reg[3]0/C[23]}, {VCC_2 n_reg[3]0/C[22]}, {VCC_2 n_reg[3]0/C[21]}, {VCC_2 n_reg[3]0/C[20]}, {VCC_2 n_reg[3]0/C[19]}, {VCC_2 n_reg[3]0/C[18]}, {VCC_2 n_reg[3]0/C[17]}, {VCC_2 n_reg[3]0/C[16]}, {VCC_2 n_reg[3]0/C[15]}, {VCC_2 n_reg[3]0/C[14]}, {VCC_2 n_reg[3]0/C[13]}, {VCC_2 n_reg[3]0/C[12]}, {VCC_2 n_reg[3]0/C[11]}, {VCC_2 n_reg[3]0/C[10]}, {VCC_2 n_reg[3]0/C[9]}, {VCC_2 n_reg[3]0/C[8]}, {VCC_2 n_reg[3]0/C[7]}, {VCC_2 n_reg[3]0/C[6]}, {VCC_2 n_reg[3]0/C[5]}, {VCC_2 n_reg[3]0/C[4]}, {VCC_2 n_reg[3]0/C[3]}, {VCC_2 n_reg[3]0/C[2]}, {VCC_2 n_reg[3]0/C[1]}, {VCC_2 n_reg[3]0/C[0]}, {GND_2 n_reg[3]0/D[24]}, {GND_2 n_reg[3]0/D[23]}, {GND_2 n_reg[3]0/D[22]}, {GND_2 n_reg[3]0/D[21]}, {GND_2 n_reg[3]0/D[20]}, {GND_2 n_reg[3]0/D[19]}, {GND_2 n_reg[3]0/D[18]}, {GND_2 n_reg[3]0/D[17]}, {GND_2 n_reg[3]0/D[16]}, {GND_2 n_reg[3]0/D[15]}, {GND_2 n_reg[3]0/D[14]}, {GND_2 n_reg[3]0/D[13]}, {GND_2 n_reg[3]0/D[12]}, {GND_2 n_reg[3]0/D[11]}, {GND_2 n_reg[3]0/D[10]}, {GND_2 n_reg[3]0/D[9]}, {GND_2 n_reg[3]0/D[8]}, {GND_2 n_reg[3]0/D[7]}, {GND_2 n_reg[3]0/D[6]}, {GND_2 n_reg[3]0/D[5]}, {GND_2 n_reg[3]0/D[4]}, {GND_2 n_reg[3]0/D[3]}, {GND_2 n_reg[3]0/D[2]}, {GND_2 n_reg[3]0/D[1]}, {GND_2 n_reg[3]0/D[0]}, {<const0> n_reg[3]0/INMODE[4]}, {<const0> n_reg[3]0/INMODE[3]}, {<const0> n_reg[3]0/INMODE[2]}, {<const0> n_reg[3]0/INMODE[1]}, {<const0> n_reg[3]0/INMODE[0]}, {<const0> n_reg[3]0/MULTSIGNIN}, {<const0> n_reg[3]0/OPMODE[6]}, {<const0> n_reg[3]0/OPMODE[5]}, {<const0> n_reg[3]0/OPMODE[4]}, {<const0> n_reg[3]0/OPMODE[3]}, {<const1> n_reg[3]0/OPMODE[2]}, {<const0> n_reg[3]0/OPMODE[1]}, {<const1> n_reg[3]0/OPMODE[0]}, {<const0> n_reg[3]0/PCIN[47]}, {<const0> n_reg[3]0/PCIN[46]}, {<const0> n_reg[3]0/PCIN[45]}, {<const0> n_reg[3]0/PCIN[44]}, {<const0> n_reg[3]0/PCIN[43]}, {<const0> n_reg[3]0/PCIN[42]}, {<const0> n_reg[3]0/PCIN[41]}, {<const0> n_reg[3]0/PCIN[40]}, {<const0> n_reg[3]0/PCIN[39]}, {<const0> n_reg[3]0/PCIN[38]}, {<const0> n_reg[3]0/PCIN[37]}, {<const0> n_reg[3]0/PCIN[36]}, {<const0> n_reg[3]0/PCIN[35]}, {<const0> n_reg[3]0/PCIN[34]}, {<const0> n_reg[3]0/PCIN[33]}, {<const0> n_reg[3]0/PCIN[32]}, {<const0> n_reg[3]0/PCIN[31]}, {<const0> n_reg[3]0/PCIN[30]}, {<const0> n_reg[3]0/PCIN[29]}, {<const0> n_reg[3]0/PCIN[28]}, {<const0> n_reg[3]0/PCIN[27]}, {<const0> n_reg[3]0/PCIN[26]}, {<const0> n_reg[3]0/PCIN[25]}, {<const0> n_reg[3]0/PCIN[24]}, {<const0> n_reg[3]0/PCIN[23]}, {<const0> n_reg[3]0/PCIN[22]}, {<const0> n_reg[3]0/PCIN[21]}, {<const0> n_reg[3]0/PCIN[20]}, {<const0> n_reg[3]0/PCIN[19]}, {<const0> n_reg[3]0/PCIN[18]}, {<const0> n_reg[3]0/PCIN[17]}, {<const0> n_reg[3]0/PCIN[16]}, {<const0> n_reg[3]0/PCIN[15]}, {<const0> n_reg[3]0/PCIN[14]}, {<const0> n_reg[3]0/PCIN[13]}, {<const0> n_reg[3]0/PCIN[12]}, {<const0> n_reg[3]0/PCIN[11]}, {<const0> n_reg[3]0/PCIN[10]}, {<const0> n_reg[3]0/PCIN[9]}, {<const0> n_reg[3]0/PCIN[8]}, {<const0> n_reg[3]0/PCIN[7]}, {<const0> n_reg[3]0/PCIN[6]}, {<const0> n_reg[3]0/PCIN[5]}, {<const0> n_reg[3]0/PCIN[4]}, {<const0> n_reg[3]0/PCIN[3]}, {<const0> n_reg[3]0/PCIN[2]}, {<const0> n_reg[3]0/PCIN[1]}, {<const0> n_reg[3]0/PCIN[0]}, {RSTA n_reg[3]0/RSTA}, {<const0> n_reg[3]0/RSTALLCARRYIN}, {<const0> n_reg[3]0/RSTALUMODE}, {RSTA n_reg[3]0/RSTB}, {<const0> n_reg[3]0/RSTC}, {<const0> n_reg[3]0/RSTCTRL}, {<const0> n_reg[3]0/RSTD}, {<const0> n_reg[3]0/RSTINMODE}, {<const0> n_reg[3]0/RSTM}, {<const0> n_reg[3]0/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X1Y74, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 16x18 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

n_reg[3]0__0 - 
nets: { n_reg[3]0__0/ACOUT[29]}, { n_reg[3]0__0/ACOUT[28]}, { n_reg[3]0__0/ACOUT[27]}, { n_reg[3]0__0/ACOUT[26]}, { n_reg[3]0__0/ACOUT[25]}, { n_reg[3]0__0/ACOUT[24]}, { n_reg[3]0__0/ACOUT[23]}, { n_reg[3]0__0/ACOUT[22]}, { n_reg[3]0__0/ACOUT[21]}, { n_reg[3]0__0/ACOUT[20]}, { n_reg[3]0__0/ACOUT[19]}, { n_reg[3]0__0/ACOUT[18]}, { n_reg[3]0__0/ACOUT[17]}, { n_reg[3]0__0/ACOUT[16]}, { n_reg[3]0__0/ACOUT[15]}, { n_reg[3]0__0/ACOUT[14]}, { n_reg[3]0__0/ACOUT[13]}, { n_reg[3]0__0/ACOUT[12]}, { n_reg[3]0__0/ACOUT[11]}, { n_reg[3]0__0/ACOUT[10]}, { n_reg[3]0__0/ACOUT[9]}, { n_reg[3]0__0/ACOUT[8]}, { n_reg[3]0__0/ACOUT[7]}, { n_reg[3]0__0/ACOUT[6]}, { n_reg[3]0__0/ACOUT[5]}, { n_reg[3]0__0/ACOUT[4]}, { n_reg[3]0__0/ACOUT[3]}, { n_reg[3]0__0/ACOUT[2]}, { n_reg[3]0__0/ACOUT[1]}, { n_reg[3]0__0/ACOUT[0]}, { n_reg[3]0__0/BCOUT[17]}, { n_reg[3]0__0/BCOUT[16]}, { n_reg[3]0__0/BCOUT[15]}, { n_reg[3]0__0/BCOUT[14]}, { n_reg[3]0__0/BCOUT[13]}, { n_reg[3]0__0/BCOUT[12]}, { n_reg[3]0__0/BCOUT[11]}, { n_reg[3]0__0/BCOUT[10]}, { n_reg[3]0__0/BCOUT[9]}, { n_reg[3]0__0/BCOUT[8]}, { n_reg[3]0__0/BCOUT[7]}, { n_reg[3]0__0/BCOUT[6]}, { n_reg[3]0__0/BCOUT[5]}, { n_reg[3]0__0/BCOUT[4]}, { n_reg[3]0__0/BCOUT[3]}, { n_reg[3]0__0/BCOUT[2]}, { n_reg[3]0__0/BCOUT[1]}, { n_reg[3]0__0/BCOUT[0]}, { n_reg[3]0__0/CARRYCASCOUT}, { n_reg[3]0__0/CARRYOUT[3]}, { n_reg[3]0__0/CARRYOUT[2]}, { n_reg[3]0__0/CARRYOUT[1]}, { n_reg[3]0__0/CARRYOUT[0]}, { n_reg[3]0__0/MULTSIGNOUT}, { n_reg[3]0__0/OVERFLOW}, { n_reg[3]0__0/PATTERNBDETECT}, { n_reg[3]0__0/PATTERNDETECT}, { n_reg[3]0__0/PCOUT[47]}, { n_reg[3]0__0/PCOUT[46]}, { n_reg[3]0__0/PCOUT[45]}, { n_reg[3]0__0/PCOUT[44]}, { n_reg[3]0__0/PCOUT[43]}, { n_reg[3]0__0/PCOUT[42]}, { n_reg[3]0__0/PCOUT[41]}, { n_reg[3]0__0/PCOUT[40]}, { n_reg[3]0__0/PCOUT[39]}, { n_reg[3]0__0/PCOUT[38]}, { n_reg[3]0__0/PCOUT[37]}, { n_reg[3]0__0/PCOUT[36]}, { n_reg[3]0__0/PCOUT[35]}, { n_reg[3]0__0/PCOUT[34]}, { n_reg[3]0__0/PCOUT[33]}, { n_reg[3]0__0/PCOUT[32]}, { n_reg[3]0__0/PCOUT[31]}, { n_reg[3]0__0/PCOUT[30]}, { n_reg[3]0__0/PCOUT[29]}, { n_reg[3]0__0/PCOUT[28]}, { n_reg[3]0__0/PCOUT[27]}, { n_reg[3]0__0/PCOUT[26]}, { n_reg[3]0__0/PCOUT[25]}, { n_reg[3]0__0/PCOUT[24]}, { n_reg[3]0__0/PCOUT[23]}, { n_reg[3]0__0/PCOUT[22]}, { n_reg[3]0__0/PCOUT[21]}, { n_reg[3]0__0/PCOUT[20]}, { n_reg[3]0__0/PCOUT[19]}, { n_reg[3]0__0/PCOUT[18]}, { n_reg[3]0__0/PCOUT[17]}, { n_reg[3]0__0/PCOUT[16]}, { n_reg[3]0__0/PCOUT[15]}, { n_reg[3]0__0/PCOUT[14]}, { n_reg[3]0__0/PCOUT[13]}, { n_reg[3]0__0/PCOUT[12]}, { n_reg[3]0__0/PCOUT[11]}, { n_reg[3]0__0/PCOUT[10]}, { n_reg[3]0__0/PCOUT[9]}, { n_reg[3]0__0/PCOUT[8]}, { n_reg[3]0__0/PCOUT[7]}, { n_reg[3]0__0/PCOUT[6]}, { n_reg[3]0__0/PCOUT[5]}, { n_reg[3]0__0/PCOUT[4]}, { n_reg[3]0__0/PCOUT[3]}, { n_reg[3]0__0/PCOUT[2]}, { n_reg[3]0__0/PCOUT[1]}, { n_reg[3]0__0/PCOUT[0]}, { n_reg[3]0__0/P[47]}, { n_reg[3]0__0/P[46]}, { n_reg[3]0__0/P[45]}, { n_reg[3]0__0/P[44]}, { n_reg[3]0__0/P[43]}, { n_reg[3]0__0/P[42]}, { n_reg[3]0__0/P[41]}, { n_reg[3]0__0/P[40]}, { n_reg[3]0__0/P[39]}, { n_reg[3]0__0/P[38]}, { n_reg[3]0__0/P[37]}, { n_reg[3]0__0/P[36]}, { n_reg[3]0__0/P[35]}, { n_reg[3]0__0/P[34]}, { n_reg[3]0__0/P[33]}, { n_reg[3]0__0/P[32]}, { n_reg[3]0__0/P[31]}, { n_reg[3]0__0/P[30]}, { n_reg[3]0__0/P[29]}, {n_reg[3]0__0_n_77 n_reg[3]0__0/P[28]}, {n_reg[3]0__0_n_78 n_reg[3]0__0/P[27]}, {n_reg[3]0__0_n_79 n_reg[3]0__0/P[26]}, {n_reg[3]0__0_n_80 n_reg[3]0__0/P[25]}, {n_reg[3]0__0_n_81 n_reg[3]0__0/P[24]}, {n_reg[3]0__0_n_82 n_reg[3]0__0/P[23]}, {n_reg[3]0__0_n_83 n_reg[3]0__0/P[22]}, {n_reg[3]0__0_n_84 n_reg[3]0__0/P[21]}, {n_reg[3]0__0_n_85 n_reg[3]0__0/P[20]}, {n_reg[3]0__0_n_86 n_reg[3]0__0/P[19]}, {n_reg[3]0__0_n_87 n_reg[3]0__0/P[18]}, {n_reg[3]0__0_n_88 n_reg[3]0__0/P[17]}, {n_reg[3]0__0_n_89 n_reg[3]0__0/P[16]}, {n_reg[3]0__0_n_90 n_reg[3]0__0/P[15]}, {n_reg[3]0__0_n_91 n_reg[3]0__0/P[14]}, {n_reg[3]0__0_n_92 n_reg[3]0__0/P[13]}, {n_reg[3]0__0_n_93 n_reg[3]0__0/P[12]}, {n_reg[3]0__0_n_94 n_reg[3]0__0/P[11]}, {n_reg[3]0__0_n_95 n_reg[3]0__0/P[10]}, {n_reg[3]0__0_n_96 n_reg[3]0__0/P[9]}, {n_reg[3]0__0_n_97 n_reg[3]0__0/P[8]}, {n_reg[3]0__0_n_98 n_reg[3]0__0/P[7]}, {n_reg[3]0__0_n_99 n_reg[3]0__0/P[6]}, {n_reg[3]0__0_n_100 n_reg[3]0__0/P[5]}, {n_reg[3]0__0_n_101 n_reg[3]0__0/P[4]}, {n_reg[3]0__0_n_102 n_reg[3]0__0/P[3]}, {n_reg[3]0__0_n_103 n_reg[3]0__0/P[2]}, {n_reg[3]0__0_n_104 n_reg[3]0__0/P[1]}, {n_reg[3]0__0_n_105 n_reg[3]0__0/P[0]}, { n_reg[3]0__0/UNDERFLOW}, {<const0> n_reg[3]0__0/ACIN[29]}, {<const0> n_reg[3]0__0/ACIN[28]}, {<const0> n_reg[3]0__0/ACIN[27]}, {<const0> n_reg[3]0__0/ACIN[26]}, {<const0> n_reg[3]0__0/ACIN[25]}, {<const0> n_reg[3]0__0/ACIN[24]}, {<const0> n_reg[3]0__0/ACIN[23]}, {<const0> n_reg[3]0__0/ACIN[22]}, {<const0> n_reg[3]0__0/ACIN[21]}, {<const0> n_reg[3]0__0/ACIN[20]}, {<const0> n_reg[3]0__0/ACIN[19]}, {<const0> n_reg[3]0__0/ACIN[18]}, {<const0> n_reg[3]0__0/ACIN[17]}, {<const0> n_reg[3]0__0/ACIN[16]}, {<const0> n_reg[3]0__0/ACIN[15]}, {<const0> n_reg[3]0__0/ACIN[14]}, {<const0> n_reg[3]0__0/ACIN[13]}, {<const0> n_reg[3]0__0/ACIN[12]}, {<const0> n_reg[3]0__0/ACIN[11]}, {<const0> n_reg[3]0__0/ACIN[10]}, {<const0> n_reg[3]0__0/ACIN[9]}, {<const0> n_reg[3]0__0/ACIN[8]}, {<const0> n_reg[3]0__0/ACIN[7]}, {<const0> n_reg[3]0__0/ACIN[6]}, {<const0> n_reg[3]0__0/ACIN[5]}, {<const0> n_reg[3]0__0/ACIN[4]}, {<const0> n_reg[3]0__0/ACIN[3]}, {<const0> n_reg[3]0__0/ACIN[2]}, {<const0> n_reg[3]0__0/ACIN[1]}, {<const0> n_reg[3]0__0/ACIN[0]}, {<const0> n_reg[3]0__0/ALUMODE[3]}, {<const0> n_reg[3]0__0/ALUMODE[2]}, {<const0> n_reg[3]0__0/ALUMODE[1]}, {<const0> n_reg[3]0__0/ALUMODE[0]}, {<const0> n_reg[3]0__0/A[29]}, {<const0> n_reg[3]0__0/A[28]}, {<const0> n_reg[3]0__0/A[27]}, {<const0> n_reg[3]0__0/A[26]}, {<const0> n_reg[3]0__0/A[25]}, {<const0> n_reg[3]0__0/A[24]}, {<const0> n_reg[3]0__0/A[23]}, {<const0> n_reg[3]0__0/A[22]}, {<const0> n_reg[3]0__0/A[21]}, {<const0> n_reg[3]0__0/A[20]}, {<const0> n_reg[3]0__0/A[19]}, {<const0> n_reg[3]0__0/A[18]}, {<const0> n_reg[3]0__0/A[17]}, {<const0> n_reg[3]0__0/A[16]}, {<const0> n_reg[3]0__0/A[15]}, {n_next[2][31] n_reg[3]0__0/A[14]}, {n_next[2][30] n_reg[3]0__0/A[13]}, {n_next[2][29] n_reg[3]0__0/A[12]}, {n_next[2][28] n_reg[3]0__0/A[11]}, {n_next[2][27] n_reg[3]0__0/A[10]}, {n_next[2][26] n_reg[3]0__0/A[9]}, {n_next[2][25] n_reg[3]0__0/A[8]}, {n_next[2][24] n_reg[3]0__0/A[7]}, {n_next[2][23] n_reg[3]0__0/A[6]}, {n_next[2][22] n_reg[3]0__0/A[5]}, {n_next[2][21] n_reg[3]0__0/A[4]}, {n_next[2][20] n_reg[3]0__0/A[3]}, {n_next[2][19] n_reg[3]0__0/A[2]}, {n_next[2][18] n_reg[3]0__0/A[1]}, {n_next[2][17] n_reg[3]0__0/A[0]}, {<const0> n_reg[3]0__0/BCIN[17]}, {<const0> n_reg[3]0__0/BCIN[16]}, {<const0> n_reg[3]0__0/BCIN[15]}, {<const0> n_reg[3]0__0/BCIN[14]}, {<const0> n_reg[3]0__0/BCIN[13]}, {<const0> n_reg[3]0__0/BCIN[12]}, {<const0> n_reg[3]0__0/BCIN[11]}, {<const0> n_reg[3]0__0/BCIN[10]}, {<const0> n_reg[3]0__0/BCIN[9]}, {<const0> n_reg[3]0__0/BCIN[8]}, {<const0> n_reg[3]0__0/BCIN[7]}, {<const0> n_reg[3]0__0/BCIN[6]}, {<const0> n_reg[3]0__0/BCIN[5]}, {<const0> n_reg[3]0__0/BCIN[4]}, {<const0> n_reg[3]0__0/BCIN[3]}, {<const0> n_reg[3]0__0/BCIN[2]}, {<const0> n_reg[3]0__0/BCIN[1]}, {<const0> n_reg[3]0__0/BCIN[0]}, {<const0> n_reg[3]0__0/B[17]}, {<const0> n_reg[3]0__0/B[16]}, {<const0> n_reg[3]0__0/B[15]}, {r_reg[2]0[31] n_reg[3]0__0/B[14]}, {r_reg[2]0[30] n_reg[3]0__0/B[13]}, {r_reg[2]0[29] n_reg[3]0__0/B[12]}, {r_reg[2]0[28] n_reg[3]0__0/B[11]}, {r_reg[2]0[27] n_reg[3]0__0/B[10]}, {r_reg[2]0[26] n_reg[3]0__0/B[9]}, {r_reg[2]0[25] n_reg[3]0__0/B[8]}, {r_reg[2]0[24] n_reg[3]0__0/B[7]}, {r_reg[2]0[23] n_reg[3]0__0/B[6]}, {r_reg[2]0[22] n_reg[3]0__0/B[5]}, {r_reg[2]0[21] n_reg[3]0__0/B[4]}, {r_reg[2]0[20] n_reg[3]0__0/B[3]}, {r_reg[2]0[19] n_reg[3]0__0/B[2]}, {r_reg[2]0[18] n_reg[3]0__0/B[1]}, {r_reg[2]0[17] n_reg[3]0__0/B[0]}, {<const0> n_reg[3]0__0/CARRYCASCIN}, {<const0> n_reg[3]0__0/CARRYIN}, {<const0> n_reg[3]0__0/CARRYINSEL[2]}, {<const0> n_reg[3]0__0/CARRYINSEL[1]}, {<const0> n_reg[3]0__0/CARRYINSEL[0]}, {<const0> n_reg[3]0__0/CEA1}, {<const1> n_reg[3]0__0/CEA2}, {<const0> n_reg[3]0__0/CEAD}, {<const0> n_reg[3]0__0/CEALUMODE}, {<const0> n_reg[3]0__0/CEB1}, {<const1> n_reg[3]0__0/CEB2}, {<const0> n_reg[3]0__0/CEC}, {<const0> n_reg[3]0__0/CECARRYIN}, {<const0> n_reg[3]0__0/CECTRL}, {<const0> n_reg[3]0__0/CED}, {<const0> n_reg[3]0__0/CEINMODE}, {<const0> n_reg[3]0__0/CEM}, {<const0> n_reg[3]0__0/CEP}, {clk n_reg[3]0__0/CLK}, {VCC_2 n_reg[3]0__0/C[47]}, {VCC_2 n_reg[3]0__0/C[46]}, {VCC_2 n_reg[3]0__0/C[45]}, {VCC_2 n_reg[3]0__0/C[44]}, {VCC_2 n_reg[3]0__0/C[43]}, {VCC_2 n_reg[3]0__0/C[42]}, {VCC_2 n_reg[3]0__0/C[41]}, {VCC_2 n_reg[3]0__0/C[40]}, {VCC_2 n_reg[3]0__0/C[39]}, {VCC_2 n_reg[3]0__0/C[38]}, {VCC_2 n_reg[3]0__0/C[37]}, {VCC_2 n_reg[3]0__0/C[36]}, {VCC_2 n_reg[3]0__0/C[35]}, {VCC_2 n_reg[3]0__0/C[34]}, {VCC_2 n_reg[3]0__0/C[33]}, {VCC_2 n_reg[3]0__0/C[32]}, {VCC_2 n_reg[3]0__0/C[31]}, {VCC_2 n_reg[3]0__0/C[30]}, {VCC_2 n_reg[3]0__0/C[29]}, {VCC_2 n_reg[3]0__0/C[28]}, {VCC_2 n_reg[3]0__0/C[27]}, {VCC_2 n_reg[3]0__0/C[26]}, {VCC_2 n_reg[3]0__0/C[25]}, {VCC_2 n_reg[3]0__0/C[24]}, {VCC_2 n_reg[3]0__0/C[23]}, {VCC_2 n_reg[3]0__0/C[22]}, {VCC_2 n_reg[3]0__0/C[21]}, {VCC_2 n_reg[3]0__0/C[20]}, {VCC_2 n_reg[3]0__0/C[19]}, {VCC_2 n_reg[3]0__0/C[18]}, {VCC_2 n_reg[3]0__0/C[17]}, {VCC_2 n_reg[3]0__0/C[16]}, {VCC_2 n_reg[3]0__0/C[15]}, {VCC_2 n_reg[3]0__0/C[14]}, {VCC_2 n_reg[3]0__0/C[13]}, {VCC_2 n_reg[3]0__0/C[12]}, {VCC_2 n_reg[3]0__0/C[11]}, {VCC_2 n_reg[3]0__0/C[10]}, {VCC_2 n_reg[3]0__0/C[9]}, {VCC_2 n_reg[3]0__0/C[8]}, {VCC_2 n_reg[3]0__0/C[7]}, {VCC_2 n_reg[3]0__0/C[6]}, {VCC_2 n_reg[3]0__0/C[5]}, {VCC_2 n_reg[3]0__0/C[4]}, {VCC_2 n_reg[3]0__0/C[3]}, {VCC_2 n_reg[3]0__0/C[2]}, {VCC_2 n_reg[3]0__0/C[1]}, {VCC_2 n_reg[3]0__0/C[0]}, {GND_2 n_reg[3]0__0/D[24]}, {GND_2 n_reg[3]0__0/D[23]}, {GND_2 n_reg[3]0__0/D[22]}, {GND_2 n_reg[3]0__0/D[21]}, {GND_2 n_reg[3]0__0/D[20]}, {GND_2 n_reg[3]0__0/D[19]}, {GND_2 n_reg[3]0__0/D[18]}, {GND_2 n_reg[3]0__0/D[17]}, {GND_2 n_reg[3]0__0/D[16]}, {GND_2 n_reg[3]0__0/D[15]}, {GND_2 n_reg[3]0__0/D[14]}, {GND_2 n_reg[3]0__0/D[13]}, {GND_2 n_reg[3]0__0/D[12]}, {GND_2 n_reg[3]0__0/D[11]}, {GND_2 n_reg[3]0__0/D[10]}, {GND_2 n_reg[3]0__0/D[9]}, {GND_2 n_reg[3]0__0/D[8]}, {GND_2 n_reg[3]0__0/D[7]}, {GND_2 n_reg[3]0__0/D[6]}, {GND_2 n_reg[3]0__0/D[5]}, {GND_2 n_reg[3]0__0/D[4]}, {GND_2 n_reg[3]0__0/D[3]}, {GND_2 n_reg[3]0__0/D[2]}, {GND_2 n_reg[3]0__0/D[1]}, {GND_2 n_reg[3]0__0/D[0]}, {<const0> n_reg[3]0__0/INMODE[4]}, {<const0> n_reg[3]0__0/INMODE[3]}, {<const0> n_reg[3]0__0/INMODE[2]}, {<const0> n_reg[3]0__0/INMODE[1]}, {<const0> n_reg[3]0__0/INMODE[0]}, {<const0> n_reg[3]0__0/MULTSIGNIN}, {<const1> n_reg[3]0__0/OPMODE[6]}, {<const0> n_reg[3]0__0/OPMODE[5]}, {<const1> n_reg[3]0__0/OPMODE[4]}, {<const0> n_reg[3]0__0/OPMODE[3]}, {<const1> n_reg[3]0__0/OPMODE[2]}, {<const0> n_reg[3]0__0/OPMODE[1]}, {<const1> n_reg[3]0__0/OPMODE[0]}, {n_reg[3]0_n_106 n_reg[3]0__0/PCIN[47]}, {n_reg[3]0_n_107 n_reg[3]0__0/PCIN[46]}, {n_reg[3]0_n_108 n_reg[3]0__0/PCIN[45]}, {n_reg[3]0_n_109 n_reg[3]0__0/PCIN[44]}, {n_reg[3]0_n_110 n_reg[3]0__0/PCIN[43]}, {n_reg[3]0_n_111 n_reg[3]0__0/PCIN[42]}, {n_reg[3]0_n_112 n_reg[3]0__0/PCIN[41]}, {n_reg[3]0_n_113 n_reg[3]0__0/PCIN[40]}, {n_reg[3]0_n_114 n_reg[3]0__0/PCIN[39]}, {n_reg[3]0_n_115 n_reg[3]0__0/PCIN[38]}, {n_reg[3]0_n_116 n_reg[3]0__0/PCIN[37]}, {n_reg[3]0_n_117 n_reg[3]0__0/PCIN[36]}, {n_reg[3]0_n_118 n_reg[3]0__0/PCIN[35]}, {n_reg[3]0_n_119 n_reg[3]0__0/PCIN[34]}, {n_reg[3]0_n_120 n_reg[3]0__0/PCIN[33]}, {n_reg[3]0_n_121 n_reg[3]0__0/PCIN[32]}, {n_reg[3]0_n_122 n_reg[3]0__0/PCIN[31]}, {n_reg[3]0_n_123 n_reg[3]0__0/PCIN[30]}, {n_reg[3]0_n_124 n_reg[3]0__0/PCIN[29]}, {n_reg[3]0_n_125 n_reg[3]0__0/PCIN[28]}, {n_reg[3]0_n_126 n_reg[3]0__0/PCIN[27]}, {n_reg[3]0_n_127 n_reg[3]0__0/PCIN[26]}, {n_reg[3]0_n_128 n_reg[3]0__0/PCIN[25]}, {n_reg[3]0_n_129 n_reg[3]0__0/PCIN[24]}, {n_reg[3]0_n_130 n_reg[3]0__0/PCIN[23]}, {n_reg[3]0_n_131 n_reg[3]0__0/PCIN[22]}, {n_reg[3]0_n_132 n_reg[3]0__0/PCIN[21]}, {n_reg[3]0_n_133 n_reg[3]0__0/PCIN[20]}, {n_reg[3]0_n_134 n_reg[3]0__0/PCIN[19]}, {n_reg[3]0_n_135 n_reg[3]0__0/PCIN[18]}, {n_reg[3]0_n_136 n_reg[3]0__0/PCIN[17]}, {n_reg[3]0_n_137 n_reg[3]0__0/PCIN[16]}, {n_reg[3]0_n_138 n_reg[3]0__0/PCIN[15]}, {n_reg[3]0_n_139 n_reg[3]0__0/PCIN[14]}, {n_reg[3]0_n_140 n_reg[3]0__0/PCIN[13]}, {n_reg[3]0_n_141 n_reg[3]0__0/PCIN[12]}, {n_reg[3]0_n_142 n_reg[3]0__0/PCIN[11]}, {n_reg[3]0_n_143 n_reg[3]0__0/PCIN[10]}, {n_reg[3]0_n_144 n_reg[3]0__0/PCIN[9]}, {n_reg[3]0_n_145 n_reg[3]0__0/PCIN[8]}, {n_reg[3]0_n_146 n_reg[3]0__0/PCIN[7]}, {n_reg[3]0_n_147 n_reg[3]0__0/PCIN[6]}, {n_reg[3]0_n_148 n_reg[3]0__0/PCIN[5]}, {n_reg[3]0_n_149 n_reg[3]0__0/PCIN[4]}, {n_reg[3]0_n_150 n_reg[3]0__0/PCIN[3]}, {n_reg[3]0_n_151 n_reg[3]0__0/PCIN[2]}, {n_reg[3]0_n_152 n_reg[3]0__0/PCIN[1]}, {n_reg[3]0_n_153 n_reg[3]0__0/PCIN[0]}, {RSTA n_reg[3]0__0/RSTA}, {<const0> n_reg[3]0__0/RSTALLCARRYIN}, {<const0> n_reg[3]0__0/RSTALUMODE}, {RSTA n_reg[3]0__0/RSTB}, {<const0> n_reg[3]0__0/RSTC}, {<const0> n_reg[3]0__0/RSTCTRL}, {<const0> n_reg[3]0__0/RSTD}, {<const0> n_reg[3]0__0/RSTINMODE}, {<const0> n_reg[3]0__0/RSTM}, {<const0> n_reg[3]0__0/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X1Y75, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 16x16 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

n_reg[3]0__1 - 
nets: {n_reg[3]0__1_n_24 n_reg[3]0__1/ACOUT[29]}, {n_reg[3]0__1_n_25 n_reg[3]0__1/ACOUT[28]}, {n_reg[3]0__1_n_26 n_reg[3]0__1/ACOUT[27]}, {n_reg[3]0__1_n_27 n_reg[3]0__1/ACOUT[26]}, {n_reg[3]0__1_n_28 n_reg[3]0__1/ACOUT[25]}, {n_reg[3]0__1_n_29 n_reg[3]0__1/ACOUT[24]}, {n_reg[3]0__1_n_30 n_reg[3]0__1/ACOUT[23]}, {n_reg[3]0__1_n_31 n_reg[3]0__1/ACOUT[22]}, {n_reg[3]0__1_n_32 n_reg[3]0__1/ACOUT[21]}, {n_reg[3]0__1_n_33 n_reg[3]0__1/ACOUT[20]}, {n_reg[3]0__1_n_34 n_reg[3]0__1/ACOUT[19]}, {n_reg[3]0__1_n_35 n_reg[3]0__1/ACOUT[18]}, {n_reg[3]0__1_n_36 n_reg[3]0__1/ACOUT[17]}, {n_reg[3]0__1_n_37 n_reg[3]0__1/ACOUT[16]}, {n_reg[3]0__1_n_38 n_reg[3]0__1/ACOUT[15]}, {n_reg[3]0__1_n_39 n_reg[3]0__1/ACOUT[14]}, {n_reg[3]0__1_n_40 n_reg[3]0__1/ACOUT[13]}, {n_reg[3]0__1_n_41 n_reg[3]0__1/ACOUT[12]}, {n_reg[3]0__1_n_42 n_reg[3]0__1/ACOUT[11]}, {n_reg[3]0__1_n_43 n_reg[3]0__1/ACOUT[10]}, {n_reg[3]0__1_n_44 n_reg[3]0__1/ACOUT[9]}, {n_reg[3]0__1_n_45 n_reg[3]0__1/ACOUT[8]}, {n_reg[3]0__1_n_46 n_reg[3]0__1/ACOUT[7]}, {n_reg[3]0__1_n_47 n_reg[3]0__1/ACOUT[6]}, {n_reg[3]0__1_n_48 n_reg[3]0__1/ACOUT[5]}, {n_reg[3]0__1_n_49 n_reg[3]0__1/ACOUT[4]}, {n_reg[3]0__1_n_50 n_reg[3]0__1/ACOUT[3]}, {n_reg[3]0__1_n_51 n_reg[3]0__1/ACOUT[2]}, {n_reg[3]0__1_n_52 n_reg[3]0__1/ACOUT[1]}, {n_reg[3]0__1_n_53 n_reg[3]0__1/ACOUT[0]}, { n_reg[3]0__1/BCOUT[17]}, { n_reg[3]0__1/BCOUT[16]}, { n_reg[3]0__1/BCOUT[15]}, { n_reg[3]0__1/BCOUT[14]}, { n_reg[3]0__1/BCOUT[13]}, { n_reg[3]0__1/BCOUT[12]}, { n_reg[3]0__1/BCOUT[11]}, { n_reg[3]0__1/BCOUT[10]}, { n_reg[3]0__1/BCOUT[9]}, { n_reg[3]0__1/BCOUT[8]}, { n_reg[3]0__1/BCOUT[7]}, { n_reg[3]0__1/BCOUT[6]}, { n_reg[3]0__1/BCOUT[5]}, { n_reg[3]0__1/BCOUT[4]}, { n_reg[3]0__1/BCOUT[3]}, { n_reg[3]0__1/BCOUT[2]}, { n_reg[3]0__1/BCOUT[1]}, { n_reg[3]0__1/BCOUT[0]}, { n_reg[3]0__1/CARRYCASCOUT}, { n_reg[3]0__1/CARRYOUT[3]}, { n_reg[3]0__1/CARRYOUT[2]}, { n_reg[3]0__1/CARRYOUT[1]}, { n_reg[3]0__1/CARRYOUT[0]}, { n_reg[3]0__1/MULTSIGNOUT}, { n_reg[3]0__1/OVERFLOW}, { n_reg[3]0__1/PATTERNBDETECT}, { n_reg[3]0__1/PATTERNDETECT}, {n_reg[3]0__1_n_106 n_reg[3]0__1/PCOUT[47]}, {n_reg[3]0__1_n_107 n_reg[3]0__1/PCOUT[46]}, {n_reg[3]0__1_n_108 n_reg[3]0__1/PCOUT[45]}, {n_reg[3]0__1_n_109 n_reg[3]0__1/PCOUT[44]}, {n_reg[3]0__1_n_110 n_reg[3]0__1/PCOUT[43]}, {n_reg[3]0__1_n_111 n_reg[3]0__1/PCOUT[42]}, {n_reg[3]0__1_n_112 n_reg[3]0__1/PCOUT[41]}, {n_reg[3]0__1_n_113 n_reg[3]0__1/PCOUT[40]}, {n_reg[3]0__1_n_114 n_reg[3]0__1/PCOUT[39]}, {n_reg[3]0__1_n_115 n_reg[3]0__1/PCOUT[38]}, {n_reg[3]0__1_n_116 n_reg[3]0__1/PCOUT[37]}, {n_reg[3]0__1_n_117 n_reg[3]0__1/PCOUT[36]}, {n_reg[3]0__1_n_118 n_reg[3]0__1/PCOUT[35]}, {n_reg[3]0__1_n_119 n_reg[3]0__1/PCOUT[34]}, {n_reg[3]0__1_n_120 n_reg[3]0__1/PCOUT[33]}, {n_reg[3]0__1_n_121 n_reg[3]0__1/PCOUT[32]}, {n_reg[3]0__1_n_122 n_reg[3]0__1/PCOUT[31]}, {n_reg[3]0__1_n_123 n_reg[3]0__1/PCOUT[30]}, {n_reg[3]0__1_n_124 n_reg[3]0__1/PCOUT[29]}, {n_reg[3]0__1_n_125 n_reg[3]0__1/PCOUT[28]}, {n_reg[3]0__1_n_126 n_reg[3]0__1/PCOUT[27]}, {n_reg[3]0__1_n_127 n_reg[3]0__1/PCOUT[26]}, {n_reg[3]0__1_n_128 n_reg[3]0__1/PCOUT[25]}, {n_reg[3]0__1_n_129 n_reg[3]0__1/PCOUT[24]}, {n_reg[3]0__1_n_130 n_reg[3]0__1/PCOUT[23]}, {n_reg[3]0__1_n_131 n_reg[3]0__1/PCOUT[22]}, {n_reg[3]0__1_n_132 n_reg[3]0__1/PCOUT[21]}, {n_reg[3]0__1_n_133 n_reg[3]0__1/PCOUT[20]}, {n_reg[3]0__1_n_134 n_reg[3]0__1/PCOUT[19]}, {n_reg[3]0__1_n_135 n_reg[3]0__1/PCOUT[18]}, {n_reg[3]0__1_n_136 n_reg[3]0__1/PCOUT[17]}, {n_reg[3]0__1_n_137 n_reg[3]0__1/PCOUT[16]}, {n_reg[3]0__1_n_138 n_reg[3]0__1/PCOUT[15]}, {n_reg[3]0__1_n_139 n_reg[3]0__1/PCOUT[14]}, {n_reg[3]0__1_n_140 n_reg[3]0__1/PCOUT[13]}, {n_reg[3]0__1_n_141 n_reg[3]0__1/PCOUT[12]}, {n_reg[3]0__1_n_142 n_reg[3]0__1/PCOUT[11]}, {n_reg[3]0__1_n_143 n_reg[3]0__1/PCOUT[10]}, {n_reg[3]0__1_n_144 n_reg[3]0__1/PCOUT[9]}, {n_reg[3]0__1_n_145 n_reg[3]0__1/PCOUT[8]}, {n_reg[3]0__1_n_146 n_reg[3]0__1/PCOUT[7]}, {n_reg[3]0__1_n_147 n_reg[3]0__1/PCOUT[6]}, {n_reg[3]0__1_n_148 n_reg[3]0__1/PCOUT[5]}, {n_reg[3]0__1_n_149 n_reg[3]0__1/PCOUT[4]}, {n_reg[3]0__1_n_150 n_reg[3]0__1/PCOUT[3]}, {n_reg[3]0__1_n_151 n_reg[3]0__1/PCOUT[2]}, {n_reg[3]0__1_n_152 n_reg[3]0__1/PCOUT[1]}, {n_reg[3]0__1_n_153 n_reg[3]0__1/PCOUT[0]}, { n_reg[3]0__1/P[47]}, { n_reg[3]0__1/P[46]}, { n_reg[3]0__1/P[45]}, { n_reg[3]0__1/P[44]}, { n_reg[3]0__1/P[43]}, { n_reg[3]0__1/P[42]}, { n_reg[3]0__1/P[41]}, { n_reg[3]0__1/P[40]}, { n_reg[3]0__1/P[39]}, { n_reg[3]0__1/P[38]}, { n_reg[3]0__1/P[37]}, { n_reg[3]0__1/P[36]}, { n_reg[3]0__1/P[35]}, { n_reg[3]0__1/P[34]}, { n_reg[3]0__1/P[33]}, { n_reg[3]0__1/P[32]}, { n_reg[3]0__1/P[31]}, { n_reg[3]0__1/P[30]}, { n_reg[3]0__1/P[29]}, { n_reg[3]0__1/P[28]}, { n_reg[3]0__1/P[27]}, { n_reg[3]0__1/P[26]}, { n_reg[3]0__1/P[25]}, { n_reg[3]0__1/P[24]}, { n_reg[3]0__1/P[23]}, { n_reg[3]0__1/P[22]}, { n_reg[3]0__1/P[21]}, { n_reg[3]0__1/P[20]}, { n_reg[3]0__1/P[19]}, { n_reg[3]0__1/P[18]}, { n_reg[3]0__1/P[17]}, {n_reg[3]0__1_n_89 n_reg[3]0__1/P[16]}, { n_reg[3]0__1/P[15]}, { n_reg[3]0__1/P[14]}, { n_reg[3]0__1/P[13]}, { n_reg[3]0__1/P[12]}, { n_reg[3]0__1/P[11]}, { n_reg[3]0__1/P[10]}, { n_reg[3]0__1/P[9]}, { n_reg[3]0__1/P[8]}, { n_reg[3]0__1/P[7]}, { n_reg[3]0__1/P[6]}, { n_reg[3]0__1/P[5]}, { n_reg[3]0__1/P[4]}, { n_reg[3]0__1/P[3]}, { n_reg[3]0__1/P[2]}, { n_reg[3]0__1/P[1]}, { n_reg[3]0__1/P[0]}, { n_reg[3]0__1/UNDERFLOW}, {<const0> n_reg[3]0__1/ACIN[29]}, {<const0> n_reg[3]0__1/ACIN[28]}, {<const0> n_reg[3]0__1/ACIN[27]}, {<const0> n_reg[3]0__1/ACIN[26]}, {<const0> n_reg[3]0__1/ACIN[25]}, {<const0> n_reg[3]0__1/ACIN[24]}, {<const0> n_reg[3]0__1/ACIN[23]}, {<const0> n_reg[3]0__1/ACIN[22]}, {<const0> n_reg[3]0__1/ACIN[21]}, {<const0> n_reg[3]0__1/ACIN[20]}, {<const0> n_reg[3]0__1/ACIN[19]}, {<const0> n_reg[3]0__1/ACIN[18]}, {<const0> n_reg[3]0__1/ACIN[17]}, {<const0> n_reg[3]0__1/ACIN[16]}, {<const0> n_reg[3]0__1/ACIN[15]}, {<const0> n_reg[3]0__1/ACIN[14]}, {<const0> n_reg[3]0__1/ACIN[13]}, {<const0> n_reg[3]0__1/ACIN[12]}, {<const0> n_reg[3]0__1/ACIN[11]}, {<const0> n_reg[3]0__1/ACIN[10]}, {<const0> n_reg[3]0__1/ACIN[9]}, {<const0> n_reg[3]0__1/ACIN[8]}, {<const0> n_reg[3]0__1/ACIN[7]}, {<const0> n_reg[3]0__1/ACIN[6]}, {<const0> n_reg[3]0__1/ACIN[5]}, {<const0> n_reg[3]0__1/ACIN[4]}, {<const0> n_reg[3]0__1/ACIN[3]}, {<const0> n_reg[3]0__1/ACIN[2]}, {<const0> n_reg[3]0__1/ACIN[1]}, {<const0> n_reg[3]0__1/ACIN[0]}, {<const0> n_reg[3]0__1/ALUMODE[3]}, {<const0> n_reg[3]0__1/ALUMODE[2]}, {<const0> n_reg[3]0__1/ALUMODE[1]}, {<const0> n_reg[3]0__1/ALUMODE[0]}, {<const0> n_reg[3]0__1/A[29]}, {<const0> n_reg[3]0__1/A[28]}, {<const0> n_reg[3]0__1/A[27]}, {<const0> n_reg[3]0__1/A[26]}, {<const0> n_reg[3]0__1/A[25]}, {<const0> n_reg[3]0__1/A[24]}, {<const0> n_reg[3]0__1/A[23]}, {<const0> n_reg[3]0__1/A[22]}, {<const0> n_reg[3]0__1/A[21]}, {<const0> n_reg[3]0__1/A[20]}, {<const0> n_reg[3]0__1/A[19]}, {<const0> n_reg[3]0__1/A[18]}, {<const0> n_reg[3]0__1/A[17]}, {n_next[2][16] n_reg[3]0__1/A[16]}, {n_next[2][15] n_reg[3]0__1/A[15]}, {n_next[2][14] n_reg[3]0__1/A[14]}, {n_next[2][13] n_reg[3]0__1/A[13]}, {n_next[2][12] n_reg[3]0__1/A[12]}, {n_next[2][11] n_reg[3]0__1/A[11]}, {n_next[2][10] n_reg[3]0__1/A[10]}, {n_next[2][9] n_reg[3]0__1/A[9]}, {n_next[2][8] n_reg[3]0__1/A[8]}, {n_next[2][7] n_reg[3]0__1/A[7]}, {n_next[2][6] n_reg[3]0__1/A[6]}, {n_next[2][5] n_reg[3]0__1/A[5]}, {n_next[2][4] n_reg[3]0__1/A[4]}, {n_next[2][3] n_reg[3]0__1/A[3]}, {n_next[2][2] n_reg[3]0__1/A[2]}, {n_next[2][1] n_reg[3]0__1/A[1]}, {n_next[2][0] n_reg[3]0__1/A[0]}, {<const0> n_reg[3]0__1/BCIN[17]}, {<const0> n_reg[3]0__1/BCIN[16]}, {<const0> n_reg[3]0__1/BCIN[15]}, {<const0> n_reg[3]0__1/BCIN[14]}, {<const0> n_reg[3]0__1/BCIN[13]}, {<const0> n_reg[3]0__1/BCIN[12]}, {<const0> n_reg[3]0__1/BCIN[11]}, {<const0> n_reg[3]0__1/BCIN[10]}, {<const0> n_reg[3]0__1/BCIN[9]}, {<const0> n_reg[3]0__1/BCIN[8]}, {<const0> n_reg[3]0__1/BCIN[7]}, {<const0> n_reg[3]0__1/BCIN[6]}, {<const0> n_reg[3]0__1/BCIN[5]}, {<const0> n_reg[3]0__1/BCIN[4]}, {<const0> n_reg[3]0__1/BCIN[3]}, {<const0> n_reg[3]0__1/BCIN[2]}, {<const0> n_reg[3]0__1/BCIN[1]}, {<const0> n_reg[3]0__1/BCIN[0]}, {<const0> n_reg[3]0__1/B[17]}, {r_reg[2]0[16] n_reg[3]0__1/B[16]}, {r_reg[2]0[15] n_reg[3]0__1/B[15]}, {r_reg[2]0[14] n_reg[3]0__1/B[14]}, {r_reg[2]0[13] n_reg[3]0__1/B[13]}, {r_reg[2]0[12] n_reg[3]0__1/B[12]}, {r_reg[2]0[11] n_reg[3]0__1/B[11]}, {r_reg[2]0[10] n_reg[3]0__1/B[10]}, {r_reg[2]0[9] n_reg[3]0__1/B[9]}, {r_reg[2]0[8] n_reg[3]0__1/B[8]}, {r_reg[2]0[7] n_reg[3]0__1/B[7]}, {r_reg[2]0[6] n_reg[3]0__1/B[6]}, {r_reg[2]0[5] n_reg[3]0__1/B[5]}, {r_reg[2]0[4] n_reg[3]0__1/B[4]}, {r_reg[2]0[3] n_reg[3]0__1/B[3]}, {r_reg[2]0[2] n_reg[3]0__1/B[2]}, {r_reg[2]0[1] n_reg[3]0__1/B[1]}, {n_reg[3]0_i_9__1_n_7 n_reg[3]0__1/B[0]}, {<const0> n_reg[3]0__1/CARRYCASCIN}, {<const0> n_reg[3]0__1/CARRYIN}, {<const0> n_reg[3]0__1/CARRYINSEL[2]}, {<const0> n_reg[3]0__1/CARRYINSEL[1]}, {<const0> n_reg[3]0__1/CARRYINSEL[0]}, {<const0> n_reg[3]0__1/CEA1}, {<const1> n_reg[3]0__1/CEA2}, {<const0> n_reg[3]0__1/CEAD}, {<const0> n_reg[3]0__1/CEALUMODE}, {<const0> n_reg[3]0__1/CEB1}, {<const1> n_reg[3]0__1/CEB2}, {<const0> n_reg[3]0__1/CEC}, {<const0> n_reg[3]0__1/CECARRYIN}, {<const0> n_reg[3]0__1/CECTRL}, {<const0> n_reg[3]0__1/CED}, {<const0> n_reg[3]0__1/CEINMODE}, {<const0> n_reg[3]0__1/CEM}, {<const0> n_reg[3]0__1/CEP}, {clk n_reg[3]0__1/CLK}, {VCC_2 n_reg[3]0__1/C[47]}, {VCC_2 n_reg[3]0__1/C[46]}, {VCC_2 n_reg[3]0__1/C[45]}, {VCC_2 n_reg[3]0__1/C[44]}, {VCC_2 n_reg[3]0__1/C[43]}, {VCC_2 n_reg[3]0__1/C[42]}, {VCC_2 n_reg[3]0__1/C[41]}, {VCC_2 n_reg[3]0__1/C[40]}, {VCC_2 n_reg[3]0__1/C[39]}, {VCC_2 n_reg[3]0__1/C[38]}, {VCC_2 n_reg[3]0__1/C[37]}, {VCC_2 n_reg[3]0__1/C[36]}, {VCC_2 n_reg[3]0__1/C[35]}, {VCC_2 n_reg[3]0__1/C[34]}, {VCC_2 n_reg[3]0__1/C[33]}, {VCC_2 n_reg[3]0__1/C[32]}, {VCC_2 n_reg[3]0__1/C[31]}, {VCC_2 n_reg[3]0__1/C[30]}, {VCC_2 n_reg[3]0__1/C[29]}, {VCC_2 n_reg[3]0__1/C[28]}, {VCC_2 n_reg[3]0__1/C[27]}, {VCC_2 n_reg[3]0__1/C[26]}, {VCC_2 n_reg[3]0__1/C[25]}, {VCC_2 n_reg[3]0__1/C[24]}, {VCC_2 n_reg[3]0__1/C[23]}, {VCC_2 n_reg[3]0__1/C[22]}, {VCC_2 n_reg[3]0__1/C[21]}, {VCC_2 n_reg[3]0__1/C[20]}, {VCC_2 n_reg[3]0__1/C[19]}, {VCC_2 n_reg[3]0__1/C[18]}, {VCC_2 n_reg[3]0__1/C[17]}, {VCC_2 n_reg[3]0__1/C[16]}, {VCC_2 n_reg[3]0__1/C[15]}, {VCC_2 n_reg[3]0__1/C[14]}, {VCC_2 n_reg[3]0__1/C[13]}, {VCC_2 n_reg[3]0__1/C[12]}, {VCC_2 n_reg[3]0__1/C[11]}, {VCC_2 n_reg[3]0__1/C[10]}, {VCC_2 n_reg[3]0__1/C[9]}, {VCC_2 n_reg[3]0__1/C[8]}, {VCC_2 n_reg[3]0__1/C[7]}, {VCC_2 n_reg[3]0__1/C[6]}, {VCC_2 n_reg[3]0__1/C[5]}, {VCC_2 n_reg[3]0__1/C[4]}, {VCC_2 n_reg[3]0__1/C[3]}, {VCC_2 n_reg[3]0__1/C[2]}, {VCC_2 n_reg[3]0__1/C[1]}, {VCC_2 n_reg[3]0__1/C[0]}, {GND_2 n_reg[3]0__1/D[24]}, {GND_2 n_reg[3]0__1/D[23]}, {GND_2 n_reg[3]0__1/D[22]}, {GND_2 n_reg[3]0__1/D[21]}, {GND_2 n_reg[3]0__1/D[20]}, {GND_2 n_reg[3]0__1/D[19]}, {GND_2 n_reg[3]0__1/D[18]}, {GND_2 n_reg[3]0__1/D[17]}, {GND_2 n_reg[3]0__1/D[16]}, {GND_2 n_reg[3]0__1/D[15]}, {GND_2 n_reg[3]0__1/D[14]}, {GND_2 n_reg[3]0__1/D[13]}, {GND_2 n_reg[3]0__1/D[12]}, {GND_2 n_reg[3]0__1/D[11]}, {GND_2 n_reg[3]0__1/D[10]}, {GND_2 n_reg[3]0__1/D[9]}, {GND_2 n_reg[3]0__1/D[8]}, {GND_2 n_reg[3]0__1/D[7]}, {GND_2 n_reg[3]0__1/D[6]}, {GND_2 n_reg[3]0__1/D[5]}, {GND_2 n_reg[3]0__1/D[4]}, {GND_2 n_reg[3]0__1/D[3]}, {GND_2 n_reg[3]0__1/D[2]}, {GND_2 n_reg[3]0__1/D[1]}, {GND_2 n_reg[3]0__1/D[0]}, {<const0> n_reg[3]0__1/INMODE[4]}, {<const0> n_reg[3]0__1/INMODE[3]}, {<const0> n_reg[3]0__1/INMODE[2]}, {<const0> n_reg[3]0__1/INMODE[1]}, {<const0> n_reg[3]0__1/INMODE[0]}, {<const0> n_reg[3]0__1/MULTSIGNIN}, {<const0> n_reg[3]0__1/OPMODE[6]}, {<const0> n_reg[3]0__1/OPMODE[5]}, {<const0> n_reg[3]0__1/OPMODE[4]}, {<const0> n_reg[3]0__1/OPMODE[3]}, {<const1> n_reg[3]0__1/OPMODE[2]}, {<const0> n_reg[3]0__1/OPMODE[1]}, {<const1> n_reg[3]0__1/OPMODE[0]}, {<const0> n_reg[3]0__1/PCIN[47]}, {<const0> n_reg[3]0__1/PCIN[46]}, {<const0> n_reg[3]0__1/PCIN[45]}, {<const0> n_reg[3]0__1/PCIN[44]}, {<const0> n_reg[3]0__1/PCIN[43]}, {<const0> n_reg[3]0__1/PCIN[42]}, {<const0> n_reg[3]0__1/PCIN[41]}, {<const0> n_reg[3]0__1/PCIN[40]}, {<const0> n_reg[3]0__1/PCIN[39]}, {<const0> n_reg[3]0__1/PCIN[38]}, {<const0> n_reg[3]0__1/PCIN[37]}, {<const0> n_reg[3]0__1/PCIN[36]}, {<const0> n_reg[3]0__1/PCIN[35]}, {<const0> n_reg[3]0__1/PCIN[34]}, {<const0> n_reg[3]0__1/PCIN[33]}, {<const0> n_reg[3]0__1/PCIN[32]}, {<const0> n_reg[3]0__1/PCIN[31]}, {<const0> n_reg[3]0__1/PCIN[30]}, {<const0> n_reg[3]0__1/PCIN[29]}, {<const0> n_reg[3]0__1/PCIN[28]}, {<const0> n_reg[3]0__1/PCIN[27]}, {<const0> n_reg[3]0__1/PCIN[26]}, {<const0> n_reg[3]0__1/PCIN[25]}, {<const0> n_reg[3]0__1/PCIN[24]}, {<const0> n_reg[3]0__1/PCIN[23]}, {<const0> n_reg[3]0__1/PCIN[22]}, {<const0> n_reg[3]0__1/PCIN[21]}, {<const0> n_reg[3]0__1/PCIN[20]}, {<const0> n_reg[3]0__1/PCIN[19]}, {<const0> n_reg[3]0__1/PCIN[18]}, {<const0> n_reg[3]0__1/PCIN[17]}, {<const0> n_reg[3]0__1/PCIN[16]}, {<const0> n_reg[3]0__1/PCIN[15]}, {<const0> n_reg[3]0__1/PCIN[14]}, {<const0> n_reg[3]0__1/PCIN[13]}, {<const0> n_reg[3]0__1/PCIN[12]}, {<const0> n_reg[3]0__1/PCIN[11]}, {<const0> n_reg[3]0__1/PCIN[10]}, {<const0> n_reg[3]0__1/PCIN[9]}, {<const0> n_reg[3]0__1/PCIN[8]}, {<const0> n_reg[3]0__1/PCIN[7]}, {<const0> n_reg[3]0__1/PCIN[6]}, {<const0> n_reg[3]0__1/PCIN[5]}, {<const0> n_reg[3]0__1/PCIN[4]}, {<const0> n_reg[3]0__1/PCIN[3]}, {<const0> n_reg[3]0__1/PCIN[2]}, {<const0> n_reg[3]0__1/PCIN[1]}, {<const0> n_reg[3]0__1/PCIN[0]}, {RSTA n_reg[3]0__1/RSTA}, {<const0> n_reg[3]0__1/RSTALLCARRYIN}, {<const0> n_reg[3]0__1/RSTALUMODE}, {RSTA n_reg[3]0__1/RSTB}, {<const0> n_reg[3]0__1/RSTC}, {<const0> n_reg[3]0__1/RSTCTRL}, {<const0> n_reg[3]0__1/RSTD}, {<const0> n_reg[3]0__1/RSTINMODE}, {<const0> n_reg[3]0__1/RSTM}, {<const0> n_reg[3]0__1/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X1Y76, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 18x18 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

n_reg[3]0__2 - 
nets: { n_reg[3]0__2/ACOUT[29]}, { n_reg[3]0__2/ACOUT[28]}, { n_reg[3]0__2/ACOUT[27]}, { n_reg[3]0__2/ACOUT[26]}, { n_reg[3]0__2/ACOUT[25]}, { n_reg[3]0__2/ACOUT[24]}, { n_reg[3]0__2/ACOUT[23]}, { n_reg[3]0__2/ACOUT[22]}, { n_reg[3]0__2/ACOUT[21]}, { n_reg[3]0__2/ACOUT[20]}, { n_reg[3]0__2/ACOUT[19]}, { n_reg[3]0__2/ACOUT[18]}, { n_reg[3]0__2/ACOUT[17]}, { n_reg[3]0__2/ACOUT[16]}, { n_reg[3]0__2/ACOUT[15]}, { n_reg[3]0__2/ACOUT[14]}, { n_reg[3]0__2/ACOUT[13]}, { n_reg[3]0__2/ACOUT[12]}, { n_reg[3]0__2/ACOUT[11]}, { n_reg[3]0__2/ACOUT[10]}, { n_reg[3]0__2/ACOUT[9]}, { n_reg[3]0__2/ACOUT[8]}, { n_reg[3]0__2/ACOUT[7]}, { n_reg[3]0__2/ACOUT[6]}, { n_reg[3]0__2/ACOUT[5]}, { n_reg[3]0__2/ACOUT[4]}, { n_reg[3]0__2/ACOUT[3]}, { n_reg[3]0__2/ACOUT[2]}, { n_reg[3]0__2/ACOUT[1]}, { n_reg[3]0__2/ACOUT[0]}, { n_reg[3]0__2/BCOUT[17]}, { n_reg[3]0__2/BCOUT[16]}, { n_reg[3]0__2/BCOUT[15]}, { n_reg[3]0__2/BCOUT[14]}, { n_reg[3]0__2/BCOUT[13]}, { n_reg[3]0__2/BCOUT[12]}, { n_reg[3]0__2/BCOUT[11]}, { n_reg[3]0__2/BCOUT[10]}, { n_reg[3]0__2/BCOUT[9]}, { n_reg[3]0__2/BCOUT[8]}, { n_reg[3]0__2/BCOUT[7]}, { n_reg[3]0__2/BCOUT[6]}, { n_reg[3]0__2/BCOUT[5]}, { n_reg[3]0__2/BCOUT[4]}, { n_reg[3]0__2/BCOUT[3]}, { n_reg[3]0__2/BCOUT[2]}, { n_reg[3]0__2/BCOUT[1]}, { n_reg[3]0__2/BCOUT[0]}, { n_reg[3]0__2/CARRYCASCOUT}, { n_reg[3]0__2/CARRYOUT[3]}, { n_reg[3]0__2/CARRYOUT[2]}, { n_reg[3]0__2/CARRYOUT[1]}, { n_reg[3]0__2/CARRYOUT[0]}, { n_reg[3]0__2/MULTSIGNOUT}, { n_reg[3]0__2/OVERFLOW}, { n_reg[3]0__2/PATTERNBDETECT}, { n_reg[3]0__2/PATTERNDETECT}, { n_reg[3]0__2/PCOUT[47]}, { n_reg[3]0__2/PCOUT[46]}, { n_reg[3]0__2/PCOUT[45]}, { n_reg[3]0__2/PCOUT[44]}, { n_reg[3]0__2/PCOUT[43]}, { n_reg[3]0__2/PCOUT[42]}, { n_reg[3]0__2/PCOUT[41]}, { n_reg[3]0__2/PCOUT[40]}, { n_reg[3]0__2/PCOUT[39]}, { n_reg[3]0__2/PCOUT[38]}, { n_reg[3]0__2/PCOUT[37]}, { n_reg[3]0__2/PCOUT[36]}, { n_reg[3]0__2/PCOUT[35]}, { n_reg[3]0__2/PCOUT[34]}, { n_reg[3]0__2/PCOUT[33]}, { n_reg[3]0__2/PCOUT[32]}, { n_reg[3]0__2/PCOUT[31]}, { n_reg[3]0__2/PCOUT[30]}, { n_reg[3]0__2/PCOUT[29]}, { n_reg[3]0__2/PCOUT[28]}, { n_reg[3]0__2/PCOUT[27]}, { n_reg[3]0__2/PCOUT[26]}, { n_reg[3]0__2/PCOUT[25]}, { n_reg[3]0__2/PCOUT[24]}, { n_reg[3]0__2/PCOUT[23]}, { n_reg[3]0__2/PCOUT[22]}, { n_reg[3]0__2/PCOUT[21]}, { n_reg[3]0__2/PCOUT[20]}, { n_reg[3]0__2/PCOUT[19]}, { n_reg[3]0__2/PCOUT[18]}, { n_reg[3]0__2/PCOUT[17]}, { n_reg[3]0__2/PCOUT[16]}, { n_reg[3]0__2/PCOUT[15]}, { n_reg[3]0__2/PCOUT[14]}, { n_reg[3]0__2/PCOUT[13]}, { n_reg[3]0__2/PCOUT[12]}, { n_reg[3]0__2/PCOUT[11]}, { n_reg[3]0__2/PCOUT[10]}, { n_reg[3]0__2/PCOUT[9]}, { n_reg[3]0__2/PCOUT[8]}, { n_reg[3]0__2/PCOUT[7]}, { n_reg[3]0__2/PCOUT[6]}, { n_reg[3]0__2/PCOUT[5]}, { n_reg[3]0__2/PCOUT[4]}, { n_reg[3]0__2/PCOUT[3]}, { n_reg[3]0__2/PCOUT[2]}, { n_reg[3]0__2/PCOUT[1]}, { n_reg[3]0__2/PCOUT[0]}, { n_reg[3]0__2/P[47]}, { n_reg[3]0__2/P[46]}, {n_reg[3]0__2_n_60 n_reg[3]0__2/P[45]}, {n_reg[3]0__2_n_61 n_reg[3]0__2/P[44]}, {n_reg[3]0__2_n_62 n_reg[3]0__2/P[43]}, {n_reg[3]0__2_n_63 n_reg[3]0__2/P[42]}, {n_reg[3]0__2_n_64 n_reg[3]0__2/P[41]}, {n_reg[3]0__2_n_65 n_reg[3]0__2/P[40]}, {n_reg[3]0__2_n_66 n_reg[3]0__2/P[39]}, {n_reg[3]0__2_n_67 n_reg[3]0__2/P[38]}, {n_reg[3]0__2_n_68 n_reg[3]0__2/P[37]}, {n_reg[3]0__2_n_69 n_reg[3]0__2/P[36]}, {n_reg[3]0__2_n_70 n_reg[3]0__2/P[35]}, {n_reg[3]0__2_n_71 n_reg[3]0__2/P[34]}, {n_reg[3]0__2_n_72 n_reg[3]0__2/P[33]}, {n_reg[3]0__2_n_73 n_reg[3]0__2/P[32]}, {n_reg[3]0__2_n_74 n_reg[3]0__2/P[31]}, {n_reg[3]0__2_n_75 n_reg[3]0__2/P[30]}, {n_reg[3]0__2_n_76 n_reg[3]0__2/P[29]}, {n_reg[3]0__2_n_77 n_reg[3]0__2/P[28]}, {n_reg[3]0__2_n_78 n_reg[3]0__2/P[27]}, {n_reg[3]0__2_n_79 n_reg[3]0__2/P[26]}, {n_reg[3]0__2_n_80 n_reg[3]0__2/P[25]}, {n_reg[3]0__2_n_81 n_reg[3]0__2/P[24]}, {n_reg[3]0__2_n_82 n_reg[3]0__2/P[23]}, {n_reg[3]0__2_n_83 n_reg[3]0__2/P[22]}, {n_reg[3]0__2_n_84 n_reg[3]0__2/P[21]}, {n_reg[3]0__2_n_85 n_reg[3]0__2/P[20]}, {n_reg[3]0__2_n_86 n_reg[3]0__2/P[19]}, {n_reg[3]0__2_n_87 n_reg[3]0__2/P[18]}, {n_reg[3]0__2_n_88 n_reg[3]0__2/P[17]}, {n_reg[3]0__2_n_89 n_reg[3]0__2/P[16]}, {n_reg[3]0__2_n_90 n_reg[3]0__2/P[15]}, {n_reg[3]0__2_n_91 n_reg[3]0__2/P[14]}, {n_reg[3]0__2_n_92 n_reg[3]0__2/P[13]}, {n_reg[3]0__2_n_93 n_reg[3]0__2/P[12]}, {n_reg[3]0__2_n_94 n_reg[3]0__2/P[11]}, {n_reg[3]0__2_n_95 n_reg[3]0__2/P[10]}, {n_reg[3]0__2_n_96 n_reg[3]0__2/P[9]}, {n_reg[3]0__2_n_97 n_reg[3]0__2/P[8]}, {n_reg[3]0__2_n_98 n_reg[3]0__2/P[7]}, {n_reg[3]0__2_n_99 n_reg[3]0__2/P[6]}, {n_reg[3]0__2_n_100 n_reg[3]0__2/P[5]}, {n_reg[3]0__2_n_101 n_reg[3]0__2/P[4]}, {n_reg[3]0__2_n_102 n_reg[3]0__2/P[3]}, {n_reg[3]0__2_n_103 n_reg[3]0__2/P[2]}, {n_reg[3]0__2_n_104 n_reg[3]0__2/P[1]}, {n_reg[3]0__2_n_105 n_reg[3]0__2/P[0]}, { n_reg[3]0__2/UNDERFLOW}, {n_reg[3]0__1_n_24 n_reg[3]0__2/ACIN[29]}, {n_reg[3]0__1_n_25 n_reg[3]0__2/ACIN[28]}, {n_reg[3]0__1_n_26 n_reg[3]0__2/ACIN[27]}, {n_reg[3]0__1_n_27 n_reg[3]0__2/ACIN[26]}, {n_reg[3]0__1_n_28 n_reg[3]0__2/ACIN[25]}, {n_reg[3]0__1_n_29 n_reg[3]0__2/ACIN[24]}, {n_reg[3]0__1_n_30 n_reg[3]0__2/ACIN[23]}, {n_reg[3]0__1_n_31 n_reg[3]0__2/ACIN[22]}, {n_reg[3]0__1_n_32 n_reg[3]0__2/ACIN[21]}, {n_reg[3]0__1_n_33 n_reg[3]0__2/ACIN[20]}, {n_reg[3]0__1_n_34 n_reg[3]0__2/ACIN[19]}, {n_reg[3]0__1_n_35 n_reg[3]0__2/ACIN[18]}, {n_reg[3]0__1_n_36 n_reg[3]0__2/ACIN[17]}, {n_reg[3]0__1_n_37 n_reg[3]0__2/ACIN[16]}, {n_reg[3]0__1_n_38 n_reg[3]0__2/ACIN[15]}, {n_reg[3]0__1_n_39 n_reg[3]0__2/ACIN[14]}, {n_reg[3]0__1_n_40 n_reg[3]0__2/ACIN[13]}, {n_reg[3]0__1_n_41 n_reg[3]0__2/ACIN[12]}, {n_reg[3]0__1_n_42 n_reg[3]0__2/ACIN[11]}, {n_reg[3]0__1_n_43 n_reg[3]0__2/ACIN[10]}, {n_reg[3]0__1_n_44 n_reg[3]0__2/ACIN[9]}, {n_reg[3]0__1_n_45 n_reg[3]0__2/ACIN[8]}, {n_reg[3]0__1_n_46 n_reg[3]0__2/ACIN[7]}, {n_reg[3]0__1_n_47 n_reg[3]0__2/ACIN[6]}, {n_reg[3]0__1_n_48 n_reg[3]0__2/ACIN[5]}, {n_reg[3]0__1_n_49 n_reg[3]0__2/ACIN[4]}, {n_reg[3]0__1_n_50 n_reg[3]0__2/ACIN[3]}, {n_reg[3]0__1_n_51 n_reg[3]0__2/ACIN[2]}, {n_reg[3]0__1_n_52 n_reg[3]0__2/ACIN[1]}, {n_reg[3]0__1_n_53 n_reg[3]0__2/ACIN[0]}, {<const0> n_reg[3]0__2/ALUMODE[3]}, {<const0> n_reg[3]0__2/ALUMODE[2]}, {<const0> n_reg[3]0__2/ALUMODE[1]}, {<const0> n_reg[3]0__2/ALUMODE[0]}, {<const0> n_reg[3]0__2/A[29]}, {<const0> n_reg[3]0__2/A[28]}, {<const0> n_reg[3]0__2/A[27]}, {<const0> n_reg[3]0__2/A[26]}, {<const0> n_reg[3]0__2/A[25]}, {<const0> n_reg[3]0__2/A[24]}, {<const0> n_reg[3]0__2/A[23]}, {<const0> n_reg[3]0__2/A[22]}, {<const0> n_reg[3]0__2/A[21]}, {<const0> n_reg[3]0__2/A[20]}, {<const0> n_reg[3]0__2/A[19]}, {<const0> n_reg[3]0__2/A[18]}, {<const0> n_reg[3]0__2/A[17]}, {<const0> n_reg[3]0__2/A[16]}, {<const0> n_reg[3]0__2/A[15]}, {<const0> n_reg[3]0__2/A[14]}, {<const0> n_reg[3]0__2/A[13]}, {<const0> n_reg[3]0__2/A[12]}, {<const0> n_reg[3]0__2/A[11]}, {<const0> n_reg[3]0__2/A[10]}, {<const0> n_reg[3]0__2/A[9]}, {<const0> n_reg[3]0__2/A[8]}, {<const0> n_reg[3]0__2/A[7]}, {<const0> n_reg[3]0__2/A[6]}, {<const0> n_reg[3]0__2/A[5]}, {<const0> n_reg[3]0__2/A[4]}, {<const0> n_reg[3]0__2/A[3]}, {<const0> n_reg[3]0__2/A[2]}, {<const0> n_reg[3]0__2/A[1]}, {<const0> n_reg[3]0__2/A[0]}, {<const0> n_reg[3]0__2/BCIN[17]}, {<const0> n_reg[3]0__2/BCIN[16]}, {<const0> n_reg[3]0__2/BCIN[15]}, {<const0> n_reg[3]0__2/BCIN[14]}, {<const0> n_reg[3]0__2/BCIN[13]}, {<const0> n_reg[3]0__2/BCIN[12]}, {<const0> n_reg[3]0__2/BCIN[11]}, {<const0> n_reg[3]0__2/BCIN[10]}, {<const0> n_reg[3]0__2/BCIN[9]}, {<const0> n_reg[3]0__2/BCIN[8]}, {<const0> n_reg[3]0__2/BCIN[7]}, {<const0> n_reg[3]0__2/BCIN[6]}, {<const0> n_reg[3]0__2/BCIN[5]}, {<const0> n_reg[3]0__2/BCIN[4]}, {<const0> n_reg[3]0__2/BCIN[3]}, {<const0> n_reg[3]0__2/BCIN[2]}, {<const0> n_reg[3]0__2/BCIN[1]}, {<const0> n_reg[3]0__2/BCIN[0]}, {<const0> n_reg[3]0__2/B[17]}, {<const0> n_reg[3]0__2/B[16]}, {<const0> n_reg[3]0__2/B[15]}, {r_reg[2]0[31] n_reg[3]0__2/B[14]}, {r_reg[2]0[30] n_reg[3]0__2/B[13]}, {r_reg[2]0[29] n_reg[3]0__2/B[12]}, {r_reg[2]0[28] n_reg[3]0__2/B[11]}, {r_reg[2]0[27] n_reg[3]0__2/B[10]}, {r_reg[2]0[26] n_reg[3]0__2/B[9]}, {r_reg[2]0[25] n_reg[3]0__2/B[8]}, {r_reg[2]0[24] n_reg[3]0__2/B[7]}, {r_reg[2]0[23] n_reg[3]0__2/B[6]}, {r_reg[2]0[22] n_reg[3]0__2/B[5]}, {r_reg[2]0[21] n_reg[3]0__2/B[4]}, {r_reg[2]0[20] n_reg[3]0__2/B[3]}, {r_reg[2]0[19] n_reg[3]0__2/B[2]}, {r_reg[2]0[18] n_reg[3]0__2/B[1]}, {r_reg[2]0[17] n_reg[3]0__2/B[0]}, {<const0> n_reg[3]0__2/CARRYCASCIN}, {<const0> n_reg[3]0__2/CARRYIN}, {<const0> n_reg[3]0__2/CARRYINSEL[2]}, {<const0> n_reg[3]0__2/CARRYINSEL[1]}, {<const0> n_reg[3]0__2/CARRYINSEL[0]}, {<const0> n_reg[3]0__2/CEA1}, {<const0> n_reg[3]0__2/CEA2}, {<const0> n_reg[3]0__2/CEAD}, {<const0> n_reg[3]0__2/CEALUMODE}, {<const0> n_reg[3]0__2/CEB1}, {<const1> n_reg[3]0__2/CEB2}, {<const0> n_reg[3]0__2/CEC}, {<const0> n_reg[3]0__2/CECARRYIN}, {<const0> n_reg[3]0__2/CECTRL}, {<const0> n_reg[3]0__2/CED}, {<const0> n_reg[3]0__2/CEINMODE}, {<const0> n_reg[3]0__2/CEM}, {<const0> n_reg[3]0__2/CEP}, {clk n_reg[3]0__2/CLK}, {VCC_2 n_reg[3]0__2/C[47]}, {VCC_2 n_reg[3]0__2/C[46]}, {VCC_2 n_reg[3]0__2/C[45]}, {VCC_2 n_reg[3]0__2/C[44]}, {VCC_2 n_reg[3]0__2/C[43]}, {VCC_2 n_reg[3]0__2/C[42]}, {VCC_2 n_reg[3]0__2/C[41]}, {VCC_2 n_reg[3]0__2/C[40]}, {VCC_2 n_reg[3]0__2/C[39]}, {VCC_2 n_reg[3]0__2/C[38]}, {VCC_2 n_reg[3]0__2/C[37]}, {VCC_2 n_reg[3]0__2/C[36]}, {VCC_2 n_reg[3]0__2/C[35]}, {VCC_2 n_reg[3]0__2/C[34]}, {VCC_2 n_reg[3]0__2/C[33]}, {VCC_2 n_reg[3]0__2/C[32]}, {VCC_2 n_reg[3]0__2/C[31]}, {VCC_2 n_reg[3]0__2/C[30]}, {VCC_2 n_reg[3]0__2/C[29]}, {VCC_2 n_reg[3]0__2/C[28]}, {VCC_2 n_reg[3]0__2/C[27]}, {VCC_2 n_reg[3]0__2/C[26]}, {VCC_2 n_reg[3]0__2/C[25]}, {VCC_2 n_reg[3]0__2/C[24]}, {VCC_2 n_reg[3]0__2/C[23]}, {VCC_2 n_reg[3]0__2/C[22]}, {VCC_2 n_reg[3]0__2/C[21]}, {VCC_2 n_reg[3]0__2/C[20]}, {VCC_2 n_reg[3]0__2/C[19]}, {VCC_2 n_reg[3]0__2/C[18]}, {VCC_2 n_reg[3]0__2/C[17]}, {VCC_2 n_reg[3]0__2/C[16]}, {VCC_2 n_reg[3]0__2/C[15]}, {VCC_2 n_reg[3]0__2/C[14]}, {VCC_2 n_reg[3]0__2/C[13]}, {VCC_2 n_reg[3]0__2/C[12]}, {VCC_2 n_reg[3]0__2/C[11]}, {VCC_2 n_reg[3]0__2/C[10]}, {VCC_2 n_reg[3]0__2/C[9]}, {VCC_2 n_reg[3]0__2/C[8]}, {VCC_2 n_reg[3]0__2/C[7]}, {VCC_2 n_reg[3]0__2/C[6]}, {VCC_2 n_reg[3]0__2/C[5]}, {VCC_2 n_reg[3]0__2/C[4]}, {VCC_2 n_reg[3]0__2/C[3]}, {VCC_2 n_reg[3]0__2/C[2]}, {VCC_2 n_reg[3]0__2/C[1]}, {VCC_2 n_reg[3]0__2/C[0]}, {GND_2 n_reg[3]0__2/D[24]}, {GND_2 n_reg[3]0__2/D[23]}, {GND_2 n_reg[3]0__2/D[22]}, {GND_2 n_reg[3]0__2/D[21]}, {GND_2 n_reg[3]0__2/D[20]}, {GND_2 n_reg[3]0__2/D[19]}, {GND_2 n_reg[3]0__2/D[18]}, {GND_2 n_reg[3]0__2/D[17]}, {GND_2 n_reg[3]0__2/D[16]}, {GND_2 n_reg[3]0__2/D[15]}, {GND_2 n_reg[3]0__2/D[14]}, {GND_2 n_reg[3]0__2/D[13]}, {GND_2 n_reg[3]0__2/D[12]}, {GND_2 n_reg[3]0__2/D[11]}, {GND_2 n_reg[3]0__2/D[10]}, {GND_2 n_reg[3]0__2/D[9]}, {GND_2 n_reg[3]0__2/D[8]}, {GND_2 n_reg[3]0__2/D[7]}, {GND_2 n_reg[3]0__2/D[6]}, {GND_2 n_reg[3]0__2/D[5]}, {GND_2 n_reg[3]0__2/D[4]}, {GND_2 n_reg[3]0__2/D[3]}, {GND_2 n_reg[3]0__2/D[2]}, {GND_2 n_reg[3]0__2/D[1]}, {GND_2 n_reg[3]0__2/D[0]}, {<const0> n_reg[3]0__2/INMODE[4]}, {<const0> n_reg[3]0__2/INMODE[3]}, {<const0> n_reg[3]0__2/INMODE[2]}, {<const0> n_reg[3]0__2/INMODE[1]}, {<const0> n_reg[3]0__2/INMODE[0]}, {<const0> n_reg[3]0__2/MULTSIGNIN}, {<const1> n_reg[3]0__2/OPMODE[6]}, {<const0> n_reg[3]0__2/OPMODE[5]}, {<const1> n_reg[3]0__2/OPMODE[4]}, {<const0> n_reg[3]0__2/OPMODE[3]}, {<const1> n_reg[3]0__2/OPMODE[2]}, {<const0> n_reg[3]0__2/OPMODE[1]}, {<const1> n_reg[3]0__2/OPMODE[0]}, {n_reg[3]0__1_n_106 n_reg[3]0__2/PCIN[47]}, {n_reg[3]0__1_n_107 n_reg[3]0__2/PCIN[46]}, {n_reg[3]0__1_n_108 n_reg[3]0__2/PCIN[45]}, {n_reg[3]0__1_n_109 n_reg[3]0__2/PCIN[44]}, {n_reg[3]0__1_n_110 n_reg[3]0__2/PCIN[43]}, {n_reg[3]0__1_n_111 n_reg[3]0__2/PCIN[42]}, {n_reg[3]0__1_n_112 n_reg[3]0__2/PCIN[41]}, {n_reg[3]0__1_n_113 n_reg[3]0__2/PCIN[40]}, {n_reg[3]0__1_n_114 n_reg[3]0__2/PCIN[39]}, {n_reg[3]0__1_n_115 n_reg[3]0__2/PCIN[38]}, {n_reg[3]0__1_n_116 n_reg[3]0__2/PCIN[37]}, {n_reg[3]0__1_n_117 n_reg[3]0__2/PCIN[36]}, {n_reg[3]0__1_n_118 n_reg[3]0__2/PCIN[35]}, {n_reg[3]0__1_n_119 n_reg[3]0__2/PCIN[34]}, {n_reg[3]0__1_n_120 n_reg[3]0__2/PCIN[33]}, {n_reg[3]0__1_n_121 n_reg[3]0__2/PCIN[32]}, {n_reg[3]0__1_n_122 n_reg[3]0__2/PCIN[31]}, {n_reg[3]0__1_n_123 n_reg[3]0__2/PCIN[30]}, {n_reg[3]0__1_n_124 n_reg[3]0__2/PCIN[29]}, {n_reg[3]0__1_n_125 n_reg[3]0__2/PCIN[28]}, {n_reg[3]0__1_n_126 n_reg[3]0__2/PCIN[27]}, {n_reg[3]0__1_n_127 n_reg[3]0__2/PCIN[26]}, {n_reg[3]0__1_n_128 n_reg[3]0__2/PCIN[25]}, {n_reg[3]0__1_n_129 n_reg[3]0__2/PCIN[24]}, {n_reg[3]0__1_n_130 n_reg[3]0__2/PCIN[23]}, {n_reg[3]0__1_n_131 n_reg[3]0__2/PCIN[22]}, {n_reg[3]0__1_n_132 n_reg[3]0__2/PCIN[21]}, {n_reg[3]0__1_n_133 n_reg[3]0__2/PCIN[20]}, {n_reg[3]0__1_n_134 n_reg[3]0__2/PCIN[19]}, {n_reg[3]0__1_n_135 n_reg[3]0__2/PCIN[18]}, {n_reg[3]0__1_n_136 n_reg[3]0__2/PCIN[17]}, {n_reg[3]0__1_n_137 n_reg[3]0__2/PCIN[16]}, {n_reg[3]0__1_n_138 n_reg[3]0__2/PCIN[15]}, {n_reg[3]0__1_n_139 n_reg[3]0__2/PCIN[14]}, {n_reg[3]0__1_n_140 n_reg[3]0__2/PCIN[13]}, {n_reg[3]0__1_n_141 n_reg[3]0__2/PCIN[12]}, {n_reg[3]0__1_n_142 n_reg[3]0__2/PCIN[11]}, {n_reg[3]0__1_n_143 n_reg[3]0__2/PCIN[10]}, {n_reg[3]0__1_n_144 n_reg[3]0__2/PCIN[9]}, {n_reg[3]0__1_n_145 n_reg[3]0__2/PCIN[8]}, {n_reg[3]0__1_n_146 n_reg[3]0__2/PCIN[7]}, {n_reg[3]0__1_n_147 n_reg[3]0__2/PCIN[6]}, {n_reg[3]0__1_n_148 n_reg[3]0__2/PCIN[5]}, {n_reg[3]0__1_n_149 n_reg[3]0__2/PCIN[4]}, {n_reg[3]0__1_n_150 n_reg[3]0__2/PCIN[3]}, {n_reg[3]0__1_n_151 n_reg[3]0__2/PCIN[2]}, {n_reg[3]0__1_n_152 n_reg[3]0__2/PCIN[1]}, {n_reg[3]0__1_n_153 n_reg[3]0__2/PCIN[0]}, {<const0> n_reg[3]0__2/RSTA}, {<const0> n_reg[3]0__2/RSTALLCARRYIN}, {<const0> n_reg[3]0__2/RSTALUMODE}, {RSTA n_reg[3]0__2/RSTB}, {<const0> n_reg[3]0__2/RSTC}, {<const0> n_reg[3]0__2/RSTCTRL}, {<const0> n_reg[3]0__2/RSTD}, {<const0> n_reg[3]0__2/RSTINMODE}, {<const0> n_reg[3]0__2/RSTM}, {<const0> n_reg[3]0__2/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X1Y77, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 18x16 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

n_reg[3]0_i_1 - 
nets: {n_reg[3]0_i_1_n_0 n_reg[3]0_i_1/CO[3]}, { n_reg[3]0_i_1/CO[2]}, { n_reg[3]0_i_1/CO[1]}, { n_reg[3]0_i_1/CO[0]}, {n_next[2][16] n_reg[3]0_i_1/O[3]}, {n_next[2][15] n_reg[3]0_i_1/O[2]}, {n_next[2][14] n_reg[3]0_i_1/O[1]}, {n_next[2][13] n_reg[3]0_i_1/O[0]}, {n_reg[3]0_i_2_n_0 n_reg[3]0_i_1/CI}, {<const0> n_reg[3]0_i_1/CYINIT}, {n_reg[2]0__2_n_75 n_reg[3]0_i_1/DI[3]}, {n_reg[2]0__2_n_76 n_reg[3]0_i_1/DI[2]}, {n_reg[2]0__2_n_77 n_reg[3]0_i_1/DI[1]}, {n_reg[2]0__2_n_78 n_reg[3]0_i_1/DI[0]}, {n_reg[3]0_i_6_n_0 n_reg[3]0_i_1/S[3]}, {n_reg[3]0_i_7_n_0 n_reg[3]0_i_1/S[2]}, {n_reg[3]0_i_8_n_0 n_reg[3]0_i_1/S[1]}, {n_reg[3]0_i_9_n_0 n_reg[3]0_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X58Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_10 - 
nets: {n_reg[3]0_i_10_n_0 n_reg[3]0_i_10/O}, {n_reg[2]0__2_n_79 n_reg[3]0_i_10/I0}, {n_reg[2]0__0_n_96 n_reg[3]0_i_10/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_10__0 - 
nets: {n_reg[3]0_i_10__0_n_0 n_reg[3]0_i_10__0/O}, {n_reg[2]0__2_n_60 n_reg[3]0_i_10__0/I0}, {n_reg[2]0__0_n_77 n_reg[3]0_i_10__0/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_10__1 - 
nets: {n_reg[3]0_i_10__1_n_0 n_reg[3]0_i_10__1/O}, {n_reg[3]0_i_21__1_n_5 n_reg[3]0_i_10__1/I0}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y194, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_11 - 
nets: {n_reg[3]0_i_11_n_0 n_reg[3]0_i_11/O}, {n_reg[2]0__2_n_80 n_reg[3]0_i_11/I0}, {n_reg[2]0__0_n_97 n_reg[3]0_i_11/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_11__0 - 
nets: {n_reg[3]0_i_11__0_n_0 n_reg[3]0_i_11__0/O}, {n_reg[2]0__2_n_61 n_reg[3]0_i_11__0/I0}, {n_reg[2]0__0_n_78 n_reg[3]0_i_11__0/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_11__1 - 
nets: {n_reg[3]0_i_11__1_n_0 n_reg[3]0_i_11__1/O}, {n_reg[3]0_i_21__1_n_6 n_reg[3]0_i_11__1/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y194, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_12 - 
nets: {n_reg[3]0_i_12_n_0 n_reg[3]0_i_12/O}, {n_reg[2]0__2_n_81 n_reg[3]0_i_12/I0}, {n_reg[2]0__0_n_98 n_reg[3]0_i_12/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_12__0 - 
nets: {n_reg[3]0_i_12__0_n_0 n_reg[3]0_i_12__0/O}, {n_reg[2]0__2_n_62 n_reg[3]0_i_12__0/I0}, {n_reg[2]0__0_n_79 n_reg[3]0_i_12__0/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_12__1 - 
nets: {n_reg[3]0_i_12__1_n_0 n_reg[3]0_i_12__1/O}, {n_reg[3]0_i_21__1_n_7 n_reg[3]0_i_12__1/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y193, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_13 - 
nets: {n_reg[3]0_i_13_n_0 n_reg[3]0_i_13/O}, {n_reg[2]0__2_n_82 n_reg[3]0_i_13/I0}, {n_reg[2]0__0_n_99 n_reg[3]0_i_13/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_13__0 - 
nets: {n_reg[3]0_i_13__0_n_0 n_reg[3]0_i_13__0/O}, {n_reg[2]0__2_n_63 n_reg[3]0_i_13__0/I0}, {n_reg[2]0__0_n_80 n_reg[3]0_i_13__0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_13__1 - 
nets: {n_reg[3]0_i_13__1_n_0 n_reg[3]0_i_13__1/O}, {n_reg[3]0_i_22__1_n_4 n_reg[3]0_i_13__1/I0}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y193, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_14 - 
nets: {n_reg[3]0_i_14_n_0 n_reg[3]0_i_14/O}, {n_reg[2]0__2_n_83 n_reg[3]0_i_14/I0}, {n_reg[2]0__0_n_100 n_reg[3]0_i_14/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_14__0 - 
nets: {n_reg[3]0_i_14__0_n_0 n_reg[3]0_i_14__0/O}, {n_reg[2]0__2_n_64 n_reg[3]0_i_14__0/I0}, {n_reg[2]0__0_n_81 n_reg[3]0_i_14__0/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_14__1 - 
nets: {n_reg[3]0_i_14__1_n_0 n_reg[3]0_i_14__1/O}, {n_reg[3]0_i_22__1_n_5 n_reg[3]0_i_14__1/I0}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y193, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_15 - 
nets: {n_reg[3]0_i_15_n_0 n_reg[3]0_i_15/O}, {n_reg[2]0__2_n_84 n_reg[3]0_i_15/I0}, {n_reg[2]0__0_n_101 n_reg[3]0_i_15/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_15__0 - 
nets: {n_reg[3]0_i_15__0_n_0 n_reg[3]0_i_15__0/O}, {n_reg[2]0__2_n_65 n_reg[3]0_i_15__0/I0}, {n_reg[2]0__0_n_82 n_reg[3]0_i_15__0/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_15__1 - 
nets: {n_reg[3]0_i_15__1_n_0 n_reg[3]0_i_15__1/O}, {n_reg[3]0_i_22__1_n_6 n_reg[3]0_i_15__1/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y193, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_16 - 
nets: {n_reg[3]0_i_16_n_0 n_reg[3]0_i_16/O}, {n_reg[2]0__2_n_85 n_reg[3]0_i_16/I0}, {n_reg[2]0__0_n_102 n_reg[3]0_i_16/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_16__0 - 
nets: {n_reg[3]0_i_16__0_n_0 n_reg[3]0_i_16__0/O}, {n_reg[2]0__2_n_66 n_reg[3]0_i_16__0/I0}, {n_reg[2]0__0_n_83 n_reg[3]0_i_16__0/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_16__1 - 
nets: {n_reg[3]0_i_16__1_n_0 n_reg[3]0_i_16__1/O}, {n_reg[3]0_i_22__1_n_7 n_reg[3]0_i_16__1/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y192, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_17 - 
nets: {n_reg[3]0_i_17_n_0 n_reg[3]0_i_17/O}, {n_reg[2]0__2_n_86 n_reg[3]0_i_17/I0}, {n_reg[2]0__0_n_103 n_reg[3]0_i_17/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_17__0 - 
nets: {n_reg[3]0_i_17__0_n_0 n_reg[3]0_i_17__0/O}, {n_reg[2]0__2_n_67 n_reg[3]0_i_17__0/I0}, {n_reg[2]0__0_n_84 n_reg[3]0_i_17__0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y184, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_17__1 - 
nets: {n_reg[3]0_i_17__1_n_0 n_reg[3]0_i_17__1/O}, {n_reg[3]0_i_47_n_4 n_reg[3]0_i_17__1/I0}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y192, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_18 - 
nets: {n_reg[3]0_i_18_n_0 n_reg[3]0_i_18/O}, {n_reg[2]0__2_n_87 n_reg[3]0_i_18/I0}, {n_reg[2]0__0_n_104 n_reg[3]0_i_18/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_18__0 - 
nets: {n_reg[3]0_i_18__0_n_0 n_reg[3]0_i_18__0/O}, {n_reg[2]0__2_n_68 n_reg[3]0_i_18__0/I0}, {n_reg[2]0__0_n_85 n_reg[3]0_i_18__0/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y184, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_18__1 - 
nets: {n_reg[3]0_i_18__1_n_0 n_reg[3]0_i_18__1/O}, {n_reg[3]0_i_47_n_5 n_reg[3]0_i_18__1/I0}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y192, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_19 - 
nets: {n_reg[3]0_i_19_n_0 n_reg[3]0_i_19/O}, {n_reg[2]0__2_n_88 n_reg[3]0_i_19/I0}, {n_reg[2]0__0_n_105 n_reg[3]0_i_19/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_19__0 - 
nets: {n_reg[3]0_i_19__0_n_0 n_reg[3]0_i_19__0/O}, {n_reg[2]0__2_n_69 n_reg[3]0_i_19__0/I0}, {n_reg[2]0__0_n_86 n_reg[3]0_i_19__0/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y184, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_19__1 - 
nets: {n_reg[3]0_i_19__1_n_0 n_reg[3]0_i_19__1/O}, {n_reg[3]0_i_47_n_6 n_reg[3]0_i_19__1/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y192, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_1__0 - 
nets: { n_reg[3]0_i_1__0/CO[3]}, { n_reg[3]0_i_1__0/CO[2]}, { n_reg[3]0_i_1__0/CO[1]}, { n_reg[3]0_i_1__0/CO[0]}, { n_reg[3]0_i_1__0/O[3]}, {n_next[2][31] n_reg[3]0_i_1__0/O[2]}, {n_next[2][30] n_reg[3]0_i_1__0/O[1]}, {n_next[2][29] n_reg[3]0_i_1__0/O[0]}, {n_reg[3]0_i_2__0_n_0 n_reg[3]0_i_1__0/CI}, {<const0> n_reg[3]0_i_1__0/CYINIT}, {<const0> n_reg[3]0_i_1__0/DI[3]}, {<const0> n_reg[3]0_i_1__0/DI[2]}, {n_reg[2]0__2_n_61 n_reg[3]0_i_1__0/DI[1]}, {n_reg[2]0__2_n_62 n_reg[3]0_i_1__0/DI[0]}, {<const0> n_reg[3]0_i_1__0/S[3]}, {n_reg[3]0_i_10__0_n_0 n_reg[3]0_i_1__0/S[2]}, {n_reg[3]0_i_11__0_n_0 n_reg[3]0_i_1__0/S[1]}, {n_reg[3]0_i_12__0_n_0 n_reg[3]0_i_1__0/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X58Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_1__1 - 
nets: { n_reg[3]0_i_1__1/CO[3]}, {r_reg[2]0[31] n_reg[3]0_i_1__1/CO[2]}, { n_reg[3]0_i_1__1/CO[1]}, { n_reg[3]0_i_1__1/CO[0]}, { n_reg[3]0_i_1__1/O[3]}, { n_reg[3]0_i_1__1/O[2]}, {r_reg[2]0[30] n_reg[3]0_i_1__1/O[1]}, {r_reg[2]0[29] n_reg[3]0_i_1__1/O[0]}, {n_reg[3]0_i_2__1_n_0 n_reg[3]0_i_1__1/CI}, {<const0> n_reg[3]0_i_1__1/CYINIT}, {<const0> n_reg[3]0_i_1__1/DI[3]}, {<const0> n_reg[3]0_i_1__1/DI[2]}, {n_reg[3]0_i_5__0_n_0 n_reg[3]0_i_1__1/DI[1]}, {<const0> n_reg[3]0_i_1__1/DI[0]}, {<const0> n_reg[3]0_i_1__1/S[3]}, {<const1> n_reg[3]0_i_1__1/S[2]}, {n_reg[3]0_i_20__1_n_5 n_reg[3]0_i_1__1/S[1]}, {n_reg[3]0_i_7__0_n_0 n_reg[3]0_i_1__1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X62Y195, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_2 - 
nets: {n_reg[3]0_i_2_n_0 n_reg[3]0_i_2/CO[3]}, { n_reg[3]0_i_2/CO[2]}, { n_reg[3]0_i_2/CO[1]}, { n_reg[3]0_i_2/CO[0]}, {n_next[2][12] n_reg[3]0_i_2/O[3]}, {n_next[2][11] n_reg[3]0_i_2/O[2]}, {n_next[2][10] n_reg[3]0_i_2/O[1]}, {n_next[2][9] n_reg[3]0_i_2/O[0]}, {n_reg[3]0_i_3_n_0 n_reg[3]0_i_2/CI}, {<const0> n_reg[3]0_i_2/CYINIT}, {n_reg[2]0__2_n_79 n_reg[3]0_i_2/DI[3]}, {n_reg[2]0__2_n_80 n_reg[3]0_i_2/DI[2]}, {n_reg[2]0__2_n_81 n_reg[3]0_i_2/DI[1]}, {n_reg[2]0__2_n_82 n_reg[3]0_i_2/DI[0]}, {n_reg[3]0_i_10_n_0 n_reg[3]0_i_2/S[3]}, {n_reg[3]0_i_11_n_0 n_reg[3]0_i_2/S[2]}, {n_reg[3]0_i_12_n_0 n_reg[3]0_i_2/S[1]}, {n_reg[3]0_i_13_n_0 n_reg[3]0_i_2/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X58Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_20 - 
nets: {n_reg[3]0_i_20_n_0 n_reg[3]0_i_20/O}, {n_reg[2]0__2_n_89 n_reg[3]0_i_20/I0}, {n_reg[2]0_n_89 n_reg[3]0_i_20/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_20__0 - 
nets: {n_reg[3]0_i_20__0_n_0 n_reg[3]0_i_20__0/O}, {n_reg[2]0__2_n_70 n_reg[3]0_i_20__0/I0}, {n_reg[2]0__0_n_87 n_reg[3]0_i_20__0/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y184, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_20__1 - 
nets: { n_reg[3]0_i_20__1/CO[3]}, { n_reg[3]0_i_20__1/CO[2]}, { n_reg[3]0_i_20__1/CO[1]}, { n_reg[3]0_i_20__1/CO[0]}, { n_reg[3]0_i_20__1/O[3]}, {n_reg[3]0_i_20__1_n_5 n_reg[3]0_i_20__1/O[2]}, {n_reg[3]0_i_20__1_n_6 n_reg[3]0_i_20__1/O[1]}, {n_reg[3]0_i_20__1_n_7 n_reg[3]0_i_20__1/O[0]}, {n_reg[3]0_i_21__1_n_0 n_reg[3]0_i_20__1/CI}, {<const0> n_reg[3]0_i_20__1/CYINIT}, {<const0> n_reg[3]0_i_20__1/DI[3]}, {<const0> n_reg[3]0_i_20__1/DI[2]}, {r_reg[2]1__2_n_61 n_reg[3]0_i_20__1/DI[1]}, {r_reg[2]1__2_n_62 n_reg[3]0_i_20__1/DI[0]}, {<const0> n_reg[3]0_i_20__1/S[3]}, {n_reg[3]0_i_23__1_n_0 n_reg[3]0_i_20__1/S[2]}, {n_reg[3]0_i_24__1_n_0 n_reg[3]0_i_20__1/S[1]}, {n_reg[3]0_i_25__1_n_0 n_reg[3]0_i_20__1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X79Y195, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_21 - 
nets: {n_reg[3]0_i_21_n_0 n_reg[3]0_i_21/O}, {n_reg[2]0__2_n_90 n_reg[3]0_i_21/I0}, {n_reg[2]0_n_90 n_reg[3]0_i_21/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_21__0 - 
nets: {n_reg[3]0_i_21__0_n_0 n_reg[3]0_i_21__0/O}, {n_reg[2]0__2_n_71 n_reg[3]0_i_21__0/I0}, {n_reg[2]0__0_n_88 n_reg[3]0_i_21__0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y183, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_21__1 - 
nets: {n_reg[3]0_i_21__1_n_0 n_reg[3]0_i_21__1/CO[3]}, { n_reg[3]0_i_21__1/CO[2]}, { n_reg[3]0_i_21__1/CO[1]}, { n_reg[3]0_i_21__1/CO[0]}, {n_reg[3]0_i_21__1_n_4 n_reg[3]0_i_21__1/O[3]}, {n_reg[3]0_i_21__1_n_5 n_reg[3]0_i_21__1/O[2]}, {n_reg[3]0_i_21__1_n_6 n_reg[3]0_i_21__1/O[1]}, {n_reg[3]0_i_21__1_n_7 n_reg[3]0_i_21__1/O[0]}, {n_reg[3]0_i_22__1_n_0 n_reg[3]0_i_21__1/CI}, {<const0> n_reg[3]0_i_21__1/CYINIT}, {r_reg[2]1__2_n_63 n_reg[3]0_i_21__1/DI[3]}, {r_reg[2]1__2_n_64 n_reg[3]0_i_21__1/DI[2]}, {r_reg[2]1__2_n_65 n_reg[3]0_i_21__1/DI[1]}, {r_reg[2]1__2_n_66 n_reg[3]0_i_21__1/DI[0]}, {n_reg[3]0_i_26__1_n_0 n_reg[3]0_i_21__1/S[3]}, {n_reg[3]0_i_27__1_n_0 n_reg[3]0_i_21__1/S[2]}, {n_reg[3]0_i_28__1_n_0 n_reg[3]0_i_21__1/S[1]}, {n_reg[3]0_i_29__1_n_0 n_reg[3]0_i_21__1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X79Y194, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_22 - 
nets: {n_reg[3]0_i_22_n_0 n_reg[3]0_i_22/CO[3]}, { n_reg[3]0_i_22/CO[2]}, { n_reg[3]0_i_22/CO[1]}, { n_reg[3]0_i_22/CO[0]}, { n_reg[3]0_i_22/O[3]}, { n_reg[3]0_i_22/O[2]}, { n_reg[3]0_i_22/O[1]}, { n_reg[3]0_i_22/O[0]}, {n_reg[3]0_i_27_n_0 n_reg[3]0_i_22/CI}, {<const0> n_reg[3]0_i_22/CYINIT}, {n_reg[2]0__2_n_95 n_reg[3]0_i_22/DI[3]}, {n_reg[2]0__2_n_96 n_reg[3]0_i_22/DI[2]}, {n_reg[2]0__2_n_97 n_reg[3]0_i_22/DI[1]}, {n_reg[2]0__2_n_98 n_reg[3]0_i_22/DI[0]}, {n_reg[3]0_i_28_n_0 n_reg[3]0_i_22/S[3]}, {n_reg[3]0_i_29_n_0 n_reg[3]0_i_22/S[2]}, {n_reg[3]0_i_30_n_0 n_reg[3]0_i_22/S[1]}, {n_reg[3]0_i_31_n_0 n_reg[3]0_i_22/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X58Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_22__0 - 
nets: {n_reg[3]0_i_22__0_n_0 n_reg[3]0_i_22__0/O}, {n_reg[2]0__2_n_72 n_reg[3]0_i_22__0/I0}, {n_reg[2]0__0_n_89 n_reg[3]0_i_22__0/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y183, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_22__1 - 
nets: {n_reg[3]0_i_22__1_n_0 n_reg[3]0_i_22__1/CO[3]}, { n_reg[3]0_i_22__1/CO[2]}, { n_reg[3]0_i_22__1/CO[1]}, { n_reg[3]0_i_22__1/CO[0]}, {n_reg[3]0_i_22__1_n_4 n_reg[3]0_i_22__1/O[3]}, {n_reg[3]0_i_22__1_n_5 n_reg[3]0_i_22__1/O[2]}, {n_reg[3]0_i_22__1_n_6 n_reg[3]0_i_22__1/O[1]}, {n_reg[3]0_i_22__1_n_7 n_reg[3]0_i_22__1/O[0]}, {n_reg[3]0_i_47_n_0 n_reg[3]0_i_22__1/CI}, {<const0> n_reg[3]0_i_22__1/CYINIT}, {r_reg[2]1__2_n_67 n_reg[3]0_i_22__1/DI[3]}, {r_reg[2]1__2_n_68 n_reg[3]0_i_22__1/DI[2]}, {r_reg[2]1__2_n_69 n_reg[3]0_i_22__1/DI[1]}, {r_reg[2]1__2_n_70 n_reg[3]0_i_22__1/DI[0]}, {n_reg[3]0_i_30__1_n_0 n_reg[3]0_i_22__1/S[3]}, {n_reg[3]0_i_31__1_n_0 n_reg[3]0_i_22__1/S[2]}, {n_reg[3]0_i_32__1_n_0 n_reg[3]0_i_22__1/S[1]}, {n_reg[3]0_i_33__1_n_0 n_reg[3]0_i_22__1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X79Y193, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_23 - 
nets: {n_reg[3]0_i_23_n_0 n_reg[3]0_i_23/O}, {n_reg[2]0__2_n_91 n_reg[3]0_i_23/I0}, {n_reg[2]0_n_91 n_reg[3]0_i_23/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_23__0 - 
nets: {n_reg[3]0_i_23__0_n_0 n_reg[3]0_i_23__0/O}, {n_reg[2]0__2_n_73 n_reg[3]0_i_23__0/I0}, {n_reg[2]0__0_n_90 n_reg[3]0_i_23__0/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y183, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_23__1 - 
nets: {n_reg[3]0_i_23__1_n_0 n_reg[3]0_i_23__1/O}, {r_reg[2]1__2_n_60 n_reg[3]0_i_23__1/I0}, {r_reg[2]1__0_n_77 n_reg[3]0_i_23__1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y195, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_24 - 
nets: {n_reg[3]0_i_24_n_0 n_reg[3]0_i_24/O}, {n_reg[2]0__2_n_92 n_reg[3]0_i_24/I0}, {n_reg[2]0_n_92 n_reg[3]0_i_24/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_24__0 - 
nets: {n_reg[3]0_i_24__0_n_0 n_reg[3]0_i_24__0/O}, {n_reg[2]0__2_n_74 n_reg[3]0_i_24__0/I0}, {n_reg[2]0__0_n_91 n_reg[3]0_i_24__0/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y183, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_24__1 - 
nets: {n_reg[3]0_i_24__1_n_0 n_reg[3]0_i_24__1/O}, {r_reg[2]1__2_n_61 n_reg[3]0_i_24__1/I0}, {r_reg[2]1__0_n_78 n_reg[3]0_i_24__1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y195, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_25 - 
nets: {n_reg[3]0_i_25_n_0 n_reg[3]0_i_25/O}, {n_reg[2]0__2_n_93 n_reg[3]0_i_25/I0}, {n_reg[2]0_n_93 n_reg[3]0_i_25/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_25__0 - 
nets: {n_reg[3]0_i_25__0_n_0 n_reg[3]0_i_25__0/O}, {n_reg[3]0_i_47_n_7 n_reg[3]0_i_25__0/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y191, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_25__1 - 
nets: {n_reg[3]0_i_25__1_n_0 n_reg[3]0_i_25__1/O}, {r_reg[2]1__2_n_62 n_reg[3]0_i_25__1/I0}, {r_reg[2]1__0_n_79 n_reg[3]0_i_25__1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y195, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_26 - 
nets: {n_reg[3]0_i_26_n_0 n_reg[3]0_i_26/O}, {n_reg[2]0__2_n_94 n_reg[3]0_i_26/I0}, {n_reg[2]0_n_94 n_reg[3]0_i_26/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_26__0 - 
nets: {n_reg[3]0_i_26__0_n_0 n_reg[3]0_i_26__0/O}, {n_reg[3]0_i_48_n_4 n_reg[3]0_i_26__0/I0}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y191, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_26__1 - 
nets: {n_reg[3]0_i_26__1_n_0 n_reg[3]0_i_26__1/O}, {r_reg[2]1__2_n_63 n_reg[3]0_i_26__1/I0}, {r_reg[2]1__0_n_80 n_reg[3]0_i_26__1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y194, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_27 - 
nets: {n_reg[3]0_i_27_n_0 n_reg[3]0_i_27/CO[3]}, { n_reg[3]0_i_27/CO[2]}, { n_reg[3]0_i_27/CO[1]}, { n_reg[3]0_i_27/CO[0]}, { n_reg[3]0_i_27/O[3]}, { n_reg[3]0_i_27/O[2]}, { n_reg[3]0_i_27/O[1]}, { n_reg[3]0_i_27/O[0]}, {n_reg[3]0_i_32_n_0 n_reg[3]0_i_27/CI}, {<const0> n_reg[3]0_i_27/CYINIT}, {n_reg[2]0__2_n_99 n_reg[3]0_i_27/DI[3]}, {n_reg[2]0__2_n_100 n_reg[3]0_i_27/DI[2]}, {n_reg[2]0__2_n_101 n_reg[3]0_i_27/DI[1]}, {n_reg[2]0__2_n_102 n_reg[3]0_i_27/DI[0]}, {n_reg[3]0_i_33_n_0 n_reg[3]0_i_27/S[3]}, {n_reg[3]0_i_34_n_0 n_reg[3]0_i_27/S[2]}, {n_reg[3]0_i_35_n_0 n_reg[3]0_i_27/S[1]}, {n_reg[3]0_i_36_n_0 n_reg[3]0_i_27/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X58Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_27__0 - 
nets: {n_reg[3]0_i_27__0_n_0 n_reg[3]0_i_27__0/O}, {n_reg[3]0_i_48_n_5 n_reg[3]0_i_27__0/I0}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y191, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_27__1 - 
nets: {n_reg[3]0_i_27__1_n_0 n_reg[3]0_i_27__1/O}, {r_reg[2]1__2_n_64 n_reg[3]0_i_27__1/I0}, {r_reg[2]1__0_n_81 n_reg[3]0_i_27__1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y194, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_28 - 
nets: {n_reg[3]0_i_28_n_0 n_reg[3]0_i_28/O}, {n_reg[2]0__2_n_95 n_reg[3]0_i_28/I0}, {n_reg[2]0_n_95 n_reg[3]0_i_28/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_28__0 - 
nets: {n_reg[3]0_i_28__0_n_0 n_reg[3]0_i_28__0/O}, {n_reg[3]0_i_48_n_6 n_reg[3]0_i_28__0/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y191, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_28__1 - 
nets: {n_reg[3]0_i_28__1_n_0 n_reg[3]0_i_28__1/O}, {r_reg[2]1__2_n_65 n_reg[3]0_i_28__1/I0}, {r_reg[2]1__0_n_82 n_reg[3]0_i_28__1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y194, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_29 - 
nets: {n_reg[3]0_i_29_n_0 n_reg[3]0_i_29/O}, {n_reg[2]0__2_n_96 n_reg[3]0_i_29/I0}, {n_reg[2]0_n_96 n_reg[3]0_i_29/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_29__0 - 
nets: {n_reg[3]0_i_29__0_n_0 n_reg[3]0_i_29__0/O}, {n_reg[3]0_i_48_n_7 n_reg[3]0_i_29__0/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y190, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_29__1 - 
nets: {n_reg[3]0_i_29__1_n_0 n_reg[3]0_i_29__1/O}, {r_reg[2]1__2_n_66 n_reg[3]0_i_29__1/I0}, {r_reg[2]1__0_n_83 n_reg[3]0_i_29__1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y194, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_2__0 - 
nets: {n_reg[3]0_i_2__0_n_0 n_reg[3]0_i_2__0/CO[3]}, { n_reg[3]0_i_2__0/CO[2]}, { n_reg[3]0_i_2__0/CO[1]}, { n_reg[3]0_i_2__0/CO[0]}, {n_next[2][28] n_reg[3]0_i_2__0/O[3]}, {n_next[2][27] n_reg[3]0_i_2__0/O[2]}, {n_next[2][26] n_reg[3]0_i_2__0/O[1]}, {n_next[2][25] n_reg[3]0_i_2__0/O[0]}, {n_reg[3]0_i_3__0_n_0 n_reg[3]0_i_2__0/CI}, {<const0> n_reg[3]0_i_2__0/CYINIT}, {n_reg[2]0__2_n_63 n_reg[3]0_i_2__0/DI[3]}, {n_reg[2]0__2_n_64 n_reg[3]0_i_2__0/DI[2]}, {n_reg[2]0__2_n_65 n_reg[3]0_i_2__0/DI[1]}, {n_reg[2]0__2_n_66 n_reg[3]0_i_2__0/DI[0]}, {n_reg[3]0_i_13__0_n_0 n_reg[3]0_i_2__0/S[3]}, {n_reg[3]0_i_14__0_n_0 n_reg[3]0_i_2__0/S[2]}, {n_reg[3]0_i_15__0_n_0 n_reg[3]0_i_2__0/S[1]}, {n_reg[3]0_i_16__0_n_0 n_reg[3]0_i_2__0/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X58Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_2__1 - 
nets: {n_reg[3]0_i_2__1_n_0 n_reg[3]0_i_2__1/CO[3]}, { n_reg[3]0_i_2__1/CO[2]}, { n_reg[3]0_i_2__1/CO[1]}, { n_reg[3]0_i_2__1/CO[0]}, {r_reg[2]0[28] n_reg[3]0_i_2__1/O[3]}, {r_reg[2]0[27] n_reg[3]0_i_2__1/O[2]}, {r_reg[2]0[26] n_reg[3]0_i_2__1/O[1]}, {r_reg[2]0[25] n_reg[3]0_i_2__1/O[0]}, {n_reg[3]0_i_3__1_n_0 n_reg[3]0_i_2__1/CI}, {<const0> n_reg[3]0_i_2__1/CYINIT}, {<const0> n_reg[3]0_i_2__1/DI[3]}, {<const0> n_reg[3]0_i_2__1/DI[2]}, {<const0> n_reg[3]0_i_2__1/DI[1]}, {<const0> n_reg[3]0_i_2__1/DI[0]}, {n_reg[3]0_i_8__0_n_0 n_reg[3]0_i_2__1/S[3]}, {n_reg[3]0_i_9__0_n_0 n_reg[3]0_i_2__1/S[2]}, {n_reg[3]0_i_10__1_n_0 n_reg[3]0_i_2__1/S[1]}, {n_reg[3]0_i_11__1_n_0 n_reg[3]0_i_2__1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X62Y194, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_3 - 
nets: {n_reg[3]0_i_3_n_0 n_reg[3]0_i_3/CO[3]}, { n_reg[3]0_i_3/CO[2]}, { n_reg[3]0_i_3/CO[1]}, { n_reg[3]0_i_3/CO[0]}, {n_next[2][8] n_reg[3]0_i_3/O[3]}, {n_next[2][7] n_reg[3]0_i_3/O[2]}, {n_next[2][6] n_reg[3]0_i_3/O[1]}, {n_next[2][5] n_reg[3]0_i_3/O[0]}, {n_reg[3]0_i_4_n_0 n_reg[3]0_i_3/CI}, {<const0> n_reg[3]0_i_3/CYINIT}, {n_reg[2]0__2_n_83 n_reg[3]0_i_3/DI[3]}, {n_reg[2]0__2_n_84 n_reg[3]0_i_3/DI[2]}, {n_reg[2]0__2_n_85 n_reg[3]0_i_3/DI[1]}, {n_reg[2]0__2_n_86 n_reg[3]0_i_3/DI[0]}, {n_reg[3]0_i_14_n_0 n_reg[3]0_i_3/S[3]}, {n_reg[3]0_i_15_n_0 n_reg[3]0_i_3/S[2]}, {n_reg[3]0_i_16_n_0 n_reg[3]0_i_3/S[1]}, {n_reg[3]0_i_17_n_0 n_reg[3]0_i_3/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X58Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_30 - 
nets: {n_reg[3]0_i_30_n_0 n_reg[3]0_i_30/O}, {n_reg[2]0__2_n_97 n_reg[3]0_i_30/I0}, {n_reg[2]0_n_97 n_reg[3]0_i_30/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_30__0 - 
nets: {n_reg[3]0_i_30__0_n_0 n_reg[3]0_i_30__0/O}, {n_reg[3]0_i_49_n_4 n_reg[3]0_i_30__0/I0}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y190, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_30__1 - 
nets: {n_reg[3]0_i_30__1_n_0 n_reg[3]0_i_30__1/O}, {r_reg[2]1__2_n_67 n_reg[3]0_i_30__1/I0}, {r_reg[2]1__0_n_84 n_reg[3]0_i_30__1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y193, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_31 - 
nets: {n_reg[3]0_i_31_n_0 n_reg[3]0_i_31/O}, {n_reg[2]0__2_n_98 n_reg[3]0_i_31/I0}, {n_reg[2]0_n_98 n_reg[3]0_i_31/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_31__0 - 
nets: {n_reg[3]0_i_31__0_n_0 n_reg[3]0_i_31__0/O}, {n_reg[3]0_i_49_n_5 n_reg[3]0_i_31__0/I0}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y190, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_31__1 - 
nets: {n_reg[3]0_i_31__1_n_0 n_reg[3]0_i_31__1/O}, {r_reg[2]1__2_n_68 n_reg[3]0_i_31__1/I0}, {r_reg[2]1__0_n_85 n_reg[3]0_i_31__1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y193, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_32 - 
nets: {n_reg[3]0_i_32_n_0 n_reg[3]0_i_32/CO[3]}, { n_reg[3]0_i_32/CO[2]}, { n_reg[3]0_i_32/CO[1]}, { n_reg[3]0_i_32/CO[0]}, { n_reg[3]0_i_32/O[3]}, { n_reg[3]0_i_32/O[2]}, { n_reg[3]0_i_32/O[1]}, { n_reg[3]0_i_32/O[0]}, {<const0> n_reg[3]0_i_32/CI}, {<const0> n_reg[3]0_i_32/CYINIT}, {n_reg[2]0__2_n_103 n_reg[3]0_i_32/DI[3]}, {n_reg[2]0__2_n_104 n_reg[3]0_i_32/DI[2]}, {n_reg[2]0__2_n_105 n_reg[3]0_i_32/DI[1]}, {<const0> n_reg[3]0_i_32/DI[0]}, {n_reg[3]0_i_37_n_0 n_reg[3]0_i_32/S[3]}, {n_reg[3]0_i_38_n_0 n_reg[3]0_i_32/S[2]}, {n_reg[3]0_i_39_n_0 n_reg[3]0_i_32/S[1]}, {n_reg[2]0__1_n_89 n_reg[3]0_i_32/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X58Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_32__0 - 
nets: {n_reg[3]0_i_32__0_n_0 n_reg[3]0_i_32__0/O}, {n_reg[3]0_i_49_n_6 n_reg[3]0_i_32__0/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y190, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_32__1 - 
nets: {n_reg[3]0_i_32__1_n_0 n_reg[3]0_i_32__1/O}, {r_reg[2]1__2_n_69 n_reg[3]0_i_32__1/I0}, {r_reg[2]1__0_n_86 n_reg[3]0_i_32__1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y193, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_33 - 
nets: {n_reg[3]0_i_33_n_0 n_reg[3]0_i_33/O}, {n_reg[2]0__2_n_99 n_reg[3]0_i_33/I0}, {n_reg[2]0_n_99 n_reg[3]0_i_33/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_33__0 - 
nets: {n_reg[3]0_i_33__0_n_0 n_reg[3]0_i_33__0/O}, {n_reg[3]0_i_49_n_7 n_reg[3]0_i_33__0/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y189, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_33__1 - 
nets: {n_reg[3]0_i_33__1_n_0 n_reg[3]0_i_33__1/O}, {r_reg[2]1__2_n_70 n_reg[3]0_i_33__1/I0}, {r_reg[2]1__0_n_87 n_reg[3]0_i_33__1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y193, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_34 - 
nets: {n_reg[3]0_i_34_n_0 n_reg[3]0_i_34/O}, {n_reg[2]0__2_n_100 n_reg[3]0_i_34/I0}, {n_reg[2]0_n_100 n_reg[3]0_i_34/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_34__0 - 
nets: {n_reg[3]0_i_34__0_n_0 n_reg[3]0_i_34__0/O}, {n_reg[3]0_i_50_n_4 n_reg[3]0_i_34__0/I0}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y189, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_35 - 
nets: {n_reg[3]0_i_35_n_0 n_reg[3]0_i_35/O}, {n_reg[2]0__2_n_101 n_reg[3]0_i_35/I0}, {n_reg[2]0_n_101 n_reg[3]0_i_35/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_35__0 - 
nets: {n_reg[3]0_i_35__0_n_0 n_reg[3]0_i_35__0/O}, {n_reg[3]0_i_50_n_5 n_reg[3]0_i_35__0/I0}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y189, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_36 - 
nets: {n_reg[3]0_i_36_n_0 n_reg[3]0_i_36/O}, {n_reg[2]0__2_n_102 n_reg[3]0_i_36/I0}, {n_reg[2]0_n_102 n_reg[3]0_i_36/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_36__0 - 
nets: {n_reg[3]0_i_36__0_n_0 n_reg[3]0_i_36__0/O}, {n_reg[3]0_i_50_n_6 n_reg[3]0_i_36__0/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y189, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_37 - 
nets: {n_reg[3]0_i_37_n_0 n_reg[3]0_i_37/O}, {n_reg[2]0__2_n_103 n_reg[3]0_i_37/I0}, {n_reg[2]0_n_103 n_reg[3]0_i_37/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_37__0 - 
nets: {n_reg[3]0_i_37__0_n_0 n_reg[3]0_i_37__0/O}, {n_reg[3]0_i_9__1_n_7 n_reg[3]0_i_37__0/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X63Y188, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_38 - 
nets: {n_reg[3]0_i_38_n_0 n_reg[3]0_i_38/O}, {n_reg[2]0__2_n_104 n_reg[3]0_i_38/I0}, {n_reg[2]0_n_104 n_reg[3]0_i_38/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_38__0 - 
nets: {n_reg[3]0_i_38__0_n_0 n_reg[3]0_i_38__0/O}, {n_reg[3]0_i_50_n_7 n_reg[3]0_i_38__0/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y188, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_39 - 
nets: {n_reg[3]0_i_39_n_0 n_reg[3]0_i_39/O}, {n_reg[2]0__2_n_105 n_reg[3]0_i_39/I0}, {n_reg[2]0_n_105 n_reg[3]0_i_39/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_39__0 - 
nets: {n_reg[3]0_i_39__0_n_0 n_reg[3]0_i_39__0/O}, {n_reg[3]0_i_9__1_n_4 n_reg[3]0_i_39__0/I0}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y188, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_3__0 - 
nets: {n_reg[3]0_i_3__0_n_0 n_reg[3]0_i_3__0/CO[3]}, { n_reg[3]0_i_3__0/CO[2]}, { n_reg[3]0_i_3__0/CO[1]}, { n_reg[3]0_i_3__0/CO[0]}, {n_next[2][24] n_reg[3]0_i_3__0/O[3]}, {n_next[2][23] n_reg[3]0_i_3__0/O[2]}, {n_next[2][22] n_reg[3]0_i_3__0/O[1]}, {n_next[2][21] n_reg[3]0_i_3__0/O[0]}, {n_reg[3]0_i_4__0_n_0 n_reg[3]0_i_3__0/CI}, {<const0> n_reg[3]0_i_3__0/CYINIT}, {n_reg[2]0__2_n_67 n_reg[3]0_i_3__0/DI[3]}, {n_reg[2]0__2_n_68 n_reg[3]0_i_3__0/DI[2]}, {n_reg[2]0__2_n_69 n_reg[3]0_i_3__0/DI[1]}, {n_reg[2]0__2_n_70 n_reg[3]0_i_3__0/DI[0]}, {n_reg[3]0_i_17__0_n_0 n_reg[3]0_i_3__0/S[3]}, {n_reg[3]0_i_18__0_n_0 n_reg[3]0_i_3__0/S[2]}, {n_reg[3]0_i_19__0_n_0 n_reg[3]0_i_3__0/S[1]}, {n_reg[3]0_i_20__0_n_0 n_reg[3]0_i_3__0/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X58Y184, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_3__1 - 
nets: {n_reg[3]0_i_3__1_n_0 n_reg[3]0_i_3__1/CO[3]}, { n_reg[3]0_i_3__1/CO[2]}, { n_reg[3]0_i_3__1/CO[1]}, { n_reg[3]0_i_3__1/CO[0]}, {r_reg[2]0[24] n_reg[3]0_i_3__1/O[3]}, {r_reg[2]0[23] n_reg[3]0_i_3__1/O[2]}, {r_reg[2]0[22] n_reg[3]0_i_3__1/O[1]}, {r_reg[2]0[21] n_reg[3]0_i_3__1/O[0]}, {n_reg[3]0_i_4__1_n_0 n_reg[3]0_i_3__1/CI}, {<const0> n_reg[3]0_i_3__1/CYINIT}, {<const0> n_reg[3]0_i_3__1/DI[3]}, {<const0> n_reg[3]0_i_3__1/DI[2]}, {<const0> n_reg[3]0_i_3__1/DI[1]}, {<const0> n_reg[3]0_i_3__1/DI[0]}, {n_reg[3]0_i_12__1_n_0 n_reg[3]0_i_3__1/S[3]}, {n_reg[3]0_i_13__1_n_0 n_reg[3]0_i_3__1/S[2]}, {n_reg[3]0_i_14__1_n_0 n_reg[3]0_i_3__1/S[1]}, {n_reg[3]0_i_15__1_n_0 n_reg[3]0_i_3__1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X62Y193, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_4 - 
nets: {n_reg[3]0_i_4_n_0 n_reg[3]0_i_4/CO[3]}, { n_reg[3]0_i_4/CO[2]}, { n_reg[3]0_i_4/CO[1]}, { n_reg[3]0_i_4/CO[0]}, {n_next[2][4] n_reg[3]0_i_4/O[3]}, {n_next[2][3] n_reg[3]0_i_4/O[2]}, {n_next[2][2] n_reg[3]0_i_4/O[1]}, {n_next[2][1] n_reg[3]0_i_4/O[0]}, {n_reg[3]0_i_5_n_0 n_reg[3]0_i_4/CI}, {<const0> n_reg[3]0_i_4/CYINIT}, {n_reg[2]0__2_n_87 n_reg[3]0_i_4/DI[3]}, {n_reg[2]0__2_n_88 n_reg[3]0_i_4/DI[2]}, {n_reg[2]0__2_n_89 n_reg[3]0_i_4/DI[1]}, {n_reg[2]0__2_n_90 n_reg[3]0_i_4/DI[0]}, {n_reg[3]0_i_18_n_0 n_reg[3]0_i_4/S[3]}, {n_reg[3]0_i_19_n_0 n_reg[3]0_i_4/S[2]}, {n_reg[3]0_i_20_n_0 n_reg[3]0_i_4/S[1]}, {n_reg[3]0_i_21_n_0 n_reg[3]0_i_4/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X58Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_40 - 
nets: {n_reg[3]0_i_40_n_0 n_reg[3]0_i_40/O}, {n_reg[3]0_i_9__1_n_5 n_reg[3]0_i_40/I0}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y188, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_41 - 
nets: {n_reg[3]0_i_41_n_0 n_reg[3]0_i_41/O}, {n_reg[3]0_i_9__1_n_6 n_reg[3]0_i_41/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y188, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_42 - 
nets: {n_reg[3]0_i_42_n_0 n_reg[3]0_i_42/CO[3]}, { n_reg[3]0_i_42/CO[2]}, { n_reg[3]0_i_42/CO[1]}, { n_reg[3]0_i_42/CO[0]}, { n_reg[3]0_i_42/O[3]}, { n_reg[3]0_i_42/O[2]}, { n_reg[3]0_i_42/O[1]}, { n_reg[3]0_i_42/O[0]}, {n_reg[3]0_i_51_n_0 n_reg[3]0_i_42/CI}, {<const0> n_reg[3]0_i_42/CYINIT}, {r_reg[2]1__2_n_91 n_reg[3]0_i_42/DI[3]}, {r_reg[2]1__2_n_92 n_reg[3]0_i_42/DI[2]}, {r_reg[2]1__2_n_93 n_reg[3]0_i_42/DI[1]}, {r_reg[2]1__2_n_94 n_reg[3]0_i_42/DI[0]}, {n_reg[3]0_i_52_n_0 n_reg[3]0_i_42/S[3]}, {n_reg[3]0_i_53_n_0 n_reg[3]0_i_42/S[2]}, {n_reg[3]0_i_54_n_0 n_reg[3]0_i_42/S[1]}, {n_reg[3]0_i_55_n_0 n_reg[3]0_i_42/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X79Y187, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_43 - 
nets: {n_reg[3]0_i_43_n_0 n_reg[3]0_i_43/O}, {r_reg[2]1__2_n_87 n_reg[3]0_i_43/I0}, {r_reg[2]1__0_n_104 n_reg[3]0_i_43/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y188, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_44 - 
nets: {n_reg[3]0_i_44_n_0 n_reg[3]0_i_44/O}, {r_reg[2]1__2_n_88 n_reg[3]0_i_44/I0}, {r_reg[2]1__0_n_105 n_reg[3]0_i_44/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y188, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_45 - 
nets: {n_reg[3]0_i_45_n_0 n_reg[3]0_i_45/O}, {r_reg[2]1__2_n_89 n_reg[3]0_i_45/I0}, {r_reg[2]1_n_89 n_reg[3]0_i_45/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y188, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_46 - 
nets: {n_reg[3]0_i_46_n_0 n_reg[3]0_i_46/O}, {r_reg[2]1__2_n_90 n_reg[3]0_i_46/I0}, {r_reg[2]1_n_90 n_reg[3]0_i_46/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y188, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_47 - 
nets: {n_reg[3]0_i_47_n_0 n_reg[3]0_i_47/CO[3]}, { n_reg[3]0_i_47/CO[2]}, { n_reg[3]0_i_47/CO[1]}, { n_reg[3]0_i_47/CO[0]}, {n_reg[3]0_i_47_n_4 n_reg[3]0_i_47/O[3]}, {n_reg[3]0_i_47_n_5 n_reg[3]0_i_47/O[2]}, {n_reg[3]0_i_47_n_6 n_reg[3]0_i_47/O[1]}, {n_reg[3]0_i_47_n_7 n_reg[3]0_i_47/O[0]}, {n_reg[3]0_i_48_n_0 n_reg[3]0_i_47/CI}, {<const0> n_reg[3]0_i_47/CYINIT}, {r_reg[2]1__2_n_71 n_reg[3]0_i_47/DI[3]}, {r_reg[2]1__2_n_72 n_reg[3]0_i_47/DI[2]}, {r_reg[2]1__2_n_73 n_reg[3]0_i_47/DI[1]}, {r_reg[2]1__2_n_74 n_reg[3]0_i_47/DI[0]}, {n_reg[3]0_i_56_n_0 n_reg[3]0_i_47/S[3]}, {n_reg[3]0_i_57_n_0 n_reg[3]0_i_47/S[2]}, {n_reg[3]0_i_58_n_0 n_reg[3]0_i_47/S[1]}, {n_reg[3]0_i_59_n_0 n_reg[3]0_i_47/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X79Y192, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_48 - 
nets: {n_reg[3]0_i_48_n_0 n_reg[3]0_i_48/CO[3]}, { n_reg[3]0_i_48/CO[2]}, { n_reg[3]0_i_48/CO[1]}, { n_reg[3]0_i_48/CO[0]}, {n_reg[3]0_i_48_n_4 n_reg[3]0_i_48/O[3]}, {n_reg[3]0_i_48_n_5 n_reg[3]0_i_48/O[2]}, {n_reg[3]0_i_48_n_6 n_reg[3]0_i_48/O[1]}, {n_reg[3]0_i_48_n_7 n_reg[3]0_i_48/O[0]}, {n_reg[3]0_i_49_n_0 n_reg[3]0_i_48/CI}, {<const0> n_reg[3]0_i_48/CYINIT}, {r_reg[2]1__2_n_75 n_reg[3]0_i_48/DI[3]}, {r_reg[2]1__2_n_76 n_reg[3]0_i_48/DI[2]}, {r_reg[2]1__2_n_77 n_reg[3]0_i_48/DI[1]}, {r_reg[2]1__2_n_78 n_reg[3]0_i_48/DI[0]}, {n_reg[3]0_i_60_n_0 n_reg[3]0_i_48/S[3]}, {n_reg[3]0_i_61_n_0 n_reg[3]0_i_48/S[2]}, {n_reg[3]0_i_62_n_0 n_reg[3]0_i_48/S[1]}, {n_reg[3]0_i_63_n_0 n_reg[3]0_i_48/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X79Y191, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_49 - 
nets: {n_reg[3]0_i_49_n_0 n_reg[3]0_i_49/CO[3]}, { n_reg[3]0_i_49/CO[2]}, { n_reg[3]0_i_49/CO[1]}, { n_reg[3]0_i_49/CO[0]}, {n_reg[3]0_i_49_n_4 n_reg[3]0_i_49/O[3]}, {n_reg[3]0_i_49_n_5 n_reg[3]0_i_49/O[2]}, {n_reg[3]0_i_49_n_6 n_reg[3]0_i_49/O[1]}, {n_reg[3]0_i_49_n_7 n_reg[3]0_i_49/O[0]}, {n_reg[3]0_i_50_n_0 n_reg[3]0_i_49/CI}, {<const0> n_reg[3]0_i_49/CYINIT}, {r_reg[2]1__2_n_79 n_reg[3]0_i_49/DI[3]}, {r_reg[2]1__2_n_80 n_reg[3]0_i_49/DI[2]}, {r_reg[2]1__2_n_81 n_reg[3]0_i_49/DI[1]}, {r_reg[2]1__2_n_82 n_reg[3]0_i_49/DI[0]}, {n_reg[3]0_i_64_n_0 n_reg[3]0_i_49/S[3]}, {n_reg[3]0_i_65_n_0 n_reg[3]0_i_49/S[2]}, {n_reg[3]0_i_66_n_0 n_reg[3]0_i_49/S[1]}, {n_reg[3]0_i_67_n_0 n_reg[3]0_i_49/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X79Y190, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_4__0 - 
nets: {n_reg[3]0_i_4__0_n_0 n_reg[3]0_i_4__0/CO[3]}, { n_reg[3]0_i_4__0/CO[2]}, { n_reg[3]0_i_4__0/CO[1]}, { n_reg[3]0_i_4__0/CO[0]}, {n_next[2][20] n_reg[3]0_i_4__0/O[3]}, {n_next[2][19] n_reg[3]0_i_4__0/O[2]}, {n_next[2][18] n_reg[3]0_i_4__0/O[1]}, {n_next[2][17] n_reg[3]0_i_4__0/O[0]}, {n_reg[3]0_i_1_n_0 n_reg[3]0_i_4__0/CI}, {<const0> n_reg[3]0_i_4__0/CYINIT}, {n_reg[2]0__2_n_71 n_reg[3]0_i_4__0/DI[3]}, {n_reg[2]0__2_n_72 n_reg[3]0_i_4__0/DI[2]}, {n_reg[2]0__2_n_73 n_reg[3]0_i_4__0/DI[1]}, {n_reg[2]0__2_n_74 n_reg[3]0_i_4__0/DI[0]}, {n_reg[3]0_i_21__0_n_0 n_reg[3]0_i_4__0/S[3]}, {n_reg[3]0_i_22__0_n_0 n_reg[3]0_i_4__0/S[2]}, {n_reg[3]0_i_23__0_n_0 n_reg[3]0_i_4__0/S[1]}, {n_reg[3]0_i_24__0_n_0 n_reg[3]0_i_4__0/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X58Y183, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_4__1 - 
nets: {n_reg[3]0_i_4__1_n_0 n_reg[3]0_i_4__1/CO[3]}, { n_reg[3]0_i_4__1/CO[2]}, { n_reg[3]0_i_4__1/CO[1]}, { n_reg[3]0_i_4__1/CO[0]}, {r_reg[2]0[20] n_reg[3]0_i_4__1/O[3]}, {r_reg[2]0[19] n_reg[3]0_i_4__1/O[2]}, {r_reg[2]0[18] n_reg[3]0_i_4__1/O[1]}, {r_reg[2]0[17] n_reg[3]0_i_4__1/O[0]}, {n_reg[3]0_i_5__1_n_0 n_reg[3]0_i_4__1/CI}, {<const0> n_reg[3]0_i_4__1/CYINIT}, {<const0> n_reg[3]0_i_4__1/DI[3]}, {<const0> n_reg[3]0_i_4__1/DI[2]}, {<const0> n_reg[3]0_i_4__1/DI[1]}, {<const0> n_reg[3]0_i_4__1/DI[0]}, {n_reg[3]0_i_16__1_n_0 n_reg[3]0_i_4__1/S[3]}, {n_reg[3]0_i_17__1_n_0 n_reg[3]0_i_4__1/S[2]}, {n_reg[3]0_i_18__1_n_0 n_reg[3]0_i_4__1/S[1]}, {n_reg[3]0_i_19__1_n_0 n_reg[3]0_i_4__1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X62Y192, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_5 - 
nets: {n_reg[3]0_i_5_n_0 n_reg[3]0_i_5/CO[3]}, { n_reg[3]0_i_5/CO[2]}, { n_reg[3]0_i_5/CO[1]}, { n_reg[3]0_i_5/CO[0]}, {n_next[2][0] n_reg[3]0_i_5/O[3]}, { n_reg[3]0_i_5/O[2]}, { n_reg[3]0_i_5/O[1]}, { n_reg[3]0_i_5/O[0]}, {n_reg[3]0_i_22_n_0 n_reg[3]0_i_5/CI}, {<const0> n_reg[3]0_i_5/CYINIT}, {n_reg[2]0__2_n_91 n_reg[3]0_i_5/DI[3]}, {n_reg[2]0__2_n_92 n_reg[3]0_i_5/DI[2]}, {n_reg[2]0__2_n_93 n_reg[3]0_i_5/DI[1]}, {n_reg[2]0__2_n_94 n_reg[3]0_i_5/DI[0]}, {n_reg[3]0_i_23_n_0 n_reg[3]0_i_5/S[3]}, {n_reg[3]0_i_24_n_0 n_reg[3]0_i_5/S[2]}, {n_reg[3]0_i_25_n_0 n_reg[3]0_i_5/S[1]}, {n_reg[3]0_i_26_n_0 n_reg[3]0_i_5/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X58Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_50 - 
nets: {n_reg[3]0_i_50_n_0 n_reg[3]0_i_50/CO[3]}, { n_reg[3]0_i_50/CO[2]}, { n_reg[3]0_i_50/CO[1]}, { n_reg[3]0_i_50/CO[0]}, {n_reg[3]0_i_50_n_4 n_reg[3]0_i_50/O[3]}, {n_reg[3]0_i_50_n_5 n_reg[3]0_i_50/O[2]}, {n_reg[3]0_i_50_n_6 n_reg[3]0_i_50/O[1]}, {n_reg[3]0_i_50_n_7 n_reg[3]0_i_50/O[0]}, {n_reg[3]0_i_9__1_n_0 n_reg[3]0_i_50/CI}, {<const0> n_reg[3]0_i_50/CYINIT}, {r_reg[2]1__2_n_83 n_reg[3]0_i_50/DI[3]}, {r_reg[2]1__2_n_84 n_reg[3]0_i_50/DI[2]}, {r_reg[2]1__2_n_85 n_reg[3]0_i_50/DI[1]}, {r_reg[2]1__2_n_86 n_reg[3]0_i_50/DI[0]}, {n_reg[3]0_i_68_n_0 n_reg[3]0_i_50/S[3]}, {n_reg[3]0_i_69_n_0 n_reg[3]0_i_50/S[2]}, {n_reg[3]0_i_70_n_0 n_reg[3]0_i_50/S[1]}, {n_reg[3]0_i_71_n_0 n_reg[3]0_i_50/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X79Y189, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_51 - 
nets: {n_reg[3]0_i_51_n_0 n_reg[3]0_i_51/CO[3]}, { n_reg[3]0_i_51/CO[2]}, { n_reg[3]0_i_51/CO[1]}, { n_reg[3]0_i_51/CO[0]}, { n_reg[3]0_i_51/O[3]}, { n_reg[3]0_i_51/O[2]}, { n_reg[3]0_i_51/O[1]}, { n_reg[3]0_i_51/O[0]}, {n_reg[3]0_i_72_n_0 n_reg[3]0_i_51/CI}, {<const0> n_reg[3]0_i_51/CYINIT}, {r_reg[2]1__2_n_95 n_reg[3]0_i_51/DI[3]}, {r_reg[2]1__2_n_96 n_reg[3]0_i_51/DI[2]}, {r_reg[2]1__2_n_97 n_reg[3]0_i_51/DI[1]}, {r_reg[2]1__2_n_98 n_reg[3]0_i_51/DI[0]}, {n_reg[3]0_i_73_n_0 n_reg[3]0_i_51/S[3]}, {n_reg[3]0_i_74_n_0 n_reg[3]0_i_51/S[2]}, {n_reg[3]0_i_75_n_0 n_reg[3]0_i_51/S[1]}, {n_reg[3]0_i_76_n_0 n_reg[3]0_i_51/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X79Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_52 - 
nets: {n_reg[3]0_i_52_n_0 n_reg[3]0_i_52/O}, {r_reg[2]1__2_n_91 n_reg[3]0_i_52/I0}, {r_reg[2]1_n_91 n_reg[3]0_i_52/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y187, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_53 - 
nets: {n_reg[3]0_i_53_n_0 n_reg[3]0_i_53/O}, {r_reg[2]1__2_n_92 n_reg[3]0_i_53/I0}, {r_reg[2]1_n_92 n_reg[3]0_i_53/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y187, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_54 - 
nets: {n_reg[3]0_i_54_n_0 n_reg[3]0_i_54/O}, {r_reg[2]1__2_n_93 n_reg[3]0_i_54/I0}, {r_reg[2]1_n_93 n_reg[3]0_i_54/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y187, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_55 - 
nets: {n_reg[3]0_i_55_n_0 n_reg[3]0_i_55/O}, {r_reg[2]1__2_n_94 n_reg[3]0_i_55/I0}, {r_reg[2]1_n_94 n_reg[3]0_i_55/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y187, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_56 - 
nets: {n_reg[3]0_i_56_n_0 n_reg[3]0_i_56/O}, {r_reg[2]1__2_n_71 n_reg[3]0_i_56/I0}, {r_reg[2]1__0_n_88 n_reg[3]0_i_56/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y192, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_57 - 
nets: {n_reg[3]0_i_57_n_0 n_reg[3]0_i_57/O}, {r_reg[2]1__2_n_72 n_reg[3]0_i_57/I0}, {r_reg[2]1__0_n_89 n_reg[3]0_i_57/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y192, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_58 - 
nets: {n_reg[3]0_i_58_n_0 n_reg[3]0_i_58/O}, {r_reg[2]1__2_n_73 n_reg[3]0_i_58/I0}, {r_reg[2]1__0_n_90 n_reg[3]0_i_58/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y192, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_59 - 
nets: {n_reg[3]0_i_59_n_0 n_reg[3]0_i_59/O}, {r_reg[2]1__2_n_74 n_reg[3]0_i_59/I0}, {r_reg[2]1__0_n_91 n_reg[3]0_i_59/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y192, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_5__0 - 
nets: {n_reg[3]0_i_5__0_n_0 n_reg[3]0_i_5__0/O}, {n_reg[3]0_i_20__1_n_5 n_reg[3]0_i_5__0/I0}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y195, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_5__1 - 
nets: {n_reg[3]0_i_5__1_n_0 n_reg[3]0_i_5__1/CO[3]}, { n_reg[3]0_i_5__1/CO[2]}, { n_reg[3]0_i_5__1/CO[1]}, { n_reg[3]0_i_5__1/CO[0]}, {r_reg[2]0[16] n_reg[3]0_i_5__1/O[3]}, {r_reg[2]0[15] n_reg[3]0_i_5__1/O[2]}, {r_reg[2]0[14] n_reg[3]0_i_5__1/O[1]}, {r_reg[2]0[13] n_reg[3]0_i_5__1/O[0]}, {n_reg[3]0_i_6__0_n_0 n_reg[3]0_i_5__1/CI}, {<const0> n_reg[3]0_i_5__1/CYINIT}, {<const0> n_reg[3]0_i_5__1/DI[3]}, {<const0> n_reg[3]0_i_5__1/DI[2]}, {<const0> n_reg[3]0_i_5__1/DI[1]}, {<const0> n_reg[3]0_i_5__1/DI[0]}, {n_reg[3]0_i_25__0_n_0 n_reg[3]0_i_5__1/S[3]}, {n_reg[3]0_i_26__0_n_0 n_reg[3]0_i_5__1/S[2]}, {n_reg[3]0_i_27__0_n_0 n_reg[3]0_i_5__1/S[1]}, {n_reg[3]0_i_28__0_n_0 n_reg[3]0_i_5__1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X62Y191, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_6 - 
nets: {n_reg[3]0_i_6_n_0 n_reg[3]0_i_6/O}, {n_reg[2]0__2_n_75 n_reg[3]0_i_6/I0}, {n_reg[2]0__0_n_92 n_reg[3]0_i_6/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_60 - 
nets: {n_reg[3]0_i_60_n_0 n_reg[3]0_i_60/O}, {r_reg[2]1__2_n_75 n_reg[3]0_i_60/I0}, {r_reg[2]1__0_n_92 n_reg[3]0_i_60/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y191, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_61 - 
nets: {n_reg[3]0_i_61_n_0 n_reg[3]0_i_61/O}, {r_reg[2]1__2_n_76 n_reg[3]0_i_61/I0}, {r_reg[2]1__0_n_93 n_reg[3]0_i_61/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y191, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_62 - 
nets: {n_reg[3]0_i_62_n_0 n_reg[3]0_i_62/O}, {r_reg[2]1__2_n_77 n_reg[3]0_i_62/I0}, {r_reg[2]1__0_n_94 n_reg[3]0_i_62/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y191, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_63 - 
nets: {n_reg[3]0_i_63_n_0 n_reg[3]0_i_63/O}, {r_reg[2]1__2_n_78 n_reg[3]0_i_63/I0}, {r_reg[2]1__0_n_95 n_reg[3]0_i_63/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y191, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_64 - 
nets: {n_reg[3]0_i_64_n_0 n_reg[3]0_i_64/O}, {r_reg[2]1__2_n_79 n_reg[3]0_i_64/I0}, {r_reg[2]1__0_n_96 n_reg[3]0_i_64/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y190, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_65 - 
nets: {n_reg[3]0_i_65_n_0 n_reg[3]0_i_65/O}, {r_reg[2]1__2_n_80 n_reg[3]0_i_65/I0}, {r_reg[2]1__0_n_97 n_reg[3]0_i_65/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y190, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_66 - 
nets: {n_reg[3]0_i_66_n_0 n_reg[3]0_i_66/O}, {r_reg[2]1__2_n_81 n_reg[3]0_i_66/I0}, {r_reg[2]1__0_n_98 n_reg[3]0_i_66/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y190, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_67 - 
nets: {n_reg[3]0_i_67_n_0 n_reg[3]0_i_67/O}, {r_reg[2]1__2_n_82 n_reg[3]0_i_67/I0}, {r_reg[2]1__0_n_99 n_reg[3]0_i_67/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y190, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_68 - 
nets: {n_reg[3]0_i_68_n_0 n_reg[3]0_i_68/O}, {r_reg[2]1__2_n_83 n_reg[3]0_i_68/I0}, {r_reg[2]1__0_n_100 n_reg[3]0_i_68/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y189, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_69 - 
nets: {n_reg[3]0_i_69_n_0 n_reg[3]0_i_69/O}, {r_reg[2]1__2_n_84 n_reg[3]0_i_69/I0}, {r_reg[2]1__0_n_101 n_reg[3]0_i_69/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y189, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_6__0 - 
nets: {n_reg[3]0_i_6__0_n_0 n_reg[3]0_i_6__0/CO[3]}, { n_reg[3]0_i_6__0/CO[2]}, { n_reg[3]0_i_6__0/CO[1]}, { n_reg[3]0_i_6__0/CO[0]}, {r_reg[2]0[12] n_reg[3]0_i_6__0/O[3]}, {r_reg[2]0[11] n_reg[3]0_i_6__0/O[2]}, {r_reg[2]0[10] n_reg[3]0_i_6__0/O[1]}, {r_reg[2]0[9] n_reg[3]0_i_6__0/O[0]}, {n_reg[3]0_i_7__1_n_0 n_reg[3]0_i_6__0/CI}, {<const0> n_reg[3]0_i_6__0/CYINIT}, {<const0> n_reg[3]0_i_6__0/DI[3]}, {<const0> n_reg[3]0_i_6__0/DI[2]}, {<const0> n_reg[3]0_i_6__0/DI[1]}, {<const0> n_reg[3]0_i_6__0/DI[0]}, {n_reg[3]0_i_29__0_n_0 n_reg[3]0_i_6__0/S[3]}, {n_reg[3]0_i_30__0_n_0 n_reg[3]0_i_6__0/S[2]}, {n_reg[3]0_i_31__0_n_0 n_reg[3]0_i_6__0/S[1]}, {n_reg[3]0_i_32__0_n_0 n_reg[3]0_i_6__0/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X62Y190, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_7 - 
nets: {n_reg[3]0_i_7_n_0 n_reg[3]0_i_7/O}, {n_reg[2]0__2_n_76 n_reg[3]0_i_7/I0}, {n_reg[2]0__0_n_93 n_reg[3]0_i_7/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_70 - 
nets: {n_reg[3]0_i_70_n_0 n_reg[3]0_i_70/O}, {r_reg[2]1__2_n_85 n_reg[3]0_i_70/I0}, {r_reg[2]1__0_n_102 n_reg[3]0_i_70/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y189, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_71 - 
nets: {n_reg[3]0_i_71_n_0 n_reg[3]0_i_71/O}, {r_reg[2]1__2_n_86 n_reg[3]0_i_71/I0}, {r_reg[2]1__0_n_103 n_reg[3]0_i_71/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y189, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_72 - 
nets: {n_reg[3]0_i_72_n_0 n_reg[3]0_i_72/CO[3]}, { n_reg[3]0_i_72/CO[2]}, { n_reg[3]0_i_72/CO[1]}, { n_reg[3]0_i_72/CO[0]}, { n_reg[3]0_i_72/O[3]}, { n_reg[3]0_i_72/O[2]}, { n_reg[3]0_i_72/O[1]}, { n_reg[3]0_i_72/O[0]}, {n_reg[3]0_i_77_n_0 n_reg[3]0_i_72/CI}, {<const0> n_reg[3]0_i_72/CYINIT}, {r_reg[2]1__2_n_99 n_reg[3]0_i_72/DI[3]}, {r_reg[2]1__2_n_100 n_reg[3]0_i_72/DI[2]}, {r_reg[2]1__2_n_101 n_reg[3]0_i_72/DI[1]}, {r_reg[2]1__2_n_102 n_reg[3]0_i_72/DI[0]}, {n_reg[3]0_i_78_n_0 n_reg[3]0_i_72/S[3]}, {n_reg[3]0_i_79_n_0 n_reg[3]0_i_72/S[2]}, {n_reg[3]0_i_80_n_0 n_reg[3]0_i_72/S[1]}, {n_reg[3]0_i_81_n_0 n_reg[3]0_i_72/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X79Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_73 - 
nets: {n_reg[3]0_i_73_n_0 n_reg[3]0_i_73/O}, {r_reg[2]1__2_n_95 n_reg[3]0_i_73/I0}, {r_reg[2]1_n_95 n_reg[3]0_i_73/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_74 - 
nets: {n_reg[3]0_i_74_n_0 n_reg[3]0_i_74/O}, {r_reg[2]1__2_n_96 n_reg[3]0_i_74/I0}, {r_reg[2]1_n_96 n_reg[3]0_i_74/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_75 - 
nets: {n_reg[3]0_i_75_n_0 n_reg[3]0_i_75/O}, {r_reg[2]1__2_n_97 n_reg[3]0_i_75/I0}, {r_reg[2]1_n_97 n_reg[3]0_i_75/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_76 - 
nets: {n_reg[3]0_i_76_n_0 n_reg[3]0_i_76/O}, {r_reg[2]1__2_n_98 n_reg[3]0_i_76/I0}, {r_reg[2]1_n_98 n_reg[3]0_i_76/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_77 - 
nets: {n_reg[3]0_i_77_n_0 n_reg[3]0_i_77/CO[3]}, { n_reg[3]0_i_77/CO[2]}, { n_reg[3]0_i_77/CO[1]}, { n_reg[3]0_i_77/CO[0]}, { n_reg[3]0_i_77/O[3]}, { n_reg[3]0_i_77/O[2]}, { n_reg[3]0_i_77/O[1]}, { n_reg[3]0_i_77/O[0]}, {<const0> n_reg[3]0_i_77/CI}, {<const0> n_reg[3]0_i_77/CYINIT}, {r_reg[2]1__2_n_103 n_reg[3]0_i_77/DI[3]}, {r_reg[2]1__2_n_104 n_reg[3]0_i_77/DI[2]}, {r_reg[2]1__2_n_105 n_reg[3]0_i_77/DI[1]}, {<const0> n_reg[3]0_i_77/DI[0]}, {n_reg[3]0_i_82_n_0 n_reg[3]0_i_77/S[3]}, {n_reg[3]0_i_83_n_0 n_reg[3]0_i_77/S[2]}, {n_reg[3]0_i_84_n_0 n_reg[3]0_i_77/S[1]}, {r_reg[2]1__1_n_89 n_reg[3]0_i_77/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X79Y184, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_78 - 
nets: {n_reg[3]0_i_78_n_0 n_reg[3]0_i_78/O}, {r_reg[2]1__2_n_99 n_reg[3]0_i_78/I0}, {r_reg[2]1_n_99 n_reg[3]0_i_78/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_79 - 
nets: {n_reg[3]0_i_79_n_0 n_reg[3]0_i_79/O}, {r_reg[2]1__2_n_100 n_reg[3]0_i_79/I0}, {r_reg[2]1_n_100 n_reg[3]0_i_79/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_7__0 - 
nets: {n_reg[3]0_i_7__0_n_0 n_reg[3]0_i_7__0/O}, {n_reg[3]0_i_20__1_n_6 n_reg[3]0_i_7__0/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y195, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_7__1 - 
nets: {n_reg[3]0_i_7__1_n_0 n_reg[3]0_i_7__1/CO[3]}, { n_reg[3]0_i_7__1/CO[2]}, { n_reg[3]0_i_7__1/CO[1]}, { n_reg[3]0_i_7__1/CO[0]}, {r_reg[2]0[8] n_reg[3]0_i_7__1/O[3]}, {r_reg[2]0[7] n_reg[3]0_i_7__1/O[2]}, {r_reg[2]0[6] n_reg[3]0_i_7__1/O[1]}, {r_reg[2]0[5] n_reg[3]0_i_7__1/O[0]}, {n_reg[3]0_i_8__1_n_0 n_reg[3]0_i_7__1/CI}, {<const0> n_reg[3]0_i_7__1/CYINIT}, {<const0> n_reg[3]0_i_7__1/DI[3]}, {<const0> n_reg[3]0_i_7__1/DI[2]}, {<const0> n_reg[3]0_i_7__1/DI[1]}, {<const0> n_reg[3]0_i_7__1/DI[0]}, {n_reg[3]0_i_33__0_n_0 n_reg[3]0_i_7__1/S[3]}, {n_reg[3]0_i_34__0_n_0 n_reg[3]0_i_7__1/S[2]}, {n_reg[3]0_i_35__0_n_0 n_reg[3]0_i_7__1/S[1]}, {n_reg[3]0_i_36__0_n_0 n_reg[3]0_i_7__1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X62Y189, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_8 - 
nets: {n_reg[3]0_i_8_n_0 n_reg[3]0_i_8/O}, {n_reg[2]0__2_n_77 n_reg[3]0_i_8/I0}, {n_reg[2]0__0_n_94 n_reg[3]0_i_8/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_80 - 
nets: {n_reg[3]0_i_80_n_0 n_reg[3]0_i_80/O}, {r_reg[2]1__2_n_101 n_reg[3]0_i_80/I0}, {r_reg[2]1_n_101 n_reg[3]0_i_80/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_81 - 
nets: {n_reg[3]0_i_81_n_0 n_reg[3]0_i_81/O}, {r_reg[2]1__2_n_102 n_reg[3]0_i_81/I0}, {r_reg[2]1_n_102 n_reg[3]0_i_81/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_82 - 
nets: {n_reg[3]0_i_82_n_0 n_reg[3]0_i_82/O}, {r_reg[2]1__2_n_103 n_reg[3]0_i_82/I0}, {r_reg[2]1_n_103 n_reg[3]0_i_82/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y184, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_83 - 
nets: {n_reg[3]0_i_83_n_0 n_reg[3]0_i_83/O}, {r_reg[2]1__2_n_104 n_reg[3]0_i_83/I0}, {r_reg[2]1_n_104 n_reg[3]0_i_83/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y184, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_84 - 
nets: {n_reg[3]0_i_84_n_0 n_reg[3]0_i_84/O}, {r_reg[2]1__2_n_105 n_reg[3]0_i_84/I0}, {r_reg[2]1_n_105 n_reg[3]0_i_84/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X79Y184, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_8__0 - 
nets: {n_reg[3]0_i_8__0_n_0 n_reg[3]0_i_8__0/O}, {n_reg[3]0_i_20__1_n_7 n_reg[3]0_i_8__0/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y194, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_8__1 - 
nets: {n_reg[3]0_i_8__1_n_0 n_reg[3]0_i_8__1/CO[3]}, { n_reg[3]0_i_8__1/CO[2]}, { n_reg[3]0_i_8__1/CO[1]}, { n_reg[3]0_i_8__1/CO[0]}, {r_reg[2]0[4] n_reg[3]0_i_8__1/O[3]}, {r_reg[2]0[3] n_reg[3]0_i_8__1/O[2]}, {r_reg[2]0[2] n_reg[3]0_i_8__1/O[1]}, {r_reg[2]0[1] n_reg[3]0_i_8__1/O[0]}, {<const0> n_reg[3]0_i_8__1/CI}, {n_reg[3]0_i_37__0_n_0 n_reg[3]0_i_8__1/CYINIT}, {<const0> n_reg[3]0_i_8__1/DI[3]}, {<const0> n_reg[3]0_i_8__1/DI[2]}, {<const0> n_reg[3]0_i_8__1/DI[1]}, {<const0> n_reg[3]0_i_8__1/DI[0]}, {n_reg[3]0_i_38__0_n_0 n_reg[3]0_i_8__1/S[3]}, {n_reg[3]0_i_39__0_n_0 n_reg[3]0_i_8__1/S[2]}, {n_reg[3]0_i_40_n_0 n_reg[3]0_i_8__1/S[1]}, {n_reg[3]0_i_41_n_0 n_reg[3]0_i_8__1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X62Y188, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3]0_i_9 - 
nets: {n_reg[3]0_i_9_n_0 n_reg[3]0_i_9/O}, {n_reg[2]0__2_n_78 n_reg[3]0_i_9/I0}, {n_reg[2]0__0_n_95 n_reg[3]0_i_9/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X58Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

n_reg[3]0_i_9__0 - 
nets: {n_reg[3]0_i_9__0_n_0 n_reg[3]0_i_9__0/O}, {n_reg[3]0_i_21__1_n_4 n_reg[3]0_i_9__0/I0}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X62Y194, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

n_reg[3]0_i_9__1 - 
nets: {n_reg[3]0_i_9__1_n_0 n_reg[3]0_i_9__1/CO[3]}, { n_reg[3]0_i_9__1/CO[2]}, { n_reg[3]0_i_9__1/CO[1]}, { n_reg[3]0_i_9__1/CO[0]}, {n_reg[3]0_i_9__1_n_4 n_reg[3]0_i_9__1/O[3]}, {n_reg[3]0_i_9__1_n_5 n_reg[3]0_i_9__1/O[2]}, {n_reg[3]0_i_9__1_n_6 n_reg[3]0_i_9__1/O[1]}, {n_reg[3]0_i_9__1_n_7 n_reg[3]0_i_9__1/O[0]}, {n_reg[3]0_i_42_n_0 n_reg[3]0_i_9__1/CI}, {<const0> n_reg[3]0_i_9__1/CYINIT}, {r_reg[2]1__2_n_87 n_reg[3]0_i_9__1/DI[3]}, {r_reg[2]1__2_n_88 n_reg[3]0_i_9__1/DI[2]}, {r_reg[2]1__2_n_89 n_reg[3]0_i_9__1/DI[1]}, {r_reg[2]1__2_n_90 n_reg[3]0_i_9__1/DI[0]}, {n_reg[3]0_i_43_n_0 n_reg[3]0_i_9__1/S[3]}, {n_reg[3]0_i_44_n_0 n_reg[3]0_i_9__1/S[2]}, {n_reg[3]0_i_45_n_0 n_reg[3]0_i_9__1/S[1]}, {n_reg[3]0_i_46_n_0 n_reg[3]0_i_9__1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X79Y188, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3][0] - 
nets: {Z[0] n_reg[3][0]/Q}, {clk n_reg[3][0]/C}, {<const1> n_reg[3][0]/CE}, {n_next[3][0] n_reg[3][0]/D}, {RSTA n_reg[3][0]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y188, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][0]_i_1 - 
nets: {n_reg[3][0]_i_1_n_0 n_reg[3][0]_i_1/CO[3]}, { n_reg[3][0]_i_1/CO[2]}, { n_reg[3][0]_i_1/CO[1]}, { n_reg[3][0]_i_1/CO[0]}, {n_next[3][0] n_reg[3][0]_i_1/O[3]}, { n_reg[3][0]_i_1/O[2]}, { n_reg[3][0]_i_1/O[1]}, { n_reg[3][0]_i_1/O[0]}, {n_reg[3][0]_i_2_n_0 n_reg[3][0]_i_1/CI}, {<const0> n_reg[3][0]_i_1/CYINIT}, {n_reg[3]0__2_n_91 n_reg[3][0]_i_1/DI[3]}, {n_reg[3]0__2_n_92 n_reg[3][0]_i_1/DI[2]}, {n_reg[3]0__2_n_93 n_reg[3][0]_i_1/DI[1]}, {n_reg[3]0__2_n_94 n_reg[3][0]_i_1/DI[0]}, {n[3][0]_i_3_n_0 n_reg[3][0]_i_1/S[3]}, {n[3][0]_i_4_n_0 n_reg[3][0]_i_1/S[2]}, {n[3][0]_i_5_n_0 n_reg[3][0]_i_1/S[1]}, {n[3][0]_i_6_n_0 n_reg[3][0]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X59Y188, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3][0]_i_12 - 
nets: {n_reg[3][0]_i_12_n_0 n_reg[3][0]_i_12/CO[3]}, { n_reg[3][0]_i_12/CO[2]}, { n_reg[3][0]_i_12/CO[1]}, { n_reg[3][0]_i_12/CO[0]}, { n_reg[3][0]_i_12/O[3]}, { n_reg[3][0]_i_12/O[2]}, { n_reg[3][0]_i_12/O[1]}, { n_reg[3][0]_i_12/O[0]}, {<const0> n_reg[3][0]_i_12/CI}, {<const0> n_reg[3][0]_i_12/CYINIT}, {n_reg[3]0__2_n_103 n_reg[3][0]_i_12/DI[3]}, {n_reg[3]0__2_n_104 n_reg[3][0]_i_12/DI[2]}, {n_reg[3]0__2_n_105 n_reg[3][0]_i_12/DI[1]}, {<const0> n_reg[3][0]_i_12/DI[0]}, {n[3][0]_i_17_n_0 n_reg[3][0]_i_12/S[3]}, {n[3][0]_i_18_n_0 n_reg[3][0]_i_12/S[2]}, {n[3][0]_i_19_n_0 n_reg[3][0]_i_12/S[1]}, {n_reg[3]0__1_n_89 n_reg[3][0]_i_12/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X59Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3][0]_i_2 - 
nets: {n_reg[3][0]_i_2_n_0 n_reg[3][0]_i_2/CO[3]}, { n_reg[3][0]_i_2/CO[2]}, { n_reg[3][0]_i_2/CO[1]}, { n_reg[3][0]_i_2/CO[0]}, { n_reg[3][0]_i_2/O[3]}, { n_reg[3][0]_i_2/O[2]}, { n_reg[3][0]_i_2/O[1]}, { n_reg[3][0]_i_2/O[0]}, {n_reg[3][0]_i_7_n_0 n_reg[3][0]_i_2/CI}, {<const0> n_reg[3][0]_i_2/CYINIT}, {n_reg[3]0__2_n_95 n_reg[3][0]_i_2/DI[3]}, {n_reg[3]0__2_n_96 n_reg[3][0]_i_2/DI[2]}, {n_reg[3]0__2_n_97 n_reg[3][0]_i_2/DI[1]}, {n_reg[3]0__2_n_98 n_reg[3][0]_i_2/DI[0]}, {n[3][0]_i_8_n_0 n_reg[3][0]_i_2/S[3]}, {n[3][0]_i_9_n_0 n_reg[3][0]_i_2/S[2]}, {n[3][0]_i_10_n_0 n_reg[3][0]_i_2/S[1]}, {n[3][0]_i_11_n_0 n_reg[3][0]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X59Y187, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3][0]_i_7 - 
nets: {n_reg[3][0]_i_7_n_0 n_reg[3][0]_i_7/CO[3]}, { n_reg[3][0]_i_7/CO[2]}, { n_reg[3][0]_i_7/CO[1]}, { n_reg[3][0]_i_7/CO[0]}, { n_reg[3][0]_i_7/O[3]}, { n_reg[3][0]_i_7/O[2]}, { n_reg[3][0]_i_7/O[1]}, { n_reg[3][0]_i_7/O[0]}, {n_reg[3][0]_i_12_n_0 n_reg[3][0]_i_7/CI}, {<const0> n_reg[3][0]_i_7/CYINIT}, {n_reg[3]0__2_n_99 n_reg[3][0]_i_7/DI[3]}, {n_reg[3]0__2_n_100 n_reg[3][0]_i_7/DI[2]}, {n_reg[3]0__2_n_101 n_reg[3][0]_i_7/DI[1]}, {n_reg[3]0__2_n_102 n_reg[3][0]_i_7/DI[0]}, {n[3][0]_i_13_n_0 n_reg[3][0]_i_7/S[3]}, {n[3][0]_i_14_n_0 n_reg[3][0]_i_7/S[2]}, {n[3][0]_i_15_n_0 n_reg[3][0]_i_7/S[1]}, {n[3][0]_i_16_n_0 n_reg[3][0]_i_7/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X59Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3][10] - 
nets: {Z[10] n_reg[3][10]/Q}, {clk n_reg[3][10]/C}, {<const1> n_reg[3][10]/CE}, {n_next[3][10] n_reg[3][10]/D}, {RSTA n_reg[3][10]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y191, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][11] - 
nets: {Z[11] n_reg[3][11]/Q}, {clk n_reg[3][11]/C}, {<const1> n_reg[3][11]/CE}, {n_next[3][11] n_reg[3][11]/D}, {RSTA n_reg[3][11]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y191, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][12] - 
nets: {Z[12] n_reg[3][12]/Q}, {clk n_reg[3][12]/C}, {<const1> n_reg[3][12]/CE}, {n_next[3][12] n_reg[3][12]/D}, {RSTA n_reg[3][12]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y191, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][12]_i_1 - 
nets: {n_reg[3][12]_i_1_n_0 n_reg[3][12]_i_1/CO[3]}, { n_reg[3][12]_i_1/CO[2]}, { n_reg[3][12]_i_1/CO[1]}, { n_reg[3][12]_i_1/CO[0]}, {n_next[3][12] n_reg[3][12]_i_1/O[3]}, {n_next[3][11] n_reg[3][12]_i_1/O[2]}, {n_next[3][10] n_reg[3][12]_i_1/O[1]}, {n_next[3][9] n_reg[3][12]_i_1/O[0]}, {n_reg[3][8]_i_1_n_0 n_reg[3][12]_i_1/CI}, {<const0> n_reg[3][12]_i_1/CYINIT}, {n_reg[3]0__2_n_79 n_reg[3][12]_i_1/DI[3]}, {n_reg[3]0__2_n_80 n_reg[3][12]_i_1/DI[2]}, {n_reg[3]0__2_n_81 n_reg[3][12]_i_1/DI[1]}, {n_reg[3]0__2_n_82 n_reg[3][12]_i_1/DI[0]}, {n[3][12]_i_2_n_0 n_reg[3][12]_i_1/S[3]}, {n[3][12]_i_3_n_0 n_reg[3][12]_i_1/S[2]}, {n[3][12]_i_4_n_0 n_reg[3][12]_i_1/S[1]}, {n[3][12]_i_5_n_0 n_reg[3][12]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X59Y191, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3][13] - 
nets: {Z[13] n_reg[3][13]/Q}, {clk n_reg[3][13]/C}, {<const1> n_reg[3][13]/CE}, {n_next[3][13] n_reg[3][13]/D}, {RSTA n_reg[3][13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y192, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][14] - 
nets: {Z[14] n_reg[3][14]/Q}, {clk n_reg[3][14]/C}, {<const1> n_reg[3][14]/CE}, {n_next[3][14] n_reg[3][14]/D}, {RSTA n_reg[3][14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y192, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][15] - 
nets: {Z[15] n_reg[3][15]/Q}, {clk n_reg[3][15]/C}, {<const1> n_reg[3][15]/CE}, {n_next[3][15] n_reg[3][15]/D}, {RSTA n_reg[3][15]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y192, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][16] - 
nets: {Z[16] n_reg[3][16]/Q}, {clk n_reg[3][16]/C}, {<const1> n_reg[3][16]/CE}, {n_next[3][16] n_reg[3][16]/D}, {RSTA n_reg[3][16]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y192, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][16]_i_1 - 
nets: {n_reg[3][16]_i_1_n_0 n_reg[3][16]_i_1/CO[3]}, { n_reg[3][16]_i_1/CO[2]}, { n_reg[3][16]_i_1/CO[1]}, { n_reg[3][16]_i_1/CO[0]}, {n_next[3][16] n_reg[3][16]_i_1/O[3]}, {n_next[3][15] n_reg[3][16]_i_1/O[2]}, {n_next[3][14] n_reg[3][16]_i_1/O[1]}, {n_next[3][13] n_reg[3][16]_i_1/O[0]}, {n_reg[3][12]_i_1_n_0 n_reg[3][16]_i_1/CI}, {<const0> n_reg[3][16]_i_1/CYINIT}, {n_reg[3]0__2_n_75 n_reg[3][16]_i_1/DI[3]}, {n_reg[3]0__2_n_76 n_reg[3][16]_i_1/DI[2]}, {n_reg[3]0__2_n_77 n_reg[3][16]_i_1/DI[1]}, {n_reg[3]0__2_n_78 n_reg[3][16]_i_1/DI[0]}, {n[3][16]_i_2_n_0 n_reg[3][16]_i_1/S[3]}, {n[3][16]_i_3_n_0 n_reg[3][16]_i_1/S[2]}, {n[3][16]_i_4_n_0 n_reg[3][16]_i_1/S[1]}, {n[3][16]_i_5_n_0 n_reg[3][16]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X59Y192, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3][17] - 
nets: {Z[17] n_reg[3][17]/Q}, {clk n_reg[3][17]/C}, {<const1> n_reg[3][17]/CE}, {n_next[3][17] n_reg[3][17]/D}, {RSTA n_reg[3][17]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y193, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][18] - 
nets: {Z[18] n_reg[3][18]/Q}, {clk n_reg[3][18]/C}, {<const1> n_reg[3][18]/CE}, {n_next[3][18] n_reg[3][18]/D}, {RSTA n_reg[3][18]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y193, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][19] - 
nets: {Z[19] n_reg[3][19]/Q}, {clk n_reg[3][19]/C}, {<const1> n_reg[3][19]/CE}, {n_next[3][19] n_reg[3][19]/D}, {RSTA n_reg[3][19]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y193, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][1] - 
nets: {Z[1] n_reg[3][1]/Q}, {clk n_reg[3][1]/C}, {<const1> n_reg[3][1]/CE}, {n_next[3][1] n_reg[3][1]/D}, {RSTA n_reg[3][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y189, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][20] - 
nets: {Z[20] n_reg[3][20]/Q}, {clk n_reg[3][20]/C}, {<const1> n_reg[3][20]/CE}, {n_next[3][20] n_reg[3][20]/D}, {RSTA n_reg[3][20]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y193, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][20]_i_1 - 
nets: {n_reg[3][20]_i_1_n_0 n_reg[3][20]_i_1/CO[3]}, { n_reg[3][20]_i_1/CO[2]}, { n_reg[3][20]_i_1/CO[1]}, { n_reg[3][20]_i_1/CO[0]}, {n_next[3][20] n_reg[3][20]_i_1/O[3]}, {n_next[3][19] n_reg[3][20]_i_1/O[2]}, {n_next[3][18] n_reg[3][20]_i_1/O[1]}, {n_next[3][17] n_reg[3][20]_i_1/O[0]}, {n_reg[3][16]_i_1_n_0 n_reg[3][20]_i_1/CI}, {<const0> n_reg[3][20]_i_1/CYINIT}, {n_reg[3]0__2_n_71 n_reg[3][20]_i_1/DI[3]}, {n_reg[3]0__2_n_72 n_reg[3][20]_i_1/DI[2]}, {n_reg[3]0__2_n_73 n_reg[3][20]_i_1/DI[1]}, {n_reg[3]0__2_n_74 n_reg[3][20]_i_1/DI[0]}, {n[3][20]_i_2_n_0 n_reg[3][20]_i_1/S[3]}, {n[3][20]_i_3_n_0 n_reg[3][20]_i_1/S[2]}, {n[3][20]_i_4_n_0 n_reg[3][20]_i_1/S[1]}, {n[3][20]_i_5_n_0 n_reg[3][20]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X59Y193, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3][21] - 
nets: {Z[21] n_reg[3][21]/Q}, {clk n_reg[3][21]/C}, {<const1> n_reg[3][21]/CE}, {n_next[3][21] n_reg[3][21]/D}, {RSTA n_reg[3][21]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y194, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][22] - 
nets: {Z[22] n_reg[3][22]/Q}, {clk n_reg[3][22]/C}, {<const1> n_reg[3][22]/CE}, {n_next[3][22] n_reg[3][22]/D}, {RSTA n_reg[3][22]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y194, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][23] - 
nets: {Z[23] n_reg[3][23]/Q}, {clk n_reg[3][23]/C}, {<const1> n_reg[3][23]/CE}, {n_next[3][23] n_reg[3][23]/D}, {RSTA n_reg[3][23]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y194, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][24] - 
nets: {Z[24] n_reg[3][24]/Q}, {clk n_reg[3][24]/C}, {<const1> n_reg[3][24]/CE}, {n_next[3][24] n_reg[3][24]/D}, {RSTA n_reg[3][24]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y194, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][24]_i_1 - 
nets: {n_reg[3][24]_i_1_n_0 n_reg[3][24]_i_1/CO[3]}, { n_reg[3][24]_i_1/CO[2]}, { n_reg[3][24]_i_1/CO[1]}, { n_reg[3][24]_i_1/CO[0]}, {n_next[3][24] n_reg[3][24]_i_1/O[3]}, {n_next[3][23] n_reg[3][24]_i_1/O[2]}, {n_next[3][22] n_reg[3][24]_i_1/O[1]}, {n_next[3][21] n_reg[3][24]_i_1/O[0]}, {n_reg[3][20]_i_1_n_0 n_reg[3][24]_i_1/CI}, {<const0> n_reg[3][24]_i_1/CYINIT}, {n_reg[3]0__2_n_67 n_reg[3][24]_i_1/DI[3]}, {n_reg[3]0__2_n_68 n_reg[3][24]_i_1/DI[2]}, {n_reg[3]0__2_n_69 n_reg[3][24]_i_1/DI[1]}, {n_reg[3]0__2_n_70 n_reg[3][24]_i_1/DI[0]}, {n[3][24]_i_2_n_0 n_reg[3][24]_i_1/S[3]}, {n[3][24]_i_3_n_0 n_reg[3][24]_i_1/S[2]}, {n[3][24]_i_4_n_0 n_reg[3][24]_i_1/S[1]}, {n[3][24]_i_5_n_0 n_reg[3][24]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X59Y194, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3][25] - 
nets: {Z[25] n_reg[3][25]/Q}, {clk n_reg[3][25]/C}, {<const1> n_reg[3][25]/CE}, {n_next[3][25] n_reg[3][25]/D}, {RSTA n_reg[3][25]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y195, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][26] - 
nets: {Z[26] n_reg[3][26]/Q}, {clk n_reg[3][26]/C}, {<const1> n_reg[3][26]/CE}, {n_next[3][26] n_reg[3][26]/D}, {RSTA n_reg[3][26]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y195, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][27] - 
nets: {Z[27] n_reg[3][27]/Q}, {clk n_reg[3][27]/C}, {<const1> n_reg[3][27]/CE}, {n_next[3][27] n_reg[3][27]/D}, {RSTA n_reg[3][27]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y195, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][28] - 
nets: {Z[28] n_reg[3][28]/Q}, {clk n_reg[3][28]/C}, {<const1> n_reg[3][28]/CE}, {n_next[3][28] n_reg[3][28]/D}, {RSTA n_reg[3][28]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y195, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][28]_i_1 - 
nets: {n_reg[3][28]_i_1_n_0 n_reg[3][28]_i_1/CO[3]}, { n_reg[3][28]_i_1/CO[2]}, { n_reg[3][28]_i_1/CO[1]}, { n_reg[3][28]_i_1/CO[0]}, {n_next[3][28] n_reg[3][28]_i_1/O[3]}, {n_next[3][27] n_reg[3][28]_i_1/O[2]}, {n_next[3][26] n_reg[3][28]_i_1/O[1]}, {n_next[3][25] n_reg[3][28]_i_1/O[0]}, {n_reg[3][24]_i_1_n_0 n_reg[3][28]_i_1/CI}, {<const0> n_reg[3][28]_i_1/CYINIT}, {n_reg[3]0__2_n_63 n_reg[3][28]_i_1/DI[3]}, {n_reg[3]0__2_n_64 n_reg[3][28]_i_1/DI[2]}, {n_reg[3]0__2_n_65 n_reg[3][28]_i_1/DI[1]}, {n_reg[3]0__2_n_66 n_reg[3][28]_i_1/DI[0]}, {n[3][28]_i_2_n_0 n_reg[3][28]_i_1/S[3]}, {n[3][28]_i_3_n_0 n_reg[3][28]_i_1/S[2]}, {n[3][28]_i_4_n_0 n_reg[3][28]_i_1/S[1]}, {n[3][28]_i_5_n_0 n_reg[3][28]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X59Y195, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3][29] - 
nets: {Z[29] n_reg[3][29]/Q}, {clk n_reg[3][29]/C}, {<const1> n_reg[3][29]/CE}, {n_next[3][29] n_reg[3][29]/D}, {RSTA n_reg[3][29]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y196, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][2] - 
nets: {Z[2] n_reg[3][2]/Q}, {clk n_reg[3][2]/C}, {<const1> n_reg[3][2]/CE}, {n_next[3][2] n_reg[3][2]/D}, {RSTA n_reg[3][2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y189, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][30] - 
nets: {Z[30] n_reg[3][30]/Q}, {clk n_reg[3][30]/C}, {<const1> n_reg[3][30]/CE}, {n_next[3][30] n_reg[3][30]/D}, {RSTA n_reg[3][30]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y196, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][31] - 
nets: {Z[31] n_reg[3][31]/Q}, {clk n_reg[3][31]/C}, {<const1> n_reg[3][31]/CE}, {n_next[3][31] n_reg[3][31]/D}, {RSTA n_reg[3][31]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y196, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][31]_i_2 - 
nets: { n_reg[3][31]_i_2/CO[3]}, { n_reg[3][31]_i_2/CO[2]}, { n_reg[3][31]_i_2/CO[1]}, { n_reg[3][31]_i_2/CO[0]}, { n_reg[3][31]_i_2/O[3]}, {n_next[3][31] n_reg[3][31]_i_2/O[2]}, {n_next[3][30] n_reg[3][31]_i_2/O[1]}, {n_next[3][29] n_reg[3][31]_i_2/O[0]}, {n_reg[3][28]_i_1_n_0 n_reg[3][31]_i_2/CI}, {<const0> n_reg[3][31]_i_2/CYINIT}, {<const0> n_reg[3][31]_i_2/DI[3]}, {<const0> n_reg[3][31]_i_2/DI[2]}, {n_reg[3]0__2_n_61 n_reg[3][31]_i_2/DI[1]}, {n_reg[3]0__2_n_62 n_reg[3][31]_i_2/DI[0]}, {<const0> n_reg[3][31]_i_2/S[3]}, {n[3][31]_i_3_n_0 n_reg[3][31]_i_2/S[2]}, {n[3][31]_i_4_n_0 n_reg[3][31]_i_2/S[1]}, {n[3][31]_i_5_n_0 n_reg[3][31]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X59Y196, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3][3] - 
nets: {Z[3] n_reg[3][3]/Q}, {clk n_reg[3][3]/C}, {<const1> n_reg[3][3]/CE}, {n_next[3][3] n_reg[3][3]/D}, {RSTA n_reg[3][3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y189, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][4] - 
nets: {Z[4] n_reg[3][4]/Q}, {clk n_reg[3][4]/C}, {<const1> n_reg[3][4]/CE}, {n_next[3][4] n_reg[3][4]/D}, {RSTA n_reg[3][4]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y189, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][4]_i_1 - 
nets: {n_reg[3][4]_i_1_n_0 n_reg[3][4]_i_1/CO[3]}, { n_reg[3][4]_i_1/CO[2]}, { n_reg[3][4]_i_1/CO[1]}, { n_reg[3][4]_i_1/CO[0]}, {n_next[3][4] n_reg[3][4]_i_1/O[3]}, {n_next[3][3] n_reg[3][4]_i_1/O[2]}, {n_next[3][2] n_reg[3][4]_i_1/O[1]}, {n_next[3][1] n_reg[3][4]_i_1/O[0]}, {n_reg[3][0]_i_1_n_0 n_reg[3][4]_i_1/CI}, {<const0> n_reg[3][4]_i_1/CYINIT}, {n_reg[3]0__2_n_87 n_reg[3][4]_i_1/DI[3]}, {n_reg[3]0__2_n_88 n_reg[3][4]_i_1/DI[2]}, {n_reg[3]0__2_n_89 n_reg[3][4]_i_1/DI[1]}, {n_reg[3]0__2_n_90 n_reg[3][4]_i_1/DI[0]}, {n[3][4]_i_2_n_0 n_reg[3][4]_i_1/S[3]}, {n[3][4]_i_3_n_0 n_reg[3][4]_i_1/S[2]}, {n[3][4]_i_4_n_0 n_reg[3][4]_i_1/S[1]}, {n[3][4]_i_5_n_0 n_reg[3][4]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X59Y189, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3][5] - 
nets: {Z[5] n_reg[3][5]/Q}, {clk n_reg[3][5]/C}, {<const1> n_reg[3][5]/CE}, {n_next[3][5] n_reg[3][5]/D}, {RSTA n_reg[3][5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y190, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][6] - 
nets: {Z[6] n_reg[3][6]/Q}, {clk n_reg[3][6]/C}, {<const1> n_reg[3][6]/CE}, {n_next[3][6] n_reg[3][6]/D}, {RSTA n_reg[3][6]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y190, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][7] - 
nets: {Z[7] n_reg[3][7]/Q}, {clk n_reg[3][7]/C}, {<const1> n_reg[3][7]/CE}, {n_next[3][7] n_reg[3][7]/D}, {RSTA n_reg[3][7]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y190, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][8] - 
nets: {Z[8] n_reg[3][8]/Q}, {clk n_reg[3][8]/C}, {<const1> n_reg[3][8]/CE}, {n_next[3][8] n_reg[3][8]/D}, {RSTA n_reg[3][8]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y190, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

n_reg[3][8]_i_1 - 
nets: {n_reg[3][8]_i_1_n_0 n_reg[3][8]_i_1/CO[3]}, { n_reg[3][8]_i_1/CO[2]}, { n_reg[3][8]_i_1/CO[1]}, { n_reg[3][8]_i_1/CO[0]}, {n_next[3][8] n_reg[3][8]_i_1/O[3]}, {n_next[3][7] n_reg[3][8]_i_1/O[2]}, {n_next[3][6] n_reg[3][8]_i_1/O[1]}, {n_next[3][5] n_reg[3][8]_i_1/O[0]}, {n_reg[3][4]_i_1_n_0 n_reg[3][8]_i_1/CI}, {<const0> n_reg[3][8]_i_1/CYINIT}, {n_reg[3]0__2_n_83 n_reg[3][8]_i_1/DI[3]}, {n_reg[3]0__2_n_84 n_reg[3][8]_i_1/DI[2]}, {n_reg[3]0__2_n_85 n_reg[3][8]_i_1/DI[1]}, {n_reg[3]0__2_n_86 n_reg[3][8]_i_1/DI[0]}, {n[3][8]_i_2_n_0 n_reg[3][8]_i_1/S[3]}, {n[3][8]_i_3_n_0 n_reg[3][8]_i_1/S[2]}, {n[3][8]_i_4_n_0 n_reg[3][8]_i_1/S[1]}, {n[3][8]_i_5_n_0 n_reg[3][8]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X59Y190, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

n_reg[3][9] - 
nets: {Z[9] n_reg[3][9]/Q}, {clk n_reg[3][9]/C}, {<const1> n_reg[3][9]/CE}, {n_next[3][9] n_reg[3][9]/D}, {RSTA n_reg[3][9]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y191, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp - 
nets: {psdsp_n psdsp/Q}, {clk psdsp/C}, {<const1> psdsp/CE}, {rsqr_next[1][31] psdsp/D}, {RSTA psdsp/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y187, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_1 - 
nets: {psdsp_n_1 psdsp_1/Q}, {clk psdsp_1/C}, {<const1> psdsp_1/CE}, {rsqr_next[1][30] psdsp_1/D}, {RSTA psdsp_1/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y187, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_10 - 
nets: {psdsp_n_10 psdsp_10/Q}, {clk psdsp_10/C}, {<const1> psdsp_10/CE}, {rsqr_next[1][21] psdsp_10/D}, {RSTA psdsp_10/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_11 - 
nets: {psdsp_n_11 psdsp_11/Q}, {clk psdsp_11/C}, {<const1> psdsp_11/CE}, {rsqr_next[1][20] psdsp_11/D}, {RSTA psdsp_11/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y184, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_12 - 
nets: {psdsp_n_12 psdsp_12/Q}, {clk psdsp_12/C}, {<const1> psdsp_12/CE}, {rsqr_next[1][19] psdsp_12/D}, {RSTA psdsp_12/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y184, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_13 - 
nets: {psdsp_n_13 psdsp_13/Q}, {clk psdsp_13/C}, {<const1> psdsp_13/CE}, {rsqr_next[1][18] psdsp_13/D}, {RSTA psdsp_13/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y184, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_14 - 
nets: {psdsp_n_14 psdsp_14/Q}, {clk psdsp_14/C}, {<const1> psdsp_14/CE}, {rsqr_next[1][17] psdsp_14/D}, {RSTA psdsp_14/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y184, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_15 - 
nets: {psdsp_n_15 psdsp_15/Q}, {clk psdsp_15/C}, {<const1> psdsp_15/CE}, {rsqr_next[1][31] psdsp_15/D}, {RSTA psdsp_15/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y187, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_16 - 
nets: {psdsp_n_16 psdsp_16/Q}, {clk psdsp_16/C}, {<const1> psdsp_16/CE}, {rsqr_next[1][30] psdsp_16/D}, {RSTA psdsp_16/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y188, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_17 - 
nets: {psdsp_n_17 psdsp_17/Q}, {clk psdsp_17/C}, {<const1> psdsp_17/CE}, {rsqr_next[1][29] psdsp_17/D}, {RSTA psdsp_17/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y187, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_18 - 
nets: {psdsp_n_18 psdsp_18/Q}, {clk psdsp_18/C}, {<const1> psdsp_18/CE}, {rsqr_next[1][28] psdsp_18/D}, {RSTA psdsp_18/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_19 - 
nets: {psdsp_n_19 psdsp_19/Q}, {clk psdsp_19/C}, {<const1> psdsp_19/CE}, {rsqr_next[1][27] psdsp_19/D}, {RSTA psdsp_19/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_2 - 
nets: {psdsp_n_2 psdsp_2/Q}, {clk psdsp_2/C}, {<const1> psdsp_2/CE}, {rsqr_next[1][29] psdsp_2/D}, {RSTA psdsp_2/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y187, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_20 - 
nets: {psdsp_n_20 psdsp_20/Q}, {clk psdsp_20/C}, {<const1> psdsp_20/CE}, {rsqr_next[1][26] psdsp_20/D}, {RSTA psdsp_20/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y187, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_21 - 
nets: {psdsp_n_21 psdsp_21/Q}, {clk psdsp_21/C}, {<const1> psdsp_21/CE}, {rsqr_next[1][25] psdsp_21/D}, {RSTA psdsp_21/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_22 - 
nets: {psdsp_n_22 psdsp_22/Q}, {clk psdsp_22/C}, {<const1> psdsp_22/CE}, {rsqr_next[1][24] psdsp_22/D}, {RSTA psdsp_22/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_23 - 
nets: {psdsp_n_23 psdsp_23/Q}, {clk psdsp_23/C}, {<const1> psdsp_23/CE}, {rsqr_next[1][23] psdsp_23/D}, {RSTA psdsp_23/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_24 - 
nets: {psdsp_n_24 psdsp_24/Q}, {clk psdsp_24/C}, {<const1> psdsp_24/CE}, {rsqr_next[1][22] psdsp_24/D}, {RSTA psdsp_24/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_25 - 
nets: {psdsp_n_25 psdsp_25/Q}, {clk psdsp_25/C}, {<const1> psdsp_25/CE}, {rsqr_next[1][21] psdsp_25/D}, {RSTA psdsp_25/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_26 - 
nets: {psdsp_n_26 psdsp_26/Q}, {clk psdsp_26/C}, {<const1> psdsp_26/CE}, {rsqr_next[1][20] psdsp_26/D}, {RSTA psdsp_26/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y184, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_27 - 
nets: {psdsp_n_27 psdsp_27/Q}, {clk psdsp_27/C}, {<const1> psdsp_27/CE}, {rsqr_next[1][19] psdsp_27/D}, {RSTA psdsp_27/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y184, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_28 - 
nets: {psdsp_n_28 psdsp_28/Q}, {clk psdsp_28/C}, {<const1> psdsp_28/CE}, {rsqr_next[1][18] psdsp_28/D}, {RSTA psdsp_28/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_29 - 
nets: {psdsp_n_29 psdsp_29/Q}, {clk psdsp_29/C}, {<const1> psdsp_29/CE}, {rsqr_next[1][17] psdsp_29/D}, {RSTA psdsp_29/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y184, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_3 - 
nets: {psdsp_n_3 psdsp_3/Q}, {clk psdsp_3/C}, {<const1> psdsp_3/CE}, {rsqr_next[1][28] psdsp_3/D}, {RSTA psdsp_3/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_30 - 
nets: {psdsp_n_30 psdsp_30/Q}, {clk psdsp_30/C}, {<const1> psdsp_30/CE}, {rsqr_next[1][16] psdsp_30/D}, {RSTA psdsp_30/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y183, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_31 - 
nets: {psdsp_n_31 psdsp_31/Q}, {clk psdsp_31/C}, {<const1> psdsp_31/CE}, {rsqr_next[1][15] psdsp_31/D}, {RSTA psdsp_31/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y183, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_32 - 
nets: {psdsp_n_32 psdsp_32/Q}, {clk psdsp_32/C}, {<const1> psdsp_32/CE}, {rsqr_next[1][14] psdsp_32/D}, {RSTA psdsp_32/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y183, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_33 - 
nets: {psdsp_n_33 psdsp_33/Q}, {clk psdsp_33/C}, {<const1> psdsp_33/CE}, {rsqr_next[1][13] psdsp_33/D}, {RSTA psdsp_33/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y183, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_34 - 
nets: {psdsp_n_34 psdsp_34/Q}, {clk psdsp_34/C}, {<const1> psdsp_34/CE}, {rsqr_next[1][12] psdsp_34/D}, {RSTA psdsp_34/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_35 - 
nets: {psdsp_n_35 psdsp_35/Q}, {clk psdsp_35/C}, {<const1> psdsp_35/CE}, {rsqr_next[1][11] psdsp_35/D}, {RSTA psdsp_35/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_36 - 
nets: {psdsp_n_36 psdsp_36/Q}, {clk psdsp_36/C}, {<const1> psdsp_36/CE}, {rsqr_next[1][10] psdsp_36/D}, {RSTA psdsp_36/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_37 - 
nets: {psdsp_n_37 psdsp_37/Q}, {clk psdsp_37/C}, {<const1> psdsp_37/CE}, {rsqr_next[1][9] psdsp_37/D}, {RSTA psdsp_37/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_38 - 
nets: {psdsp_n_38 psdsp_38/Q}, {clk psdsp_38/C}, {<const1> psdsp_38/CE}, {rsqr_next[1][8] psdsp_38/D}, {RSTA psdsp_38/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_39 - 
nets: {psdsp_n_39 psdsp_39/Q}, {clk psdsp_39/C}, {<const1> psdsp_39/CE}, {rsqr_next[1][7] psdsp_39/D}, {RSTA psdsp_39/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_4 - 
nets: {psdsp_n_4 psdsp_4/Q}, {clk psdsp_4/C}, {<const1> psdsp_4/CE}, {rsqr_next[1][27] psdsp_4/D}, {RSTA psdsp_4/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_40 - 
nets: {psdsp_n_40 psdsp_40/Q}, {clk psdsp_40/C}, {<const1> psdsp_40/CE}, {rsqr_next[1][6] psdsp_40/D}, {RSTA psdsp_40/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_41 - 
nets: {psdsp_n_41 psdsp_41/Q}, {clk psdsp_41/C}, {<const1> psdsp_41/CE}, {rsqr_next[1][5] psdsp_41/D}, {RSTA psdsp_41/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_42 - 
nets: {psdsp_n_42 psdsp_42/Q}, {clk psdsp_42/C}, {<const1> psdsp_42/CE}, {rsqr_next[1][4] psdsp_42/D}, {RSTA psdsp_42/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_43 - 
nets: {psdsp_n_43 psdsp_43/Q}, {clk psdsp_43/C}, {<const1> psdsp_43/CE}, {rsqr_next[1][3] psdsp_43/D}, {RSTA psdsp_43/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_44 - 
nets: {psdsp_n_44 psdsp_44/Q}, {clk psdsp_44/C}, {<const1> psdsp_44/CE}, {rsqr_next[1][2] psdsp_44/D}, {RSTA psdsp_44/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_45 - 
nets: {psdsp_n_45 psdsp_45/Q}, {clk psdsp_45/C}, {<const1> psdsp_45/CE}, {rsqr_next[1][1] psdsp_45/D}, {RSTA psdsp_45/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_46 - 
nets: {psdsp_n_46 psdsp_46/Q}, {clk psdsp_46/C}, {<const1> psdsp_46/CE}, {rsqr_next[1][0] psdsp_46/D}, {RSTA psdsp_46/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_47 - 
nets: {psdsp_n_47 psdsp_47/Q}, {clk psdsp_47/C}, {<const1> psdsp_47/CE}, {rsqr_next[1][16] psdsp_47/D}, {RSTA psdsp_47/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y183, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_48 - 
nets: {psdsp_n_48 psdsp_48/Q}, {clk psdsp_48/C}, {<const1> psdsp_48/CE}, {rsqr_next[1][15] psdsp_48/D}, {RSTA psdsp_48/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y183, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_49 - 
nets: {psdsp_n_49 psdsp_49/Q}, {clk psdsp_49/C}, {<const1> psdsp_49/CE}, {rsqr_next[1][14] psdsp_49/D}, {RSTA psdsp_49/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y184, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_5 - 
nets: {psdsp_n_5 psdsp_5/Q}, {clk psdsp_5/C}, {<const1> psdsp_5/CE}, {rsqr_next[1][26] psdsp_5/D}, {RSTA psdsp_5/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_50 - 
nets: {psdsp_n_50 psdsp_50/Q}, {clk psdsp_50/C}, {<const1> psdsp_50/CE}, {rsqr_next[1][13] psdsp_50/D}, {RSTA psdsp_50/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y183, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_51 - 
nets: {psdsp_n_51 psdsp_51/Q}, {clk psdsp_51/C}, {<const1> psdsp_51/CE}, {rsqr_next[1][12] psdsp_51/D}, {RSTA psdsp_51/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_52 - 
nets: {psdsp_n_52 psdsp_52/Q}, {clk psdsp_52/C}, {<const1> psdsp_52/CE}, {rsqr_next[1][11] psdsp_52/D}, {RSTA psdsp_52/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_53 - 
nets: {psdsp_n_53 psdsp_53/Q}, {clk psdsp_53/C}, {<const1> psdsp_53/CE}, {rsqr_next[1][10] psdsp_53/D}, {RSTA psdsp_53/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_54 - 
nets: {psdsp_n_54 psdsp_54/Q}, {clk psdsp_54/C}, {<const1> psdsp_54/CE}, {rsqr_next[1][9] psdsp_54/D}, {RSTA psdsp_54/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_55 - 
nets: {psdsp_n_55 psdsp_55/Q}, {clk psdsp_55/C}, {<const1> psdsp_55/CE}, {rsqr_next[1][8] psdsp_55/D}, {RSTA psdsp_55/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_56 - 
nets: {psdsp_n_56 psdsp_56/Q}, {clk psdsp_56/C}, {<const1> psdsp_56/CE}, {rsqr_next[1][7] psdsp_56/D}, {RSTA psdsp_56/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_57 - 
nets: {psdsp_n_57 psdsp_57/Q}, {clk psdsp_57/C}, {<const1> psdsp_57/CE}, {rsqr_next[1][6] psdsp_57/D}, {RSTA psdsp_57/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_58 - 
nets: {psdsp_n_58 psdsp_58/Q}, {clk psdsp_58/C}, {<const1> psdsp_58/CE}, {rsqr_next[1][5] psdsp_58/D}, {RSTA psdsp_58/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_59 - 
nets: {psdsp_n_59 psdsp_59/Q}, {clk psdsp_59/C}, {<const1> psdsp_59/CE}, {rsqr_next[1][4] psdsp_59/D}, {RSTA psdsp_59/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_6 - 
nets: {psdsp_n_6 psdsp_6/Q}, {clk psdsp_6/C}, {<const1> psdsp_6/CE}, {rsqr_next[1][25] psdsp_6/D}, {RSTA psdsp_6/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_60 - 
nets: {psdsp_n_60 psdsp_60/Q}, {clk psdsp_60/C}, {<const1> psdsp_60/CE}, {rsqr_next[1][3] psdsp_60/D}, {RSTA psdsp_60/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_61 - 
nets: {psdsp_n_61 psdsp_61/Q}, {clk psdsp_61/C}, {<const1> psdsp_61/CE}, {rsqr_next[1][2] psdsp_61/D}, {RSTA psdsp_61/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_62 - 
nets: {psdsp_n_62 psdsp_62/Q}, {clk psdsp_62/C}, {<const1> psdsp_62/CE}, {rsqr_next[1][1] psdsp_62/D}, {RSTA psdsp_62/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_63 - 
nets: {psdsp_n_63 psdsp_63/Q}, {clk psdsp_63/C}, {<const1> psdsp_63/CE}, {rsqr_next[1][0] psdsp_63/D}, {RSTA psdsp_63/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_7 - 
nets: {psdsp_n_7 psdsp_7/Q}, {clk psdsp_7/C}, {<const1> psdsp_7/CE}, {rsqr_next[1][24] psdsp_7/D}, {RSTA psdsp_7/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_8 - 
nets: {psdsp_n_8 psdsp_8/Q}, {clk psdsp_8/C}, {<const1> psdsp_8/CE}, {rsqr_next[1][23] psdsp_8/D}, {RSTA psdsp_8/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psdsp_9 - 
nets: {psdsp_n_9 psdsp_9/Q}, {clk psdsp_9/C}, {<const1> psdsp_9/CE}, {rsqr_next[1][22] psdsp_9/D}, {RSTA psdsp_9/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

r_reg[2]1 - 
nets: { r_reg[2]1/ACOUT[29]}, { r_reg[2]1/ACOUT[28]}, { r_reg[2]1/ACOUT[27]}, { r_reg[2]1/ACOUT[26]}, { r_reg[2]1/ACOUT[25]}, { r_reg[2]1/ACOUT[24]}, { r_reg[2]1/ACOUT[23]}, { r_reg[2]1/ACOUT[22]}, { r_reg[2]1/ACOUT[21]}, { r_reg[2]1/ACOUT[20]}, { r_reg[2]1/ACOUT[19]}, { r_reg[2]1/ACOUT[18]}, { r_reg[2]1/ACOUT[17]}, { r_reg[2]1/ACOUT[16]}, { r_reg[2]1/ACOUT[15]}, { r_reg[2]1/ACOUT[14]}, { r_reg[2]1/ACOUT[13]}, { r_reg[2]1/ACOUT[12]}, { r_reg[2]1/ACOUT[11]}, { r_reg[2]1/ACOUT[10]}, { r_reg[2]1/ACOUT[9]}, { r_reg[2]1/ACOUT[8]}, { r_reg[2]1/ACOUT[7]}, { r_reg[2]1/ACOUT[6]}, { r_reg[2]1/ACOUT[5]}, { r_reg[2]1/ACOUT[4]}, { r_reg[2]1/ACOUT[3]}, { r_reg[2]1/ACOUT[2]}, { r_reg[2]1/ACOUT[1]}, { r_reg[2]1/ACOUT[0]}, { r_reg[2]1/BCOUT[17]}, { r_reg[2]1/BCOUT[16]}, { r_reg[2]1/BCOUT[15]}, { r_reg[2]1/BCOUT[14]}, { r_reg[2]1/BCOUT[13]}, { r_reg[2]1/BCOUT[12]}, { r_reg[2]1/BCOUT[11]}, { r_reg[2]1/BCOUT[10]}, { r_reg[2]1/BCOUT[9]}, { r_reg[2]1/BCOUT[8]}, { r_reg[2]1/BCOUT[7]}, { r_reg[2]1/BCOUT[6]}, { r_reg[2]1/BCOUT[5]}, { r_reg[2]1/BCOUT[4]}, { r_reg[2]1/BCOUT[3]}, { r_reg[2]1/BCOUT[2]}, { r_reg[2]1/BCOUT[1]}, { r_reg[2]1/BCOUT[0]}, { r_reg[2]1/CARRYCASCOUT}, { r_reg[2]1/CARRYOUT[3]}, { r_reg[2]1/CARRYOUT[2]}, { r_reg[2]1/CARRYOUT[1]}, { r_reg[2]1/CARRYOUT[0]}, { r_reg[2]1/MULTSIGNOUT}, { r_reg[2]1/OVERFLOW}, { r_reg[2]1/PATTERNBDETECT}, { r_reg[2]1/PATTERNDETECT}, {r_reg[2]1_n_106 r_reg[2]1/PCOUT[47]}, {r_reg[2]1_n_107 r_reg[2]1/PCOUT[46]}, {r_reg[2]1_n_108 r_reg[2]1/PCOUT[45]}, {r_reg[2]1_n_109 r_reg[2]1/PCOUT[44]}, {r_reg[2]1_n_110 r_reg[2]1/PCOUT[43]}, {r_reg[2]1_n_111 r_reg[2]1/PCOUT[42]}, {r_reg[2]1_n_112 r_reg[2]1/PCOUT[41]}, {r_reg[2]1_n_113 r_reg[2]1/PCOUT[40]}, {r_reg[2]1_n_114 r_reg[2]1/PCOUT[39]}, {r_reg[2]1_n_115 r_reg[2]1/PCOUT[38]}, {r_reg[2]1_n_116 r_reg[2]1/PCOUT[37]}, {r_reg[2]1_n_117 r_reg[2]1/PCOUT[36]}, {r_reg[2]1_n_118 r_reg[2]1/PCOUT[35]}, {r_reg[2]1_n_119 r_reg[2]1/PCOUT[34]}, {r_reg[2]1_n_120 r_reg[2]1/PCOUT[33]}, {r_reg[2]1_n_121 r_reg[2]1/PCOUT[32]}, {r_reg[2]1_n_122 r_reg[2]1/PCOUT[31]}, {r_reg[2]1_n_123 r_reg[2]1/PCOUT[30]}, {r_reg[2]1_n_124 r_reg[2]1/PCOUT[29]}, {r_reg[2]1_n_125 r_reg[2]1/PCOUT[28]}, {r_reg[2]1_n_126 r_reg[2]1/PCOUT[27]}, {r_reg[2]1_n_127 r_reg[2]1/PCOUT[26]}, {r_reg[2]1_n_128 r_reg[2]1/PCOUT[25]}, {r_reg[2]1_n_129 r_reg[2]1/PCOUT[24]}, {r_reg[2]1_n_130 r_reg[2]1/PCOUT[23]}, {r_reg[2]1_n_131 r_reg[2]1/PCOUT[22]}, {r_reg[2]1_n_132 r_reg[2]1/PCOUT[21]}, {r_reg[2]1_n_133 r_reg[2]1/PCOUT[20]}, {r_reg[2]1_n_134 r_reg[2]1/PCOUT[19]}, {r_reg[2]1_n_135 r_reg[2]1/PCOUT[18]}, {r_reg[2]1_n_136 r_reg[2]1/PCOUT[17]}, {r_reg[2]1_n_137 r_reg[2]1/PCOUT[16]}, {r_reg[2]1_n_138 r_reg[2]1/PCOUT[15]}, {r_reg[2]1_n_139 r_reg[2]1/PCOUT[14]}, {r_reg[2]1_n_140 r_reg[2]1/PCOUT[13]}, {r_reg[2]1_n_141 r_reg[2]1/PCOUT[12]}, {r_reg[2]1_n_142 r_reg[2]1/PCOUT[11]}, {r_reg[2]1_n_143 r_reg[2]1/PCOUT[10]}, {r_reg[2]1_n_144 r_reg[2]1/PCOUT[9]}, {r_reg[2]1_n_145 r_reg[2]1/PCOUT[8]}, {r_reg[2]1_n_146 r_reg[2]1/PCOUT[7]}, {r_reg[2]1_n_147 r_reg[2]1/PCOUT[6]}, {r_reg[2]1_n_148 r_reg[2]1/PCOUT[5]}, {r_reg[2]1_n_149 r_reg[2]1/PCOUT[4]}, {r_reg[2]1_n_150 r_reg[2]1/PCOUT[3]}, {r_reg[2]1_n_151 r_reg[2]1/PCOUT[2]}, {r_reg[2]1_n_152 r_reg[2]1/PCOUT[1]}, {r_reg[2]1_n_153 r_reg[2]1/PCOUT[0]}, { r_reg[2]1/P[47]}, { r_reg[2]1/P[46]}, { r_reg[2]1/P[45]}, { r_reg[2]1/P[44]}, { r_reg[2]1/P[43]}, { r_reg[2]1/P[42]}, { r_reg[2]1/P[41]}, { r_reg[2]1/P[40]}, { r_reg[2]1/P[39]}, { r_reg[2]1/P[38]}, { r_reg[2]1/P[37]}, { r_reg[2]1/P[36]}, { r_reg[2]1/P[35]}, { r_reg[2]1/P[34]}, { r_reg[2]1/P[33]}, { r_reg[2]1/P[32]}, { r_reg[2]1/P[31]}, { r_reg[2]1/P[30]}, { r_reg[2]1/P[29]}, { r_reg[2]1/P[28]}, { r_reg[2]1/P[27]}, { r_reg[2]1/P[26]}, { r_reg[2]1/P[25]}, { r_reg[2]1/P[24]}, { r_reg[2]1/P[23]}, { r_reg[2]1/P[22]}, { r_reg[2]1/P[21]}, { r_reg[2]1/P[20]}, { r_reg[2]1/P[19]}, { r_reg[2]1/P[18]}, { r_reg[2]1/P[17]}, {r_reg[2]1_n_89 r_reg[2]1/P[16]}, {r_reg[2]1_n_90 r_reg[2]1/P[15]}, {r_reg[2]1_n_91 r_reg[2]1/P[14]}, {r_reg[2]1_n_92 r_reg[2]1/P[13]}, {r_reg[2]1_n_93 r_reg[2]1/P[12]}, {r_reg[2]1_n_94 r_reg[2]1/P[11]}, {r_reg[2]1_n_95 r_reg[2]1/P[10]}, {r_reg[2]1_n_96 r_reg[2]1/P[9]}, {r_reg[2]1_n_97 r_reg[2]1/P[8]}, {r_reg[2]1_n_98 r_reg[2]1/P[7]}, {r_reg[2]1_n_99 r_reg[2]1/P[6]}, {r_reg[2]1_n_100 r_reg[2]1/P[5]}, {r_reg[2]1_n_101 r_reg[2]1/P[4]}, {r_reg[2]1_n_102 r_reg[2]1/P[3]}, {r_reg[2]1_n_103 r_reg[2]1/P[2]}, {r_reg[2]1_n_104 r_reg[2]1/P[1]}, {r_reg[2]1_n_105 r_reg[2]1/P[0]}, { r_reg[2]1/UNDERFLOW}, {<const0> r_reg[2]1/ACIN[29]}, {<const0> r_reg[2]1/ACIN[28]}, {<const0> r_reg[2]1/ACIN[27]}, {<const0> r_reg[2]1/ACIN[26]}, {<const0> r_reg[2]1/ACIN[25]}, {<const0> r_reg[2]1/ACIN[24]}, {<const0> r_reg[2]1/ACIN[23]}, {<const0> r_reg[2]1/ACIN[22]}, {<const0> r_reg[2]1/ACIN[21]}, {<const0> r_reg[2]1/ACIN[20]}, {<const0> r_reg[2]1/ACIN[19]}, {<const0> r_reg[2]1/ACIN[18]}, {<const0> r_reg[2]1/ACIN[17]}, {<const0> r_reg[2]1/ACIN[16]}, {<const0> r_reg[2]1/ACIN[15]}, {<const0> r_reg[2]1/ACIN[14]}, {<const0> r_reg[2]1/ACIN[13]}, {<const0> r_reg[2]1/ACIN[12]}, {<const0> r_reg[2]1/ACIN[11]}, {<const0> r_reg[2]1/ACIN[10]}, {<const0> r_reg[2]1/ACIN[9]}, {<const0> r_reg[2]1/ACIN[8]}, {<const0> r_reg[2]1/ACIN[7]}, {<const0> r_reg[2]1/ACIN[6]}, {<const0> r_reg[2]1/ACIN[5]}, {<const0> r_reg[2]1/ACIN[4]}, {<const0> r_reg[2]1/ACIN[3]}, {<const0> r_reg[2]1/ACIN[2]}, {<const0> r_reg[2]1/ACIN[1]}, {<const0> r_reg[2]1/ACIN[0]}, {<const0> r_reg[2]1/ALUMODE[3]}, {<const0> r_reg[2]1/ALUMODE[2]}, {<const0> r_reg[2]1/ALUMODE[1]}, {<const0> r_reg[2]1/ALUMODE[0]}, {<const0> r_reg[2]1/A[29]}, {<const0> r_reg[2]1/A[28]}, {<const0> r_reg[2]1/A[27]}, {<const0> r_reg[2]1/A[26]}, {<const0> r_reg[2]1/A[25]}, {<const0> r_reg[2]1/A[24]}, {<const0> r_reg[2]1/A[23]}, {<const0> r_reg[2]1/A[22]}, {<const0> r_reg[2]1/A[21]}, {<const0> r_reg[2]1/A[20]}, {<const0> r_reg[2]1/A[19]}, {<const0> r_reg[2]1/A[18]}, {<const0> r_reg[2]1/A[17]}, {psdsp_n_30 r_reg[2]1/A[16]}, {psdsp_n_31 r_reg[2]1/A[15]}, {psdsp_n_32 r_reg[2]1/A[14]}, {psdsp_n_33 r_reg[2]1/A[13]}, {psdsp_n_34 r_reg[2]1/A[12]}, {psdsp_n_35 r_reg[2]1/A[11]}, {psdsp_n_36 r_reg[2]1/A[10]}, {psdsp_n_37 r_reg[2]1/A[9]}, {psdsp_n_38 r_reg[2]1/A[8]}, {psdsp_n_39 r_reg[2]1/A[7]}, {psdsp_n_40 r_reg[2]1/A[6]}, {psdsp_n_41 r_reg[2]1/A[5]}, {psdsp_n_42 r_reg[2]1/A[4]}, {psdsp_n_43 r_reg[2]1/A[3]}, {psdsp_n_44 r_reg[2]1/A[2]}, {psdsp_n_45 r_reg[2]1/A[1]}, {psdsp_n_46 r_reg[2]1/A[0]}, {<const0> r_reg[2]1/BCIN[17]}, {<const0> r_reg[2]1/BCIN[16]}, {<const0> r_reg[2]1/BCIN[15]}, {<const0> r_reg[2]1/BCIN[14]}, {<const0> r_reg[2]1/BCIN[13]}, {<const0> r_reg[2]1/BCIN[12]}, {<const0> r_reg[2]1/BCIN[11]}, {<const0> r_reg[2]1/BCIN[10]}, {<const0> r_reg[2]1/BCIN[9]}, {<const0> r_reg[2]1/BCIN[8]}, {<const0> r_reg[2]1/BCIN[7]}, {<const0> r_reg[2]1/BCIN[6]}, {<const0> r_reg[2]1/BCIN[5]}, {<const0> r_reg[2]1/BCIN[4]}, {<const0> r_reg[2]1/BCIN[3]}, {<const0> r_reg[2]1/BCIN[2]}, {<const0> r_reg[2]1/BCIN[1]}, {<const0> r_reg[2]1/BCIN[0]}, {<const0> r_reg[2]1/B[17]}, {<const0> r_reg[2]1/B[16]}, {<const0> r_reg[2]1/B[15]}, {d_next[1][31] r_reg[2]1/B[14]}, {d_next[1][30] r_reg[2]1/B[13]}, {d_next[1][29] r_reg[2]1/B[12]}, {d_next[1][28] r_reg[2]1/B[11]}, {d_next[1][27] r_reg[2]1/B[10]}, {d_next[1][26] r_reg[2]1/B[9]}, {d_next[1][25] r_reg[2]1/B[8]}, {d_next[1][24] r_reg[2]1/B[7]}, {d_next[1][23] r_reg[2]1/B[6]}, {d_next[1][22] r_reg[2]1/B[5]}, {d_next[1][21] r_reg[2]1/B[4]}, {d_next[1][20] r_reg[2]1/B[3]}, {d_next[1][19] r_reg[2]1/B[2]}, {d_next[1][18] r_reg[2]1/B[1]}, {d_next[1][17] r_reg[2]1/B[0]}, {<const0> r_reg[2]1/CARRYCASCIN}, {<const0> r_reg[2]1/CARRYIN}, {<const0> r_reg[2]1/CARRYINSEL[2]}, {<const0> r_reg[2]1/CARRYINSEL[1]}, {<const0> r_reg[2]1/CARRYINSEL[0]}, {<const0> r_reg[2]1/CEA1}, {<const1> r_reg[2]1/CEA2}, {<const0> r_reg[2]1/CEAD}, {<const0> r_reg[2]1/CEALUMODE}, {<const0> r_reg[2]1/CEB1}, {<const1> r_reg[2]1/CEB2}, {<const0> r_reg[2]1/CEC}, {<const0> r_reg[2]1/CECARRYIN}, {<const0> r_reg[2]1/CECTRL}, {<const0> r_reg[2]1/CED}, {<const0> r_reg[2]1/CEINMODE}, {<const0> r_reg[2]1/CEM}, {<const0> r_reg[2]1/CEP}, {clk r_reg[2]1/CLK}, {VCC_2 r_reg[2]1/C[47]}, {VCC_2 r_reg[2]1/C[46]}, {VCC_2 r_reg[2]1/C[45]}, {VCC_2 r_reg[2]1/C[44]}, {VCC_2 r_reg[2]1/C[43]}, {VCC_2 r_reg[2]1/C[42]}, {VCC_2 r_reg[2]1/C[41]}, {VCC_2 r_reg[2]1/C[40]}, {VCC_2 r_reg[2]1/C[39]}, {VCC_2 r_reg[2]1/C[38]}, {VCC_2 r_reg[2]1/C[37]}, {VCC_2 r_reg[2]1/C[36]}, {VCC_2 r_reg[2]1/C[35]}, {VCC_2 r_reg[2]1/C[34]}, {VCC_2 r_reg[2]1/C[33]}, {VCC_2 r_reg[2]1/C[32]}, {VCC_2 r_reg[2]1/C[31]}, {VCC_2 r_reg[2]1/C[30]}, {VCC_2 r_reg[2]1/C[29]}, {VCC_2 r_reg[2]1/C[28]}, {VCC_2 r_reg[2]1/C[27]}, {VCC_2 r_reg[2]1/C[26]}, {VCC_2 r_reg[2]1/C[25]}, {VCC_2 r_reg[2]1/C[24]}, {VCC_2 r_reg[2]1/C[23]}, {VCC_2 r_reg[2]1/C[22]}, {VCC_2 r_reg[2]1/C[21]}, {VCC_2 r_reg[2]1/C[20]}, {VCC_2 r_reg[2]1/C[19]}, {VCC_2 r_reg[2]1/C[18]}, {VCC_2 r_reg[2]1/C[17]}, {VCC_2 r_reg[2]1/C[16]}, {VCC_2 r_reg[2]1/C[15]}, {VCC_2 r_reg[2]1/C[14]}, {VCC_2 r_reg[2]1/C[13]}, {VCC_2 r_reg[2]1/C[12]}, {VCC_2 r_reg[2]1/C[11]}, {VCC_2 r_reg[2]1/C[10]}, {VCC_2 r_reg[2]1/C[9]}, {VCC_2 r_reg[2]1/C[8]}, {VCC_2 r_reg[2]1/C[7]}, {VCC_2 r_reg[2]1/C[6]}, {VCC_2 r_reg[2]1/C[5]}, {VCC_2 r_reg[2]1/C[4]}, {VCC_2 r_reg[2]1/C[3]}, {VCC_2 r_reg[2]1/C[2]}, {VCC_2 r_reg[2]1/C[1]}, {VCC_2 r_reg[2]1/C[0]}, {GND_2 r_reg[2]1/D[24]}, {GND_2 r_reg[2]1/D[23]}, {GND_2 r_reg[2]1/D[22]}, {GND_2 r_reg[2]1/D[21]}, {GND_2 r_reg[2]1/D[20]}, {GND_2 r_reg[2]1/D[19]}, {GND_2 r_reg[2]1/D[18]}, {GND_2 r_reg[2]1/D[17]}, {GND_2 r_reg[2]1/D[16]}, {GND_2 r_reg[2]1/D[15]}, {GND_2 r_reg[2]1/D[14]}, {GND_2 r_reg[2]1/D[13]}, {GND_2 r_reg[2]1/D[12]}, {GND_2 r_reg[2]1/D[11]}, {GND_2 r_reg[2]1/D[10]}, {GND_2 r_reg[2]1/D[9]}, {GND_2 r_reg[2]1/D[8]}, {GND_2 r_reg[2]1/D[7]}, {GND_2 r_reg[2]1/D[6]}, {GND_2 r_reg[2]1/D[5]}, {GND_2 r_reg[2]1/D[4]}, {GND_2 r_reg[2]1/D[3]}, {GND_2 r_reg[2]1/D[2]}, {GND_2 r_reg[2]1/D[1]}, {GND_2 r_reg[2]1/D[0]}, {<const0> r_reg[2]1/INMODE[4]}, {<const0> r_reg[2]1/INMODE[3]}, {<const0> r_reg[2]1/INMODE[2]}, {<const0> r_reg[2]1/INMODE[1]}, {<const0> r_reg[2]1/INMODE[0]}, {<const0> r_reg[2]1/MULTSIGNIN}, {<const0> r_reg[2]1/OPMODE[6]}, {<const0> r_reg[2]1/OPMODE[5]}, {<const0> r_reg[2]1/OPMODE[4]}, {<const0> r_reg[2]1/OPMODE[3]}, {<const1> r_reg[2]1/OPMODE[2]}, {<const0> r_reg[2]1/OPMODE[1]}, {<const1> r_reg[2]1/OPMODE[0]}, {<const0> r_reg[2]1/PCIN[47]}, {<const0> r_reg[2]1/PCIN[46]}, {<const0> r_reg[2]1/PCIN[45]}, {<const0> r_reg[2]1/PCIN[44]}, {<const0> r_reg[2]1/PCIN[43]}, {<const0> r_reg[2]1/PCIN[42]}, {<const0> r_reg[2]1/PCIN[41]}, {<const0> r_reg[2]1/PCIN[40]}, {<const0> r_reg[2]1/PCIN[39]}, {<const0> r_reg[2]1/PCIN[38]}, {<const0> r_reg[2]1/PCIN[37]}, {<const0> r_reg[2]1/PCIN[36]}, {<const0> r_reg[2]1/PCIN[35]}, {<const0> r_reg[2]1/PCIN[34]}, {<const0> r_reg[2]1/PCIN[33]}, {<const0> r_reg[2]1/PCIN[32]}, {<const0> r_reg[2]1/PCIN[31]}, {<const0> r_reg[2]1/PCIN[30]}, {<const0> r_reg[2]1/PCIN[29]}, {<const0> r_reg[2]1/PCIN[28]}, {<const0> r_reg[2]1/PCIN[27]}, {<const0> r_reg[2]1/PCIN[26]}, {<const0> r_reg[2]1/PCIN[25]}, {<const0> r_reg[2]1/PCIN[24]}, {<const0> r_reg[2]1/PCIN[23]}, {<const0> r_reg[2]1/PCIN[22]}, {<const0> r_reg[2]1/PCIN[21]}, {<const0> r_reg[2]1/PCIN[20]}, {<const0> r_reg[2]1/PCIN[19]}, {<const0> r_reg[2]1/PCIN[18]}, {<const0> r_reg[2]1/PCIN[17]}, {<const0> r_reg[2]1/PCIN[16]}, {<const0> r_reg[2]1/PCIN[15]}, {<const0> r_reg[2]1/PCIN[14]}, {<const0> r_reg[2]1/PCIN[13]}, {<const0> r_reg[2]1/PCIN[12]}, {<const0> r_reg[2]1/PCIN[11]}, {<const0> r_reg[2]1/PCIN[10]}, {<const0> r_reg[2]1/PCIN[9]}, {<const0> r_reg[2]1/PCIN[8]}, {<const0> r_reg[2]1/PCIN[7]}, {<const0> r_reg[2]1/PCIN[6]}, {<const0> r_reg[2]1/PCIN[5]}, {<const0> r_reg[2]1/PCIN[4]}, {<const0> r_reg[2]1/PCIN[3]}, {<const0> r_reg[2]1/PCIN[2]}, {<const0> r_reg[2]1/PCIN[1]}, {<const0> r_reg[2]1/PCIN[0]}, {RSTA r_reg[2]1/RSTA}, {<const0> r_reg[2]1/RSTALLCARRYIN}, {<const0> r_reg[2]1/RSTALUMODE}, {RSTA r_reg[2]1/RSTB}, {<const0> r_reg[2]1/RSTC}, {<const0> r_reg[2]1/RSTCTRL}, {<const0> r_reg[2]1/RSTD}, {<const0> r_reg[2]1/RSTINMODE}, {<const0> r_reg[2]1/RSTM}, {<const0> r_reg[2]1/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X2Y76, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 16x18 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

r_reg[2]1__0 - 
nets: { r_reg[2]1__0/ACOUT[29]}, { r_reg[2]1__0/ACOUT[28]}, { r_reg[2]1__0/ACOUT[27]}, { r_reg[2]1__0/ACOUT[26]}, { r_reg[2]1__0/ACOUT[25]}, { r_reg[2]1__0/ACOUT[24]}, { r_reg[2]1__0/ACOUT[23]}, { r_reg[2]1__0/ACOUT[22]}, { r_reg[2]1__0/ACOUT[21]}, { r_reg[2]1__0/ACOUT[20]}, { r_reg[2]1__0/ACOUT[19]}, { r_reg[2]1__0/ACOUT[18]}, { r_reg[2]1__0/ACOUT[17]}, { r_reg[2]1__0/ACOUT[16]}, { r_reg[2]1__0/ACOUT[15]}, { r_reg[2]1__0/ACOUT[14]}, { r_reg[2]1__0/ACOUT[13]}, { r_reg[2]1__0/ACOUT[12]}, { r_reg[2]1__0/ACOUT[11]}, { r_reg[2]1__0/ACOUT[10]}, { r_reg[2]1__0/ACOUT[9]}, { r_reg[2]1__0/ACOUT[8]}, { r_reg[2]1__0/ACOUT[7]}, { r_reg[2]1__0/ACOUT[6]}, { r_reg[2]1__0/ACOUT[5]}, { r_reg[2]1__0/ACOUT[4]}, { r_reg[2]1__0/ACOUT[3]}, { r_reg[2]1__0/ACOUT[2]}, { r_reg[2]1__0/ACOUT[1]}, { r_reg[2]1__0/ACOUT[0]}, { r_reg[2]1__0/BCOUT[17]}, { r_reg[2]1__0/BCOUT[16]}, { r_reg[2]1__0/BCOUT[15]}, { r_reg[2]1__0/BCOUT[14]}, { r_reg[2]1__0/BCOUT[13]}, { r_reg[2]1__0/BCOUT[12]}, { r_reg[2]1__0/BCOUT[11]}, { r_reg[2]1__0/BCOUT[10]}, { r_reg[2]1__0/BCOUT[9]}, { r_reg[2]1__0/BCOUT[8]}, { r_reg[2]1__0/BCOUT[7]}, { r_reg[2]1__0/BCOUT[6]}, { r_reg[2]1__0/BCOUT[5]}, { r_reg[2]1__0/BCOUT[4]}, { r_reg[2]1__0/BCOUT[3]}, { r_reg[2]1__0/BCOUT[2]}, { r_reg[2]1__0/BCOUT[1]}, { r_reg[2]1__0/BCOUT[0]}, { r_reg[2]1__0/CARRYCASCOUT}, { r_reg[2]1__0/CARRYOUT[3]}, { r_reg[2]1__0/CARRYOUT[2]}, { r_reg[2]1__0/CARRYOUT[1]}, { r_reg[2]1__0/CARRYOUT[0]}, { r_reg[2]1__0/MULTSIGNOUT}, { r_reg[2]1__0/OVERFLOW}, { r_reg[2]1__0/PATTERNBDETECT}, { r_reg[2]1__0/PATTERNDETECT}, { r_reg[2]1__0/PCOUT[47]}, { r_reg[2]1__0/PCOUT[46]}, { r_reg[2]1__0/PCOUT[45]}, { r_reg[2]1__0/PCOUT[44]}, { r_reg[2]1__0/PCOUT[43]}, { r_reg[2]1__0/PCOUT[42]}, { r_reg[2]1__0/PCOUT[41]}, { r_reg[2]1__0/PCOUT[40]}, { r_reg[2]1__0/PCOUT[39]}, { r_reg[2]1__0/PCOUT[38]}, { r_reg[2]1__0/PCOUT[37]}, { r_reg[2]1__0/PCOUT[36]}, { r_reg[2]1__0/PCOUT[35]}, { r_reg[2]1__0/PCOUT[34]}, { r_reg[2]1__0/PCOUT[33]}, { r_reg[2]1__0/PCOUT[32]}, { r_reg[2]1__0/PCOUT[31]}, { r_reg[2]1__0/PCOUT[30]}, { r_reg[2]1__0/PCOUT[29]}, { r_reg[2]1__0/PCOUT[28]}, { r_reg[2]1__0/PCOUT[27]}, { r_reg[2]1__0/PCOUT[26]}, { r_reg[2]1__0/PCOUT[25]}, { r_reg[2]1__0/PCOUT[24]}, { r_reg[2]1__0/PCOUT[23]}, { r_reg[2]1__0/PCOUT[22]}, { r_reg[2]1__0/PCOUT[21]}, { r_reg[2]1__0/PCOUT[20]}, { r_reg[2]1__0/PCOUT[19]}, { r_reg[2]1__0/PCOUT[18]}, { r_reg[2]1__0/PCOUT[17]}, { r_reg[2]1__0/PCOUT[16]}, { r_reg[2]1__0/PCOUT[15]}, { r_reg[2]1__0/PCOUT[14]}, { r_reg[2]1__0/PCOUT[13]}, { r_reg[2]1__0/PCOUT[12]}, { r_reg[2]1__0/PCOUT[11]}, { r_reg[2]1__0/PCOUT[10]}, { r_reg[2]1__0/PCOUT[9]}, { r_reg[2]1__0/PCOUT[8]}, { r_reg[2]1__0/PCOUT[7]}, { r_reg[2]1__0/PCOUT[6]}, { r_reg[2]1__0/PCOUT[5]}, { r_reg[2]1__0/PCOUT[4]}, { r_reg[2]1__0/PCOUT[3]}, { r_reg[2]1__0/PCOUT[2]}, { r_reg[2]1__0/PCOUT[1]}, { r_reg[2]1__0/PCOUT[0]}, { r_reg[2]1__0/P[47]}, { r_reg[2]1__0/P[46]}, { r_reg[2]1__0/P[45]}, { r_reg[2]1__0/P[44]}, { r_reg[2]1__0/P[43]}, { r_reg[2]1__0/P[42]}, { r_reg[2]1__0/P[41]}, { r_reg[2]1__0/P[40]}, { r_reg[2]1__0/P[39]}, { r_reg[2]1__0/P[38]}, { r_reg[2]1__0/P[37]}, { r_reg[2]1__0/P[36]}, { r_reg[2]1__0/P[35]}, { r_reg[2]1__0/P[34]}, { r_reg[2]1__0/P[33]}, { r_reg[2]1__0/P[32]}, { r_reg[2]1__0/P[31]}, { r_reg[2]1__0/P[30]}, { r_reg[2]1__0/P[29]}, {r_reg[2]1__0_n_77 r_reg[2]1__0/P[28]}, {r_reg[2]1__0_n_78 r_reg[2]1__0/P[27]}, {r_reg[2]1__0_n_79 r_reg[2]1__0/P[26]}, {r_reg[2]1__0_n_80 r_reg[2]1__0/P[25]}, {r_reg[2]1__0_n_81 r_reg[2]1__0/P[24]}, {r_reg[2]1__0_n_82 r_reg[2]1__0/P[23]}, {r_reg[2]1__0_n_83 r_reg[2]1__0/P[22]}, {r_reg[2]1__0_n_84 r_reg[2]1__0/P[21]}, {r_reg[2]1__0_n_85 r_reg[2]1__0/P[20]}, {r_reg[2]1__0_n_86 r_reg[2]1__0/P[19]}, {r_reg[2]1__0_n_87 r_reg[2]1__0/P[18]}, {r_reg[2]1__0_n_88 r_reg[2]1__0/P[17]}, {r_reg[2]1__0_n_89 r_reg[2]1__0/P[16]}, {r_reg[2]1__0_n_90 r_reg[2]1__0/P[15]}, {r_reg[2]1__0_n_91 r_reg[2]1__0/P[14]}, {r_reg[2]1__0_n_92 r_reg[2]1__0/P[13]}, {r_reg[2]1__0_n_93 r_reg[2]1__0/P[12]}, {r_reg[2]1__0_n_94 r_reg[2]1__0/P[11]}, {r_reg[2]1__0_n_95 r_reg[2]1__0/P[10]}, {r_reg[2]1__0_n_96 r_reg[2]1__0/P[9]}, {r_reg[2]1__0_n_97 r_reg[2]1__0/P[8]}, {r_reg[2]1__0_n_98 r_reg[2]1__0/P[7]}, {r_reg[2]1__0_n_99 r_reg[2]1__0/P[6]}, {r_reg[2]1__0_n_100 r_reg[2]1__0/P[5]}, {r_reg[2]1__0_n_101 r_reg[2]1__0/P[4]}, {r_reg[2]1__0_n_102 r_reg[2]1__0/P[3]}, {r_reg[2]1__0_n_103 r_reg[2]1__0/P[2]}, {r_reg[2]1__0_n_104 r_reg[2]1__0/P[1]}, {r_reg[2]1__0_n_105 r_reg[2]1__0/P[0]}, { r_reg[2]1__0/UNDERFLOW}, {<const0> r_reg[2]1__0/ACIN[29]}, {<const0> r_reg[2]1__0/ACIN[28]}, {<const0> r_reg[2]1__0/ACIN[27]}, {<const0> r_reg[2]1__0/ACIN[26]}, {<const0> r_reg[2]1__0/ACIN[25]}, {<const0> r_reg[2]1__0/ACIN[24]}, {<const0> r_reg[2]1__0/ACIN[23]}, {<const0> r_reg[2]1__0/ACIN[22]}, {<const0> r_reg[2]1__0/ACIN[21]}, {<const0> r_reg[2]1__0/ACIN[20]}, {<const0> r_reg[2]1__0/ACIN[19]}, {<const0> r_reg[2]1__0/ACIN[18]}, {<const0> r_reg[2]1__0/ACIN[17]}, {<const0> r_reg[2]1__0/ACIN[16]}, {<const0> r_reg[2]1__0/ACIN[15]}, {<const0> r_reg[2]1__0/ACIN[14]}, {<const0> r_reg[2]1__0/ACIN[13]}, {<const0> r_reg[2]1__0/ACIN[12]}, {<const0> r_reg[2]1__0/ACIN[11]}, {<const0> r_reg[2]1__0/ACIN[10]}, {<const0> r_reg[2]1__0/ACIN[9]}, {<const0> r_reg[2]1__0/ACIN[8]}, {<const0> r_reg[2]1__0/ACIN[7]}, {<const0> r_reg[2]1__0/ACIN[6]}, {<const0> r_reg[2]1__0/ACIN[5]}, {<const0> r_reg[2]1__0/ACIN[4]}, {<const0> r_reg[2]1__0/ACIN[3]}, {<const0> r_reg[2]1__0/ACIN[2]}, {<const0> r_reg[2]1__0/ACIN[1]}, {<const0> r_reg[2]1__0/ACIN[0]}, {<const0> r_reg[2]1__0/ALUMODE[3]}, {<const0> r_reg[2]1__0/ALUMODE[2]}, {<const0> r_reg[2]1__0/ALUMODE[1]}, {<const0> r_reg[2]1__0/ALUMODE[0]}, {<const0> r_reg[2]1__0/A[29]}, {<const0> r_reg[2]1__0/A[28]}, {<const0> r_reg[2]1__0/A[27]}, {<const0> r_reg[2]1__0/A[26]}, {<const0> r_reg[2]1__0/A[25]}, {<const0> r_reg[2]1__0/A[24]}, {<const0> r_reg[2]1__0/A[23]}, {<const0> r_reg[2]1__0/A[22]}, {<const0> r_reg[2]1__0/A[21]}, {<const0> r_reg[2]1__0/A[20]}, {<const0> r_reg[2]1__0/A[19]}, {<const0> r_reg[2]1__0/A[18]}, {<const0> r_reg[2]1__0/A[17]}, {<const0> r_reg[2]1__0/A[16]}, {<const0> r_reg[2]1__0/A[15]}, {d_next[1][31] r_reg[2]1__0/A[14]}, {d_next[1][30] r_reg[2]1__0/A[13]}, {d_next[1][29] r_reg[2]1__0/A[12]}, {d_next[1][28] r_reg[2]1__0/A[11]}, {d_next[1][27] r_reg[2]1__0/A[10]}, {d_next[1][26] r_reg[2]1__0/A[9]}, {d_next[1][25] r_reg[2]1__0/A[8]}, {d_next[1][24] r_reg[2]1__0/A[7]}, {d_next[1][23] r_reg[2]1__0/A[6]}, {d_next[1][22] r_reg[2]1__0/A[5]}, {d_next[1][21] r_reg[2]1__0/A[4]}, {d_next[1][20] r_reg[2]1__0/A[3]}, {d_next[1][19] r_reg[2]1__0/A[2]}, {d_next[1][18] r_reg[2]1__0/A[1]}, {d_next[1][17] r_reg[2]1__0/A[0]}, {<const0> r_reg[2]1__0/BCIN[17]}, {<const0> r_reg[2]1__0/BCIN[16]}, {<const0> r_reg[2]1__0/BCIN[15]}, {<const0> r_reg[2]1__0/BCIN[14]}, {<const0> r_reg[2]1__0/BCIN[13]}, {<const0> r_reg[2]1__0/BCIN[12]}, {<const0> r_reg[2]1__0/BCIN[11]}, {<const0> r_reg[2]1__0/BCIN[10]}, {<const0> r_reg[2]1__0/BCIN[9]}, {<const0> r_reg[2]1__0/BCIN[8]}, {<const0> r_reg[2]1__0/BCIN[7]}, {<const0> r_reg[2]1__0/BCIN[6]}, {<const0> r_reg[2]1__0/BCIN[5]}, {<const0> r_reg[2]1__0/BCIN[4]}, {<const0> r_reg[2]1__0/BCIN[3]}, {<const0> r_reg[2]1__0/BCIN[2]}, {<const0> r_reg[2]1__0/BCIN[1]}, {<const0> r_reg[2]1__0/BCIN[0]}, {<const0> r_reg[2]1__0/B[17]}, {<const0> r_reg[2]1__0/B[16]}, {<const0> r_reg[2]1__0/B[15]}, {psdsp_n r_reg[2]1__0/B[14]}, {psdsp_n_1 r_reg[2]1__0/B[13]}, {psdsp_n_2 r_reg[2]1__0/B[12]}, {psdsp_n_3 r_reg[2]1__0/B[11]}, {psdsp_n_4 r_reg[2]1__0/B[10]}, {psdsp_n_5 r_reg[2]1__0/B[9]}, {psdsp_n_6 r_reg[2]1__0/B[8]}, {psdsp_n_7 r_reg[2]1__0/B[7]}, {psdsp_n_8 r_reg[2]1__0/B[6]}, {psdsp_n_9 r_reg[2]1__0/B[5]}, {psdsp_n_10 r_reg[2]1__0/B[4]}, {psdsp_n_11 r_reg[2]1__0/B[3]}, {psdsp_n_12 r_reg[2]1__0/B[2]}, {psdsp_n_13 r_reg[2]1__0/B[1]}, {psdsp_n_14 r_reg[2]1__0/B[0]}, {<const0> r_reg[2]1__0/CARRYCASCIN}, {<const0> r_reg[2]1__0/CARRYIN}, {<const0> r_reg[2]1__0/CARRYINSEL[2]}, {<const0> r_reg[2]1__0/CARRYINSEL[1]}, {<const0> r_reg[2]1__0/CARRYINSEL[0]}, {<const0> r_reg[2]1__0/CEA1}, {<const1> r_reg[2]1__0/CEA2}, {<const0> r_reg[2]1__0/CEAD}, {<const0> r_reg[2]1__0/CEALUMODE}, {<const0> r_reg[2]1__0/CEB1}, {<const1> r_reg[2]1__0/CEB2}, {<const0> r_reg[2]1__0/CEC}, {<const0> r_reg[2]1__0/CECARRYIN}, {<const0> r_reg[2]1__0/CECTRL}, {<const0> r_reg[2]1__0/CED}, {<const0> r_reg[2]1__0/CEINMODE}, {<const0> r_reg[2]1__0/CEM}, {<const0> r_reg[2]1__0/CEP}, {clk r_reg[2]1__0/CLK}, {VCC_2 r_reg[2]1__0/C[47]}, {VCC_2 r_reg[2]1__0/C[46]}, {VCC_2 r_reg[2]1__0/C[45]}, {VCC_2 r_reg[2]1__0/C[44]}, {VCC_2 r_reg[2]1__0/C[43]}, {VCC_2 r_reg[2]1__0/C[42]}, {VCC_2 r_reg[2]1__0/C[41]}, {VCC_2 r_reg[2]1__0/C[40]}, {VCC_2 r_reg[2]1__0/C[39]}, {VCC_2 r_reg[2]1__0/C[38]}, {VCC_2 r_reg[2]1__0/C[37]}, {VCC_2 r_reg[2]1__0/C[36]}, {VCC_2 r_reg[2]1__0/C[35]}, {VCC_2 r_reg[2]1__0/C[34]}, {VCC_2 r_reg[2]1__0/C[33]}, {VCC_2 r_reg[2]1__0/C[32]}, {VCC_2 r_reg[2]1__0/C[31]}, {VCC_2 r_reg[2]1__0/C[30]}, {VCC_2 r_reg[2]1__0/C[29]}, {VCC_2 r_reg[2]1__0/C[28]}, {VCC_2 r_reg[2]1__0/C[27]}, {VCC_2 r_reg[2]1__0/C[26]}, {VCC_2 r_reg[2]1__0/C[25]}, {VCC_2 r_reg[2]1__0/C[24]}, {VCC_2 r_reg[2]1__0/C[23]}, {VCC_2 r_reg[2]1__0/C[22]}, {VCC_2 r_reg[2]1__0/C[21]}, {VCC_2 r_reg[2]1__0/C[20]}, {VCC_2 r_reg[2]1__0/C[19]}, {VCC_2 r_reg[2]1__0/C[18]}, {VCC_2 r_reg[2]1__0/C[17]}, {VCC_2 r_reg[2]1__0/C[16]}, {VCC_2 r_reg[2]1__0/C[15]}, {VCC_2 r_reg[2]1__0/C[14]}, {VCC_2 r_reg[2]1__0/C[13]}, {VCC_2 r_reg[2]1__0/C[12]}, {VCC_2 r_reg[2]1__0/C[11]}, {VCC_2 r_reg[2]1__0/C[10]}, {VCC_2 r_reg[2]1__0/C[9]}, {VCC_2 r_reg[2]1__0/C[8]}, {VCC_2 r_reg[2]1__0/C[7]}, {VCC_2 r_reg[2]1__0/C[6]}, {VCC_2 r_reg[2]1__0/C[5]}, {VCC_2 r_reg[2]1__0/C[4]}, {VCC_2 r_reg[2]1__0/C[3]}, {VCC_2 r_reg[2]1__0/C[2]}, {VCC_2 r_reg[2]1__0/C[1]}, {VCC_2 r_reg[2]1__0/C[0]}, {GND_2 r_reg[2]1__0/D[24]}, {GND_2 r_reg[2]1__0/D[23]}, {GND_2 r_reg[2]1__0/D[22]}, {GND_2 r_reg[2]1__0/D[21]}, {GND_2 r_reg[2]1__0/D[20]}, {GND_2 r_reg[2]1__0/D[19]}, {GND_2 r_reg[2]1__0/D[18]}, {GND_2 r_reg[2]1__0/D[17]}, {GND_2 r_reg[2]1__0/D[16]}, {GND_2 r_reg[2]1__0/D[15]}, {GND_2 r_reg[2]1__0/D[14]}, {GND_2 r_reg[2]1__0/D[13]}, {GND_2 r_reg[2]1__0/D[12]}, {GND_2 r_reg[2]1__0/D[11]}, {GND_2 r_reg[2]1__0/D[10]}, {GND_2 r_reg[2]1__0/D[9]}, {GND_2 r_reg[2]1__0/D[8]}, {GND_2 r_reg[2]1__0/D[7]}, {GND_2 r_reg[2]1__0/D[6]}, {GND_2 r_reg[2]1__0/D[5]}, {GND_2 r_reg[2]1__0/D[4]}, {GND_2 r_reg[2]1__0/D[3]}, {GND_2 r_reg[2]1__0/D[2]}, {GND_2 r_reg[2]1__0/D[1]}, {GND_2 r_reg[2]1__0/D[0]}, {<const0> r_reg[2]1__0/INMODE[4]}, {<const0> r_reg[2]1__0/INMODE[3]}, {<const0> r_reg[2]1__0/INMODE[2]}, {<const0> r_reg[2]1__0/INMODE[1]}, {<const0> r_reg[2]1__0/INMODE[0]}, {<const0> r_reg[2]1__0/MULTSIGNIN}, {<const1> r_reg[2]1__0/OPMODE[6]}, {<const0> r_reg[2]1__0/OPMODE[5]}, {<const1> r_reg[2]1__0/OPMODE[4]}, {<const0> r_reg[2]1__0/OPMODE[3]}, {<const1> r_reg[2]1__0/OPMODE[2]}, {<const0> r_reg[2]1__0/OPMODE[1]}, {<const1> r_reg[2]1__0/OPMODE[0]}, {r_reg[2]1_n_106 r_reg[2]1__0/PCIN[47]}, {r_reg[2]1_n_107 r_reg[2]1__0/PCIN[46]}, {r_reg[2]1_n_108 r_reg[2]1__0/PCIN[45]}, {r_reg[2]1_n_109 r_reg[2]1__0/PCIN[44]}, {r_reg[2]1_n_110 r_reg[2]1__0/PCIN[43]}, {r_reg[2]1_n_111 r_reg[2]1__0/PCIN[42]}, {r_reg[2]1_n_112 r_reg[2]1__0/PCIN[41]}, {r_reg[2]1_n_113 r_reg[2]1__0/PCIN[40]}, {r_reg[2]1_n_114 r_reg[2]1__0/PCIN[39]}, {r_reg[2]1_n_115 r_reg[2]1__0/PCIN[38]}, {r_reg[2]1_n_116 r_reg[2]1__0/PCIN[37]}, {r_reg[2]1_n_117 r_reg[2]1__0/PCIN[36]}, {r_reg[2]1_n_118 r_reg[2]1__0/PCIN[35]}, {r_reg[2]1_n_119 r_reg[2]1__0/PCIN[34]}, {r_reg[2]1_n_120 r_reg[2]1__0/PCIN[33]}, {r_reg[2]1_n_121 r_reg[2]1__0/PCIN[32]}, {r_reg[2]1_n_122 r_reg[2]1__0/PCIN[31]}, {r_reg[2]1_n_123 r_reg[2]1__0/PCIN[30]}, {r_reg[2]1_n_124 r_reg[2]1__0/PCIN[29]}, {r_reg[2]1_n_125 r_reg[2]1__0/PCIN[28]}, {r_reg[2]1_n_126 r_reg[2]1__0/PCIN[27]}, {r_reg[2]1_n_127 r_reg[2]1__0/PCIN[26]}, {r_reg[2]1_n_128 r_reg[2]1__0/PCIN[25]}, {r_reg[2]1_n_129 r_reg[2]1__0/PCIN[24]}, {r_reg[2]1_n_130 r_reg[2]1__0/PCIN[23]}, {r_reg[2]1_n_131 r_reg[2]1__0/PCIN[22]}, {r_reg[2]1_n_132 r_reg[2]1__0/PCIN[21]}, {r_reg[2]1_n_133 r_reg[2]1__0/PCIN[20]}, {r_reg[2]1_n_134 r_reg[2]1__0/PCIN[19]}, {r_reg[2]1_n_135 r_reg[2]1__0/PCIN[18]}, {r_reg[2]1_n_136 r_reg[2]1__0/PCIN[17]}, {r_reg[2]1_n_137 r_reg[2]1__0/PCIN[16]}, {r_reg[2]1_n_138 r_reg[2]1__0/PCIN[15]}, {r_reg[2]1_n_139 r_reg[2]1__0/PCIN[14]}, {r_reg[2]1_n_140 r_reg[2]1__0/PCIN[13]}, {r_reg[2]1_n_141 r_reg[2]1__0/PCIN[12]}, {r_reg[2]1_n_142 r_reg[2]1__0/PCIN[11]}, {r_reg[2]1_n_143 r_reg[2]1__0/PCIN[10]}, {r_reg[2]1_n_144 r_reg[2]1__0/PCIN[9]}, {r_reg[2]1_n_145 r_reg[2]1__0/PCIN[8]}, {r_reg[2]1_n_146 r_reg[2]1__0/PCIN[7]}, {r_reg[2]1_n_147 r_reg[2]1__0/PCIN[6]}, {r_reg[2]1_n_148 r_reg[2]1__0/PCIN[5]}, {r_reg[2]1_n_149 r_reg[2]1__0/PCIN[4]}, {r_reg[2]1_n_150 r_reg[2]1__0/PCIN[3]}, {r_reg[2]1_n_151 r_reg[2]1__0/PCIN[2]}, {r_reg[2]1_n_152 r_reg[2]1__0/PCIN[1]}, {r_reg[2]1_n_153 r_reg[2]1__0/PCIN[0]}, {RSTA r_reg[2]1__0/RSTA}, {<const0> r_reg[2]1__0/RSTALLCARRYIN}, {<const0> r_reg[2]1__0/RSTALUMODE}, {RSTA r_reg[2]1__0/RSTB}, {<const0> r_reg[2]1__0/RSTC}, {<const0> r_reg[2]1__0/RSTCTRL}, {<const0> r_reg[2]1__0/RSTD}, {<const0> r_reg[2]1__0/RSTINMODE}, {<const0> r_reg[2]1__0/RSTM}, {<const0> r_reg[2]1__0/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X2Y77, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 16x16 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

r_reg[2]1__1 - 
nets: { r_reg[2]1__1/ACOUT[29]}, { r_reg[2]1__1/ACOUT[28]}, { r_reg[2]1__1/ACOUT[27]}, { r_reg[2]1__1/ACOUT[26]}, { r_reg[2]1__1/ACOUT[25]}, { r_reg[2]1__1/ACOUT[24]}, { r_reg[2]1__1/ACOUT[23]}, { r_reg[2]1__1/ACOUT[22]}, { r_reg[2]1__1/ACOUT[21]}, { r_reg[2]1__1/ACOUT[20]}, { r_reg[2]1__1/ACOUT[19]}, { r_reg[2]1__1/ACOUT[18]}, { r_reg[2]1__1/ACOUT[17]}, { r_reg[2]1__1/ACOUT[16]}, { r_reg[2]1__1/ACOUT[15]}, { r_reg[2]1__1/ACOUT[14]}, { r_reg[2]1__1/ACOUT[13]}, { r_reg[2]1__1/ACOUT[12]}, { r_reg[2]1__1/ACOUT[11]}, { r_reg[2]1__1/ACOUT[10]}, { r_reg[2]1__1/ACOUT[9]}, { r_reg[2]1__1/ACOUT[8]}, { r_reg[2]1__1/ACOUT[7]}, { r_reg[2]1__1/ACOUT[6]}, { r_reg[2]1__1/ACOUT[5]}, { r_reg[2]1__1/ACOUT[4]}, { r_reg[2]1__1/ACOUT[3]}, { r_reg[2]1__1/ACOUT[2]}, { r_reg[2]1__1/ACOUT[1]}, { r_reg[2]1__1/ACOUT[0]}, { r_reg[2]1__1/BCOUT[17]}, { r_reg[2]1__1/BCOUT[16]}, { r_reg[2]1__1/BCOUT[15]}, { r_reg[2]1__1/BCOUT[14]}, { r_reg[2]1__1/BCOUT[13]}, { r_reg[2]1__1/BCOUT[12]}, { r_reg[2]1__1/BCOUT[11]}, { r_reg[2]1__1/BCOUT[10]}, { r_reg[2]1__1/BCOUT[9]}, { r_reg[2]1__1/BCOUT[8]}, { r_reg[2]1__1/BCOUT[7]}, { r_reg[2]1__1/BCOUT[6]}, { r_reg[2]1__1/BCOUT[5]}, { r_reg[2]1__1/BCOUT[4]}, { r_reg[2]1__1/BCOUT[3]}, { r_reg[2]1__1/BCOUT[2]}, { r_reg[2]1__1/BCOUT[1]}, { r_reg[2]1__1/BCOUT[0]}, { r_reg[2]1__1/CARRYCASCOUT}, { r_reg[2]1__1/CARRYOUT[3]}, { r_reg[2]1__1/CARRYOUT[2]}, { r_reg[2]1__1/CARRYOUT[1]}, { r_reg[2]1__1/CARRYOUT[0]}, { r_reg[2]1__1/MULTSIGNOUT}, { r_reg[2]1__1/OVERFLOW}, { r_reg[2]1__1/PATTERNBDETECT}, { r_reg[2]1__1/PATTERNDETECT}, {r_reg[2]1__1_n_106 r_reg[2]1__1/PCOUT[47]}, {r_reg[2]1__1_n_107 r_reg[2]1__1/PCOUT[46]}, {r_reg[2]1__1_n_108 r_reg[2]1__1/PCOUT[45]}, {r_reg[2]1__1_n_109 r_reg[2]1__1/PCOUT[44]}, {r_reg[2]1__1_n_110 r_reg[2]1__1/PCOUT[43]}, {r_reg[2]1__1_n_111 r_reg[2]1__1/PCOUT[42]}, {r_reg[2]1__1_n_112 r_reg[2]1__1/PCOUT[41]}, {r_reg[2]1__1_n_113 r_reg[2]1__1/PCOUT[40]}, {r_reg[2]1__1_n_114 r_reg[2]1__1/PCOUT[39]}, {r_reg[2]1__1_n_115 r_reg[2]1__1/PCOUT[38]}, {r_reg[2]1__1_n_116 r_reg[2]1__1/PCOUT[37]}, {r_reg[2]1__1_n_117 r_reg[2]1__1/PCOUT[36]}, {r_reg[2]1__1_n_118 r_reg[2]1__1/PCOUT[35]}, {r_reg[2]1__1_n_119 r_reg[2]1__1/PCOUT[34]}, {r_reg[2]1__1_n_120 r_reg[2]1__1/PCOUT[33]}, {r_reg[2]1__1_n_121 r_reg[2]1__1/PCOUT[32]}, {r_reg[2]1__1_n_122 r_reg[2]1__1/PCOUT[31]}, {r_reg[2]1__1_n_123 r_reg[2]1__1/PCOUT[30]}, {r_reg[2]1__1_n_124 r_reg[2]1__1/PCOUT[29]}, {r_reg[2]1__1_n_125 r_reg[2]1__1/PCOUT[28]}, {r_reg[2]1__1_n_126 r_reg[2]1__1/PCOUT[27]}, {r_reg[2]1__1_n_127 r_reg[2]1__1/PCOUT[26]}, {r_reg[2]1__1_n_128 r_reg[2]1__1/PCOUT[25]}, {r_reg[2]1__1_n_129 r_reg[2]1__1/PCOUT[24]}, {r_reg[2]1__1_n_130 r_reg[2]1__1/PCOUT[23]}, {r_reg[2]1__1_n_131 r_reg[2]1__1/PCOUT[22]}, {r_reg[2]1__1_n_132 r_reg[2]1__1/PCOUT[21]}, {r_reg[2]1__1_n_133 r_reg[2]1__1/PCOUT[20]}, {r_reg[2]1__1_n_134 r_reg[2]1__1/PCOUT[19]}, {r_reg[2]1__1_n_135 r_reg[2]1__1/PCOUT[18]}, {r_reg[2]1__1_n_136 r_reg[2]1__1/PCOUT[17]}, {r_reg[2]1__1_n_137 r_reg[2]1__1/PCOUT[16]}, {r_reg[2]1__1_n_138 r_reg[2]1__1/PCOUT[15]}, {r_reg[2]1__1_n_139 r_reg[2]1__1/PCOUT[14]}, {r_reg[2]1__1_n_140 r_reg[2]1__1/PCOUT[13]}, {r_reg[2]1__1_n_141 r_reg[2]1__1/PCOUT[12]}, {r_reg[2]1__1_n_142 r_reg[2]1__1/PCOUT[11]}, {r_reg[2]1__1_n_143 r_reg[2]1__1/PCOUT[10]}, {r_reg[2]1__1_n_144 r_reg[2]1__1/PCOUT[9]}, {r_reg[2]1__1_n_145 r_reg[2]1__1/PCOUT[8]}, {r_reg[2]1__1_n_146 r_reg[2]1__1/PCOUT[7]}, {r_reg[2]1__1_n_147 r_reg[2]1__1/PCOUT[6]}, {r_reg[2]1__1_n_148 r_reg[2]1__1/PCOUT[5]}, {r_reg[2]1__1_n_149 r_reg[2]1__1/PCOUT[4]}, {r_reg[2]1__1_n_150 r_reg[2]1__1/PCOUT[3]}, {r_reg[2]1__1_n_151 r_reg[2]1__1/PCOUT[2]}, {r_reg[2]1__1_n_152 r_reg[2]1__1/PCOUT[1]}, {r_reg[2]1__1_n_153 r_reg[2]1__1/PCOUT[0]}, { r_reg[2]1__1/P[47]}, { r_reg[2]1__1/P[46]}, { r_reg[2]1__1/P[45]}, { r_reg[2]1__1/P[44]}, { r_reg[2]1__1/P[43]}, { r_reg[2]1__1/P[42]}, { r_reg[2]1__1/P[41]}, { r_reg[2]1__1/P[40]}, { r_reg[2]1__1/P[39]}, { r_reg[2]1__1/P[38]}, { r_reg[2]1__1/P[37]}, { r_reg[2]1__1/P[36]}, { r_reg[2]1__1/P[35]}, { r_reg[2]1__1/P[34]}, { r_reg[2]1__1/P[33]}, { r_reg[2]1__1/P[32]}, { r_reg[2]1__1/P[31]}, { r_reg[2]1__1/P[30]}, { r_reg[2]1__1/P[29]}, { r_reg[2]1__1/P[28]}, { r_reg[2]1__1/P[27]}, { r_reg[2]1__1/P[26]}, { r_reg[2]1__1/P[25]}, { r_reg[2]1__1/P[24]}, { r_reg[2]1__1/P[23]}, { r_reg[2]1__1/P[22]}, { r_reg[2]1__1/P[21]}, { r_reg[2]1__1/P[20]}, { r_reg[2]1__1/P[19]}, { r_reg[2]1__1/P[18]}, { r_reg[2]1__1/P[17]}, {r_reg[2]1__1_n_89 r_reg[2]1__1/P[16]}, { r_reg[2]1__1/P[15]}, { r_reg[2]1__1/P[14]}, { r_reg[2]1__1/P[13]}, { r_reg[2]1__1/P[12]}, { r_reg[2]1__1/P[11]}, { r_reg[2]1__1/P[10]}, { r_reg[2]1__1/P[9]}, { r_reg[2]1__1/P[8]}, { r_reg[2]1__1/P[7]}, { r_reg[2]1__1/P[6]}, { r_reg[2]1__1/P[5]}, { r_reg[2]1__1/P[4]}, { r_reg[2]1__1/P[3]}, { r_reg[2]1__1/P[2]}, { r_reg[2]1__1/P[1]}, { r_reg[2]1__1/P[0]}, { r_reg[2]1__1/UNDERFLOW}, {<const0> r_reg[2]1__1/ACIN[29]}, {<const0> r_reg[2]1__1/ACIN[28]}, {<const0> r_reg[2]1__1/ACIN[27]}, {<const0> r_reg[2]1__1/ACIN[26]}, {<const0> r_reg[2]1__1/ACIN[25]}, {<const0> r_reg[2]1__1/ACIN[24]}, {<const0> r_reg[2]1__1/ACIN[23]}, {<const0> r_reg[2]1__1/ACIN[22]}, {<const0> r_reg[2]1__1/ACIN[21]}, {<const0> r_reg[2]1__1/ACIN[20]}, {<const0> r_reg[2]1__1/ACIN[19]}, {<const0> r_reg[2]1__1/ACIN[18]}, {<const0> r_reg[2]1__1/ACIN[17]}, {<const0> r_reg[2]1__1/ACIN[16]}, {<const0> r_reg[2]1__1/ACIN[15]}, {<const0> r_reg[2]1__1/ACIN[14]}, {<const0> r_reg[2]1__1/ACIN[13]}, {<const0> r_reg[2]1__1/ACIN[12]}, {<const0> r_reg[2]1__1/ACIN[11]}, {<const0> r_reg[2]1__1/ACIN[10]}, {<const0> r_reg[2]1__1/ACIN[9]}, {<const0> r_reg[2]1__1/ACIN[8]}, {<const0> r_reg[2]1__1/ACIN[7]}, {<const0> r_reg[2]1__1/ACIN[6]}, {<const0> r_reg[2]1__1/ACIN[5]}, {<const0> r_reg[2]1__1/ACIN[4]}, {<const0> r_reg[2]1__1/ACIN[3]}, {<const0> r_reg[2]1__1/ACIN[2]}, {<const0> r_reg[2]1__1/ACIN[1]}, {<const0> r_reg[2]1__1/ACIN[0]}, {<const0> r_reg[2]1__1/ALUMODE[3]}, {<const0> r_reg[2]1__1/ALUMODE[2]}, {<const0> r_reg[2]1__1/ALUMODE[1]}, {<const0> r_reg[2]1__1/ALUMODE[0]}, {<const0> r_reg[2]1__1/A[29]}, {<const0> r_reg[2]1__1/A[28]}, {<const0> r_reg[2]1__1/A[27]}, {<const0> r_reg[2]1__1/A[26]}, {<const0> r_reg[2]1__1/A[25]}, {<const0> r_reg[2]1__1/A[24]}, {<const0> r_reg[2]1__1/A[23]}, {<const0> r_reg[2]1__1/A[22]}, {<const0> r_reg[2]1__1/A[21]}, {<const0> r_reg[2]1__1/A[20]}, {<const0> r_reg[2]1__1/A[19]}, {<const0> r_reg[2]1__1/A[18]}, {<const0> r_reg[2]1__1/A[17]}, {d_next[1][16] r_reg[2]1__1/A[16]}, {d_next[1][15] r_reg[2]1__1/A[15]}, {d_next[1][14] r_reg[2]1__1/A[14]}, {d_next[1][13] r_reg[2]1__1/A[13]}, {d_next[1][12] r_reg[2]1__1/A[12]}, {d_next[1][11] r_reg[2]1__1/A[11]}, {d_next[1][10] r_reg[2]1__1/A[10]}, {d_next[1][9] r_reg[2]1__1/A[9]}, {d_next[1][8] r_reg[2]1__1/A[8]}, {d_next[1][7] r_reg[2]1__1/A[7]}, {d_next[1][6] r_reg[2]1__1/A[6]}, {d_next[1][5] r_reg[2]1__1/A[5]}, {d_next[1][4] r_reg[2]1__1/A[4]}, {d_next[1][3] r_reg[2]1__1/A[3]}, {d_next[1][2] r_reg[2]1__1/A[2]}, {d_next[1][1] r_reg[2]1__1/A[1]}, {d_next[1][0] r_reg[2]1__1/A[0]}, {<const0> r_reg[2]1__1/BCIN[17]}, {<const0> r_reg[2]1__1/BCIN[16]}, {<const0> r_reg[2]1__1/BCIN[15]}, {<const0> r_reg[2]1__1/BCIN[14]}, {<const0> r_reg[2]1__1/BCIN[13]}, {<const0> r_reg[2]1__1/BCIN[12]}, {<const0> r_reg[2]1__1/BCIN[11]}, {<const0> r_reg[2]1__1/BCIN[10]}, {<const0> r_reg[2]1__1/BCIN[9]}, {<const0> r_reg[2]1__1/BCIN[8]}, {<const0> r_reg[2]1__1/BCIN[7]}, {<const0> r_reg[2]1__1/BCIN[6]}, {<const0> r_reg[2]1__1/BCIN[5]}, {<const0> r_reg[2]1__1/BCIN[4]}, {<const0> r_reg[2]1__1/BCIN[3]}, {<const0> r_reg[2]1__1/BCIN[2]}, {<const0> r_reg[2]1__1/BCIN[1]}, {<const0> r_reg[2]1__1/BCIN[0]}, {<const0> r_reg[2]1__1/B[17]}, {psdsp_n_47 r_reg[2]1__1/B[16]}, {psdsp_n_48 r_reg[2]1__1/B[15]}, {psdsp_n_49 r_reg[2]1__1/B[14]}, {psdsp_n_50 r_reg[2]1__1/B[13]}, {psdsp_n_51 r_reg[2]1__1/B[12]}, {psdsp_n_52 r_reg[2]1__1/B[11]}, {psdsp_n_53 r_reg[2]1__1/B[10]}, {psdsp_n_54 r_reg[2]1__1/B[9]}, {psdsp_n_55 r_reg[2]1__1/B[8]}, {psdsp_n_56 r_reg[2]1__1/B[7]}, {psdsp_n_57 r_reg[2]1__1/B[6]}, {psdsp_n_58 r_reg[2]1__1/B[5]}, {psdsp_n_59 r_reg[2]1__1/B[4]}, {psdsp_n_60 r_reg[2]1__1/B[3]}, {psdsp_n_61 r_reg[2]1__1/B[2]}, {psdsp_n_62 r_reg[2]1__1/B[1]}, {psdsp_n_63 r_reg[2]1__1/B[0]}, {<const0> r_reg[2]1__1/CARRYCASCIN}, {<const0> r_reg[2]1__1/CARRYIN}, {<const0> r_reg[2]1__1/CARRYINSEL[2]}, {<const0> r_reg[2]1__1/CARRYINSEL[1]}, {<const0> r_reg[2]1__1/CARRYINSEL[0]}, {<const0> r_reg[2]1__1/CEA1}, {<const1> r_reg[2]1__1/CEA2}, {<const0> r_reg[2]1__1/CEAD}, {<const0> r_reg[2]1__1/CEALUMODE}, {<const0> r_reg[2]1__1/CEB1}, {<const1> r_reg[2]1__1/CEB2}, {<const0> r_reg[2]1__1/CEC}, {<const0> r_reg[2]1__1/CECARRYIN}, {<const0> r_reg[2]1__1/CECTRL}, {<const0> r_reg[2]1__1/CED}, {<const0> r_reg[2]1__1/CEINMODE}, {<const0> r_reg[2]1__1/CEM}, {<const0> r_reg[2]1__1/CEP}, {clk r_reg[2]1__1/CLK}, {VCC_2 r_reg[2]1__1/C[47]}, {VCC_2 r_reg[2]1__1/C[46]}, {VCC_2 r_reg[2]1__1/C[45]}, {VCC_2 r_reg[2]1__1/C[44]}, {VCC_2 r_reg[2]1__1/C[43]}, {VCC_2 r_reg[2]1__1/C[42]}, {VCC_2 r_reg[2]1__1/C[41]}, {VCC_2 r_reg[2]1__1/C[40]}, {VCC_2 r_reg[2]1__1/C[39]}, {VCC_2 r_reg[2]1__1/C[38]}, {VCC_2 r_reg[2]1__1/C[37]}, {VCC_2 r_reg[2]1__1/C[36]}, {VCC_2 r_reg[2]1__1/C[35]}, {VCC_2 r_reg[2]1__1/C[34]}, {VCC_2 r_reg[2]1__1/C[33]}, {VCC_2 r_reg[2]1__1/C[32]}, {VCC_2 r_reg[2]1__1/C[31]}, {VCC_2 r_reg[2]1__1/C[30]}, {VCC_2 r_reg[2]1__1/C[29]}, {VCC_2 r_reg[2]1__1/C[28]}, {VCC_2 r_reg[2]1__1/C[27]}, {VCC_2 r_reg[2]1__1/C[26]}, {VCC_2 r_reg[2]1__1/C[25]}, {VCC_2 r_reg[2]1__1/C[24]}, {VCC_2 r_reg[2]1__1/C[23]}, {VCC_2 r_reg[2]1__1/C[22]}, {VCC_2 r_reg[2]1__1/C[21]}, {VCC_2 r_reg[2]1__1/C[20]}, {VCC_2 r_reg[2]1__1/C[19]}, {VCC_2 r_reg[2]1__1/C[18]}, {VCC_2 r_reg[2]1__1/C[17]}, {VCC_2 r_reg[2]1__1/C[16]}, {VCC_2 r_reg[2]1__1/C[15]}, {VCC_2 r_reg[2]1__1/C[14]}, {VCC_2 r_reg[2]1__1/C[13]}, {VCC_2 r_reg[2]1__1/C[12]}, {VCC_2 r_reg[2]1__1/C[11]}, {VCC_2 r_reg[2]1__1/C[10]}, {VCC_2 r_reg[2]1__1/C[9]}, {VCC_2 r_reg[2]1__1/C[8]}, {VCC_2 r_reg[2]1__1/C[7]}, {VCC_2 r_reg[2]1__1/C[6]}, {VCC_2 r_reg[2]1__1/C[5]}, {VCC_2 r_reg[2]1__1/C[4]}, {VCC_2 r_reg[2]1__1/C[3]}, {VCC_2 r_reg[2]1__1/C[2]}, {VCC_2 r_reg[2]1__1/C[1]}, {VCC_2 r_reg[2]1__1/C[0]}, {GND_2 r_reg[2]1__1/D[24]}, {GND_2 r_reg[2]1__1/D[23]}, {GND_2 r_reg[2]1__1/D[22]}, {GND_2 r_reg[2]1__1/D[21]}, {GND_2 r_reg[2]1__1/D[20]}, {GND_2 r_reg[2]1__1/D[19]}, {GND_2 r_reg[2]1__1/D[18]}, {GND_2 r_reg[2]1__1/D[17]}, {GND_2 r_reg[2]1__1/D[16]}, {GND_2 r_reg[2]1__1/D[15]}, {GND_2 r_reg[2]1__1/D[14]}, {GND_2 r_reg[2]1__1/D[13]}, {GND_2 r_reg[2]1__1/D[12]}, {GND_2 r_reg[2]1__1/D[11]}, {GND_2 r_reg[2]1__1/D[10]}, {GND_2 r_reg[2]1__1/D[9]}, {GND_2 r_reg[2]1__1/D[8]}, {GND_2 r_reg[2]1__1/D[7]}, {GND_2 r_reg[2]1__1/D[6]}, {GND_2 r_reg[2]1__1/D[5]}, {GND_2 r_reg[2]1__1/D[4]}, {GND_2 r_reg[2]1__1/D[3]}, {GND_2 r_reg[2]1__1/D[2]}, {GND_2 r_reg[2]1__1/D[1]}, {GND_2 r_reg[2]1__1/D[0]}, {<const0> r_reg[2]1__1/INMODE[4]}, {<const0> r_reg[2]1__1/INMODE[3]}, {<const0> r_reg[2]1__1/INMODE[2]}, {<const0> r_reg[2]1__1/INMODE[1]}, {<const0> r_reg[2]1__1/INMODE[0]}, {<const0> r_reg[2]1__1/MULTSIGNIN}, {<const0> r_reg[2]1__1/OPMODE[6]}, {<const0> r_reg[2]1__1/OPMODE[5]}, {<const0> r_reg[2]1__1/OPMODE[4]}, {<const0> r_reg[2]1__1/OPMODE[3]}, {<const1> r_reg[2]1__1/OPMODE[2]}, {<const0> r_reg[2]1__1/OPMODE[1]}, {<const1> r_reg[2]1__1/OPMODE[0]}, {<const0> r_reg[2]1__1/PCIN[47]}, {<const0> r_reg[2]1__1/PCIN[46]}, {<const0> r_reg[2]1__1/PCIN[45]}, {<const0> r_reg[2]1__1/PCIN[44]}, {<const0> r_reg[2]1__1/PCIN[43]}, {<const0> r_reg[2]1__1/PCIN[42]}, {<const0> r_reg[2]1__1/PCIN[41]}, {<const0> r_reg[2]1__1/PCIN[40]}, {<const0> r_reg[2]1__1/PCIN[39]}, {<const0> r_reg[2]1__1/PCIN[38]}, {<const0> r_reg[2]1__1/PCIN[37]}, {<const0> r_reg[2]1__1/PCIN[36]}, {<const0> r_reg[2]1__1/PCIN[35]}, {<const0> r_reg[2]1__1/PCIN[34]}, {<const0> r_reg[2]1__1/PCIN[33]}, {<const0> r_reg[2]1__1/PCIN[32]}, {<const0> r_reg[2]1__1/PCIN[31]}, {<const0> r_reg[2]1__1/PCIN[30]}, {<const0> r_reg[2]1__1/PCIN[29]}, {<const0> r_reg[2]1__1/PCIN[28]}, {<const0> r_reg[2]1__1/PCIN[27]}, {<const0> r_reg[2]1__1/PCIN[26]}, {<const0> r_reg[2]1__1/PCIN[25]}, {<const0> r_reg[2]1__1/PCIN[24]}, {<const0> r_reg[2]1__1/PCIN[23]}, {<const0> r_reg[2]1__1/PCIN[22]}, {<const0> r_reg[2]1__1/PCIN[21]}, {<const0> r_reg[2]1__1/PCIN[20]}, {<const0> r_reg[2]1__1/PCIN[19]}, {<const0> r_reg[2]1__1/PCIN[18]}, {<const0> r_reg[2]1__1/PCIN[17]}, {<const0> r_reg[2]1__1/PCIN[16]}, {<const0> r_reg[2]1__1/PCIN[15]}, {<const0> r_reg[2]1__1/PCIN[14]}, {<const0> r_reg[2]1__1/PCIN[13]}, {<const0> r_reg[2]1__1/PCIN[12]}, {<const0> r_reg[2]1__1/PCIN[11]}, {<const0> r_reg[2]1__1/PCIN[10]}, {<const0> r_reg[2]1__1/PCIN[9]}, {<const0> r_reg[2]1__1/PCIN[8]}, {<const0> r_reg[2]1__1/PCIN[7]}, {<const0> r_reg[2]1__1/PCIN[6]}, {<const0> r_reg[2]1__1/PCIN[5]}, {<const0> r_reg[2]1__1/PCIN[4]}, {<const0> r_reg[2]1__1/PCIN[3]}, {<const0> r_reg[2]1__1/PCIN[2]}, {<const0> r_reg[2]1__1/PCIN[1]}, {<const0> r_reg[2]1__1/PCIN[0]}, {RSTA r_reg[2]1__1/RSTA}, {<const0> r_reg[2]1__1/RSTALLCARRYIN}, {<const0> r_reg[2]1__1/RSTALUMODE}, {RSTA r_reg[2]1__1/RSTB}, {<const0> r_reg[2]1__1/RSTC}, {<const0> r_reg[2]1__1/RSTCTRL}, {<const0> r_reg[2]1__1/RSTD}, {<const0> r_reg[2]1__1/RSTINMODE}, {<const0> r_reg[2]1__1/RSTM}, {<const0> r_reg[2]1__1/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X2Y74, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 18x18 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

r_reg[2]1__2 - 
nets: { r_reg[2]1__2/ACOUT[29]}, { r_reg[2]1__2/ACOUT[28]}, { r_reg[2]1__2/ACOUT[27]}, { r_reg[2]1__2/ACOUT[26]}, { r_reg[2]1__2/ACOUT[25]}, { r_reg[2]1__2/ACOUT[24]}, { r_reg[2]1__2/ACOUT[23]}, { r_reg[2]1__2/ACOUT[22]}, { r_reg[2]1__2/ACOUT[21]}, { r_reg[2]1__2/ACOUT[20]}, { r_reg[2]1__2/ACOUT[19]}, { r_reg[2]1__2/ACOUT[18]}, { r_reg[2]1__2/ACOUT[17]}, { r_reg[2]1__2/ACOUT[16]}, { r_reg[2]1__2/ACOUT[15]}, { r_reg[2]1__2/ACOUT[14]}, { r_reg[2]1__2/ACOUT[13]}, { r_reg[2]1__2/ACOUT[12]}, { r_reg[2]1__2/ACOUT[11]}, { r_reg[2]1__2/ACOUT[10]}, { r_reg[2]1__2/ACOUT[9]}, { r_reg[2]1__2/ACOUT[8]}, { r_reg[2]1__2/ACOUT[7]}, { r_reg[2]1__2/ACOUT[6]}, { r_reg[2]1__2/ACOUT[5]}, { r_reg[2]1__2/ACOUT[4]}, { r_reg[2]1__2/ACOUT[3]}, { r_reg[2]1__2/ACOUT[2]}, { r_reg[2]1__2/ACOUT[1]}, { r_reg[2]1__2/ACOUT[0]}, { r_reg[2]1__2/BCOUT[17]}, { r_reg[2]1__2/BCOUT[16]}, { r_reg[2]1__2/BCOUT[15]}, { r_reg[2]1__2/BCOUT[14]}, { r_reg[2]1__2/BCOUT[13]}, { r_reg[2]1__2/BCOUT[12]}, { r_reg[2]1__2/BCOUT[11]}, { r_reg[2]1__2/BCOUT[10]}, { r_reg[2]1__2/BCOUT[9]}, { r_reg[2]1__2/BCOUT[8]}, { r_reg[2]1__2/BCOUT[7]}, { r_reg[2]1__2/BCOUT[6]}, { r_reg[2]1__2/BCOUT[5]}, { r_reg[2]1__2/BCOUT[4]}, { r_reg[2]1__2/BCOUT[3]}, { r_reg[2]1__2/BCOUT[2]}, { r_reg[2]1__2/BCOUT[1]}, { r_reg[2]1__2/BCOUT[0]}, { r_reg[2]1__2/CARRYCASCOUT}, { r_reg[2]1__2/CARRYOUT[3]}, { r_reg[2]1__2/CARRYOUT[2]}, { r_reg[2]1__2/CARRYOUT[1]}, { r_reg[2]1__2/CARRYOUT[0]}, { r_reg[2]1__2/MULTSIGNOUT}, { r_reg[2]1__2/OVERFLOW}, { r_reg[2]1__2/PATTERNBDETECT}, { r_reg[2]1__2/PATTERNDETECT}, { r_reg[2]1__2/PCOUT[47]}, { r_reg[2]1__2/PCOUT[46]}, { r_reg[2]1__2/PCOUT[45]}, { r_reg[2]1__2/PCOUT[44]}, { r_reg[2]1__2/PCOUT[43]}, { r_reg[2]1__2/PCOUT[42]}, { r_reg[2]1__2/PCOUT[41]}, { r_reg[2]1__2/PCOUT[40]}, { r_reg[2]1__2/PCOUT[39]}, { r_reg[2]1__2/PCOUT[38]}, { r_reg[2]1__2/PCOUT[37]}, { r_reg[2]1__2/PCOUT[36]}, { r_reg[2]1__2/PCOUT[35]}, { r_reg[2]1__2/PCOUT[34]}, { r_reg[2]1__2/PCOUT[33]}, { r_reg[2]1__2/PCOUT[32]}, { r_reg[2]1__2/PCOUT[31]}, { r_reg[2]1__2/PCOUT[30]}, { r_reg[2]1__2/PCOUT[29]}, { r_reg[2]1__2/PCOUT[28]}, { r_reg[2]1__2/PCOUT[27]}, { r_reg[2]1__2/PCOUT[26]}, { r_reg[2]1__2/PCOUT[25]}, { r_reg[2]1__2/PCOUT[24]}, { r_reg[2]1__2/PCOUT[23]}, { r_reg[2]1__2/PCOUT[22]}, { r_reg[2]1__2/PCOUT[21]}, { r_reg[2]1__2/PCOUT[20]}, { r_reg[2]1__2/PCOUT[19]}, { r_reg[2]1__2/PCOUT[18]}, { r_reg[2]1__2/PCOUT[17]}, { r_reg[2]1__2/PCOUT[16]}, { r_reg[2]1__2/PCOUT[15]}, { r_reg[2]1__2/PCOUT[14]}, { r_reg[2]1__2/PCOUT[13]}, { r_reg[2]1__2/PCOUT[12]}, { r_reg[2]1__2/PCOUT[11]}, { r_reg[2]1__2/PCOUT[10]}, { r_reg[2]1__2/PCOUT[9]}, { r_reg[2]1__2/PCOUT[8]}, { r_reg[2]1__2/PCOUT[7]}, { r_reg[2]1__2/PCOUT[6]}, { r_reg[2]1__2/PCOUT[5]}, { r_reg[2]1__2/PCOUT[4]}, { r_reg[2]1__2/PCOUT[3]}, { r_reg[2]1__2/PCOUT[2]}, { r_reg[2]1__2/PCOUT[1]}, { r_reg[2]1__2/PCOUT[0]}, { r_reg[2]1__2/P[47]}, { r_reg[2]1__2/P[46]}, {r_reg[2]1__2_n_60 r_reg[2]1__2/P[45]}, {r_reg[2]1__2_n_61 r_reg[2]1__2/P[44]}, {r_reg[2]1__2_n_62 r_reg[2]1__2/P[43]}, {r_reg[2]1__2_n_63 r_reg[2]1__2/P[42]}, {r_reg[2]1__2_n_64 r_reg[2]1__2/P[41]}, {r_reg[2]1__2_n_65 r_reg[2]1__2/P[40]}, {r_reg[2]1__2_n_66 r_reg[2]1__2/P[39]}, {r_reg[2]1__2_n_67 r_reg[2]1__2/P[38]}, {r_reg[2]1__2_n_68 r_reg[2]1__2/P[37]}, {r_reg[2]1__2_n_69 r_reg[2]1__2/P[36]}, {r_reg[2]1__2_n_70 r_reg[2]1__2/P[35]}, {r_reg[2]1__2_n_71 r_reg[2]1__2/P[34]}, {r_reg[2]1__2_n_72 r_reg[2]1__2/P[33]}, {r_reg[2]1__2_n_73 r_reg[2]1__2/P[32]}, {r_reg[2]1__2_n_74 r_reg[2]1__2/P[31]}, {r_reg[2]1__2_n_75 r_reg[2]1__2/P[30]}, {r_reg[2]1__2_n_76 r_reg[2]1__2/P[29]}, {r_reg[2]1__2_n_77 r_reg[2]1__2/P[28]}, {r_reg[2]1__2_n_78 r_reg[2]1__2/P[27]}, {r_reg[2]1__2_n_79 r_reg[2]1__2/P[26]}, {r_reg[2]1__2_n_80 r_reg[2]1__2/P[25]}, {r_reg[2]1__2_n_81 r_reg[2]1__2/P[24]}, {r_reg[2]1__2_n_82 r_reg[2]1__2/P[23]}, {r_reg[2]1__2_n_83 r_reg[2]1__2/P[22]}, {r_reg[2]1__2_n_84 r_reg[2]1__2/P[21]}, {r_reg[2]1__2_n_85 r_reg[2]1__2/P[20]}, {r_reg[2]1__2_n_86 r_reg[2]1__2/P[19]}, {r_reg[2]1__2_n_87 r_reg[2]1__2/P[18]}, {r_reg[2]1__2_n_88 r_reg[2]1__2/P[17]}, {r_reg[2]1__2_n_89 r_reg[2]1__2/P[16]}, {r_reg[2]1__2_n_90 r_reg[2]1__2/P[15]}, {r_reg[2]1__2_n_91 r_reg[2]1__2/P[14]}, {r_reg[2]1__2_n_92 r_reg[2]1__2/P[13]}, {r_reg[2]1__2_n_93 r_reg[2]1__2/P[12]}, {r_reg[2]1__2_n_94 r_reg[2]1__2/P[11]}, {r_reg[2]1__2_n_95 r_reg[2]1__2/P[10]}, {r_reg[2]1__2_n_96 r_reg[2]1__2/P[9]}, {r_reg[2]1__2_n_97 r_reg[2]1__2/P[8]}, {r_reg[2]1__2_n_98 r_reg[2]1__2/P[7]}, {r_reg[2]1__2_n_99 r_reg[2]1__2/P[6]}, {r_reg[2]1__2_n_100 r_reg[2]1__2/P[5]}, {r_reg[2]1__2_n_101 r_reg[2]1__2/P[4]}, {r_reg[2]1__2_n_102 r_reg[2]1__2/P[3]}, {r_reg[2]1__2_n_103 r_reg[2]1__2/P[2]}, {r_reg[2]1__2_n_104 r_reg[2]1__2/P[1]}, {r_reg[2]1__2_n_105 r_reg[2]1__2/P[0]}, { r_reg[2]1__2/UNDERFLOW}, {<const0> r_reg[2]1__2/ACIN[29]}, {<const0> r_reg[2]1__2/ACIN[28]}, {<const0> r_reg[2]1__2/ACIN[27]}, {<const0> r_reg[2]1__2/ACIN[26]}, {<const0> r_reg[2]1__2/ACIN[25]}, {<const0> r_reg[2]1__2/ACIN[24]}, {<const0> r_reg[2]1__2/ACIN[23]}, {<const0> r_reg[2]1__2/ACIN[22]}, {<const0> r_reg[2]1__2/ACIN[21]}, {<const0> r_reg[2]1__2/ACIN[20]}, {<const0> r_reg[2]1__2/ACIN[19]}, {<const0> r_reg[2]1__2/ACIN[18]}, {<const0> r_reg[2]1__2/ACIN[17]}, {<const0> r_reg[2]1__2/ACIN[16]}, {<const0> r_reg[2]1__2/ACIN[15]}, {<const0> r_reg[2]1__2/ACIN[14]}, {<const0> r_reg[2]1__2/ACIN[13]}, {<const0> r_reg[2]1__2/ACIN[12]}, {<const0> r_reg[2]1__2/ACIN[11]}, {<const0> r_reg[2]1__2/ACIN[10]}, {<const0> r_reg[2]1__2/ACIN[9]}, {<const0> r_reg[2]1__2/ACIN[8]}, {<const0> r_reg[2]1__2/ACIN[7]}, {<const0> r_reg[2]1__2/ACIN[6]}, {<const0> r_reg[2]1__2/ACIN[5]}, {<const0> r_reg[2]1__2/ACIN[4]}, {<const0> r_reg[2]1__2/ACIN[3]}, {<const0> r_reg[2]1__2/ACIN[2]}, {<const0> r_reg[2]1__2/ACIN[1]}, {<const0> r_reg[2]1__2/ACIN[0]}, {<const0> r_reg[2]1__2/ALUMODE[3]}, {<const0> r_reg[2]1__2/ALUMODE[2]}, {<const0> r_reg[2]1__2/ALUMODE[1]}, {<const0> r_reg[2]1__2/ALUMODE[0]}, {<const0> r_reg[2]1__2/A[29]}, {<const0> r_reg[2]1__2/A[28]}, {<const0> r_reg[2]1__2/A[27]}, {<const0> r_reg[2]1__2/A[26]}, {<const0> r_reg[2]1__2/A[25]}, {<const0> r_reg[2]1__2/A[24]}, {<const0> r_reg[2]1__2/A[23]}, {<const0> r_reg[2]1__2/A[22]}, {<const0> r_reg[2]1__2/A[21]}, {<const0> r_reg[2]1__2/A[20]}, {<const0> r_reg[2]1__2/A[19]}, {<const0> r_reg[2]1__2/A[18]}, {<const0> r_reg[2]1__2/A[17]}, {d_next[1][16] r_reg[2]1__2/A[16]}, {d_next[1][15] r_reg[2]1__2/A[15]}, {d_next[1][14] r_reg[2]1__2/A[14]}, {d_next[1][13] r_reg[2]1__2/A[13]}, {d_next[1][12] r_reg[2]1__2/A[12]}, {d_next[1][11] r_reg[2]1__2/A[11]}, {d_next[1][10] r_reg[2]1__2/A[10]}, {d_next[1][9] r_reg[2]1__2/A[9]}, {d_next[1][8] r_reg[2]1__2/A[8]}, {d_next[1][7] r_reg[2]1__2/A[7]}, {d_next[1][6] r_reg[2]1__2/A[6]}, {d_next[1][5] r_reg[2]1__2/A[5]}, {d_next[1][4] r_reg[2]1__2/A[4]}, {d_next[1][3] r_reg[2]1__2/A[3]}, {d_next[1][2] r_reg[2]1__2/A[2]}, {d_next[1][1] r_reg[2]1__2/A[1]}, {d_next[1][0] r_reg[2]1__2/A[0]}, {<const0> r_reg[2]1__2/BCIN[17]}, {<const0> r_reg[2]1__2/BCIN[16]}, {<const0> r_reg[2]1__2/BCIN[15]}, {<const0> r_reg[2]1__2/BCIN[14]}, {<const0> r_reg[2]1__2/BCIN[13]}, {<const0> r_reg[2]1__2/BCIN[12]}, {<const0> r_reg[2]1__2/BCIN[11]}, {<const0> r_reg[2]1__2/BCIN[10]}, {<const0> r_reg[2]1__2/BCIN[9]}, {<const0> r_reg[2]1__2/BCIN[8]}, {<const0> r_reg[2]1__2/BCIN[7]}, {<const0> r_reg[2]1__2/BCIN[6]}, {<const0> r_reg[2]1__2/BCIN[5]}, {<const0> r_reg[2]1__2/BCIN[4]}, {<const0> r_reg[2]1__2/BCIN[3]}, {<const0> r_reg[2]1__2/BCIN[2]}, {<const0> r_reg[2]1__2/BCIN[1]}, {<const0> r_reg[2]1__2/BCIN[0]}, {<const0> r_reg[2]1__2/B[17]}, {<const0> r_reg[2]1__2/B[16]}, {<const0> r_reg[2]1__2/B[15]}, {psdsp_n_15 r_reg[2]1__2/B[14]}, {psdsp_n_16 r_reg[2]1__2/B[13]}, {psdsp_n_17 r_reg[2]1__2/B[12]}, {psdsp_n_18 r_reg[2]1__2/B[11]}, {psdsp_n_19 r_reg[2]1__2/B[10]}, {psdsp_n_20 r_reg[2]1__2/B[9]}, {psdsp_n_21 r_reg[2]1__2/B[8]}, {psdsp_n_22 r_reg[2]1__2/B[7]}, {psdsp_n_23 r_reg[2]1__2/B[6]}, {psdsp_n_24 r_reg[2]1__2/B[5]}, {psdsp_n_25 r_reg[2]1__2/B[4]}, {psdsp_n_26 r_reg[2]1__2/B[3]}, {psdsp_n_27 r_reg[2]1__2/B[2]}, {psdsp_n_28 r_reg[2]1__2/B[1]}, {psdsp_n_29 r_reg[2]1__2/B[0]}, {<const0> r_reg[2]1__2/CARRYCASCIN}, {<const0> r_reg[2]1__2/CARRYIN}, {<const0> r_reg[2]1__2/CARRYINSEL[2]}, {<const0> r_reg[2]1__2/CARRYINSEL[1]}, {<const0> r_reg[2]1__2/CARRYINSEL[0]}, {<const0> r_reg[2]1__2/CEA1}, {<const1> r_reg[2]1__2/CEA2}, {<const0> r_reg[2]1__2/CEAD}, {<const0> r_reg[2]1__2/CEALUMODE}, {<const0> r_reg[2]1__2/CEB1}, {<const1> r_reg[2]1__2/CEB2}, {<const0> r_reg[2]1__2/CEC}, {<const0> r_reg[2]1__2/CECARRYIN}, {<const0> r_reg[2]1__2/CECTRL}, {<const0> r_reg[2]1__2/CED}, {<const0> r_reg[2]1__2/CEINMODE}, {<const0> r_reg[2]1__2/CEM}, {<const0> r_reg[2]1__2/CEP}, {clk r_reg[2]1__2/CLK}, {VCC_2 r_reg[2]1__2/C[47]}, {VCC_2 r_reg[2]1__2/C[46]}, {VCC_2 r_reg[2]1__2/C[45]}, {VCC_2 r_reg[2]1__2/C[44]}, {VCC_2 r_reg[2]1__2/C[43]}, {VCC_2 r_reg[2]1__2/C[42]}, {VCC_2 r_reg[2]1__2/C[41]}, {VCC_2 r_reg[2]1__2/C[40]}, {VCC_2 r_reg[2]1__2/C[39]}, {VCC_2 r_reg[2]1__2/C[38]}, {VCC_2 r_reg[2]1__2/C[37]}, {VCC_2 r_reg[2]1__2/C[36]}, {VCC_2 r_reg[2]1__2/C[35]}, {VCC_2 r_reg[2]1__2/C[34]}, {VCC_2 r_reg[2]1__2/C[33]}, {VCC_2 r_reg[2]1__2/C[32]}, {VCC_2 r_reg[2]1__2/C[31]}, {VCC_2 r_reg[2]1__2/C[30]}, {VCC_2 r_reg[2]1__2/C[29]}, {VCC_2 r_reg[2]1__2/C[28]}, {VCC_2 r_reg[2]1__2/C[27]}, {VCC_2 r_reg[2]1__2/C[26]}, {VCC_2 r_reg[2]1__2/C[25]}, {VCC_2 r_reg[2]1__2/C[24]}, {VCC_2 r_reg[2]1__2/C[23]}, {VCC_2 r_reg[2]1__2/C[22]}, {VCC_2 r_reg[2]1__2/C[21]}, {VCC_2 r_reg[2]1__2/C[20]}, {VCC_2 r_reg[2]1__2/C[19]}, {VCC_2 r_reg[2]1__2/C[18]}, {VCC_2 r_reg[2]1__2/C[17]}, {VCC_2 r_reg[2]1__2/C[16]}, {VCC_2 r_reg[2]1__2/C[15]}, {VCC_2 r_reg[2]1__2/C[14]}, {VCC_2 r_reg[2]1__2/C[13]}, {VCC_2 r_reg[2]1__2/C[12]}, {VCC_2 r_reg[2]1__2/C[11]}, {VCC_2 r_reg[2]1__2/C[10]}, {VCC_2 r_reg[2]1__2/C[9]}, {VCC_2 r_reg[2]1__2/C[8]}, {VCC_2 r_reg[2]1__2/C[7]}, {VCC_2 r_reg[2]1__2/C[6]}, {VCC_2 r_reg[2]1__2/C[5]}, {VCC_2 r_reg[2]1__2/C[4]}, {VCC_2 r_reg[2]1__2/C[3]}, {VCC_2 r_reg[2]1__2/C[2]}, {VCC_2 r_reg[2]1__2/C[1]}, {VCC_2 r_reg[2]1__2/C[0]}, {GND_2 r_reg[2]1__2/D[24]}, {GND_2 r_reg[2]1__2/D[23]}, {GND_2 r_reg[2]1__2/D[22]}, {GND_2 r_reg[2]1__2/D[21]}, {GND_2 r_reg[2]1__2/D[20]}, {GND_2 r_reg[2]1__2/D[19]}, {GND_2 r_reg[2]1__2/D[18]}, {GND_2 r_reg[2]1__2/D[17]}, {GND_2 r_reg[2]1__2/D[16]}, {GND_2 r_reg[2]1__2/D[15]}, {GND_2 r_reg[2]1__2/D[14]}, {GND_2 r_reg[2]1__2/D[13]}, {GND_2 r_reg[2]1__2/D[12]}, {GND_2 r_reg[2]1__2/D[11]}, {GND_2 r_reg[2]1__2/D[10]}, {GND_2 r_reg[2]1__2/D[9]}, {GND_2 r_reg[2]1__2/D[8]}, {GND_2 r_reg[2]1__2/D[7]}, {GND_2 r_reg[2]1__2/D[6]}, {GND_2 r_reg[2]1__2/D[5]}, {GND_2 r_reg[2]1__2/D[4]}, {GND_2 r_reg[2]1__2/D[3]}, {GND_2 r_reg[2]1__2/D[2]}, {GND_2 r_reg[2]1__2/D[1]}, {GND_2 r_reg[2]1__2/D[0]}, {<const0> r_reg[2]1__2/INMODE[4]}, {<const0> r_reg[2]1__2/INMODE[3]}, {<const0> r_reg[2]1__2/INMODE[2]}, {<const0> r_reg[2]1__2/INMODE[1]}, {<const0> r_reg[2]1__2/INMODE[0]}, {<const0> r_reg[2]1__2/MULTSIGNIN}, {<const1> r_reg[2]1__2/OPMODE[6]}, {<const0> r_reg[2]1__2/OPMODE[5]}, {<const1> r_reg[2]1__2/OPMODE[4]}, {<const0> r_reg[2]1__2/OPMODE[3]}, {<const1> r_reg[2]1__2/OPMODE[2]}, {<const0> r_reg[2]1__2/OPMODE[1]}, {<const1> r_reg[2]1__2/OPMODE[0]}, {r_reg[2]1__1_n_106 r_reg[2]1__2/PCIN[47]}, {r_reg[2]1__1_n_107 r_reg[2]1__2/PCIN[46]}, {r_reg[2]1__1_n_108 r_reg[2]1__2/PCIN[45]}, {r_reg[2]1__1_n_109 r_reg[2]1__2/PCIN[44]}, {r_reg[2]1__1_n_110 r_reg[2]1__2/PCIN[43]}, {r_reg[2]1__1_n_111 r_reg[2]1__2/PCIN[42]}, {r_reg[2]1__1_n_112 r_reg[2]1__2/PCIN[41]}, {r_reg[2]1__1_n_113 r_reg[2]1__2/PCIN[40]}, {r_reg[2]1__1_n_114 r_reg[2]1__2/PCIN[39]}, {r_reg[2]1__1_n_115 r_reg[2]1__2/PCIN[38]}, {r_reg[2]1__1_n_116 r_reg[2]1__2/PCIN[37]}, {r_reg[2]1__1_n_117 r_reg[2]1__2/PCIN[36]}, {r_reg[2]1__1_n_118 r_reg[2]1__2/PCIN[35]}, {r_reg[2]1__1_n_119 r_reg[2]1__2/PCIN[34]}, {r_reg[2]1__1_n_120 r_reg[2]1__2/PCIN[33]}, {r_reg[2]1__1_n_121 r_reg[2]1__2/PCIN[32]}, {r_reg[2]1__1_n_122 r_reg[2]1__2/PCIN[31]}, {r_reg[2]1__1_n_123 r_reg[2]1__2/PCIN[30]}, {r_reg[2]1__1_n_124 r_reg[2]1__2/PCIN[29]}, {r_reg[2]1__1_n_125 r_reg[2]1__2/PCIN[28]}, {r_reg[2]1__1_n_126 r_reg[2]1__2/PCIN[27]}, {r_reg[2]1__1_n_127 r_reg[2]1__2/PCIN[26]}, {r_reg[2]1__1_n_128 r_reg[2]1__2/PCIN[25]}, {r_reg[2]1__1_n_129 r_reg[2]1__2/PCIN[24]}, {r_reg[2]1__1_n_130 r_reg[2]1__2/PCIN[23]}, {r_reg[2]1__1_n_131 r_reg[2]1__2/PCIN[22]}, {r_reg[2]1__1_n_132 r_reg[2]1__2/PCIN[21]}, {r_reg[2]1__1_n_133 r_reg[2]1__2/PCIN[20]}, {r_reg[2]1__1_n_134 r_reg[2]1__2/PCIN[19]}, {r_reg[2]1__1_n_135 r_reg[2]1__2/PCIN[18]}, {r_reg[2]1__1_n_136 r_reg[2]1__2/PCIN[17]}, {r_reg[2]1__1_n_137 r_reg[2]1__2/PCIN[16]}, {r_reg[2]1__1_n_138 r_reg[2]1__2/PCIN[15]}, {r_reg[2]1__1_n_139 r_reg[2]1__2/PCIN[14]}, {r_reg[2]1__1_n_140 r_reg[2]1__2/PCIN[13]}, {r_reg[2]1__1_n_141 r_reg[2]1__2/PCIN[12]}, {r_reg[2]1__1_n_142 r_reg[2]1__2/PCIN[11]}, {r_reg[2]1__1_n_143 r_reg[2]1__2/PCIN[10]}, {r_reg[2]1__1_n_144 r_reg[2]1__2/PCIN[9]}, {r_reg[2]1__1_n_145 r_reg[2]1__2/PCIN[8]}, {r_reg[2]1__1_n_146 r_reg[2]1__2/PCIN[7]}, {r_reg[2]1__1_n_147 r_reg[2]1__2/PCIN[6]}, {r_reg[2]1__1_n_148 r_reg[2]1__2/PCIN[5]}, {r_reg[2]1__1_n_149 r_reg[2]1__2/PCIN[4]}, {r_reg[2]1__1_n_150 r_reg[2]1__2/PCIN[3]}, {r_reg[2]1__1_n_151 r_reg[2]1__2/PCIN[2]}, {r_reg[2]1__1_n_152 r_reg[2]1__2/PCIN[1]}, {r_reg[2]1__1_n_153 r_reg[2]1__2/PCIN[0]}, {RSTA r_reg[2]1__2/RSTA}, {<const0> r_reg[2]1__2/RSTALLCARRYIN}, {<const0> r_reg[2]1__2/RSTALUMODE}, {RSTA r_reg[2]1__2/RSTB}, {<const0> r_reg[2]1__2/RSTC}, {<const0> r_reg[2]1__2/RSTCTRL}, {<const0> r_reg[2]1__2/RSTD}, {<const0> r_reg[2]1__2/RSTINMODE}, {<const0> r_reg[2]1__2/RSTM}, {<const0> r_reg[2]1__2/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X2Y75, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 18x16 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

r_reg[2]1_i_1 - 
nets: { r_reg[2]1_i_1/CO[3]}, { r_reg[2]1_i_1/CO[2]}, { r_reg[2]1_i_1/CO[1]}, { r_reg[2]1_i_1/CO[0]}, { r_reg[2]1_i_1/O[3]}, {rsqr_next[1][31] r_reg[2]1_i_1/O[2]}, {rsqr_next[1][30] r_reg[2]1_i_1/O[1]}, {rsqr_next[1][29] r_reg[2]1_i_1/O[0]}, {r_reg[2]1_i_2_n_0 r_reg[2]1_i_1/CI}, {<const0> r_reg[2]1_i_1/CYINIT}, {<const0> r_reg[2]1_i_1/DI[3]}, {<const0> r_reg[2]1_i_1/DI[2]}, {rsqr_reg[1]0__2_n_61 r_reg[2]1_i_1/DI[1]}, {rsqr_reg[1]0__2_n_62 r_reg[2]1_i_1/DI[0]}, {<const0> r_reg[2]1_i_1/S[3]}, {r_reg[2]1_i_5__0_n_0 r_reg[2]1_i_1/S[2]}, {r_reg[2]1_i_6__0_n_0 r_reg[2]1_i_1/S[1]}, {r_reg[2]1_i_7__0_n_0 r_reg[2]1_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X78Y187, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_10 - 
nets: {r_reg[2]1_i_10_n_0 r_reg[2]1_i_10/O}, {rsqr_reg[1]0__2_n_65 r_reg[2]1_i_10/I0}, {rsqr_reg[1]0__0_n_82 r_reg[2]1_i_10/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_10__0 - 
nets: {r_reg[2]1_i_10__0_n_0 r_reg[2]1_i_10__0/O}, {p_1_in[42] r_reg[2]1_i_10__0/I0}, {d_reg[1]0__0_n_97 r_reg[2]1_i_10__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_10__1 - 
nets: {r_reg[2]1_i_10__1_n_0 r_reg[2]1_i_10__1/O}, {p_1_in[62] r_reg[2]1_i_10__1/I0}, {d_reg[1]0__0_n_77 r_reg[2]1_i_10__1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_11 - 
nets: {r_reg[2]1_i_11_n_0 r_reg[2]1_i_11/O}, {rsqr_reg[1]0__2_n_66 r_reg[2]1_i_11/I0}, {rsqr_reg[1]0__0_n_83 r_reg[2]1_i_11/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_11__0 - 
nets: {r_reg[2]1_i_11__0_n_0 r_reg[2]1_i_11__0/O}, {p_1_in[41] r_reg[2]1_i_11__0/I0}, {d_reg[1]0__0_n_98 r_reg[2]1_i_11__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_11__1 - 
nets: {r_reg[2]1_i_11__1_n_0 r_reg[2]1_i_11__1/O}, {p_1_in[61] r_reg[2]1_i_11__1/I0}, {d_reg[1]0__0_n_78 r_reg[2]1_i_11__1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_12 - 
nets: {r_reg[2]1_i_12_n_0 r_reg[2]1_i_12/O}, {rsqr_reg[1]0__2_n_67 r_reg[2]1_i_12/I0}, {rsqr_reg[1]0__0_n_84 r_reg[2]1_i_12/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_12__0 - 
nets: {r_reg[2]1_i_12__0_n_0 r_reg[2]1_i_12__0/O}, {p_1_in[40] r_reg[2]1_i_12__0/I0}, {d_reg[1]0__0_n_99 r_reg[2]1_i_12__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_12__1 - 
nets: {r_reg[2]1_i_12__1_n_0 r_reg[2]1_i_12__1/O}, {p_1_in[60] r_reg[2]1_i_12__1/I0}, {d_reg[1]0__0_n_79 r_reg[2]1_i_12__1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_13 - 
nets: {r_reg[2]1_i_13_n_0 r_reg[2]1_i_13/O}, {rsqr_reg[1]0__2_n_68 r_reg[2]1_i_13/I0}, {rsqr_reg[1]0__0_n_85 r_reg[2]1_i_13/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_13__0 - 
nets: {r_reg[2]1_i_13__0_n_0 r_reg[2]1_i_13__0/O}, {p_1_in[39] r_reg[2]1_i_13__0/I0}, {d_reg[1]0__0_n_100 r_reg[2]1_i_13__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_13__1 - 
nets: {r_reg[2]1_i_13__1_n_0 r_reg[2]1_i_13__1/O}, {p_1_in[59] r_reg[2]1_i_13__1/I0}, {d_reg[1]0__0_n_80 r_reg[2]1_i_13__1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_14 - 
nets: {r_reg[2]1_i_14_n_0 r_reg[2]1_i_14/O}, {rsqr_reg[1]0__2_n_69 r_reg[2]1_i_14/I0}, {rsqr_reg[1]0__0_n_86 r_reg[2]1_i_14/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_14__0 - 
nets: {r_reg[2]1_i_14__0_n_0 r_reg[2]1_i_14__0/O}, {p_1_in[38] r_reg[2]1_i_14__0/I0}, {d_reg[1]0__0_n_101 r_reg[2]1_i_14__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_14__1 - 
nets: {r_reg[2]1_i_14__1_n_0 r_reg[2]1_i_14__1/O}, {p_1_in[58] r_reg[2]1_i_14__1/I0}, {d_reg[1]0__0_n_81 r_reg[2]1_i_14__1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_15 - 
nets: {r_reg[2]1_i_15_n_0 r_reg[2]1_i_15/O}, {rsqr_reg[1]0__2_n_70 r_reg[2]1_i_15/I0}, {rsqr_reg[1]0__0_n_87 r_reg[2]1_i_15/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_15__0 - 
nets: {r_reg[2]1_i_15__0_n_0 r_reg[2]1_i_15__0/O}, {p_1_in[37] r_reg[2]1_i_15__0/I0}, {d_reg[1]0__0_n_102 r_reg[2]1_i_15__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_15__1 - 
nets: {r_reg[2]1_i_15__1_n_0 r_reg[2]1_i_15__1/O}, {p_1_in[57] r_reg[2]1_i_15__1/I0}, {d_reg[1]0__0_n_82 r_reg[2]1_i_15__1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_16 - 
nets: {r_reg[2]1_i_16_n_0 r_reg[2]1_i_16/O}, {rsqr_reg[1]0__2_n_71 r_reg[2]1_i_16/I0}, {rsqr_reg[1]0__0_n_88 r_reg[2]1_i_16/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y184, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_16__0 - 
nets: {r_reg[2]1_i_16__0_n_0 r_reg[2]1_i_16__0/O}, {p_1_in[36] r_reg[2]1_i_16__0/I0}, {d_reg[1]0__0_n_103 r_reg[2]1_i_16__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_16__1 - 
nets: {r_reg[2]1_i_16__1_n_0 r_reg[2]1_i_16__1/O}, {p_1_in[56] r_reg[2]1_i_16__1/I0}, {d_reg[1]0__0_n_83 r_reg[2]1_i_16__1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_17 - 
nets: {r_reg[2]1_i_17_n_0 r_reg[2]1_i_17/O}, {rsqr_reg[1]0__2_n_72 r_reg[2]1_i_17/I0}, {rsqr_reg[1]0__0_n_89 r_reg[2]1_i_17/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y184, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_17__0 - 
nets: {r_reg[2]1_i_17__0_n_0 r_reg[2]1_i_17__0/CO[3]}, { r_reg[2]1_i_17__0/CO[2]}, { r_reg[2]1_i_17__0/CO[1]}, { r_reg[2]1_i_17__0/CO[0]}, { r_reg[2]1_i_17__0/O[3]}, { r_reg[2]1_i_17__0/O[2]}, { r_reg[2]1_i_17__0/O[1]}, { r_reg[2]1_i_17__0/O[0]}, {r_reg[2]1_i_22_n_0 r_reg[2]1_i_17__0/CI}, {<const0> r_reg[2]1_i_17__0/CYINIT}, {p_1_in[27] r_reg[2]1_i_17__0/DI[3]}, {p_1_in[26] r_reg[2]1_i_17__0/DI[2]}, {p_1_in[25] r_reg[2]1_i_17__0/DI[1]}, {p_1_in[24] r_reg[2]1_i_17__0/DI[0]}, {r_reg[2]1_i_23_n_0 r_reg[2]1_i_17__0/S[3]}, {r_reg[2]1_i_24_n_0 r_reg[2]1_i_17__0/S[2]}, {r_reg[2]1_i_25__0_n_0 r_reg[2]1_i_17__0/S[1]}, {r_reg[2]1_i_26__0_n_0 r_reg[2]1_i_17__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X77Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_17__1 - 
nets: {r_reg[2]1_i_17__1_n_0 r_reg[2]1_i_17__1/O}, {p_1_in[55] r_reg[2]1_i_17__1/I0}, {d_reg[1]0__0_n_84 r_reg[2]1_i_17__1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_18 - 
nets: {r_reg[2]1_i_18_n_0 r_reg[2]1_i_18/O}, {rsqr_reg[1]0__2_n_73 r_reg[2]1_i_18/I0}, {rsqr_reg[1]0__0_n_90 r_reg[2]1_i_18/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y184, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_18__0 - 
nets: {r_reg[2]1_i_18__0_n_0 r_reg[2]1_i_18__0/O}, {p_1_in[31] r_reg[2]1_i_18__0/I0}, {d_reg[1]0_n_91 r_reg[2]1_i_18__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_18__1 - 
nets: {r_reg[2]1_i_18__1_n_0 r_reg[2]1_i_18__1/O}, {p_1_in[54] r_reg[2]1_i_18__1/I0}, {d_reg[1]0__0_n_85 r_reg[2]1_i_18__1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_19 - 
nets: {r_reg[2]1_i_19_n_0 r_reg[2]1_i_19/O}, {rsqr_reg[1]0__2_n_74 r_reg[2]1_i_19/I0}, {rsqr_reg[1]0__0_n_91 r_reg[2]1_i_19/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y184, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_19__0 - 
nets: {r_reg[2]1_i_19__0_n_0 r_reg[2]1_i_19__0/O}, {p_1_in[30] r_reg[2]1_i_19__0/I0}, {d_reg[1]0_n_92 r_reg[2]1_i_19__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_19__1 - 
nets: {r_reg[2]1_i_19__1_n_0 r_reg[2]1_i_19__1/O}, {p_1_in[53] r_reg[2]1_i_19__1/I0}, {d_reg[1]0__0_n_86 r_reg[2]1_i_19__1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_1__0 - 
nets: {r_reg[2]1_i_1__0_n_0 r_reg[2]1_i_1__0/CO[3]}, { r_reg[2]1_i_1__0/CO[2]}, { r_reg[2]1_i_1__0/CO[1]}, { r_reg[2]1_i_1__0/CO[0]}, {d_next[1][16] r_reg[2]1_i_1__0/O[3]}, {d_next[1][15] r_reg[2]1_i_1__0/O[2]}, {d_next[1][14] r_reg[2]1_i_1__0/O[1]}, {d_next[1][13] r_reg[2]1_i_1__0/O[0]}, {r_reg[2]1_i_2__0_n_0 r_reg[2]1_i_1__0/CI}, {<const0> r_reg[2]1_i_1__0/CYINIT}, {p_1_in[47] r_reg[2]1_i_1__0/DI[3]}, {p_1_in[46] r_reg[2]1_i_1__0/DI[2]}, {p_1_in[45] r_reg[2]1_i_1__0/DI[1]}, {p_1_in[44] r_reg[2]1_i_1__0/DI[0]}, {r_reg[2]1_i_5__1_n_0 r_reg[2]1_i_1__0/S[3]}, {r_reg[2]1_i_6__1_n_0 r_reg[2]1_i_1__0/S[2]}, {r_reg[2]1_i_7__1_n_0 r_reg[2]1_i_1__0/S[1]}, {r_reg[2]1_i_8__1_n_0 r_reg[2]1_i_1__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X77Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_1__1 - 
nets: { r_reg[2]1_i_1__1/CO[3]}, { r_reg[2]1_i_1__1/CO[2]}, { r_reg[2]1_i_1__1/CO[1]}, { r_reg[2]1_i_1__1/CO[0]}, { r_reg[2]1_i_1__1/O[3]}, {d_next[1][31] r_reg[2]1_i_1__1/O[2]}, {d_next[1][30] r_reg[2]1_i_1__1/O[1]}, {d_next[1][29] r_reg[2]1_i_1__1/O[0]}, {r_reg[2]1_i_2__1_n_0 r_reg[2]1_i_1__1/CI}, {<const0> r_reg[2]1_i_1__1/CYINIT}, {<const0> r_reg[2]1_i_1__1/DI[3]}, {<const0> r_reg[2]1_i_1__1/DI[2]}, {p_1_in[61] r_reg[2]1_i_1__1/DI[1]}, {p_1_in[60] r_reg[2]1_i_1__1/DI[0]}, {<const0> r_reg[2]1_i_1__1/S[3]}, {r_reg[2]1_i_10__1_n_0 r_reg[2]1_i_1__1/S[2]}, {r_reg[2]1_i_11__1_n_0 r_reg[2]1_i_1__1/S[1]}, {r_reg[2]1_i_12__1_n_0 r_reg[2]1_i_1__1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X77Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_2 - 
nets: {r_reg[2]1_i_2_n_0 r_reg[2]1_i_2/CO[3]}, { r_reg[2]1_i_2/CO[2]}, { r_reg[2]1_i_2/CO[1]}, { r_reg[2]1_i_2/CO[0]}, {rsqr_next[1][28] r_reg[2]1_i_2/O[3]}, {rsqr_next[1][27] r_reg[2]1_i_2/O[2]}, {rsqr_next[1][26] r_reg[2]1_i_2/O[1]}, {rsqr_next[1][25] r_reg[2]1_i_2/O[0]}, {r_reg[2]1_i_3_n_0 r_reg[2]1_i_2/CI}, {<const0> r_reg[2]1_i_2/CYINIT}, {rsqr_reg[1]0__2_n_63 r_reg[2]1_i_2/DI[3]}, {rsqr_reg[1]0__2_n_64 r_reg[2]1_i_2/DI[2]}, {rsqr_reg[1]0__2_n_65 r_reg[2]1_i_2/DI[1]}, {rsqr_reg[1]0__2_n_66 r_reg[2]1_i_2/DI[0]}, {r_reg[2]1_i_8__0_n_0 r_reg[2]1_i_2/S[3]}, {r_reg[2]1_i_9__0_n_0 r_reg[2]1_i_2/S[2]}, {r_reg[2]1_i_10_n_0 r_reg[2]1_i_2/S[1]}, {r_reg[2]1_i_11_n_0 r_reg[2]1_i_2/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X78Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_20 - 
nets: {r_reg[2]1_i_20_n_0 r_reg[2]1_i_20/O}, {p_1_in[29] r_reg[2]1_i_20/I0}, {d_reg[1]0_n_93 r_reg[2]1_i_20/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_20__0 - 
nets: {r_reg[2]1_i_20__0_n_0 r_reg[2]1_i_20__0/O}, {p_1_in[52] r_reg[2]1_i_20__0/I0}, {d_reg[1]0__0_n_87 r_reg[2]1_i_20__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_21 - 
nets: {r_reg[2]1_i_21_n_0 r_reg[2]1_i_21/O}, {p_1_in[28] r_reg[2]1_i_21/I0}, {d_reg[1]0_n_94 r_reg[2]1_i_21/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_21__0 - 
nets: {r_reg[2]1_i_21__0_n_0 r_reg[2]1_i_21__0/O}, {p_1_in[51] r_reg[2]1_i_21__0/I0}, {d_reg[1]0__0_n_88 r_reg[2]1_i_21__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_22 - 
nets: {r_reg[2]1_i_22_n_0 r_reg[2]1_i_22/CO[3]}, { r_reg[2]1_i_22/CO[2]}, { r_reg[2]1_i_22/CO[1]}, { r_reg[2]1_i_22/CO[0]}, { r_reg[2]1_i_22/O[3]}, { r_reg[2]1_i_22/O[2]}, { r_reg[2]1_i_22/O[1]}, { r_reg[2]1_i_22/O[0]}, {r_reg[2]1_i_27__0_n_0 r_reg[2]1_i_22/CI}, {<const0> r_reg[2]1_i_22/CYINIT}, {p_1_in[23] r_reg[2]1_i_22/DI[3]}, {p_1_in[22] r_reg[2]1_i_22/DI[2]}, {p_1_in[21] r_reg[2]1_i_22/DI[1]}, {p_1_in[20] r_reg[2]1_i_22/DI[0]}, {r_reg[2]1_i_28__0_n_0 r_reg[2]1_i_22/S[3]}, {r_reg[2]1_i_29__0_n_0 r_reg[2]1_i_22/S[2]}, {r_reg[2]1_i_30__0_n_0 r_reg[2]1_i_22/S[1]}, {r_reg[2]1_i_31__0_n_0 r_reg[2]1_i_22/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X77Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_22__0 - 
nets: {r_reg[2]1_i_22__0_n_0 r_reg[2]1_i_22__0/O}, {p_1_in[50] r_reg[2]1_i_22__0/I0}, {d_reg[1]0__0_n_89 r_reg[2]1_i_22__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_23 - 
nets: {r_reg[2]1_i_23_n_0 r_reg[2]1_i_23/O}, {p_1_in[27] r_reg[2]1_i_23/I0}, {d_reg[1]0_n_95 r_reg[2]1_i_23/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_23__0 - 
nets: {r_reg[2]1_i_23__0_n_0 r_reg[2]1_i_23__0/O}, {p_1_in[49] r_reg[2]1_i_23__0/I0}, {d_reg[1]0__0_n_90 r_reg[2]1_i_23__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_24 - 
nets: {r_reg[2]1_i_24_n_0 r_reg[2]1_i_24/O}, {p_1_in[26] r_reg[2]1_i_24/I0}, {d_reg[1]0_n_96 r_reg[2]1_i_24/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_24__0 - 
nets: {r_reg[2]1_i_24__0_n_0 r_reg[2]1_i_24__0/O}, {p_1_in[48] r_reg[2]1_i_24__0/I0}, {d_reg[1]0__0_n_91 r_reg[2]1_i_24__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_25 - 
nets: {r_reg[2]1_i_25_n_0 r_reg[2]1_i_25/O}, {rsqr_reg[1]0__2_n_75 r_reg[2]1_i_25/I0}, {rsqr_reg[1]0__0_n_92 r_reg[2]1_i_25/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y183, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_25__0 - 
nets: {r_reg[2]1_i_25__0_n_0 r_reg[2]1_i_25__0/O}, {p_1_in[25] r_reg[2]1_i_25__0/I0}, {d_reg[1]0_n_97 r_reg[2]1_i_25__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_26 - 
nets: {r_reg[2]1_i_26_n_0 r_reg[2]1_i_26/O}, {rsqr_reg[1]0__2_n_76 r_reg[2]1_i_26/I0}, {rsqr_reg[1]0__0_n_93 r_reg[2]1_i_26/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y183, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_26__0 - 
nets: {r_reg[2]1_i_26__0_n_0 r_reg[2]1_i_26__0/O}, {p_1_in[24] r_reg[2]1_i_26__0/I0}, {d_reg[1]0_n_98 r_reg[2]1_i_26__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_27 - 
nets: {r_reg[2]1_i_27_n_0 r_reg[2]1_i_27/O}, {rsqr_reg[1]0__2_n_77 r_reg[2]1_i_27/I0}, {rsqr_reg[1]0__0_n_94 r_reg[2]1_i_27/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y183, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_27__0 - 
nets: {r_reg[2]1_i_27__0_n_0 r_reg[2]1_i_27__0/CO[3]}, { r_reg[2]1_i_27__0/CO[2]}, { r_reg[2]1_i_27__0/CO[1]}, { r_reg[2]1_i_27__0/CO[0]}, { r_reg[2]1_i_27__0/O[3]}, { r_reg[2]1_i_27__0/O[2]}, { r_reg[2]1_i_27__0/O[1]}, { r_reg[2]1_i_27__0/O[0]}, {<const0> r_reg[2]1_i_27__0/CI}, {<const0> r_reg[2]1_i_27__0/CYINIT}, {p_1_in[19] r_reg[2]1_i_27__0/DI[3]}, {p_1_in[18] r_reg[2]1_i_27__0/DI[2]}, {p_1_in[17] r_reg[2]1_i_27__0/DI[1]}, {<const0> r_reg[2]1_i_27__0/DI[0]}, {r_reg[2]1_i_32__0_n_0 r_reg[2]1_i_27__0/S[3]}, {r_reg[2]1_i_33__0_n_0 r_reg[2]1_i_27__0/S[2]}, {r_reg[2]1_i_34__0_n_0 r_reg[2]1_i_27__0/S[1]}, {p_1_in[16] r_reg[2]1_i_27__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X77Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_28 - 
nets: {r_reg[2]1_i_28_n_0 r_reg[2]1_i_28/O}, {rsqr_reg[1]0__2_n_78 r_reg[2]1_i_28/I0}, {rsqr_reg[1]0__0_n_95 r_reg[2]1_i_28/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y183, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_28__0 - 
nets: {r_reg[2]1_i_28__0_n_0 r_reg[2]1_i_28__0/O}, {p_1_in[23] r_reg[2]1_i_28__0/I0}, {d_reg[1]0_n_99 r_reg[2]1_i_28__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_29 - 
nets: {r_reg[2]1_i_29_n_0 r_reg[2]1_i_29/O}, {rsqr_reg[1]0__2_n_79 r_reg[2]1_i_29/I0}, {rsqr_reg[1]0__0_n_96 r_reg[2]1_i_29/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_29__0 - 
nets: {r_reg[2]1_i_29__0_n_0 r_reg[2]1_i_29__0/O}, {p_1_in[22] r_reg[2]1_i_29__0/I0}, {d_reg[1]0_n_100 r_reg[2]1_i_29__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_2__0 - 
nets: {r_reg[2]1_i_2__0_n_0 r_reg[2]1_i_2__0/CO[3]}, { r_reg[2]1_i_2__0/CO[2]}, { r_reg[2]1_i_2__0/CO[1]}, { r_reg[2]1_i_2__0/CO[0]}, {d_next[1][12] r_reg[2]1_i_2__0/O[3]}, {d_next[1][11] r_reg[2]1_i_2__0/O[2]}, {d_next[1][10] r_reg[2]1_i_2__0/O[1]}, {d_next[1][9] r_reg[2]1_i_2__0/O[0]}, {r_reg[2]1_i_3__0_n_0 r_reg[2]1_i_2__0/CI}, {<const0> r_reg[2]1_i_2__0/CYINIT}, {p_1_in[43] r_reg[2]1_i_2__0/DI[3]}, {p_1_in[42] r_reg[2]1_i_2__0/DI[2]}, {p_1_in[41] r_reg[2]1_i_2__0/DI[1]}, {p_1_in[40] r_reg[2]1_i_2__0/DI[0]}, {r_reg[2]1_i_9__1_n_0 r_reg[2]1_i_2__0/S[3]}, {r_reg[2]1_i_10__0_n_0 r_reg[2]1_i_2__0/S[2]}, {r_reg[2]1_i_11__0_n_0 r_reg[2]1_i_2__0/S[1]}, {r_reg[2]1_i_12__0_n_0 r_reg[2]1_i_2__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X77Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_2__1 - 
nets: {r_reg[2]1_i_2__1_n_0 r_reg[2]1_i_2__1/CO[3]}, { r_reg[2]1_i_2__1/CO[2]}, { r_reg[2]1_i_2__1/CO[1]}, { r_reg[2]1_i_2__1/CO[0]}, {d_next[1][28] r_reg[2]1_i_2__1/O[3]}, {d_next[1][27] r_reg[2]1_i_2__1/O[2]}, {d_next[1][26] r_reg[2]1_i_2__1/O[1]}, {d_next[1][25] r_reg[2]1_i_2__1/O[0]}, {r_reg[2]1_i_3__1_n_0 r_reg[2]1_i_2__1/CI}, {<const0> r_reg[2]1_i_2__1/CYINIT}, {p_1_in[59] r_reg[2]1_i_2__1/DI[3]}, {p_1_in[58] r_reg[2]1_i_2__1/DI[2]}, {p_1_in[57] r_reg[2]1_i_2__1/DI[1]}, {p_1_in[56] r_reg[2]1_i_2__1/DI[0]}, {r_reg[2]1_i_13__1_n_0 r_reg[2]1_i_2__1/S[3]}, {r_reg[2]1_i_14__1_n_0 r_reg[2]1_i_2__1/S[2]}, {r_reg[2]1_i_15__1_n_0 r_reg[2]1_i_2__1/S[1]}, {r_reg[2]1_i_16__1_n_0 r_reg[2]1_i_2__1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X77Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_3 - 
nets: {r_reg[2]1_i_3_n_0 r_reg[2]1_i_3/CO[3]}, { r_reg[2]1_i_3/CO[2]}, { r_reg[2]1_i_3/CO[1]}, { r_reg[2]1_i_3/CO[0]}, {rsqr_next[1][24] r_reg[2]1_i_3/O[3]}, {rsqr_next[1][23] r_reg[2]1_i_3/O[2]}, {rsqr_next[1][22] r_reg[2]1_i_3/O[1]}, {rsqr_next[1][21] r_reg[2]1_i_3/O[0]}, {r_reg[2]1_i_4_n_0 r_reg[2]1_i_3/CI}, {<const0> r_reg[2]1_i_3/CYINIT}, {rsqr_reg[1]0__2_n_67 r_reg[2]1_i_3/DI[3]}, {rsqr_reg[1]0__2_n_68 r_reg[2]1_i_3/DI[2]}, {rsqr_reg[1]0__2_n_69 r_reg[2]1_i_3/DI[1]}, {rsqr_reg[1]0__2_n_70 r_reg[2]1_i_3/DI[0]}, {r_reg[2]1_i_12_n_0 r_reg[2]1_i_3/S[3]}, {r_reg[2]1_i_13_n_0 r_reg[2]1_i_3/S[2]}, {r_reg[2]1_i_14_n_0 r_reg[2]1_i_3/S[1]}, {r_reg[2]1_i_15_n_0 r_reg[2]1_i_3/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X78Y185, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_30 - 
nets: {r_reg[2]1_i_30_n_0 r_reg[2]1_i_30/O}, {rsqr_reg[1]0__2_n_80 r_reg[2]1_i_30/I0}, {rsqr_reg[1]0__0_n_97 r_reg[2]1_i_30/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_30__0 - 
nets: {r_reg[2]1_i_30__0_n_0 r_reg[2]1_i_30__0/O}, {p_1_in[21] r_reg[2]1_i_30__0/I0}, {d_reg[1]0_n_101 r_reg[2]1_i_30__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_31 - 
nets: {r_reg[2]1_i_31_n_0 r_reg[2]1_i_31/O}, {rsqr_reg[1]0__2_n_81 r_reg[2]1_i_31/I0}, {rsqr_reg[1]0__0_n_98 r_reg[2]1_i_31/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_31__0 - 
nets: {r_reg[2]1_i_31__0_n_0 r_reg[2]1_i_31__0/O}, {p_1_in[20] r_reg[2]1_i_31__0/I0}, {d_reg[1]0_n_102 r_reg[2]1_i_31__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_32 - 
nets: {r_reg[2]1_i_32_n_0 r_reg[2]1_i_32/O}, {rsqr_reg[1]0__2_n_82 r_reg[2]1_i_32/I0}, {rsqr_reg[1]0__0_n_99 r_reg[2]1_i_32/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_32__0 - 
nets: {r_reg[2]1_i_32__0_n_0 r_reg[2]1_i_32__0/O}, {p_1_in[19] r_reg[2]1_i_32__0/I0}, {d_reg[1]0_n_103 r_reg[2]1_i_32__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_33 - 
nets: {r_reg[2]1_i_33_n_0 r_reg[2]1_i_33/O}, {rsqr_reg[1]0__2_n_83 r_reg[2]1_i_33/I0}, {rsqr_reg[1]0__0_n_100 r_reg[2]1_i_33/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_33__0 - 
nets: {r_reg[2]1_i_33__0_n_0 r_reg[2]1_i_33__0/O}, {p_1_in[18] r_reg[2]1_i_33__0/I0}, {d_reg[1]0_n_104 r_reg[2]1_i_33__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_34 - 
nets: {r_reg[2]1_i_34_n_0 r_reg[2]1_i_34/O}, {rsqr_reg[1]0__2_n_84 r_reg[2]1_i_34/I0}, {rsqr_reg[1]0__0_n_101 r_reg[2]1_i_34/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_34__0 - 
nets: {r_reg[2]1_i_34__0_n_0 r_reg[2]1_i_34__0/O}, {p_1_in[17] r_reg[2]1_i_34__0/I0}, {d_reg[1]0_n_105 r_reg[2]1_i_34__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_35 - 
nets: {r_reg[2]1_i_35_n_0 r_reg[2]1_i_35/O}, {rsqr_reg[1]0__2_n_85 r_reg[2]1_i_35/I0}, {rsqr_reg[1]0__0_n_102 r_reg[2]1_i_35/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_36 - 
nets: {r_reg[2]1_i_36_n_0 r_reg[2]1_i_36/O}, {rsqr_reg[1]0__2_n_86 r_reg[2]1_i_36/I0}, {rsqr_reg[1]0__0_n_103 r_reg[2]1_i_36/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_37 - 
nets: {r_reg[2]1_i_37_n_0 r_reg[2]1_i_37/O}, {rsqr_reg[1]0__2_n_87 r_reg[2]1_i_37/I0}, {rsqr_reg[1]0__0_n_104 r_reg[2]1_i_37/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_38 - 
nets: {r_reg[2]1_i_38_n_0 r_reg[2]1_i_38/O}, {rsqr_reg[1]0__2_n_88 r_reg[2]1_i_38/I0}, {rsqr_reg[1]0__0_n_105 r_reg[2]1_i_38/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_39 - 
nets: {r_reg[2]1_i_39_n_0 r_reg[2]1_i_39/O}, {rsqr_reg[1]0__2_n_89 r_reg[2]1_i_39/I0}, {rsqr_reg[1]0_n_89 r_reg[2]1_i_39/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_3__0 - 
nets: {r_reg[2]1_i_3__0_n_0 r_reg[2]1_i_3__0/CO[3]}, { r_reg[2]1_i_3__0/CO[2]}, { r_reg[2]1_i_3__0/CO[1]}, { r_reg[2]1_i_3__0/CO[0]}, {d_next[1][8] r_reg[2]1_i_3__0/O[3]}, {d_next[1][7] r_reg[2]1_i_3__0/O[2]}, {d_next[1][6] r_reg[2]1_i_3__0/O[1]}, {d_next[1][5] r_reg[2]1_i_3__0/O[0]}, {rsqr_reg[1]0_i_9_n_0 r_reg[2]1_i_3__0/CI}, {<const0> r_reg[2]1_i_3__0/CYINIT}, {p_1_in[39] r_reg[2]1_i_3__0/DI[3]}, {p_1_in[38] r_reg[2]1_i_3__0/DI[2]}, {p_1_in[37] r_reg[2]1_i_3__0/DI[1]}, {p_1_in[36] r_reg[2]1_i_3__0/DI[0]}, {r_reg[2]1_i_13__0_n_0 r_reg[2]1_i_3__0/S[3]}, {r_reg[2]1_i_14__0_n_0 r_reg[2]1_i_3__0/S[2]}, {r_reg[2]1_i_15__0_n_0 r_reg[2]1_i_3__0/S[1]}, {r_reg[2]1_i_16__0_n_0 r_reg[2]1_i_3__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X77Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_3__1 - 
nets: {r_reg[2]1_i_3__1_n_0 r_reg[2]1_i_3__1/CO[3]}, { r_reg[2]1_i_3__1/CO[2]}, { r_reg[2]1_i_3__1/CO[1]}, { r_reg[2]1_i_3__1/CO[0]}, {d_next[1][24] r_reg[2]1_i_3__1/O[3]}, {d_next[1][23] r_reg[2]1_i_3__1/O[2]}, {d_next[1][22] r_reg[2]1_i_3__1/O[1]}, {d_next[1][21] r_reg[2]1_i_3__1/O[0]}, {r_reg[2]1_i_4__1_n_0 r_reg[2]1_i_3__1/CI}, {<const0> r_reg[2]1_i_3__1/CYINIT}, {p_1_in[55] r_reg[2]1_i_3__1/DI[3]}, {p_1_in[54] r_reg[2]1_i_3__1/DI[2]}, {p_1_in[53] r_reg[2]1_i_3__1/DI[1]}, {p_1_in[52] r_reg[2]1_i_3__1/DI[0]}, {r_reg[2]1_i_17__1_n_0 r_reg[2]1_i_3__1/S[3]}, {r_reg[2]1_i_18__1_n_0 r_reg[2]1_i_3__1/S[2]}, {r_reg[2]1_i_19__1_n_0 r_reg[2]1_i_3__1/S[1]}, {r_reg[2]1_i_20__0_n_0 r_reg[2]1_i_3__1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X77Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_4 - 
nets: {r_reg[2]1_i_4_n_0 r_reg[2]1_i_4/CO[3]}, { r_reg[2]1_i_4/CO[2]}, { r_reg[2]1_i_4/CO[1]}, { r_reg[2]1_i_4/CO[0]}, {rsqr_next[1][20] r_reg[2]1_i_4/O[3]}, {rsqr_next[1][19] r_reg[2]1_i_4/O[2]}, {rsqr_next[1][18] r_reg[2]1_i_4/O[1]}, {rsqr_next[1][17] r_reg[2]1_i_4/O[0]}, {r_reg[2]1_i_5_n_0 r_reg[2]1_i_4/CI}, {<const0> r_reg[2]1_i_4/CYINIT}, {rsqr_reg[1]0__2_n_71 r_reg[2]1_i_4/DI[3]}, {rsqr_reg[1]0__2_n_72 r_reg[2]1_i_4/DI[2]}, {rsqr_reg[1]0__2_n_73 r_reg[2]1_i_4/DI[1]}, {rsqr_reg[1]0__2_n_74 r_reg[2]1_i_4/DI[0]}, {r_reg[2]1_i_16_n_0 r_reg[2]1_i_4/S[3]}, {r_reg[2]1_i_17_n_0 r_reg[2]1_i_4/S[2]}, {r_reg[2]1_i_18_n_0 r_reg[2]1_i_4/S[1]}, {r_reg[2]1_i_19_n_0 r_reg[2]1_i_4/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X78Y184, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_40 - 
nets: {r_reg[2]1_i_40_n_0 r_reg[2]1_i_40/O}, {rsqr_reg[1]0__2_n_90 r_reg[2]1_i_40/I0}, {rsqr_reg[1]0_n_90 r_reg[2]1_i_40/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_41 - 
nets: {r_reg[2]1_i_41_n_0 r_reg[2]1_i_41/CO[3]}, { r_reg[2]1_i_41/CO[2]}, { r_reg[2]1_i_41/CO[1]}, { r_reg[2]1_i_41/CO[0]}, { r_reg[2]1_i_41/O[3]}, { r_reg[2]1_i_41/O[2]}, { r_reg[2]1_i_41/O[1]}, { r_reg[2]1_i_41/O[0]}, {r_reg[2]1_i_46_n_0 r_reg[2]1_i_41/CI}, {<const0> r_reg[2]1_i_41/CYINIT}, {rsqr_reg[1]0__2_n_95 r_reg[2]1_i_41/DI[3]}, {rsqr_reg[1]0__2_n_96 r_reg[2]1_i_41/DI[2]}, {rsqr_reg[1]0__2_n_97 r_reg[2]1_i_41/DI[1]}, {rsqr_reg[1]0__2_n_98 r_reg[2]1_i_41/DI[0]}, {r_reg[2]1_i_47_n_0 r_reg[2]1_i_41/S[3]}, {r_reg[2]1_i_48_n_0 r_reg[2]1_i_41/S[2]}, {r_reg[2]1_i_49_n_0 r_reg[2]1_i_41/S[1]}, {r_reg[2]1_i_50_n_0 r_reg[2]1_i_41/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X78Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_42 - 
nets: {r_reg[2]1_i_42_n_0 r_reg[2]1_i_42/O}, {rsqr_reg[1]0__2_n_91 r_reg[2]1_i_42/I0}, {rsqr_reg[1]0_n_91 r_reg[2]1_i_42/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_43 - 
nets: {r_reg[2]1_i_43_n_0 r_reg[2]1_i_43/O}, {rsqr_reg[1]0__2_n_92 r_reg[2]1_i_43/I0}, {rsqr_reg[1]0_n_92 r_reg[2]1_i_43/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_44 - 
nets: {r_reg[2]1_i_44_n_0 r_reg[2]1_i_44/O}, {rsqr_reg[1]0__2_n_93 r_reg[2]1_i_44/I0}, {rsqr_reg[1]0_n_93 r_reg[2]1_i_44/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_45 - 
nets: {r_reg[2]1_i_45_n_0 r_reg[2]1_i_45/O}, {rsqr_reg[1]0__2_n_94 r_reg[2]1_i_45/I0}, {rsqr_reg[1]0_n_94 r_reg[2]1_i_45/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_46 - 
nets: {r_reg[2]1_i_46_n_0 r_reg[2]1_i_46/CO[3]}, { r_reg[2]1_i_46/CO[2]}, { r_reg[2]1_i_46/CO[1]}, { r_reg[2]1_i_46/CO[0]}, { r_reg[2]1_i_46/O[3]}, { r_reg[2]1_i_46/O[2]}, { r_reg[2]1_i_46/O[1]}, { r_reg[2]1_i_46/O[0]}, {r_reg[2]1_i_51_n_0 r_reg[2]1_i_46/CI}, {<const0> r_reg[2]1_i_46/CYINIT}, {rsqr_reg[1]0__2_n_99 r_reg[2]1_i_46/DI[3]}, {rsqr_reg[1]0__2_n_100 r_reg[2]1_i_46/DI[2]}, {rsqr_reg[1]0__2_n_101 r_reg[2]1_i_46/DI[1]}, {rsqr_reg[1]0__2_n_102 r_reg[2]1_i_46/DI[0]}, {r_reg[2]1_i_52_n_0 r_reg[2]1_i_46/S[3]}, {r_reg[2]1_i_53_n_0 r_reg[2]1_i_46/S[2]}, {r_reg[2]1_i_54_n_0 r_reg[2]1_i_46/S[1]}, {r_reg[2]1_i_55_n_0 r_reg[2]1_i_46/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X78Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_47 - 
nets: {r_reg[2]1_i_47_n_0 r_reg[2]1_i_47/O}, {rsqr_reg[1]0__2_n_95 r_reg[2]1_i_47/I0}, {rsqr_reg[1]0_n_95 r_reg[2]1_i_47/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_48 - 
nets: {r_reg[2]1_i_48_n_0 r_reg[2]1_i_48/O}, {rsqr_reg[1]0__2_n_96 r_reg[2]1_i_48/I0}, {rsqr_reg[1]0_n_96 r_reg[2]1_i_48/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_49 - 
nets: {r_reg[2]1_i_49_n_0 r_reg[2]1_i_49/O}, {rsqr_reg[1]0__2_n_97 r_reg[2]1_i_49/I0}, {rsqr_reg[1]0_n_97 r_reg[2]1_i_49/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_4__0 - 
nets: {r_reg[2]1_i_4__0_n_0 r_reg[2]1_i_4__0/CO[3]}, { r_reg[2]1_i_4__0/CO[2]}, { r_reg[2]1_i_4__0/CO[1]}, { r_reg[2]1_i_4__0/CO[0]}, {d_next[1][0] r_reg[2]1_i_4__0/O[3]}, { r_reg[2]1_i_4__0/O[2]}, { r_reg[2]1_i_4__0/O[1]}, { r_reg[2]1_i_4__0/O[0]}, {r_reg[2]1_i_17__0_n_0 r_reg[2]1_i_4__0/CI}, {<const0> r_reg[2]1_i_4__0/CYINIT}, {p_1_in[31] r_reg[2]1_i_4__0/DI[3]}, {p_1_in[30] r_reg[2]1_i_4__0/DI[2]}, {p_1_in[29] r_reg[2]1_i_4__0/DI[1]}, {p_1_in[28] r_reg[2]1_i_4__0/DI[0]}, {r_reg[2]1_i_18__0_n_0 r_reg[2]1_i_4__0/S[3]}, {r_reg[2]1_i_19__0_n_0 r_reg[2]1_i_4__0/S[2]}, {r_reg[2]1_i_20_n_0 r_reg[2]1_i_4__0/S[1]}, {r_reg[2]1_i_21_n_0 r_reg[2]1_i_4__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X77Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_4__1 - 
nets: {r_reg[2]1_i_4__1_n_0 r_reg[2]1_i_4__1/CO[3]}, { r_reg[2]1_i_4__1/CO[2]}, { r_reg[2]1_i_4__1/CO[1]}, { r_reg[2]1_i_4__1/CO[0]}, {d_next[1][20] r_reg[2]1_i_4__1/O[3]}, {d_next[1][19] r_reg[2]1_i_4__1/O[2]}, {d_next[1][18] r_reg[2]1_i_4__1/O[1]}, {d_next[1][17] r_reg[2]1_i_4__1/O[0]}, {r_reg[2]1_i_1__0_n_0 r_reg[2]1_i_4__1/CI}, {<const0> r_reg[2]1_i_4__1/CYINIT}, {p_1_in[51] r_reg[2]1_i_4__1/DI[3]}, {p_1_in[50] r_reg[2]1_i_4__1/DI[2]}, {p_1_in[49] r_reg[2]1_i_4__1/DI[1]}, {p_1_in[48] r_reg[2]1_i_4__1/DI[0]}, {r_reg[2]1_i_21__0_n_0 r_reg[2]1_i_4__1/S[3]}, {r_reg[2]1_i_22__0_n_0 r_reg[2]1_i_4__1/S[2]}, {r_reg[2]1_i_23__0_n_0 r_reg[2]1_i_4__1/S[1]}, {r_reg[2]1_i_24__0_n_0 r_reg[2]1_i_4__1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X77Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_5 - 
nets: {r_reg[2]1_i_5_n_0 r_reg[2]1_i_5/CO[3]}, { r_reg[2]1_i_5/CO[2]}, { r_reg[2]1_i_5/CO[1]}, { r_reg[2]1_i_5/CO[0]}, {rsqr_next[1][16] r_reg[2]1_i_5/O[3]}, {rsqr_next[1][15] r_reg[2]1_i_5/O[2]}, {rsqr_next[1][14] r_reg[2]1_i_5/O[1]}, {rsqr_next[1][13] r_reg[2]1_i_5/O[0]}, {r_reg[2]1_i_6_n_0 r_reg[2]1_i_5/CI}, {<const0> r_reg[2]1_i_5/CYINIT}, {rsqr_reg[1]0__2_n_75 r_reg[2]1_i_5/DI[3]}, {rsqr_reg[1]0__2_n_76 r_reg[2]1_i_5/DI[2]}, {rsqr_reg[1]0__2_n_77 r_reg[2]1_i_5/DI[1]}, {rsqr_reg[1]0__2_n_78 r_reg[2]1_i_5/DI[0]}, {r_reg[2]1_i_25_n_0 r_reg[2]1_i_5/S[3]}, {r_reg[2]1_i_26_n_0 r_reg[2]1_i_5/S[2]}, {r_reg[2]1_i_27_n_0 r_reg[2]1_i_5/S[1]}, {r_reg[2]1_i_28_n_0 r_reg[2]1_i_5/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X78Y183, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_50 - 
nets: {r_reg[2]1_i_50_n_0 r_reg[2]1_i_50/O}, {rsqr_reg[1]0__2_n_98 r_reg[2]1_i_50/I0}, {rsqr_reg[1]0_n_98 r_reg[2]1_i_50/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_51 - 
nets: {r_reg[2]1_i_51_n_0 r_reg[2]1_i_51/CO[3]}, { r_reg[2]1_i_51/CO[2]}, { r_reg[2]1_i_51/CO[1]}, { r_reg[2]1_i_51/CO[0]}, { r_reg[2]1_i_51/O[3]}, { r_reg[2]1_i_51/O[2]}, { r_reg[2]1_i_51/O[1]}, { r_reg[2]1_i_51/O[0]}, {<const0> r_reg[2]1_i_51/CI}, {<const0> r_reg[2]1_i_51/CYINIT}, {rsqr_reg[1]0__2_n_103 r_reg[2]1_i_51/DI[3]}, {rsqr_reg[1]0__2_n_104 r_reg[2]1_i_51/DI[2]}, {rsqr_reg[1]0__2_n_105 r_reg[2]1_i_51/DI[1]}, {<const0> r_reg[2]1_i_51/DI[0]}, {r_reg[2]1_i_56_n_0 r_reg[2]1_i_51/S[3]}, {r_reg[2]1_i_57_n_0 r_reg[2]1_i_51/S[2]}, {r_reg[2]1_i_58_n_0 r_reg[2]1_i_51/S[1]}, {rsqr_reg[1]0__1_n_89 r_reg[2]1_i_51/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X78Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_52 - 
nets: {r_reg[2]1_i_52_n_0 r_reg[2]1_i_52/O}, {rsqr_reg[1]0__2_n_99 r_reg[2]1_i_52/I0}, {rsqr_reg[1]0_n_99 r_reg[2]1_i_52/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_53 - 
nets: {r_reg[2]1_i_53_n_0 r_reg[2]1_i_53/O}, {rsqr_reg[1]0__2_n_100 r_reg[2]1_i_53/I0}, {rsqr_reg[1]0_n_100 r_reg[2]1_i_53/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_54 - 
nets: {r_reg[2]1_i_54_n_0 r_reg[2]1_i_54/O}, {rsqr_reg[1]0__2_n_101 r_reg[2]1_i_54/I0}, {rsqr_reg[1]0_n_101 r_reg[2]1_i_54/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_55 - 
nets: {r_reg[2]1_i_55_n_0 r_reg[2]1_i_55/O}, {rsqr_reg[1]0__2_n_102 r_reg[2]1_i_55/I0}, {rsqr_reg[1]0_n_102 r_reg[2]1_i_55/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_56 - 
nets: {r_reg[2]1_i_56_n_0 r_reg[2]1_i_56/O}, {rsqr_reg[1]0__2_n_103 r_reg[2]1_i_56/I0}, {rsqr_reg[1]0_n_103 r_reg[2]1_i_56/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_57 - 
nets: {r_reg[2]1_i_57_n_0 r_reg[2]1_i_57/O}, {rsqr_reg[1]0__2_n_104 r_reg[2]1_i_57/I0}, {rsqr_reg[1]0_n_104 r_reg[2]1_i_57/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_58 - 
nets: {r_reg[2]1_i_58_n_0 r_reg[2]1_i_58/O}, {rsqr_reg[1]0__2_n_105 r_reg[2]1_i_58/I0}, {rsqr_reg[1]0_n_105 r_reg[2]1_i_58/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_5__0 - 
nets: {r_reg[2]1_i_5__0_n_0 r_reg[2]1_i_5__0/O}, {rsqr_reg[1]0__2_n_60 r_reg[2]1_i_5__0/I0}, {rsqr_reg[1]0__0_n_77 r_reg[2]1_i_5__0/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y187, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_5__1 - 
nets: {r_reg[2]1_i_5__1_n_0 r_reg[2]1_i_5__1/O}, {p_1_in[47] r_reg[2]1_i_5__1/I0}, {d_reg[1]0__0_n_92 r_reg[2]1_i_5__1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_6 - 
nets: {r_reg[2]1_i_6_n_0 r_reg[2]1_i_6/CO[3]}, { r_reg[2]1_i_6/CO[2]}, { r_reg[2]1_i_6/CO[1]}, { r_reg[2]1_i_6/CO[0]}, {rsqr_next[1][12] r_reg[2]1_i_6/O[3]}, {rsqr_next[1][11] r_reg[2]1_i_6/O[2]}, {rsqr_next[1][10] r_reg[2]1_i_6/O[1]}, {rsqr_next[1][9] r_reg[2]1_i_6/O[0]}, {r_reg[2]1_i_7_n_0 r_reg[2]1_i_6/CI}, {<const0> r_reg[2]1_i_6/CYINIT}, {rsqr_reg[1]0__2_n_79 r_reg[2]1_i_6/DI[3]}, {rsqr_reg[1]0__2_n_80 r_reg[2]1_i_6/DI[2]}, {rsqr_reg[1]0__2_n_81 r_reg[2]1_i_6/DI[1]}, {rsqr_reg[1]0__2_n_82 r_reg[2]1_i_6/DI[0]}, {r_reg[2]1_i_29_n_0 r_reg[2]1_i_6/S[3]}, {r_reg[2]1_i_30_n_0 r_reg[2]1_i_6/S[2]}, {r_reg[2]1_i_31_n_0 r_reg[2]1_i_6/S[1]}, {r_reg[2]1_i_32_n_0 r_reg[2]1_i_6/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X78Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_6__0 - 
nets: {r_reg[2]1_i_6__0_n_0 r_reg[2]1_i_6__0/O}, {rsqr_reg[1]0__2_n_61 r_reg[2]1_i_6__0/I0}, {rsqr_reg[1]0__0_n_78 r_reg[2]1_i_6__0/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y187, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_6__1 - 
nets: {r_reg[2]1_i_6__1_n_0 r_reg[2]1_i_6__1/O}, {p_1_in[46] r_reg[2]1_i_6__1/I0}, {d_reg[1]0__0_n_93 r_reg[2]1_i_6__1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_7 - 
nets: {r_reg[2]1_i_7_n_0 r_reg[2]1_i_7/CO[3]}, { r_reg[2]1_i_7/CO[2]}, { r_reg[2]1_i_7/CO[1]}, { r_reg[2]1_i_7/CO[0]}, {rsqr_next[1][8] r_reg[2]1_i_7/O[3]}, {rsqr_next[1][7] r_reg[2]1_i_7/O[2]}, {rsqr_next[1][6] r_reg[2]1_i_7/O[1]}, {rsqr_next[1][5] r_reg[2]1_i_7/O[0]}, {r_reg[2]1_i_8_n_0 r_reg[2]1_i_7/CI}, {<const0> r_reg[2]1_i_7/CYINIT}, {rsqr_reg[1]0__2_n_83 r_reg[2]1_i_7/DI[3]}, {rsqr_reg[1]0__2_n_84 r_reg[2]1_i_7/DI[2]}, {rsqr_reg[1]0__2_n_85 r_reg[2]1_i_7/DI[1]}, {rsqr_reg[1]0__2_n_86 r_reg[2]1_i_7/DI[0]}, {r_reg[2]1_i_33_n_0 r_reg[2]1_i_7/S[3]}, {r_reg[2]1_i_34_n_0 r_reg[2]1_i_7/S[2]}, {r_reg[2]1_i_35_n_0 r_reg[2]1_i_7/S[1]}, {r_reg[2]1_i_36_n_0 r_reg[2]1_i_7/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X78Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_7__0 - 
nets: {r_reg[2]1_i_7__0_n_0 r_reg[2]1_i_7__0/O}, {rsqr_reg[1]0__2_n_62 r_reg[2]1_i_7__0/I0}, {rsqr_reg[1]0__0_n_79 r_reg[2]1_i_7__0/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y187, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_7__1 - 
nets: {r_reg[2]1_i_7__1_n_0 r_reg[2]1_i_7__1/O}, {p_1_in[45] r_reg[2]1_i_7__1/I0}, {d_reg[1]0__0_n_94 r_reg[2]1_i_7__1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_8 - 
nets: {r_reg[2]1_i_8_n_0 r_reg[2]1_i_8/CO[3]}, { r_reg[2]1_i_8/CO[2]}, { r_reg[2]1_i_8/CO[1]}, { r_reg[2]1_i_8/CO[0]}, {rsqr_next[1][4] r_reg[2]1_i_8/O[3]}, {rsqr_next[1][3] r_reg[2]1_i_8/O[2]}, {rsqr_next[1][2] r_reg[2]1_i_8/O[1]}, {rsqr_next[1][1] r_reg[2]1_i_8/O[0]}, {r_reg[2]1_i_9_n_0 r_reg[2]1_i_8/CI}, {<const0> r_reg[2]1_i_8/CYINIT}, {rsqr_reg[1]0__2_n_87 r_reg[2]1_i_8/DI[3]}, {rsqr_reg[1]0__2_n_88 r_reg[2]1_i_8/DI[2]}, {rsqr_reg[1]0__2_n_89 r_reg[2]1_i_8/DI[1]}, {rsqr_reg[1]0__2_n_90 r_reg[2]1_i_8/DI[0]}, {r_reg[2]1_i_37_n_0 r_reg[2]1_i_8/S[3]}, {r_reg[2]1_i_38_n_0 r_reg[2]1_i_8/S[2]}, {r_reg[2]1_i_39_n_0 r_reg[2]1_i_8/S[1]}, {r_reg[2]1_i_40_n_0 r_reg[2]1_i_8/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X78Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_8__0 - 
nets: {r_reg[2]1_i_8__0_n_0 r_reg[2]1_i_8__0/O}, {rsqr_reg[1]0__2_n_63 r_reg[2]1_i_8__0/I0}, {rsqr_reg[1]0__0_n_80 r_reg[2]1_i_8__0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_8__1 - 
nets: {r_reg[2]1_i_8__1_n_0 r_reg[2]1_i_8__1/O}, {p_1_in[44] r_reg[2]1_i_8__1/I0}, {d_reg[1]0__0_n_95 r_reg[2]1_i_8__1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_9 - 
nets: {r_reg[2]1_i_9_n_0 r_reg[2]1_i_9/CO[3]}, { r_reg[2]1_i_9/CO[2]}, { r_reg[2]1_i_9/CO[1]}, { r_reg[2]1_i_9/CO[0]}, {rsqr_next[1][0] r_reg[2]1_i_9/O[3]}, { r_reg[2]1_i_9/O[2]}, { r_reg[2]1_i_9/O[1]}, { r_reg[2]1_i_9/O[0]}, {r_reg[2]1_i_41_n_0 r_reg[2]1_i_9/CI}, {<const0> r_reg[2]1_i_9/CYINIT}, {rsqr_reg[1]0__2_n_91 r_reg[2]1_i_9/DI[3]}, {rsqr_reg[1]0__2_n_92 r_reg[2]1_i_9/DI[2]}, {rsqr_reg[1]0__2_n_93 r_reg[2]1_i_9/DI[1]}, {rsqr_reg[1]0__2_n_94 r_reg[2]1_i_9/DI[0]}, {r_reg[2]1_i_42_n_0 r_reg[2]1_i_9/S[3]}, {r_reg[2]1_i_43_n_0 r_reg[2]1_i_9/S[2]}, {r_reg[2]1_i_44_n_0 r_reg[2]1_i_9/S[1]}, {r_reg[2]1_i_45_n_0 r_reg[2]1_i_9/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X78Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

r_reg[2]1_i_9__0 - 
nets: {r_reg[2]1_i_9__0_n_0 r_reg[2]1_i_9__0/O}, {rsqr_reg[1]0__2_n_64 r_reg[2]1_i_9__0/I0}, {rsqr_reg[1]0__0_n_81 r_reg[2]1_i_9__0/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X78Y186, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

r_reg[2]1_i_9__1 - 
nets: {r_reg[2]1_i_9__1_n_0 r_reg[2]1_i_9__1/O}, {p_1_in[43] r_reg[2]1_i_9__1/I0}, {d_reg[1]0__0_n_96 r_reg[2]1_i_9__1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

rsqr_reg[1]0 - 
nets: { rsqr_reg[1]0/ACOUT[29]}, { rsqr_reg[1]0/ACOUT[28]}, { rsqr_reg[1]0/ACOUT[27]}, { rsqr_reg[1]0/ACOUT[26]}, { rsqr_reg[1]0/ACOUT[25]}, { rsqr_reg[1]0/ACOUT[24]}, { rsqr_reg[1]0/ACOUT[23]}, { rsqr_reg[1]0/ACOUT[22]}, { rsqr_reg[1]0/ACOUT[21]}, { rsqr_reg[1]0/ACOUT[20]}, { rsqr_reg[1]0/ACOUT[19]}, { rsqr_reg[1]0/ACOUT[18]}, { rsqr_reg[1]0/ACOUT[17]}, { rsqr_reg[1]0/ACOUT[16]}, { rsqr_reg[1]0/ACOUT[15]}, { rsqr_reg[1]0/ACOUT[14]}, { rsqr_reg[1]0/ACOUT[13]}, { rsqr_reg[1]0/ACOUT[12]}, { rsqr_reg[1]0/ACOUT[11]}, { rsqr_reg[1]0/ACOUT[10]}, { rsqr_reg[1]0/ACOUT[9]}, { rsqr_reg[1]0/ACOUT[8]}, { rsqr_reg[1]0/ACOUT[7]}, { rsqr_reg[1]0/ACOUT[6]}, { rsqr_reg[1]0/ACOUT[5]}, { rsqr_reg[1]0/ACOUT[4]}, { rsqr_reg[1]0/ACOUT[3]}, { rsqr_reg[1]0/ACOUT[2]}, { rsqr_reg[1]0/ACOUT[1]}, { rsqr_reg[1]0/ACOUT[0]}, { rsqr_reg[1]0/BCOUT[17]}, { rsqr_reg[1]0/BCOUT[16]}, { rsqr_reg[1]0/BCOUT[15]}, { rsqr_reg[1]0/BCOUT[14]}, { rsqr_reg[1]0/BCOUT[13]}, { rsqr_reg[1]0/BCOUT[12]}, { rsqr_reg[1]0/BCOUT[11]}, { rsqr_reg[1]0/BCOUT[10]}, { rsqr_reg[1]0/BCOUT[9]}, { rsqr_reg[1]0/BCOUT[8]}, { rsqr_reg[1]0/BCOUT[7]}, { rsqr_reg[1]0/BCOUT[6]}, { rsqr_reg[1]0/BCOUT[5]}, { rsqr_reg[1]0/BCOUT[4]}, { rsqr_reg[1]0/BCOUT[3]}, { rsqr_reg[1]0/BCOUT[2]}, { rsqr_reg[1]0/BCOUT[1]}, { rsqr_reg[1]0/BCOUT[0]}, { rsqr_reg[1]0/CARRYCASCOUT}, { rsqr_reg[1]0/CARRYOUT[3]}, { rsqr_reg[1]0/CARRYOUT[2]}, { rsqr_reg[1]0/CARRYOUT[1]}, { rsqr_reg[1]0/CARRYOUT[0]}, { rsqr_reg[1]0/MULTSIGNOUT}, { rsqr_reg[1]0/OVERFLOW}, { rsqr_reg[1]0/PATTERNBDETECT}, { rsqr_reg[1]0/PATTERNDETECT}, {rsqr_reg[1]0_n_106 rsqr_reg[1]0/PCOUT[47]}, {rsqr_reg[1]0_n_107 rsqr_reg[1]0/PCOUT[46]}, {rsqr_reg[1]0_n_108 rsqr_reg[1]0/PCOUT[45]}, {rsqr_reg[1]0_n_109 rsqr_reg[1]0/PCOUT[44]}, {rsqr_reg[1]0_n_110 rsqr_reg[1]0/PCOUT[43]}, {rsqr_reg[1]0_n_111 rsqr_reg[1]0/PCOUT[42]}, {rsqr_reg[1]0_n_112 rsqr_reg[1]0/PCOUT[41]}, {rsqr_reg[1]0_n_113 rsqr_reg[1]0/PCOUT[40]}, {rsqr_reg[1]0_n_114 rsqr_reg[1]0/PCOUT[39]}, {rsqr_reg[1]0_n_115 rsqr_reg[1]0/PCOUT[38]}, {rsqr_reg[1]0_n_116 rsqr_reg[1]0/PCOUT[37]}, {rsqr_reg[1]0_n_117 rsqr_reg[1]0/PCOUT[36]}, {rsqr_reg[1]0_n_118 rsqr_reg[1]0/PCOUT[35]}, {rsqr_reg[1]0_n_119 rsqr_reg[1]0/PCOUT[34]}, {rsqr_reg[1]0_n_120 rsqr_reg[1]0/PCOUT[33]}, {rsqr_reg[1]0_n_121 rsqr_reg[1]0/PCOUT[32]}, {rsqr_reg[1]0_n_122 rsqr_reg[1]0/PCOUT[31]}, {rsqr_reg[1]0_n_123 rsqr_reg[1]0/PCOUT[30]}, {rsqr_reg[1]0_n_124 rsqr_reg[1]0/PCOUT[29]}, {rsqr_reg[1]0_n_125 rsqr_reg[1]0/PCOUT[28]}, {rsqr_reg[1]0_n_126 rsqr_reg[1]0/PCOUT[27]}, {rsqr_reg[1]0_n_127 rsqr_reg[1]0/PCOUT[26]}, {rsqr_reg[1]0_n_128 rsqr_reg[1]0/PCOUT[25]}, {rsqr_reg[1]0_n_129 rsqr_reg[1]0/PCOUT[24]}, {rsqr_reg[1]0_n_130 rsqr_reg[1]0/PCOUT[23]}, {rsqr_reg[1]0_n_131 rsqr_reg[1]0/PCOUT[22]}, {rsqr_reg[1]0_n_132 rsqr_reg[1]0/PCOUT[21]}, {rsqr_reg[1]0_n_133 rsqr_reg[1]0/PCOUT[20]}, {rsqr_reg[1]0_n_134 rsqr_reg[1]0/PCOUT[19]}, {rsqr_reg[1]0_n_135 rsqr_reg[1]0/PCOUT[18]}, {rsqr_reg[1]0_n_136 rsqr_reg[1]0/PCOUT[17]}, {rsqr_reg[1]0_n_137 rsqr_reg[1]0/PCOUT[16]}, {rsqr_reg[1]0_n_138 rsqr_reg[1]0/PCOUT[15]}, {rsqr_reg[1]0_n_139 rsqr_reg[1]0/PCOUT[14]}, {rsqr_reg[1]0_n_140 rsqr_reg[1]0/PCOUT[13]}, {rsqr_reg[1]0_n_141 rsqr_reg[1]0/PCOUT[12]}, {rsqr_reg[1]0_n_142 rsqr_reg[1]0/PCOUT[11]}, {rsqr_reg[1]0_n_143 rsqr_reg[1]0/PCOUT[10]}, {rsqr_reg[1]0_n_144 rsqr_reg[1]0/PCOUT[9]}, {rsqr_reg[1]0_n_145 rsqr_reg[1]0/PCOUT[8]}, {rsqr_reg[1]0_n_146 rsqr_reg[1]0/PCOUT[7]}, {rsqr_reg[1]0_n_147 rsqr_reg[1]0/PCOUT[6]}, {rsqr_reg[1]0_n_148 rsqr_reg[1]0/PCOUT[5]}, {rsqr_reg[1]0_n_149 rsqr_reg[1]0/PCOUT[4]}, {rsqr_reg[1]0_n_150 rsqr_reg[1]0/PCOUT[3]}, {rsqr_reg[1]0_n_151 rsqr_reg[1]0/PCOUT[2]}, {rsqr_reg[1]0_n_152 rsqr_reg[1]0/PCOUT[1]}, {rsqr_reg[1]0_n_153 rsqr_reg[1]0/PCOUT[0]}, { rsqr_reg[1]0/P[47]}, { rsqr_reg[1]0/P[46]}, { rsqr_reg[1]0/P[45]}, { rsqr_reg[1]0/P[44]}, { rsqr_reg[1]0/P[43]}, { rsqr_reg[1]0/P[42]}, { rsqr_reg[1]0/P[41]}, { rsqr_reg[1]0/P[40]}, { rsqr_reg[1]0/P[39]}, { rsqr_reg[1]0/P[38]}, { rsqr_reg[1]0/P[37]}, { rsqr_reg[1]0/P[36]}, { rsqr_reg[1]0/P[35]}, { rsqr_reg[1]0/P[34]}, { rsqr_reg[1]0/P[33]}, { rsqr_reg[1]0/P[32]}, { rsqr_reg[1]0/P[31]}, { rsqr_reg[1]0/P[30]}, { rsqr_reg[1]0/P[29]}, { rsqr_reg[1]0/P[28]}, { rsqr_reg[1]0/P[27]}, { rsqr_reg[1]0/P[26]}, { rsqr_reg[1]0/P[25]}, { rsqr_reg[1]0/P[24]}, { rsqr_reg[1]0/P[23]}, { rsqr_reg[1]0/P[22]}, { rsqr_reg[1]0/P[21]}, { rsqr_reg[1]0/P[20]}, { rsqr_reg[1]0/P[19]}, { rsqr_reg[1]0/P[18]}, { rsqr_reg[1]0/P[17]}, {rsqr_reg[1]0_n_89 rsqr_reg[1]0/P[16]}, {rsqr_reg[1]0_n_90 rsqr_reg[1]0/P[15]}, {rsqr_reg[1]0_n_91 rsqr_reg[1]0/P[14]}, {rsqr_reg[1]0_n_92 rsqr_reg[1]0/P[13]}, {rsqr_reg[1]0_n_93 rsqr_reg[1]0/P[12]}, {rsqr_reg[1]0_n_94 rsqr_reg[1]0/P[11]}, {rsqr_reg[1]0_n_95 rsqr_reg[1]0/P[10]}, {rsqr_reg[1]0_n_96 rsqr_reg[1]0/P[9]}, {rsqr_reg[1]0_n_97 rsqr_reg[1]0/P[8]}, {rsqr_reg[1]0_n_98 rsqr_reg[1]0/P[7]}, {rsqr_reg[1]0_n_99 rsqr_reg[1]0/P[6]}, {rsqr_reg[1]0_n_100 rsqr_reg[1]0/P[5]}, {rsqr_reg[1]0_n_101 rsqr_reg[1]0/P[4]}, {rsqr_reg[1]0_n_102 rsqr_reg[1]0/P[3]}, {rsqr_reg[1]0_n_103 rsqr_reg[1]0/P[2]}, {rsqr_reg[1]0_n_104 rsqr_reg[1]0/P[1]}, {rsqr_reg[1]0_n_105 rsqr_reg[1]0/P[0]}, { rsqr_reg[1]0/UNDERFLOW}, {<const0> rsqr_reg[1]0/ACIN[29]}, {<const0> rsqr_reg[1]0/ACIN[28]}, {<const0> rsqr_reg[1]0/ACIN[27]}, {<const0> rsqr_reg[1]0/ACIN[26]}, {<const0> rsqr_reg[1]0/ACIN[25]}, {<const0> rsqr_reg[1]0/ACIN[24]}, {<const0> rsqr_reg[1]0/ACIN[23]}, {<const0> rsqr_reg[1]0/ACIN[22]}, {<const0> rsqr_reg[1]0/ACIN[21]}, {<const0> rsqr_reg[1]0/ACIN[20]}, {<const0> rsqr_reg[1]0/ACIN[19]}, {<const0> rsqr_reg[1]0/ACIN[18]}, {<const0> rsqr_reg[1]0/ACIN[17]}, {<const0> rsqr_reg[1]0/ACIN[16]}, {<const0> rsqr_reg[1]0/ACIN[15]}, {<const0> rsqr_reg[1]0/ACIN[14]}, {<const0> rsqr_reg[1]0/ACIN[13]}, {<const0> rsqr_reg[1]0/ACIN[12]}, {<const0> rsqr_reg[1]0/ACIN[11]}, {<const0> rsqr_reg[1]0/ACIN[10]}, {<const0> rsqr_reg[1]0/ACIN[9]}, {<const0> rsqr_reg[1]0/ACIN[8]}, {<const0> rsqr_reg[1]0/ACIN[7]}, {<const0> rsqr_reg[1]0/ACIN[6]}, {<const0> rsqr_reg[1]0/ACIN[5]}, {<const0> rsqr_reg[1]0/ACIN[4]}, {<const0> rsqr_reg[1]0/ACIN[3]}, {<const0> rsqr_reg[1]0/ACIN[2]}, {<const0> rsqr_reg[1]0/ACIN[1]}, {<const0> rsqr_reg[1]0/ACIN[0]}, {<const0> rsqr_reg[1]0/ALUMODE[3]}, {<const0> rsqr_reg[1]0/ALUMODE[2]}, {<const0> rsqr_reg[1]0/ALUMODE[1]}, {<const0> rsqr_reg[1]0/ALUMODE[0]}, {<const0> rsqr_reg[1]0/A[29]}, {<const0> rsqr_reg[1]0/A[28]}, {<const0> rsqr_reg[1]0/A[27]}, {<const0> rsqr_reg[1]0/A[26]}, {<const0> rsqr_reg[1]0/A[25]}, {<const0> rsqr_reg[1]0/A[24]}, {<const0> rsqr_reg[1]0/A[23]}, {<const0> rsqr_reg[1]0/A[22]}, {<const0> rsqr_reg[1]0/A[21]}, {<const0> rsqr_reg[1]0/A[20]}, {<const0> rsqr_reg[1]0/A[19]}, {<const0> rsqr_reg[1]0/A[18]}, {<const0> rsqr_reg[1]0/A[17]}, {r_reg[1]0[16] rsqr_reg[1]0/A[16]}, {r_reg[1]0[15] rsqr_reg[1]0/A[15]}, {r_reg[1]0[14] rsqr_reg[1]0/A[14]}, {r_reg[1]0[13] rsqr_reg[1]0/A[13]}, {r_reg[1]0[12] rsqr_reg[1]0/A[12]}, {r_reg[1]0[11] rsqr_reg[1]0/A[11]}, {r_reg[1]0[10] rsqr_reg[1]0/A[10]}, {r_reg[1]0[9] rsqr_reg[1]0/A[9]}, {r_reg[1]0[8] rsqr_reg[1]0/A[8]}, {r_reg[1]0[7] rsqr_reg[1]0/A[7]}, {r_reg[1]0[6] rsqr_reg[1]0/A[6]}, {r_reg[1]0[5] rsqr_reg[1]0/A[5]}, {r_reg[1]0[4] rsqr_reg[1]0/A[4]}, {r_reg[1]0[3] rsqr_reg[1]0/A[3]}, {r_reg[1]0[2] rsqr_reg[1]0/A[2]}, {r_reg[1]0[1] rsqr_reg[1]0/A[1]}, {d_next[1][1] rsqr_reg[1]0/A[0]}, {<const0> rsqr_reg[1]0/BCIN[17]}, {<const0> rsqr_reg[1]0/BCIN[16]}, {<const0> rsqr_reg[1]0/BCIN[15]}, {<const0> rsqr_reg[1]0/BCIN[14]}, {<const0> rsqr_reg[1]0/BCIN[13]}, {<const0> rsqr_reg[1]0/BCIN[12]}, {<const0> rsqr_reg[1]0/BCIN[11]}, {<const0> rsqr_reg[1]0/BCIN[10]}, {<const0> rsqr_reg[1]0/BCIN[9]}, {<const0> rsqr_reg[1]0/BCIN[8]}, {<const0> rsqr_reg[1]0/BCIN[7]}, {<const0> rsqr_reg[1]0/BCIN[6]}, {<const0> rsqr_reg[1]0/BCIN[5]}, {<const0> rsqr_reg[1]0/BCIN[4]}, {<const0> rsqr_reg[1]0/BCIN[3]}, {<const0> rsqr_reg[1]0/BCIN[2]}, {<const0> rsqr_reg[1]0/BCIN[1]}, {<const0> rsqr_reg[1]0/BCIN[0]}, {<const0> rsqr_reg[1]0/B[17]}, {<const0> rsqr_reg[1]0/B[16]}, {<const0> rsqr_reg[1]0/B[15]}, {r_reg[1]0[31] rsqr_reg[1]0/B[14]}, {r_reg[1]0[30] rsqr_reg[1]0/B[13]}, {r_reg[1]0[29] rsqr_reg[1]0/B[12]}, {r_reg[1]0[28] rsqr_reg[1]0/B[11]}, {r_reg[1]0[27] rsqr_reg[1]0/B[10]}, {r_reg[1]0[26] rsqr_reg[1]0/B[9]}, {r_reg[1]0[25] rsqr_reg[1]0/B[8]}, {r_reg[1]0[24] rsqr_reg[1]0/B[7]}, {r_reg[1]0[23] rsqr_reg[1]0/B[6]}, {r_reg[1]0[22] rsqr_reg[1]0/B[5]}, {r_reg[1]0[21] rsqr_reg[1]0/B[4]}, {r_reg[1]0[20] rsqr_reg[1]0/B[3]}, {r_reg[1]0[19] rsqr_reg[1]0/B[2]}, {r_reg[1]0[18] rsqr_reg[1]0/B[1]}, {r_reg[1]0[17] rsqr_reg[1]0/B[0]}, {<const0> rsqr_reg[1]0/CARRYCASCIN}, {<const0> rsqr_reg[1]0/CARRYIN}, {<const0> rsqr_reg[1]0/CARRYINSEL[2]}, {<const0> rsqr_reg[1]0/CARRYINSEL[1]}, {<const0> rsqr_reg[1]0/CARRYINSEL[0]}, {<const0> rsqr_reg[1]0/CEA1}, {<const0> rsqr_reg[1]0/CEA2}, {<const0> rsqr_reg[1]0/CEAD}, {<const0> rsqr_reg[1]0/CEALUMODE}, {<const0> rsqr_reg[1]0/CEB1}, {<const0> rsqr_reg[1]0/CEB2}, {<const0> rsqr_reg[1]0/CEC}, {<const0> rsqr_reg[1]0/CECARRYIN}, {<const0> rsqr_reg[1]0/CECTRL}, {<const0> rsqr_reg[1]0/CED}, {<const0> rsqr_reg[1]0/CEINMODE}, {<const0> rsqr_reg[1]0/CEM}, {<const0> rsqr_reg[1]0/CEP}, {<const0> rsqr_reg[1]0/CLK}, {VCC_2 rsqr_reg[1]0/C[47]}, {VCC_2 rsqr_reg[1]0/C[46]}, {VCC_2 rsqr_reg[1]0/C[45]}, {VCC_2 rsqr_reg[1]0/C[44]}, {VCC_2 rsqr_reg[1]0/C[43]}, {VCC_2 rsqr_reg[1]0/C[42]}, {VCC_2 rsqr_reg[1]0/C[41]}, {VCC_2 rsqr_reg[1]0/C[40]}, {VCC_2 rsqr_reg[1]0/C[39]}, {VCC_2 rsqr_reg[1]0/C[38]}, {VCC_2 rsqr_reg[1]0/C[37]}, {VCC_2 rsqr_reg[1]0/C[36]}, {VCC_2 rsqr_reg[1]0/C[35]}, {VCC_2 rsqr_reg[1]0/C[34]}, {VCC_2 rsqr_reg[1]0/C[33]}, {VCC_2 rsqr_reg[1]0/C[32]}, {VCC_2 rsqr_reg[1]0/C[31]}, {VCC_2 rsqr_reg[1]0/C[30]}, {VCC_2 rsqr_reg[1]0/C[29]}, {VCC_2 rsqr_reg[1]0/C[28]}, {VCC_2 rsqr_reg[1]0/C[27]}, {VCC_2 rsqr_reg[1]0/C[26]}, {VCC_2 rsqr_reg[1]0/C[25]}, {VCC_2 rsqr_reg[1]0/C[24]}, {VCC_2 rsqr_reg[1]0/C[23]}, {VCC_2 rsqr_reg[1]0/C[22]}, {VCC_2 rsqr_reg[1]0/C[21]}, {VCC_2 rsqr_reg[1]0/C[20]}, {VCC_2 rsqr_reg[1]0/C[19]}, {VCC_2 rsqr_reg[1]0/C[18]}, {VCC_2 rsqr_reg[1]0/C[17]}, {VCC_2 rsqr_reg[1]0/C[16]}, {VCC_2 rsqr_reg[1]0/C[15]}, {VCC_2 rsqr_reg[1]0/C[14]}, {VCC_2 rsqr_reg[1]0/C[13]}, {VCC_2 rsqr_reg[1]0/C[12]}, {VCC_2 rsqr_reg[1]0/C[11]}, {VCC_2 rsqr_reg[1]0/C[10]}, {VCC_2 rsqr_reg[1]0/C[9]}, {VCC_2 rsqr_reg[1]0/C[8]}, {VCC_2 rsqr_reg[1]0/C[7]}, {VCC_2 rsqr_reg[1]0/C[6]}, {VCC_2 rsqr_reg[1]0/C[5]}, {VCC_2 rsqr_reg[1]0/C[4]}, {VCC_2 rsqr_reg[1]0/C[3]}, {VCC_2 rsqr_reg[1]0/C[2]}, {VCC_2 rsqr_reg[1]0/C[1]}, {VCC_2 rsqr_reg[1]0/C[0]}, {GND_2 rsqr_reg[1]0/D[24]}, {GND_2 rsqr_reg[1]0/D[23]}, {GND_2 rsqr_reg[1]0/D[22]}, {GND_2 rsqr_reg[1]0/D[21]}, {GND_2 rsqr_reg[1]0/D[20]}, {GND_2 rsqr_reg[1]0/D[19]}, {GND_2 rsqr_reg[1]0/D[18]}, {GND_2 rsqr_reg[1]0/D[17]}, {GND_2 rsqr_reg[1]0/D[16]}, {GND_2 rsqr_reg[1]0/D[15]}, {GND_2 rsqr_reg[1]0/D[14]}, {GND_2 rsqr_reg[1]0/D[13]}, {GND_2 rsqr_reg[1]0/D[12]}, {GND_2 rsqr_reg[1]0/D[11]}, {GND_2 rsqr_reg[1]0/D[10]}, {GND_2 rsqr_reg[1]0/D[9]}, {GND_2 rsqr_reg[1]0/D[8]}, {GND_2 rsqr_reg[1]0/D[7]}, {GND_2 rsqr_reg[1]0/D[6]}, {GND_2 rsqr_reg[1]0/D[5]}, {GND_2 rsqr_reg[1]0/D[4]}, {GND_2 rsqr_reg[1]0/D[3]}, {GND_2 rsqr_reg[1]0/D[2]}, {GND_2 rsqr_reg[1]0/D[1]}, {GND_2 rsqr_reg[1]0/D[0]}, {<const0> rsqr_reg[1]0/INMODE[4]}, {<const0> rsqr_reg[1]0/INMODE[3]}, {<const0> rsqr_reg[1]0/INMODE[2]}, {<const0> rsqr_reg[1]0/INMODE[1]}, {<const0> rsqr_reg[1]0/INMODE[0]}, {<const0> rsqr_reg[1]0/MULTSIGNIN}, {<const0> rsqr_reg[1]0/OPMODE[6]}, {<const0> rsqr_reg[1]0/OPMODE[5]}, {<const0> rsqr_reg[1]0/OPMODE[4]}, {<const0> rsqr_reg[1]0/OPMODE[3]}, {<const1> rsqr_reg[1]0/OPMODE[2]}, {<const0> rsqr_reg[1]0/OPMODE[1]}, {<const1> rsqr_reg[1]0/OPMODE[0]}, {<const0> rsqr_reg[1]0/PCIN[47]}, {<const0> rsqr_reg[1]0/PCIN[46]}, {<const0> rsqr_reg[1]0/PCIN[45]}, {<const0> rsqr_reg[1]0/PCIN[44]}, {<const0> rsqr_reg[1]0/PCIN[43]}, {<const0> rsqr_reg[1]0/PCIN[42]}, {<const0> rsqr_reg[1]0/PCIN[41]}, {<const0> rsqr_reg[1]0/PCIN[40]}, {<const0> rsqr_reg[1]0/PCIN[39]}, {<const0> rsqr_reg[1]0/PCIN[38]}, {<const0> rsqr_reg[1]0/PCIN[37]}, {<const0> rsqr_reg[1]0/PCIN[36]}, {<const0> rsqr_reg[1]0/PCIN[35]}, {<const0> rsqr_reg[1]0/PCIN[34]}, {<const0> rsqr_reg[1]0/PCIN[33]}, {<const0> rsqr_reg[1]0/PCIN[32]}, {<const0> rsqr_reg[1]0/PCIN[31]}, {<const0> rsqr_reg[1]0/PCIN[30]}, {<const0> rsqr_reg[1]0/PCIN[29]}, {<const0> rsqr_reg[1]0/PCIN[28]}, {<const0> rsqr_reg[1]0/PCIN[27]}, {<const0> rsqr_reg[1]0/PCIN[26]}, {<const0> rsqr_reg[1]0/PCIN[25]}, {<const0> rsqr_reg[1]0/PCIN[24]}, {<const0> rsqr_reg[1]0/PCIN[23]}, {<const0> rsqr_reg[1]0/PCIN[22]}, {<const0> rsqr_reg[1]0/PCIN[21]}, {<const0> rsqr_reg[1]0/PCIN[20]}, {<const0> rsqr_reg[1]0/PCIN[19]}, {<const0> rsqr_reg[1]0/PCIN[18]}, {<const0> rsqr_reg[1]0/PCIN[17]}, {<const0> rsqr_reg[1]0/PCIN[16]}, {<const0> rsqr_reg[1]0/PCIN[15]}, {<const0> rsqr_reg[1]0/PCIN[14]}, {<const0> rsqr_reg[1]0/PCIN[13]}, {<const0> rsqr_reg[1]0/PCIN[12]}, {<const0> rsqr_reg[1]0/PCIN[11]}, {<const0> rsqr_reg[1]0/PCIN[10]}, {<const0> rsqr_reg[1]0/PCIN[9]}, {<const0> rsqr_reg[1]0/PCIN[8]}, {<const0> rsqr_reg[1]0/PCIN[7]}, {<const0> rsqr_reg[1]0/PCIN[6]}, {<const0> rsqr_reg[1]0/PCIN[5]}, {<const0> rsqr_reg[1]0/PCIN[4]}, {<const0> rsqr_reg[1]0/PCIN[3]}, {<const0> rsqr_reg[1]0/PCIN[2]}, {<const0> rsqr_reg[1]0/PCIN[1]}, {<const0> rsqr_reg[1]0/PCIN[0]}, {<const0> rsqr_reg[1]0/RSTA}, {<const0> rsqr_reg[1]0/RSTALLCARRYIN}, {<const0> rsqr_reg[1]0/RSTALUMODE}, {<const0> rsqr_reg[1]0/RSTB}, {<const0> rsqr_reg[1]0/RSTC}, {<const0> rsqr_reg[1]0/RSTCTRL}, {<const0> rsqr_reg[1]0/RSTD}, {<const0> rsqr_reg[1]0/RSTINMODE}, {<const0> rsqr_reg[1]0/RSTM}, {<const0> rsqr_reg[1]0/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X2Y72, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 16x18 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

rsqr_reg[1]0__0 - 
nets: { rsqr_reg[1]0__0/ACOUT[29]}, { rsqr_reg[1]0__0/ACOUT[28]}, { rsqr_reg[1]0__0/ACOUT[27]}, { rsqr_reg[1]0__0/ACOUT[26]}, { rsqr_reg[1]0__0/ACOUT[25]}, { rsqr_reg[1]0__0/ACOUT[24]}, { rsqr_reg[1]0__0/ACOUT[23]}, { rsqr_reg[1]0__0/ACOUT[22]}, { rsqr_reg[1]0__0/ACOUT[21]}, { rsqr_reg[1]0__0/ACOUT[20]}, { rsqr_reg[1]0__0/ACOUT[19]}, { rsqr_reg[1]0__0/ACOUT[18]}, { rsqr_reg[1]0__0/ACOUT[17]}, { rsqr_reg[1]0__0/ACOUT[16]}, { rsqr_reg[1]0__0/ACOUT[15]}, { rsqr_reg[1]0__0/ACOUT[14]}, { rsqr_reg[1]0__0/ACOUT[13]}, { rsqr_reg[1]0__0/ACOUT[12]}, { rsqr_reg[1]0__0/ACOUT[11]}, { rsqr_reg[1]0__0/ACOUT[10]}, { rsqr_reg[1]0__0/ACOUT[9]}, { rsqr_reg[1]0__0/ACOUT[8]}, { rsqr_reg[1]0__0/ACOUT[7]}, { rsqr_reg[1]0__0/ACOUT[6]}, { rsqr_reg[1]0__0/ACOUT[5]}, { rsqr_reg[1]0__0/ACOUT[4]}, { rsqr_reg[1]0__0/ACOUT[3]}, { rsqr_reg[1]0__0/ACOUT[2]}, { rsqr_reg[1]0__0/ACOUT[1]}, { rsqr_reg[1]0__0/ACOUT[0]}, { rsqr_reg[1]0__0/BCOUT[17]}, { rsqr_reg[1]0__0/BCOUT[16]}, { rsqr_reg[1]0__0/BCOUT[15]}, { rsqr_reg[1]0__0/BCOUT[14]}, { rsqr_reg[1]0__0/BCOUT[13]}, { rsqr_reg[1]0__0/BCOUT[12]}, { rsqr_reg[1]0__0/BCOUT[11]}, { rsqr_reg[1]0__0/BCOUT[10]}, { rsqr_reg[1]0__0/BCOUT[9]}, { rsqr_reg[1]0__0/BCOUT[8]}, { rsqr_reg[1]0__0/BCOUT[7]}, { rsqr_reg[1]0__0/BCOUT[6]}, { rsqr_reg[1]0__0/BCOUT[5]}, { rsqr_reg[1]0__0/BCOUT[4]}, { rsqr_reg[1]0__0/BCOUT[3]}, { rsqr_reg[1]0__0/BCOUT[2]}, { rsqr_reg[1]0__0/BCOUT[1]}, { rsqr_reg[1]0__0/BCOUT[0]}, { rsqr_reg[1]0__0/CARRYCASCOUT}, { rsqr_reg[1]0__0/CARRYOUT[3]}, { rsqr_reg[1]0__0/CARRYOUT[2]}, { rsqr_reg[1]0__0/CARRYOUT[1]}, { rsqr_reg[1]0__0/CARRYOUT[0]}, { rsqr_reg[1]0__0/MULTSIGNOUT}, { rsqr_reg[1]0__0/OVERFLOW}, { rsqr_reg[1]0__0/PATTERNBDETECT}, { rsqr_reg[1]0__0/PATTERNDETECT}, { rsqr_reg[1]0__0/PCOUT[47]}, { rsqr_reg[1]0__0/PCOUT[46]}, { rsqr_reg[1]0__0/PCOUT[45]}, { rsqr_reg[1]0__0/PCOUT[44]}, { rsqr_reg[1]0__0/PCOUT[43]}, { rsqr_reg[1]0__0/PCOUT[42]}, { rsqr_reg[1]0__0/PCOUT[41]}, { rsqr_reg[1]0__0/PCOUT[40]}, { rsqr_reg[1]0__0/PCOUT[39]}, { rsqr_reg[1]0__0/PCOUT[38]}, { rsqr_reg[1]0__0/PCOUT[37]}, { rsqr_reg[1]0__0/PCOUT[36]}, { rsqr_reg[1]0__0/PCOUT[35]}, { rsqr_reg[1]0__0/PCOUT[34]}, { rsqr_reg[1]0__0/PCOUT[33]}, { rsqr_reg[1]0__0/PCOUT[32]}, { rsqr_reg[1]0__0/PCOUT[31]}, { rsqr_reg[1]0__0/PCOUT[30]}, { rsqr_reg[1]0__0/PCOUT[29]}, { rsqr_reg[1]0__0/PCOUT[28]}, { rsqr_reg[1]0__0/PCOUT[27]}, { rsqr_reg[1]0__0/PCOUT[26]}, { rsqr_reg[1]0__0/PCOUT[25]}, { rsqr_reg[1]0__0/PCOUT[24]}, { rsqr_reg[1]0__0/PCOUT[23]}, { rsqr_reg[1]0__0/PCOUT[22]}, { rsqr_reg[1]0__0/PCOUT[21]}, { rsqr_reg[1]0__0/PCOUT[20]}, { rsqr_reg[1]0__0/PCOUT[19]}, { rsqr_reg[1]0__0/PCOUT[18]}, { rsqr_reg[1]0__0/PCOUT[17]}, { rsqr_reg[1]0__0/PCOUT[16]}, { rsqr_reg[1]0__0/PCOUT[15]}, { rsqr_reg[1]0__0/PCOUT[14]}, { rsqr_reg[1]0__0/PCOUT[13]}, { rsqr_reg[1]0__0/PCOUT[12]}, { rsqr_reg[1]0__0/PCOUT[11]}, { rsqr_reg[1]0__0/PCOUT[10]}, { rsqr_reg[1]0__0/PCOUT[9]}, { rsqr_reg[1]0__0/PCOUT[8]}, { rsqr_reg[1]0__0/PCOUT[7]}, { rsqr_reg[1]0__0/PCOUT[6]}, { rsqr_reg[1]0__0/PCOUT[5]}, { rsqr_reg[1]0__0/PCOUT[4]}, { rsqr_reg[1]0__0/PCOUT[3]}, { rsqr_reg[1]0__0/PCOUT[2]}, { rsqr_reg[1]0__0/PCOUT[1]}, { rsqr_reg[1]0__0/PCOUT[0]}, { rsqr_reg[1]0__0/P[47]}, { rsqr_reg[1]0__0/P[46]}, { rsqr_reg[1]0__0/P[45]}, { rsqr_reg[1]0__0/P[44]}, { rsqr_reg[1]0__0/P[43]}, { rsqr_reg[1]0__0/P[42]}, { rsqr_reg[1]0__0/P[41]}, { rsqr_reg[1]0__0/P[40]}, { rsqr_reg[1]0__0/P[39]}, { rsqr_reg[1]0__0/P[38]}, { rsqr_reg[1]0__0/P[37]}, { rsqr_reg[1]0__0/P[36]}, { rsqr_reg[1]0__0/P[35]}, { rsqr_reg[1]0__0/P[34]}, { rsqr_reg[1]0__0/P[33]}, { rsqr_reg[1]0__0/P[32]}, { rsqr_reg[1]0__0/P[31]}, { rsqr_reg[1]0__0/P[30]}, { rsqr_reg[1]0__0/P[29]}, {rsqr_reg[1]0__0_n_77 rsqr_reg[1]0__0/P[28]}, {rsqr_reg[1]0__0_n_78 rsqr_reg[1]0__0/P[27]}, {rsqr_reg[1]0__0_n_79 rsqr_reg[1]0__0/P[26]}, {rsqr_reg[1]0__0_n_80 rsqr_reg[1]0__0/P[25]}, {rsqr_reg[1]0__0_n_81 rsqr_reg[1]0__0/P[24]}, {rsqr_reg[1]0__0_n_82 rsqr_reg[1]0__0/P[23]}, {rsqr_reg[1]0__0_n_83 rsqr_reg[1]0__0/P[22]}, {rsqr_reg[1]0__0_n_84 rsqr_reg[1]0__0/P[21]}, {rsqr_reg[1]0__0_n_85 rsqr_reg[1]0__0/P[20]}, {rsqr_reg[1]0__0_n_86 rsqr_reg[1]0__0/P[19]}, {rsqr_reg[1]0__0_n_87 rsqr_reg[1]0__0/P[18]}, {rsqr_reg[1]0__0_n_88 rsqr_reg[1]0__0/P[17]}, {rsqr_reg[1]0__0_n_89 rsqr_reg[1]0__0/P[16]}, {rsqr_reg[1]0__0_n_90 rsqr_reg[1]0__0/P[15]}, {rsqr_reg[1]0__0_n_91 rsqr_reg[1]0__0/P[14]}, {rsqr_reg[1]0__0_n_92 rsqr_reg[1]0__0/P[13]}, {rsqr_reg[1]0__0_n_93 rsqr_reg[1]0__0/P[12]}, {rsqr_reg[1]0__0_n_94 rsqr_reg[1]0__0/P[11]}, {rsqr_reg[1]0__0_n_95 rsqr_reg[1]0__0/P[10]}, {rsqr_reg[1]0__0_n_96 rsqr_reg[1]0__0/P[9]}, {rsqr_reg[1]0__0_n_97 rsqr_reg[1]0__0/P[8]}, {rsqr_reg[1]0__0_n_98 rsqr_reg[1]0__0/P[7]}, {rsqr_reg[1]0__0_n_99 rsqr_reg[1]0__0/P[6]}, {rsqr_reg[1]0__0_n_100 rsqr_reg[1]0__0/P[5]}, {rsqr_reg[1]0__0_n_101 rsqr_reg[1]0__0/P[4]}, {rsqr_reg[1]0__0_n_102 rsqr_reg[1]0__0/P[3]}, {rsqr_reg[1]0__0_n_103 rsqr_reg[1]0__0/P[2]}, {rsqr_reg[1]0__0_n_104 rsqr_reg[1]0__0/P[1]}, {rsqr_reg[1]0__0_n_105 rsqr_reg[1]0__0/P[0]}, { rsqr_reg[1]0__0/UNDERFLOW}, {<const0> rsqr_reg[1]0__0/ACIN[29]}, {<const0> rsqr_reg[1]0__0/ACIN[28]}, {<const0> rsqr_reg[1]0__0/ACIN[27]}, {<const0> rsqr_reg[1]0__0/ACIN[26]}, {<const0> rsqr_reg[1]0__0/ACIN[25]}, {<const0> rsqr_reg[1]0__0/ACIN[24]}, {<const0> rsqr_reg[1]0__0/ACIN[23]}, {<const0> rsqr_reg[1]0__0/ACIN[22]}, {<const0> rsqr_reg[1]0__0/ACIN[21]}, {<const0> rsqr_reg[1]0__0/ACIN[20]}, {<const0> rsqr_reg[1]0__0/ACIN[19]}, {<const0> rsqr_reg[1]0__0/ACIN[18]}, {<const0> rsqr_reg[1]0__0/ACIN[17]}, {<const0> rsqr_reg[1]0__0/ACIN[16]}, {<const0> rsqr_reg[1]0__0/ACIN[15]}, {<const0> rsqr_reg[1]0__0/ACIN[14]}, {<const0> rsqr_reg[1]0__0/ACIN[13]}, {<const0> rsqr_reg[1]0__0/ACIN[12]}, {<const0> rsqr_reg[1]0__0/ACIN[11]}, {<const0> rsqr_reg[1]0__0/ACIN[10]}, {<const0> rsqr_reg[1]0__0/ACIN[9]}, {<const0> rsqr_reg[1]0__0/ACIN[8]}, {<const0> rsqr_reg[1]0__0/ACIN[7]}, {<const0> rsqr_reg[1]0__0/ACIN[6]}, {<const0> rsqr_reg[1]0__0/ACIN[5]}, {<const0> rsqr_reg[1]0__0/ACIN[4]}, {<const0> rsqr_reg[1]0__0/ACIN[3]}, {<const0> rsqr_reg[1]0__0/ACIN[2]}, {<const0> rsqr_reg[1]0__0/ACIN[1]}, {<const0> rsqr_reg[1]0__0/ACIN[0]}, {<const0> rsqr_reg[1]0__0/ALUMODE[3]}, {<const0> rsqr_reg[1]0__0/ALUMODE[2]}, {<const0> rsqr_reg[1]0__0/ALUMODE[1]}, {<const0> rsqr_reg[1]0__0/ALUMODE[0]}, {<const0> rsqr_reg[1]0__0/A[29]}, {<const0> rsqr_reg[1]0__0/A[28]}, {<const0> rsqr_reg[1]0__0/A[27]}, {<const0> rsqr_reg[1]0__0/A[26]}, {<const0> rsqr_reg[1]0__0/A[25]}, {<const0> rsqr_reg[1]0__0/A[24]}, {<const0> rsqr_reg[1]0__0/A[23]}, {<const0> rsqr_reg[1]0__0/A[22]}, {<const0> rsqr_reg[1]0__0/A[21]}, {<const0> rsqr_reg[1]0__0/A[20]}, {<const0> rsqr_reg[1]0__0/A[19]}, {<const0> rsqr_reg[1]0__0/A[18]}, {<const0> rsqr_reg[1]0__0/A[17]}, {<const0> rsqr_reg[1]0__0/A[16]}, {<const0> rsqr_reg[1]0__0/A[15]}, {r_reg[1]0[31] rsqr_reg[1]0__0/A[14]}, {r_reg[1]0[30] rsqr_reg[1]0__0/A[13]}, {r_reg[1]0[29] rsqr_reg[1]0__0/A[12]}, {r_reg[1]0[28] rsqr_reg[1]0__0/A[11]}, {r_reg[1]0[27] rsqr_reg[1]0__0/A[10]}, {r_reg[1]0[26] rsqr_reg[1]0__0/A[9]}, {r_reg[1]0[25] rsqr_reg[1]0__0/A[8]}, {r_reg[1]0[24] rsqr_reg[1]0__0/A[7]}, {r_reg[1]0[23] rsqr_reg[1]0__0/A[6]}, {r_reg[1]0[22] rsqr_reg[1]0__0/A[5]}, {r_reg[1]0[21] rsqr_reg[1]0__0/A[4]}, {r_reg[1]0[20] rsqr_reg[1]0__0/A[3]}, {r_reg[1]0[19] rsqr_reg[1]0__0/A[2]}, {r_reg[1]0[18] rsqr_reg[1]0__0/A[1]}, {r_reg[1]0[17] rsqr_reg[1]0__0/A[0]}, {<const0> rsqr_reg[1]0__0/BCIN[17]}, {<const0> rsqr_reg[1]0__0/BCIN[16]}, {<const0> rsqr_reg[1]0__0/BCIN[15]}, {<const0> rsqr_reg[1]0__0/BCIN[14]}, {<const0> rsqr_reg[1]0__0/BCIN[13]}, {<const0> rsqr_reg[1]0__0/BCIN[12]}, {<const0> rsqr_reg[1]0__0/BCIN[11]}, {<const0> rsqr_reg[1]0__0/BCIN[10]}, {<const0> rsqr_reg[1]0__0/BCIN[9]}, {<const0> rsqr_reg[1]0__0/BCIN[8]}, {<const0> rsqr_reg[1]0__0/BCIN[7]}, {<const0> rsqr_reg[1]0__0/BCIN[6]}, {<const0> rsqr_reg[1]0__0/BCIN[5]}, {<const0> rsqr_reg[1]0__0/BCIN[4]}, {<const0> rsqr_reg[1]0__0/BCIN[3]}, {<const0> rsqr_reg[1]0__0/BCIN[2]}, {<const0> rsqr_reg[1]0__0/BCIN[1]}, {<const0> rsqr_reg[1]0__0/BCIN[0]}, {<const0> rsqr_reg[1]0__0/B[17]}, {<const0> rsqr_reg[1]0__0/B[16]}, {<const0> rsqr_reg[1]0__0/B[15]}, {r_reg[1]0[31] rsqr_reg[1]0__0/B[14]}, {r_reg[1]0[30] rsqr_reg[1]0__0/B[13]}, {r_reg[1]0[29] rsqr_reg[1]0__0/B[12]}, {r_reg[1]0[28] rsqr_reg[1]0__0/B[11]}, {r_reg[1]0[27] rsqr_reg[1]0__0/B[10]}, {r_reg[1]0[26] rsqr_reg[1]0__0/B[9]}, {r_reg[1]0[25] rsqr_reg[1]0__0/B[8]}, {r_reg[1]0[24] rsqr_reg[1]0__0/B[7]}, {r_reg[1]0[23] rsqr_reg[1]0__0/B[6]}, {r_reg[1]0[22] rsqr_reg[1]0__0/B[5]}, {r_reg[1]0[21] rsqr_reg[1]0__0/B[4]}, {r_reg[1]0[20] rsqr_reg[1]0__0/B[3]}, {r_reg[1]0[19] rsqr_reg[1]0__0/B[2]}, {r_reg[1]0[18] rsqr_reg[1]0__0/B[1]}, {r_reg[1]0[17] rsqr_reg[1]0__0/B[0]}, {<const0> rsqr_reg[1]0__0/CARRYCASCIN}, {<const0> rsqr_reg[1]0__0/CARRYIN}, {<const0> rsqr_reg[1]0__0/CARRYINSEL[2]}, {<const0> rsqr_reg[1]0__0/CARRYINSEL[1]}, {<const0> rsqr_reg[1]0__0/CARRYINSEL[0]}, {<const0> rsqr_reg[1]0__0/CEA1}, {<const0> rsqr_reg[1]0__0/CEA2}, {<const0> rsqr_reg[1]0__0/CEAD}, {<const0> rsqr_reg[1]0__0/CEALUMODE}, {<const0> rsqr_reg[1]0__0/CEB1}, {<const0> rsqr_reg[1]0__0/CEB2}, {<const0> rsqr_reg[1]0__0/CEC}, {<const0> rsqr_reg[1]0__0/CECARRYIN}, {<const0> rsqr_reg[1]0__0/CECTRL}, {<const0> rsqr_reg[1]0__0/CED}, {<const0> rsqr_reg[1]0__0/CEINMODE}, {<const0> rsqr_reg[1]0__0/CEM}, {<const0> rsqr_reg[1]0__0/CEP}, {<const0> rsqr_reg[1]0__0/CLK}, {VCC_2 rsqr_reg[1]0__0/C[47]}, {VCC_2 rsqr_reg[1]0__0/C[46]}, {VCC_2 rsqr_reg[1]0__0/C[45]}, {VCC_2 rsqr_reg[1]0__0/C[44]}, {VCC_2 rsqr_reg[1]0__0/C[43]}, {VCC_2 rsqr_reg[1]0__0/C[42]}, {VCC_2 rsqr_reg[1]0__0/C[41]}, {VCC_2 rsqr_reg[1]0__0/C[40]}, {VCC_2 rsqr_reg[1]0__0/C[39]}, {VCC_2 rsqr_reg[1]0__0/C[38]}, {VCC_2 rsqr_reg[1]0__0/C[37]}, {VCC_2 rsqr_reg[1]0__0/C[36]}, {VCC_2 rsqr_reg[1]0__0/C[35]}, {VCC_2 rsqr_reg[1]0__0/C[34]}, {VCC_2 rsqr_reg[1]0__0/C[33]}, {VCC_2 rsqr_reg[1]0__0/C[32]}, {VCC_2 rsqr_reg[1]0__0/C[31]}, {VCC_2 rsqr_reg[1]0__0/C[30]}, {VCC_2 rsqr_reg[1]0__0/C[29]}, {VCC_2 rsqr_reg[1]0__0/C[28]}, {VCC_2 rsqr_reg[1]0__0/C[27]}, {VCC_2 rsqr_reg[1]0__0/C[26]}, {VCC_2 rsqr_reg[1]0__0/C[25]}, {VCC_2 rsqr_reg[1]0__0/C[24]}, {VCC_2 rsqr_reg[1]0__0/C[23]}, {VCC_2 rsqr_reg[1]0__0/C[22]}, {VCC_2 rsqr_reg[1]0__0/C[21]}, {VCC_2 rsqr_reg[1]0__0/C[20]}, {VCC_2 rsqr_reg[1]0__0/C[19]}, {VCC_2 rsqr_reg[1]0__0/C[18]}, {VCC_2 rsqr_reg[1]0__0/C[17]}, {VCC_2 rsqr_reg[1]0__0/C[16]}, {VCC_2 rsqr_reg[1]0__0/C[15]}, {VCC_2 rsqr_reg[1]0__0/C[14]}, {VCC_2 rsqr_reg[1]0__0/C[13]}, {VCC_2 rsqr_reg[1]0__0/C[12]}, {VCC_2 rsqr_reg[1]0__0/C[11]}, {VCC_2 rsqr_reg[1]0__0/C[10]}, {VCC_2 rsqr_reg[1]0__0/C[9]}, {VCC_2 rsqr_reg[1]0__0/C[8]}, {VCC_2 rsqr_reg[1]0__0/C[7]}, {VCC_2 rsqr_reg[1]0__0/C[6]}, {VCC_2 rsqr_reg[1]0__0/C[5]}, {VCC_2 rsqr_reg[1]0__0/C[4]}, {VCC_2 rsqr_reg[1]0__0/C[3]}, {VCC_2 rsqr_reg[1]0__0/C[2]}, {VCC_2 rsqr_reg[1]0__0/C[1]}, {VCC_2 rsqr_reg[1]0__0/C[0]}, {GND_2 rsqr_reg[1]0__0/D[24]}, {GND_2 rsqr_reg[1]0__0/D[23]}, {GND_2 rsqr_reg[1]0__0/D[22]}, {GND_2 rsqr_reg[1]0__0/D[21]}, {GND_2 rsqr_reg[1]0__0/D[20]}, {GND_2 rsqr_reg[1]0__0/D[19]}, {GND_2 rsqr_reg[1]0__0/D[18]}, {GND_2 rsqr_reg[1]0__0/D[17]}, {GND_2 rsqr_reg[1]0__0/D[16]}, {GND_2 rsqr_reg[1]0__0/D[15]}, {GND_2 rsqr_reg[1]0__0/D[14]}, {GND_2 rsqr_reg[1]0__0/D[13]}, {GND_2 rsqr_reg[1]0__0/D[12]}, {GND_2 rsqr_reg[1]0__0/D[11]}, {GND_2 rsqr_reg[1]0__0/D[10]}, {GND_2 rsqr_reg[1]0__0/D[9]}, {GND_2 rsqr_reg[1]0__0/D[8]}, {GND_2 rsqr_reg[1]0__0/D[7]}, {GND_2 rsqr_reg[1]0__0/D[6]}, {GND_2 rsqr_reg[1]0__0/D[5]}, {GND_2 rsqr_reg[1]0__0/D[4]}, {GND_2 rsqr_reg[1]0__0/D[3]}, {GND_2 rsqr_reg[1]0__0/D[2]}, {GND_2 rsqr_reg[1]0__0/D[1]}, {GND_2 rsqr_reg[1]0__0/D[0]}, {<const0> rsqr_reg[1]0__0/INMODE[4]}, {<const0> rsqr_reg[1]0__0/INMODE[3]}, {<const0> rsqr_reg[1]0__0/INMODE[2]}, {<const0> rsqr_reg[1]0__0/INMODE[1]}, {<const0> rsqr_reg[1]0__0/INMODE[0]}, {<const0> rsqr_reg[1]0__0/MULTSIGNIN}, {<const1> rsqr_reg[1]0__0/OPMODE[6]}, {<const0> rsqr_reg[1]0__0/OPMODE[5]}, {<const1> rsqr_reg[1]0__0/OPMODE[4]}, {<const0> rsqr_reg[1]0__0/OPMODE[3]}, {<const1> rsqr_reg[1]0__0/OPMODE[2]}, {<const0> rsqr_reg[1]0__0/OPMODE[1]}, {<const1> rsqr_reg[1]0__0/OPMODE[0]}, {rsqr_reg[1]0_n_106 rsqr_reg[1]0__0/PCIN[47]}, {rsqr_reg[1]0_n_107 rsqr_reg[1]0__0/PCIN[46]}, {rsqr_reg[1]0_n_108 rsqr_reg[1]0__0/PCIN[45]}, {rsqr_reg[1]0_n_109 rsqr_reg[1]0__0/PCIN[44]}, {rsqr_reg[1]0_n_110 rsqr_reg[1]0__0/PCIN[43]}, {rsqr_reg[1]0_n_111 rsqr_reg[1]0__0/PCIN[42]}, {rsqr_reg[1]0_n_112 rsqr_reg[1]0__0/PCIN[41]}, {rsqr_reg[1]0_n_113 rsqr_reg[1]0__0/PCIN[40]}, {rsqr_reg[1]0_n_114 rsqr_reg[1]0__0/PCIN[39]}, {rsqr_reg[1]0_n_115 rsqr_reg[1]0__0/PCIN[38]}, {rsqr_reg[1]0_n_116 rsqr_reg[1]0__0/PCIN[37]}, {rsqr_reg[1]0_n_117 rsqr_reg[1]0__0/PCIN[36]}, {rsqr_reg[1]0_n_118 rsqr_reg[1]0__0/PCIN[35]}, {rsqr_reg[1]0_n_119 rsqr_reg[1]0__0/PCIN[34]}, {rsqr_reg[1]0_n_120 rsqr_reg[1]0__0/PCIN[33]}, {rsqr_reg[1]0_n_121 rsqr_reg[1]0__0/PCIN[32]}, {rsqr_reg[1]0_n_122 rsqr_reg[1]0__0/PCIN[31]}, {rsqr_reg[1]0_n_123 rsqr_reg[1]0__0/PCIN[30]}, {rsqr_reg[1]0_n_124 rsqr_reg[1]0__0/PCIN[29]}, {rsqr_reg[1]0_n_125 rsqr_reg[1]0__0/PCIN[28]}, {rsqr_reg[1]0_n_126 rsqr_reg[1]0__0/PCIN[27]}, {rsqr_reg[1]0_n_127 rsqr_reg[1]0__0/PCIN[26]}, {rsqr_reg[1]0_n_128 rsqr_reg[1]0__0/PCIN[25]}, {rsqr_reg[1]0_n_129 rsqr_reg[1]0__0/PCIN[24]}, {rsqr_reg[1]0_n_130 rsqr_reg[1]0__0/PCIN[23]}, {rsqr_reg[1]0_n_131 rsqr_reg[1]0__0/PCIN[22]}, {rsqr_reg[1]0_n_132 rsqr_reg[1]0__0/PCIN[21]}, {rsqr_reg[1]0_n_133 rsqr_reg[1]0__0/PCIN[20]}, {rsqr_reg[1]0_n_134 rsqr_reg[1]0__0/PCIN[19]}, {rsqr_reg[1]0_n_135 rsqr_reg[1]0__0/PCIN[18]}, {rsqr_reg[1]0_n_136 rsqr_reg[1]0__0/PCIN[17]}, {rsqr_reg[1]0_n_137 rsqr_reg[1]0__0/PCIN[16]}, {rsqr_reg[1]0_n_138 rsqr_reg[1]0__0/PCIN[15]}, {rsqr_reg[1]0_n_139 rsqr_reg[1]0__0/PCIN[14]}, {rsqr_reg[1]0_n_140 rsqr_reg[1]0__0/PCIN[13]}, {rsqr_reg[1]0_n_141 rsqr_reg[1]0__0/PCIN[12]}, {rsqr_reg[1]0_n_142 rsqr_reg[1]0__0/PCIN[11]}, {rsqr_reg[1]0_n_143 rsqr_reg[1]0__0/PCIN[10]}, {rsqr_reg[1]0_n_144 rsqr_reg[1]0__0/PCIN[9]}, {rsqr_reg[1]0_n_145 rsqr_reg[1]0__0/PCIN[8]}, {rsqr_reg[1]0_n_146 rsqr_reg[1]0__0/PCIN[7]}, {rsqr_reg[1]0_n_147 rsqr_reg[1]0__0/PCIN[6]}, {rsqr_reg[1]0_n_148 rsqr_reg[1]0__0/PCIN[5]}, {rsqr_reg[1]0_n_149 rsqr_reg[1]0__0/PCIN[4]}, {rsqr_reg[1]0_n_150 rsqr_reg[1]0__0/PCIN[3]}, {rsqr_reg[1]0_n_151 rsqr_reg[1]0__0/PCIN[2]}, {rsqr_reg[1]0_n_152 rsqr_reg[1]0__0/PCIN[1]}, {rsqr_reg[1]0_n_153 rsqr_reg[1]0__0/PCIN[0]}, {<const0> rsqr_reg[1]0__0/RSTA}, {<const0> rsqr_reg[1]0__0/RSTALLCARRYIN}, {<const0> rsqr_reg[1]0__0/RSTALUMODE}, {<const0> rsqr_reg[1]0__0/RSTB}, {<const0> rsqr_reg[1]0__0/RSTC}, {<const0> rsqr_reg[1]0__0/RSTCTRL}, {<const0> rsqr_reg[1]0__0/RSTD}, {<const0> rsqr_reg[1]0__0/RSTINMODE}, {<const0> rsqr_reg[1]0__0/RSTM}, {<const0> rsqr_reg[1]0__0/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X2Y73, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 16x16 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

rsqr_reg[1]0__1 - 
nets: { rsqr_reg[1]0__1/ACOUT[29]}, { rsqr_reg[1]0__1/ACOUT[28]}, { rsqr_reg[1]0__1/ACOUT[27]}, { rsqr_reg[1]0__1/ACOUT[26]}, { rsqr_reg[1]0__1/ACOUT[25]}, { rsqr_reg[1]0__1/ACOUT[24]}, { rsqr_reg[1]0__1/ACOUT[23]}, { rsqr_reg[1]0__1/ACOUT[22]}, { rsqr_reg[1]0__1/ACOUT[21]}, { rsqr_reg[1]0__1/ACOUT[20]}, { rsqr_reg[1]0__1/ACOUT[19]}, { rsqr_reg[1]0__1/ACOUT[18]}, { rsqr_reg[1]0__1/ACOUT[17]}, { rsqr_reg[1]0__1/ACOUT[16]}, { rsqr_reg[1]0__1/ACOUT[15]}, { rsqr_reg[1]0__1/ACOUT[14]}, { rsqr_reg[1]0__1/ACOUT[13]}, { rsqr_reg[1]0__1/ACOUT[12]}, { rsqr_reg[1]0__1/ACOUT[11]}, { rsqr_reg[1]0__1/ACOUT[10]}, { rsqr_reg[1]0__1/ACOUT[9]}, { rsqr_reg[1]0__1/ACOUT[8]}, { rsqr_reg[1]0__1/ACOUT[7]}, { rsqr_reg[1]0__1/ACOUT[6]}, { rsqr_reg[1]0__1/ACOUT[5]}, { rsqr_reg[1]0__1/ACOUT[4]}, { rsqr_reg[1]0__1/ACOUT[3]}, { rsqr_reg[1]0__1/ACOUT[2]}, { rsqr_reg[1]0__1/ACOUT[1]}, { rsqr_reg[1]0__1/ACOUT[0]}, { rsqr_reg[1]0__1/BCOUT[17]}, { rsqr_reg[1]0__1/BCOUT[16]}, { rsqr_reg[1]0__1/BCOUT[15]}, { rsqr_reg[1]0__1/BCOUT[14]}, { rsqr_reg[1]0__1/BCOUT[13]}, { rsqr_reg[1]0__1/BCOUT[12]}, { rsqr_reg[1]0__1/BCOUT[11]}, { rsqr_reg[1]0__1/BCOUT[10]}, { rsqr_reg[1]0__1/BCOUT[9]}, { rsqr_reg[1]0__1/BCOUT[8]}, { rsqr_reg[1]0__1/BCOUT[7]}, { rsqr_reg[1]0__1/BCOUT[6]}, { rsqr_reg[1]0__1/BCOUT[5]}, { rsqr_reg[1]0__1/BCOUT[4]}, { rsqr_reg[1]0__1/BCOUT[3]}, { rsqr_reg[1]0__1/BCOUT[2]}, { rsqr_reg[1]0__1/BCOUT[1]}, { rsqr_reg[1]0__1/BCOUT[0]}, { rsqr_reg[1]0__1/CARRYCASCOUT}, { rsqr_reg[1]0__1/CARRYOUT[3]}, { rsqr_reg[1]0__1/CARRYOUT[2]}, { rsqr_reg[1]0__1/CARRYOUT[1]}, { rsqr_reg[1]0__1/CARRYOUT[0]}, { rsqr_reg[1]0__1/MULTSIGNOUT}, { rsqr_reg[1]0__1/OVERFLOW}, { rsqr_reg[1]0__1/PATTERNBDETECT}, { rsqr_reg[1]0__1/PATTERNDETECT}, {rsqr_reg[1]0__1_n_106 rsqr_reg[1]0__1/PCOUT[47]}, {rsqr_reg[1]0__1_n_107 rsqr_reg[1]0__1/PCOUT[46]}, {rsqr_reg[1]0__1_n_108 rsqr_reg[1]0__1/PCOUT[45]}, {rsqr_reg[1]0__1_n_109 rsqr_reg[1]0__1/PCOUT[44]}, {rsqr_reg[1]0__1_n_110 rsqr_reg[1]0__1/PCOUT[43]}, {rsqr_reg[1]0__1_n_111 rsqr_reg[1]0__1/PCOUT[42]}, {rsqr_reg[1]0__1_n_112 rsqr_reg[1]0__1/PCOUT[41]}, {rsqr_reg[1]0__1_n_113 rsqr_reg[1]0__1/PCOUT[40]}, {rsqr_reg[1]0__1_n_114 rsqr_reg[1]0__1/PCOUT[39]}, {rsqr_reg[1]0__1_n_115 rsqr_reg[1]0__1/PCOUT[38]}, {rsqr_reg[1]0__1_n_116 rsqr_reg[1]0__1/PCOUT[37]}, {rsqr_reg[1]0__1_n_117 rsqr_reg[1]0__1/PCOUT[36]}, {rsqr_reg[1]0__1_n_118 rsqr_reg[1]0__1/PCOUT[35]}, {rsqr_reg[1]0__1_n_119 rsqr_reg[1]0__1/PCOUT[34]}, {rsqr_reg[1]0__1_n_120 rsqr_reg[1]0__1/PCOUT[33]}, {rsqr_reg[1]0__1_n_121 rsqr_reg[1]0__1/PCOUT[32]}, {rsqr_reg[1]0__1_n_122 rsqr_reg[1]0__1/PCOUT[31]}, {rsqr_reg[1]0__1_n_123 rsqr_reg[1]0__1/PCOUT[30]}, {rsqr_reg[1]0__1_n_124 rsqr_reg[1]0__1/PCOUT[29]}, {rsqr_reg[1]0__1_n_125 rsqr_reg[1]0__1/PCOUT[28]}, {rsqr_reg[1]0__1_n_126 rsqr_reg[1]0__1/PCOUT[27]}, {rsqr_reg[1]0__1_n_127 rsqr_reg[1]0__1/PCOUT[26]}, {rsqr_reg[1]0__1_n_128 rsqr_reg[1]0__1/PCOUT[25]}, {rsqr_reg[1]0__1_n_129 rsqr_reg[1]0__1/PCOUT[24]}, {rsqr_reg[1]0__1_n_130 rsqr_reg[1]0__1/PCOUT[23]}, {rsqr_reg[1]0__1_n_131 rsqr_reg[1]0__1/PCOUT[22]}, {rsqr_reg[1]0__1_n_132 rsqr_reg[1]0__1/PCOUT[21]}, {rsqr_reg[1]0__1_n_133 rsqr_reg[1]0__1/PCOUT[20]}, {rsqr_reg[1]0__1_n_134 rsqr_reg[1]0__1/PCOUT[19]}, {rsqr_reg[1]0__1_n_135 rsqr_reg[1]0__1/PCOUT[18]}, {rsqr_reg[1]0__1_n_136 rsqr_reg[1]0__1/PCOUT[17]}, {rsqr_reg[1]0__1_n_137 rsqr_reg[1]0__1/PCOUT[16]}, {rsqr_reg[1]0__1_n_138 rsqr_reg[1]0__1/PCOUT[15]}, {rsqr_reg[1]0__1_n_139 rsqr_reg[1]0__1/PCOUT[14]}, {rsqr_reg[1]0__1_n_140 rsqr_reg[1]0__1/PCOUT[13]}, {rsqr_reg[1]0__1_n_141 rsqr_reg[1]0__1/PCOUT[12]}, {rsqr_reg[1]0__1_n_142 rsqr_reg[1]0__1/PCOUT[11]}, {rsqr_reg[1]0__1_n_143 rsqr_reg[1]0__1/PCOUT[10]}, {rsqr_reg[1]0__1_n_144 rsqr_reg[1]0__1/PCOUT[9]}, {rsqr_reg[1]0__1_n_145 rsqr_reg[1]0__1/PCOUT[8]}, {rsqr_reg[1]0__1_n_146 rsqr_reg[1]0__1/PCOUT[7]}, {rsqr_reg[1]0__1_n_147 rsqr_reg[1]0__1/PCOUT[6]}, {rsqr_reg[1]0__1_n_148 rsqr_reg[1]0__1/PCOUT[5]}, {rsqr_reg[1]0__1_n_149 rsqr_reg[1]0__1/PCOUT[4]}, {rsqr_reg[1]0__1_n_150 rsqr_reg[1]0__1/PCOUT[3]}, {rsqr_reg[1]0__1_n_151 rsqr_reg[1]0__1/PCOUT[2]}, {rsqr_reg[1]0__1_n_152 rsqr_reg[1]0__1/PCOUT[1]}, {rsqr_reg[1]0__1_n_153 rsqr_reg[1]0__1/PCOUT[0]}, { rsqr_reg[1]0__1/P[47]}, { rsqr_reg[1]0__1/P[46]}, { rsqr_reg[1]0__1/P[45]}, { rsqr_reg[1]0__1/P[44]}, { rsqr_reg[1]0__1/P[43]}, { rsqr_reg[1]0__1/P[42]}, { rsqr_reg[1]0__1/P[41]}, { rsqr_reg[1]0__1/P[40]}, { rsqr_reg[1]0__1/P[39]}, { rsqr_reg[1]0__1/P[38]}, { rsqr_reg[1]0__1/P[37]}, { rsqr_reg[1]0__1/P[36]}, { rsqr_reg[1]0__1/P[35]}, { rsqr_reg[1]0__1/P[34]}, { rsqr_reg[1]0__1/P[33]}, { rsqr_reg[1]0__1/P[32]}, { rsqr_reg[1]0__1/P[31]}, { rsqr_reg[1]0__1/P[30]}, { rsqr_reg[1]0__1/P[29]}, { rsqr_reg[1]0__1/P[28]}, { rsqr_reg[1]0__1/P[27]}, { rsqr_reg[1]0__1/P[26]}, { rsqr_reg[1]0__1/P[25]}, { rsqr_reg[1]0__1/P[24]}, { rsqr_reg[1]0__1/P[23]}, { rsqr_reg[1]0__1/P[22]}, { rsqr_reg[1]0__1/P[21]}, { rsqr_reg[1]0__1/P[20]}, { rsqr_reg[1]0__1/P[19]}, { rsqr_reg[1]0__1/P[18]}, { rsqr_reg[1]0__1/P[17]}, {rsqr_reg[1]0__1_n_89 rsqr_reg[1]0__1/P[16]}, { rsqr_reg[1]0__1/P[15]}, { rsqr_reg[1]0__1/P[14]}, { rsqr_reg[1]0__1/P[13]}, { rsqr_reg[1]0__1/P[12]}, { rsqr_reg[1]0__1/P[11]}, { rsqr_reg[1]0__1/P[10]}, { rsqr_reg[1]0__1/P[9]}, { rsqr_reg[1]0__1/P[8]}, { rsqr_reg[1]0__1/P[7]}, { rsqr_reg[1]0__1/P[6]}, { rsqr_reg[1]0__1/P[5]}, { rsqr_reg[1]0__1/P[4]}, { rsqr_reg[1]0__1/P[3]}, { rsqr_reg[1]0__1/P[2]}, { rsqr_reg[1]0__1/P[1]}, { rsqr_reg[1]0__1/P[0]}, { rsqr_reg[1]0__1/UNDERFLOW}, {<const0> rsqr_reg[1]0__1/ACIN[29]}, {<const0> rsqr_reg[1]0__1/ACIN[28]}, {<const0> rsqr_reg[1]0__1/ACIN[27]}, {<const0> rsqr_reg[1]0__1/ACIN[26]}, {<const0> rsqr_reg[1]0__1/ACIN[25]}, {<const0> rsqr_reg[1]0__1/ACIN[24]}, {<const0> rsqr_reg[1]0__1/ACIN[23]}, {<const0> rsqr_reg[1]0__1/ACIN[22]}, {<const0> rsqr_reg[1]0__1/ACIN[21]}, {<const0> rsqr_reg[1]0__1/ACIN[20]}, {<const0> rsqr_reg[1]0__1/ACIN[19]}, {<const0> rsqr_reg[1]0__1/ACIN[18]}, {<const0> rsqr_reg[1]0__1/ACIN[17]}, {<const0> rsqr_reg[1]0__1/ACIN[16]}, {<const0> rsqr_reg[1]0__1/ACIN[15]}, {<const0> rsqr_reg[1]0__1/ACIN[14]}, {<const0> rsqr_reg[1]0__1/ACIN[13]}, {<const0> rsqr_reg[1]0__1/ACIN[12]}, {<const0> rsqr_reg[1]0__1/ACIN[11]}, {<const0> rsqr_reg[1]0__1/ACIN[10]}, {<const0> rsqr_reg[1]0__1/ACIN[9]}, {<const0> rsqr_reg[1]0__1/ACIN[8]}, {<const0> rsqr_reg[1]0__1/ACIN[7]}, {<const0> rsqr_reg[1]0__1/ACIN[6]}, {<const0> rsqr_reg[1]0__1/ACIN[5]}, {<const0> rsqr_reg[1]0__1/ACIN[4]}, {<const0> rsqr_reg[1]0__1/ACIN[3]}, {<const0> rsqr_reg[1]0__1/ACIN[2]}, {<const0> rsqr_reg[1]0__1/ACIN[1]}, {<const0> rsqr_reg[1]0__1/ACIN[0]}, {<const0> rsqr_reg[1]0__1/ALUMODE[3]}, {<const0> rsqr_reg[1]0__1/ALUMODE[2]}, {<const0> rsqr_reg[1]0__1/ALUMODE[1]}, {<const0> rsqr_reg[1]0__1/ALUMODE[0]}, {<const0> rsqr_reg[1]0__1/A[29]}, {<const0> rsqr_reg[1]0__1/A[28]}, {<const0> rsqr_reg[1]0__1/A[27]}, {<const0> rsqr_reg[1]0__1/A[26]}, {<const0> rsqr_reg[1]0__1/A[25]}, {<const0> rsqr_reg[1]0__1/A[24]}, {<const0> rsqr_reg[1]0__1/A[23]}, {<const0> rsqr_reg[1]0__1/A[22]}, {<const0> rsqr_reg[1]0__1/A[21]}, {<const0> rsqr_reg[1]0__1/A[20]}, {<const0> rsqr_reg[1]0__1/A[19]}, {<const0> rsqr_reg[1]0__1/A[18]}, {<const0> rsqr_reg[1]0__1/A[17]}, {r_reg[1]0[16] rsqr_reg[1]0__1/A[16]}, {r_reg[1]0[15] rsqr_reg[1]0__1/A[15]}, {r_reg[1]0[14] rsqr_reg[1]0__1/A[14]}, {r_reg[1]0[13] rsqr_reg[1]0__1/A[13]}, {r_reg[1]0[12] rsqr_reg[1]0__1/A[12]}, {r_reg[1]0[11] rsqr_reg[1]0__1/A[11]}, {r_reg[1]0[10] rsqr_reg[1]0__1/A[10]}, {r_reg[1]0[9] rsqr_reg[1]0__1/A[9]}, {r_reg[1]0[8] rsqr_reg[1]0__1/A[8]}, {r_reg[1]0[7] rsqr_reg[1]0__1/A[7]}, {r_reg[1]0[6] rsqr_reg[1]0__1/A[6]}, {r_reg[1]0[5] rsqr_reg[1]0__1/A[5]}, {r_reg[1]0[4] rsqr_reg[1]0__1/A[4]}, {r_reg[1]0[3] rsqr_reg[1]0__1/A[3]}, {r_reg[1]0[2] rsqr_reg[1]0__1/A[2]}, {r_reg[1]0[1] rsqr_reg[1]0__1/A[1]}, {d_next[1][1] rsqr_reg[1]0__1/A[0]}, {<const0> rsqr_reg[1]0__1/BCIN[17]}, {<const0> rsqr_reg[1]0__1/BCIN[16]}, {<const0> rsqr_reg[1]0__1/BCIN[15]}, {<const0> rsqr_reg[1]0__1/BCIN[14]}, {<const0> rsqr_reg[1]0__1/BCIN[13]}, {<const0> rsqr_reg[1]0__1/BCIN[12]}, {<const0> rsqr_reg[1]0__1/BCIN[11]}, {<const0> rsqr_reg[1]0__1/BCIN[10]}, {<const0> rsqr_reg[1]0__1/BCIN[9]}, {<const0> rsqr_reg[1]0__1/BCIN[8]}, {<const0> rsqr_reg[1]0__1/BCIN[7]}, {<const0> rsqr_reg[1]0__1/BCIN[6]}, {<const0> rsqr_reg[1]0__1/BCIN[5]}, {<const0> rsqr_reg[1]0__1/BCIN[4]}, {<const0> rsqr_reg[1]0__1/BCIN[3]}, {<const0> rsqr_reg[1]0__1/BCIN[2]}, {<const0> rsqr_reg[1]0__1/BCIN[1]}, {<const0> rsqr_reg[1]0__1/BCIN[0]}, {<const0> rsqr_reg[1]0__1/B[17]}, {r_reg[1]0[16] rsqr_reg[1]0__1/B[16]}, {r_reg[1]0[15] rsqr_reg[1]0__1/B[15]}, {r_reg[1]0[14] rsqr_reg[1]0__1/B[14]}, {r_reg[1]0[13] rsqr_reg[1]0__1/B[13]}, {r_reg[1]0[12] rsqr_reg[1]0__1/B[12]}, {r_reg[1]0[11] rsqr_reg[1]0__1/B[11]}, {r_reg[1]0[10] rsqr_reg[1]0__1/B[10]}, {r_reg[1]0[9] rsqr_reg[1]0__1/B[9]}, {r_reg[1]0[8] rsqr_reg[1]0__1/B[8]}, {r_reg[1]0[7] rsqr_reg[1]0__1/B[7]}, {r_reg[1]0[6] rsqr_reg[1]0__1/B[6]}, {r_reg[1]0[5] rsqr_reg[1]0__1/B[5]}, {r_reg[1]0[4] rsqr_reg[1]0__1/B[4]}, {r_reg[1]0[3] rsqr_reg[1]0__1/B[3]}, {r_reg[1]0[2] rsqr_reg[1]0__1/B[2]}, {r_reg[1]0[1] rsqr_reg[1]0__1/B[1]}, {d_next[1][1] rsqr_reg[1]0__1/B[0]}, {<const0> rsqr_reg[1]0__1/CARRYCASCIN}, {<const0> rsqr_reg[1]0__1/CARRYIN}, {<const0> rsqr_reg[1]0__1/CARRYINSEL[2]}, {<const0> rsqr_reg[1]0__1/CARRYINSEL[1]}, {<const0> rsqr_reg[1]0__1/CARRYINSEL[0]}, {<const0> rsqr_reg[1]0__1/CEA1}, {<const0> rsqr_reg[1]0__1/CEA2}, {<const0> rsqr_reg[1]0__1/CEAD}, {<const0> rsqr_reg[1]0__1/CEALUMODE}, {<const0> rsqr_reg[1]0__1/CEB1}, {<const0> rsqr_reg[1]0__1/CEB2}, {<const0> rsqr_reg[1]0__1/CEC}, {<const0> rsqr_reg[1]0__1/CECARRYIN}, {<const0> rsqr_reg[1]0__1/CECTRL}, {<const0> rsqr_reg[1]0__1/CED}, {<const0> rsqr_reg[1]0__1/CEINMODE}, {<const0> rsqr_reg[1]0__1/CEM}, {<const0> rsqr_reg[1]0__1/CEP}, {<const0> rsqr_reg[1]0__1/CLK}, {VCC_2 rsqr_reg[1]0__1/C[47]}, {VCC_2 rsqr_reg[1]0__1/C[46]}, {VCC_2 rsqr_reg[1]0__1/C[45]}, {VCC_2 rsqr_reg[1]0__1/C[44]}, {VCC_2 rsqr_reg[1]0__1/C[43]}, {VCC_2 rsqr_reg[1]0__1/C[42]}, {VCC_2 rsqr_reg[1]0__1/C[41]}, {VCC_2 rsqr_reg[1]0__1/C[40]}, {VCC_2 rsqr_reg[1]0__1/C[39]}, {VCC_2 rsqr_reg[1]0__1/C[38]}, {VCC_2 rsqr_reg[1]0__1/C[37]}, {VCC_2 rsqr_reg[1]0__1/C[36]}, {VCC_2 rsqr_reg[1]0__1/C[35]}, {VCC_2 rsqr_reg[1]0__1/C[34]}, {VCC_2 rsqr_reg[1]0__1/C[33]}, {VCC_2 rsqr_reg[1]0__1/C[32]}, {VCC_2 rsqr_reg[1]0__1/C[31]}, {VCC_2 rsqr_reg[1]0__1/C[30]}, {VCC_2 rsqr_reg[1]0__1/C[29]}, {VCC_2 rsqr_reg[1]0__1/C[28]}, {VCC_2 rsqr_reg[1]0__1/C[27]}, {VCC_2 rsqr_reg[1]0__1/C[26]}, {VCC_2 rsqr_reg[1]0__1/C[25]}, {VCC_2 rsqr_reg[1]0__1/C[24]}, {VCC_2 rsqr_reg[1]0__1/C[23]}, {VCC_2 rsqr_reg[1]0__1/C[22]}, {VCC_2 rsqr_reg[1]0__1/C[21]}, {VCC_2 rsqr_reg[1]0__1/C[20]}, {VCC_2 rsqr_reg[1]0__1/C[19]}, {VCC_2 rsqr_reg[1]0__1/C[18]}, {VCC_2 rsqr_reg[1]0__1/C[17]}, {VCC_2 rsqr_reg[1]0__1/C[16]}, {VCC_2 rsqr_reg[1]0__1/C[15]}, {VCC_2 rsqr_reg[1]0__1/C[14]}, {VCC_2 rsqr_reg[1]0__1/C[13]}, {VCC_2 rsqr_reg[1]0__1/C[12]}, {VCC_2 rsqr_reg[1]0__1/C[11]}, {VCC_2 rsqr_reg[1]0__1/C[10]}, {VCC_2 rsqr_reg[1]0__1/C[9]}, {VCC_2 rsqr_reg[1]0__1/C[8]}, {VCC_2 rsqr_reg[1]0__1/C[7]}, {VCC_2 rsqr_reg[1]0__1/C[6]}, {VCC_2 rsqr_reg[1]0__1/C[5]}, {VCC_2 rsqr_reg[1]0__1/C[4]}, {VCC_2 rsqr_reg[1]0__1/C[3]}, {VCC_2 rsqr_reg[1]0__1/C[2]}, {VCC_2 rsqr_reg[1]0__1/C[1]}, {VCC_2 rsqr_reg[1]0__1/C[0]}, {GND_2 rsqr_reg[1]0__1/D[24]}, {GND_2 rsqr_reg[1]0__1/D[23]}, {GND_2 rsqr_reg[1]0__1/D[22]}, {GND_2 rsqr_reg[1]0__1/D[21]}, {GND_2 rsqr_reg[1]0__1/D[20]}, {GND_2 rsqr_reg[1]0__1/D[19]}, {GND_2 rsqr_reg[1]0__1/D[18]}, {GND_2 rsqr_reg[1]0__1/D[17]}, {GND_2 rsqr_reg[1]0__1/D[16]}, {GND_2 rsqr_reg[1]0__1/D[15]}, {GND_2 rsqr_reg[1]0__1/D[14]}, {GND_2 rsqr_reg[1]0__1/D[13]}, {GND_2 rsqr_reg[1]0__1/D[12]}, {GND_2 rsqr_reg[1]0__1/D[11]}, {GND_2 rsqr_reg[1]0__1/D[10]}, {GND_2 rsqr_reg[1]0__1/D[9]}, {GND_2 rsqr_reg[1]0__1/D[8]}, {GND_2 rsqr_reg[1]0__1/D[7]}, {GND_2 rsqr_reg[1]0__1/D[6]}, {GND_2 rsqr_reg[1]0__1/D[5]}, {GND_2 rsqr_reg[1]0__1/D[4]}, {GND_2 rsqr_reg[1]0__1/D[3]}, {GND_2 rsqr_reg[1]0__1/D[2]}, {GND_2 rsqr_reg[1]0__1/D[1]}, {GND_2 rsqr_reg[1]0__1/D[0]}, {<const0> rsqr_reg[1]0__1/INMODE[4]}, {<const0> rsqr_reg[1]0__1/INMODE[3]}, {<const0> rsqr_reg[1]0__1/INMODE[2]}, {<const0> rsqr_reg[1]0__1/INMODE[1]}, {<const0> rsqr_reg[1]0__1/INMODE[0]}, {<const0> rsqr_reg[1]0__1/MULTSIGNIN}, {<const0> rsqr_reg[1]0__1/OPMODE[6]}, {<const0> rsqr_reg[1]0__1/OPMODE[5]}, {<const0> rsqr_reg[1]0__1/OPMODE[4]}, {<const0> rsqr_reg[1]0__1/OPMODE[3]}, {<const1> rsqr_reg[1]0__1/OPMODE[2]}, {<const0> rsqr_reg[1]0__1/OPMODE[1]}, {<const1> rsqr_reg[1]0__1/OPMODE[0]}, {<const0> rsqr_reg[1]0__1/PCIN[47]}, {<const0> rsqr_reg[1]0__1/PCIN[46]}, {<const0> rsqr_reg[1]0__1/PCIN[45]}, {<const0> rsqr_reg[1]0__1/PCIN[44]}, {<const0> rsqr_reg[1]0__1/PCIN[43]}, {<const0> rsqr_reg[1]0__1/PCIN[42]}, {<const0> rsqr_reg[1]0__1/PCIN[41]}, {<const0> rsqr_reg[1]0__1/PCIN[40]}, {<const0> rsqr_reg[1]0__1/PCIN[39]}, {<const0> rsqr_reg[1]0__1/PCIN[38]}, {<const0> rsqr_reg[1]0__1/PCIN[37]}, {<const0> rsqr_reg[1]0__1/PCIN[36]}, {<const0> rsqr_reg[1]0__1/PCIN[35]}, {<const0> rsqr_reg[1]0__1/PCIN[34]}, {<const0> rsqr_reg[1]0__1/PCIN[33]}, {<const0> rsqr_reg[1]0__1/PCIN[32]}, {<const0> rsqr_reg[1]0__1/PCIN[31]}, {<const0> rsqr_reg[1]0__1/PCIN[30]}, {<const0> rsqr_reg[1]0__1/PCIN[29]}, {<const0> rsqr_reg[1]0__1/PCIN[28]}, {<const0> rsqr_reg[1]0__1/PCIN[27]}, {<const0> rsqr_reg[1]0__1/PCIN[26]}, {<const0> rsqr_reg[1]0__1/PCIN[25]}, {<const0> rsqr_reg[1]0__1/PCIN[24]}, {<const0> rsqr_reg[1]0__1/PCIN[23]}, {<const0> rsqr_reg[1]0__1/PCIN[22]}, {<const0> rsqr_reg[1]0__1/PCIN[21]}, {<const0> rsqr_reg[1]0__1/PCIN[20]}, {<const0> rsqr_reg[1]0__1/PCIN[19]}, {<const0> rsqr_reg[1]0__1/PCIN[18]}, {<const0> rsqr_reg[1]0__1/PCIN[17]}, {<const0> rsqr_reg[1]0__1/PCIN[16]}, {<const0> rsqr_reg[1]0__1/PCIN[15]}, {<const0> rsqr_reg[1]0__1/PCIN[14]}, {<const0> rsqr_reg[1]0__1/PCIN[13]}, {<const0> rsqr_reg[1]0__1/PCIN[12]}, {<const0> rsqr_reg[1]0__1/PCIN[11]}, {<const0> rsqr_reg[1]0__1/PCIN[10]}, {<const0> rsqr_reg[1]0__1/PCIN[9]}, {<const0> rsqr_reg[1]0__1/PCIN[8]}, {<const0> rsqr_reg[1]0__1/PCIN[7]}, {<const0> rsqr_reg[1]0__1/PCIN[6]}, {<const0> rsqr_reg[1]0__1/PCIN[5]}, {<const0> rsqr_reg[1]0__1/PCIN[4]}, {<const0> rsqr_reg[1]0__1/PCIN[3]}, {<const0> rsqr_reg[1]0__1/PCIN[2]}, {<const0> rsqr_reg[1]0__1/PCIN[1]}, {<const0> rsqr_reg[1]0__1/PCIN[0]}, {<const0> rsqr_reg[1]0__1/RSTA}, {<const0> rsqr_reg[1]0__1/RSTALLCARRYIN}, {<const0> rsqr_reg[1]0__1/RSTALUMODE}, {<const0> rsqr_reg[1]0__1/RSTB}, {<const0> rsqr_reg[1]0__1/RSTC}, {<const0> rsqr_reg[1]0__1/RSTCTRL}, {<const0> rsqr_reg[1]0__1/RSTD}, {<const0> rsqr_reg[1]0__1/RSTINMODE}, {<const0> rsqr_reg[1]0__1/RSTM}, {<const0> rsqr_reg[1]0__1/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X2Y70, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 18x18 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

rsqr_reg[1]0__2 - 
nets: { rsqr_reg[1]0__2/ACOUT[29]}, { rsqr_reg[1]0__2/ACOUT[28]}, { rsqr_reg[1]0__2/ACOUT[27]}, { rsqr_reg[1]0__2/ACOUT[26]}, { rsqr_reg[1]0__2/ACOUT[25]}, { rsqr_reg[1]0__2/ACOUT[24]}, { rsqr_reg[1]0__2/ACOUT[23]}, { rsqr_reg[1]0__2/ACOUT[22]}, { rsqr_reg[1]0__2/ACOUT[21]}, { rsqr_reg[1]0__2/ACOUT[20]}, { rsqr_reg[1]0__2/ACOUT[19]}, { rsqr_reg[1]0__2/ACOUT[18]}, { rsqr_reg[1]0__2/ACOUT[17]}, { rsqr_reg[1]0__2/ACOUT[16]}, { rsqr_reg[1]0__2/ACOUT[15]}, { rsqr_reg[1]0__2/ACOUT[14]}, { rsqr_reg[1]0__2/ACOUT[13]}, { rsqr_reg[1]0__2/ACOUT[12]}, { rsqr_reg[1]0__2/ACOUT[11]}, { rsqr_reg[1]0__2/ACOUT[10]}, { rsqr_reg[1]0__2/ACOUT[9]}, { rsqr_reg[1]0__2/ACOUT[8]}, { rsqr_reg[1]0__2/ACOUT[7]}, { rsqr_reg[1]0__2/ACOUT[6]}, { rsqr_reg[1]0__2/ACOUT[5]}, { rsqr_reg[1]0__2/ACOUT[4]}, { rsqr_reg[1]0__2/ACOUT[3]}, { rsqr_reg[1]0__2/ACOUT[2]}, { rsqr_reg[1]0__2/ACOUT[1]}, { rsqr_reg[1]0__2/ACOUT[0]}, { rsqr_reg[1]0__2/BCOUT[17]}, { rsqr_reg[1]0__2/BCOUT[16]}, { rsqr_reg[1]0__2/BCOUT[15]}, { rsqr_reg[1]0__2/BCOUT[14]}, { rsqr_reg[1]0__2/BCOUT[13]}, { rsqr_reg[1]0__2/BCOUT[12]}, { rsqr_reg[1]0__2/BCOUT[11]}, { rsqr_reg[1]0__2/BCOUT[10]}, { rsqr_reg[1]0__2/BCOUT[9]}, { rsqr_reg[1]0__2/BCOUT[8]}, { rsqr_reg[1]0__2/BCOUT[7]}, { rsqr_reg[1]0__2/BCOUT[6]}, { rsqr_reg[1]0__2/BCOUT[5]}, { rsqr_reg[1]0__2/BCOUT[4]}, { rsqr_reg[1]0__2/BCOUT[3]}, { rsqr_reg[1]0__2/BCOUT[2]}, { rsqr_reg[1]0__2/BCOUT[1]}, { rsqr_reg[1]0__2/BCOUT[0]}, { rsqr_reg[1]0__2/CARRYCASCOUT}, { rsqr_reg[1]0__2/CARRYOUT[3]}, { rsqr_reg[1]0__2/CARRYOUT[2]}, { rsqr_reg[1]0__2/CARRYOUT[1]}, { rsqr_reg[1]0__2/CARRYOUT[0]}, { rsqr_reg[1]0__2/MULTSIGNOUT}, { rsqr_reg[1]0__2/OVERFLOW}, { rsqr_reg[1]0__2/PATTERNBDETECT}, { rsqr_reg[1]0__2/PATTERNDETECT}, { rsqr_reg[1]0__2/PCOUT[47]}, { rsqr_reg[1]0__2/PCOUT[46]}, { rsqr_reg[1]0__2/PCOUT[45]}, { rsqr_reg[1]0__2/PCOUT[44]}, { rsqr_reg[1]0__2/PCOUT[43]}, { rsqr_reg[1]0__2/PCOUT[42]}, { rsqr_reg[1]0__2/PCOUT[41]}, { rsqr_reg[1]0__2/PCOUT[40]}, { rsqr_reg[1]0__2/PCOUT[39]}, { rsqr_reg[1]0__2/PCOUT[38]}, { rsqr_reg[1]0__2/PCOUT[37]}, { rsqr_reg[1]0__2/PCOUT[36]}, { rsqr_reg[1]0__2/PCOUT[35]}, { rsqr_reg[1]0__2/PCOUT[34]}, { rsqr_reg[1]0__2/PCOUT[33]}, { rsqr_reg[1]0__2/PCOUT[32]}, { rsqr_reg[1]0__2/PCOUT[31]}, { rsqr_reg[1]0__2/PCOUT[30]}, { rsqr_reg[1]0__2/PCOUT[29]}, { rsqr_reg[1]0__2/PCOUT[28]}, { rsqr_reg[1]0__2/PCOUT[27]}, { rsqr_reg[1]0__2/PCOUT[26]}, { rsqr_reg[1]0__2/PCOUT[25]}, { rsqr_reg[1]0__2/PCOUT[24]}, { rsqr_reg[1]0__2/PCOUT[23]}, { rsqr_reg[1]0__2/PCOUT[22]}, { rsqr_reg[1]0__2/PCOUT[21]}, { rsqr_reg[1]0__2/PCOUT[20]}, { rsqr_reg[1]0__2/PCOUT[19]}, { rsqr_reg[1]0__2/PCOUT[18]}, { rsqr_reg[1]0__2/PCOUT[17]}, { rsqr_reg[1]0__2/PCOUT[16]}, { rsqr_reg[1]0__2/PCOUT[15]}, { rsqr_reg[1]0__2/PCOUT[14]}, { rsqr_reg[1]0__2/PCOUT[13]}, { rsqr_reg[1]0__2/PCOUT[12]}, { rsqr_reg[1]0__2/PCOUT[11]}, { rsqr_reg[1]0__2/PCOUT[10]}, { rsqr_reg[1]0__2/PCOUT[9]}, { rsqr_reg[1]0__2/PCOUT[8]}, { rsqr_reg[1]0__2/PCOUT[7]}, { rsqr_reg[1]0__2/PCOUT[6]}, { rsqr_reg[1]0__2/PCOUT[5]}, { rsqr_reg[1]0__2/PCOUT[4]}, { rsqr_reg[1]0__2/PCOUT[3]}, { rsqr_reg[1]0__2/PCOUT[2]}, { rsqr_reg[1]0__2/PCOUT[1]}, { rsqr_reg[1]0__2/PCOUT[0]}, { rsqr_reg[1]0__2/P[47]}, { rsqr_reg[1]0__2/P[46]}, {rsqr_reg[1]0__2_n_60 rsqr_reg[1]0__2/P[45]}, {rsqr_reg[1]0__2_n_61 rsqr_reg[1]0__2/P[44]}, {rsqr_reg[1]0__2_n_62 rsqr_reg[1]0__2/P[43]}, {rsqr_reg[1]0__2_n_63 rsqr_reg[1]0__2/P[42]}, {rsqr_reg[1]0__2_n_64 rsqr_reg[1]0__2/P[41]}, {rsqr_reg[1]0__2_n_65 rsqr_reg[1]0__2/P[40]}, {rsqr_reg[1]0__2_n_66 rsqr_reg[1]0__2/P[39]}, {rsqr_reg[1]0__2_n_67 rsqr_reg[1]0__2/P[38]}, {rsqr_reg[1]0__2_n_68 rsqr_reg[1]0__2/P[37]}, {rsqr_reg[1]0__2_n_69 rsqr_reg[1]0__2/P[36]}, {rsqr_reg[1]0__2_n_70 rsqr_reg[1]0__2/P[35]}, {rsqr_reg[1]0__2_n_71 rsqr_reg[1]0__2/P[34]}, {rsqr_reg[1]0__2_n_72 rsqr_reg[1]0__2/P[33]}, {rsqr_reg[1]0__2_n_73 rsqr_reg[1]0__2/P[32]}, {rsqr_reg[1]0__2_n_74 rsqr_reg[1]0__2/P[31]}, {rsqr_reg[1]0__2_n_75 rsqr_reg[1]0__2/P[30]}, {rsqr_reg[1]0__2_n_76 rsqr_reg[1]0__2/P[29]}, {rsqr_reg[1]0__2_n_77 rsqr_reg[1]0__2/P[28]}, {rsqr_reg[1]0__2_n_78 rsqr_reg[1]0__2/P[27]}, {rsqr_reg[1]0__2_n_79 rsqr_reg[1]0__2/P[26]}, {rsqr_reg[1]0__2_n_80 rsqr_reg[1]0__2/P[25]}, {rsqr_reg[1]0__2_n_81 rsqr_reg[1]0__2/P[24]}, {rsqr_reg[1]0__2_n_82 rsqr_reg[1]0__2/P[23]}, {rsqr_reg[1]0__2_n_83 rsqr_reg[1]0__2/P[22]}, {rsqr_reg[1]0__2_n_84 rsqr_reg[1]0__2/P[21]}, {rsqr_reg[1]0__2_n_85 rsqr_reg[1]0__2/P[20]}, {rsqr_reg[1]0__2_n_86 rsqr_reg[1]0__2/P[19]}, {rsqr_reg[1]0__2_n_87 rsqr_reg[1]0__2/P[18]}, {rsqr_reg[1]0__2_n_88 rsqr_reg[1]0__2/P[17]}, {rsqr_reg[1]0__2_n_89 rsqr_reg[1]0__2/P[16]}, {rsqr_reg[1]0__2_n_90 rsqr_reg[1]0__2/P[15]}, {rsqr_reg[1]0__2_n_91 rsqr_reg[1]0__2/P[14]}, {rsqr_reg[1]0__2_n_92 rsqr_reg[1]0__2/P[13]}, {rsqr_reg[1]0__2_n_93 rsqr_reg[1]0__2/P[12]}, {rsqr_reg[1]0__2_n_94 rsqr_reg[1]0__2/P[11]}, {rsqr_reg[1]0__2_n_95 rsqr_reg[1]0__2/P[10]}, {rsqr_reg[1]0__2_n_96 rsqr_reg[1]0__2/P[9]}, {rsqr_reg[1]0__2_n_97 rsqr_reg[1]0__2/P[8]}, {rsqr_reg[1]0__2_n_98 rsqr_reg[1]0__2/P[7]}, {rsqr_reg[1]0__2_n_99 rsqr_reg[1]0__2/P[6]}, {rsqr_reg[1]0__2_n_100 rsqr_reg[1]0__2/P[5]}, {rsqr_reg[1]0__2_n_101 rsqr_reg[1]0__2/P[4]}, {rsqr_reg[1]0__2_n_102 rsqr_reg[1]0__2/P[3]}, {rsqr_reg[1]0__2_n_103 rsqr_reg[1]0__2/P[2]}, {rsqr_reg[1]0__2_n_104 rsqr_reg[1]0__2/P[1]}, {rsqr_reg[1]0__2_n_105 rsqr_reg[1]0__2/P[0]}, { rsqr_reg[1]0__2/UNDERFLOW}, {<const0> rsqr_reg[1]0__2/ACIN[29]}, {<const0> rsqr_reg[1]0__2/ACIN[28]}, {<const0> rsqr_reg[1]0__2/ACIN[27]}, {<const0> rsqr_reg[1]0__2/ACIN[26]}, {<const0> rsqr_reg[1]0__2/ACIN[25]}, {<const0> rsqr_reg[1]0__2/ACIN[24]}, {<const0> rsqr_reg[1]0__2/ACIN[23]}, {<const0> rsqr_reg[1]0__2/ACIN[22]}, {<const0> rsqr_reg[1]0__2/ACIN[21]}, {<const0> rsqr_reg[1]0__2/ACIN[20]}, {<const0> rsqr_reg[1]0__2/ACIN[19]}, {<const0> rsqr_reg[1]0__2/ACIN[18]}, {<const0> rsqr_reg[1]0__2/ACIN[17]}, {<const0> rsqr_reg[1]0__2/ACIN[16]}, {<const0> rsqr_reg[1]0__2/ACIN[15]}, {<const0> rsqr_reg[1]0__2/ACIN[14]}, {<const0> rsqr_reg[1]0__2/ACIN[13]}, {<const0> rsqr_reg[1]0__2/ACIN[12]}, {<const0> rsqr_reg[1]0__2/ACIN[11]}, {<const0> rsqr_reg[1]0__2/ACIN[10]}, {<const0> rsqr_reg[1]0__2/ACIN[9]}, {<const0> rsqr_reg[1]0__2/ACIN[8]}, {<const0> rsqr_reg[1]0__2/ACIN[7]}, {<const0> rsqr_reg[1]0__2/ACIN[6]}, {<const0> rsqr_reg[1]0__2/ACIN[5]}, {<const0> rsqr_reg[1]0__2/ACIN[4]}, {<const0> rsqr_reg[1]0__2/ACIN[3]}, {<const0> rsqr_reg[1]0__2/ACIN[2]}, {<const0> rsqr_reg[1]0__2/ACIN[1]}, {<const0> rsqr_reg[1]0__2/ACIN[0]}, {<const0> rsqr_reg[1]0__2/ALUMODE[3]}, {<const0> rsqr_reg[1]0__2/ALUMODE[2]}, {<const0> rsqr_reg[1]0__2/ALUMODE[1]}, {<const0> rsqr_reg[1]0__2/ALUMODE[0]}, {<const0> rsqr_reg[1]0__2/A[29]}, {<const0> rsqr_reg[1]0__2/A[28]}, {<const0> rsqr_reg[1]0__2/A[27]}, {<const0> rsqr_reg[1]0__2/A[26]}, {<const0> rsqr_reg[1]0__2/A[25]}, {<const0> rsqr_reg[1]0__2/A[24]}, {<const0> rsqr_reg[1]0__2/A[23]}, {<const0> rsqr_reg[1]0__2/A[22]}, {<const0> rsqr_reg[1]0__2/A[21]}, {<const0> rsqr_reg[1]0__2/A[20]}, {<const0> rsqr_reg[1]0__2/A[19]}, {<const0> rsqr_reg[1]0__2/A[18]}, {<const0> rsqr_reg[1]0__2/A[17]}, {r_reg[1]0[16] rsqr_reg[1]0__2/A[16]}, {r_reg[1]0[15] rsqr_reg[1]0__2/A[15]}, {r_reg[1]0[14] rsqr_reg[1]0__2/A[14]}, {r_reg[1]0[13] rsqr_reg[1]0__2/A[13]}, {r_reg[1]0[12] rsqr_reg[1]0__2/A[12]}, {r_reg[1]0[11] rsqr_reg[1]0__2/A[11]}, {r_reg[1]0[10] rsqr_reg[1]0__2/A[10]}, {r_reg[1]0[9] rsqr_reg[1]0__2/A[9]}, {r_reg[1]0[8] rsqr_reg[1]0__2/A[8]}, {r_reg[1]0[7] rsqr_reg[1]0__2/A[7]}, {r_reg[1]0[6] rsqr_reg[1]0__2/A[6]}, {r_reg[1]0[5] rsqr_reg[1]0__2/A[5]}, {r_reg[1]0[4] rsqr_reg[1]0__2/A[4]}, {r_reg[1]0[3] rsqr_reg[1]0__2/A[3]}, {r_reg[1]0[2] rsqr_reg[1]0__2/A[2]}, {r_reg[1]0[1] rsqr_reg[1]0__2/A[1]}, {d_next[1][1] rsqr_reg[1]0__2/A[0]}, {<const0> rsqr_reg[1]0__2/BCIN[17]}, {<const0> rsqr_reg[1]0__2/BCIN[16]}, {<const0> rsqr_reg[1]0__2/BCIN[15]}, {<const0> rsqr_reg[1]0__2/BCIN[14]}, {<const0> rsqr_reg[1]0__2/BCIN[13]}, {<const0> rsqr_reg[1]0__2/BCIN[12]}, {<const0> rsqr_reg[1]0__2/BCIN[11]}, {<const0> rsqr_reg[1]0__2/BCIN[10]}, {<const0> rsqr_reg[1]0__2/BCIN[9]}, {<const0> rsqr_reg[1]0__2/BCIN[8]}, {<const0> rsqr_reg[1]0__2/BCIN[7]}, {<const0> rsqr_reg[1]0__2/BCIN[6]}, {<const0> rsqr_reg[1]0__2/BCIN[5]}, {<const0> rsqr_reg[1]0__2/BCIN[4]}, {<const0> rsqr_reg[1]0__2/BCIN[3]}, {<const0> rsqr_reg[1]0__2/BCIN[2]}, {<const0> rsqr_reg[1]0__2/BCIN[1]}, {<const0> rsqr_reg[1]0__2/BCIN[0]}, {<const0> rsqr_reg[1]0__2/B[17]}, {<const0> rsqr_reg[1]0__2/B[16]}, {<const0> rsqr_reg[1]0__2/B[15]}, {r_reg[1]0[31] rsqr_reg[1]0__2/B[14]}, {r_reg[1]0[30] rsqr_reg[1]0__2/B[13]}, {r_reg[1]0[29] rsqr_reg[1]0__2/B[12]}, {r_reg[1]0[28] rsqr_reg[1]0__2/B[11]}, {r_reg[1]0[27] rsqr_reg[1]0__2/B[10]}, {r_reg[1]0[26] rsqr_reg[1]0__2/B[9]}, {r_reg[1]0[25] rsqr_reg[1]0__2/B[8]}, {r_reg[1]0[24] rsqr_reg[1]0__2/B[7]}, {r_reg[1]0[23] rsqr_reg[1]0__2/B[6]}, {r_reg[1]0[22] rsqr_reg[1]0__2/B[5]}, {r_reg[1]0[21] rsqr_reg[1]0__2/B[4]}, {r_reg[1]0[20] rsqr_reg[1]0__2/B[3]}, {r_reg[1]0[19] rsqr_reg[1]0__2/B[2]}, {r_reg[1]0[18] rsqr_reg[1]0__2/B[1]}, {r_reg[1]0[17] rsqr_reg[1]0__2/B[0]}, {<const0> rsqr_reg[1]0__2/CARRYCASCIN}, {<const0> rsqr_reg[1]0__2/CARRYIN}, {<const0> rsqr_reg[1]0__2/CARRYINSEL[2]}, {<const0> rsqr_reg[1]0__2/CARRYINSEL[1]}, {<const0> rsqr_reg[1]0__2/CARRYINSEL[0]}, {<const0> rsqr_reg[1]0__2/CEA1}, {<const0> rsqr_reg[1]0__2/CEA2}, {<const0> rsqr_reg[1]0__2/CEAD}, {<const0> rsqr_reg[1]0__2/CEALUMODE}, {<const0> rsqr_reg[1]0__2/CEB1}, {<const0> rsqr_reg[1]0__2/CEB2}, {<const0> rsqr_reg[1]0__2/CEC}, {<const0> rsqr_reg[1]0__2/CECARRYIN}, {<const0> rsqr_reg[1]0__2/CECTRL}, {<const0> rsqr_reg[1]0__2/CED}, {<const0> rsqr_reg[1]0__2/CEINMODE}, {<const0> rsqr_reg[1]0__2/CEM}, {<const0> rsqr_reg[1]0__2/CEP}, {<const0> rsqr_reg[1]0__2/CLK}, {VCC_2 rsqr_reg[1]0__2/C[47]}, {VCC_2 rsqr_reg[1]0__2/C[46]}, {VCC_2 rsqr_reg[1]0__2/C[45]}, {VCC_2 rsqr_reg[1]0__2/C[44]}, {VCC_2 rsqr_reg[1]0__2/C[43]}, {VCC_2 rsqr_reg[1]0__2/C[42]}, {VCC_2 rsqr_reg[1]0__2/C[41]}, {VCC_2 rsqr_reg[1]0__2/C[40]}, {VCC_2 rsqr_reg[1]0__2/C[39]}, {VCC_2 rsqr_reg[1]0__2/C[38]}, {VCC_2 rsqr_reg[1]0__2/C[37]}, {VCC_2 rsqr_reg[1]0__2/C[36]}, {VCC_2 rsqr_reg[1]0__2/C[35]}, {VCC_2 rsqr_reg[1]0__2/C[34]}, {VCC_2 rsqr_reg[1]0__2/C[33]}, {VCC_2 rsqr_reg[1]0__2/C[32]}, {VCC_2 rsqr_reg[1]0__2/C[31]}, {VCC_2 rsqr_reg[1]0__2/C[30]}, {VCC_2 rsqr_reg[1]0__2/C[29]}, {VCC_2 rsqr_reg[1]0__2/C[28]}, {VCC_2 rsqr_reg[1]0__2/C[27]}, {VCC_2 rsqr_reg[1]0__2/C[26]}, {VCC_2 rsqr_reg[1]0__2/C[25]}, {VCC_2 rsqr_reg[1]0__2/C[24]}, {VCC_2 rsqr_reg[1]0__2/C[23]}, {VCC_2 rsqr_reg[1]0__2/C[22]}, {VCC_2 rsqr_reg[1]0__2/C[21]}, {VCC_2 rsqr_reg[1]0__2/C[20]}, {VCC_2 rsqr_reg[1]0__2/C[19]}, {VCC_2 rsqr_reg[1]0__2/C[18]}, {VCC_2 rsqr_reg[1]0__2/C[17]}, {VCC_2 rsqr_reg[1]0__2/C[16]}, {VCC_2 rsqr_reg[1]0__2/C[15]}, {VCC_2 rsqr_reg[1]0__2/C[14]}, {VCC_2 rsqr_reg[1]0__2/C[13]}, {VCC_2 rsqr_reg[1]0__2/C[12]}, {VCC_2 rsqr_reg[1]0__2/C[11]}, {VCC_2 rsqr_reg[1]0__2/C[10]}, {VCC_2 rsqr_reg[1]0__2/C[9]}, {VCC_2 rsqr_reg[1]0__2/C[8]}, {VCC_2 rsqr_reg[1]0__2/C[7]}, {VCC_2 rsqr_reg[1]0__2/C[6]}, {VCC_2 rsqr_reg[1]0__2/C[5]}, {VCC_2 rsqr_reg[1]0__2/C[4]}, {VCC_2 rsqr_reg[1]0__2/C[3]}, {VCC_2 rsqr_reg[1]0__2/C[2]}, {VCC_2 rsqr_reg[1]0__2/C[1]}, {VCC_2 rsqr_reg[1]0__2/C[0]}, {GND_2 rsqr_reg[1]0__2/D[24]}, {GND_2 rsqr_reg[1]0__2/D[23]}, {GND_2 rsqr_reg[1]0__2/D[22]}, {GND_2 rsqr_reg[1]0__2/D[21]}, {GND_2 rsqr_reg[1]0__2/D[20]}, {GND_2 rsqr_reg[1]0__2/D[19]}, {GND_2 rsqr_reg[1]0__2/D[18]}, {GND_2 rsqr_reg[1]0__2/D[17]}, {GND_2 rsqr_reg[1]0__2/D[16]}, {GND_2 rsqr_reg[1]0__2/D[15]}, {GND_2 rsqr_reg[1]0__2/D[14]}, {GND_2 rsqr_reg[1]0__2/D[13]}, {GND_2 rsqr_reg[1]0__2/D[12]}, {GND_2 rsqr_reg[1]0__2/D[11]}, {GND_2 rsqr_reg[1]0__2/D[10]}, {GND_2 rsqr_reg[1]0__2/D[9]}, {GND_2 rsqr_reg[1]0__2/D[8]}, {GND_2 rsqr_reg[1]0__2/D[7]}, {GND_2 rsqr_reg[1]0__2/D[6]}, {GND_2 rsqr_reg[1]0__2/D[5]}, {GND_2 rsqr_reg[1]0__2/D[4]}, {GND_2 rsqr_reg[1]0__2/D[3]}, {GND_2 rsqr_reg[1]0__2/D[2]}, {GND_2 rsqr_reg[1]0__2/D[1]}, {GND_2 rsqr_reg[1]0__2/D[0]}, {<const0> rsqr_reg[1]0__2/INMODE[4]}, {<const0> rsqr_reg[1]0__2/INMODE[3]}, {<const0> rsqr_reg[1]0__2/INMODE[2]}, {<const0> rsqr_reg[1]0__2/INMODE[1]}, {<const0> rsqr_reg[1]0__2/INMODE[0]}, {<const0> rsqr_reg[1]0__2/MULTSIGNIN}, {<const1> rsqr_reg[1]0__2/OPMODE[6]}, {<const0> rsqr_reg[1]0__2/OPMODE[5]}, {<const1> rsqr_reg[1]0__2/OPMODE[4]}, {<const0> rsqr_reg[1]0__2/OPMODE[3]}, {<const1> rsqr_reg[1]0__2/OPMODE[2]}, {<const0> rsqr_reg[1]0__2/OPMODE[1]}, {<const1> rsqr_reg[1]0__2/OPMODE[0]}, {rsqr_reg[1]0__1_n_106 rsqr_reg[1]0__2/PCIN[47]}, {rsqr_reg[1]0__1_n_107 rsqr_reg[1]0__2/PCIN[46]}, {rsqr_reg[1]0__1_n_108 rsqr_reg[1]0__2/PCIN[45]}, {rsqr_reg[1]0__1_n_109 rsqr_reg[1]0__2/PCIN[44]}, {rsqr_reg[1]0__1_n_110 rsqr_reg[1]0__2/PCIN[43]}, {rsqr_reg[1]0__1_n_111 rsqr_reg[1]0__2/PCIN[42]}, {rsqr_reg[1]0__1_n_112 rsqr_reg[1]0__2/PCIN[41]}, {rsqr_reg[1]0__1_n_113 rsqr_reg[1]0__2/PCIN[40]}, {rsqr_reg[1]0__1_n_114 rsqr_reg[1]0__2/PCIN[39]}, {rsqr_reg[1]0__1_n_115 rsqr_reg[1]0__2/PCIN[38]}, {rsqr_reg[1]0__1_n_116 rsqr_reg[1]0__2/PCIN[37]}, {rsqr_reg[1]0__1_n_117 rsqr_reg[1]0__2/PCIN[36]}, {rsqr_reg[1]0__1_n_118 rsqr_reg[1]0__2/PCIN[35]}, {rsqr_reg[1]0__1_n_119 rsqr_reg[1]0__2/PCIN[34]}, {rsqr_reg[1]0__1_n_120 rsqr_reg[1]0__2/PCIN[33]}, {rsqr_reg[1]0__1_n_121 rsqr_reg[1]0__2/PCIN[32]}, {rsqr_reg[1]0__1_n_122 rsqr_reg[1]0__2/PCIN[31]}, {rsqr_reg[1]0__1_n_123 rsqr_reg[1]0__2/PCIN[30]}, {rsqr_reg[1]0__1_n_124 rsqr_reg[1]0__2/PCIN[29]}, {rsqr_reg[1]0__1_n_125 rsqr_reg[1]0__2/PCIN[28]}, {rsqr_reg[1]0__1_n_126 rsqr_reg[1]0__2/PCIN[27]}, {rsqr_reg[1]0__1_n_127 rsqr_reg[1]0__2/PCIN[26]}, {rsqr_reg[1]0__1_n_128 rsqr_reg[1]0__2/PCIN[25]}, {rsqr_reg[1]0__1_n_129 rsqr_reg[1]0__2/PCIN[24]}, {rsqr_reg[1]0__1_n_130 rsqr_reg[1]0__2/PCIN[23]}, {rsqr_reg[1]0__1_n_131 rsqr_reg[1]0__2/PCIN[22]}, {rsqr_reg[1]0__1_n_132 rsqr_reg[1]0__2/PCIN[21]}, {rsqr_reg[1]0__1_n_133 rsqr_reg[1]0__2/PCIN[20]}, {rsqr_reg[1]0__1_n_134 rsqr_reg[1]0__2/PCIN[19]}, {rsqr_reg[1]0__1_n_135 rsqr_reg[1]0__2/PCIN[18]}, {rsqr_reg[1]0__1_n_136 rsqr_reg[1]0__2/PCIN[17]}, {rsqr_reg[1]0__1_n_137 rsqr_reg[1]0__2/PCIN[16]}, {rsqr_reg[1]0__1_n_138 rsqr_reg[1]0__2/PCIN[15]}, {rsqr_reg[1]0__1_n_139 rsqr_reg[1]0__2/PCIN[14]}, {rsqr_reg[1]0__1_n_140 rsqr_reg[1]0__2/PCIN[13]}, {rsqr_reg[1]0__1_n_141 rsqr_reg[1]0__2/PCIN[12]}, {rsqr_reg[1]0__1_n_142 rsqr_reg[1]0__2/PCIN[11]}, {rsqr_reg[1]0__1_n_143 rsqr_reg[1]0__2/PCIN[10]}, {rsqr_reg[1]0__1_n_144 rsqr_reg[1]0__2/PCIN[9]}, {rsqr_reg[1]0__1_n_145 rsqr_reg[1]0__2/PCIN[8]}, {rsqr_reg[1]0__1_n_146 rsqr_reg[1]0__2/PCIN[7]}, {rsqr_reg[1]0__1_n_147 rsqr_reg[1]0__2/PCIN[6]}, {rsqr_reg[1]0__1_n_148 rsqr_reg[1]0__2/PCIN[5]}, {rsqr_reg[1]0__1_n_149 rsqr_reg[1]0__2/PCIN[4]}, {rsqr_reg[1]0__1_n_150 rsqr_reg[1]0__2/PCIN[3]}, {rsqr_reg[1]0__1_n_151 rsqr_reg[1]0__2/PCIN[2]}, {rsqr_reg[1]0__1_n_152 rsqr_reg[1]0__2/PCIN[1]}, {rsqr_reg[1]0__1_n_153 rsqr_reg[1]0__2/PCIN[0]}, {<const0> rsqr_reg[1]0__2/RSTA}, {<const0> rsqr_reg[1]0__2/RSTALLCARRYIN}, {<const0> rsqr_reg[1]0__2/RSTALUMODE}, {<const0> rsqr_reg[1]0__2/RSTB}, {<const0> rsqr_reg[1]0__2/RSTC}, {<const0> rsqr_reg[1]0__2/RSTCTRL}, {<const0> rsqr_reg[1]0__2/RSTD}, {<const0> rsqr_reg[1]0__2/RSTINMODE}, {<const0> rsqr_reg[1]0__2/RSTM}, {<const0> rsqr_reg[1]0__2/RSTP}, 
BEL: DSP48E1.DSP48E1, 
CLASS: cell, 
LOC: DSP48_X2Y71, 
METHODOLOGY_DRC_VIOS: {SYNTH-10 {cell *THIS*} {string 18x16 4}}, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MULT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: dsp, 
PRIMITIVE_TYPE: MULT.dsp.DSP48E1, 
REF_NAME: DSP48E1, 

rsqr_reg[1]0_i_1 - 
nets: { rsqr_reg[1]0_i_1/CO[3]}, {r_reg[1]0[31] rsqr_reg[1]0_i_1/CO[2]}, { rsqr_reg[1]0_i_1/CO[1]}, { rsqr_reg[1]0_i_1/CO[0]}, { rsqr_reg[1]0_i_1/O[3]}, { rsqr_reg[1]0_i_1/O[2]}, {r_reg[1]0[30] rsqr_reg[1]0_i_1/O[1]}, {r_reg[1]0[29] rsqr_reg[1]0_i_1/O[0]}, {rsqr_reg[1]0_i_2_n_0 rsqr_reg[1]0_i_1/CI}, {<const0> rsqr_reg[1]0_i_1/CYINIT}, {<const0> rsqr_reg[1]0_i_1/DI[3]}, {<const0> rsqr_reg[1]0_i_1/DI[2]}, {p_0_in[30] rsqr_reg[1]0_i_1/DI[1]}, {<const0> rsqr_reg[1]0_i_1/DI[0]}, {<const0> rsqr_reg[1]0_i_1/S[3]}, {<const1> rsqr_reg[1]0_i_1/S[2]}, {d_next[1][31] rsqr_reg[1]0_i_1/S[1]}, {p_0_in[29] rsqr_reg[1]0_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X76Y183, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

rsqr_reg[1]0_i_10 - 
nets: {p_0_in[30] rsqr_reg[1]0_i_10/O}, {d_next[1][31] rsqr_reg[1]0_i_10/I0}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y183, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_12 - 
nets: {p_0_in[29] rsqr_reg[1]0_i_12/O}, {d_next[1][30] rsqr_reg[1]0_i_12/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y183, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_13 - 
nets: {p_0_in[28] rsqr_reg[1]0_i_13/O}, {d_next[1][29] rsqr_reg[1]0_i_13/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_14 - 
nets: {p_0_in[27] rsqr_reg[1]0_i_14/O}, {d_next[1][28] rsqr_reg[1]0_i_14/I0}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_15 - 
nets: {p_0_in[26] rsqr_reg[1]0_i_15/O}, {d_next[1][27] rsqr_reg[1]0_i_15/I0}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_16 - 
nets: {p_0_in[25] rsqr_reg[1]0_i_16/O}, {d_next[1][26] rsqr_reg[1]0_i_16/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_17 - 
nets: {p_0_in[24] rsqr_reg[1]0_i_17/O}, {d_next[1][25] rsqr_reg[1]0_i_17/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_18 - 
nets: {p_0_in[23] rsqr_reg[1]0_i_18/O}, {d_next[1][24] rsqr_reg[1]0_i_18/I0}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_19 - 
nets: {p_0_in[22] rsqr_reg[1]0_i_19/O}, {d_next[1][23] rsqr_reg[1]0_i_19/I0}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_2 - 
nets: {rsqr_reg[1]0_i_2_n_0 rsqr_reg[1]0_i_2/CO[3]}, { rsqr_reg[1]0_i_2/CO[2]}, { rsqr_reg[1]0_i_2/CO[1]}, { rsqr_reg[1]0_i_2/CO[0]}, {r_reg[1]0[28] rsqr_reg[1]0_i_2/O[3]}, {r_reg[1]0[27] rsqr_reg[1]0_i_2/O[2]}, {r_reg[1]0[26] rsqr_reg[1]0_i_2/O[1]}, {r_reg[1]0[25] rsqr_reg[1]0_i_2/O[0]}, {rsqr_reg[1]0_i_3_n_0 rsqr_reg[1]0_i_2/CI}, {<const0> rsqr_reg[1]0_i_2/CYINIT}, {<const0> rsqr_reg[1]0_i_2/DI[3]}, {<const0> rsqr_reg[1]0_i_2/DI[2]}, {<const0> rsqr_reg[1]0_i_2/DI[1]}, {<const0> rsqr_reg[1]0_i_2/DI[0]}, {p_0_in[28] rsqr_reg[1]0_i_2/S[3]}, {p_0_in[27] rsqr_reg[1]0_i_2/S[2]}, {p_0_in[26] rsqr_reg[1]0_i_2/S[1]}, {p_0_in[25] rsqr_reg[1]0_i_2/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X76Y182, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

rsqr_reg[1]0_i_20 - 
nets: {p_0_in[21] rsqr_reg[1]0_i_20/O}, {d_next[1][22] rsqr_reg[1]0_i_20/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_21 - 
nets: {p_0_in[20] rsqr_reg[1]0_i_21/O}, {d_next[1][21] rsqr_reg[1]0_i_21/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_22 - 
nets: {p_0_in[19] rsqr_reg[1]0_i_22/O}, {d_next[1][20] rsqr_reg[1]0_i_22/I0}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_23 - 
nets: {p_0_in[18] rsqr_reg[1]0_i_23/O}, {d_next[1][19] rsqr_reg[1]0_i_23/I0}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_24 - 
nets: {p_0_in[17] rsqr_reg[1]0_i_24/O}, {d_next[1][18] rsqr_reg[1]0_i_24/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_25 - 
nets: {p_0_in[16] rsqr_reg[1]0_i_25/O}, {d_next[1][17] rsqr_reg[1]0_i_25/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_26 - 
nets: {p_0_in[15] rsqr_reg[1]0_i_26/O}, {d_next[1][16] rsqr_reg[1]0_i_26/I0}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_27 - 
nets: {p_0_in[14] rsqr_reg[1]0_i_27/O}, {d_next[1][15] rsqr_reg[1]0_i_27/I0}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_28 - 
nets: {p_0_in[13] rsqr_reg[1]0_i_28/O}, {d_next[1][14] rsqr_reg[1]0_i_28/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_29 - 
nets: {p_0_in[12] rsqr_reg[1]0_i_29/O}, {d_next[1][13] rsqr_reg[1]0_i_29/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_3 - 
nets: {rsqr_reg[1]0_i_3_n_0 rsqr_reg[1]0_i_3/CO[3]}, { rsqr_reg[1]0_i_3/CO[2]}, { rsqr_reg[1]0_i_3/CO[1]}, { rsqr_reg[1]0_i_3/CO[0]}, {r_reg[1]0[24] rsqr_reg[1]0_i_3/O[3]}, {r_reg[1]0[23] rsqr_reg[1]0_i_3/O[2]}, {r_reg[1]0[22] rsqr_reg[1]0_i_3/O[1]}, {r_reg[1]0[21] rsqr_reg[1]0_i_3/O[0]}, {rsqr_reg[1]0_i_4_n_0 rsqr_reg[1]0_i_3/CI}, {<const0> rsqr_reg[1]0_i_3/CYINIT}, {<const0> rsqr_reg[1]0_i_3/DI[3]}, {<const0> rsqr_reg[1]0_i_3/DI[2]}, {<const0> rsqr_reg[1]0_i_3/DI[1]}, {<const0> rsqr_reg[1]0_i_3/DI[0]}, {p_0_in[24] rsqr_reg[1]0_i_3/S[3]}, {p_0_in[23] rsqr_reg[1]0_i_3/S[2]}, {p_0_in[22] rsqr_reg[1]0_i_3/S[1]}, {p_0_in[21] rsqr_reg[1]0_i_3/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X76Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

rsqr_reg[1]0_i_30 - 
nets: {p_0_in[11] rsqr_reg[1]0_i_30/O}, {d_next[1][12] rsqr_reg[1]0_i_30/I0}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_31 - 
nets: {p_0_in[10] rsqr_reg[1]0_i_31/O}, {d_next[1][11] rsqr_reg[1]0_i_31/I0}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_32 - 
nets: {p_0_in[9] rsqr_reg[1]0_i_32/O}, {d_next[1][10] rsqr_reg[1]0_i_32/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_33 - 
nets: {p_0_in[8] rsqr_reg[1]0_i_33/O}, {d_next[1][9] rsqr_reg[1]0_i_33/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_34 - 
nets: {p_0_in[7] rsqr_reg[1]0_i_34/O}, {d_next[1][8] rsqr_reg[1]0_i_34/I0}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_35 - 
nets: {p_0_in[6] rsqr_reg[1]0_i_35/O}, {d_next[1][7] rsqr_reg[1]0_i_35/I0}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_36 - 
nets: {p_0_in[5] rsqr_reg[1]0_i_36/O}, {d_next[1][6] rsqr_reg[1]0_i_36/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_37 - 
nets: {p_0_in[0] rsqr_reg[1]0_i_37/O}, {d_next[1][1] rsqr_reg[1]0_i_37/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X77Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_38 - 
nets: {p_0_in[4] rsqr_reg[1]0_i_38/O}, {d_next[1][5] rsqr_reg[1]0_i_38/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_39 - 
nets: {p_0_in[3] rsqr_reg[1]0_i_39/O}, {d_next[1][4] rsqr_reg[1]0_i_39/I0}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_4 - 
nets: {rsqr_reg[1]0_i_4_n_0 rsqr_reg[1]0_i_4/CO[3]}, { rsqr_reg[1]0_i_4/CO[2]}, { rsqr_reg[1]0_i_4/CO[1]}, { rsqr_reg[1]0_i_4/CO[0]}, {r_reg[1]0[20] rsqr_reg[1]0_i_4/O[3]}, {r_reg[1]0[19] rsqr_reg[1]0_i_4/O[2]}, {r_reg[1]0[18] rsqr_reg[1]0_i_4/O[1]}, {r_reg[1]0[17] rsqr_reg[1]0_i_4/O[0]}, {rsqr_reg[1]0_i_5_n_0 rsqr_reg[1]0_i_4/CI}, {<const0> rsqr_reg[1]0_i_4/CYINIT}, {<const0> rsqr_reg[1]0_i_4/DI[3]}, {<const0> rsqr_reg[1]0_i_4/DI[2]}, {<const0> rsqr_reg[1]0_i_4/DI[1]}, {<const0> rsqr_reg[1]0_i_4/DI[0]}, {p_0_in[20] rsqr_reg[1]0_i_4/S[3]}, {p_0_in[19] rsqr_reg[1]0_i_4/S[2]}, {p_0_in[18] rsqr_reg[1]0_i_4/S[1]}, {p_0_in[17] rsqr_reg[1]0_i_4/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X76Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

rsqr_reg[1]0_i_40 - 
nets: {p_0_in[2] rsqr_reg[1]0_i_40/O}, {d_next[1][3] rsqr_reg[1]0_i_40/I0}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_41 - 
nets: {p_0_in[1] rsqr_reg[1]0_i_41/O}, {d_next[1][2] rsqr_reg[1]0_i_41/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X76Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

rsqr_reg[1]0_i_42 - 
nets: {rsqr_reg[1]0_i_42_n_0 rsqr_reg[1]0_i_42/O}, {p_1_in[35] rsqr_reg[1]0_i_42/I0}, {d_reg[1]0__0_n_104 rsqr_reg[1]0_i_42/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

rsqr_reg[1]0_i_43 - 
nets: {rsqr_reg[1]0_i_43_n_0 rsqr_reg[1]0_i_43/O}, {p_1_in[34] rsqr_reg[1]0_i_43/I0}, {d_reg[1]0__0_n_105 rsqr_reg[1]0_i_43/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

rsqr_reg[1]0_i_44 - 
nets: {rsqr_reg[1]0_i_44_n_0 rsqr_reg[1]0_i_44/O}, {p_1_in[33] rsqr_reg[1]0_i_44/I0}, {d_reg[1]0_n_89 rsqr_reg[1]0_i_44/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

rsqr_reg[1]0_i_45 - 
nets: {rsqr_reg[1]0_i_45_n_0 rsqr_reg[1]0_i_45/O}, {p_1_in[32] rsqr_reg[1]0_i_45/I0}, {d_reg[1]0_n_90 rsqr_reg[1]0_i_45/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X77Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

rsqr_reg[1]0_i_5 - 
nets: {rsqr_reg[1]0_i_5_n_0 rsqr_reg[1]0_i_5/CO[3]}, { rsqr_reg[1]0_i_5/CO[2]}, { rsqr_reg[1]0_i_5/CO[1]}, { rsqr_reg[1]0_i_5/CO[0]}, {r_reg[1]0[16] rsqr_reg[1]0_i_5/O[3]}, {r_reg[1]0[15] rsqr_reg[1]0_i_5/O[2]}, {r_reg[1]0[14] rsqr_reg[1]0_i_5/O[1]}, {r_reg[1]0[13] rsqr_reg[1]0_i_5/O[0]}, {rsqr_reg[1]0_i_6_n_0 rsqr_reg[1]0_i_5/CI}, {<const0> rsqr_reg[1]0_i_5/CYINIT}, {<const0> rsqr_reg[1]0_i_5/DI[3]}, {<const0> rsqr_reg[1]0_i_5/DI[2]}, {<const0> rsqr_reg[1]0_i_5/DI[1]}, {<const0> rsqr_reg[1]0_i_5/DI[0]}, {p_0_in[16] rsqr_reg[1]0_i_5/S[3]}, {p_0_in[15] rsqr_reg[1]0_i_5/S[2]}, {p_0_in[14] rsqr_reg[1]0_i_5/S[1]}, {p_0_in[13] rsqr_reg[1]0_i_5/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X76Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

rsqr_reg[1]0_i_6 - 
nets: {rsqr_reg[1]0_i_6_n_0 rsqr_reg[1]0_i_6/CO[3]}, { rsqr_reg[1]0_i_6/CO[2]}, { rsqr_reg[1]0_i_6/CO[1]}, { rsqr_reg[1]0_i_6/CO[0]}, {r_reg[1]0[12] rsqr_reg[1]0_i_6/O[3]}, {r_reg[1]0[11] rsqr_reg[1]0_i_6/O[2]}, {r_reg[1]0[10] rsqr_reg[1]0_i_6/O[1]}, {r_reg[1]0[9] rsqr_reg[1]0_i_6/O[0]}, {rsqr_reg[1]0_i_7_n_0 rsqr_reg[1]0_i_6/CI}, {<const0> rsqr_reg[1]0_i_6/CYINIT}, {<const0> rsqr_reg[1]0_i_6/DI[3]}, {<const0> rsqr_reg[1]0_i_6/DI[2]}, {<const0> rsqr_reg[1]0_i_6/DI[1]}, {<const0> rsqr_reg[1]0_i_6/DI[0]}, {p_0_in[12] rsqr_reg[1]0_i_6/S[3]}, {p_0_in[11] rsqr_reg[1]0_i_6/S[2]}, {p_0_in[10] rsqr_reg[1]0_i_6/S[1]}, {p_0_in[9] rsqr_reg[1]0_i_6/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X76Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

rsqr_reg[1]0_i_7 - 
nets: {rsqr_reg[1]0_i_7_n_0 rsqr_reg[1]0_i_7/CO[3]}, { rsqr_reg[1]0_i_7/CO[2]}, { rsqr_reg[1]0_i_7/CO[1]}, { rsqr_reg[1]0_i_7/CO[0]}, {r_reg[1]0[8] rsqr_reg[1]0_i_7/O[3]}, {r_reg[1]0[7] rsqr_reg[1]0_i_7/O[2]}, {r_reg[1]0[6] rsqr_reg[1]0_i_7/O[1]}, {r_reg[1]0[5] rsqr_reg[1]0_i_7/O[0]}, {rsqr_reg[1]0_i_8_n_0 rsqr_reg[1]0_i_7/CI}, {<const0> rsqr_reg[1]0_i_7/CYINIT}, {<const0> rsqr_reg[1]0_i_7/DI[3]}, {<const0> rsqr_reg[1]0_i_7/DI[2]}, {<const0> rsqr_reg[1]0_i_7/DI[1]}, {<const0> rsqr_reg[1]0_i_7/DI[0]}, {p_0_in[8] rsqr_reg[1]0_i_7/S[3]}, {p_0_in[7] rsqr_reg[1]0_i_7/S[2]}, {p_0_in[6] rsqr_reg[1]0_i_7/S[1]}, {p_0_in[5] rsqr_reg[1]0_i_7/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X76Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

rsqr_reg[1]0_i_8 - 
nets: {rsqr_reg[1]0_i_8_n_0 rsqr_reg[1]0_i_8/CO[3]}, { rsqr_reg[1]0_i_8/CO[2]}, { rsqr_reg[1]0_i_8/CO[1]}, { rsqr_reg[1]0_i_8/CO[0]}, {r_reg[1]0[4] rsqr_reg[1]0_i_8/O[3]}, {r_reg[1]0[3] rsqr_reg[1]0_i_8/O[2]}, {r_reg[1]0[2] rsqr_reg[1]0_i_8/O[1]}, {r_reg[1]0[1] rsqr_reg[1]0_i_8/O[0]}, {<const0> rsqr_reg[1]0_i_8/CI}, {p_0_in[0] rsqr_reg[1]0_i_8/CYINIT}, {<const0> rsqr_reg[1]0_i_8/DI[3]}, {<const0> rsqr_reg[1]0_i_8/DI[2]}, {<const0> rsqr_reg[1]0_i_8/DI[1]}, {<const0> rsqr_reg[1]0_i_8/DI[0]}, {p_0_in[4] rsqr_reg[1]0_i_8/S[3]}, {p_0_in[3] rsqr_reg[1]0_i_8/S[2]}, {p_0_in[2] rsqr_reg[1]0_i_8/S[1]}, {p_0_in[1] rsqr_reg[1]0_i_8/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X76Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

rsqr_reg[1]0_i_9 - 
nets: {rsqr_reg[1]0_i_9_n_0 rsqr_reg[1]0_i_9/CO[3]}, { rsqr_reg[1]0_i_9/CO[2]}, { rsqr_reg[1]0_i_9/CO[1]}, { rsqr_reg[1]0_i_9/CO[0]}, {d_next[1][4] rsqr_reg[1]0_i_9/O[3]}, {d_next[1][3] rsqr_reg[1]0_i_9/O[2]}, {d_next[1][2] rsqr_reg[1]0_i_9/O[1]}, {d_next[1][1] rsqr_reg[1]0_i_9/O[0]}, {r_reg[2]1_i_4__0_n_0 rsqr_reg[1]0_i_9/CI}, {<const0> rsqr_reg[1]0_i_9/CYINIT}, {p_1_in[35] rsqr_reg[1]0_i_9/DI[3]}, {p_1_in[34] rsqr_reg[1]0_i_9/DI[2]}, {p_1_in[33] rsqr_reg[1]0_i_9/DI[1]}, {p_1_in[32] rsqr_reg[1]0_i_9/DI[0]}, {rsqr_reg[1]0_i_42_n_0 rsqr_reg[1]0_i_9/S[3]}, {rsqr_reg[1]0_i_43_n_0 rsqr_reg[1]0_i_9/S[2]}, {rsqr_reg[1]0_i_44_n_0 rsqr_reg[1]0_i_9/S[1]}, {rsqr_reg[1]0_i_45_n_0 rsqr_reg[1]0_i_9/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X77Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 


####################################################
# Nets
Boundary Nets - 
ARG[0], 
ARG[10], 
ARG[11], 
ARG[12], 
ARG[13], 
ARG[14], 
ARG[15], 
ARG[16], 
ARG[17], 
ARG[18], 
ARG[19], 
ARG[1], 
ARG[20], 
ARG[21], 
ARG[22], 
ARG[23], 
ARG[24], 
ARG[25], 
ARG[26], 
ARG[27], 
ARG[28], 
ARG[29], 
ARG[2], 
ARG[30], 
ARG[31], 
ARG[3], 
ARG[4], 
ARG[5], 
ARG[6], 
ARG[7], 
ARG[8], 
ARG[9], 
Z[0], 
Z[10], 
Z[11], 
Z[12], 
Z[13], 
Z[14], 
Z[15], 
Z[16], 
Z[17], 
Z[18], 
Z[19], 
Z[1], 
Z[20], 
Z[21], 
Z[22], 
Z[23], 
Z[24], 
Z[25], 
Z[26], 
Z[27], 
Z[28], 
Z[29], 
Z[2], 
Z[30], 
Z[31], 
Z[3], 
Z[4], 
Z[5], 
Z[6], 
Z[7], 
Z[8], 
Z[9], 
clk, 
res, 

d_reg[1]0_n_106 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT47 DSP_L_X48Y170/DSP_1_PCIN47 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT47->DSP_1_PCIN47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_107 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT46 DSP_L_X48Y170/DSP_1_PCIN46 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT46->DSP_1_PCIN46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_108 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT45 DSP_L_X48Y170/DSP_1_PCIN45 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT45->DSP_1_PCIN45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_109 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT44 DSP_L_X48Y170/DSP_1_PCIN44 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT44->DSP_1_PCIN44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_110 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT43 DSP_L_X48Y170/DSP_1_PCIN43 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT43->DSP_1_PCIN43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_111 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT42 DSP_L_X48Y170/DSP_1_PCIN42 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT42->DSP_1_PCIN42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_112 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT41 DSP_L_X48Y170/DSP_1_PCIN41 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT41->DSP_1_PCIN41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_113 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT40 DSP_L_X48Y170/DSP_1_PCIN40 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT40->DSP_1_PCIN40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_114 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT39 DSP_L_X48Y170/DSP_1_PCIN39 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT39->DSP_1_PCIN39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_115 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT38 DSP_L_X48Y170/DSP_1_PCIN38 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT38->DSP_1_PCIN38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_116 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT37 DSP_L_X48Y170/DSP_1_PCIN37 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT37->DSP_1_PCIN37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_117 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT36 DSP_L_X48Y170/DSP_1_PCIN36 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT36->DSP_1_PCIN36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_118 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT35 DSP_L_X48Y170/DSP_1_PCIN35 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT35->DSP_1_PCIN35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_119 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT34 DSP_L_X48Y170/DSP_1_PCIN34 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT34->DSP_1_PCIN34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_120 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT33 DSP_L_X48Y170/DSP_1_PCIN33 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT33->DSP_1_PCIN33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_121 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT32 DSP_L_X48Y170/DSP_1_PCIN32 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT32->DSP_1_PCIN32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_122 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT31 DSP_L_X48Y170/DSP_1_PCIN31 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT31->DSP_1_PCIN31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_123 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT30 DSP_L_X48Y170/DSP_1_PCIN30 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT30->DSP_1_PCIN30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_124 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT29 DSP_L_X48Y170/DSP_1_PCIN29 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT29->DSP_1_PCIN29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_125 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT28 DSP_L_X48Y170/DSP_1_PCIN28 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT28->DSP_1_PCIN28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_126 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT27 DSP_L_X48Y170/DSP_1_PCIN27 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT27->DSP_1_PCIN27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_127 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT26 DSP_L_X48Y170/DSP_1_PCIN26 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT26->DSP_1_PCIN26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_128 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT25 DSP_L_X48Y170/DSP_1_PCIN25 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT25->DSP_1_PCIN25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_129 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT24 DSP_L_X48Y170/DSP_1_PCIN24 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT24->DSP_1_PCIN24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_130 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT23 DSP_L_X48Y170/DSP_1_PCIN23 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT23->DSP_1_PCIN23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_131 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT22 DSP_L_X48Y170/DSP_1_PCIN22 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT22->DSP_1_PCIN22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_132 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT21 DSP_L_X48Y170/DSP_1_PCIN21 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT21->DSP_1_PCIN21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_133 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT20 DSP_L_X48Y170/DSP_1_PCIN20 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT20->DSP_1_PCIN20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_134 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT19 DSP_L_X48Y170/DSP_1_PCIN19 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT19->DSP_1_PCIN19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_135 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT18 DSP_L_X48Y170/DSP_1_PCIN18 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT18->DSP_1_PCIN18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_136 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT17 DSP_L_X48Y170/DSP_1_PCIN17 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT17->DSP_1_PCIN17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_137 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT16 DSP_L_X48Y170/DSP_1_PCIN16 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT16->DSP_1_PCIN16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_138 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT15 DSP_L_X48Y170/DSP_1_PCIN15 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT15->DSP_1_PCIN15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_139 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT14 DSP_L_X48Y170/DSP_1_PCIN14 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT14->DSP_1_PCIN14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_140 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT13 DSP_L_X48Y170/DSP_1_PCIN13 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT13->DSP_1_PCIN13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_141 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT12 DSP_L_X48Y170/DSP_1_PCIN12 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT12->DSP_1_PCIN12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_142 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT11 DSP_L_X48Y170/DSP_1_PCIN11 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT11->DSP_1_PCIN11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_143 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT10 DSP_L_X48Y170/DSP_1_PCIN10 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT10->DSP_1_PCIN10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_144 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT9 DSP_L_X48Y170/DSP_1_PCIN9 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT9->DSP_1_PCIN9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_145 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT8 DSP_L_X48Y170/DSP_1_PCIN8 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT8->DSP_1_PCIN8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_146 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT7 DSP_L_X48Y170/DSP_1_PCIN7 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT7->DSP_1_PCIN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_147 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT6 DSP_L_X48Y170/DSP_1_PCIN6 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT6->DSP_1_PCIN6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_148 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT5 DSP_L_X48Y170/DSP_1_PCIN5 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT5->DSP_1_PCIN5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_149 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT4 DSP_L_X48Y170/DSP_1_PCIN4 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT4->DSP_1_PCIN4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_150 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT3 DSP_L_X48Y170/DSP_1_PCIN3 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT3->DSP_1_PCIN3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_151 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT2 DSP_L_X48Y170/DSP_1_PCIN2 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT2->DSP_1_PCIN2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_152 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT1 DSP_L_X48Y170/DSP_1_PCIN1 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT1->DSP_1_PCIN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_153 - 
wires: DSP_L_X48Y170/DSP_0_PCOUT0 DSP_L_X48Y170/DSP_1_PCIN0 
pips: DSP_L_X48Y170/DSP_L.DSP_0_PCOUT0->DSP_1_PCIN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_89 - 
wires: CLBLM_R_X47Y169/CLBLM_IMUX25 CLBLM_R_X47Y169/CLBLM_L_B5 CLBLM_R_X47Y174/CLBLM_SW4A3 DSP_L_X48Y170/DSP_0_P16 DSP_L_X48Y170/DSP_LOGIC_OUTS_B21_4 DSP_L_X48Y170/DSP_SW4A3_4 INT_INTERFACE_L_X48Y174/INT_INTERFACE_LOGIC_OUTS_L21 INT_INTERFACE_L_X48Y174/INT_INTERFACE_LOGIC_OUTS_L_B21 INT_INTERFACE_L_X48Y174/INT_INTERFACE_SW4A3 INT_L_X46Y170/ER1BEG_S0 INT_L_X46Y170/SW6END3 INT_L_X46Y171/ER1BEG0 INT_L_X46Y171/SW6END_N0_3 INT_L_X48Y174/LOGIC_OUTS_L21 INT_L_X48Y174/SW6BEG3 INT_R_X47Y169/IMUX25 INT_R_X47Y169/SS2END0 INT_R_X47Y170/SS2A0 INT_R_X47Y170/SW6E3 INT_R_X47Y171/ER1END0 INT_R_X47Y171/SS2BEG0 INT_R_X47Y171/SW6D3 INT_R_X47Y172/SW6C3 INT_R_X47Y173/SW6B3 INT_R_X47Y174/SW6A3 VBRK_X118Y181/VBRK_SW4A3 
pips: CLBLM_R_X47Y169/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 DSP_L_X48Y170/DSP_L.DSP_0_P16->DSP_LOGIC_OUTS_B21_4 INT_INTERFACE_L_X48Y174/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B21->>INT_INTERFACE_LOGIC_OUTS_L21 INT_L_X46Y170/INT_L.SW6END3->>ER1BEG_S0 INT_L_X48Y174/INT_L.LOGIC_OUTS_L21->>SW6BEG3 INT_R_X47Y169/INT_R.SS2END0->>IMUX25 INT_R_X47Y171/INT_R.ER1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_90 - 
wires: CLBLM_R_X47Y169/CLBLM_IMUX9 CLBLM_R_X47Y169/CLBLM_L_A5 CLBLM_R_X47Y173/CLBLM_SW4A0 DSP_L_X48Y170/DSP_0_P15 DSP_L_X48Y170/DSP_LOGIC_OUTS_B18_3 DSP_L_X48Y170/DSP_SW4A0_3 INT_INTERFACE_L_X48Y173/INT_INTERFACE_LOGIC_OUTS_L18 INT_INTERFACE_L_X48Y173/INT_INTERFACE_LOGIC_OUTS_L_B18 INT_INTERFACE_L_X48Y173/INT_INTERFACE_SW4A0 INT_L_X46Y168/SE2A0 INT_L_X46Y169/SE2BEG0 INT_L_X46Y169/SW6END0 INT_L_X48Y173/LOGIC_OUTS_L18 INT_L_X48Y173/SW6BEG0 INT_R_X47Y168/NR1BEG0 INT_R_X47Y168/SE2END0 INT_R_X47Y169/IMUX9 INT_R_X47Y169/NR1END0 INT_R_X47Y169/SW6E0 INT_R_X47Y170/SW6D0 INT_R_X47Y171/SW6C0 INT_R_X47Y172/SW6B0 INT_R_X47Y173/SW6A0 VBRK_X118Y180/VBRK_SW4A0 
pips: CLBLM_R_X47Y169/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 DSP_L_X48Y170/DSP_L.DSP_0_P15->DSP_LOGIC_OUTS_B18_3 INT_INTERFACE_L_X48Y173/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X46Y169/INT_L.SW6END0->>SE2BEG0 INT_L_X48Y173/INT_L.LOGIC_OUTS_L18->>SW6BEG0 INT_R_X47Y168/INT_R.SE2END0->>NR1BEG0 INT_R_X47Y169/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_91 - 
wires: CLBLM_R_X47Y168/CLBLM_IMUX37 CLBLM_R_X47Y168/CLBLM_L_D4 CLBLM_R_X47Y173/CLBLM_SW4A2 DSP_L_X48Y170/DSP_0_P14 DSP_L_X48Y170/DSP_LOGIC_OUTS_B16_3 DSP_L_X48Y170/DSP_SW4A2_3 INT_INTERFACE_L_X48Y173/INT_INTERFACE_LOGIC_OUTS_L16 INT_INTERFACE_L_X48Y173/INT_INTERFACE_LOGIC_OUTS_L_B16 INT_INTERFACE_L_X48Y173/INT_INTERFACE_SW4A2 INT_L_X46Y168/SE2A2 INT_L_X46Y169/SE2BEG2 INT_L_X46Y169/SW6END2 INT_L_X48Y173/LOGIC_OUTS_L16 INT_L_X48Y173/SW6BEG2 INT_R_X47Y168/IMUX37 INT_R_X47Y168/SE2END2 INT_R_X47Y169/SW6E2 INT_R_X47Y170/SW6D2 INT_R_X47Y171/SW6C2 INT_R_X47Y172/SW6B2 INT_R_X47Y173/SW6A2 VBRK_X118Y180/VBRK_SW4A2 
pips: CLBLM_R_X47Y168/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 DSP_L_X48Y170/DSP_L.DSP_0_P14->DSP_LOGIC_OUTS_B16_3 INT_INTERFACE_L_X48Y173/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B16->>INT_INTERFACE_LOGIC_OUTS_L16 INT_L_X46Y169/INT_L.SW6END2->>SE2BEG2 INT_L_X48Y173/INT_L.LOGIC_OUTS_L16->>SW6BEG2 INT_R_X47Y168/INT_R.SE2END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_92 - 
wires: CLBLM_R_X47Y168/CLBLM_IMUX21 CLBLM_R_X47Y168/CLBLM_L_C4 CLBLM_R_X47Y173/CLBLM_SW4A1 DSP_L_X48Y170/DSP_0_P13 DSP_L_X48Y170/DSP_LOGIC_OUTS_B23_3 DSP_L_X48Y170/DSP_SW4A1_3 INT_INTERFACE_L_X48Y173/INT_INTERFACE_LOGIC_OUTS_L23 INT_INTERFACE_L_X48Y173/INT_INTERFACE_LOGIC_OUTS_L_B23 INT_INTERFACE_L_X48Y173/INT_INTERFACE_SW4A1 INT_L_X46Y168/ER1BEG2 INT_L_X46Y168/SL1END1 INT_L_X46Y169/SL1BEG1 INT_L_X46Y169/SW6END1 INT_L_X48Y173/LOGIC_OUTS_L23 INT_L_X48Y173/SW6BEG1 INT_R_X47Y168/ER1END2 INT_R_X47Y168/IMUX21 INT_R_X47Y169/SW6E1 INT_R_X47Y170/SW6D1 INT_R_X47Y171/SW6C1 INT_R_X47Y172/SW6B1 INT_R_X47Y173/SW6A1 VBRK_X118Y180/VBRK_SW4A1 
pips: CLBLM_R_X47Y168/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 DSP_L_X48Y170/DSP_L.DSP_0_P13->DSP_LOGIC_OUTS_B23_3 INT_INTERFACE_L_X48Y173/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B23->>INT_INTERFACE_LOGIC_OUTS_L23 INT_L_X46Y168/INT_L.SL1END1->>ER1BEG2 INT_L_X46Y169/INT_L.SW6END1->>SL1BEG1 INT_L_X48Y173/INT_L.LOGIC_OUTS_L23->>SW6BEG1 INT_R_X47Y168/INT_R.ER1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_93 - 
wires: CLBLM_R_X47Y168/CLBLM_IMUX25 CLBLM_R_X47Y168/CLBLM_L_B5 CLBLM_R_X47Y173/CLBLM_SW4A3 DSP_L_X48Y170/DSP_0_P12 DSP_L_X48Y170/DSP_LOGIC_OUTS_B21_3 DSP_L_X48Y170/DSP_SW4A3_3 INT_INTERFACE_L_X48Y173/INT_INTERFACE_LOGIC_OUTS_L21 INT_INTERFACE_L_X48Y173/INT_INTERFACE_LOGIC_OUTS_L_B21 INT_INTERFACE_L_X48Y173/INT_INTERFACE_SW4A3 INT_L_X46Y169/ER1BEG_S0 INT_L_X46Y169/SW6END3 INT_L_X46Y170/ER1BEG0 INT_L_X46Y170/SW6END_N0_3 INT_L_X48Y173/LOGIC_OUTS_L21 INT_L_X48Y173/SW6BEG3 INT_R_X47Y168/IMUX25 INT_R_X47Y168/SS2END0 INT_R_X47Y169/SS2A0 INT_R_X47Y169/SW6E3 INT_R_X47Y170/ER1END0 INT_R_X47Y170/SS2BEG0 INT_R_X47Y170/SW6D3 INT_R_X47Y171/SW6C3 INT_R_X47Y172/SW6B3 INT_R_X47Y173/SW6A3 VBRK_X118Y180/VBRK_SW4A3 
pips: CLBLM_R_X47Y168/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 DSP_L_X48Y170/DSP_L.DSP_0_P12->DSP_LOGIC_OUTS_B21_3 INT_INTERFACE_L_X48Y173/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B21->>INT_INTERFACE_LOGIC_OUTS_L21 INT_L_X46Y169/INT_L.SW6END3->>ER1BEG_S0 INT_L_X48Y173/INT_L.LOGIC_OUTS_L21->>SW6BEG3 INT_R_X47Y168/INT_R.SS2END0->>IMUX25 INT_R_X47Y170/INT_R.ER1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_94 - 
wires: CLBLM_R_X47Y168/CLBLM_IMUX9 CLBLM_R_X47Y168/CLBLM_L_A5 CLBLM_R_X47Y172/CLBLM_SW4A0 DSP_L_X48Y170/DSP_0_P11 DSP_L_X48Y170/DSP_LOGIC_OUTS_B18_2 DSP_L_X48Y170/DSP_SW4A0_2 INT_INTERFACE_L_X48Y172/INT_INTERFACE_LOGIC_OUTS_L18 INT_INTERFACE_L_X48Y172/INT_INTERFACE_LOGIC_OUTS_L_B18 INT_INTERFACE_L_X48Y172/INT_INTERFACE_SW4A0 INT_L_X46Y167/SE2A0 INT_L_X46Y168/SE2BEG0 INT_L_X46Y168/SW6END0 INT_L_X48Y172/LOGIC_OUTS_L18 INT_L_X48Y172/SW6BEG0 INT_R_X47Y167/NR1BEG0 INT_R_X47Y167/SE2END0 INT_R_X47Y168/IMUX9 INT_R_X47Y168/NR1END0 INT_R_X47Y168/SW6E0 INT_R_X47Y169/SW6D0 INT_R_X47Y170/SW6C0 INT_R_X47Y171/SW6B0 INT_R_X47Y172/SW6A0 VBRK_X118Y179/VBRK_SW4A0 
pips: CLBLM_R_X47Y168/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 DSP_L_X48Y170/DSP_L.DSP_0_P11->DSP_LOGIC_OUTS_B18_2 INT_INTERFACE_L_X48Y172/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X46Y168/INT_L.SW6END0->>SE2BEG0 INT_L_X48Y172/INT_L.LOGIC_OUTS_L18->>SW6BEG0 INT_R_X47Y167/INT_R.SE2END0->>NR1BEG0 INT_R_X47Y168/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_95 - 
wires: CLBLM_R_X47Y167/CLBLM_IMUX37 CLBLM_R_X47Y167/CLBLM_L_D4 CLBLM_R_X47Y172/CLBLM_SW4A2 DSP_L_X48Y170/DSP_0_P10 DSP_L_X48Y170/DSP_LOGIC_OUTS_B16_2 DSP_L_X48Y170/DSP_SW4A2_2 INT_INTERFACE_L_X48Y172/INT_INTERFACE_LOGIC_OUTS_L16 INT_INTERFACE_L_X48Y172/INT_INTERFACE_LOGIC_OUTS_L_B16 INT_INTERFACE_L_X48Y172/INT_INTERFACE_SW4A2 INT_L_X46Y167/SE2A2 INT_L_X46Y168/SE2BEG2 INT_L_X46Y168/SW6END2 INT_L_X48Y172/LOGIC_OUTS_L16 INT_L_X48Y172/SW6BEG2 INT_R_X47Y167/IMUX37 INT_R_X47Y167/SE2END2 INT_R_X47Y168/SW6E2 INT_R_X47Y169/SW6D2 INT_R_X47Y170/SW6C2 INT_R_X47Y171/SW6B2 INT_R_X47Y172/SW6A2 VBRK_X118Y179/VBRK_SW4A2 
pips: CLBLM_R_X47Y167/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 DSP_L_X48Y170/DSP_L.DSP_0_P10->DSP_LOGIC_OUTS_B16_2 INT_INTERFACE_L_X48Y172/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B16->>INT_INTERFACE_LOGIC_OUTS_L16 INT_L_X46Y168/INT_L.SW6END2->>SE2BEG2 INT_L_X48Y172/INT_L.LOGIC_OUTS_L16->>SW6BEG2 INT_R_X47Y167/INT_R.SE2END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_96 - 
wires: CLBLM_R_X47Y167/CLBLM_IMUX21 CLBLM_R_X47Y167/CLBLM_L_C4 CLBLM_R_X47Y172/CLBLM_SW4A1 DSP_L_X48Y170/DSP_0_P9 DSP_L_X48Y170/DSP_LOGIC_OUTS_B23_2 DSP_L_X48Y170/DSP_SW4A1_2 INT_INTERFACE_L_X48Y172/INT_INTERFACE_LOGIC_OUTS_L23 INT_INTERFACE_L_X48Y172/INT_INTERFACE_LOGIC_OUTS_L_B23 INT_INTERFACE_L_X48Y172/INT_INTERFACE_SW4A1 INT_L_X46Y167/ER1BEG2 INT_L_X46Y167/SL1END1 INT_L_X46Y168/SL1BEG1 INT_L_X46Y168/SW6END1 INT_L_X48Y172/LOGIC_OUTS_L23 INT_L_X48Y172/SW6BEG1 INT_R_X47Y167/ER1END2 INT_R_X47Y167/IMUX21 INT_R_X47Y168/SW6E1 INT_R_X47Y169/SW6D1 INT_R_X47Y170/SW6C1 INT_R_X47Y171/SW6B1 INT_R_X47Y172/SW6A1 VBRK_X118Y179/VBRK_SW4A1 
pips: CLBLM_R_X47Y167/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 DSP_L_X48Y170/DSP_L.DSP_0_P9->DSP_LOGIC_OUTS_B23_2 INT_INTERFACE_L_X48Y172/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B23->>INT_INTERFACE_LOGIC_OUTS_L23 INT_L_X46Y167/INT_L.SL1END1->>ER1BEG2 INT_L_X46Y168/INT_L.SW6END1->>SL1BEG1 INT_L_X48Y172/INT_L.LOGIC_OUTS_L23->>SW6BEG1 INT_R_X47Y167/INT_R.ER1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_97 - 
wires: CLBLM_R_X47Y167/CLBLM_IMUX25 CLBLM_R_X47Y167/CLBLM_L_B5 CLBLM_R_X47Y172/CLBLM_SW4A3 DSP_L_X48Y170/DSP_0_P8 DSP_L_X48Y170/DSP_LOGIC_OUTS_B21_2 DSP_L_X48Y170/DSP_SW4A3_2 INT_INTERFACE_L_X48Y172/INT_INTERFACE_LOGIC_OUTS_L21 INT_INTERFACE_L_X48Y172/INT_INTERFACE_LOGIC_OUTS_L_B21 INT_INTERFACE_L_X48Y172/INT_INTERFACE_SW4A3 INT_L_X46Y168/ER1BEG_S0 INT_L_X46Y168/SW6END3 INT_L_X46Y169/ER1BEG0 INT_L_X46Y169/SW6END_N0_3 INT_L_X48Y172/LOGIC_OUTS_L21 INT_L_X48Y172/SW6BEG3 INT_R_X47Y167/IMUX25 INT_R_X47Y167/SS2END0 INT_R_X47Y168/SS2A0 INT_R_X47Y168/SW6E3 INT_R_X47Y169/ER1END0 INT_R_X47Y169/SS2BEG0 INT_R_X47Y169/SW6D3 INT_R_X47Y170/SW6C3 INT_R_X47Y171/SW6B3 INT_R_X47Y172/SW6A3 VBRK_X118Y179/VBRK_SW4A3 
pips: CLBLM_R_X47Y167/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 DSP_L_X48Y170/DSP_L.DSP_0_P8->DSP_LOGIC_OUTS_B21_2 INT_INTERFACE_L_X48Y172/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B21->>INT_INTERFACE_LOGIC_OUTS_L21 INT_L_X46Y168/INT_L.SW6END3->>ER1BEG_S0 INT_L_X48Y172/INT_L.LOGIC_OUTS_L21->>SW6BEG3 INT_R_X47Y167/INT_R.SS2END0->>IMUX25 INT_R_X47Y169/INT_R.ER1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_98 - 
wires: CLBLM_R_X47Y167/CLBLM_IMUX9 CLBLM_R_X47Y167/CLBLM_L_A5 CLBLM_R_X47Y171/CLBLM_SW4A0 DSP_L_X48Y170/DSP_0_P7 DSP_L_X48Y170/DSP_LOGIC_OUTS_B18_1 DSP_L_X48Y170/DSP_SW4A0_1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L18 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L_B18 INT_INTERFACE_L_X48Y171/INT_INTERFACE_SW4A0 INT_L_X46Y166/SE2A0 INT_L_X46Y167/SE2BEG0 INT_L_X46Y167/SW6END0 INT_L_X48Y171/LOGIC_OUTS_L18 INT_L_X48Y171/SW6BEG0 INT_R_X47Y166/NR1BEG0 INT_R_X47Y166/SE2END0 INT_R_X47Y167/IMUX9 INT_R_X47Y167/NR1END0 INT_R_X47Y167/SW6E0 INT_R_X47Y168/SW6D0 INT_R_X47Y169/SW6C0 INT_R_X47Y170/SW6B0 INT_R_X47Y171/SW6A0 VBRK_X118Y178/VBRK_SW4A0 
pips: CLBLM_R_X47Y167/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 DSP_L_X48Y170/DSP_L.DSP_0_P7->DSP_LOGIC_OUTS_B18_1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X46Y167/INT_L.SW6END0->>SE2BEG0 INT_L_X48Y171/INT_L.LOGIC_OUTS_L18->>SW6BEG0 INT_R_X47Y166/INT_R.SE2END0->>NR1BEG0 INT_R_X47Y167/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_99 - 
wires: CLBLM_R_X47Y166/CLBLM_IMUX37 CLBLM_R_X47Y166/CLBLM_L_D4 CLBLM_R_X47Y171/CLBLM_SW4A2 DSP_L_X48Y170/DSP_0_P6 DSP_L_X48Y170/DSP_LOGIC_OUTS_B16_1 DSP_L_X48Y170/DSP_SW4A2_1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L16 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L_B16 INT_INTERFACE_L_X48Y171/INT_INTERFACE_SW4A2 INT_L_X46Y166/SE2A2 INT_L_X46Y167/SE2BEG2 INT_L_X46Y167/SW6END2 INT_L_X48Y171/LOGIC_OUTS_L16 INT_L_X48Y171/SW6BEG2 INT_R_X47Y166/IMUX37 INT_R_X47Y166/SE2END2 INT_R_X47Y167/SW6E2 INT_R_X47Y168/SW6D2 INT_R_X47Y169/SW6C2 INT_R_X47Y170/SW6B2 INT_R_X47Y171/SW6A2 VBRK_X118Y178/VBRK_SW4A2 
pips: CLBLM_R_X47Y166/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 DSP_L_X48Y170/DSP_L.DSP_0_P6->DSP_LOGIC_OUTS_B16_1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B16->>INT_INTERFACE_LOGIC_OUTS_L16 INT_L_X46Y167/INT_L.SW6END2->>SE2BEG2 INT_L_X48Y171/INT_L.LOGIC_OUTS_L16->>SW6BEG2 INT_R_X47Y166/INT_R.SE2END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_100 - 
wires: CLBLM_R_X47Y166/CLBLM_IMUX21 CLBLM_R_X47Y166/CLBLM_L_C4 CLBLM_R_X47Y171/CLBLM_SW4A1 DSP_L_X48Y170/DSP_0_P5 DSP_L_X48Y170/DSP_LOGIC_OUTS_B23_1 DSP_L_X48Y170/DSP_SW4A1_1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L23 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L_B23 INT_INTERFACE_L_X48Y171/INT_INTERFACE_SW4A1 INT_L_X46Y166/ER1BEG2 INT_L_X46Y166/SL1END1 INT_L_X46Y167/SL1BEG1 INT_L_X46Y167/SW6END1 INT_L_X48Y171/LOGIC_OUTS_L23 INT_L_X48Y171/SW6BEG1 INT_R_X47Y166/ER1END2 INT_R_X47Y166/IMUX21 INT_R_X47Y167/SW6E1 INT_R_X47Y168/SW6D1 INT_R_X47Y169/SW6C1 INT_R_X47Y170/SW6B1 INT_R_X47Y171/SW6A1 VBRK_X118Y178/VBRK_SW4A1 
pips: CLBLM_R_X47Y166/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 DSP_L_X48Y170/DSP_L.DSP_0_P5->DSP_LOGIC_OUTS_B23_1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B23->>INT_INTERFACE_LOGIC_OUTS_L23 INT_L_X46Y166/INT_L.SL1END1->>ER1BEG2 INT_L_X46Y167/INT_L.SW6END1->>SL1BEG1 INT_L_X48Y171/INT_L.LOGIC_OUTS_L23->>SW6BEG1 INT_R_X47Y166/INT_R.ER1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_101 - 
wires: CLBLM_R_X47Y166/CLBLM_IMUX25 CLBLM_R_X47Y166/CLBLM_L_B5 CLBLM_R_X47Y171/CLBLM_SW4A3 DSP_L_X48Y170/DSP_0_P4 DSP_L_X48Y170/DSP_LOGIC_OUTS_B21_1 DSP_L_X48Y170/DSP_SW4A3_1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L21 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L_B21 INT_INTERFACE_L_X48Y171/INT_INTERFACE_SW4A3 INT_L_X46Y167/ER1BEG_S0 INT_L_X46Y167/SW6END3 INT_L_X46Y168/ER1BEG0 INT_L_X46Y168/SW6END_N0_3 INT_L_X48Y171/LOGIC_OUTS_L21 INT_L_X48Y171/SW6BEG3 INT_R_X47Y166/IMUX25 INT_R_X47Y166/SS2END0 INT_R_X47Y167/SS2A0 INT_R_X47Y167/SW6E3 INT_R_X47Y168/ER1END0 INT_R_X47Y168/SS2BEG0 INT_R_X47Y168/SW6D3 INT_R_X47Y169/SW6C3 INT_R_X47Y170/SW6B3 INT_R_X47Y171/SW6A3 VBRK_X118Y178/VBRK_SW4A3 
pips: CLBLM_R_X47Y166/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 DSP_L_X48Y170/DSP_L.DSP_0_P4->DSP_LOGIC_OUTS_B21_1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B21->>INT_INTERFACE_LOGIC_OUTS_L21 INT_L_X46Y167/INT_L.SW6END3->>ER1BEG_S0 INT_L_X48Y171/INT_L.LOGIC_OUTS_L21->>SW6BEG3 INT_R_X47Y166/INT_R.SS2END0->>IMUX25 INT_R_X47Y168/INT_R.ER1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_102 - 
wires: CLBLM_R_X47Y166/CLBLM_IMUX9 CLBLM_R_X47Y166/CLBLM_L_A5 CLBLM_R_X47Y170/CLBLM_SW4A0 DSP_L_X48Y170/DSP_0_P3 DSP_L_X48Y170/DSP_LOGIC_OUTS_B18_0 DSP_L_X48Y170/DSP_SW4A0_0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L18 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L_B18 INT_INTERFACE_L_X48Y170/INT_INTERFACE_SW4A0 INT_L_X46Y165/SE2A0 INT_L_X46Y166/SE2BEG0 INT_L_X46Y166/SW6END0 INT_L_X48Y170/LOGIC_OUTS_L18 INT_L_X48Y170/SW6BEG0 INT_R_X47Y165/NR1BEG0 INT_R_X47Y165/SE2END0 INT_R_X47Y166/IMUX9 INT_R_X47Y166/NR1END0 INT_R_X47Y166/SW6E0 INT_R_X47Y167/SW6D0 INT_R_X47Y168/SW6C0 INT_R_X47Y169/SW6B0 INT_R_X47Y170/SW6A0 VBRK_X118Y177/VBRK_SW4A0 
pips: CLBLM_R_X47Y166/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 DSP_L_X48Y170/DSP_L.DSP_0_P3->DSP_LOGIC_OUTS_B18_0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X46Y166/INT_L.SW6END0->>SE2BEG0 INT_L_X48Y170/INT_L.LOGIC_OUTS_L18->>SW6BEG0 INT_R_X47Y165/INT_R.SE2END0->>NR1BEG0 INT_R_X47Y166/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_103 - 
wires: CLBLM_R_X47Y165/CLBLM_IMUX37 CLBLM_R_X47Y165/CLBLM_L_D4 CLBLM_R_X47Y170/CLBLM_SW4A2 DSP_L_X48Y170/DSP_0_P2 DSP_L_X48Y170/DSP_LOGIC_OUTS_B16_0 DSP_L_X48Y170/DSP_SW4A2_0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L16 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L_B16 INT_INTERFACE_L_X48Y170/INT_INTERFACE_SW4A2 INT_L_X46Y165/SE2A2 INT_L_X46Y166/SE2BEG2 INT_L_X46Y166/SW6END2 INT_L_X48Y170/LOGIC_OUTS_L16 INT_L_X48Y170/SW6BEG2 INT_R_X47Y165/IMUX37 INT_R_X47Y165/SE2END2 INT_R_X47Y166/SW6E2 INT_R_X47Y167/SW6D2 INT_R_X47Y168/SW6C2 INT_R_X47Y169/SW6B2 INT_R_X47Y170/SW6A2 VBRK_X118Y177/VBRK_SW4A2 
pips: CLBLM_R_X47Y165/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 DSP_L_X48Y170/DSP_L.DSP_0_P2->DSP_LOGIC_OUTS_B16_0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B16->>INT_INTERFACE_LOGIC_OUTS_L16 INT_L_X46Y166/INT_L.SW6END2->>SE2BEG2 INT_L_X48Y170/INT_L.LOGIC_OUTS_L16->>SW6BEG2 INT_R_X47Y165/INT_R.SE2END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_104 - 
wires: CLBLM_R_X47Y165/CLBLM_IMUX30 CLBLM_R_X47Y165/CLBLM_L_C5 CLBLM_R_X47Y168/CLBLM_SW2A1 DSP_L_X48Y165/DSP_SW2A1_3 DSP_L_X48Y170/DSP_0_P1 DSP_L_X48Y170/DSP_LOGIC_OUTS_B23_0 INT_INTERFACE_L_X48Y168/INT_INTERFACE_SW2A1 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L23 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L_B23 INT_L_X48Y168/SW2A1 INT_L_X48Y169/SL1END1 INT_L_X48Y169/SW2BEG1 INT_L_X48Y170/LOGIC_OUTS_L23 INT_L_X48Y170/SL1BEG1 INT_R_X47Y165/IMUX30 INT_R_X47Y165/SR1END2 INT_R_X47Y166/SR1BEG2 INT_R_X47Y166/SS2END1 INT_R_X47Y167/SS2A1 INT_R_X47Y168/SS2BEG1 INT_R_X47Y168/SW2END1 VBRK_X118Y175/VBRK_SW2A1 
pips: CLBLM_R_X47Y165/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 DSP_L_X48Y170/DSP_L.DSP_0_P1->DSP_LOGIC_OUTS_B23_0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B23->>INT_INTERFACE_LOGIC_OUTS_L23 INT_L_X48Y169/INT_L.SL1END1->>SW2BEG1 INT_L_X48Y170/INT_L.LOGIC_OUTS_L23->>SL1BEG1 INT_R_X47Y165/INT_R.SR1END2->>IMUX30 INT_R_X47Y166/INT_R.SS2END1->>SR1BEG2 INT_R_X47Y168/INT_R.SW2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_n_105 - 
wires: CLBLM_R_X47Y165/CLBLM_IMUX25 CLBLM_R_X47Y165/CLBLM_L_B5 CLBLM_R_X47Y170/CLBLM_SW4A3 DSP_L_X48Y170/DSP_0_P0 DSP_L_X48Y170/DSP_LOGIC_OUTS_B21_0 DSP_L_X48Y170/DSP_SW4A3_0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L21 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L_B21 INT_INTERFACE_L_X48Y170/INT_INTERFACE_SW4A3 INT_L_X46Y166/ER1BEG_S0 INT_L_X46Y166/SW6END3 INT_L_X46Y167/ER1BEG0 INT_L_X46Y167/SW6END_N0_3 INT_L_X48Y170/LOGIC_OUTS_L21 INT_L_X48Y170/SW6BEG3 INT_R_X47Y165/IMUX25 INT_R_X47Y165/SS2END0 INT_R_X47Y166/SS2A0 INT_R_X47Y166/SW6E3 INT_R_X47Y167/ER1END0 INT_R_X47Y167/SS2BEG0 INT_R_X47Y167/SW6D3 INT_R_X47Y168/SW6C3 INT_R_X47Y169/SW6B3 INT_R_X47Y170/SW6A3 VBRK_X118Y177/VBRK_SW4A3 
pips: CLBLM_R_X47Y165/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 DSP_L_X48Y170/DSP_L.DSP_0_P0->DSP_LOGIC_OUTS_B21_0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B21->>INT_INTERFACE_LOGIC_OUTS_L21 INT_L_X46Y166/INT_L.SW6END3->>ER1BEG_S0 INT_L_X48Y170/INT_L.LOGIC_OUTS_L21->>SW6BEG3 INT_R_X47Y165/INT_R.SS2END0->>IMUX25 INT_R_X47Y167/INT_R.ER1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

<const0> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3207, 

d_reg[1]0_i_1_n_0 - 
wires: CLBLM_R_X47Y174/CLBLM_EL1BEG3 CLBLM_R_X47Y175/CLBLM_NW4END0 CLBLM_R_X49Y171/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y171/CLBLM_L_CMUX DSP_L_X48Y165/DSP_0_B16 DSP_L_X48Y165/DSP_IMUX43_4 DSP_L_X48Y170/DSP_0_A16 DSP_L_X48Y170/DSP_EL1BEG3_4 DSP_L_X48Y170/DSP_IMUX47_4 DSP_L_X48Y175/DSP_NW4END0_0 HCLK_L_X121Y182/HCLK_BYP_BOUNCE3 HCLK_L_X121Y182/HCLK_NW6D0 HCLK_R_X116Y182/HCLK_EL1BEG3 HCLK_R_X116Y182/HCLK_NW6END_S0_0 INT_INTERFACE_L_X48Y169/INT_INTERFACE_IMUX43 INT_INTERFACE_L_X48Y174/INT_INTERFACE_EL1BEG3 INT_INTERFACE_L_X48Y174/INT_INTERFACE_IMUX47 INT_INTERFACE_L_X48Y175/INT_INTERFACE_NW4END0 INT_L_X48Y169/IMUX_L43 INT_L_X48Y169/SW2END1 INT_L_X48Y171/NW6A0 INT_L_X48Y172/NW6B0 INT_L_X48Y173/NW6C0 INT_L_X48Y174/BYP_ALT3 INT_L_X48Y174/BYP_BOUNCE3 INT_L_X48Y174/EL1END3 INT_L_X48Y174/IMUX_L47 INT_L_X48Y174/NW6D0 INT_L_X48Y175/BYP_BOUNCE_N3_3 INT_L_X48Y175/NW6E0 INT_R_X47Y174/EL1BEG3 INT_R_X47Y174/NW6END_S0_0 INT_R_X47Y175/EL1BEG_N3 INT_R_X47Y175/NW6END0 INT_R_X49Y169/SW2A1 INT_R_X49Y170/SR1END1 INT_R_X49Y170/SW2BEG1 INT_R_X49Y171/LOGIC_OUTS18 INT_R_X49Y171/NW6BEG0 INT_R_X49Y171/SR1BEG1 VBRK_X118Y181/VBRK_EL1BEG3 VBRK_X118Y183/VBRK_NW4END0 
pips: CLBLM_R_X49Y171/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_L_X48Y165/DSP_L.DSP_IMUX43_4->DSP_0_B16 DSP_L_X48Y170/DSP_L.DSP_IMUX47_4->DSP_0_A16 INT_L_X48Y169/INT_L.SW2END1->>IMUX_L43 INT_L_X48Y174/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X48Y174/INT_L.BYP_BOUNCE3->>IMUX_L47 INT_L_X48Y174/INT_L.EL1END3->>BYP_ALT3 INT_R_X47Y175/INT_R.NW6END0->>EL1BEG_N3 INT_R_X49Y170/INT_R.SR1END1->>SW2BEG1 INT_R_X49Y171/INT_R.LOGIC_OUTS18->>NW6BEG0 INT_R_X49Y171/INT_R.LOGIC_OUTS18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_2_n_0 - 
wires: CLBLM_R_X47Y167/CLBLM_SW4END2 CLBLM_R_X47Y168/CLBLM_EL1BEG1 CLBLM_R_X49Y171/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y171/CLBLM_L_AMUX DSP_L_X48Y165/DSP_0_B15 DSP_L_X48Y165/DSP_EL1BEG1_3 DSP_L_X48Y165/DSP_IMUX2_3 DSP_L_X48Y165/DSP_SW4END2_2 DSP_L_X48Y170/DSP_0_A15 DSP_L_X48Y170/DSP_IMUX6_3 INT_INTERFACE_L_X48Y167/INT_INTERFACE_SW4END2 INT_INTERFACE_L_X48Y168/INT_INTERFACE_EL1BEG1 INT_INTERFACE_L_X48Y168/INT_INTERFACE_IMUX2 INT_INTERFACE_L_X48Y173/INT_INTERFACE_IMUX6 INT_L_X48Y167/SW6E2 INT_L_X48Y168/EL1END1 INT_L_X48Y168/IMUX_L2 INT_L_X48Y168/SW6D2 INT_L_X48Y169/SW6C2 INT_L_X48Y170/SW6B2 INT_L_X48Y171/SW6A2 INT_L_X48Y173/IMUX_L6 INT_L_X48Y173/WR1END3 INT_R_X47Y167/NL1BEG2 INT_R_X47Y167/SW6END2 INT_R_X47Y168/EL1BEG1 INT_R_X47Y168/NL1END2 INT_R_X49Y171/LOGIC_OUTS16 INT_R_X49Y171/NN2BEG2 INT_R_X49Y171/SW6BEG2 INT_R_X49Y172/NN2A2 INT_R_X49Y173/NN2END2 INT_R_X49Y173/WR1BEG3 VBRK_X118Y174/VBRK_SW4END2 VBRK_X118Y175/VBRK_EL1BEG1 
pips: CLBLM_R_X49Y171/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_L_X48Y165/DSP_L.DSP_IMUX2_3->DSP_0_B15 DSP_L_X48Y170/DSP_L.DSP_IMUX6_3->DSP_0_A15 INT_L_X48Y168/INT_L.EL1END1->>IMUX_L2 INT_L_X48Y173/INT_L.WR1END3->>IMUX_L6 INT_R_X47Y167/INT_R.SW6END2->>NL1BEG2 INT_R_X47Y168/INT_R.NL1END2->>EL1BEG1 INT_R_X49Y171/INT_R.LOGIC_OUTS16->>NN2BEG2 INT_R_X49Y171/INT_R.LOGIC_OUTS16->>SW6BEG2 INT_R_X49Y173/INT_R.NN2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_3_n_0 - 
wires: CLBLM_R_X47Y168/CLBLM_ER1BEG1 CLBLM_R_X47Y168/CLBLM_SW4END0 CLBLM_R_X49Y172/CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y172/CLBLM_M_CMUX DSP_L_X48Y165/DSP_0_B14 DSP_L_X48Y165/DSP_ER1BEG1_3 DSP_L_X48Y165/DSP_IMUX42_3 DSP_L_X48Y165/DSP_SW4END0_3 DSP_L_X48Y170/DSP_0_A14 DSP_L_X48Y170/DSP_IMUX46_3 INT_INTERFACE_L_X48Y168/INT_INTERFACE_ER1BEG1 INT_INTERFACE_L_X48Y168/INT_INTERFACE_IMUX42 INT_INTERFACE_L_X48Y168/INT_INTERFACE_SW4END0 INT_INTERFACE_L_X48Y173/INT_INTERFACE_IMUX46 INT_L_X48Y168/ER1END1 INT_L_X48Y168/IMUX_L42 INT_L_X48Y168/SW6E0 INT_L_X48Y169/SW6D0 INT_L_X48Y170/SW6C0 INT_L_X48Y171/SW6B0 INT_L_X48Y172/NW2END_S0_0 INT_L_X48Y172/SW6A0 INT_L_X48Y173/IMUX_L46 INT_L_X48Y173/NL1BEG_N3 INT_L_X48Y173/NW2END0 INT_R_X47Y168/ER1BEG1 INT_R_X47Y168/SW6END0 INT_R_X49Y172/LOGIC_OUTS22 INT_R_X49Y172/NW2BEG0 INT_R_X49Y172/SW6BEG0 INT_R_X49Y173/NW2A0 VBRK_X118Y175/VBRK_ER1BEG1 VBRK_X118Y175/VBRK_SW4END0 
pips: CLBLM_R_X49Y172/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_L_X48Y165/DSP_L.DSP_IMUX42_3->DSP_0_B14 DSP_L_X48Y170/DSP_L.DSP_IMUX46_3->DSP_0_A14 INT_L_X48Y168/INT_L.ER1END1->>IMUX_L42 INT_L_X48Y173/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X48Y173/INT_L.NW2END0->>NL1BEG_N3 INT_R_X47Y168/INT_R.SW6END0->>ER1BEG1 INT_R_X49Y172/INT_R.LOGIC_OUTS22->>NW2BEG0 INT_R_X49Y172/INT_R.LOGIC_OUTS22->>SW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_4_n_0 - 
wires: CLBLM_R_X47Y171/CLBLM_ER1BEG3 CLBLM_R_X47Y171/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y171/CLBLM_M_AMUX DSP_L_X48Y165/DSP_0_B13 DSP_L_X48Y165/DSP_IMUX3_3 DSP_L_X48Y170/DSP_0_A13 DSP_L_X48Y170/DSP_ER1BEG3_1 DSP_L_X48Y170/DSP_IMUX7_3 INT_INTERFACE_L_X48Y168/INT_INTERFACE_IMUX3 INT_INTERFACE_L_X48Y171/INT_INTERFACE_ER1BEG3 INT_INTERFACE_L_X48Y173/INT_INTERFACE_IMUX7 INT_L_X48Y168/IMUX_L3 INT_L_X48Y168/SR1END1 INT_L_X48Y169/SR1BEG1 INT_L_X48Y169/SR1BEG_S0 INT_L_X48Y169/SS2END3 INT_L_X48Y170/SS2A3 INT_L_X48Y170/SS2END_N0_3 INT_L_X48Y171/ER1END3 INT_L_X48Y171/NR1BEG3 INT_L_X48Y171/SS2BEG3 INT_L_X48Y172/ER1END_N3_3 INT_L_X48Y172/NR1BEG3 INT_L_X48Y172/NR1END3 INT_L_X48Y173/IMUX_L7 INT_L_X48Y173/NR1END3 INT_R_X47Y171/ER1BEG3 INT_R_X47Y171/LOGIC_OUTS20 VBRK_X118Y178/VBRK_ER1BEG3 
pips: CLBLM_R_X47Y171/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_L_X48Y165/DSP_L.DSP_IMUX3_3->DSP_0_B13 DSP_L_X48Y170/DSP_L.DSP_IMUX7_3->DSP_0_A13 INT_L_X48Y168/INT_L.SR1END1->>IMUX_L3 INT_L_X48Y169/INT_L.SR1BEG_S0->>SR1BEG1 INT_L_X48Y169/INT_L.SS2END3->>SR1BEG_S0 INT_L_X48Y171/INT_L.ER1END3->>NR1BEG3 INT_L_X48Y171/INT_L.ER1END3->>SS2BEG3 INT_L_X48Y172/INT_L.NR1END3->>NR1BEG3 INT_L_X48Y173/INT_L.NR1END3->>IMUX_L7 INT_R_X47Y171/INT_R.LOGIC_OUTS20->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_5_n_0 - 
wires: CLBLM_R_X49Y172/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y172/CLBLM_M_AMUX DSP_L_X48Y165/DSP_0_B12 DSP_L_X48Y165/DSP_IMUX43_3 DSP_L_X48Y170/DSP_0_A12 DSP_L_X48Y170/DSP_IMUX47_3 INT_INTERFACE_L_X48Y168/INT_INTERFACE_IMUX43 INT_INTERFACE_L_X48Y173/INT_INTERFACE_IMUX47 INT_L_X48Y167/NR1BEG1 INT_L_X48Y167/SS6END1 INT_L_X48Y168/IMUX_L43 INT_L_X48Y168/NR1END1 INT_L_X48Y168/SS6E1 INT_L_X48Y169/SS6D1 INT_L_X48Y170/SS6C1 INT_L_X48Y171/SS6B1 INT_L_X48Y172/SS6A1 INT_L_X48Y173/BYP_ALT5 INT_L_X48Y173/BYP_BOUNCE5 INT_L_X48Y173/IMUX_L47 INT_L_X48Y173/NW2END2 INT_L_X48Y173/SS6BEG1 INT_R_X49Y172/LOGIC_OUTS20 INT_R_X49Y172/NW2BEG2 INT_R_X49Y173/NW2A2 
pips: CLBLM_R_X49Y172/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_L_X48Y165/DSP_L.DSP_IMUX43_3->DSP_0_B12 DSP_L_X48Y170/DSP_L.DSP_IMUX47_3->DSP_0_A12 INT_L_X48Y167/INT_L.SS6END1->>NR1BEG1 INT_L_X48Y168/INT_L.NR1END1->>IMUX_L43 INT_L_X48Y173/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X48Y173/INT_L.BYP_BOUNCE5->>IMUX_L47 INT_L_X48Y173/INT_L.NW2END2->>BYP_ALT5 INT_L_X48Y173/INT_L.NW2END2->>SS6BEG1 INT_R_X49Y172/INT_R.LOGIC_OUTS20->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_6_n_0 - 
wires: CLBLM_R_X49Y171/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y171/CLBLM_M_AMUX DSP_L_X48Y165/DSP_0_B11 DSP_L_X48Y165/DSP_IMUX16_2 DSP_L_X48Y170/DSP_0_A11 DSP_L_X48Y170/DSP_IMUX17_2 INT_INTERFACE_L_X48Y167/INT_INTERFACE_IMUX16 INT_INTERFACE_L_X48Y172/INT_INTERFACE_IMUX17 INT_L_X48Y167/FAN_ALT7 INT_L_X48Y167/FAN_BOUNCE7 INT_L_X48Y167/IMUX_L16 INT_L_X48Y167/SL1END2 INT_L_X48Y168/SL1BEG2 INT_L_X48Y168/SS2END2 INT_L_X48Y169/SS2A2 INT_L_X48Y170/SS2BEG2 INT_L_X48Y170/SW2END2 INT_L_X48Y171/NL1BEG1 INT_L_X48Y171/WL1END1 INT_L_X48Y172/IMUX_L17 INT_L_X48Y172/NL1END1 INT_R_X49Y170/SW2A2 INT_R_X49Y171/LOGIC_OUTS20 INT_R_X49Y171/SW2BEG2 INT_R_X49Y171/WL1BEG1 
pips: CLBLM_R_X49Y171/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_L_X48Y165/DSP_L.DSP_IMUX16_2->DSP_0_B11 DSP_L_X48Y170/DSP_L.DSP_IMUX17_2->DSP_0_A11 INT_L_X48Y167/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X48Y167/INT_L.FAN_BOUNCE7->>IMUX_L16 INT_L_X48Y167/INT_L.SL1END2->>FAN_ALT7 INT_L_X48Y168/INT_L.SS2END2->>SL1BEG2 INT_L_X48Y170/INT_L.SW2END2->>SS2BEG2 INT_L_X48Y171/INT_L.WL1END1->>NL1BEG1 INT_L_X48Y172/INT_L.NL1END1->>IMUX_L17 INT_R_X49Y171/INT_R.LOGIC_OUTS20->>SW2BEG2 INT_R_X49Y171/INT_R.LOGIC_OUTS20->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_7_n_0 - 
wires: CLBLM_R_X47Y167/CLBLM_SE2A2 CLBLM_R_X47Y168/CLBLM_SW4END2 CLBLM_R_X49Y172/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y172/CLBLM_L_AMUX DSP_L_X48Y165/DSP_0_B10 DSP_L_X48Y165/DSP_IMUX36_2 DSP_L_X48Y165/DSP_SE2A2_2 DSP_L_X48Y165/DSP_SW4END2_3 DSP_L_X48Y170/DSP_0_A10 DSP_L_X48Y170/DSP_IMUX21_2 INT_INTERFACE_L_X48Y167/INT_INTERFACE_IMUX36 INT_INTERFACE_L_X48Y167/INT_INTERFACE_SE2A2 INT_INTERFACE_L_X48Y168/INT_INTERFACE_SW4END2 INT_INTERFACE_L_X48Y172/INT_INTERFACE_IMUX21 INT_L_X48Y167/IMUX_L36 INT_L_X48Y167/SE2END2 INT_L_X48Y168/SW6E2 INT_L_X48Y169/SW6D2 INT_L_X48Y170/SW6C2 INT_L_X48Y171/SW6B2 INT_L_X48Y172/BYP_ALT5 INT_L_X48Y172/BYP_BOUNCE5 INT_L_X48Y172/IMUX_L21 INT_L_X48Y172/SW6A2 INT_L_X48Y172/WL1END1 INT_R_X47Y167/SE2A2 INT_R_X47Y168/SE2BEG2 INT_R_X47Y168/SW6END2 INT_R_X49Y172/LOGIC_OUTS16 INT_R_X49Y172/SW6BEG2 INT_R_X49Y172/WL1BEG1 VBRK_X118Y174/VBRK_SE2A2 VBRK_X118Y175/VBRK_SW4END2 
pips: CLBLM_R_X49Y172/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_L_X48Y165/DSP_L.DSP_IMUX36_2->DSP_0_B10 DSP_L_X48Y170/DSP_L.DSP_IMUX21_2->DSP_0_A10 INT_L_X48Y167/INT_L.SE2END2->>IMUX_L36 INT_L_X48Y172/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X48Y172/INT_L.BYP_BOUNCE5->>IMUX_L21 INT_L_X48Y172/INT_L.WL1END1->>BYP_ALT5 INT_R_X47Y168/INT_R.SW6END2->>SE2BEG2 INT_R_X49Y172/INT_R.LOGIC_OUTS16->>SW6BEG2 INT_R_X49Y172/INT_R.LOGIC_OUTS16->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_8_n_0 - 
wires: CLBLM_R_X49Y168/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y168/CLBLM_L_CMUX DSP_L_X48Y165/DSP_0_B9 DSP_L_X48Y165/DSP_IMUX18_2 DSP_L_X48Y170/DSP_0_A9 DSP_L_X48Y170/DSP_IMUX19_2 INT_INTERFACE_L_X48Y167/INT_INTERFACE_IMUX18 INT_INTERFACE_L_X48Y172/INT_INTERFACE_IMUX19 INT_L_X48Y167/IMUX_L18 INT_L_X48Y167/SW2END0 INT_L_X48Y172/IMUX_L19 INT_L_X48Y172/WR1END1 INT_R_X49Y167/SW2A0 INT_R_X49Y168/LOGIC_OUTS18 INT_R_X49Y168/NN2BEG0 INT_R_X49Y168/SW2BEG0 INT_R_X49Y169/NN2A0 INT_R_X49Y169/NN2END_S2_0 INT_R_X49Y170/NN2BEG0 INT_R_X49Y170/NN2END0 INT_R_X49Y171/NN2A0 INT_R_X49Y171/NN2END_S2_0 INT_R_X49Y172/NN2END0 INT_R_X49Y172/WR1BEG1 
pips: CLBLM_R_X49Y168/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_L_X48Y165/DSP_L.DSP_IMUX18_2->DSP_0_B9 DSP_L_X48Y170/DSP_L.DSP_IMUX19_2->DSP_0_A9 INT_L_X48Y167/INT_L.SW2END0->>IMUX_L18 INT_L_X48Y172/INT_L.WR1END1->>IMUX_L19 INT_R_X49Y168/INT_R.LOGIC_OUTS18->>NN2BEG0 INT_R_X49Y168/INT_R.LOGIC_OUTS18->>SW2BEG0 INT_R_X49Y170/INT_R.NN2END0->>NN2BEG0 INT_R_X49Y172/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_9_n_0 - 
wires: CLBLM_R_X47Y172/CLBLM_ER1BEG3 CLBLM_R_X47Y172/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y172/CLBLM_M_AMUX CLBLM_R_X47Y172/CLBLM_SE4BEG2 DSP_L_X48Y165/DSP_0_B8 DSP_L_X48Y165/DSP_IMUX22_2 DSP_L_X48Y170/DSP_0_A8 DSP_L_X48Y170/DSP_ER1BEG3_2 DSP_L_X48Y170/DSP_IMUX23_2 DSP_L_X48Y170/DSP_SE4BEG2_2 INT_INTERFACE_L_X48Y167/INT_INTERFACE_IMUX22 INT_INTERFACE_L_X48Y172/INT_INTERFACE_ER1BEG3 INT_INTERFACE_L_X48Y172/INT_INTERFACE_IMUX23 INT_INTERFACE_L_X48Y172/INT_INTERFACE_SE4BEG2 INT_L_X48Y167/IMUX_L22 INT_L_X48Y167/SW2END2 INT_L_X48Y168/SE6E2 INT_L_X48Y169/SE6D2 INT_L_X48Y170/SE6C2 INT_L_X48Y171/SE6B2 INT_L_X48Y172/ER1END3 INT_L_X48Y172/IMUX_L23 INT_L_X48Y172/SE6A2 INT_L_X48Y173/ER1END_N3_3 INT_R_X47Y172/ER1BEG3 INT_R_X47Y172/LOGIC_OUTS20 INT_R_X47Y172/SE6BEG2 INT_R_X49Y167/SW2A2 INT_R_X49Y168/SE6END2 INT_R_X49Y168/SW2BEG2 VBRK_X118Y179/VBRK_ER1BEG3 VBRK_X118Y179/VBRK_SE4BEG2 
pips: CLBLM_R_X47Y172/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_L_X48Y165/DSP_L.DSP_IMUX22_2->DSP_0_B8 DSP_L_X48Y170/DSP_L.DSP_IMUX23_2->DSP_0_A8 INT_L_X48Y167/INT_L.SW2END2->>IMUX_L22 INT_L_X48Y172/INT_L.ER1END3->>IMUX_L23 INT_R_X47Y172/INT_R.LOGIC_OUTS20->>ER1BEG3 INT_R_X47Y172/INT_R.LOGIC_OUTS20->>SE6BEG2 INT_R_X49Y168/INT_R.SE6END2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_10_n_0 - 
wires: CLBLM_R_X49Y168/CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y168/CLBLM_M_CMUX DSP_L_X48Y165/DSP_0_B7 DSP_L_X48Y165/DSP_IMUX16_1 DSP_L_X48Y170/DSP_0_A7 DSP_L_X48Y170/DSP_IMUX17_1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_IMUX16 INT_INTERFACE_L_X48Y171/INT_INTERFACE_IMUX17 INT_L_X48Y165/WL1END3 INT_L_X48Y166/IMUX_L16 INT_L_X48Y166/WL1END_N1_3 INT_L_X48Y168/NW2END_S0_0 INT_L_X48Y169/NN2BEG0 INT_L_X48Y169/NW2END0 INT_L_X48Y170/NN2A0 INT_L_X48Y170/NN2END_S2_0 INT_L_X48Y171/IMUX_L17 INT_L_X48Y171/NN2END0 INT_R_X49Y165/WL1BEG3 INT_R_X49Y166/SS2END0 INT_R_X49Y166/WL1BEG_N3 INT_R_X49Y167/SS2A0 INT_R_X49Y168/LOGIC_OUTS22 INT_R_X49Y168/NW2BEG0 INT_R_X49Y168/SS2BEG0 INT_R_X49Y169/NW2A0 
pips: CLBLM_R_X49Y168/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_L_X48Y165/DSP_L.DSP_IMUX16_1->DSP_0_B7 DSP_L_X48Y170/DSP_L.DSP_IMUX17_1->DSP_0_A7 INT_L_X48Y166/INT_L.WL1END_N1_3->>IMUX_L16 INT_L_X48Y169/INT_L.NW2END0->>NN2BEG0 INT_L_X48Y171/INT_L.NN2END0->>IMUX_L17 INT_R_X49Y166/INT_R.SS2END0->>WL1BEG_N3 INT_R_X49Y168/INT_R.LOGIC_OUTS22->>NW2BEG0 INT_R_X49Y168/INT_R.LOGIC_OUTS22->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_11_n_0 - 
wires: CLBLM_R_X49Y169/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y169/CLBLM_L_CMUX DSP_L_X48Y165/DSP_0_B6 DSP_L_X48Y165/DSP_IMUX36_1 DSP_L_X48Y170/DSP_0_A6 DSP_L_X48Y170/DSP_IMUX21_1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_IMUX36 INT_INTERFACE_L_X48Y171/INT_INTERFACE_IMUX21 INT_L_X48Y166/BYP_ALT0 INT_L_X48Y166/BYP_BOUNCE0 INT_L_X48Y166/IMUX_L36 INT_L_X48Y166/SS2END0 INT_L_X48Y167/SS2A0 INT_L_X48Y168/SS2BEG0 INT_L_X48Y168/SW2END0 INT_L_X48Y170/NW2END_S0_0 INT_L_X48Y171/IMUX_L21 INT_L_X48Y171/NL1BEG_N3 INT_L_X48Y171/NW2END0 INT_R_X49Y168/SW2A0 INT_R_X49Y169/LOGIC_OUTS18 INT_R_X49Y169/NR1BEG0 INT_R_X49Y169/SW2BEG0 INT_R_X49Y170/NR1END0 INT_R_X49Y170/NW2BEG0 INT_R_X49Y171/NW2A0 
pips: CLBLM_R_X49Y169/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_L_X48Y165/DSP_L.DSP_IMUX36_1->DSP_0_B6 DSP_L_X48Y170/DSP_L.DSP_IMUX21_1->DSP_0_A6 INT_L_X48Y166/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X48Y166/INT_L.BYP_BOUNCE0->>IMUX_L36 INT_L_X48Y166/INT_L.SS2END0->>BYP_ALT0 INT_L_X48Y168/INT_L.SW2END0->>SS2BEG0 INT_L_X48Y171/INT_L.NL1BEG_N3->>IMUX_L21 INT_L_X48Y171/INT_L.NW2END0->>NL1BEG_N3 INT_R_X49Y169/INT_R.LOGIC_OUTS18->>NR1BEG0 INT_R_X49Y169/INT_R.LOGIC_OUTS18->>SW2BEG0 INT_R_X49Y170/INT_R.NR1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_12_n_0 - 
wires: CLBLM_R_X49Y167/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y167/CLBLM_L_CMUX DSP_L_X48Y165/DSP_0_B5 DSP_L_X48Y165/DSP_IMUX18_1 DSP_L_X48Y170/DSP_0_A5 DSP_L_X48Y170/DSP_IMUX19_1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_IMUX18 INT_INTERFACE_L_X48Y171/INT_INTERFACE_IMUX19 INT_L_X48Y166/IMUX_L18 INT_L_X48Y166/SR1BEG_S0 INT_L_X48Y166/WL1END3 INT_L_X48Y167/WL1END_N1_3 INT_L_X48Y169/NN2BEG1 INT_L_X48Y169/WR1END1 INT_L_X48Y170/NN2A1 INT_L_X48Y171/IMUX_L19 INT_L_X48Y171/NN2END1 INT_R_X49Y166/WL1BEG3 INT_R_X49Y167/LOGIC_OUTS18 INT_R_X49Y167/NN2BEG0 INT_R_X49Y167/WL1BEG_N3 INT_R_X49Y168/NN2A0 INT_R_X49Y168/NN2END_S2_0 INT_R_X49Y169/NN2END0 INT_R_X49Y169/WR1BEG1 
pips: CLBLM_R_X49Y167/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_L_X48Y165/DSP_L.DSP_IMUX18_1->DSP_0_B5 DSP_L_X48Y170/DSP_L.DSP_IMUX19_1->DSP_0_A5 INT_L_X48Y166/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X48Y166/INT_L.WL1END3->>SR1BEG_S0 INT_L_X48Y169/INT_L.WR1END1->>NN2BEG1 INT_L_X48Y171/INT_L.NN2END1->>IMUX_L19 INT_R_X49Y167/INT_R.LOGIC_OUTS18->>NN2BEG0 INT_R_X49Y167/INT_R.LOGIC_OUTS18->>WL1BEG_N3 INT_R_X49Y169/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_13_n_0 - 
wires: CLBLM_R_X49Y167/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y167/CLBLM_L_AMUX DSP_L_X48Y165/DSP_0_B4 DSP_L_X48Y165/DSP_IMUX38_1 DSP_L_X48Y170/DSP_0_A4 DSP_L_X48Y170/DSP_IMUX23_1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_IMUX38 INT_INTERFACE_L_X48Y171/INT_INTERFACE_IMUX23 INT_L_X48Y166/IMUX_L38 INT_L_X48Y166/SR1END2 INT_L_X48Y167/SR1BEG2 INT_L_X48Y167/WL1END1 INT_L_X48Y171/IMUX_L23 INT_L_X48Y171/WR1END3 INT_R_X49Y167/LOGIC_OUTS16 INT_R_X49Y167/NN2BEG2 INT_R_X49Y167/WL1BEG1 INT_R_X49Y168/NN2A2 INT_R_X49Y169/NN2BEG2 INT_R_X49Y169/NN2END2 INT_R_X49Y170/NN2A2 INT_R_X49Y171/NN2END2 INT_R_X49Y171/WR1BEG3 
pips: CLBLM_R_X49Y167/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_L_X48Y165/DSP_L.DSP_IMUX38_1->DSP_0_B4 DSP_L_X48Y170/DSP_L.DSP_IMUX23_1->DSP_0_A4 INT_L_X48Y166/INT_L.SR1END2->>IMUX_L38 INT_L_X48Y167/INT_L.WL1END1->>SR1BEG2 INT_L_X48Y171/INT_L.WR1END3->>IMUX_L23 INT_R_X49Y167/INT_R.LOGIC_OUTS16->>NN2BEG2 INT_R_X49Y167/INT_R.LOGIC_OUTS16->>WL1BEG1 INT_R_X49Y169/INT_R.NN2END2->>NN2BEG2 INT_R_X49Y171/INT_R.NN2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_14_n_0 - 
wires: CLBLM_R_X47Y165/CLBLM_SE2A0 CLBLM_R_X47Y167/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y167/CLBLM_M_CMUX CLBLM_R_X47Y168/CLBLM_NE2A0 DSP_L_X48Y165/DSP_0_B3 DSP_L_X48Y165/DSP_IMUX40_0 DSP_L_X48Y165/DSP_NE2A0_3 DSP_L_X48Y165/DSP_SE2A0_0 DSP_L_X48Y170/DSP_0_A3 DSP_L_X48Y170/DSP_IMUX17_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_IMUX40 INT_INTERFACE_L_X48Y165/INT_INTERFACE_SE2A0 INT_INTERFACE_L_X48Y168/INT_INTERFACE_NE2A0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_IMUX17 INT_L_X48Y165/IMUX_L40 INT_L_X48Y165/SE2END0 INT_L_X48Y167/NE2END_S3_0 INT_L_X48Y168/NE2END0 INT_L_X48Y168/NN2BEG0 INT_L_X48Y169/NN2A0 INT_L_X48Y169/NN2END_S2_0 INT_L_X48Y170/IMUX_L17 INT_L_X48Y170/NN2END0 INT_R_X47Y165/SE2A0 INT_R_X47Y166/SE2BEG0 INT_R_X47Y166/SL1END0 INT_R_X47Y167/LOGIC_OUTS22 INT_R_X47Y167/NE2BEG0 INT_R_X47Y167/SL1BEG0 INT_R_X47Y168/NE2A0 VBRK_X118Y172/VBRK_SE2A0 VBRK_X118Y175/VBRK_NE2A0 
pips: CLBLM_R_X47Y167/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_L_X48Y165/DSP_L.DSP_IMUX40_0->DSP_0_B3 DSP_L_X48Y170/DSP_L.DSP_IMUX17_0->DSP_0_A3 INT_L_X48Y165/INT_L.SE2END0->>IMUX_L40 INT_L_X48Y168/INT_L.NE2END0->>NN2BEG0 INT_L_X48Y170/INT_L.NN2END0->>IMUX_L17 INT_R_X47Y166/INT_R.SL1END0->>SE2BEG0 INT_R_X47Y167/INT_R.LOGIC_OUTS22->>NE2BEG0 INT_R_X47Y167/INT_R.LOGIC_OUTS22->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_15_n_0 - 
wires: CLBLM_R_X47Y165/CLBLM_SE2A2 CLBLM_R_X47Y168/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y168/CLBLM_M_AMUX CLBLM_R_X47Y169/CLBLM_NE2A2 DSP_L_X48Y165/DSP_0_B2 DSP_L_X48Y165/DSP_IMUX36_0 DSP_L_X48Y165/DSP_NE2A2_4 DSP_L_X48Y165/DSP_SE2A2_0 DSP_L_X48Y170/DSP_0_A2 DSP_L_X48Y170/DSP_IMUX21_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_IMUX36 INT_INTERFACE_L_X48Y165/INT_INTERFACE_SE2A2 INT_INTERFACE_L_X48Y169/INT_INTERFACE_NE2A2 INT_INTERFACE_L_X48Y170/INT_INTERFACE_IMUX21 INT_L_X48Y165/IMUX_L36 INT_L_X48Y165/SE2END2 INT_L_X48Y169/NE2END2 INT_L_X48Y169/NR1BEG2 INT_L_X48Y170/IMUX_L21 INT_L_X48Y170/NR1END2 INT_R_X47Y165/SE2A2 INT_R_X47Y166/SE2BEG2 INT_R_X47Y166/SS2END2 INT_R_X47Y167/SS2A2 INT_R_X47Y168/LOGIC_OUTS20 INT_R_X47Y168/NE2BEG2 INT_R_X47Y168/SS2BEG2 INT_R_X47Y169/NE2A2 VBRK_X118Y172/VBRK_SE2A2 VBRK_X118Y176/VBRK_NE2A2 
pips: CLBLM_R_X47Y168/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_L_X48Y165/DSP_L.DSP_IMUX36_0->DSP_0_B2 DSP_L_X48Y170/DSP_L.DSP_IMUX21_0->DSP_0_A2 INT_L_X48Y165/INT_L.SE2END2->>IMUX_L36 INT_L_X48Y169/INT_L.NE2END2->>NR1BEG2 INT_L_X48Y170/INT_L.NR1END2->>IMUX_L21 INT_R_X47Y166/INT_R.SS2END2->>SE2BEG2 INT_R_X47Y168/INT_R.LOGIC_OUTS20->>NE2BEG2 INT_R_X47Y168/INT_R.LOGIC_OUTS20->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_16_n_0 - 
wires: CLBLM_R_X47Y165/CLBLM_ER1BEG1 CLBLM_R_X47Y171/CLBLM_NW2A1 CLBLM_R_X49Y168/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y168/CLBLM_M_AMUX DSP_L_X48Y165/DSP_0_B1 DSP_L_X48Y165/DSP_ER1BEG1_0 DSP_L_X48Y165/DSP_IMUX34_0 DSP_L_X48Y170/DSP_0_A1 DSP_L_X48Y170/DSP_IMUX19_0 DSP_L_X48Y170/DSP_NW2A1_1 INT_INTERFACE_L_X48Y165/INT_INTERFACE_ER1BEG1 INT_INTERFACE_L_X48Y165/INT_INTERFACE_IMUX34 INT_INTERFACE_L_X48Y170/INT_INTERFACE_IMUX19 INT_INTERFACE_L_X48Y171/INT_INTERFACE_NW2A1 INT_L_X48Y165/ER1END1 INT_L_X48Y165/IMUX_L34 INT_L_X48Y170/IMUX_L19 INT_L_X48Y170/NW2BEG1 INT_L_X48Y170/WR1END1 INT_L_X48Y171/NW2A1 INT_R_X47Y165/ER1BEG1 INT_R_X47Y165/SS6END0 INT_R_X47Y166/SS6E0 INT_R_X47Y167/SS6D0 INT_R_X47Y168/SS6C0 INT_R_X47Y169/SS6B0 INT_R_X47Y170/SS6A0 INT_R_X47Y171/NW2END1 INT_R_X47Y171/SS6BEG0 INT_R_X49Y168/LOGIC_OUTS20 INT_R_X49Y168/NL1BEG1 INT_R_X49Y169/NL1BEG0 INT_R_X49Y169/NL1END1 INT_R_X49Y169/NL1END_S3_0 INT_R_X49Y170/NL1END0 INT_R_X49Y170/WR1BEG1 VBRK_X118Y172/VBRK_ER1BEG1 VBRK_X118Y178/VBRK_NW2A1 
pips: CLBLM_R_X49Y168/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_L_X48Y165/DSP_L.DSP_IMUX34_0->DSP_0_B1 DSP_L_X48Y170/DSP_L.DSP_IMUX19_0->DSP_0_A1 INT_L_X48Y165/INT_L.ER1END1->>IMUX_L34 INT_L_X48Y170/INT_L.WR1END1->>IMUX_L19 INT_L_X48Y170/INT_L.WR1END1->>NW2BEG1 INT_R_X47Y165/INT_R.SS6END0->>ER1BEG1 INT_R_X47Y171/INT_R.NW2END1->>SS6BEG0 INT_R_X49Y168/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X49Y169/INT_R.NL1END1->>NL1BEG0 INT_R_X49Y170/INT_R.NL1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_17_n_0 - 
wires: CLBLM_R_X49Y168/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y168/CLBLM_L_AMUX DSP_L_X48Y165/DSP_0_B0 DSP_L_X48Y165/DSP_IMUX22_0 DSP_L_X48Y170/DSP_0_A0 DSP_L_X48Y170/DSP_IMUX23_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_IMUX22 INT_INTERFACE_L_X48Y170/INT_INTERFACE_IMUX23 INT_L_X48Y165/IMUX_L22 INT_L_X48Y165/WL1END2 INT_L_X48Y170/IMUX_L23 INT_L_X48Y170/WR1END3 INT_R_X49Y165/SR1END3 INT_R_X49Y165/WL1BEG2 INT_R_X49Y166/SR1BEG3 INT_R_X49Y166/SR1END_N3_3 INT_R_X49Y166/SS2END2 INT_R_X49Y167/SS2A2 INT_R_X49Y168/LOGIC_OUTS16 INT_R_X49Y168/NN2BEG2 INT_R_X49Y168/SS2BEG2 INT_R_X49Y169/NN2A2 INT_R_X49Y170/NN2END2 INT_R_X49Y170/WR1BEG3 
pips: CLBLM_R_X49Y168/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_L_X48Y165/DSP_L.DSP_IMUX22_0->DSP_0_B0 DSP_L_X48Y170/DSP_L.DSP_IMUX23_0->DSP_0_A0 INT_L_X48Y165/INT_L.WL1END2->>IMUX_L22 INT_L_X48Y170/INT_L.WR1END3->>IMUX_L23 INT_R_X49Y165/INT_R.SR1END3->>WL1BEG2 INT_R_X49Y166/INT_R.SS2END2->>SR1BEG3 INT_R_X49Y168/INT_R.LOGIC_OUTS16->>NN2BEG2 INT_R_X49Y168/INT_R.LOGIC_OUTS16->>SS2BEG2 INT_R_X49Y170/INT_R.NN2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

<const1> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 213, 

VCC_2 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 1153, 

GND_2 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 601, 

RSTA - 
wires: BRAM_INT_INTERFACE_L_X38Y179/INT_INTERFACE_WW4C1 BRAM_INT_INTERFACE_L_X44Y180/INT_INTERFACE_NE2A1 BRAM_L_X38Y175/BRAM_WW4C1_4 BRAM_L_X44Y180/BRAM_NE2A1_0 CLBLL_L_X40Y179/CLBLL_WW4A1 CLBLL_L_X42Y179/CLBLL_LOGIC_OUTS8 CLBLL_L_X42Y179/CLBLL_L_A CLBLL_L_X42Y179/CLBLL_WW2A0 CLBLL_R_X45Y180/CLBLL_EE4A1 CLBLM_L_X36Y179/CLBLM_WR1END2 CLBLM_L_X36Y187/CLBLM_NE2A2 CLBLM_L_X36Y188/CLBLM_CTRL0 CLBLM_L_X36Y188/CLBLM_L_SR CLBLM_L_X36Y189/CLBLM_CTRL0 CLBLM_L_X36Y189/CLBLM_L_SR CLBLM_L_X36Y189/CLBLM_WR1END3 CLBLM_L_X36Y190/CLBLM_CTRL0 CLBLM_L_X36Y190/CLBLM_L_SR CLBLM_L_X36Y191/CLBLM_CTRL0 CLBLM_L_X36Y191/CLBLM_L_SR CLBLM_L_X36Y192/CLBLM_CTRL0 CLBLM_L_X36Y192/CLBLM_L_SR CLBLM_L_X36Y193/CLBLM_CTRL0 CLBLM_L_X36Y193/CLBLM_L_SR CLBLM_L_X36Y194/CLBLM_CTRL0 CLBLM_L_X36Y194/CLBLM_L_SR CLBLM_L_X36Y194/CLBLM_WR1END2 CLBLM_L_X36Y195/CLBLM_CTRL0 CLBLM_L_X36Y195/CLBLM_L_SR CLBLM_L_X36Y196/CLBLM_CTRL0 CLBLM_L_X36Y196/CLBLM_L_SR CLBLM_L_X46Y180/CLBLM_EE4A1 CLBLM_R_X37Y179/CLBLM_WW4C1 CLBLM_R_X39Y179/CLBLM_WW4A1 CLBLM_R_X41Y179/CLBLM_WW2A0 CLBLM_R_X43Y180/CLBLM_NE2A1 CLBLM_R_X47Y174/CLBLM_ER1BEG2 CLBLM_R_X47Y174/CLBLM_SW2A1 CLBLM_R_X47Y180/CLBLM_EE4C1 CLBLM_R_X47Y182/CLBLM_CTRL0 CLBLM_R_X47Y182/CLBLM_L_SR CLBLM_R_X47Y182/CLBLM_WR1END2 CLBLM_R_X47Y184/CLBLM_EL1BEG1 CLBLM_R_X47Y185/CLBLM_CTRL0 CLBLM_R_X47Y185/CLBLM_L_SR CLBLM_R_X47Y188/CLBLM_CTRL0 CLBLM_R_X47Y188/CLBLM_L_SR CLBLM_R_X49Y179/CLBLM_CTRL1 CLBLM_R_X49Y179/CLBLM_M_SR CLBLM_R_X49Y180/CLBLM_CTRL0 CLBLM_R_X49Y180/CLBLM_CTRL1 CLBLM_R_X49Y180/CLBLM_L_SR CLBLM_R_X49Y180/CLBLM_M_SR CLBLM_R_X49Y181/CLBLM_CTRL0 CLBLM_R_X49Y181/CLBLM_CTRL1 CLBLM_R_X49Y181/CLBLM_L_SR CLBLM_R_X49Y181/CLBLM_M_SR CLBLM_R_X49Y182/CLBLM_CTRL0 CLBLM_R_X49Y182/CLBLM_CTRL1 CLBLM_R_X49Y182/CLBLM_L_SR CLBLM_R_X49Y182/CLBLM_M_SR CLBLM_R_X49Y183/CLBLM_CTRL0 CLBLM_R_X49Y183/CLBLM_CTRL1 CLBLM_R_X49Y183/CLBLM_L_SR CLBLM_R_X49Y183/CLBLM_M_SR CLBLM_R_X49Y184/CLBLM_CTRL0 CLBLM_R_X49Y184/CLBLM_CTRL1 CLBLM_R_X49Y184/CLBLM_L_SR CLBLM_R_X49Y184/CLBLM_M_SR CLBLM_R_X49Y185/CLBLM_CTRL0 CLBLM_R_X49Y185/CLBLM_CTRL1 CLBLM_R_X49Y185/CLBLM_L_SR CLBLM_R_X49Y185/CLBLM_M_SR CLBLM_R_X49Y186/CLBLM_CTRL0 CLBLM_R_X49Y186/CLBLM_CTRL1 CLBLM_R_X49Y186/CLBLM_L_SR CLBLM_R_X49Y186/CLBLM_M_SR CLBLM_R_X49Y187/CLBLM_CTRL0 CLBLM_R_X49Y187/CLBLM_CTRL1 CLBLM_R_X49Y187/CLBLM_L_SR CLBLM_R_X49Y187/CLBLM_M_SR DSP_L_X48Y165/DSP_0_RSTA DSP_L_X48Y165/DSP_0_RSTB DSP_L_X48Y165/DSP_1_RSTA DSP_L_X48Y165/DSP_1_RSTB DSP_L_X48Y165/DSP_CTRL0_2 DSP_L_X48Y165/DSP_CTRL1_0 DSP_L_X48Y165/DSP_CTRL1_2 DSP_L_X48Y165/DSP_CTRL1_4 DSP_L_X48Y170/DSP_0_RSTA DSP_L_X48Y170/DSP_0_RSTB DSP_L_X48Y170/DSP_1_RSTA DSP_L_X48Y170/DSP_1_RSTB DSP_L_X48Y170/DSP_CTRL0_2 DSP_L_X48Y170/DSP_CTRL1_0 DSP_L_X48Y170/DSP_CTRL1_2 DSP_L_X48Y170/DSP_CTRL1_4 DSP_L_X48Y170/DSP_ER1BEG2_4 DSP_L_X48Y170/DSP_SW2A1_4 DSP_L_X48Y180/DSP_EE4C1_0 DSP_L_X48Y180/DSP_EL1BEG1_4 DSP_L_X48Y180/DSP_WR1END2_2 DSP_L_X48Y185/DSP_0_RSTA DSP_L_X48Y185/DSP_0_RSTB DSP_L_X48Y185/DSP_1_RSTA DSP_L_X48Y185/DSP_1_RSTB DSP_L_X48Y185/DSP_CTRL0_2 DSP_L_X48Y185/DSP_CTRL1_0 DSP_L_X48Y185/DSP_CTRL1_2 DSP_L_X48Y185/DSP_CTRL1_4 DSP_L_X48Y190/DSP_0_RSTA DSP_L_X48Y190/DSP_0_RSTB DSP_L_X48Y190/DSP_1_RSTA DSP_L_X48Y190/DSP_1_RSTB DSP_L_X48Y190/DSP_CTRL0_2 DSP_L_X48Y190/DSP_CTRL1_0 DSP_L_X48Y190/DSP_CTRL1_2 DSP_L_X48Y190/DSP_CTRL1_4 DSP_R_X35Y165/DSP_0_RSTA DSP_R_X35Y165/DSP_0_RSTB DSP_R_X35Y165/DSP_1_RSTA DSP_R_X35Y165/DSP_1_RSTB DSP_R_X35Y165/DSP_CTRL0_2 DSP_R_X35Y165/DSP_CTRL1_0 DSP_R_X35Y165/DSP_CTRL1_2 DSP_R_X35Y165/DSP_CTRL1_4 DSP_R_X35Y170/DSP_0_RSTA DSP_R_X35Y170/DSP_0_RSTB DSP_R_X35Y170/DSP_1_RSTA DSP_R_X35Y170/DSP_1_RSTB DSP_R_X35Y170/DSP_CTRL0_2 DSP_R_X35Y170/DSP_CTRL1_0 DSP_R_X35Y170/DSP_CTRL1_2 DSP_R_X35Y170/DSP_CTRL1_4 DSP_R_X35Y175/DSP_0_RSTA DSP_R_X35Y175/DSP_0_RSTB DSP_R_X35Y175/DSP_1_RSTB DSP_R_X35Y175/DSP_CTRL0_2 DSP_R_X35Y175/DSP_CTRL1_0 DSP_R_X35Y175/DSP_CTRL1_4 DSP_R_X35Y175/DSP_WR1END2_4 DSP_R_X35Y180/DSP_0_RSTA DSP_R_X35Y180/DSP_0_RSTB DSP_R_X35Y180/DSP_1_RSTA DSP_R_X35Y180/DSP_1_RSTB DSP_R_X35Y180/DSP_CTRL0_2 DSP_R_X35Y180/DSP_CTRL1_0 DSP_R_X35Y180/DSP_CTRL1_2 DSP_R_X35Y180/DSP_CTRL1_4 DSP_R_X35Y185/DSP_0_RSTA DSP_R_X35Y185/DSP_0_RSTB DSP_R_X35Y185/DSP_1_RSTA DSP_R_X35Y185/DSP_1_RSTB DSP_R_X35Y185/DSP_CTRL0_2 DSP_R_X35Y185/DSP_CTRL1_0 DSP_R_X35Y185/DSP_CTRL1_2 DSP_R_X35Y185/DSP_CTRL1_4 DSP_R_X35Y185/DSP_NE2A2_2 DSP_R_X35Y185/DSP_WR1END3_4 DSP_R_X35Y190/DSP_0_RSTA DSP_R_X35Y190/DSP_0_RSTB DSP_R_X35Y190/DSP_1_RSTB DSP_R_X35Y190/DSP_CTRL0_2 DSP_R_X35Y190/DSP_CTRL1_0 DSP_R_X35Y190/DSP_CTRL1_4 DSP_R_X35Y190/DSP_WR1END2_4 HCLK_L_X121Y182/HCLK_SS2A1 HCLK_L_X121Y182/HCLK_SW2END1 HCLK_L_X85Y182/HCLK_SL1END1 INT_INTERFACE_L_X48Y165/INT_INTERFACE_CTRL1 INT_INTERFACE_L_X48Y167/INT_INTERFACE_CTRL0 INT_INTERFACE_L_X48Y167/INT_INTERFACE_CTRL1 INT_INTERFACE_L_X48Y169/INT_INTERFACE_CTRL1 INT_INTERFACE_L_X48Y170/INT_INTERFACE_CTRL1 INT_INTERFACE_L_X48Y172/INT_INTERFACE_CTRL0 INT_INTERFACE_L_X48Y172/INT_INTERFACE_CTRL1 INT_INTERFACE_L_X48Y174/INT_INTERFACE_CTRL1 INT_INTERFACE_L_X48Y174/INT_INTERFACE_ER1BEG2 INT_INTERFACE_L_X48Y174/INT_INTERFACE_SW2A1 INT_INTERFACE_L_X48Y180/INT_INTERFACE_EE4C1 INT_INTERFACE_L_X48Y182/INT_INTERFACE_WR1END2 INT_INTERFACE_L_X48Y184/INT_INTERFACE_EL1BEG1 INT_INTERFACE_L_X48Y185/INT_INTERFACE_CTRL1 INT_INTERFACE_L_X48Y187/INT_INTERFACE_CTRL0 INT_INTERFACE_L_X48Y187/INT_INTERFACE_CTRL1 INT_INTERFACE_L_X48Y189/INT_INTERFACE_CTRL1 INT_INTERFACE_L_X48Y190/INT_INTERFACE_CTRL1 INT_INTERFACE_L_X48Y192/INT_INTERFACE_CTRL0 INT_INTERFACE_L_X48Y192/INT_INTERFACE_CTRL1 INT_INTERFACE_L_X48Y194/INT_INTERFACE_CTRL1 INT_INTERFACE_R_X35Y165/INT_INTERFACE_CTRL1 INT_INTERFACE_R_X35Y167/INT_INTERFACE_CTRL0 INT_INTERFACE_R_X35Y167/INT_INTERFACE_CTRL1 INT_INTERFACE_R_X35Y169/INT_INTERFACE_CTRL1 INT_INTERFACE_R_X35Y170/INT_INTERFACE_CTRL1 INT_INTERFACE_R_X35Y172/INT_INTERFACE_CTRL0 INT_INTERFACE_R_X35Y172/INT_INTERFACE_CTRL1 INT_INTERFACE_R_X35Y174/INT_INTERFACE_CTRL1 INT_INTERFACE_R_X35Y175/INT_INTERFACE_CTRL1 INT_INTERFACE_R_X35Y177/INT_INTERFACE_CTRL0 INT_INTERFACE_R_X35Y179/INT_INTERFACE_CTRL1 INT_INTERFACE_R_X35Y179/INT_INTERFACE_WR1END2 INT_INTERFACE_R_X35Y180/INT_INTERFACE_CTRL1 INT_INTERFACE_R_X35Y182/INT_INTERFACE_CTRL0 INT_INTERFACE_R_X35Y182/INT_INTERFACE_CTRL1 INT_INTERFACE_R_X35Y184/INT_INTERFACE_CTRL1 INT_INTERFACE_R_X35Y185/INT_INTERFACE_CTRL1 INT_INTERFACE_R_X35Y187/INT_INTERFACE_CTRL0 INT_INTERFACE_R_X35Y187/INT_INTERFACE_CTRL1 INT_INTERFACE_R_X35Y187/INT_INTERFACE_NE2A2 INT_INTERFACE_R_X35Y189/INT_INTERFACE_CTRL1 INT_INTERFACE_R_X35Y189/INT_INTERFACE_WR1END3 INT_INTERFACE_R_X35Y190/INT_INTERFACE_CTRL1 INT_INTERFACE_R_X35Y192/INT_INTERFACE_CTRL0 INT_INTERFACE_R_X35Y194/INT_INTERFACE_CTRL1 INT_INTERFACE_R_X35Y194/INT_INTERFACE_WR1END2 INT_L_X34Y165/ER1BEG2 INT_L_X34Y165/SS2END1 INT_L_X34Y166/SS2A1 INT_L_X34Y167/ER1BEG2 INT_L_X34Y167/SS2BEG1 INT_L_X34Y167/SS2END1 INT_L_X34Y168/SS2A1 INT_L_X34Y169/ER1BEG2 INT_L_X34Y169/SL1END1 INT_L_X34Y169/SS2BEG1 INT_L_X34Y170/ER1BEG2 INT_L_X34Y170/SL1BEG1 INT_L_X34Y170/SS2END1 INT_L_X34Y171/SS2A1 INT_L_X34Y172/ER1BEG2 INT_L_X34Y172/SS2BEG1 INT_L_X34Y172/SS2END1 INT_L_X34Y173/SS2A1 INT_L_X34Y174/ER1BEG2 INT_L_X34Y174/SL1END1 INT_L_X34Y174/SS2BEG1 INT_L_X34Y175/ER1BEG2 INT_L_X34Y175/SL1BEG1 INT_L_X34Y175/SS2END1 INT_L_X34Y176/SS2A1 INT_L_X34Y177/ER1BEG2 INT_L_X34Y177/SL1END1 INT_L_X34Y177/SS2BEG1 INT_L_X34Y178/SL1BEG1 INT_L_X34Y178/SW2END1 INT_L_X36Y179/WR1BEG2 INT_L_X36Y179/WW4END1 INT_L_X36Y187/NE2END2 INT_L_X36Y187/NR1BEG2 INT_L_X36Y188/CTRL_L0 INT_L_X36Y188/NR1BEG2 INT_L_X36Y188/NR1END2 INT_L_X36Y189/CTRL_L0 INT_L_X36Y189/NR1BEG2 INT_L_X36Y189/NR1END2 INT_L_X36Y189/WR1BEG3 INT_L_X36Y190/CTRL_L0 INT_L_X36Y190/NR1BEG2 INT_L_X36Y190/NR1END2 INT_L_X36Y191/CTRL_L0 INT_L_X36Y191/NR1BEG2 INT_L_X36Y191/NR1END2 INT_L_X36Y192/CTRL_L0 INT_L_X36Y192/NR1BEG2 INT_L_X36Y192/NR1END2 INT_L_X36Y193/CTRL_L0 INT_L_X36Y193/NL1BEG1 INT_L_X36Y193/NR1BEG2 INT_L_X36Y193/NR1END2 INT_L_X36Y194/CTRL_L0 INT_L_X36Y194/NL1END1 INT_L_X36Y194/NR1BEG2 INT_L_X36Y194/NR1END2 INT_L_X36Y194/WR1BEG2 INT_L_X36Y195/CTRL_L0 INT_L_X36Y195/NR1BEG2 INT_L_X36Y195/NR1END2 INT_L_X36Y196/CTRL_L0 INT_L_X36Y196/NR1END2 INT_L_X38Y179/WW4B1 INT_L_X40Y179/WW2END0 INT_L_X40Y179/WW4BEG1 INT_L_X42Y179/ER1BEG1 INT_L_X42Y179/LOGIC_OUTS_L8 INT_L_X42Y179/WW2BEG0 INT_L_X44Y180/EE4BEG1 INT_L_X44Y180/NE2END1 INT_L_X46Y180/EE4B1 INT_L_X48Y165/CTRL_L1 INT_L_X48Y165/SR1END2 INT_L_X48Y166/SR1BEG2 INT_L_X48Y166/SS2END1 INT_L_X48Y167/CTRL_L0 INT_L_X48Y167/CTRL_L1 INT_L_X48Y167/SR1END2 INT_L_X48Y167/SS2A1 INT_L_X48Y168/SR1BEG2 INT_L_X48Y168/SS2BEG1 INT_L_X48Y168/SS2END1 INT_L_X48Y169/CTRL_L1 INT_L_X48Y169/SR1END2 INT_L_X48Y169/SS2A1 INT_L_X48Y170/CTRL_L1 INT_L_X48Y170/SL1END1 INT_L_X48Y170/SR1BEG2 INT_L_X48Y170/SR1END2 INT_L_X48Y170/SS2BEG1 INT_L_X48Y171/SL1BEG1 INT_L_X48Y171/SR1BEG2 INT_L_X48Y171/SS2END1 INT_L_X48Y172/CTRL_L0 INT_L_X48Y172/CTRL_L1 INT_L_X48Y172/SR1END2 INT_L_X48Y172/SS2A1 INT_L_X48Y173/SR1BEG2 INT_L_X48Y173/SS2BEG1 INT_L_X48Y173/SS2END1 INT_L_X48Y174/CTRL_L1 INT_L_X48Y174/ER1END2 INT_L_X48Y174/SS2A1 INT_L_X48Y174/SW2A1 INT_L_X48Y175/SS2BEG1 INT_L_X48Y175/SS2END1 INT_L_X48Y175/SW2BEG1 INT_L_X48Y176/SS2A1 INT_L_X48Y177/SS2BEG1 INT_L_X48Y177/SS2END1 INT_L_X48Y178/SS2A1 INT_L_X48Y179/ER1BEG2 INT_L_X48Y179/SL1END1 INT_L_X48Y179/SS2BEG1 INT_L_X48Y180/EE4END1 INT_L_X48Y180/ER1BEG2 INT_L_X48Y180/NN2BEG1 INT_L_X48Y180/SL1BEG1 INT_L_X48Y181/NN2A1 INT_L_X48Y182/NN2END1 INT_L_X48Y182/WR1BEG2 INT_L_X48Y184/EL1END1 INT_L_X48Y184/NR1BEG1 INT_L_X48Y185/CTRL_L1 INT_L_X48Y185/GFAN0 INT_L_X48Y185/NN2BEG1 INT_L_X48Y185/NR1END1 INT_L_X48Y186/NN2A1 INT_L_X48Y187/BYP_ALT4 INT_L_X48Y187/BYP_BOUNCE4 INT_L_X48Y187/CTRL_L0 INT_L_X48Y187/CTRL_L1 INT_L_X48Y187/NN2END1 INT_L_X48Y189/CTRL_L1 INT_L_X48Y189/NN2BEG2 INT_L_X48Y189/WR1END2 INT_L_X48Y190/CTRL_L1 INT_L_X48Y190/NN2A2 INT_L_X48Y190/WR1END2 INT_L_X48Y191/NN2END2 INT_L_X48Y191/NR1BEG2 INT_L_X48Y192/CTRL_L0 INT_L_X48Y192/CTRL_L1 INT_L_X48Y192/NR1BEG2 INT_L_X48Y192/NR1END2 INT_L_X48Y193/NR1BEG2 INT_L_X48Y193/NR1END2 INT_L_X48Y194/CTRL_L1 INT_L_X48Y194/NR1END2 INT_R_X35Y165/CTRL1 INT_R_X35Y165/ER1END2 INT_R_X35Y167/CTRL0 INT_R_X35Y167/CTRL1 INT_R_X35Y167/ER1END2 INT_R_X35Y169/CTRL1 INT_R_X35Y169/ER1END2 INT_R_X35Y170/CTRL1 INT_R_X35Y170/ER1END2 INT_R_X35Y172/CTRL0 INT_R_X35Y172/CTRL1 INT_R_X35Y172/ER1END2 INT_R_X35Y174/CTRL1 INT_R_X35Y174/ER1END2 INT_R_X35Y175/CTRL1 INT_R_X35Y175/ER1END2 INT_R_X35Y177/CTRL0 INT_R_X35Y177/ER1END2 INT_R_X35Y178/SW2A1 INT_R_X35Y179/CTRL1 INT_R_X35Y179/NN2BEG2 INT_R_X35Y179/SW2BEG1 INT_R_X35Y179/WR1END2 INT_R_X35Y180/CTRL1 INT_R_X35Y180/NN2A2 INT_R_X35Y180/SR1END2 INT_R_X35Y181/NN2END2 INT_R_X35Y181/NR1BEG2 INT_R_X35Y181/SR1BEG2 INT_R_X35Y182/CTRL0 INT_R_X35Y182/CTRL1 INT_R_X35Y182/NR1BEG2 INT_R_X35Y182/NR1END2 INT_R_X35Y183/NR1BEG2 INT_R_X35Y183/NR1END2 INT_R_X35Y184/CTRL1 INT_R_X35Y184/NN2BEG2 INT_R_X35Y184/NR1BEG2 INT_R_X35Y184/NR1END2 INT_R_X35Y185/CTRL1 INT_R_X35Y185/NN2A2 INT_R_X35Y185/NR1END2 INT_R_X35Y186/NE2BEG2 INT_R_X35Y186/NN2END2 INT_R_X35Y186/NR1BEG2 INT_R_X35Y187/CTRL0 INT_R_X35Y187/CTRL1 INT_R_X35Y187/NE2A2 INT_R_X35Y187/NN2BEG2 INT_R_X35Y187/NR1END2 INT_R_X35Y188/NN2A2 INT_R_X35Y189/CTRL1 INT_R_X35Y189/FAN_ALT1 INT_R_X35Y189/FAN_BOUNCE1 INT_R_X35Y189/NN2END2 INT_R_X35Y189/NR1BEG2 INT_R_X35Y189/WR1END3 INT_R_X35Y190/CTRL1 INT_R_X35Y190/NR1BEG2 INT_R_X35Y190/NR1END2 INT_R_X35Y191/NR1BEG2 INT_R_X35Y191/NR1END2 INT_R_X35Y192/CTRL0 INT_R_X35Y192/NR1END2 INT_R_X35Y194/CTRL1 INT_R_X35Y194/WR1END2 INT_R_X37Y179/WW4C1 INT_R_X39Y179/WW4A1 INT_R_X41Y179/WW2A0 INT_R_X43Y179/ER1END1 INT_R_X43Y179/NE2BEG1 INT_R_X43Y180/NE2A1 INT_R_X45Y180/EE4A1 INT_R_X47Y174/ER1BEG2 INT_R_X47Y174/SW2END1 INT_R_X47Y180/EE4C1 INT_R_X47Y182/CTRL0 INT_R_X47Y182/NN2BEG2 INT_R_X47Y182/WR1END2 INT_R_X47Y183/NN2A2 INT_R_X47Y184/EL1BEG1 INT_R_X47Y184/NN2END2 INT_R_X47Y184/NR1BEG2 INT_R_X47Y185/CTRL0 INT_R_X47Y185/NN2BEG2 INT_R_X47Y185/NR1END2 INT_R_X47Y186/NN2A2 INT_R_X47Y187/NN2END2 INT_R_X47Y187/NR1BEG2 INT_R_X47Y188/CTRL0 INT_R_X47Y188/NR1END2 INT_R_X49Y179/CTRL1 INT_R_X49Y179/ER1END2 INT_R_X49Y180/CTRL0 INT_R_X49Y180/CTRL1 INT_R_X49Y180/ER1END2 INT_R_X49Y180/NR1BEG2 INT_R_X49Y181/CTRL0 INT_R_X49Y181/CTRL1 INT_R_X49Y181/NR1BEG2 INT_R_X49Y181/NR1END2 INT_R_X49Y182/CTRL0 INT_R_X49Y182/CTRL1 INT_R_X49Y182/NR1BEG2 INT_R_X49Y182/NR1END2 INT_R_X49Y183/CTRL0 INT_R_X49Y183/CTRL1 INT_R_X49Y183/NR1BEG2 INT_R_X49Y183/NR1END2 INT_R_X49Y184/CTRL0 INT_R_X49Y184/CTRL1 INT_R_X49Y184/NN2BEG2 INT_R_X49Y184/NR1BEG2 INT_R_X49Y184/NR1END2 INT_R_X49Y185/CTRL0 INT_R_X49Y185/CTRL1 INT_R_X49Y185/NN2A2 INT_R_X49Y185/NN2BEG2 INT_R_X49Y185/NR1END2 INT_R_X49Y186/CTRL0 INT_R_X49Y186/CTRL1 INT_R_X49Y186/NN2A2 INT_R_X49Y186/NN2BEG2 INT_R_X49Y186/NN2END2 INT_R_X49Y186/SR1END2 INT_R_X49Y187/CTRL0 INT_R_X49Y187/CTRL1 INT_R_X49Y187/NN2A2 INT_R_X49Y187/NN2END2 INT_R_X49Y187/SR1BEG2 INT_R_X49Y187/SR1END2 INT_R_X49Y188/NL1BEG1 INT_R_X49Y188/NN2END2 INT_R_X49Y188/SR1BEG2 INT_R_X49Y189/NL1END1 INT_R_X49Y189/NR1BEG1 INT_R_X49Y189/WR1BEG2 INT_R_X49Y190/NR1END1 INT_R_X49Y190/WR1BEG2 VBRK_X113Y188/VBRK_EE4A1 VBRK_X118Y181/VBRK_ER1BEG2 VBRK_X118Y181/VBRK_SW2A1 VBRK_X118Y188/VBRK_EE4C1 VBRK_X118Y190/VBRK_WR1END2 VBRK_X118Y192/VBRK_EL1BEG1 VBRK_X89Y187/VBRK_WR1END2 VBRK_X89Y195/VBRK_NE2A2 VBRK_X89Y197/VBRK_WR1END3 VBRK_X89Y202/VBRK_WR1END2 VBRK_X99Y187/VBRK_WW4A1 
pips: CLBLL_L_X42Y179/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X36Y188/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y189/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y190/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y191/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y192/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y193/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y194/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y195/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y196/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X47Y182/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X47Y185/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X47Y188/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X49Y179/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X49Y180/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X49Y180/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X49Y181/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X49Y181/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X49Y182/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X49Y182/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X49Y183/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X49Y183/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X49Y184/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X49Y184/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X49Y185/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X49Y185/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X49Y186/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X49Y186/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X49Y187/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X49Y187/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR DSP_L_X48Y165/DSP_L.DSP_CTRL0_2->DSP_0_RSTB DSP_L_X48Y165/DSP_L.DSP_CTRL1_0->DSP_0_RSTA DSP_L_X48Y165/DSP_L.DSP_CTRL1_2->DSP_1_RSTA DSP_L_X48Y165/DSP_L.DSP_CTRL1_4->DSP_1_RSTB DSP_L_X48Y170/DSP_L.DSP_CTRL0_2->DSP_0_RSTB DSP_L_X48Y170/DSP_L.DSP_CTRL1_0->DSP_0_RSTA DSP_L_X48Y170/DSP_L.DSP_CTRL1_2->DSP_1_RSTA DSP_L_X48Y170/DSP_L.DSP_CTRL1_4->DSP_1_RSTB DSP_L_X48Y185/DSP_L.DSP_CTRL0_2->DSP_0_RSTB DSP_L_X48Y185/DSP_L.DSP_CTRL1_0->DSP_0_RSTA DSP_L_X48Y185/DSP_L.DSP_CTRL1_2->DSP_1_RSTA DSP_L_X48Y185/DSP_L.DSP_CTRL1_4->DSP_1_RSTB DSP_L_X48Y190/DSP_L.DSP_CTRL0_2->DSP_0_RSTB DSP_L_X48Y190/DSP_L.DSP_CTRL1_0->DSP_0_RSTA DSP_L_X48Y190/DSP_L.DSP_CTRL1_2->DSP_1_RSTA DSP_L_X48Y190/DSP_L.DSP_CTRL1_4->DSP_1_RSTB DSP_R_X35Y165/DSP_R.DSP_CTRL0_2->DSP_0_RSTB DSP_R_X35Y165/DSP_R.DSP_CTRL1_0->DSP_0_RSTA DSP_R_X35Y165/DSP_R.DSP_CTRL1_2->DSP_1_RSTA DSP_R_X35Y165/DSP_R.DSP_CTRL1_4->DSP_1_RSTB DSP_R_X35Y170/DSP_R.DSP_CTRL0_2->DSP_0_RSTB DSP_R_X35Y170/DSP_R.DSP_CTRL1_0->DSP_0_RSTA DSP_R_X35Y170/DSP_R.DSP_CTRL1_2->DSP_1_RSTA DSP_R_X35Y170/DSP_R.DSP_CTRL1_4->DSP_1_RSTB DSP_R_X35Y175/DSP_R.DSP_CTRL0_2->DSP_0_RSTB DSP_R_X35Y175/DSP_R.DSP_CTRL1_0->DSP_0_RSTA DSP_R_X35Y175/DSP_R.DSP_CTRL1_4->DSP_1_RSTB DSP_R_X35Y180/DSP_R.DSP_CTRL0_2->DSP_0_RSTB DSP_R_X35Y180/DSP_R.DSP_CTRL1_0->DSP_0_RSTA DSP_R_X35Y180/DSP_R.DSP_CTRL1_2->DSP_1_RSTA DSP_R_X35Y180/DSP_R.DSP_CTRL1_4->DSP_1_RSTB DSP_R_X35Y185/DSP_R.DSP_CTRL0_2->DSP_0_RSTB DSP_R_X35Y185/DSP_R.DSP_CTRL1_0->DSP_0_RSTA DSP_R_X35Y185/DSP_R.DSP_CTRL1_2->DSP_1_RSTA DSP_R_X35Y185/DSP_R.DSP_CTRL1_4->DSP_1_RSTB DSP_R_X35Y190/DSP_R.DSP_CTRL0_2->DSP_0_RSTB DSP_R_X35Y190/DSP_R.DSP_CTRL1_0->DSP_0_RSTA DSP_R_X35Y190/DSP_R.DSP_CTRL1_4->DSP_1_RSTB INT_L_X34Y165/INT_L.SS2END1->>ER1BEG2 INT_L_X34Y167/INT_L.SS2END1->>ER1BEG2 INT_L_X34Y167/INT_L.SS2END1->>SS2BEG1 INT_L_X34Y169/INT_L.SL1END1->>ER1BEG2 INT_L_X34Y169/INT_L.SL1END1->>SS2BEG1 INT_L_X34Y170/INT_L.SS2END1->>ER1BEG2 INT_L_X34Y170/INT_L.SS2END1->>SL1BEG1 INT_L_X34Y172/INT_L.SS2END1->>ER1BEG2 INT_L_X34Y172/INT_L.SS2END1->>SS2BEG1 INT_L_X34Y174/INT_L.SL1END1->>ER1BEG2 INT_L_X34Y174/INT_L.SL1END1->>SS2BEG1 INT_L_X34Y175/INT_L.SS2END1->>ER1BEG2 INT_L_X34Y175/INT_L.SS2END1->>SL1BEG1 INT_L_X34Y177/INT_L.SL1END1->>ER1BEG2 INT_L_X34Y177/INT_L.SL1END1->>SS2BEG1 INT_L_X34Y178/INT_L.SW2END1->>SL1BEG1 INT_L_X36Y179/INT_L.WW4END1->>WR1BEG2 INT_L_X36Y187/INT_L.NE2END2->>NR1BEG2 INT_L_X36Y188/INT_L.NR1END2->>CTRL_L0 INT_L_X36Y188/INT_L.NR1END2->>NR1BEG2 INT_L_X36Y189/INT_L.NR1END2->>CTRL_L0 INT_L_X36Y189/INT_L.NR1END2->>NR1BEG2 INT_L_X36Y189/INT_L.NR1END2->>WR1BEG3 INT_L_X36Y190/INT_L.NR1END2->>CTRL_L0 INT_L_X36Y190/INT_L.NR1END2->>NR1BEG2 INT_L_X36Y191/INT_L.NR1END2->>CTRL_L0 INT_L_X36Y191/INT_L.NR1END2->>NR1BEG2 INT_L_X36Y192/INT_L.NR1END2->>CTRL_L0 INT_L_X36Y192/INT_L.NR1END2->>NR1BEG2 INT_L_X36Y193/INT_L.NR1END2->>CTRL_L0 INT_L_X36Y193/INT_L.NR1END2->>NL1BEG1 INT_L_X36Y193/INT_L.NR1END2->>NR1BEG2 INT_L_X36Y194/INT_L.NL1END1->>WR1BEG2 INT_L_X36Y194/INT_L.NR1END2->>CTRL_L0 INT_L_X36Y194/INT_L.NR1END2->>NR1BEG2 INT_L_X36Y195/INT_L.NR1END2->>CTRL_L0 INT_L_X36Y195/INT_L.NR1END2->>NR1BEG2 INT_L_X36Y196/INT_L.NR1END2->>CTRL_L0 INT_L_X40Y179/INT_L.WW2END0->>WW4BEG1 INT_L_X42Y179/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_L_X42Y179/INT_L.LOGIC_OUTS_L8->>WW2BEG0 INT_L_X44Y180/INT_L.NE2END1->>EE4BEG1 INT_L_X48Y165/INT_L.SR1END2->>CTRL_L1 INT_L_X48Y166/INT_L.SS2END1->>SR1BEG2 INT_L_X48Y167/INT_L.SR1END2->>CTRL_L0 INT_L_X48Y167/INT_L.SR1END2->>CTRL_L1 INT_L_X48Y168/INT_L.SS2END1->>SR1BEG2 INT_L_X48Y168/INT_L.SS2END1->>SS2BEG1 INT_L_X48Y169/INT_L.SR1END2->>CTRL_L1 INT_L_X48Y170/INT_L.SL1END1->>SR1BEG2 INT_L_X48Y170/INT_L.SL1END1->>SS2BEG1 INT_L_X48Y170/INT_L.SR1END2->>CTRL_L1 INT_L_X48Y171/INT_L.SS2END1->>SL1BEG1 INT_L_X48Y171/INT_L.SS2END1->>SR1BEG2 INT_L_X48Y172/INT_L.SR1END2->>CTRL_L0 INT_L_X48Y172/INT_L.SR1END2->>CTRL_L1 INT_L_X48Y173/INT_L.SS2END1->>SR1BEG2 INT_L_X48Y173/INT_L.SS2END1->>SS2BEG1 INT_L_X48Y174/INT_L.ER1END2->>CTRL_L1 INT_L_X48Y175/INT_L.SS2END1->>SS2BEG1 INT_L_X48Y175/INT_L.SS2END1->>SW2BEG1 INT_L_X48Y177/INT_L.SS2END1->>SS2BEG1 INT_L_X48Y179/INT_L.SL1END1->>ER1BEG2 INT_L_X48Y179/INT_L.SL1END1->>SS2BEG1 INT_L_X48Y180/INT_L.EE4END1->>ER1BEG2 INT_L_X48Y180/INT_L.EE4END1->>NN2BEG1 INT_L_X48Y180/INT_L.EE4END1->>SL1BEG1 INT_L_X48Y182/INT_L.NN2END1->>WR1BEG2 INT_L_X48Y184/INT_L.EL1END1->>NR1BEG1 INT_L_X48Y185/INT_L.GFAN0->>CTRL_L1 INT_L_X48Y185/INT_L.NR1END1->>GFAN0 INT_L_X48Y185/INT_L.NR1END1->>NN2BEG1 INT_L_X48Y187/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X48Y187/INT_L.BYP_BOUNCE4->>CTRL_L0 INT_L_X48Y187/INT_L.BYP_BOUNCE4->>CTRL_L1 INT_L_X48Y187/INT_L.NN2END1->>BYP_ALT4 INT_L_X48Y189/INT_L.WR1END2->>CTRL_L1 INT_L_X48Y189/INT_L.WR1END2->>NN2BEG2 INT_L_X48Y190/INT_L.WR1END2->>CTRL_L1 INT_L_X48Y191/INT_L.NN2END2->>NR1BEG2 INT_L_X48Y192/INT_L.NR1END2->>CTRL_L0 INT_L_X48Y192/INT_L.NR1END2->>CTRL_L1 INT_L_X48Y192/INT_L.NR1END2->>NR1BEG2 INT_L_X48Y193/INT_L.NR1END2->>NR1BEG2 INT_L_X48Y194/INT_L.NR1END2->>CTRL_L1 INT_R_X35Y165/INT_R.ER1END2->>CTRL1 INT_R_X35Y167/INT_R.ER1END2->>CTRL0 INT_R_X35Y167/INT_R.ER1END2->>CTRL1 INT_R_X35Y169/INT_R.ER1END2->>CTRL1 INT_R_X35Y170/INT_R.ER1END2->>CTRL1 INT_R_X35Y172/INT_R.ER1END2->>CTRL0 INT_R_X35Y172/INT_R.ER1END2->>CTRL1 INT_R_X35Y174/INT_R.ER1END2->>CTRL1 INT_R_X35Y175/INT_R.ER1END2->>CTRL1 INT_R_X35Y177/INT_R.ER1END2->>CTRL0 INT_R_X35Y179/INT_R.WR1END2->>CTRL1 INT_R_X35Y179/INT_R.WR1END2->>NN2BEG2 INT_R_X35Y179/INT_R.WR1END2->>SW2BEG1 INT_R_X35Y180/INT_R.SR1END2->>CTRL1 INT_R_X35Y181/INT_R.NN2END2->>NR1BEG2 INT_R_X35Y181/INT_R.NN2END2->>SR1BEG2 INT_R_X35Y182/INT_R.NR1END2->>CTRL0 INT_R_X35Y182/INT_R.NR1END2->>CTRL1 INT_R_X35Y182/INT_R.NR1END2->>NR1BEG2 INT_R_X35Y183/INT_R.NR1END2->>NR1BEG2 INT_R_X35Y184/INT_R.NR1END2->>CTRL1 INT_R_X35Y184/INT_R.NR1END2->>NN2BEG2 INT_R_X35Y184/INT_R.NR1END2->>NR1BEG2 INT_R_X35Y185/INT_R.NR1END2->>CTRL1 INT_R_X35Y186/INT_R.NN2END2->>NE2BEG2 INT_R_X35Y186/INT_R.NN2END2->>NR1BEG2 INT_R_X35Y187/INT_R.NR1END2->>CTRL0 INT_R_X35Y187/INT_R.NR1END2->>CTRL1 INT_R_X35Y187/INT_R.NR1END2->>NN2BEG2 INT_R_X35Y189/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X35Y189/INT_R.FAN_BOUNCE1->>CTRL1 INT_R_X35Y189/INT_R.NN2END2->>NR1BEG2 INT_R_X35Y189/INT_R.WR1END3->>FAN_ALT1 INT_R_X35Y190/INT_R.NR1END2->>CTRL1 INT_R_X35Y190/INT_R.NR1END2->>NR1BEG2 INT_R_X35Y191/INT_R.NR1END2->>NR1BEG2 INT_R_X35Y192/INT_R.NR1END2->>CTRL0 INT_R_X35Y194/INT_R.WR1END2->>CTRL1 INT_R_X43Y179/INT_R.ER1END1->>NE2BEG1 INT_R_X47Y174/INT_R.SW2END1->>ER1BEG2 INT_R_X47Y182/INT_R.WR1END2->>CTRL0 INT_R_X47Y182/INT_R.WR1END2->>NN2BEG2 INT_R_X47Y184/INT_R.NN2END2->>EL1BEG1 INT_R_X47Y184/INT_R.NN2END2->>NR1BEG2 INT_R_X47Y185/INT_R.NR1END2->>CTRL0 INT_R_X47Y185/INT_R.NR1END2->>NN2BEG2 INT_R_X47Y187/INT_R.NN2END2->>NR1BEG2 INT_R_X47Y188/INT_R.NR1END2->>CTRL0 INT_R_X49Y179/INT_R.ER1END2->>CTRL1 INT_R_X49Y180/INT_R.ER1END2->>CTRL0 INT_R_X49Y180/INT_R.ER1END2->>CTRL1 INT_R_X49Y180/INT_R.ER1END2->>NR1BEG2 INT_R_X49Y181/INT_R.NR1END2->>CTRL0 INT_R_X49Y181/INT_R.NR1END2->>CTRL1 INT_R_X49Y181/INT_R.NR1END2->>NR1BEG2 INT_R_X49Y182/INT_R.NR1END2->>CTRL0 INT_R_X49Y182/INT_R.NR1END2->>CTRL1 INT_R_X49Y182/INT_R.NR1END2->>NR1BEG2 INT_R_X49Y183/INT_R.NR1END2->>CTRL0 INT_R_X49Y183/INT_R.NR1END2->>CTRL1 INT_R_X49Y183/INT_R.NR1END2->>NR1BEG2 INT_R_X49Y184/INT_R.NR1END2->>CTRL0 INT_R_X49Y184/INT_R.NR1END2->>CTRL1 INT_R_X49Y184/INT_R.NR1END2->>NN2BEG2 INT_R_X49Y184/INT_R.NR1END2->>NR1BEG2 INT_R_X49Y185/INT_R.NR1END2->>CTRL0 INT_R_X49Y185/INT_R.NR1END2->>CTRL1 INT_R_X49Y185/INT_R.NR1END2->>NN2BEG2 INT_R_X49Y186/INT_R.NN2END2->>NN2BEG2 INT_R_X49Y186/INT_R.SR1END2->>CTRL0 INT_R_X49Y186/INT_R.SR1END2->>CTRL1 INT_R_X49Y187/INT_R.NN2END2->>SR1BEG2 INT_R_X49Y187/INT_R.SR1END2->>CTRL0 INT_R_X49Y187/INT_R.SR1END2->>CTRL1 INT_R_X49Y188/INT_R.NN2END2->>NL1BEG1 INT_R_X49Y188/INT_R.NN2END2->>SR1BEG2 INT_R_X49Y189/INT_R.NL1END1->>NR1BEG1 INT_R_X49Y189/INT_R.NL1END1->>WR1BEG2 INT_R_X49Y190/INT_R.NR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 135, 

d_reg[1]0__0_n_77 - 
wires: CLBLM_R_X47Y172/CLBLM_NW4A3 CLBLM_R_X47Y176/CLBLM_IMUX21 CLBLM_R_X47Y176/CLBLM_L_C4 DSP_L_X48Y170/DSP_1_P28 DSP_L_X48Y170/DSP_LOGIC_OUTS_B7_2 DSP_L_X48Y170/DSP_NW4A3_2 HCLK_R_X116Y182/HCLK_NW6C3 INT_INTERFACE_L_X48Y172/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y172/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_INTERFACE_L_X48Y172/INT_INTERFACE_NW4A3 INT_L_X46Y176/EL1BEG2 INT_L_X46Y176/NW6END3 INT_L_X48Y172/LOGIC_OUTS_L7 INT_L_X48Y172/NW6BEG3 INT_R_X47Y172/NW6A3 INT_R_X47Y173/NW6B3 INT_R_X47Y174/NW6C3 INT_R_X47Y175/NW6D3 INT_R_X47Y176/EL1END2 INT_R_X47Y176/IMUX21 INT_R_X47Y176/NW6E3 VBRK_X118Y179/VBRK_NW4A3 
pips: CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 DSP_L_X48Y170/DSP_L.DSP_1_P28->DSP_LOGIC_OUTS_B7_2 INT_INTERFACE_L_X48Y172/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X46Y176/INT_L.NW6END3->>EL1BEG2 INT_L_X48Y172/INT_L.LOGIC_OUTS_L7->>NW6BEG3 INT_R_X47Y176/INT_R.EL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_78 - 
wires: CLBLM_R_X47Y171/CLBLM_NW4A0 CLBLM_R_X47Y176/CLBLM_IMUX16 CLBLM_R_X47Y176/CLBLM_L_B3 DSP_L_X48Y170/DSP_1_P27 DSP_L_X48Y170/DSP_LOGIC_OUTS_B0_1 DSP_L_X48Y170/DSP_NW4A0_1 HCLK_L_X115Y182/HCLK_NW6END_S0_0 HCLK_R_X116Y182/HCLK_NW6D0 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L0 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L_B0 INT_INTERFACE_L_X48Y171/INT_INTERFACE_NW4A0 INT_L_X46Y174/NW6END_S0_0 INT_L_X46Y175/NE2BEG0 INT_L_X46Y175/NW6END0 INT_L_X46Y176/NE2A0 INT_L_X48Y171/LOGIC_OUTS_L0 INT_L_X48Y171/NW6BEG0 INT_R_X47Y171/NW6A0 INT_R_X47Y172/NW6B0 INT_R_X47Y173/NW6C0 INT_R_X47Y174/NW6D0 INT_R_X47Y175/NE2END_S3_0 INT_R_X47Y175/NW6E0 INT_R_X47Y176/IMUX16 INT_R_X47Y176/NE2END0 VBRK_X118Y178/VBRK_NW4A0 
pips: CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 DSP_L_X48Y170/DSP_L.DSP_1_P27->DSP_LOGIC_OUTS_B0_1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 INT_L_X46Y175/INT_L.NW6END0->>NE2BEG0 INT_L_X48Y171/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_R_X47Y176/INT_R.NE2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_79 - 
wires: CLBLM_R_X47Y171/CLBLM_NW4A2 CLBLM_R_X47Y176/CLBLM_IMUX5 CLBLM_R_X47Y176/CLBLM_L_A6 DSP_L_X48Y170/DSP_1_P26 DSP_L_X48Y170/DSP_LOGIC_OUTS_B2_1 DSP_L_X48Y170/DSP_NW4A2_1 HCLK_R_X116Y182/HCLK_NW6D2 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L2 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L_B2 INT_INTERFACE_L_X48Y171/INT_INTERFACE_NW4A2 INT_L_X46Y175/NE2BEG2 INT_L_X46Y175/NW6END2 INT_L_X46Y176/NE2A2 INT_L_X48Y171/LOGIC_OUTS_L2 INT_L_X48Y171/NW6BEG2 INT_R_X47Y171/NW6A2 INT_R_X47Y172/NW6B2 INT_R_X47Y173/NW6C2 INT_R_X47Y174/NW6D2 INT_R_X47Y175/NW6E2 INT_R_X47Y176/IMUX5 INT_R_X47Y176/NE2END2 VBRK_X118Y178/VBRK_NW4A2 
pips: CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 DSP_L_X48Y170/DSP_L.DSP_1_P26->DSP_LOGIC_OUTS_B2_1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 INT_L_X46Y175/INT_L.NW6END2->>NE2BEG2 INT_L_X48Y171/INT_L.LOGIC_OUTS_L2->>NW6BEG2 INT_R_X47Y176/INT_R.NE2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_80 - 
wires: CLBLM_R_X47Y171/CLBLM_NW4A1 CLBLM_R_X47Y175/CLBLM_IMUX46 CLBLM_R_X47Y175/CLBLM_L_D5 DSP_L_X48Y170/DSP_1_P25 DSP_L_X48Y170/DSP_LOGIC_OUTS_B5_1 DSP_L_X48Y170/DSP_NW4A1_1 HCLK_R_X116Y182/HCLK_NW6D1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L5 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L_B5 INT_INTERFACE_L_X48Y171/INT_INTERFACE_NW4A1 INT_L_X46Y175/EL1BEG3 INT_L_X46Y175/NL1BEG0 INT_L_X46Y175/NL1END_S3_0 INT_L_X46Y175/NW6END1 INT_L_X46Y176/EL1BEG_N3 INT_L_X46Y176/NL1END0 INT_L_X48Y171/LOGIC_OUTS_L5 INT_L_X48Y171/NW6BEG1 INT_R_X47Y171/NW6A1 INT_R_X47Y172/NW6B1 INT_R_X47Y173/NW6C1 INT_R_X47Y174/NW6D1 INT_R_X47Y175/EL1END3 INT_R_X47Y175/IMUX46 INT_R_X47Y175/NW6E1 VBRK_X118Y178/VBRK_NW4A1 
pips: CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 DSP_L_X48Y170/DSP_L.DSP_1_P25->DSP_LOGIC_OUTS_B5_1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 INT_L_X46Y175/INT_L.NW6END1->>NL1BEG0 INT_L_X46Y176/INT_L.NL1END0->>EL1BEG_N3 INT_L_X48Y171/INT_L.LOGIC_OUTS_L5->>NW6BEG1 INT_R_X47Y175/INT_R.EL1END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_81 - 
wires: CLBLM_R_X47Y175/CLBLM_IMUX30 CLBLM_R_X47Y175/CLBLM_L_C5 CLBLM_R_X47Y175/CLBLM_NW2A3 DSP_L_X48Y170/DSP_1_P24 DSP_L_X48Y170/DSP_LOGIC_OUTS_B7_1 DSP_L_X48Y175/DSP_NW2A3_0 HCLK_L_X121Y182/HCLK_NW2A3 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_INTERFACE_L_X48Y175/INT_INTERFACE_NW2A3 INT_L_X48Y171/LOGIC_OUTS_L7 INT_L_X48Y171/NN2BEG3 INT_L_X48Y172/NN2A3 INT_L_X48Y173/NN2END3 INT_L_X48Y173/NR1BEG3 INT_L_X48Y174/NR1END3 INT_L_X48Y174/NW2BEG3 INT_L_X48Y175/NW2A3 INT_R_X47Y175/IMUX30 INT_R_X47Y175/NW2END3 VBRK_X118Y183/VBRK_NW2A3 
pips: CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 DSP_L_X48Y170/DSP_L.DSP_1_P24->DSP_LOGIC_OUTS_B7_1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X48Y171/INT_L.LOGIC_OUTS_L7->>NN2BEG3 INT_L_X48Y173/INT_L.NN2END3->>NR1BEG3 INT_L_X48Y174/INT_L.NR1END3->>NW2BEG3 INT_R_X47Y175/INT_R.NW2END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_82 - 
wires: CLBLM_R_X47Y170/CLBLM_WW2A0 CLBLM_R_X47Y174/CLBLM_NE4C1 CLBLM_R_X47Y175/CLBLM_IMUX25 CLBLM_R_X47Y175/CLBLM_L_B5 CLBLM_R_X47Y175/CLBLM_NW2A1 DSP_L_X48Y170/DSP_1_P23 DSP_L_X48Y170/DSP_LOGIC_OUTS_B0_0 DSP_L_X48Y170/DSP_NE4C1_4 DSP_L_X48Y170/DSP_WW2A0_0 DSP_L_X48Y175/DSP_NW2A1_0 HCLK_L_X121Y182/HCLK_NW2A1 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L_B0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_WW2A0 INT_INTERFACE_L_X48Y174/INT_INTERFACE_NE4C1 INT_INTERFACE_L_X48Y175/INT_INTERFACE_NW2A1 INT_L_X46Y170/NE6BEG1 INT_L_X46Y170/WW2END0 INT_L_X48Y170/LOGIC_OUTS_L0 INT_L_X48Y170/WW2BEG0 INT_L_X48Y174/NE6END1 INT_L_X48Y174/NW2BEG1 INT_L_X48Y175/NW2A1 INT_R_X47Y170/NE6A1 INT_R_X47Y170/WW2A0 INT_R_X47Y171/NE6B1 INT_R_X47Y172/NE6C1 INT_R_X47Y173/NE6D1 INT_R_X47Y174/NE6E1 INT_R_X47Y175/IMUX25 INT_R_X47Y175/NW2END1 VBRK_X118Y177/VBRK_WW2A0 VBRK_X118Y181/VBRK_NE4C1 VBRK_X118Y183/VBRK_NW2A1 
pips: CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 DSP_L_X48Y170/DSP_L.DSP_1_P23->DSP_LOGIC_OUTS_B0_0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 INT_L_X46Y170/INT_L.WW2END0->>NE6BEG1 INT_L_X48Y170/INT_L.LOGIC_OUTS_L0->>WW2BEG0 INT_L_X48Y174/INT_L.NE6END1->>NW2BEG1 INT_R_X47Y175/INT_R.NW2END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_83 - 
wires: CLBLM_R_X47Y170/CLBLM_NW4A2 CLBLM_R_X47Y175/CLBLM_IMUX5 CLBLM_R_X47Y175/CLBLM_L_A6 DSP_L_X48Y170/DSP_1_P22 DSP_L_X48Y170/DSP_LOGIC_OUTS_B2_0 DSP_L_X48Y170/DSP_NW4A2_0 HCLK_L_X115Y182/HCLK_NE2BEG2 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L2 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L_B2 INT_INTERFACE_L_X48Y170/INT_INTERFACE_NW4A2 INT_L_X46Y174/NE2BEG2 INT_L_X46Y174/NW6END2 INT_L_X46Y175/NE2A2 INT_L_X48Y170/LOGIC_OUTS_L2 INT_L_X48Y170/NW6BEG2 INT_R_X47Y170/NW6A2 INT_R_X47Y171/NW6B2 INT_R_X47Y172/NW6C2 INT_R_X47Y173/NW6D2 INT_R_X47Y174/NW6E2 INT_R_X47Y175/IMUX5 INT_R_X47Y175/NE2END2 VBRK_X118Y177/VBRK_NW4A2 
pips: CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 DSP_L_X48Y170/DSP_L.DSP_1_P22->DSP_LOGIC_OUTS_B2_0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 INT_L_X46Y174/INT_L.NW6END2->>NE2BEG2 INT_L_X48Y170/INT_L.LOGIC_OUTS_L2->>NW6BEG2 INT_R_X47Y175/INT_R.NE2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_84 - 
wires: CLBLM_R_X47Y170/CLBLM_WL1END0 CLBLM_R_X47Y174/CLBLM_IMUX42 CLBLM_R_X47Y174/CLBLM_L_D6 DSP_L_X48Y170/DSP_1_P21 DSP_L_X48Y170/DSP_LOGIC_OUTS_B5_0 DSP_L_X48Y170/DSP_WL1END0_0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L5 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L_B5 INT_INTERFACE_L_X48Y170/INT_INTERFACE_WL1END0 INT_L_X48Y170/LOGIC_OUTS_L5 INT_L_X48Y170/WL1BEG0 INT_R_X47Y170/NN2BEG1 INT_R_X47Y170/WL1END0 INT_R_X47Y171/NN2A1 INT_R_X47Y172/NN2BEG1 INT_R_X47Y172/NN2END1 INT_R_X47Y173/NN2A1 INT_R_X47Y174/IMUX42 INT_R_X47Y174/NN2END1 VBRK_X118Y177/VBRK_WL1END0 
pips: CLBLM_R_X47Y174/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 DSP_L_X48Y170/DSP_L.DSP_1_P21->DSP_LOGIC_OUTS_B5_0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 INT_L_X48Y170/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X47Y170/INT_R.WL1END0->>NN2BEG1 INT_R_X47Y172/INT_R.NN2END1->>NN2BEG1 INT_R_X47Y174/INT_R.NN2END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_85 - 
wires: CLBLM_R_X47Y171/CLBLM_NW2A3 CLBLM_R_X47Y174/CLBLM_IMUX30 CLBLM_R_X47Y174/CLBLM_L_C5 DSP_L_X48Y170/DSP_1_P20 DSP_L_X48Y170/DSP_LOGIC_OUTS_B7_0 DSP_L_X48Y170/DSP_NW2A3_1 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_INTERFACE_L_X48Y171/INT_INTERFACE_NW2A3 INT_L_X48Y170/LOGIC_OUTS_L7 INT_L_X48Y170/NW2BEG3 INT_L_X48Y171/NW2A3 INT_R_X47Y171/NN2BEG3 INT_R_X47Y171/NW2END3 INT_R_X47Y172/NN2A3 INT_R_X47Y173/NN2END3 INT_R_X47Y173/NR1BEG3 INT_R_X47Y174/IMUX30 INT_R_X47Y174/NR1END3 VBRK_X118Y178/VBRK_NW2A3 
pips: CLBLM_R_X47Y174/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 DSP_L_X48Y170/DSP_L.DSP_1_P20->DSP_LOGIC_OUTS_B7_0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X48Y170/INT_L.LOGIC_OUTS_L7->>NW2BEG3 INT_R_X47Y171/INT_R.NW2END3->>NN2BEG3 INT_R_X47Y173/INT_R.NN2END3->>NR1BEG3 INT_R_X47Y174/INT_R.NR1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_86 - 
wires: CLBLM_R_X47Y174/CLBLM_IMUX25 CLBLM_R_X47Y174/CLBLM_L_B5 CLBLM_R_X47Y174/CLBLM_WR1END1 DSP_L_X48Y170/DSP_1_P19 DSP_L_X48Y170/DSP_LOGIC_OUTS_B4_4 DSP_L_X48Y170/DSP_WR1END1_4 INT_INTERFACE_L_X48Y174/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y174/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_INTERFACE_L_X48Y174/INT_INTERFACE_WR1END1 INT_L_X48Y174/LOGIC_OUTS_L4 INT_L_X48Y174/WR1BEG1 INT_R_X47Y174/IMUX25 INT_R_X47Y174/WR1END1 VBRK_X118Y181/VBRK_WR1END1 
pips: CLBLM_R_X47Y174/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 DSP_L_X48Y170/DSP_L.DSP_1_P19->DSP_LOGIC_OUTS_B4_4 INT_INTERFACE_L_X48Y174/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y174/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X47Y174/INT_R.WR1END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_87 - 
wires: CLBLM_R_X47Y174/CLBLM_IMUX5 CLBLM_R_X47Y174/CLBLM_L_A6 CLBLM_R_X47Y175/CLBLM_NW2A2 DSP_L_X48Y170/DSP_1_P18 DSP_L_X48Y170/DSP_LOGIC_OUTS_B6_4 DSP_L_X48Y175/DSP_NW2A2_0 HCLK_L_X121Y182/HCLK_NW2A2 HCLK_R_X116Y182/HCLK_SR1END2 INT_INTERFACE_L_X48Y174/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y174/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_INTERFACE_L_X48Y175/INT_INTERFACE_NW2A2 INT_L_X48Y174/LOGIC_OUTS_L6 INT_L_X48Y174/NW2BEG2 INT_L_X48Y175/NW2A2 INT_R_X47Y174/IMUX5 INT_R_X47Y174/SR1END2 INT_R_X47Y175/NW2END2 INT_R_X47Y175/SR1BEG2 VBRK_X118Y183/VBRK_NW2A2 
pips: CLBLM_R_X47Y174/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 DSP_L_X48Y170/DSP_L.DSP_1_P18->DSP_LOGIC_OUTS_B6_4 INT_INTERFACE_L_X48Y174/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y174/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_R_X47Y174/INT_R.SR1END2->>IMUX5 INT_R_X47Y175/INT_R.NW2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_88 - 
wires: CLBLM_R_X47Y173/CLBLM_IMUX42 CLBLM_R_X47Y173/CLBLM_L_D6 CLBLM_R_X47Y173/CLBLM_SW2A1 DSP_L_X48Y170/DSP_1_P17 DSP_L_X48Y170/DSP_LOGIC_OUTS_B1_4 DSP_L_X48Y170/DSP_SW2A1_3 INT_INTERFACE_L_X48Y173/INT_INTERFACE_SW2A1 INT_INTERFACE_L_X48Y174/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y174/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y173/SW2A1 INT_L_X48Y174/LOGIC_OUTS_L1 INT_L_X48Y174/SW2BEG1 INT_R_X47Y173/IMUX42 INT_R_X47Y173/SW2END1 VBRK_X118Y180/VBRK_SW2A1 
pips: CLBLM_R_X47Y173/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 DSP_L_X48Y170/DSP_L.DSP_1_P17->DSP_LOGIC_OUTS_B1_4 INT_INTERFACE_L_X48Y174/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y174/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_R_X47Y173/INT_R.SW2END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_89 - 
wires: CLBLM_R_X47Y173/CLBLM_IMUX30 CLBLM_R_X47Y173/CLBLM_L_C5 CLBLM_R_X47Y173/CLBLM_SW2A3 DSP_L_X48Y170/DSP_1_P16 DSP_L_X48Y170/DSP_LOGIC_OUTS_B3_4 DSP_L_X48Y170/DSP_SW2A3_3 INT_INTERFACE_L_X48Y173/INT_INTERFACE_SW2A3 INT_INTERFACE_L_X48Y174/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y174/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y173/SW2A3 INT_L_X48Y174/LOGIC_OUTS_L3 INT_L_X48Y174/SW2BEG3 INT_R_X47Y173/IMUX30 INT_R_X47Y173/SW2END3 INT_R_X47Y174/SW2END_N0_3 VBRK_X118Y180/VBRK_SW2A3 
pips: CLBLM_R_X47Y173/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 DSP_L_X48Y170/DSP_L.DSP_1_P16->DSP_LOGIC_OUTS_B3_4 INT_INTERFACE_L_X48Y174/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y174/INT_L.LOGIC_OUTS_L3->>SW2BEG3 INT_R_X47Y173/INT_R.SW2END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_90 - 
wires: CLBLM_R_X47Y173/CLBLM_IMUX25 CLBLM_R_X47Y173/CLBLM_L_B5 CLBLM_R_X47Y173/CLBLM_WR1END1 DSP_L_X48Y170/DSP_1_P15 DSP_L_X48Y170/DSP_LOGIC_OUTS_B4_3 DSP_L_X48Y170/DSP_WR1END1_3 INT_INTERFACE_L_X48Y173/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y173/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_INTERFACE_L_X48Y173/INT_INTERFACE_WR1END1 INT_L_X48Y173/LOGIC_OUTS_L4 INT_L_X48Y173/WR1BEG1 INT_R_X47Y173/IMUX25 INT_R_X47Y173/WR1END1 VBRK_X118Y180/VBRK_WR1END1 
pips: CLBLM_R_X47Y173/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 DSP_L_X48Y170/DSP_L.DSP_1_P15->DSP_LOGIC_OUTS_B4_3 INT_INTERFACE_L_X48Y173/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y173/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X47Y173/INT_R.WR1END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_91 - 
wires: CLBLM_R_X47Y173/CLBLM_IMUX5 CLBLM_R_X47Y173/CLBLM_L_A6 CLBLM_R_X47Y174/CLBLM_WR1END2 DSP_L_X48Y170/DSP_1_P14 DSP_L_X48Y170/DSP_LOGIC_OUTS_B6_3 DSP_L_X48Y170/DSP_WR1END2_4 INT_INTERFACE_L_X48Y173/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y173/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_INTERFACE_L_X48Y174/INT_INTERFACE_WR1END2 INT_L_X48Y173/LOGIC_OUTS_L6 INT_L_X48Y173/NL1BEG1 INT_L_X48Y174/NL1END1 INT_L_X48Y174/WR1BEG2 INT_R_X47Y173/IMUX5 INT_R_X47Y173/SR1END2 INT_R_X47Y174/SR1BEG2 INT_R_X47Y174/WR1END2 VBRK_X118Y181/VBRK_WR1END2 
pips: CLBLM_R_X47Y173/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 DSP_L_X48Y170/DSP_L.DSP_1_P14->DSP_LOGIC_OUTS_B6_3 INT_INTERFACE_L_X48Y173/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y173/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X48Y174/INT_L.NL1END1->>WR1BEG2 INT_R_X47Y173/INT_R.SR1END2->>IMUX5 INT_R_X47Y174/INT_R.WR1END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_92 - 
wires: CLBLM_R_X47Y172/CLBLM_IMUX42 CLBLM_R_X47Y172/CLBLM_L_D6 CLBLM_R_X47Y172/CLBLM_SW2A1 DSP_L_X48Y170/DSP_1_P13 DSP_L_X48Y170/DSP_LOGIC_OUTS_B1_3 DSP_L_X48Y170/DSP_SW2A1_2 INT_INTERFACE_L_X48Y172/INT_INTERFACE_SW2A1 INT_INTERFACE_L_X48Y173/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y173/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y172/SW2A1 INT_L_X48Y173/LOGIC_OUTS_L1 INT_L_X48Y173/SW2BEG1 INT_R_X47Y172/IMUX42 INT_R_X47Y172/SW2END1 VBRK_X118Y179/VBRK_SW2A1 
pips: CLBLM_R_X47Y172/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 DSP_L_X48Y170/DSP_L.DSP_1_P13->DSP_LOGIC_OUTS_B1_3 INT_INTERFACE_L_X48Y173/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y173/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_R_X47Y172/INT_R.SW2END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_93 - 
wires: CLBLM_R_X47Y172/CLBLM_IMUX30 CLBLM_R_X47Y172/CLBLM_L_C5 CLBLM_R_X47Y172/CLBLM_SW2A3 DSP_L_X48Y170/DSP_1_P12 DSP_L_X48Y170/DSP_LOGIC_OUTS_B3_3 DSP_L_X48Y170/DSP_SW2A3_2 INT_INTERFACE_L_X48Y172/INT_INTERFACE_SW2A3 INT_INTERFACE_L_X48Y173/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y173/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y172/SW2A3 INT_L_X48Y173/LOGIC_OUTS_L3 INT_L_X48Y173/SW2BEG3 INT_R_X47Y172/IMUX30 INT_R_X47Y172/SW2END3 INT_R_X47Y173/SW2END_N0_3 VBRK_X118Y179/VBRK_SW2A3 
pips: CLBLM_R_X47Y172/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 DSP_L_X48Y170/DSP_L.DSP_1_P12->DSP_LOGIC_OUTS_B3_3 INT_INTERFACE_L_X48Y173/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y173/INT_L.LOGIC_OUTS_L3->>SW2BEG3 INT_R_X47Y172/INT_R.SW2END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_94 - 
wires: CLBLM_R_X47Y172/CLBLM_IMUX25 CLBLM_R_X47Y172/CLBLM_L_B5 CLBLM_R_X47Y173/CLBLM_NW2A0 DSP_L_X48Y170/DSP_1_P11 DSP_L_X48Y170/DSP_LOGIC_OUTS_B4_2 DSP_L_X48Y170/DSP_NW2A0_3 INT_INTERFACE_L_X48Y172/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y172/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_INTERFACE_L_X48Y173/INT_INTERFACE_NW2A0 INT_L_X48Y172/LOGIC_OUTS_L4 INT_L_X48Y172/NW2BEG0 INT_L_X48Y173/NW2A0 INT_R_X47Y172/IMUX25 INT_R_X47Y172/NW2END_S0_0 INT_R_X47Y172/SR1BEG_S0 INT_R_X47Y173/NW2END0 VBRK_X118Y180/VBRK_NW2A0 
pips: CLBLM_R_X47Y172/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 DSP_L_X48Y170/DSP_L.DSP_1_P11->DSP_LOGIC_OUTS_B4_2 INT_INTERFACE_L_X48Y172/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y172/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X47Y172/INT_R.NW2END_S0_0->>SR1BEG_S0 INT_R_X47Y172/INT_R.SR1BEG_S0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_95 - 
wires: CLBLM_R_X47Y172/CLBLM_IMUX5 CLBLM_R_X47Y172/CLBLM_L_A6 CLBLM_R_X47Y173/CLBLM_NW2A2 DSP_L_X48Y170/DSP_1_P10 DSP_L_X48Y170/DSP_LOGIC_OUTS_B6_2 DSP_L_X48Y170/DSP_NW2A2_3 INT_INTERFACE_L_X48Y172/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y172/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_INTERFACE_L_X48Y173/INT_INTERFACE_NW2A2 INT_L_X48Y172/LOGIC_OUTS_L6 INT_L_X48Y172/NW2BEG2 INT_L_X48Y173/NW2A2 INT_R_X47Y172/IMUX5 INT_R_X47Y172/SR1END2 INT_R_X47Y173/NW2END2 INT_R_X47Y173/SR1BEG2 VBRK_X118Y180/VBRK_NW2A2 
pips: CLBLM_R_X47Y172/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 DSP_L_X48Y170/DSP_L.DSP_1_P10->DSP_LOGIC_OUTS_B6_2 INT_INTERFACE_L_X48Y172/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y172/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_R_X47Y172/INT_R.SR1END2->>IMUX5 INT_R_X47Y173/INT_R.NW2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_96 - 
wires: CLBLM_R_X47Y171/CLBLM_IMUX42 CLBLM_R_X47Y171/CLBLM_L_D6 CLBLM_R_X47Y171/CLBLM_SW2A1 DSP_L_X48Y170/DSP_1_P9 DSP_L_X48Y170/DSP_LOGIC_OUTS_B1_2 DSP_L_X48Y170/DSP_SW2A1_1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_SW2A1 INT_INTERFACE_L_X48Y172/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y172/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y171/SW2A1 INT_L_X48Y172/LOGIC_OUTS_L1 INT_L_X48Y172/SW2BEG1 INT_R_X47Y171/IMUX42 INT_R_X47Y171/SW2END1 VBRK_X118Y178/VBRK_SW2A1 
pips: CLBLM_R_X47Y171/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 DSP_L_X48Y170/DSP_L.DSP_1_P9->DSP_LOGIC_OUTS_B1_2 INT_INTERFACE_L_X48Y172/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y172/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_R_X47Y171/INT_R.SW2END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_97 - 
wires: CLBLM_R_X47Y171/CLBLM_IMUX30 CLBLM_R_X47Y171/CLBLM_L_C5 CLBLM_R_X47Y171/CLBLM_SW2A3 DSP_L_X48Y170/DSP_1_P8 DSP_L_X48Y170/DSP_LOGIC_OUTS_B3_2 DSP_L_X48Y170/DSP_SW2A3_1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_SW2A3 INT_INTERFACE_L_X48Y172/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y172/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y171/SW2A3 INT_L_X48Y172/LOGIC_OUTS_L3 INT_L_X48Y172/SW2BEG3 INT_R_X47Y171/IMUX30 INT_R_X47Y171/SW2END3 INT_R_X47Y172/SW2END_N0_3 VBRK_X118Y178/VBRK_SW2A3 
pips: CLBLM_R_X47Y171/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 DSP_L_X48Y170/DSP_L.DSP_1_P8->DSP_LOGIC_OUTS_B3_2 INT_INTERFACE_L_X48Y172/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y172/INT_L.LOGIC_OUTS_L3->>SW2BEG3 INT_R_X47Y171/INT_R.SW2END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_98 - 
wires: CLBLM_R_X47Y171/CLBLM_IMUX25 CLBLM_R_X47Y171/CLBLM_L_B5 CLBLM_R_X47Y171/CLBLM_WR1END1 DSP_L_X48Y170/DSP_1_P7 DSP_L_X48Y170/DSP_LOGIC_OUTS_B4_1 DSP_L_X48Y170/DSP_WR1END1_1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_INTERFACE_L_X48Y171/INT_INTERFACE_WR1END1 INT_L_X48Y171/LOGIC_OUTS_L4 INT_L_X48Y171/WR1BEG1 INT_R_X47Y171/IMUX25 INT_R_X47Y171/WR1END1 VBRK_X118Y178/VBRK_WR1END1 
pips: CLBLM_R_X47Y171/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 DSP_L_X48Y170/DSP_L.DSP_1_P7->DSP_LOGIC_OUTS_B4_1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y171/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X47Y171/INT_R.WR1END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_99 - 
wires: CLBLM_R_X47Y171/CLBLM_IMUX5 CLBLM_R_X47Y171/CLBLM_L_A6 CLBLM_R_X47Y172/CLBLM_NW2A2 DSP_L_X48Y170/DSP_1_P6 DSP_L_X48Y170/DSP_LOGIC_OUTS_B6_1 DSP_L_X48Y170/DSP_NW2A2_2 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_INTERFACE_L_X48Y172/INT_INTERFACE_NW2A2 INT_L_X48Y171/LOGIC_OUTS_L6 INT_L_X48Y171/NW2BEG2 INT_L_X48Y172/NW2A2 INT_R_X47Y171/IMUX5 INT_R_X47Y171/SR1END2 INT_R_X47Y172/NW2END2 INT_R_X47Y172/SR1BEG2 VBRK_X118Y179/VBRK_NW2A2 
pips: CLBLM_R_X47Y171/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 DSP_L_X48Y170/DSP_L.DSP_1_P6->DSP_LOGIC_OUTS_B6_1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y171/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_R_X47Y171/INT_R.SR1END2->>IMUX5 INT_R_X47Y172/INT_R.NW2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_100 - 
wires: CLBLM_R_X47Y170/CLBLM_IMUX42 CLBLM_R_X47Y170/CLBLM_L_D6 CLBLM_R_X47Y170/CLBLM_SW2A1 DSP_L_X48Y170/DSP_1_P5 DSP_L_X48Y170/DSP_LOGIC_OUTS_B1_1 DSP_L_X48Y170/DSP_SW2A1_0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_SW2A1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y170/SW2A1 INT_L_X48Y171/LOGIC_OUTS_L1 INT_L_X48Y171/SW2BEG1 INT_R_X47Y170/IMUX42 INT_R_X47Y170/SW2END1 VBRK_X118Y177/VBRK_SW2A1 
pips: CLBLM_R_X47Y170/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 DSP_L_X48Y170/DSP_L.DSP_1_P5->DSP_LOGIC_OUTS_B1_1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y171/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_R_X47Y170/INT_R.SW2END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_101 - 
wires: CLBLM_R_X47Y170/CLBLM_IMUX30 CLBLM_R_X47Y170/CLBLM_L_C5 CLBLM_R_X47Y170/CLBLM_SW2A3 DSP_L_X48Y170/DSP_1_P4 DSP_L_X48Y170/DSP_LOGIC_OUTS_B3_1 DSP_L_X48Y170/DSP_SW2A3_0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_SW2A3 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y171/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y170/SW2A3 INT_L_X48Y171/LOGIC_OUTS_L3 INT_L_X48Y171/SW2BEG3 INT_R_X47Y170/IMUX30 INT_R_X47Y170/SW2END3 INT_R_X47Y171/SW2END_N0_3 VBRK_X118Y177/VBRK_SW2A3 
pips: CLBLM_R_X47Y170/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 DSP_L_X48Y170/DSP_L.DSP_1_P4->DSP_LOGIC_OUTS_B3_1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y171/INT_L.LOGIC_OUTS_L3->>SW2BEG3 INT_R_X47Y170/INT_R.SW2END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_102 - 
wires: CLBLM_R_X47Y170/CLBLM_IMUX25 CLBLM_R_X47Y170/CLBLM_L_B5 CLBLM_R_X47Y170/CLBLM_WR1END1 DSP_L_X48Y170/DSP_1_P3 DSP_L_X48Y170/DSP_LOGIC_OUTS_B4_0 DSP_L_X48Y170/DSP_WR1END1_0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_INTERFACE_L_X48Y170/INT_INTERFACE_WR1END1 INT_L_X48Y170/LOGIC_OUTS_L4 INT_L_X48Y170/WR1BEG1 INT_R_X47Y170/IMUX25 INT_R_X47Y170/WR1END1 VBRK_X118Y177/VBRK_WR1END1 
pips: CLBLM_R_X47Y170/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 DSP_L_X48Y170/DSP_L.DSP_1_P3->DSP_LOGIC_OUTS_B4_0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y170/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X47Y170/INT_R.WR1END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_103 - 
wires: CLBLM_R_X47Y170/CLBLM_IMUX5 CLBLM_R_X47Y170/CLBLM_L_A6 CLBLM_R_X47Y171/CLBLM_NW2A2 DSP_L_X48Y170/DSP_1_P2 DSP_L_X48Y170/DSP_LOGIC_OUTS_B6_0 DSP_L_X48Y170/DSP_NW2A2_1 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_INTERFACE_L_X48Y171/INT_INTERFACE_NW2A2 INT_L_X48Y170/LOGIC_OUTS_L6 INT_L_X48Y170/NW2BEG2 INT_L_X48Y171/NW2A2 INT_R_X47Y170/IMUX5 INT_R_X47Y170/SR1END2 INT_R_X47Y171/NW2END2 INT_R_X47Y171/SR1BEG2 VBRK_X118Y178/VBRK_NW2A2 
pips: CLBLM_R_X47Y170/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 DSP_L_X48Y170/DSP_L.DSP_1_P2->DSP_LOGIC_OUTS_B6_0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y170/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_R_X47Y170/INT_R.SR1END2->>IMUX5 INT_R_X47Y171/INT_R.NW2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_104 - 
wires: CLBLM_R_X47Y169/CLBLM_IMUX42 CLBLM_R_X47Y169/CLBLM_L_D6 CLBLM_R_X47Y169/CLBLM_SW2A1 DSP_L_X48Y165/DSP_SW2A1_4 DSP_L_X48Y170/DSP_1_P1 DSP_L_X48Y170/DSP_LOGIC_OUTS_B1_0 INT_INTERFACE_L_X48Y169/INT_INTERFACE_SW2A1 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y169/SW2A1 INT_L_X48Y170/LOGIC_OUTS_L1 INT_L_X48Y170/SW2BEG1 INT_R_X47Y169/IMUX42 INT_R_X47Y169/SW2END1 VBRK_X118Y176/VBRK_SW2A1 
pips: CLBLM_R_X47Y169/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 DSP_L_X48Y170/DSP_L.DSP_1_P1->DSP_LOGIC_OUTS_B1_0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y170/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_R_X47Y169/INT_R.SW2END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__0_n_105 - 
wires: CLBLM_R_X47Y169/CLBLM_IMUX30 CLBLM_R_X47Y169/CLBLM_L_C5 CLBLM_R_X47Y169/CLBLM_SW2A3 DSP_L_X48Y165/DSP_SW2A3_4 DSP_L_X48Y170/DSP_1_P0 DSP_L_X48Y170/DSP_LOGIC_OUTS_B3_0 INT_INTERFACE_L_X48Y169/INT_INTERFACE_SW2A3 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y170/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y169/SW2A3 INT_L_X48Y170/LOGIC_OUTS_L3 INT_L_X48Y170/SW2BEG3 INT_R_X47Y169/IMUX30 INT_R_X47Y169/SW2END3 INT_R_X47Y170/SW2END_N0_3 VBRK_X118Y176/VBRK_SW2A3 
pips: CLBLM_R_X47Y169/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 DSP_L_X48Y170/DSP_L.DSP_1_P0->DSP_LOGIC_OUTS_B3_0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y170/INT_L.LOGIC_OUTS_L3->>SW2BEG3 INT_R_X47Y169/INT_R.SW2END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0_i_1__0_n_0 - 
wires: CLBLM_R_X47Y172/CLBLM_LOGIC_OUTS15 CLBLM_R_X47Y172/CLBLM_M_D CLBLM_R_X47Y173/CLBLM_ER1BEG0 DSP_L_X48Y165/DSP_1_B13 DSP_L_X48Y165/DSP_IMUX1_3 DSP_L_X48Y170/DSP_1_B13 DSP_L_X48Y170/DSP_ER1BEG0_3 DSP_L_X48Y170/DSP_IMUX1_3 INT_INTERFACE_L_X48Y168/INT_INTERFACE_IMUX1 INT_INTERFACE_L_X48Y173/INT_INTERFACE_ER1BEG0 INT_INTERFACE_L_X48Y173/INT_INTERFACE_IMUX1 INT_L_X48Y168/IMUX_L1 INT_L_X48Y168/SS2END0 INT_L_X48Y169/SS2A0 INT_L_X48Y170/SL1END0 INT_L_X48Y170/SS2BEG0 INT_L_X48Y171/SL1BEG0 INT_L_X48Y171/SS2END0 INT_L_X48Y172/SS2A0 INT_L_X48Y173/ER1END0 INT_L_X48Y173/IMUX_L1 INT_L_X48Y173/SS2BEG0 INT_R_X47Y172/ER1BEG_S0 INT_R_X47Y172/LOGIC_OUTS15 INT_R_X47Y173/ER1BEG0 VBRK_X118Y180/VBRK_ER1BEG0 
pips: CLBLM_R_X47Y172/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 DSP_L_X48Y165/DSP_L.DSP_IMUX1_3->DSP_1_B13 DSP_L_X48Y170/DSP_L.DSP_IMUX1_3->DSP_1_B13 INT_L_X48Y168/INT_L.SS2END0->>IMUX_L1 INT_L_X48Y170/INT_L.SL1END0->>SS2BEG0 INT_L_X48Y171/INT_L.SS2END0->>SL1BEG0 INT_L_X48Y173/INT_L.ER1END0->>IMUX_L1 INT_L_X48Y173/INT_L.ER1END0->>SS2BEG0 INT_R_X47Y172/INT_R.LOGIC_OUTS15->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_2__0_n_0 - 
wires: CLBLM_R_X49Y172/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y172/CLBLM_L_CMUX DSP_L_X48Y165/DSP_1_B12 DSP_L_X48Y165/DSP_IMUX41_3 DSP_L_X48Y170/DSP_1_B12 DSP_L_X48Y170/DSP_IMUX41_3 INT_INTERFACE_L_X48Y168/INT_INTERFACE_IMUX41 INT_INTERFACE_L_X48Y173/INT_INTERFACE_IMUX41 INT_L_X48Y168/IMUX_L41 INT_L_X48Y168/SR1BEG_S0 INT_L_X48Y168/WL1END3 INT_L_X48Y169/WL1END_N1_3 INT_L_X48Y173/IMUX_L41 INT_L_X48Y173/WR1END1 INT_R_X49Y168/WL1BEG3 INT_R_X49Y169/SL1END0 INT_R_X49Y169/WL1BEG_N3 INT_R_X49Y170/SL1BEG0 INT_R_X49Y170/SS2END0 INT_R_X49Y171/SS2A0 INT_R_X49Y172/LOGIC_OUTS18 INT_R_X49Y172/NR1BEG0 INT_R_X49Y172/SS2BEG0 INT_R_X49Y173/NR1END0 INT_R_X49Y173/WR1BEG1 
pips: CLBLM_R_X49Y172/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_L_X48Y165/DSP_L.DSP_IMUX41_3->DSP_1_B12 DSP_L_X48Y170/DSP_L.DSP_IMUX41_3->DSP_1_B12 INT_L_X48Y168/INT_L.SR1BEG_S0->>IMUX_L41 INT_L_X48Y168/INT_L.WL1END3->>SR1BEG_S0 INT_L_X48Y173/INT_L.WR1END1->>IMUX_L41 INT_R_X49Y169/INT_R.SL1END0->>WL1BEG_N3 INT_R_X49Y170/INT_R.SS2END0->>SL1BEG0 INT_R_X49Y172/INT_R.LOGIC_OUTS18->>NR1BEG0 INT_R_X49Y172/INT_R.LOGIC_OUTS18->>SS2BEG0 INT_R_X49Y173/INT_R.NR1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_3__0_n_0 - 
wires: CLBLM_R_X47Y167/CLBLM_SE2A0 CLBLM_R_X47Y168/CLBLM_SW2A0 CLBLM_R_X49Y170/CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y170/CLBLM_M_CMUX DSP_L_X48Y165/DSP_1_B11 DSP_L_X48Y165/DSP_IMUX8_2 DSP_L_X48Y165/DSP_SE2A0_2 DSP_L_X48Y165/DSP_SW2A0_3 DSP_L_X48Y170/DSP_1_B11 DSP_L_X48Y170/DSP_IMUX8_2 INT_INTERFACE_L_X48Y167/INT_INTERFACE_IMUX8 INT_INTERFACE_L_X48Y167/INT_INTERFACE_SE2A0 INT_INTERFACE_L_X48Y168/INT_INTERFACE_SW2A0 INT_INTERFACE_L_X48Y172/INT_INTERFACE_IMUX8 INT_L_X48Y167/IMUX_L8 INT_L_X48Y167/SE2END0 INT_L_X48Y168/SW2A0 INT_L_X48Y169/SW2BEG0 INT_L_X48Y169/SW2END0 INT_L_X48Y171/WR1END_S1_0 INT_L_X48Y172/IMUX_L8 INT_L_X48Y172/WR1END0 INT_R_X47Y167/SE2A0 INT_R_X47Y168/SE2BEG0 INT_R_X47Y168/SW2END0 INT_R_X49Y169/SW2A0 INT_R_X49Y170/LOGIC_OUTS22 INT_R_X49Y170/NR1BEG0 INT_R_X49Y170/SW2BEG0 INT_R_X49Y171/NL1BEG_N3 INT_R_X49Y171/NR1END0 INT_R_X49Y171/WR1BEG_S0 INT_R_X49Y172/WR1BEG0 VBRK_X118Y174/VBRK_SE2A0 VBRK_X118Y175/VBRK_SW2A0 
pips: CLBLM_R_X49Y170/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_L_X48Y165/DSP_L.DSP_IMUX8_2->DSP_1_B11 DSP_L_X48Y170/DSP_L.DSP_IMUX8_2->DSP_1_B11 INT_L_X48Y167/INT_L.SE2END0->>IMUX_L8 INT_L_X48Y169/INT_L.SW2END0->>SW2BEG0 INT_L_X48Y172/INT_L.WR1END0->>IMUX_L8 INT_R_X47Y168/INT_R.SW2END0->>SE2BEG0 INT_R_X49Y170/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X49Y170/INT_R.LOGIC_OUTS22->>SW2BEG0 INT_R_X49Y171/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X49Y171/INT_R.NR1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_4__0_n_0 - 
wires: CLBLM_R_X49Y171/CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y171/CLBLM_M_CMUX DSP_L_X48Y165/DSP_1_B10 DSP_L_X48Y165/DSP_IMUX44_2 DSP_L_X48Y170/DSP_1_B10 DSP_L_X48Y170/DSP_IMUX44_2 INT_INTERFACE_L_X48Y167/INT_INTERFACE_IMUX44 INT_INTERFACE_L_X48Y172/INT_INTERFACE_IMUX44 INT_L_X48Y165/NR1BEG3 INT_L_X48Y165/SS6END3 INT_L_X48Y166/NL1BEG2 INT_L_X48Y166/NR1END3 INT_L_X48Y166/SS6E3 INT_L_X48Y166/SS6END_N0_3 INT_L_X48Y167/IMUX_L44 INT_L_X48Y167/NL1END2 INT_L_X48Y167/SS6D3 INT_L_X48Y168/SS6C3 INT_L_X48Y169/SS6B3 INT_L_X48Y170/SS6A3 INT_L_X48Y171/NW2END_S0_0 INT_L_X48Y171/SS6BEG3 INT_L_X48Y172/BYP_ALT0 INT_L_X48Y172/BYP_BOUNCE0 INT_L_X48Y172/IMUX_L44 INT_L_X48Y172/NW2END0 INT_R_X49Y171/LOGIC_OUTS22 INT_R_X49Y171/NW2BEG0 INT_R_X49Y172/NW2A0 
pips: CLBLM_R_X49Y171/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_L_X48Y165/DSP_L.DSP_IMUX44_2->DSP_1_B10 DSP_L_X48Y170/DSP_L.DSP_IMUX44_2->DSP_1_B10 INT_L_X48Y165/INT_L.SS6END3->>NR1BEG3 INT_L_X48Y166/INT_L.NR1END3->>NL1BEG2 INT_L_X48Y167/INT_L.NL1END2->>IMUX_L44 INT_L_X48Y171/INT_L.NW2END_S0_0->>SS6BEG3 INT_L_X48Y172/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X48Y172/INT_L.BYP_BOUNCE0->>IMUX_L44 INT_L_X48Y172/INT_L.NW2END0->>BYP_ALT0 INT_R_X49Y171/INT_R.LOGIC_OUTS22->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_5__0_n_0 - 
wires: CLBLM_R_X49Y170/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y170/CLBLM_L_AMUX DSP_L_X48Y165/DSP_1_B9 DSP_L_X48Y165/DSP_IMUX42_2 DSP_L_X48Y170/DSP_1_B9 DSP_L_X48Y170/DSP_IMUX42_2 INT_INTERFACE_L_X48Y167/INT_INTERFACE_IMUX42 INT_INTERFACE_L_X48Y172/INT_INTERFACE_IMUX42 INT_L_X48Y167/IMUX_L42 INT_L_X48Y167/SS2END1 INT_L_X48Y168/SS2A1 INT_L_X48Y169/SS2BEG1 INT_L_X48Y169/SS2END1 INT_L_X48Y170/SS2A1 INT_L_X48Y171/SR1END1 INT_L_X48Y171/SS2BEG1 INT_L_X48Y172/IMUX_L42 INT_L_X48Y172/NW2END1 INT_L_X48Y172/SR1BEG1 INT_R_X49Y170/LOGIC_OUTS16 INT_R_X49Y170/NL1BEG1 INT_R_X49Y171/NL1END1 INT_R_X49Y171/NW2BEG1 INT_R_X49Y172/NW2A1 
pips: CLBLM_R_X49Y170/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_L_X48Y165/DSP_L.DSP_IMUX42_2->DSP_1_B9 DSP_L_X48Y170/DSP_L.DSP_IMUX42_2->DSP_1_B9 INT_L_X48Y167/INT_L.SS2END1->>IMUX_L42 INT_L_X48Y169/INT_L.SS2END1->>SS2BEG1 INT_L_X48Y171/INT_L.SR1END1->>SS2BEG1 INT_L_X48Y172/INT_L.NW2END1->>IMUX_L42 INT_L_X48Y172/INT_L.NW2END1->>SR1BEG1 INT_R_X49Y170/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X49Y171/INT_R.NL1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_6__0_n_0 - 
wires: CLBLM_R_X47Y170/CLBLM_EL1BEG3 CLBLM_R_X47Y171/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y171/CLBLM_M_CMUX CLBLM_R_X47Y172/CLBLM_NE2A3 DSP_L_X48Y165/DSP_1_B8 DSP_L_X48Y165/DSP_IMUX14_2 DSP_L_X48Y170/DSP_1_B8 DSP_L_X48Y170/DSP_EL1BEG3_0 DSP_L_X48Y170/DSP_IMUX14_2 DSP_L_X48Y170/DSP_NE2A3_2 INT_INTERFACE_L_X48Y167/INT_INTERFACE_IMUX14 INT_INTERFACE_L_X48Y170/INT_INTERFACE_EL1BEG3 INT_INTERFACE_L_X48Y172/INT_INTERFACE_IMUX14 INT_INTERFACE_L_X48Y172/INT_INTERFACE_NE2A3 INT_L_X48Y167/IMUX_L14 INT_L_X48Y167/SL1END3 INT_L_X48Y168/SL1BEG3 INT_L_X48Y168/SS2END3 INT_L_X48Y169/SS2A3 INT_L_X48Y169/SS2END_N0_3 INT_L_X48Y170/EL1END3 INT_L_X48Y170/SS2BEG3 INT_L_X48Y172/IMUX_L14 INT_L_X48Y172/NE2END3 INT_R_X47Y170/EL1BEG3 INT_R_X47Y171/EL1BEG_N3 INT_R_X47Y171/LOGIC_OUTS22 INT_R_X47Y171/NE2BEG3 INT_R_X47Y171/NL1BEG_N3 INT_R_X47Y172/NE2A3 VBRK_X118Y177/VBRK_EL1BEG3 VBRK_X118Y179/VBRK_NE2A3 
pips: CLBLM_R_X47Y171/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_L_X48Y165/DSP_L.DSP_IMUX14_2->DSP_1_B8 DSP_L_X48Y170/DSP_L.DSP_IMUX14_2->DSP_1_B8 INT_L_X48Y167/INT_L.SL1END3->>IMUX_L14 INT_L_X48Y168/INT_L.SS2END3->>SL1BEG3 INT_L_X48Y170/INT_L.EL1END3->>SS2BEG3 INT_L_X48Y172/INT_L.NE2END3->>IMUX_L14 INT_R_X47Y171/INT_R.LOGIC_OUTS22->>EL1BEG_N3 INT_R_X47Y171/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X47Y171/INT_R.NL1BEG_N3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_7__0_n_0 - 
wires: CLBLM_R_X47Y166/CLBLM_SE2A0 CLBLM_R_X47Y168/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y168/CLBLM_M_CMUX CLBLM_R_X47Y171/CLBLM_NE2A0 DSP_L_X48Y165/DSP_1_B7 DSP_L_X48Y165/DSP_IMUX8_1 DSP_L_X48Y165/DSP_SE2A0_1 DSP_L_X48Y170/DSP_1_B7 DSP_L_X48Y170/DSP_IMUX8_1 DSP_L_X48Y170/DSP_NE2A0_1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_IMUX8 INT_INTERFACE_L_X48Y166/INT_INTERFACE_SE2A0 INT_INTERFACE_L_X48Y171/INT_INTERFACE_IMUX8 INT_INTERFACE_L_X48Y171/INT_INTERFACE_NE2A0 INT_L_X48Y166/IMUX_L8 INT_L_X48Y166/SE2END0 INT_L_X48Y170/NE2END_S3_0 INT_L_X48Y171/IMUX_L8 INT_L_X48Y171/NE2END0 INT_R_X47Y166/SE2A0 INT_R_X47Y167/SE2BEG0 INT_R_X47Y167/SL1END0 INT_R_X47Y168/LOGIC_OUTS22 INT_R_X47Y168/NN2BEG0 INT_R_X47Y168/SL1BEG0 INT_R_X47Y169/NN2A0 INT_R_X47Y169/NN2END_S2_0 INT_R_X47Y170/NE2BEG0 INT_R_X47Y170/NN2END0 INT_R_X47Y171/NE2A0 VBRK_X118Y173/VBRK_SE2A0 VBRK_X118Y178/VBRK_NE2A0 
pips: CLBLM_R_X47Y168/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_L_X48Y165/DSP_L.DSP_IMUX8_1->DSP_1_B7 DSP_L_X48Y170/DSP_L.DSP_IMUX8_1->DSP_1_B7 INT_L_X48Y166/INT_L.SE2END0->>IMUX_L8 INT_L_X48Y171/INT_L.NE2END0->>IMUX_L8 INT_R_X47Y167/INT_R.SL1END0->>SE2BEG0 INT_R_X47Y168/INT_R.LOGIC_OUTS22->>NN2BEG0 INT_R_X47Y168/INT_R.LOGIC_OUTS22->>SL1BEG0 INT_R_X47Y170/INT_R.NN2END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_8__0_n_0 - 
wires: CLBLM_R_X49Y170/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y170/CLBLM_M_AMUX DSP_L_X48Y165/DSP_1_B6 DSP_L_X48Y165/DSP_IMUX28_1 DSP_L_X48Y170/DSP_1_B6 DSP_L_X48Y170/DSP_IMUX28_1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_IMUX28 INT_INTERFACE_L_X48Y171/INT_INTERFACE_IMUX28 INT_L_X48Y166/IMUX_L28 INT_L_X48Y166/SS2END2 INT_L_X48Y167/SS2A2 INT_L_X48Y168/SL1END2 INT_L_X48Y168/SS2BEG2 INT_L_X48Y169/SL1BEG2 INT_L_X48Y169/SW2END2 INT_L_X48Y171/IMUX_L28 INT_L_X48Y171/NW2END2 INT_R_X49Y169/SW2A2 INT_R_X49Y170/LOGIC_OUTS20 INT_R_X49Y170/NW2BEG2 INT_R_X49Y170/SW2BEG2 INT_R_X49Y171/NW2A2 
pips: CLBLM_R_X49Y170/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_L_X48Y165/DSP_L.DSP_IMUX28_1->DSP_1_B6 DSP_L_X48Y170/DSP_L.DSP_IMUX28_1->DSP_1_B6 INT_L_X48Y166/INT_L.SS2END2->>IMUX_L28 INT_L_X48Y168/INT_L.SL1END2->>SS2BEG2 INT_L_X48Y169/INT_L.SW2END2->>SL1BEG2 INT_L_X48Y171/INT_L.NW2END2->>IMUX_L28 INT_R_X49Y170/INT_R.LOGIC_OUTS20->>NW2BEG2 INT_R_X49Y170/INT_R.LOGIC_OUTS20->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_9__0_n_0 - 
wires: CLBLM_R_X47Y170/CLBLM_WW2END3 CLBLM_R_X47Y171/CLBLM_ER1BEG0 CLBLM_R_X49Y169/CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y169/CLBLM_M_CMUX DSP_L_X48Y165/DSP_1_B5 DSP_L_X48Y165/DSP_IMUX10_1 DSP_L_X48Y170/DSP_1_B5 DSP_L_X48Y170/DSP_ER1BEG0_1 DSP_L_X48Y170/DSP_IMUX10_1 DSP_L_X48Y170/DSP_WW2END3_0 INT_INTERFACE_L_X48Y166/INT_INTERFACE_IMUX10 INT_INTERFACE_L_X48Y170/INT_INTERFACE_WW2END3 INT_INTERFACE_L_X48Y171/INT_INTERFACE_ER1BEG0 INT_INTERFACE_L_X48Y171/INT_INTERFACE_IMUX10 INT_L_X48Y166/IMUX_L10 INT_L_X48Y166/SW2END0 INT_L_X48Y170/WW2A3 INT_L_X48Y171/ER1END0 INT_L_X48Y171/IMUX_L10 INT_R_X47Y170/ER1BEG_S0 INT_R_X47Y170/WW2END3 INT_R_X47Y171/ER1BEG0 INT_R_X47Y171/WW2END_N0_3 INT_R_X49Y166/SW2A0 INT_R_X49Y167/SS2END0 INT_R_X49Y167/SW2BEG0 INT_R_X49Y168/SS2A0 INT_R_X49Y169/LOGIC_OUTS22 INT_R_X49Y169/NN2BEG0 INT_R_X49Y169/SS2BEG0 INT_R_X49Y170/NN2A0 INT_R_X49Y170/NN2END_S2_0 INT_R_X49Y170/WW2BEG3 INT_R_X49Y171/NN2END0 VBRK_X118Y177/VBRK_WW2END3 VBRK_X118Y178/VBRK_ER1BEG0 
pips: CLBLM_R_X49Y169/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_L_X48Y165/DSP_L.DSP_IMUX10_1->DSP_1_B5 DSP_L_X48Y170/DSP_L.DSP_IMUX10_1->DSP_1_B5 INT_L_X48Y166/INT_L.SW2END0->>IMUX_L10 INT_L_X48Y171/INT_L.ER1END0->>IMUX_L10 INT_R_X47Y170/INT_R.WW2END3->>ER1BEG_S0 INT_R_X49Y167/INT_R.SS2END0->>SW2BEG0 INT_R_X49Y169/INT_R.LOGIC_OUTS22->>NN2BEG0 INT_R_X49Y169/INT_R.LOGIC_OUTS22->>SS2BEG0 INT_R_X49Y170/INT_R.NN2END_S2_0->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_10__0_n_0 - 
wires: CLBLM_R_X49Y169/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y169/CLBLM_L_AMUX DSP_L_X48Y165/DSP_1_B4 DSP_L_X48Y165/DSP_IMUX30_1 DSP_L_X48Y170/DSP_1_B4 DSP_L_X48Y170/DSP_IMUX30_1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_IMUX30 INT_INTERFACE_L_X48Y171/INT_INTERFACE_IMUX30 INT_L_X48Y166/IMUX_L30 INT_L_X48Y166/SL1END3 INT_L_X48Y167/SL1BEG3 INT_L_X48Y167/SR1END3 INT_L_X48Y168/SR1BEG3 INT_L_X48Y168/SR1END_N3_3 INT_L_X48Y168/SW2END2 INT_L_X48Y169/NN2BEG3 INT_L_X48Y169/WR1END3 INT_L_X48Y170/NN2A3 INT_L_X48Y171/IMUX_L30 INT_L_X48Y171/NN2END3 INT_R_X49Y168/SW2A2 INT_R_X49Y169/LOGIC_OUTS16 INT_R_X49Y169/SW2BEG2 INT_R_X49Y169/WR1BEG3 
pips: CLBLM_R_X49Y169/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_L_X48Y165/DSP_L.DSP_IMUX30_1->DSP_1_B4 DSP_L_X48Y170/DSP_L.DSP_IMUX30_1->DSP_1_B4 INT_L_X48Y166/INT_L.SL1END3->>IMUX_L30 INT_L_X48Y167/INT_L.SR1END3->>SL1BEG3 INT_L_X48Y168/INT_L.SW2END2->>SR1BEG3 INT_L_X48Y169/INT_L.WR1END3->>NN2BEG3 INT_L_X48Y171/INT_L.NN2END3->>IMUX_L30 INT_R_X49Y169/INT_R.LOGIC_OUTS16->>SW2BEG2 INT_R_X49Y169/INT_R.LOGIC_OUTS16->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_11__0_n_0 - 
wires: CLBLL_R_X45Y169/CLBLL_SE4BEG1 CLBLL_R_X45Y169/CLBLL_SW2A1 CLBLM_L_X46Y169/CLBLM_SE4BEG1 CLBLM_L_X46Y169/CLBLM_SW2A1 CLBLM_R_X47Y165/CLBLM_EL1BEG0 CLBLM_R_X47Y170/CLBLM_WW2A1 CLBLM_R_X49Y169/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y169/CLBLM_M_AMUX DSP_L_X48Y165/DSP_1_B3 DSP_L_X48Y165/DSP_EL1BEG0_0 DSP_L_X48Y165/DSP_IMUX0_0 DSP_L_X48Y170/DSP_1_B3 DSP_L_X48Y170/DSP_IMUX0_0 DSP_L_X48Y170/DSP_WW2A1_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_EL1BEG0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_IMUX0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_IMUX0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_WW2A1 INT_L_X46Y165/SE6E1 INT_L_X46Y166/SE6D1 INT_L_X46Y167/SE6C1 INT_L_X46Y168/SE6B1 INT_L_X46Y169/SE6A1 INT_L_X46Y169/SW2A1 INT_L_X46Y170/SW2BEG1 INT_L_X46Y170/WW2END1 INT_L_X48Y164/EL1END_S3_0 INT_L_X48Y165/EL1END0 INT_L_X48Y165/IMUX_L0 INT_L_X48Y170/FAN_ALT7 INT_L_X48Y170/FAN_BOUNCE7 INT_L_X48Y170/IMUX_L0 INT_L_X48Y170/NW2END2 INT_L_X48Y170/WW2BEG1 INT_R_X45Y169/SE6BEG1 INT_R_X45Y169/SW2END1 INT_R_X47Y165/EL1BEG0 INT_R_X47Y165/SE6END1 INT_R_X47Y170/WW2A1 INT_R_X49Y169/LOGIC_OUTS20 INT_R_X49Y169/NW2BEG2 INT_R_X49Y170/NW2A2 VBRK_X113Y176/VBRK_SE4BEG1 VBRK_X113Y176/VBRK_SW2A1 VBRK_X118Y172/VBRK_EL1BEG0 VBRK_X118Y177/VBRK_WW2A1 
pips: CLBLM_R_X49Y169/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_L_X48Y165/DSP_L.DSP_IMUX0_0->DSP_1_B3 DSP_L_X48Y170/DSP_L.DSP_IMUX0_0->DSP_1_B3 INT_L_X46Y170/INT_L.WW2END1->>SW2BEG1 INT_L_X48Y165/INT_L.EL1END0->>IMUX_L0 INT_L_X48Y170/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X48Y170/INT_L.FAN_BOUNCE7->>IMUX_L0 INT_L_X48Y170/INT_L.NW2END2->>FAN_ALT7 INT_L_X48Y170/INT_L.NW2END2->>WW2BEG1 INT_R_X45Y169/INT_R.SW2END1->>SE6BEG1 INT_R_X47Y165/INT_R.SE6END1->>EL1BEG0 INT_R_X49Y169/INT_R.LOGIC_OUTS20->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_12__0_n_0 - 
wires: CLBLM_R_X47Y166/CLBLM_SE2A2 CLBLM_R_X47Y167/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y167/CLBLM_M_AMUX CLBLM_R_X47Y168/CLBLM_NE2A2 DSP_L_X48Y165/DSP_1_B2 DSP_L_X48Y165/DSP_IMUX28_0 DSP_L_X48Y165/DSP_NE2A2_3 DSP_L_X48Y165/DSP_SE2A2_1 DSP_L_X48Y170/DSP_1_B2 DSP_L_X48Y170/DSP_IMUX28_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_IMUX28 INT_INTERFACE_L_X48Y166/INT_INTERFACE_SE2A2 INT_INTERFACE_L_X48Y168/INT_INTERFACE_NE2A2 INT_INTERFACE_L_X48Y170/INT_INTERFACE_IMUX28 INT_L_X48Y165/IMUX_L28 INT_L_X48Y165/SL1END2 INT_L_X48Y166/SE2END2 INT_L_X48Y166/SL1BEG2 INT_L_X48Y168/NE2END2 INT_L_X48Y168/NN2BEG2 INT_L_X48Y169/NN2A2 INT_L_X48Y170/IMUX_L28 INT_L_X48Y170/NN2END2 INT_R_X47Y166/SE2A2 INT_R_X47Y167/LOGIC_OUTS20 INT_R_X47Y167/NE2BEG2 INT_R_X47Y167/SE2BEG2 INT_R_X47Y168/NE2A2 VBRK_X118Y173/VBRK_SE2A2 VBRK_X118Y175/VBRK_NE2A2 
pips: CLBLM_R_X47Y167/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_L_X48Y165/DSP_L.DSP_IMUX28_0->DSP_1_B2 DSP_L_X48Y170/DSP_L.DSP_IMUX28_0->DSP_1_B2 INT_L_X48Y165/INT_L.SL1END2->>IMUX_L28 INT_L_X48Y166/INT_L.SE2END2->>SL1BEG2 INT_L_X48Y168/INT_L.NE2END2->>NN2BEG2 INT_L_X48Y170/INT_L.NN2END2->>IMUX_L28 INT_R_X47Y167/INT_R.LOGIC_OUTS20->>NE2BEG2 INT_R_X47Y167/INT_R.LOGIC_OUTS20->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_13__0_n_0 - 
wires: CLBLM_R_X49Y167/CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y167/CLBLM_M_CMUX DSP_L_X48Y165/DSP_1_B1 DSP_L_X48Y165/DSP_IMUX26_0 DSP_L_X48Y170/DSP_1_B1 DSP_L_X48Y170/DSP_IMUX26_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_IMUX26 INT_INTERFACE_L_X48Y170/INT_INTERFACE_IMUX26 INT_L_X48Y165/IMUX_L26 INT_L_X48Y165/SW2END1 INT_L_X48Y167/NN2BEG1 INT_L_X48Y167/WR1END1 INT_L_X48Y168/NN2A1 INT_L_X48Y169/NN2END1 INT_L_X48Y169/NR1BEG1 INT_L_X48Y170/IMUX_L26 INT_L_X48Y170/NR1END1 INT_R_X49Y165/SW2A1 INT_R_X49Y166/SR1END1 INT_R_X49Y166/SW2BEG1 INT_R_X49Y167/LOGIC_OUTS22 INT_R_X49Y167/SR1BEG1 INT_R_X49Y167/WR1BEG1 
pips: CLBLM_R_X49Y167/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_L_X48Y165/DSP_L.DSP_IMUX26_0->DSP_1_B1 DSP_L_X48Y170/DSP_L.DSP_IMUX26_0->DSP_1_B1 INT_L_X48Y165/INT_L.SW2END1->>IMUX_L26 INT_L_X48Y167/INT_L.WR1END1->>NN2BEG1 INT_L_X48Y169/INT_L.NN2END1->>NR1BEG1 INT_L_X48Y170/INT_L.NR1END1->>IMUX_L26 INT_R_X49Y166/INT_R.SR1END1->>SW2BEG1 INT_R_X49Y167/INT_R.LOGIC_OUTS22->>SR1BEG1 INT_R_X49Y167/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0_i_14__0_n_0 - 
wires: CLBLM_R_X49Y167/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y167/CLBLM_M_AMUX DSP_L_X48Y165/DSP_1_B0 DSP_L_X48Y165/DSP_IMUX14_0 DSP_L_X48Y170/DSP_1_B0 DSP_L_X48Y170/DSP_IMUX14_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_IMUX14 INT_INTERFACE_L_X48Y170/INT_INTERFACE_IMUX14 INT_L_X48Y165/IMUX_L14 INT_L_X48Y165/SW2END2 INT_L_X48Y168/NN2BEG3 INT_L_X48Y168/WR1END3 INT_L_X48Y169/NN2A3 INT_L_X48Y170/IMUX_L14 INT_L_X48Y170/NN2END3 INT_R_X49Y165/SW2A2 INT_R_X49Y166/SL1END2 INT_R_X49Y166/SW2BEG2 INT_R_X49Y167/LOGIC_OUTS20 INT_R_X49Y167/NR1BEG2 INT_R_X49Y167/SL1BEG2 INT_R_X49Y168/NR1END2 INT_R_X49Y168/WR1BEG3 
pips: CLBLM_R_X49Y167/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_L_X48Y165/DSP_L.DSP_IMUX14_0->DSP_1_B0 DSP_L_X48Y170/DSP_L.DSP_IMUX14_0->DSP_1_B0 INT_L_X48Y165/INT_L.SW2END2->>IMUX_L14 INT_L_X48Y168/INT_L.WR1END3->>NN2BEG3 INT_L_X48Y170/INT_L.NN2END3->>IMUX_L14 INT_R_X49Y166/INT_R.SL1END2->>SW2BEG2 INT_R_X49Y167/INT_R.LOGIC_OUTS20->>NR1BEG2 INT_R_X49Y167/INT_R.LOGIC_OUTS20->>SL1BEG2 INT_R_X49Y168/INT_R.NR1END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

d_reg[1]0__1_n_106 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT47 DSP_L_X48Y165/DSP_1_PCIN47 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT47->DSP_1_PCIN47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_107 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT46 DSP_L_X48Y165/DSP_1_PCIN46 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT46->DSP_1_PCIN46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_108 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT45 DSP_L_X48Y165/DSP_1_PCIN45 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT45->DSP_1_PCIN45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_109 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT44 DSP_L_X48Y165/DSP_1_PCIN44 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT44->DSP_1_PCIN44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_110 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT43 DSP_L_X48Y165/DSP_1_PCIN43 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT43->DSP_1_PCIN43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_111 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT42 DSP_L_X48Y165/DSP_1_PCIN42 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT42->DSP_1_PCIN42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_112 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT41 DSP_L_X48Y165/DSP_1_PCIN41 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT41->DSP_1_PCIN41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_113 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT40 DSP_L_X48Y165/DSP_1_PCIN40 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT40->DSP_1_PCIN40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_114 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT39 DSP_L_X48Y165/DSP_1_PCIN39 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT39->DSP_1_PCIN39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_115 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT38 DSP_L_X48Y165/DSP_1_PCIN38 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT38->DSP_1_PCIN38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_116 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT37 DSP_L_X48Y165/DSP_1_PCIN37 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT37->DSP_1_PCIN37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_117 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT36 DSP_L_X48Y165/DSP_1_PCIN36 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT36->DSP_1_PCIN36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_118 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT35 DSP_L_X48Y165/DSP_1_PCIN35 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT35->DSP_1_PCIN35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_119 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT34 DSP_L_X48Y165/DSP_1_PCIN34 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT34->DSP_1_PCIN34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_120 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT33 DSP_L_X48Y165/DSP_1_PCIN33 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT33->DSP_1_PCIN33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_121 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT32 DSP_L_X48Y165/DSP_1_PCIN32 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT32->DSP_1_PCIN32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_122 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT31 DSP_L_X48Y165/DSP_1_PCIN31 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT31->DSP_1_PCIN31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_123 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT30 DSP_L_X48Y165/DSP_1_PCIN30 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT30->DSP_1_PCIN30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_124 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT29 DSP_L_X48Y165/DSP_1_PCIN29 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT29->DSP_1_PCIN29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_125 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT28 DSP_L_X48Y165/DSP_1_PCIN28 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT28->DSP_1_PCIN28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_126 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT27 DSP_L_X48Y165/DSP_1_PCIN27 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT27->DSP_1_PCIN27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_127 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT26 DSP_L_X48Y165/DSP_1_PCIN26 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT26->DSP_1_PCIN26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_128 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT25 DSP_L_X48Y165/DSP_1_PCIN25 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT25->DSP_1_PCIN25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_129 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT24 DSP_L_X48Y165/DSP_1_PCIN24 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT24->DSP_1_PCIN24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_130 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT23 DSP_L_X48Y165/DSP_1_PCIN23 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT23->DSP_1_PCIN23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_131 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT22 DSP_L_X48Y165/DSP_1_PCIN22 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT22->DSP_1_PCIN22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_132 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT21 DSP_L_X48Y165/DSP_1_PCIN21 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT21->DSP_1_PCIN21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_133 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT20 DSP_L_X48Y165/DSP_1_PCIN20 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT20->DSP_1_PCIN20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_134 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT19 DSP_L_X48Y165/DSP_1_PCIN19 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT19->DSP_1_PCIN19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_135 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT18 DSP_L_X48Y165/DSP_1_PCIN18 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT18->DSP_1_PCIN18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_136 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT17 DSP_L_X48Y165/DSP_1_PCIN17 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT17->DSP_1_PCIN17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_137 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT16 DSP_L_X48Y165/DSP_1_PCIN16 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT16->DSP_1_PCIN16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_138 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT15 DSP_L_X48Y165/DSP_1_PCIN15 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT15->DSP_1_PCIN15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_139 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT14 DSP_L_X48Y165/DSP_1_PCIN14 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT14->DSP_1_PCIN14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_140 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT13 DSP_L_X48Y165/DSP_1_PCIN13 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT13->DSP_1_PCIN13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_141 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT12 DSP_L_X48Y165/DSP_1_PCIN12 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT12->DSP_1_PCIN12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_142 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT11 DSP_L_X48Y165/DSP_1_PCIN11 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT11->DSP_1_PCIN11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_143 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT10 DSP_L_X48Y165/DSP_1_PCIN10 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT10->DSP_1_PCIN10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_144 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT9 DSP_L_X48Y165/DSP_1_PCIN9 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT9->DSP_1_PCIN9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_145 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT8 DSP_L_X48Y165/DSP_1_PCIN8 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT8->DSP_1_PCIN8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_146 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT7 DSP_L_X48Y165/DSP_1_PCIN7 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT7->DSP_1_PCIN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_147 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT6 DSP_L_X48Y165/DSP_1_PCIN6 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT6->DSP_1_PCIN6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_148 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT5 DSP_L_X48Y165/DSP_1_PCIN5 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT5->DSP_1_PCIN5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_149 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT4 DSP_L_X48Y165/DSP_1_PCIN4 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT4->DSP_1_PCIN4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_150 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT3 DSP_L_X48Y165/DSP_1_PCIN3 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT3->DSP_1_PCIN3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_151 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT2 DSP_L_X48Y165/DSP_1_PCIN2 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT2->DSP_1_PCIN2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_152 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT1 DSP_L_X48Y165/DSP_1_PCIN1 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT1->DSP_1_PCIN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_reg[1]0__1_n_153 - 
wires: DSP_L_X48Y165/DSP_0_PCOUT0 DSP_L_X48Y165/DSP_1_PCIN0 
pips: DSP_L_X48Y165/DSP_L.DSP_0_PCOUT0->DSP_1_PCIN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_1_in[16] - 
wires: CLBLM_R_X47Y164/CLBLM_SW4END3 CLBLM_R_X47Y165/CLBLM_IMUX5 CLBLM_R_X47Y165/CLBLM_L_A6 DSP_L_X48Y160/DSP_SW4END3_4 DSP_L_X48Y165/DSP_0_P16 DSP_L_X48Y165/DSP_LOGIC_OUTS_B21_4 INT_INTERFACE_L_X48Y164/INT_INTERFACE_SW4END3 INT_INTERFACE_L_X48Y169/INT_INTERFACE_LOGIC_OUTS_L21 INT_INTERFACE_L_X48Y169/INT_INTERFACE_LOGIC_OUTS_L_B21 INT_L_X48Y164/SW6E3 INT_L_X48Y165/SW6D3 INT_L_X48Y166/SW6C3 INT_L_X48Y167/SW6B3 INT_L_X48Y168/SE2A3 INT_L_X48Y168/SW6A3 INT_L_X48Y169/LOGIC_OUTS_L21 INT_L_X48Y169/SE2BEG3 INT_R_X47Y164/SW6END3 INT_R_X47Y165/IMUX5 INT_R_X47Y165/NL1BEG_N3 INT_R_X47Y165/SW6END_N0_3 INT_R_X49Y168/SE2END3 INT_R_X49Y168/SW6BEG3 VBRK_X118Y171/VBRK_SW4END3 
pips: CLBLM_R_X47Y165/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 DSP_L_X48Y165/DSP_L.DSP_0_P16->DSP_LOGIC_OUTS_B21_4 INT_INTERFACE_L_X48Y169/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B21->>INT_INTERFACE_LOGIC_OUTS_L21 INT_L_X48Y169/INT_L.LOGIC_OUTS_L21->>SE2BEG3 INT_R_X47Y165/INT_R.NL1BEG_N3->>IMUX5 INT_R_X47Y165/INT_R.SW6END_N0_3->>NL1BEG_N3 INT_R_X49Y168/INT_R.SE2END3->>SW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_1_in[62] - 
wires: CLBLM_R_X47Y176/CLBLM_IMUX30 CLBLM_R_X47Y176/CLBLM_L_C5 CLBLM_R_X47Y176/CLBLM_WW2END2 DSP_L_X48Y165/DSP_1_P45 DSP_L_X48Y165/DSP_LOGIC_OUTS_B11_4 DSP_L_X48Y175/DSP_WW2END2_1 HCLK_R_X122Y182/HCLK_NN6D3 INT_INTERFACE_L_X48Y169/INT_INTERFACE_LOGIC_OUTS_L11 INT_INTERFACE_L_X48Y169/INT_INTERFACE_LOGIC_OUTS_L_B11 INT_INTERFACE_L_X48Y176/INT_INTERFACE_WW2END2 INT_L_X48Y169/LOGIC_OUTS_L11 INT_L_X48Y169/NE2BEG3 INT_L_X48Y170/NE2A3 INT_L_X48Y176/WW2A2 INT_R_X47Y176/IMUX30 INT_R_X47Y176/WW2END2 INT_R_X49Y170/NE2END3 INT_R_X49Y170/NN6BEG3 INT_R_X49Y171/NN6A3 INT_R_X49Y172/NN6B3 INT_R_X49Y173/NN6C3 INT_R_X49Y174/NN6D3 INT_R_X49Y175/NN6E3 INT_R_X49Y176/NN6END3 INT_R_X49Y176/WW2BEG2 VBRK_X118Y184/VBRK_WW2END2 
pips: CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 DSP_L_X48Y165/DSP_L.DSP_1_P45->DSP_LOGIC_OUTS_B11_4 INT_INTERFACE_L_X48Y169/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B11->>INT_INTERFACE_LOGIC_OUTS_L11 INT_L_X48Y169/INT_L.LOGIC_OUTS_L11->>NE2BEG3 INT_R_X47Y176/INT_R.WW2END2->>IMUX30 INT_R_X49Y170/INT_R.NE2END3->>NN6BEG3 INT_R_X49Y176/INT_R.NN6END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_1_in[61] - 
wires: CLBLM_R_X47Y176/CLBLM_BYP5 CLBLM_R_X47Y176/CLBLM_IMUX13 CLBLM_R_X47Y176/CLBLM_L_B6 CLBLM_R_X47Y176/CLBLM_L_BX CLBLM_R_X47Y176/CLBLM_NW2A3 DSP_L_X48Y165/DSP_1_P44 DSP_L_X48Y165/DSP_LOGIC_OUTS_B12_4 DSP_L_X48Y175/DSP_NW2A3_1 HCLK_L_X121Y182/HCLK_NN6E0 HCLK_L_X121Y182/HCLK_NN6END_S1_0 INT_INTERFACE_L_X48Y169/INT_INTERFACE_LOGIC_OUTS_L12 INT_INTERFACE_L_X48Y169/INT_INTERFACE_LOGIC_OUTS_L_B12 INT_INTERFACE_L_X48Y176/INT_INTERFACE_NW2A3 INT_L_X48Y169/LOGIC_OUTS_L12 INT_L_X48Y169/NN6BEG0 INT_L_X48Y170/NN6A0 INT_L_X48Y171/NN6B0 INT_L_X48Y172/NN6C0 INT_L_X48Y173/NN6D0 INT_L_X48Y174/NN6E0 INT_L_X48Y174/NN6END_S1_0 INT_L_X48Y175/NL1BEG_N3 INT_L_X48Y175/NN6END0 INT_L_X48Y175/NW2BEG3 INT_L_X48Y176/NW2A3 INT_R_X47Y176/BYP5 INT_R_X47Y176/BYP_ALT5 INT_R_X47Y176/FAN_ALT5 INT_R_X47Y176/FAN_BOUNCE5 INT_R_X47Y176/IMUX13 INT_R_X47Y176/NW2END3 VBRK_X118Y184/VBRK_NW2A3 
pips: CLBLM_R_X47Y176/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 DSP_L_X48Y165/DSP_L.DSP_1_P44->DSP_LOGIC_OUTS_B12_4 INT_INTERFACE_L_X48Y169/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B12->>INT_INTERFACE_LOGIC_OUTS_L12 INT_L_X48Y169/INT_L.LOGIC_OUTS_L12->>NN6BEG0 INT_L_X48Y175/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X48Y175/INT_L.NN6END0->>NL1BEG_N3 INT_R_X47Y176/INT_R.BYP_ALT5->>BYP5 INT_R_X47Y176/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X47Y176/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X47Y176/INT_R.NW2END3->>FAN_ALT5 INT_R_X47Y176/INT_R.NW2END3->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[60] - 
wires: CLBLL_R_X45Y170/CLBLL_NW4END2 CLBLL_R_X45Y176/CLBLL_EL1BEG1 CLBLM_L_X46Y170/CLBLM_NW4END2 CLBLM_L_X46Y176/CLBLM_EL1BEG1 CLBLM_R_X47Y166/CLBLM_NW2A2 CLBLM_R_X47Y176/CLBLM_BYP0 CLBLM_R_X47Y176/CLBLM_IMUX9 CLBLM_R_X47Y176/CLBLM_L_A5 CLBLM_R_X47Y176/CLBLM_L_AX DSP_L_X48Y165/DSP_1_P43 DSP_L_X48Y165/DSP_LOGIC_OUTS_B14_0 DSP_L_X48Y165/DSP_NW2A2_1 HCLK_R_X111Y182/HCLK_NN6D2 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L14 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L_B14 INT_INTERFACE_L_X48Y166/INT_INTERFACE_NW2A2 INT_L_X46Y166/NW6A2 INT_L_X46Y167/NW6B2 INT_L_X46Y168/NW6C2 INT_L_X46Y169/NW6D2 INT_L_X46Y170/NW6E2 INT_L_X46Y176/EL1BEG0 INT_L_X46Y176/EL1END1 INT_L_X48Y165/LOGIC_OUTS_L14 INT_L_X48Y165/NW2BEG2 INT_L_X48Y166/NW2A2 INT_R_X45Y170/NN6BEG2 INT_R_X45Y170/NW6END2 INT_R_X45Y171/NN6A2 INT_R_X45Y172/NN6B2 INT_R_X45Y173/NN6C2 INT_R_X45Y174/NN6D2 INT_R_X45Y175/NN6E2 INT_R_X45Y176/EL1BEG1 INT_R_X45Y176/NN6END2 INT_R_X47Y166/NW2END2 INT_R_X47Y166/NW6BEG2 INT_R_X47Y175/EL1END_S3_0 INT_R_X47Y176/BYP0 INT_R_X47Y176/BYP_ALT0 INT_R_X47Y176/EL1END0 INT_R_X47Y176/IMUX9 VBRK_X113Y177/VBRK_NW4END2 VBRK_X113Y184/VBRK_EL1BEG1 VBRK_X118Y173/VBRK_NW2A2 
pips: CLBLM_R_X47Y176/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 DSP_L_X48Y165/DSP_L.DSP_1_P43->DSP_LOGIC_OUTS_B14_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B14->>INT_INTERFACE_LOGIC_OUTS_L14 INT_L_X46Y176/INT_L.EL1END1->>EL1BEG0 INT_L_X48Y165/INT_L.LOGIC_OUTS_L14->>NW2BEG2 INT_R_X45Y170/INT_R.NW6END2->>NN6BEG2 INT_R_X45Y176/INT_R.NN6END2->>EL1BEG1 INT_R_X47Y166/INT_R.NW2END2->>NW6BEG2 INT_R_X47Y176/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y176/INT_R.EL1END0->>BYP_ALT0 INT_R_X47Y176/INT_R.EL1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[59] - 
wires: CLBLM_R_X47Y168/CLBLM_NW2A2 CLBLM_R_X47Y175/CLBLM_BYP7 CLBLM_R_X47Y175/CLBLM_IMUX42 CLBLM_R_X47Y175/CLBLM_L_D6 CLBLM_R_X47Y175/CLBLM_L_DX DSP_L_X48Y165/DSP_1_P42 DSP_L_X48Y165/DSP_LOGIC_OUTS_B10_0 DSP_L_X48Y165/DSP_NW2A2_3 HCLK_R_X116Y182/HCLK_NL1BEG1 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L10 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L_B10 INT_INTERFACE_L_X48Y168/INT_INTERFACE_NW2A2 INT_L_X48Y165/LOGIC_OUTS_L10 INT_L_X48Y165/NN2BEG2 INT_L_X48Y166/NN2A2 INT_L_X48Y167/NN2END2 INT_L_X48Y167/NW2BEG2 INT_L_X48Y168/NW2A2 INT_R_X47Y168/NN6BEG2 INT_R_X47Y168/NW2END2 INT_R_X47Y169/NN6A2 INT_R_X47Y170/NN6B2 INT_R_X47Y171/NN6C2 INT_R_X47Y172/NN6D2 INT_R_X47Y173/NN6E2 INT_R_X47Y174/NL1BEG1 INT_R_X47Y174/NN6END2 INT_R_X47Y175/BYP7 INT_R_X47Y175/BYP_ALT7 INT_R_X47Y175/IMUX42 INT_R_X47Y175/NL1BEG0 INT_R_X47Y175/NL1END1 INT_R_X47Y175/NL1END_S3_0 INT_R_X47Y176/NL1END0 VBRK_X118Y175/VBRK_NW2A2 
pips: CLBLM_R_X47Y175/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 DSP_L_X48Y165/DSP_L.DSP_1_P42->DSP_LOGIC_OUTS_B10_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B10->>INT_INTERFACE_LOGIC_OUTS_L10 INT_L_X48Y165/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X48Y167/INT_L.NN2END2->>NW2BEG2 INT_R_X47Y168/INT_R.NW2END2->>NN6BEG2 INT_R_X47Y174/INT_R.NN6END2->>NL1BEG1 INT_R_X47Y175/INT_R.BYP_ALT7->>BYP7 INT_R_X47Y175/INT_R.NL1END1->>IMUX42 INT_R_X47Y175/INT_R.NL1END1->>NL1BEG0 INT_R_X47Y175/INT_R.NL1END_S3_0->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[58] - 
wires: CLBLM_R_X47Y171/CLBLM_NW4A3 CLBLM_R_X47Y175/CLBLM_BYP2 CLBLM_R_X47Y175/CLBLM_IMUX21 CLBLM_R_X47Y175/CLBLM_L_C4 CLBLM_R_X47Y175/CLBLM_L_CX DSP_L_X48Y165/DSP_1_P41 DSP_L_X48Y165/DSP_LOGIC_OUTS_B11_0 DSP_L_X48Y170/DSP_NW4A3_1 HCLK_R_X116Y182/HCLK_NW6D3 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L11 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L_B11 INT_INTERFACE_L_X48Y171/INT_INTERFACE_NW4A3 INT_L_X46Y175/EL1BEG2 INT_L_X46Y175/NW6END3 INT_L_X48Y165/LOGIC_OUTS_L11 INT_L_X48Y165/NN6BEG3 INT_L_X48Y166/NN6A3 INT_L_X48Y167/NN6B3 INT_L_X48Y168/NN6C3 INT_L_X48Y169/NN6D3 INT_L_X48Y170/NN6E3 INT_L_X48Y171/NN6END3 INT_L_X48Y171/NW6BEG3 INT_R_X47Y171/NW6A3 INT_R_X47Y172/NW6B3 INT_R_X47Y173/NW6C3 INT_R_X47Y174/NW6D3 INT_R_X47Y175/BYP2 INT_R_X47Y175/BYP_ALT2 INT_R_X47Y175/EL1END2 INT_R_X47Y175/IMUX21 INT_R_X47Y175/NW6E3 VBRK_X118Y178/VBRK_NW4A3 
pips: CLBLM_R_X47Y175/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 DSP_L_X48Y165/DSP_L.DSP_1_P41->DSP_LOGIC_OUTS_B11_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B11->>INT_INTERFACE_LOGIC_OUTS_L11 INT_L_X46Y175/INT_L.NW6END3->>EL1BEG2 INT_L_X48Y165/INT_L.LOGIC_OUTS_L11->>NN6BEG3 INT_L_X48Y171/INT_L.NN6END3->>NW6BEG3 INT_R_X47Y175/INT_R.BYP_ALT2->>BYP2 INT_R_X47Y175/INT_R.EL1END2->>BYP_ALT2 INT_R_X47Y175/INT_R.EL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[57] - 
wires: CLBLM_R_X47Y168/CLBLM_NW2A3 CLBLM_R_X47Y175/CLBLM_BYP5 CLBLM_R_X47Y175/CLBLM_IMUX13 CLBLM_R_X47Y175/CLBLM_L_B6 CLBLM_R_X47Y175/CLBLM_L_BX DSP_L_X48Y165/DSP_1_P40 DSP_L_X48Y165/DSP_LOGIC_OUTS_B15_0 DSP_L_X48Y165/DSP_NW2A3_3 HCLK_R_X116Y182/HCLK_NL1BEG2 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L15 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L_B15 INT_INTERFACE_L_X48Y168/INT_INTERFACE_NW2A3 INT_L_X48Y165/LOGIC_OUTS_L15 INT_L_X48Y165/NN2BEG3 INT_L_X48Y166/NN2A3 INT_L_X48Y167/NN2END3 INT_L_X48Y167/NW2BEG3 INT_L_X48Y168/NW2A3 INT_R_X47Y168/NN6BEG3 INT_R_X47Y168/NW2END3 INT_R_X47Y169/NN6A3 INT_R_X47Y170/NN6B3 INT_R_X47Y171/NN6C3 INT_R_X47Y172/NN6D3 INT_R_X47Y173/NN6E3 INT_R_X47Y174/NL1BEG2 INT_R_X47Y174/NN6END3 INT_R_X47Y175/BYP5 INT_R_X47Y175/BYP_ALT5 INT_R_X47Y175/BYP_BOUNCE5 INT_R_X47Y175/IMUX13 INT_R_X47Y175/NL1END2 VBRK_X118Y175/VBRK_NW2A3 
pips: CLBLM_R_X47Y175/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 DSP_L_X48Y165/DSP_L.DSP_1_P40->DSP_LOGIC_OUTS_B15_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B15->>INT_INTERFACE_LOGIC_OUTS_L15 INT_L_X48Y165/INT_L.LOGIC_OUTS_L15->>NN2BEG3 INT_L_X48Y167/INT_L.NN2END3->>NW2BEG3 INT_R_X47Y168/INT_R.NW2END3->>NN6BEG3 INT_R_X47Y174/INT_R.NN6END3->>NL1BEG2 INT_R_X47Y175/INT_R.BYP_ALT5->>BYP5 INT_R_X47Y175/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X47Y175/INT_R.BYP_BOUNCE5->>IMUX13 INT_R_X47Y175/INT_R.NL1END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[56] - 
wires: CLBLM_R_X47Y175/CLBLM_BYP0 CLBLM_R_X47Y175/CLBLM_IMUX9 CLBLM_R_X47Y175/CLBLM_L_A5 CLBLM_R_X47Y175/CLBLM_L_AX CLBLM_R_X47Y175/CLBLM_WR1END2 DSP_L_X48Y165/DSP_1_P39 DSP_L_X48Y165/DSP_LOGIC_OUTS_B5_4 DSP_L_X48Y175/DSP_WR1END2_0 HCLK_L_X121Y182/HCLK_NN6E1 INT_INTERFACE_L_X48Y169/INT_INTERFACE_LOGIC_OUTS_L5 INT_INTERFACE_L_X48Y169/INT_INTERFACE_LOGIC_OUTS_L_B5 INT_INTERFACE_L_X48Y175/INT_INTERFACE_WR1END2 INT_L_X48Y169/LOGIC_OUTS_L5 INT_L_X48Y169/NN6BEG1 INT_L_X48Y170/NN6A1 INT_L_X48Y171/NN6B1 INT_L_X48Y172/NN6C1 INT_L_X48Y173/NN6D1 INT_L_X48Y174/NN6E1 INT_L_X48Y175/NN6END1 INT_L_X48Y175/WR1BEG2 INT_R_X47Y175/BYP0 INT_R_X47Y175/BYP_ALT0 INT_R_X47Y175/FAN_ALT5 INT_R_X47Y175/FAN_ALT7 INT_R_X47Y175/FAN_BOUNCE5 INT_R_X47Y175/FAN_BOUNCE7 INT_R_X47Y175/IMUX9 INT_R_X47Y175/WR1END2 VBRK_X118Y183/VBRK_WR1END2 
pips: CLBLM_R_X47Y175/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 DSP_L_X48Y165/DSP_L.DSP_1_P39->DSP_LOGIC_OUTS_B5_4 INT_INTERFACE_L_X48Y169/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 INT_L_X48Y169/INT_L.LOGIC_OUTS_L5->>NN6BEG1 INT_L_X48Y175/INT_L.NN6END1->>WR1BEG2 INT_R_X47Y175/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y175/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X47Y175/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X47Y175/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X47Y175/INT_R.FAN_BOUNCE7->>BYP_ALT0 INT_R_X47Y175/INT_R.WR1END2->>FAN_ALT5 INT_R_X47Y175/INT_R.WR1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[55] - 
wires: CLBLM_R_X47Y174/CLBLM_BYP7 CLBLM_R_X47Y174/CLBLM_IMUX46 CLBLM_R_X47Y174/CLBLM_L_D5 CLBLM_R_X47Y174/CLBLM_L_DX CLBLM_R_X47Y175/CLBLM_WR1END3 DSP_L_X48Y165/DSP_1_P38 DSP_L_X48Y165/DSP_LOGIC_OUTS_B2_4 DSP_L_X48Y175/DSP_WR1END3_0 HCLK_L_X121Y182/HCLK_NN6E2 HCLK_R_X116Y182/HCLK_ER1END3 HCLK_R_X116Y182/HCLK_SR1BEG3 HCLK_R_X116Y182/HCLK_SR1END_N3_3 HCLK_R_X116Y182/HCLK_SW2END2 INT_INTERFACE_L_X48Y169/INT_INTERFACE_LOGIC_OUTS_L2 INT_INTERFACE_L_X48Y169/INT_INTERFACE_LOGIC_OUTS_L_B2 INT_INTERFACE_L_X48Y175/INT_INTERFACE_WR1END3 INT_L_X46Y174/ER1BEG3 INT_L_X46Y174/SW2END2 INT_L_X48Y169/LOGIC_OUTS_L2 INT_L_X48Y169/NN6BEG2 INT_L_X48Y170/NN6A2 INT_L_X48Y171/NN6B2 INT_L_X48Y172/NN6C2 INT_L_X48Y173/NN6D2 INT_L_X48Y174/NN6E2 INT_L_X48Y175/NN6END2 INT_L_X48Y175/WR1BEG3 INT_R_X47Y174/BYP7 INT_R_X47Y174/BYP_ALT7 INT_R_X47Y174/ER1END3 INT_R_X47Y174/IMUX46 INT_R_X47Y174/SR1END3 INT_R_X47Y174/SW2A2 INT_R_X47Y175/ER1END_N3_3 INT_R_X47Y175/SR1BEG3 INT_R_X47Y175/SR1END_N3_3 INT_R_X47Y175/SW2BEG2 INT_R_X47Y175/WR1END3 VBRK_X118Y183/VBRK_WR1END3 
pips: CLBLM_R_X47Y174/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X47Y174/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 DSP_L_X48Y165/DSP_L.DSP_1_P38->DSP_LOGIC_OUTS_B2_4 INT_INTERFACE_L_X48Y169/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 INT_L_X46Y174/INT_L.SW2END2->>ER1BEG3 INT_L_X48Y169/INT_L.LOGIC_OUTS_L2->>NN6BEG2 INT_L_X48Y175/INT_L.NN6END2->>WR1BEG3 INT_R_X47Y174/INT_R.BYP_ALT7->>BYP7 INT_R_X47Y174/INT_R.ER1END3->>IMUX46 INT_R_X47Y174/INT_R.SR1END3->>BYP_ALT7 INT_R_X47Y175/INT_R.WR1END3->>SR1BEG3 INT_R_X47Y175/INT_R.WR1END3->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[54] - 
wires: CLBLM_R_X47Y169/CLBLM_NW4A0 CLBLM_R_X47Y174/CLBLM_BYP2 CLBLM_R_X47Y174/CLBLM_IMUX34 CLBLM_R_X47Y174/CLBLM_L_C6 CLBLM_R_X47Y174/CLBLM_L_CX DSP_L_X48Y165/DSP_1_P37 DSP_L_X48Y165/DSP_LOGIC_OUTS_B0_4 DSP_L_X48Y165/DSP_NW4A0_4 INT_INTERFACE_L_X48Y169/INT_INTERFACE_LOGIC_OUTS_L0 INT_INTERFACE_L_X48Y169/INT_INTERFACE_LOGIC_OUTS_L_B0 INT_INTERFACE_L_X48Y169/INT_INTERFACE_NW4A0 INT_L_X46Y172/NW6END_S0_0 INT_L_X46Y173/NE2BEG0 INT_L_X46Y173/NW6END0 INT_L_X46Y174/NE2A0 INT_L_X48Y169/LOGIC_OUTS_L0 INT_L_X48Y169/NW6BEG0 INT_R_X47Y169/NW6A0 INT_R_X47Y170/NW6B0 INT_R_X47Y171/NW6C0 INT_R_X47Y172/NW6D0 INT_R_X47Y173/NE2END_S3_0 INT_R_X47Y173/NW6E0 INT_R_X47Y174/BYP2 INT_R_X47Y174/BYP_ALT2 INT_R_X47Y174/FAN_ALT1 INT_R_X47Y174/FAN_BOUNCE1 INT_R_X47Y174/IMUX34 INT_R_X47Y174/NE2END0 INT_R_X47Y174/NL1BEG_N3 VBRK_X118Y176/VBRK_NW4A0 
pips: CLBLM_R_X47Y174/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X47Y174/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 DSP_L_X48Y165/DSP_L.DSP_1_P37->DSP_LOGIC_OUTS_B0_4 INT_INTERFACE_L_X48Y169/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 INT_L_X46Y173/INT_L.NW6END0->>NE2BEG0 INT_L_X48Y169/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_R_X47Y174/INT_R.BYP_ALT2->>BYP2 INT_R_X47Y174/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X47Y174/INT_R.FAN_BOUNCE1->>BYP_ALT2 INT_R_X47Y174/INT_R.FAN_BOUNCE1->>IMUX34 INT_R_X47Y174/INT_R.NE2END0->>NL1BEG_N3 INT_R_X47Y174/INT_R.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[53] - 
wires: CLBLM_R_X47Y169/CLBLM_NW4A3 CLBLM_R_X47Y174/CLBLM_BYP5 CLBLM_R_X47Y174/CLBLM_IMUX13 CLBLM_R_X47Y174/CLBLM_L_B6 CLBLM_R_X47Y174/CLBLM_L_BX CLBLM_R_X47Y174/CLBLM_WL1END2 DSP_L_X48Y165/DSP_1_P36 DSP_L_X48Y165/DSP_LOGIC_OUTS_B7_4 DSP_L_X48Y165/DSP_NW4A3_4 DSP_L_X48Y170/DSP_WL1END2_4 HCLK_L_X121Y182/HCLK_NN6E3 HCLK_L_X121Y182/HCLK_SR1BEG3 HCLK_L_X121Y182/HCLK_SR1END_N3_3 INT_INTERFACE_L_X48Y169/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y169/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_INTERFACE_L_X48Y169/INT_INTERFACE_NW4A3 INT_INTERFACE_L_X48Y174/INT_INTERFACE_WL1END2 INT_L_X46Y173/NE2BEG3 INT_L_X46Y173/NW6END3 INT_L_X46Y174/NE2A3 INT_L_X48Y169/LOGIC_OUTS_L7 INT_L_X48Y169/NN6BEG3 INT_L_X48Y169/NW6BEG3 INT_L_X48Y170/NN6A3 INT_L_X48Y171/NN6B3 INT_L_X48Y172/NN6C3 INT_L_X48Y173/NN6D3 INT_L_X48Y174/NN6E3 INT_L_X48Y174/SR1END3 INT_L_X48Y174/WL1BEG2 INT_L_X48Y175/NN6END3 INT_L_X48Y175/SR1BEG3 INT_L_X48Y175/SR1END_N3_3 INT_R_X47Y169/NW6A3 INT_R_X47Y170/NW6B3 INT_R_X47Y171/NW6C3 INT_R_X47Y172/NW6D3 INT_R_X47Y173/NW6E3 INT_R_X47Y174/BYP5 INT_R_X47Y174/BYP_ALT5 INT_R_X47Y174/FAN_ALT3 INT_R_X47Y174/FAN_BOUNCE3 INT_R_X47Y174/IMUX13 INT_R_X47Y174/NE2END3 INT_R_X47Y174/WL1END2 VBRK_X118Y176/VBRK_NW4A3 VBRK_X118Y181/VBRK_WL1END2 
pips: CLBLM_R_X47Y174/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X47Y174/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 DSP_L_X48Y165/DSP_L.DSP_1_P36->DSP_LOGIC_OUTS_B7_4 INT_INTERFACE_L_X48Y169/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X46Y173/INT_L.NW6END3->>NE2BEG3 INT_L_X48Y169/INT_L.LOGIC_OUTS_L7->>NN6BEG3 INT_L_X48Y169/INT_L.LOGIC_OUTS_L7->>NW6BEG3 INT_L_X48Y174/INT_L.SR1END3->>WL1BEG2 INT_L_X48Y175/INT_L.NN6END3->>SR1BEG3 INT_R_X47Y174/INT_R.BYP_ALT5->>BYP5 INT_R_X47Y174/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X47Y174/INT_R.FAN_BOUNCE3->>BYP_ALT5 INT_R_X47Y174/INT_R.NE2END3->>FAN_ALT3 INT_R_X47Y174/INT_R.WL1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[52] - 
wires: CLBLM_R_X47Y173/CLBLM_WW2A3 CLBLM_R_X47Y174/CLBLM_BYP0 CLBLM_R_X47Y174/CLBLM_IMUX9 CLBLM_R_X47Y174/CLBLM_L_A5 CLBLM_R_X47Y174/CLBLM_L_AX DSP_L_X48Y165/DSP_1_P35 DSP_L_X48Y165/DSP_LOGIC_OUTS_B0_3 DSP_L_X48Y170/DSP_WW2A3_3 INT_INTERFACE_L_X48Y168/INT_INTERFACE_LOGIC_OUTS_L0 INT_INTERFACE_L_X48Y168/INT_INTERFACE_LOGIC_OUTS_L_B0 INT_INTERFACE_L_X48Y173/INT_INTERFACE_WW2A3 INT_L_X46Y173/ER1BEG_S0 INT_L_X46Y173/WW2END3 INT_L_X46Y174/ER1BEG0 INT_L_X46Y174/WW2END_N0_3 INT_L_X48Y168/LOGIC_OUTS_L0 INT_L_X48Y168/NN6BEG0 INT_L_X48Y169/NN6A0 INT_L_X48Y170/NN6B0 INT_L_X48Y171/NN6C0 INT_L_X48Y172/NN6D0 INT_L_X48Y173/NN6E0 INT_L_X48Y173/NN6END_S1_0 INT_L_X48Y173/WW2BEG3 INT_L_X48Y174/NN6END0 INT_R_X47Y173/WW2A3 INT_R_X47Y174/BYP0 INT_R_X47Y174/BYP_ALT0 INT_R_X47Y174/ER1END0 INT_R_X47Y174/IMUX9 VBRK_X118Y180/VBRK_WW2A3 
pips: CLBLM_R_X47Y174/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X47Y174/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 DSP_L_X48Y165/DSP_L.DSP_1_P35->DSP_LOGIC_OUTS_B0_3 INT_INTERFACE_L_X48Y168/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 INT_L_X46Y173/INT_L.WW2END3->>ER1BEG_S0 INT_L_X48Y168/INT_L.LOGIC_OUTS_L0->>NN6BEG0 INT_L_X48Y173/INT_L.NN6END_S1_0->>WW2BEG3 INT_R_X47Y174/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y174/INT_R.ER1END0->>BYP_ALT0 INT_R_X47Y174/INT_R.ER1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[51] - 
wires: CLBLM_R_X47Y173/CLBLM_BYP7 CLBLM_R_X47Y173/CLBLM_IMUX39 CLBLM_R_X47Y173/CLBLM_L_D3 CLBLM_R_X47Y173/CLBLM_L_DX CLBLM_R_X47Y174/CLBLM_WR1END3 DSP_L_X48Y165/DSP_1_P34 DSP_L_X48Y165/DSP_LOGIC_OUTS_B2_3 DSP_L_X48Y170/DSP_WR1END3_4 INT_INTERFACE_L_X48Y168/INT_INTERFACE_LOGIC_OUTS_L2 INT_INTERFACE_L_X48Y168/INT_INTERFACE_LOGIC_OUTS_L_B2 INT_INTERFACE_L_X48Y174/INT_INTERFACE_WR1END3 INT_L_X48Y168/LOGIC_OUTS_L2 INT_L_X48Y168/NN6BEG2 INT_L_X48Y169/NN6A2 INT_L_X48Y170/NN6B2 INT_L_X48Y171/NN6C2 INT_L_X48Y172/NN6D2 INT_L_X48Y173/NN6E2 INT_L_X48Y174/NN6END2 INT_L_X48Y174/WR1BEG3 INT_R_X47Y173/BYP7 INT_R_X47Y173/BYP_ALT7 INT_R_X47Y173/IMUX39 INT_R_X47Y173/SR1END3 INT_R_X47Y174/SR1BEG3 INT_R_X47Y174/SR1END_N3_3 INT_R_X47Y174/WR1END3 VBRK_X118Y181/VBRK_WR1END3 
pips: CLBLM_R_X47Y173/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X47Y173/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 DSP_L_X48Y165/DSP_L.DSP_1_P34->DSP_LOGIC_OUTS_B2_3 INT_INTERFACE_L_X48Y168/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 INT_L_X48Y168/INT_L.LOGIC_OUTS_L2->>NN6BEG2 INT_L_X48Y174/INT_L.NN6END2->>WR1BEG3 INT_R_X47Y173/INT_R.BYP_ALT7->>BYP7 INT_R_X47Y173/INT_R.SR1END3->>BYP_ALT7 INT_R_X47Y173/INT_R.SR1END3->>IMUX39 INT_R_X47Y174/INT_R.WR1END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[50] - 
wires: CLBLM_R_X47Y168/CLBLM_NW4A1 CLBLM_R_X47Y173/CLBLM_BYP2 CLBLM_R_X47Y173/CLBLM_IMUX34 CLBLM_R_X47Y173/CLBLM_L_C6 CLBLM_R_X47Y173/CLBLM_L_CX DSP_L_X48Y165/DSP_1_P33 DSP_L_X48Y165/DSP_LOGIC_OUTS_B5_3 DSP_L_X48Y165/DSP_NW4A1_3 INT_INTERFACE_L_X48Y168/INT_INTERFACE_LOGIC_OUTS_L5 INT_INTERFACE_L_X48Y168/INT_INTERFACE_LOGIC_OUTS_L_B5 INT_INTERFACE_L_X48Y168/INT_INTERFACE_NW4A1 INT_L_X46Y172/NE2BEG1 INT_L_X46Y172/NW6END1 INT_L_X46Y173/NE2A1 INT_L_X48Y168/LOGIC_OUTS_L5 INT_L_X48Y168/NW6BEG1 INT_R_X47Y168/NW6A1 INT_R_X47Y169/NW6B1 INT_R_X47Y170/NW6C1 INT_R_X47Y171/NW6D1 INT_R_X47Y172/NW6E1 INT_R_X47Y173/BYP2 INT_R_X47Y173/BYP_ALT1 INT_R_X47Y173/BYP_ALT2 INT_R_X47Y173/BYP_BOUNCE1 INT_R_X47Y173/IMUX34 INT_R_X47Y173/NE2END1 VBRK_X118Y175/VBRK_NW4A1 
pips: CLBLM_R_X47Y173/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X47Y173/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 DSP_L_X48Y165/DSP_L.DSP_1_P33->DSP_LOGIC_OUTS_B5_3 INT_INTERFACE_L_X48Y168/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 INT_L_X46Y172/INT_L.NW6END1->>NE2BEG1 INT_L_X48Y168/INT_L.LOGIC_OUTS_L5->>NW6BEG1 INT_R_X47Y173/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X47Y173/INT_R.BYP_ALT2->>BYP2 INT_R_X47Y173/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X47Y173/INT_R.NE2END1->>BYP_ALT1 INT_R_X47Y173/INT_R.NE2END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[49] - 
wires: CLBLM_R_X47Y173/CLBLM_BYP5 CLBLM_R_X47Y173/CLBLM_IMUX13 CLBLM_R_X47Y173/CLBLM_L_B6 CLBLM_R_X47Y173/CLBLM_L_BX CLBLM_R_X47Y173/CLBLM_WL1END2 DSP_L_X48Y165/DSP_1_P32 DSP_L_X48Y165/DSP_LOGIC_OUTS_B7_3 DSP_L_X48Y170/DSP_WL1END2_3 INT_INTERFACE_L_X48Y168/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y168/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_INTERFACE_L_X48Y173/INT_INTERFACE_WL1END2 INT_L_X48Y168/LOGIC_OUTS_L7 INT_L_X48Y168/NN6BEG3 INT_L_X48Y169/NN6A3 INT_L_X48Y170/NN6B3 INT_L_X48Y171/NN6C3 INT_L_X48Y172/NN6D3 INT_L_X48Y173/NN6E3 INT_L_X48Y173/SR1END3 INT_L_X48Y173/WL1BEG2 INT_L_X48Y174/NN6END3 INT_L_X48Y174/SR1BEG3 INT_L_X48Y174/SR1END_N3_3 INT_R_X47Y173/BYP5 INT_R_X47Y173/BYP_ALT5 INT_R_X47Y173/FAN_ALT5 INT_R_X47Y173/FAN_BOUNCE5 INT_R_X47Y173/IMUX13 INT_R_X47Y173/WL1END2 VBRK_X118Y180/VBRK_WL1END2 
pips: CLBLM_R_X47Y173/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X47Y173/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 DSP_L_X48Y165/DSP_L.DSP_1_P32->DSP_LOGIC_OUTS_B7_3 INT_INTERFACE_L_X48Y168/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X48Y168/INT_L.LOGIC_OUTS_L7->>NN6BEG3 INT_L_X48Y173/INT_L.SR1END3->>WL1BEG2 INT_L_X48Y174/INT_L.NN6END3->>SR1BEG3 INT_R_X47Y173/INT_R.BYP_ALT5->>BYP5 INT_R_X47Y173/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X47Y173/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X47Y173/INT_R.WL1END2->>FAN_ALT5 INT_R_X47Y173/INT_R.WL1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[48] - 
wires: CLBLM_R_X47Y172/CLBLM_WW2A3 CLBLM_R_X47Y173/CLBLM_BYP0 CLBLM_R_X47Y173/CLBLM_IMUX9 CLBLM_R_X47Y173/CLBLM_L_A5 CLBLM_R_X47Y173/CLBLM_L_AX DSP_L_X48Y165/DSP_1_P31 DSP_L_X48Y165/DSP_LOGIC_OUTS_B0_2 DSP_L_X48Y170/DSP_WW2A3_2 INT_INTERFACE_L_X48Y167/INT_INTERFACE_LOGIC_OUTS_L0 INT_INTERFACE_L_X48Y167/INT_INTERFACE_LOGIC_OUTS_L_B0 INT_INTERFACE_L_X48Y172/INT_INTERFACE_WW2A3 INT_L_X46Y172/ER1BEG_S0 INT_L_X46Y172/WW2END3 INT_L_X46Y173/ER1BEG0 INT_L_X46Y173/WW2END_N0_3 INT_L_X48Y167/LOGIC_OUTS_L0 INT_L_X48Y167/NN6BEG0 INT_L_X48Y168/NN6A0 INT_L_X48Y169/NN6B0 INT_L_X48Y170/NN6C0 INT_L_X48Y171/NN6D0 INT_L_X48Y172/NN6E0 INT_L_X48Y172/NN6END_S1_0 INT_L_X48Y172/WW2BEG3 INT_L_X48Y173/NN6END0 INT_R_X47Y172/WW2A3 INT_R_X47Y173/BYP0 INT_R_X47Y173/BYP_ALT0 INT_R_X47Y173/ER1END0 INT_R_X47Y173/IMUX9 VBRK_X118Y179/VBRK_WW2A3 
pips: CLBLM_R_X47Y173/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X47Y173/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 DSP_L_X48Y165/DSP_L.DSP_1_P31->DSP_LOGIC_OUTS_B0_2 INT_INTERFACE_L_X48Y167/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 INT_L_X46Y172/INT_L.WW2END3->>ER1BEG_S0 INT_L_X48Y167/INT_L.LOGIC_OUTS_L0->>NN6BEG0 INT_L_X48Y172/INT_L.NN6END_S1_0->>WW2BEG3 INT_R_X47Y173/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y173/INT_R.ER1END0->>BYP_ALT0 INT_R_X47Y173/INT_R.ER1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[47] - 
wires: CLBLM_R_X47Y172/CLBLM_BYP7 CLBLM_R_X47Y172/CLBLM_IMUX46 CLBLM_R_X47Y172/CLBLM_L_D5 CLBLM_R_X47Y172/CLBLM_L_DX CLBLM_R_X47Y173/CLBLM_WR1END3 DSP_L_X48Y165/DSP_1_P30 DSP_L_X48Y165/DSP_LOGIC_OUTS_B2_2 DSP_L_X48Y170/DSP_WR1END3_3 INT_INTERFACE_L_X48Y167/INT_INTERFACE_LOGIC_OUTS_L2 INT_INTERFACE_L_X48Y167/INT_INTERFACE_LOGIC_OUTS_L_B2 INT_INTERFACE_L_X48Y173/INT_INTERFACE_WR1END3 INT_L_X46Y172/ER1BEG3 INT_L_X46Y172/SW2END2 INT_L_X48Y167/LOGIC_OUTS_L2 INT_L_X48Y167/NN6BEG2 INT_L_X48Y168/NN6A2 INT_L_X48Y169/NN6B2 INT_L_X48Y170/NN6C2 INT_L_X48Y171/NN6D2 INT_L_X48Y172/NN6E2 INT_L_X48Y173/NN6END2 INT_L_X48Y173/WR1BEG3 INT_R_X47Y172/BYP7 INT_R_X47Y172/BYP_ALT7 INT_R_X47Y172/ER1END3 INT_R_X47Y172/IMUX46 INT_R_X47Y172/SR1END3 INT_R_X47Y172/SW2A2 INT_R_X47Y173/ER1END_N3_3 INT_R_X47Y173/SR1BEG3 INT_R_X47Y173/SR1END_N3_3 INT_R_X47Y173/SW2BEG2 INT_R_X47Y173/WR1END3 VBRK_X118Y180/VBRK_WR1END3 
pips: CLBLM_R_X47Y172/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X47Y172/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 DSP_L_X48Y165/DSP_L.DSP_1_P30->DSP_LOGIC_OUTS_B2_2 INT_INTERFACE_L_X48Y167/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 INT_L_X46Y172/INT_L.SW2END2->>ER1BEG3 INT_L_X48Y167/INT_L.LOGIC_OUTS_L2->>NN6BEG2 INT_L_X48Y173/INT_L.NN6END2->>WR1BEG3 INT_R_X47Y172/INT_R.BYP_ALT7->>BYP7 INT_R_X47Y172/INT_R.ER1END3->>IMUX46 INT_R_X47Y172/INT_R.SR1END3->>BYP_ALT7 INT_R_X47Y173/INT_R.WR1END3->>SR1BEG3 INT_R_X47Y173/INT_R.WR1END3->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[46] - 
wires: CLBLM_R_X47Y167/CLBLM_NW4A1 CLBLM_R_X47Y172/CLBLM_BYP2 CLBLM_R_X47Y172/CLBLM_IMUX34 CLBLM_R_X47Y172/CLBLM_L_C6 CLBLM_R_X47Y172/CLBLM_L_CX DSP_L_X48Y165/DSP_1_P29 DSP_L_X48Y165/DSP_LOGIC_OUTS_B5_2 DSP_L_X48Y165/DSP_NW4A1_2 INT_INTERFACE_L_X48Y167/INT_INTERFACE_LOGIC_OUTS_L5 INT_INTERFACE_L_X48Y167/INT_INTERFACE_LOGIC_OUTS_L_B5 INT_INTERFACE_L_X48Y167/INT_INTERFACE_NW4A1 INT_L_X46Y171/NE2BEG1 INT_L_X46Y171/NL1BEG0 INT_L_X46Y171/NL1END_S3_0 INT_L_X46Y171/NW6END1 INT_L_X46Y172/EL1BEG2 INT_L_X46Y172/NE2A1 INT_L_X46Y172/NL1BEG_N3 INT_L_X46Y172/NL1END0 INT_L_X48Y167/LOGIC_OUTS_L5 INT_L_X48Y167/NW6BEG1 INT_R_X47Y167/NW6A1 INT_R_X47Y168/NW6B1 INT_R_X47Y169/NW6C1 INT_R_X47Y170/NW6D1 INT_R_X47Y171/NW6E1 INT_R_X47Y172/BYP2 INT_R_X47Y172/BYP_ALT2 INT_R_X47Y172/EL1END2 INT_R_X47Y172/IMUX34 INT_R_X47Y172/NE2END1 VBRK_X118Y174/VBRK_NW4A1 
pips: CLBLM_R_X47Y172/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X47Y172/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 DSP_L_X48Y165/DSP_L.DSP_1_P29->DSP_LOGIC_OUTS_B5_2 INT_INTERFACE_L_X48Y167/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 INT_L_X46Y171/INT_L.NW6END1->>NE2BEG1 INT_L_X46Y171/INT_L.NW6END1->>NL1BEG0 INT_L_X46Y172/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X46Y172/INT_L.NL1END0->>NL1BEG_N3 INT_L_X48Y167/INT_L.LOGIC_OUTS_L5->>NW6BEG1 INT_R_X47Y172/INT_R.BYP_ALT2->>BYP2 INT_R_X47Y172/INT_R.EL1END2->>BYP_ALT2 INT_R_X47Y172/INT_R.NE2END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[45] - 
wires: CLBLM_R_X47Y167/CLBLM_NW4A3 CLBLM_R_X47Y172/CLBLM_BYP5 CLBLM_R_X47Y172/CLBLM_IMUX13 CLBLM_R_X47Y172/CLBLM_L_B6 CLBLM_R_X47Y172/CLBLM_L_BX DSP_L_X48Y165/DSP_1_P28 DSP_L_X48Y165/DSP_LOGIC_OUTS_B7_2 DSP_L_X48Y165/DSP_NW4A3_2 INT_INTERFACE_L_X48Y167/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y167/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_INTERFACE_L_X48Y167/INT_INTERFACE_NW4A3 INT_L_X46Y171/NE2BEG3 INT_L_X46Y171/NW6END3 INT_L_X46Y172/NE2A3 INT_L_X48Y167/LOGIC_OUTS_L7 INT_L_X48Y167/NW6BEG3 INT_R_X47Y167/NW6A3 INT_R_X47Y168/NW6B3 INT_R_X47Y169/NW6C3 INT_R_X47Y170/NW6D3 INT_R_X47Y171/NW6E3 INT_R_X47Y172/BYP5 INT_R_X47Y172/BYP_ALT5 INT_R_X47Y172/FAN_ALT3 INT_R_X47Y172/FAN_BOUNCE3 INT_R_X47Y172/IMUX13 INT_R_X47Y172/NE2END3 VBRK_X118Y174/VBRK_NW4A3 
pips: CLBLM_R_X47Y172/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X47Y172/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 DSP_L_X48Y165/DSP_L.DSP_1_P28->DSP_LOGIC_OUTS_B7_2 INT_INTERFACE_L_X48Y167/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X46Y171/INT_L.NW6END3->>NE2BEG3 INT_L_X48Y167/INT_L.LOGIC_OUTS_L7->>NW6BEG3 INT_R_X47Y172/INT_R.BYP_ALT5->>BYP5 INT_R_X47Y172/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X47Y172/INT_R.FAN_BOUNCE3->>BYP_ALT5 INT_R_X47Y172/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X47Y172/INT_R.NE2END3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[44] - 
wires: CLBLM_R_X47Y171/CLBLM_WW2A3 CLBLM_R_X47Y172/CLBLM_BYP0 CLBLM_R_X47Y172/CLBLM_IMUX9 CLBLM_R_X47Y172/CLBLM_L_A5 CLBLM_R_X47Y172/CLBLM_L_AX DSP_L_X48Y165/DSP_1_P27 DSP_L_X48Y165/DSP_LOGIC_OUTS_B0_1 DSP_L_X48Y170/DSP_WW2A3_1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_LOGIC_OUTS_L0 INT_INTERFACE_L_X48Y166/INT_INTERFACE_LOGIC_OUTS_L_B0 INT_INTERFACE_L_X48Y171/INT_INTERFACE_WW2A3 INT_L_X46Y171/ER1BEG_S0 INT_L_X46Y171/WW2END3 INT_L_X46Y172/ER1BEG0 INT_L_X46Y172/WW2END_N0_3 INT_L_X48Y166/LOGIC_OUTS_L0 INT_L_X48Y166/NN6BEG0 INT_L_X48Y167/NN6A0 INT_L_X48Y168/NN6B0 INT_L_X48Y169/NN6C0 INT_L_X48Y170/NN6D0 INT_L_X48Y171/NN6E0 INT_L_X48Y171/NN6END_S1_0 INT_L_X48Y171/WW2BEG3 INT_L_X48Y172/NN6END0 INT_R_X47Y171/WW2A3 INT_R_X47Y172/BYP0 INT_R_X47Y172/BYP_ALT0 INT_R_X47Y172/ER1END0 INT_R_X47Y172/IMUX9 VBRK_X118Y178/VBRK_WW2A3 
pips: CLBLM_R_X47Y172/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X47Y172/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 DSP_L_X48Y165/DSP_L.DSP_1_P27->DSP_LOGIC_OUTS_B0_1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 INT_L_X46Y171/INT_L.WW2END3->>ER1BEG_S0 INT_L_X48Y166/INT_L.LOGIC_OUTS_L0->>NN6BEG0 INT_L_X48Y171/INT_L.NN6END_S1_0->>WW2BEG3 INT_R_X47Y172/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y172/INT_R.ER1END0->>BYP_ALT0 INT_R_X47Y172/INT_R.ER1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[43] - 
wires: CLBLM_R_X47Y171/CLBLM_BYP7 CLBLM_R_X47Y171/CLBLM_IMUX46 CLBLM_R_X47Y171/CLBLM_L_D5 CLBLM_R_X47Y171/CLBLM_L_DX CLBLM_R_X47Y172/CLBLM_WR1END3 DSP_L_X48Y165/DSP_1_P26 DSP_L_X48Y165/DSP_LOGIC_OUTS_B2_1 DSP_L_X48Y170/DSP_WR1END3_2 INT_INTERFACE_L_X48Y166/INT_INTERFACE_LOGIC_OUTS_L2 INT_INTERFACE_L_X48Y166/INT_INTERFACE_LOGIC_OUTS_L_B2 INT_INTERFACE_L_X48Y172/INT_INTERFACE_WR1END3 INT_L_X46Y171/ER1BEG3 INT_L_X46Y171/SW2END2 INT_L_X48Y166/LOGIC_OUTS_L2 INT_L_X48Y166/NN6BEG2 INT_L_X48Y167/NN6A2 INT_L_X48Y168/NN6B2 INT_L_X48Y169/NN6C2 INT_L_X48Y170/NN6D2 INT_L_X48Y171/NN6E2 INT_L_X48Y172/NN6END2 INT_L_X48Y172/WR1BEG3 INT_R_X47Y171/BYP7 INT_R_X47Y171/BYP_ALT7 INT_R_X47Y171/ER1END3 INT_R_X47Y171/IMUX46 INT_R_X47Y171/SR1END3 INT_R_X47Y171/SW2A2 INT_R_X47Y172/ER1END_N3_3 INT_R_X47Y172/SR1BEG3 INT_R_X47Y172/SR1END_N3_3 INT_R_X47Y172/SW2BEG2 INT_R_X47Y172/WR1END3 VBRK_X118Y179/VBRK_WR1END3 
pips: CLBLM_R_X47Y171/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X47Y171/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 DSP_L_X48Y165/DSP_L.DSP_1_P26->DSP_LOGIC_OUTS_B2_1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 INT_L_X46Y171/INT_L.SW2END2->>ER1BEG3 INT_L_X48Y166/INT_L.LOGIC_OUTS_L2->>NN6BEG2 INT_L_X48Y172/INT_L.NN6END2->>WR1BEG3 INT_R_X47Y171/INT_R.BYP_ALT7->>BYP7 INT_R_X47Y171/INT_R.ER1END3->>IMUX46 INT_R_X47Y171/INT_R.SR1END3->>BYP_ALT7 INT_R_X47Y172/INT_R.WR1END3->>SR1BEG3 INT_R_X47Y172/INT_R.WR1END3->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[42] - 
wires: CLBLM_R_X47Y166/CLBLM_NW4A1 CLBLM_R_X47Y171/CLBLM_BYP2 CLBLM_R_X47Y171/CLBLM_IMUX34 CLBLM_R_X47Y171/CLBLM_L_C6 CLBLM_R_X47Y171/CLBLM_L_CX CLBLM_R_X47Y171/CLBLM_WR1END2 DSP_L_X48Y165/DSP_1_P25 DSP_L_X48Y165/DSP_LOGIC_OUTS_B5_1 DSP_L_X48Y165/DSP_NW4A1_1 DSP_L_X48Y170/DSP_WR1END2_1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_LOGIC_OUTS_L5 INT_INTERFACE_L_X48Y166/INT_INTERFACE_LOGIC_OUTS_L_B5 INT_INTERFACE_L_X48Y166/INT_INTERFACE_NW4A1 INT_INTERFACE_L_X48Y171/INT_INTERFACE_WR1END2 INT_L_X46Y170/NE2BEG1 INT_L_X46Y170/NW6END1 INT_L_X46Y171/NE2A1 INT_L_X48Y166/LOGIC_OUTS_L5 INT_L_X48Y166/NN2BEG1 INT_L_X48Y166/NW6BEG1 INT_L_X48Y167/NN2A1 INT_L_X48Y168/NN2BEG1 INT_L_X48Y168/NN2END1 INT_L_X48Y169/NN2A1 INT_L_X48Y170/NN2END1 INT_L_X48Y170/NR1BEG1 INT_L_X48Y171/NR1END1 INT_L_X48Y171/WR1BEG2 INT_R_X47Y166/NW6A1 INT_R_X47Y167/NW6B1 INT_R_X47Y168/NW6C1 INT_R_X47Y169/NW6D1 INT_R_X47Y170/NW6E1 INT_R_X47Y171/BYP2 INT_R_X47Y171/BYP_ALT2 INT_R_X47Y171/IMUX34 INT_R_X47Y171/NE2END1 INT_R_X47Y171/WR1END2 VBRK_X118Y173/VBRK_NW4A1 VBRK_X118Y178/VBRK_WR1END2 
pips: CLBLM_R_X47Y171/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X47Y171/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 DSP_L_X48Y165/DSP_L.DSP_1_P25->DSP_LOGIC_OUTS_B5_1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 INT_L_X46Y170/INT_L.NW6END1->>NE2BEG1 INT_L_X48Y166/INT_L.LOGIC_OUTS_L5->>NN2BEG1 INT_L_X48Y166/INT_L.LOGIC_OUTS_L5->>NW6BEG1 INT_L_X48Y168/INT_L.NN2END1->>NN2BEG1 INT_L_X48Y170/INT_L.NN2END1->>NR1BEG1 INT_L_X48Y171/INT_L.NR1END1->>WR1BEG2 INT_R_X47Y171/INT_R.BYP_ALT2->>BYP2 INT_R_X47Y171/INT_R.NE2END1->>IMUX34 INT_R_X47Y171/INT_R.WR1END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[41] - 
wires: CLBLM_R_X47Y166/CLBLM_NW4A3 CLBLM_R_X47Y171/CLBLM_BYP5 CLBLM_R_X47Y171/CLBLM_IMUX13 CLBLM_R_X47Y171/CLBLM_L_B6 CLBLM_R_X47Y171/CLBLM_L_BX DSP_L_X48Y165/DSP_1_P24 DSP_L_X48Y165/DSP_LOGIC_OUTS_B7_1 DSP_L_X48Y165/DSP_NW4A3_1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y166/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_INTERFACE_L_X48Y166/INT_INTERFACE_NW4A3 INT_L_X46Y170/NE2BEG3 INT_L_X46Y170/NW6END3 INT_L_X46Y171/NE2A3 INT_L_X48Y166/LOGIC_OUTS_L7 INT_L_X48Y166/NW6BEG3 INT_R_X47Y166/NW6A3 INT_R_X47Y167/NW6B3 INT_R_X47Y168/NW6C3 INT_R_X47Y169/NW6D3 INT_R_X47Y170/NW6E3 INT_R_X47Y171/BYP5 INT_R_X47Y171/BYP_ALT5 INT_R_X47Y171/FAN_ALT3 INT_R_X47Y171/FAN_BOUNCE3 INT_R_X47Y171/IMUX13 INT_R_X47Y171/NE2END3 VBRK_X118Y173/VBRK_NW4A3 
pips: CLBLM_R_X47Y171/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X47Y171/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 DSP_L_X48Y165/DSP_L.DSP_1_P24->DSP_LOGIC_OUTS_B7_1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X46Y170/INT_L.NW6END3->>NE2BEG3 INT_L_X48Y166/INT_L.LOGIC_OUTS_L7->>NW6BEG3 INT_R_X47Y171/INT_R.BYP_ALT5->>BYP5 INT_R_X47Y171/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X47Y171/INT_R.FAN_BOUNCE3->>BYP_ALT5 INT_R_X47Y171/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X47Y171/INT_R.NE2END3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[40] - 
wires: CLBLM_R_X47Y165/CLBLM_NW4A0 CLBLM_R_X47Y171/CLBLM_BYP0 CLBLM_R_X47Y171/CLBLM_IMUX9 CLBLM_R_X47Y171/CLBLM_L_A5 CLBLM_R_X47Y171/CLBLM_L_AX DSP_L_X48Y165/DSP_1_P23 DSP_L_X48Y165/DSP_LOGIC_OUTS_B0_0 DSP_L_X48Y165/DSP_NW4A0_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L_B0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_NW4A0 INT_L_X46Y168/NW6END_S0_0 INT_L_X46Y169/NE2BEG0 INT_L_X46Y169/NW6END0 INT_L_X46Y170/NE2A0 INT_L_X48Y165/LOGIC_OUTS_L0 INT_L_X48Y165/NW6BEG0 INT_R_X47Y165/NW6A0 INT_R_X47Y166/NW6B0 INT_R_X47Y167/NW6C0 INT_R_X47Y168/NW6D0 INT_R_X47Y169/NE2END_S3_0 INT_R_X47Y169/NW6E0 INT_R_X47Y170/NE2END0 INT_R_X47Y170/NR1BEG0 INT_R_X47Y171/BYP0 INT_R_X47Y171/BYP_ALT0 INT_R_X47Y171/IMUX9 INT_R_X47Y171/NR1END0 VBRK_X118Y172/VBRK_NW4A0 
pips: CLBLM_R_X47Y171/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X47Y171/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 DSP_L_X48Y165/DSP_L.DSP_1_P23->DSP_LOGIC_OUTS_B0_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 INT_L_X46Y169/INT_L.NW6END0->>NE2BEG0 INT_L_X48Y165/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_R_X47Y170/INT_R.NE2END0->>NR1BEG0 INT_R_X47Y171/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y171/INT_R.NR1END0->>BYP_ALT0 INT_R_X47Y171/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[39] - 
wires: CLBLM_R_X47Y165/CLBLM_WR1END3 CLBLM_R_X47Y170/CLBLM_BYP7 CLBLM_R_X47Y170/CLBLM_IMUX46 CLBLM_R_X47Y170/CLBLM_L_D5 CLBLM_R_X47Y170/CLBLM_L_DX CLBLM_R_X47Y171/CLBLM_WR1END3 DSP_L_X48Y165/DSP_1_P22 DSP_L_X48Y165/DSP_LOGIC_OUTS_B2_0 DSP_L_X48Y165/DSP_WR1END3_0 DSP_L_X48Y170/DSP_WR1END3_1 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L2 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L_B2 INT_INTERFACE_L_X48Y165/INT_INTERFACE_WR1END3 INT_INTERFACE_L_X48Y171/INT_INTERFACE_WR1END3 INT_L_X48Y165/LOGIC_OUTS_L2 INT_L_X48Y165/NN6BEG2 INT_L_X48Y165/WR1BEG3 INT_L_X48Y166/NN6A2 INT_L_X48Y167/NN6B2 INT_L_X48Y168/NN6C2 INT_L_X48Y169/NN6D2 INT_L_X48Y170/NN6E2 INT_L_X48Y171/NN6END2 INT_L_X48Y171/WR1BEG3 INT_R_X47Y165/NN2BEG3 INT_R_X47Y165/WR1END3 INT_R_X47Y166/NN2A3 INT_R_X47Y167/NN2END3 INT_R_X47Y167/NR1BEG3 INT_R_X47Y168/NN2BEG3 INT_R_X47Y168/NR1END3 INT_R_X47Y169/NN2A3 INT_R_X47Y170/BYP7 INT_R_X47Y170/BYP_ALT7 INT_R_X47Y170/IMUX46 INT_R_X47Y170/NN2END3 INT_R_X47Y170/SR1END3 INT_R_X47Y171/SR1BEG3 INT_R_X47Y171/SR1END_N3_3 INT_R_X47Y171/WR1END3 VBRK_X118Y172/VBRK_WR1END3 VBRK_X118Y178/VBRK_WR1END3 
pips: CLBLM_R_X47Y170/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X47Y170/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 DSP_L_X48Y165/DSP_L.DSP_1_P22->DSP_LOGIC_OUTS_B2_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 INT_L_X48Y165/INT_L.LOGIC_OUTS_L2->>NN6BEG2 INT_L_X48Y165/INT_L.LOGIC_OUTS_L2->>WR1BEG3 INT_L_X48Y171/INT_L.NN6END2->>WR1BEG3 INT_R_X47Y165/INT_R.WR1END3->>NN2BEG3 INT_R_X47Y167/INT_R.NN2END3->>NR1BEG3 INT_R_X47Y168/INT_R.NR1END3->>NN2BEG3 INT_R_X47Y170/INT_R.BYP_ALT7->>BYP7 INT_R_X47Y170/INT_R.NN2END3->>IMUX46 INT_R_X47Y170/INT_R.SR1END3->>BYP_ALT7 INT_R_X47Y171/INT_R.WR1END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[38] - 
wires: CLBLM_R_X47Y165/CLBLM_NW4A1 CLBLM_R_X47Y170/CLBLM_BYP2 CLBLM_R_X47Y170/CLBLM_IMUX34 CLBLM_R_X47Y170/CLBLM_L_C6 CLBLM_R_X47Y170/CLBLM_L_CX DSP_L_X48Y165/DSP_1_P21 DSP_L_X48Y165/DSP_LOGIC_OUTS_B5_0 DSP_L_X48Y165/DSP_NW4A1_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L5 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L_B5 INT_INTERFACE_L_X48Y165/INT_INTERFACE_NW4A1 INT_L_X46Y169/NE2BEG1 INT_L_X46Y169/NW6END1 INT_L_X46Y170/NE2A1 INT_L_X48Y165/LOGIC_OUTS_L5 INT_L_X48Y165/NW6BEG1 INT_R_X47Y165/NW6A1 INT_R_X47Y166/NW6B1 INT_R_X47Y167/NW6C1 INT_R_X47Y168/NW6D1 INT_R_X47Y169/NW6E1 INT_R_X47Y170/BYP2 INT_R_X47Y170/BYP_ALT1 INT_R_X47Y170/BYP_ALT2 INT_R_X47Y170/BYP_BOUNCE1 INT_R_X47Y170/IMUX34 INT_R_X47Y170/NE2END1 VBRK_X118Y172/VBRK_NW4A1 
pips: CLBLM_R_X47Y170/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X47Y170/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 DSP_L_X48Y165/DSP_L.DSP_1_P21->DSP_LOGIC_OUTS_B5_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 INT_L_X46Y169/INT_L.NW6END1->>NE2BEG1 INT_L_X48Y165/INT_L.LOGIC_OUTS_L5->>NW6BEG1 INT_R_X47Y170/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X47Y170/INT_R.BYP_ALT2->>BYP2 INT_R_X47Y170/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X47Y170/INT_R.NE2END1->>BYP_ALT1 INT_R_X47Y170/INT_R.NE2END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[37] - 
wires: CLBLM_R_X47Y165/CLBLM_NW4A3 CLBLM_R_X47Y170/CLBLM_BYP5 CLBLM_R_X47Y170/CLBLM_IMUX13 CLBLM_R_X47Y170/CLBLM_L_B6 CLBLM_R_X47Y170/CLBLM_L_BX DSP_L_X48Y165/DSP_1_P20 DSP_L_X48Y165/DSP_LOGIC_OUTS_B7_0 DSP_L_X48Y165/DSP_NW4A3_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_INTERFACE_L_X48Y165/INT_INTERFACE_NW4A3 INT_L_X46Y169/NE2BEG3 INT_L_X46Y169/NW6END3 INT_L_X46Y170/NE2A3 INT_L_X48Y165/LOGIC_OUTS_L7 INT_L_X48Y165/NW6BEG3 INT_R_X47Y165/NW6A3 INT_R_X47Y166/NW6B3 INT_R_X47Y167/NW6C3 INT_R_X47Y168/NW6D3 INT_R_X47Y169/NW6E3 INT_R_X47Y170/BYP5 INT_R_X47Y170/BYP_ALT5 INT_R_X47Y170/FAN_ALT3 INT_R_X47Y170/FAN_BOUNCE3 INT_R_X47Y170/IMUX13 INT_R_X47Y170/NE2END3 VBRK_X118Y172/VBRK_NW4A3 
pips: CLBLM_R_X47Y170/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X47Y170/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 DSP_L_X48Y165/DSP_L.DSP_1_P20->DSP_LOGIC_OUTS_B7_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X46Y169/INT_L.NW6END3->>NE2BEG3 INT_L_X48Y165/INT_L.LOGIC_OUTS_L7->>NW6BEG3 INT_R_X47Y170/INT_R.BYP_ALT5->>BYP5 INT_R_X47Y170/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X47Y170/INT_R.FAN_BOUNCE3->>BYP_ALT5 INT_R_X47Y170/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X47Y170/INT_R.NE2END3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[36] - 
wires: CLBLM_R_X47Y170/CLBLM_BYP0 CLBLM_R_X47Y170/CLBLM_IMUX9 CLBLM_R_X47Y170/CLBLM_L_A5 CLBLM_R_X47Y170/CLBLM_L_AX CLBLM_R_X47Y170/CLBLM_NW2A0 CLBLM_R_X47Y170/CLBLM_WR1END0 DSP_L_X48Y165/DSP_1_P19 DSP_L_X48Y165/DSP_LOGIC_OUTS_B4_4 DSP_L_X48Y170/DSP_NW2A0_0 DSP_L_X48Y170/DSP_WR1END0_0 INT_INTERFACE_L_X48Y169/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y169/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_INTERFACE_L_X48Y170/INT_INTERFACE_NW2A0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_WR1END0 INT_L_X48Y169/LOGIC_OUTS_L4 INT_L_X48Y169/NL1BEG_N3 INT_L_X48Y169/NW2BEG0 INT_L_X48Y169/WR1BEG_S0 INT_L_X48Y170/NW2A0 INT_L_X48Y170/WR1BEG0 INT_R_X47Y169/NW2END_S0_0 INT_R_X47Y169/WR1END_S1_0 INT_R_X47Y170/BYP0 INT_R_X47Y170/BYP_ALT0 INT_R_X47Y170/IMUX9 INT_R_X47Y170/NW2END0 INT_R_X47Y170/WR1END0 VBRK_X118Y177/VBRK_NW2A0 VBRK_X118Y177/VBRK_WR1END0 
pips: CLBLM_R_X47Y170/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X47Y170/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 DSP_L_X48Y165/DSP_L.DSP_1_P19->DSP_LOGIC_OUTS_B4_4 INT_INTERFACE_L_X48Y169/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y169/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X48Y169/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X48Y169/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_R_X47Y170/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y170/INT_R.NW2END0->>BYP_ALT0 INT_R_X47Y170/INT_R.WR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[35] - 
wires: CLBLM_R_X47Y169/CLBLM_BYP7 CLBLM_R_X47Y169/CLBLM_IMUX46 CLBLM_R_X47Y169/CLBLM_L_D5 CLBLM_R_X47Y169/CLBLM_L_DX CLBLM_R_X47Y169/CLBLM_WR1END3 CLBLM_R_X47Y169/CLBLM_WW2A2 DSP_L_X48Y165/DSP_1_P18 DSP_L_X48Y165/DSP_LOGIC_OUTS_B6_4 DSP_L_X48Y165/DSP_WR1END3_4 DSP_L_X48Y165/DSP_WW2A2_4 INT_INTERFACE_L_X48Y169/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y169/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_INTERFACE_L_X48Y169/INT_INTERFACE_WR1END3 INT_INTERFACE_L_X48Y169/INT_INTERFACE_WW2A2 INT_L_X46Y169/ER1BEG3 INT_L_X46Y169/WW2END2 INT_L_X48Y169/LOGIC_OUTS_L6 INT_L_X48Y169/WR1BEG3 INT_L_X48Y169/WW2BEG2 INT_R_X47Y169/BYP7 INT_R_X47Y169/BYP_ALT7 INT_R_X47Y169/ER1END3 INT_R_X47Y169/IMUX46 INT_R_X47Y169/WR1END3 INT_R_X47Y169/WW2A2 INT_R_X47Y170/ER1END_N3_3 VBRK_X118Y176/VBRK_WR1END3 VBRK_X118Y176/VBRK_WW2A2 
pips: CLBLM_R_X47Y169/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X47Y169/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 DSP_L_X48Y165/DSP_L.DSP_1_P18->DSP_LOGIC_OUTS_B6_4 INT_INTERFACE_L_X48Y169/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X46Y169/INT_L.WW2END2->>ER1BEG3 INT_L_X48Y169/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_L_X48Y169/INT_L.LOGIC_OUTS_L6->>WW2BEG2 INT_R_X47Y169/INT_R.BYP_ALT7->>BYP7 INT_R_X47Y169/INT_R.ER1END3->>BYP_ALT7 INT_R_X47Y169/INT_R.WR1END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[34] - 
wires: CLBLM_R_X47Y169/CLBLM_BYP2 CLBLM_R_X47Y169/CLBLM_IMUX34 CLBLM_R_X47Y169/CLBLM_L_C6 CLBLM_R_X47Y169/CLBLM_L_CX CLBLM_R_X47Y169/CLBLM_WR1END2 DSP_L_X48Y165/DSP_1_P17 DSP_L_X48Y165/DSP_LOGIC_OUTS_B1_4 DSP_L_X48Y165/DSP_WR1END2_4 INT_INTERFACE_L_X48Y169/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y169/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_INTERFACE_L_X48Y169/INT_INTERFACE_WR1END2 INT_L_X48Y169/LOGIC_OUTS_L1 INT_L_X48Y169/WR1BEG2 INT_R_X47Y169/BYP2 INT_R_X47Y169/BYP_ALT2 INT_R_X47Y169/FAN_ALT7 INT_R_X47Y169/FAN_BOUNCE7 INT_R_X47Y169/IMUX34 INT_R_X47Y169/WR1END2 VBRK_X118Y176/VBRK_WR1END2 
pips: CLBLM_R_X47Y169/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X47Y169/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 DSP_L_X48Y165/DSP_L.DSP_1_P17->DSP_LOGIC_OUTS_B1_4 INT_INTERFACE_L_X48Y169/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y169/INT_L.LOGIC_OUTS_L1->>WR1BEG2 INT_R_X47Y169/INT_R.BYP_ALT2->>BYP2 INT_R_X47Y169/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X47Y169/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X47Y169/INT_R.WR1END2->>BYP_ALT2 INT_R_X47Y169/INT_R.WR1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[33] - 
wires: CLBLM_R_X47Y169/CLBLM_BYP5 CLBLM_R_X47Y169/CLBLM_IMUX13 CLBLM_R_X47Y169/CLBLM_L_B6 CLBLM_R_X47Y169/CLBLM_L_BX CLBLM_R_X47Y169/CLBLM_WL1END2 DSP_L_X48Y165/DSP_1_P16 DSP_L_X48Y165/DSP_LOGIC_OUTS_B3_4 DSP_L_X48Y165/DSP_WL1END2_4 INT_INTERFACE_L_X48Y169/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y169/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_INTERFACE_L_X48Y169/INT_INTERFACE_WL1END2 INT_L_X48Y169/LOGIC_OUTS_L3 INT_L_X48Y169/WL1BEG2 INT_R_X47Y169/BYP5 INT_R_X47Y169/BYP_ALT5 INT_R_X47Y169/FAN_ALT5 INT_R_X47Y169/FAN_BOUNCE5 INT_R_X47Y169/IMUX13 INT_R_X47Y169/WL1END2 VBRK_X118Y176/VBRK_WL1END2 
pips: CLBLM_R_X47Y169/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X47Y169/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 DSP_L_X48Y165/DSP_L.DSP_1_P16->DSP_LOGIC_OUTS_B3_4 INT_INTERFACE_L_X48Y169/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y169/INT_L.LOGIC_OUTS_L3->>WL1BEG2 INT_R_X47Y169/INT_R.BYP_ALT5->>BYP5 INT_R_X47Y169/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X47Y169/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X47Y169/INT_R.WL1END2->>FAN_ALT5 INT_R_X47Y169/INT_R.WL1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[32] - 
wires: CLBLM_R_X47Y169/CLBLM_BYP0 CLBLM_R_X47Y169/CLBLM_IMUX5 CLBLM_R_X47Y169/CLBLM_L_A6 CLBLM_R_X47Y169/CLBLM_L_AX CLBLM_R_X47Y169/CLBLM_NW2A0 DSP_L_X48Y165/DSP_1_P15 DSP_L_X48Y165/DSP_LOGIC_OUTS_B4_3 DSP_L_X48Y165/DSP_NW2A0_4 INT_INTERFACE_L_X48Y168/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y168/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_INTERFACE_L_X48Y169/INT_INTERFACE_NW2A0 INT_L_X48Y168/LOGIC_OUTS_L4 INT_L_X48Y168/NW2BEG0 INT_L_X48Y169/NW2A0 INT_R_X47Y168/NW2END_S0_0 INT_R_X47Y169/BYP0 INT_R_X47Y169/BYP_ALT0 INT_R_X47Y169/IMUX5 INT_R_X47Y169/NL1BEG_N3 INT_R_X47Y169/NW2END0 VBRK_X118Y176/VBRK_NW2A0 
pips: CLBLM_R_X47Y169/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X47Y169/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 DSP_L_X48Y165/DSP_L.DSP_1_P15->DSP_LOGIC_OUTS_B4_3 INT_INTERFACE_L_X48Y168/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y168/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X47Y169/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y169/INT_R.NL1BEG_N3->>IMUX5 INT_R_X47Y169/INT_R.NW2END0->>BYP_ALT0 INT_R_X47Y169/INT_R.NW2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[31] - 
wires: CLBLM_R_X47Y168/CLBLM_BYP7 CLBLM_R_X47Y168/CLBLM_IMUX42 CLBLM_R_X47Y168/CLBLM_L_D6 CLBLM_R_X47Y168/CLBLM_L_DX CLBLM_R_X47Y168/CLBLM_WL1END1 CLBLM_R_X47Y168/CLBLM_WW2A2 DSP_L_X48Y165/DSP_1_P14 DSP_L_X48Y165/DSP_LOGIC_OUTS_B6_3 DSP_L_X48Y165/DSP_WL1END1_3 DSP_L_X48Y165/DSP_WW2A2_3 INT_INTERFACE_L_X48Y168/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y168/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_INTERFACE_L_X48Y168/INT_INTERFACE_WL1END1 INT_INTERFACE_L_X48Y168/INT_INTERFACE_WW2A2 INT_L_X46Y168/ER1BEG3 INT_L_X46Y168/WW2END2 INT_L_X48Y168/LOGIC_OUTS_L6 INT_L_X48Y168/WL1BEG1 INT_L_X48Y168/WW2BEG2 INT_R_X47Y168/BYP7 INT_R_X47Y168/BYP_ALT7 INT_R_X47Y168/ER1END3 INT_R_X47Y168/IMUX42 INT_R_X47Y168/WL1END1 INT_R_X47Y168/WW2A2 INT_R_X47Y169/ER1END_N3_3 VBRK_X118Y175/VBRK_WL1END1 VBRK_X118Y175/VBRK_WW2A2 
pips: CLBLM_R_X47Y168/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X47Y168/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 DSP_L_X48Y165/DSP_L.DSP_1_P14->DSP_LOGIC_OUTS_B6_3 INT_INTERFACE_L_X48Y168/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X46Y168/INT_L.WW2END2->>ER1BEG3 INT_L_X48Y168/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_L_X48Y168/INT_L.LOGIC_OUTS_L6->>WW2BEG2 INT_R_X47Y168/INT_R.BYP_ALT7->>BYP7 INT_R_X47Y168/INT_R.ER1END3->>BYP_ALT7 INT_R_X47Y168/INT_R.WL1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[30] - 
wires: CLBLM_R_X47Y168/CLBLM_BYP2 CLBLM_R_X47Y168/CLBLM_IMUX34 CLBLM_R_X47Y168/CLBLM_L_C6 CLBLM_R_X47Y168/CLBLM_L_CX CLBLM_R_X47Y168/CLBLM_WR1END2 DSP_L_X48Y165/DSP_1_P13 DSP_L_X48Y165/DSP_LOGIC_OUTS_B1_3 DSP_L_X48Y165/DSP_WR1END2_3 INT_INTERFACE_L_X48Y168/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y168/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_INTERFACE_L_X48Y168/INT_INTERFACE_WR1END2 INT_L_X48Y168/LOGIC_OUTS_L1 INT_L_X48Y168/WR1BEG2 INT_R_X47Y168/BYP2 INT_R_X47Y168/BYP_ALT2 INT_R_X47Y168/FAN_ALT7 INT_R_X47Y168/FAN_BOUNCE7 INT_R_X47Y168/IMUX34 INT_R_X47Y168/WR1END2 VBRK_X118Y175/VBRK_WR1END2 
pips: CLBLM_R_X47Y168/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X47Y168/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 DSP_L_X48Y165/DSP_L.DSP_1_P13->DSP_LOGIC_OUTS_B1_3 INT_INTERFACE_L_X48Y168/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y168/INT_L.LOGIC_OUTS_L1->>WR1BEG2 INT_R_X47Y168/INT_R.BYP_ALT2->>BYP2 INT_R_X47Y168/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X47Y168/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X47Y168/INT_R.WR1END2->>BYP_ALT2 INT_R_X47Y168/INT_R.WR1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[29] - 
wires: CLBLM_R_X47Y168/CLBLM_BYP5 CLBLM_R_X47Y168/CLBLM_IMUX13 CLBLM_R_X47Y168/CLBLM_L_B6 CLBLM_R_X47Y168/CLBLM_L_BX CLBLM_R_X47Y168/CLBLM_WL1END2 DSP_L_X48Y165/DSP_1_P12 DSP_L_X48Y165/DSP_LOGIC_OUTS_B3_3 DSP_L_X48Y165/DSP_WL1END2_3 INT_INTERFACE_L_X48Y168/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y168/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_INTERFACE_L_X48Y168/INT_INTERFACE_WL1END2 INT_L_X48Y168/LOGIC_OUTS_L3 INT_L_X48Y168/WL1BEG2 INT_R_X47Y168/BYP5 INT_R_X47Y168/BYP_ALT5 INT_R_X47Y168/FAN_ALT5 INT_R_X47Y168/FAN_BOUNCE5 INT_R_X47Y168/IMUX13 INT_R_X47Y168/WL1END2 VBRK_X118Y175/VBRK_WL1END2 
pips: CLBLM_R_X47Y168/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X47Y168/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 DSP_L_X48Y165/DSP_L.DSP_1_P12->DSP_LOGIC_OUTS_B3_3 INT_INTERFACE_L_X48Y168/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y168/INT_L.LOGIC_OUTS_L3->>WL1BEG2 INT_R_X47Y168/INT_R.BYP_ALT5->>BYP5 INT_R_X47Y168/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X47Y168/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X47Y168/INT_R.WL1END2->>FAN_ALT5 INT_R_X47Y168/INT_R.WL1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[28] - 
wires: CLBLM_R_X47Y168/CLBLM_BYP0 CLBLM_R_X47Y168/CLBLM_IMUX5 CLBLM_R_X47Y168/CLBLM_L_A6 CLBLM_R_X47Y168/CLBLM_L_AX CLBLM_R_X47Y168/CLBLM_NW2A0 DSP_L_X48Y165/DSP_1_P11 DSP_L_X48Y165/DSP_LOGIC_OUTS_B4_2 DSP_L_X48Y165/DSP_NW2A0_3 INT_INTERFACE_L_X48Y167/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y167/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_INTERFACE_L_X48Y168/INT_INTERFACE_NW2A0 INT_L_X48Y167/LOGIC_OUTS_L4 INT_L_X48Y167/NW2BEG0 INT_L_X48Y168/NW2A0 INT_R_X47Y167/NW2END_S0_0 INT_R_X47Y168/BYP0 INT_R_X47Y168/BYP_ALT0 INT_R_X47Y168/IMUX5 INT_R_X47Y168/NL1BEG_N3 INT_R_X47Y168/NW2END0 VBRK_X118Y175/VBRK_NW2A0 
pips: CLBLM_R_X47Y168/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X47Y168/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 DSP_L_X48Y165/DSP_L.DSP_1_P11->DSP_LOGIC_OUTS_B4_2 INT_INTERFACE_L_X48Y167/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y167/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X47Y168/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y168/INT_R.NL1BEG_N3->>IMUX5 INT_R_X47Y168/INT_R.NW2END0->>BYP_ALT0 INT_R_X47Y168/INT_R.NW2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[27] - 
wires: CLBLM_R_X47Y167/CLBLM_BYP7 CLBLM_R_X47Y167/CLBLM_IMUX42 CLBLM_R_X47Y167/CLBLM_L_D6 CLBLM_R_X47Y167/CLBLM_L_DX CLBLM_R_X47Y167/CLBLM_WL1END1 CLBLM_R_X47Y167/CLBLM_WW2A2 DSP_L_X48Y165/DSP_1_P10 DSP_L_X48Y165/DSP_LOGIC_OUTS_B6_2 DSP_L_X48Y165/DSP_WL1END1_2 DSP_L_X48Y165/DSP_WW2A2_2 INT_INTERFACE_L_X48Y167/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y167/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_INTERFACE_L_X48Y167/INT_INTERFACE_WL1END1 INT_INTERFACE_L_X48Y167/INT_INTERFACE_WW2A2 INT_L_X46Y167/ER1BEG3 INT_L_X46Y167/WW2END2 INT_L_X48Y167/LOGIC_OUTS_L6 INT_L_X48Y167/WL1BEG1 INT_L_X48Y167/WW2BEG2 INT_R_X47Y167/BYP7 INT_R_X47Y167/BYP_ALT7 INT_R_X47Y167/ER1END3 INT_R_X47Y167/IMUX42 INT_R_X47Y167/WL1END1 INT_R_X47Y167/WW2A2 INT_R_X47Y168/ER1END_N3_3 VBRK_X118Y174/VBRK_WL1END1 VBRK_X118Y174/VBRK_WW2A2 
pips: CLBLM_R_X47Y167/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X47Y167/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 DSP_L_X48Y165/DSP_L.DSP_1_P10->DSP_LOGIC_OUTS_B6_2 INT_INTERFACE_L_X48Y167/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X46Y167/INT_L.WW2END2->>ER1BEG3 INT_L_X48Y167/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_L_X48Y167/INT_L.LOGIC_OUTS_L6->>WW2BEG2 INT_R_X47Y167/INT_R.BYP_ALT7->>BYP7 INT_R_X47Y167/INT_R.ER1END3->>BYP_ALT7 INT_R_X47Y167/INT_R.WL1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[26] - 
wires: CLBLM_R_X47Y166/CLBLM_SW2A1 CLBLM_R_X47Y167/CLBLM_BYP2 CLBLM_R_X47Y167/CLBLM_IMUX34 CLBLM_R_X47Y167/CLBLM_L_C6 CLBLM_R_X47Y167/CLBLM_L_CX CLBLM_R_X47Y167/CLBLM_WR1END2 DSP_L_X48Y165/DSP_1_P9 DSP_L_X48Y165/DSP_LOGIC_OUTS_B1_2 DSP_L_X48Y165/DSP_SW2A1_1 DSP_L_X48Y165/DSP_WR1END2_2 INT_INTERFACE_L_X48Y166/INT_INTERFACE_SW2A1 INT_INTERFACE_L_X48Y167/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y167/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_INTERFACE_L_X48Y167/INT_INTERFACE_WR1END2 INT_L_X48Y166/SW2A1 INT_L_X48Y167/LOGIC_OUTS_L1 INT_L_X48Y167/SW2BEG1 INT_L_X48Y167/WR1BEG2 INT_R_X47Y166/NL1BEG1 INT_R_X47Y166/SW2END1 INT_R_X47Y167/BYP2 INT_R_X47Y167/BYP_ALT2 INT_R_X47Y167/IMUX34 INT_R_X47Y167/NL1END1 INT_R_X47Y167/WR1END2 VBRK_X118Y173/VBRK_SW2A1 VBRK_X118Y174/VBRK_WR1END2 
pips: CLBLM_R_X47Y167/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X47Y167/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 DSP_L_X48Y165/DSP_L.DSP_1_P9->DSP_LOGIC_OUTS_B1_2 INT_INTERFACE_L_X48Y167/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y167/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_L_X48Y167/INT_L.LOGIC_OUTS_L1->>WR1BEG2 INT_R_X47Y166/INT_R.SW2END1->>NL1BEG1 INT_R_X47Y167/INT_R.BYP_ALT2->>BYP2 INT_R_X47Y167/INT_R.NL1END1->>IMUX34 INT_R_X47Y167/INT_R.WR1END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[25] - 
wires: CLBLM_R_X47Y167/CLBLM_BYP5 CLBLM_R_X47Y167/CLBLM_IMUX13 CLBLM_R_X47Y167/CLBLM_L_B6 CLBLM_R_X47Y167/CLBLM_L_BX CLBLM_R_X47Y167/CLBLM_WL1END2 DSP_L_X48Y165/DSP_1_P8 DSP_L_X48Y165/DSP_LOGIC_OUTS_B3_2 DSP_L_X48Y165/DSP_WL1END2_2 INT_INTERFACE_L_X48Y167/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y167/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_INTERFACE_L_X48Y167/INT_INTERFACE_WL1END2 INT_L_X48Y167/LOGIC_OUTS_L3 INT_L_X48Y167/WL1BEG2 INT_R_X47Y167/BYP5 INT_R_X47Y167/BYP_ALT5 INT_R_X47Y167/FAN_ALT5 INT_R_X47Y167/FAN_BOUNCE5 INT_R_X47Y167/IMUX13 INT_R_X47Y167/WL1END2 VBRK_X118Y174/VBRK_WL1END2 
pips: CLBLM_R_X47Y167/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X47Y167/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 DSP_L_X48Y165/DSP_L.DSP_1_P8->DSP_LOGIC_OUTS_B3_2 INT_INTERFACE_L_X48Y167/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y167/INT_L.LOGIC_OUTS_L3->>WL1BEG2 INT_R_X47Y167/INT_R.BYP_ALT5->>BYP5 INT_R_X47Y167/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X47Y167/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X47Y167/INT_R.WL1END2->>FAN_ALT5 INT_R_X47Y167/INT_R.WL1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[24] - 
wires: CLBLM_R_X47Y167/CLBLM_BYP0 CLBLM_R_X47Y167/CLBLM_IMUX5 CLBLM_R_X47Y167/CLBLM_L_A6 CLBLM_R_X47Y167/CLBLM_L_AX CLBLM_R_X47Y167/CLBLM_NW2A0 DSP_L_X48Y165/DSP_1_P7 DSP_L_X48Y165/DSP_LOGIC_OUTS_B4_1 DSP_L_X48Y165/DSP_NW2A0_2 INT_INTERFACE_L_X48Y166/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y166/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_INTERFACE_L_X48Y167/INT_INTERFACE_NW2A0 INT_L_X48Y166/LOGIC_OUTS_L4 INT_L_X48Y166/NW2BEG0 INT_L_X48Y167/NW2A0 INT_R_X47Y166/NW2END_S0_0 INT_R_X47Y167/BYP0 INT_R_X47Y167/BYP_ALT0 INT_R_X47Y167/IMUX5 INT_R_X47Y167/NL1BEG_N3 INT_R_X47Y167/NW2END0 VBRK_X118Y174/VBRK_NW2A0 
pips: CLBLM_R_X47Y167/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X47Y167/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 DSP_L_X48Y165/DSP_L.DSP_1_P7->DSP_LOGIC_OUTS_B4_1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y166/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X47Y167/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y167/INT_R.NL1BEG_N3->>IMUX5 INT_R_X47Y167/INT_R.NW2END0->>BYP_ALT0 INT_R_X47Y167/INT_R.NW2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[23] - 
wires: CLBLM_R_X47Y166/CLBLM_BYP7 CLBLM_R_X47Y166/CLBLM_IMUX42 CLBLM_R_X47Y166/CLBLM_L_D6 CLBLM_R_X47Y166/CLBLM_L_DX CLBLM_R_X47Y166/CLBLM_WL1END1 CLBLM_R_X47Y166/CLBLM_WW2A2 DSP_L_X48Y165/DSP_1_P6 DSP_L_X48Y165/DSP_LOGIC_OUTS_B6_1 DSP_L_X48Y165/DSP_WL1END1_1 DSP_L_X48Y165/DSP_WW2A2_1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y166/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_INTERFACE_L_X48Y166/INT_INTERFACE_WL1END1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_WW2A2 INT_L_X46Y166/ER1BEG3 INT_L_X46Y166/WW2END2 INT_L_X48Y166/LOGIC_OUTS_L6 INT_L_X48Y166/WL1BEG1 INT_L_X48Y166/WW2BEG2 INT_R_X47Y166/BYP7 INT_R_X47Y166/BYP_ALT7 INT_R_X47Y166/ER1END3 INT_R_X47Y166/IMUX42 INT_R_X47Y166/WL1END1 INT_R_X47Y166/WW2A2 INT_R_X47Y167/ER1END_N3_3 VBRK_X118Y173/VBRK_WL1END1 VBRK_X118Y173/VBRK_WW2A2 
pips: CLBLM_R_X47Y166/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X47Y166/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 DSP_L_X48Y165/DSP_L.DSP_1_P6->DSP_LOGIC_OUTS_B6_1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X46Y166/INT_L.WW2END2->>ER1BEG3 INT_L_X48Y166/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_L_X48Y166/INT_L.LOGIC_OUTS_L6->>WW2BEG2 INT_R_X47Y166/INT_R.BYP_ALT7->>BYP7 INT_R_X47Y166/INT_R.ER1END3->>BYP_ALT7 INT_R_X47Y166/INT_R.WL1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[22] - 
wires: CLBLM_R_X47Y166/CLBLM_BYP2 CLBLM_R_X47Y166/CLBLM_IMUX34 CLBLM_R_X47Y166/CLBLM_L_C6 CLBLM_R_X47Y166/CLBLM_L_CX CLBLM_R_X47Y166/CLBLM_WR1END2 DSP_L_X48Y165/DSP_1_P5 DSP_L_X48Y165/DSP_LOGIC_OUTS_B1_1 DSP_L_X48Y165/DSP_WR1END2_1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_WR1END2 INT_L_X48Y166/LOGIC_OUTS_L1 INT_L_X48Y166/WR1BEG2 INT_R_X47Y166/BYP2 INT_R_X47Y166/BYP_ALT2 INT_R_X47Y166/FAN_ALT7 INT_R_X47Y166/FAN_BOUNCE7 INT_R_X47Y166/IMUX34 INT_R_X47Y166/WR1END2 VBRK_X118Y173/VBRK_WR1END2 
pips: CLBLM_R_X47Y166/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X47Y166/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 DSP_L_X48Y165/DSP_L.DSP_1_P5->DSP_LOGIC_OUTS_B1_1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y166/INT_L.LOGIC_OUTS_L1->>WR1BEG2 INT_R_X47Y166/INT_R.BYP_ALT2->>BYP2 INT_R_X47Y166/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X47Y166/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X47Y166/INT_R.WR1END2->>BYP_ALT2 INT_R_X47Y166/INT_R.WR1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[21] - 
wires: CLBLM_R_X47Y166/CLBLM_BYP5 CLBLM_R_X47Y166/CLBLM_IMUX13 CLBLM_R_X47Y166/CLBLM_L_B6 CLBLM_R_X47Y166/CLBLM_L_BX CLBLM_R_X47Y166/CLBLM_WL1END2 DSP_L_X48Y165/DSP_1_P4 DSP_L_X48Y165/DSP_LOGIC_OUTS_B3_1 DSP_L_X48Y165/DSP_WL1END2_1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y166/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_INTERFACE_L_X48Y166/INT_INTERFACE_WL1END2 INT_L_X48Y166/LOGIC_OUTS_L3 INT_L_X48Y166/WL1BEG2 INT_R_X47Y166/BYP5 INT_R_X47Y166/BYP_ALT5 INT_R_X47Y166/FAN_ALT5 INT_R_X47Y166/FAN_BOUNCE5 INT_R_X47Y166/IMUX13 INT_R_X47Y166/WL1END2 VBRK_X118Y173/VBRK_WL1END2 
pips: CLBLM_R_X47Y166/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X47Y166/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 DSP_L_X48Y165/DSP_L.DSP_1_P4->DSP_LOGIC_OUTS_B3_1 INT_INTERFACE_L_X48Y166/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y166/INT_L.LOGIC_OUTS_L3->>WL1BEG2 INT_R_X47Y166/INT_R.BYP_ALT5->>BYP5 INT_R_X47Y166/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X47Y166/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X47Y166/INT_R.WL1END2->>FAN_ALT5 INT_R_X47Y166/INT_R.WL1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[20] - 
wires: CLBLM_R_X47Y166/CLBLM_BYP0 CLBLM_R_X47Y166/CLBLM_IMUX5 CLBLM_R_X47Y166/CLBLM_L_A6 CLBLM_R_X47Y166/CLBLM_L_AX CLBLM_R_X47Y166/CLBLM_NW2A0 DSP_L_X48Y165/DSP_1_P3 DSP_L_X48Y165/DSP_LOGIC_OUTS_B4_0 DSP_L_X48Y165/DSP_NW2A0_1 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_INTERFACE_L_X48Y166/INT_INTERFACE_NW2A0 INT_L_X48Y165/LOGIC_OUTS_L4 INT_L_X48Y165/NW2BEG0 INT_L_X48Y166/NW2A0 INT_R_X47Y165/NW2END_S0_0 INT_R_X47Y166/BYP0 INT_R_X47Y166/BYP_ALT0 INT_R_X47Y166/IMUX5 INT_R_X47Y166/NL1BEG_N3 INT_R_X47Y166/NW2END0 VBRK_X118Y173/VBRK_NW2A0 
pips: CLBLM_R_X47Y166/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X47Y166/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 DSP_L_X48Y165/DSP_L.DSP_1_P3->DSP_LOGIC_OUTS_B4_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y165/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X47Y166/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y166/INT_R.NL1BEG_N3->>IMUX5 INT_R_X47Y166/INT_R.NW2END0->>BYP_ALT0 INT_R_X47Y166/INT_R.NW2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[19] - 
wires: CLBLM_R_X47Y165/CLBLM_BYP7 CLBLM_R_X47Y165/CLBLM_IMUX42 CLBLM_R_X47Y165/CLBLM_L_D6 CLBLM_R_X47Y165/CLBLM_L_DX CLBLM_R_X47Y165/CLBLM_WL1END1 CLBLM_R_X47Y165/CLBLM_WW2A2 DSP_L_X48Y165/DSP_1_P2 DSP_L_X48Y165/DSP_LOGIC_OUTS_B6_0 DSP_L_X48Y165/DSP_WL1END1_0 DSP_L_X48Y165/DSP_WW2A2_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_INTERFACE_L_X48Y165/INT_INTERFACE_WL1END1 INT_INTERFACE_L_X48Y165/INT_INTERFACE_WW2A2 INT_L_X46Y165/ER1BEG3 INT_L_X46Y165/WW2END2 INT_L_X48Y165/LOGIC_OUTS_L6 INT_L_X48Y165/WL1BEG1 INT_L_X48Y165/WW2BEG2 INT_R_X47Y165/BYP7 INT_R_X47Y165/BYP_ALT7 INT_R_X47Y165/ER1END3 INT_R_X47Y165/IMUX42 INT_R_X47Y165/WL1END1 INT_R_X47Y165/WW2A2 INT_R_X47Y166/ER1END_N3_3 VBRK_X118Y172/VBRK_WL1END1 VBRK_X118Y172/VBRK_WW2A2 
pips: CLBLM_R_X47Y165/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X47Y165/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 DSP_L_X48Y165/DSP_L.DSP_1_P2->DSP_LOGIC_OUTS_B6_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X46Y165/INT_L.WW2END2->>ER1BEG3 INT_L_X48Y165/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_L_X48Y165/INT_L.LOGIC_OUTS_L6->>WW2BEG2 INT_R_X47Y165/INT_R.BYP_ALT7->>BYP7 INT_R_X47Y165/INT_R.ER1END3->>BYP_ALT7 INT_R_X47Y165/INT_R.WL1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[18] - 
wires: CLBLM_R_X47Y165/CLBLM_BYP2 CLBLM_R_X47Y165/CLBLM_IMUX34 CLBLM_R_X47Y165/CLBLM_L_C6 CLBLM_R_X47Y165/CLBLM_L_CX CLBLM_R_X47Y165/CLBLM_WR1END2 DSP_L_X48Y165/DSP_1_P1 DSP_L_X48Y165/DSP_LOGIC_OUTS_B1_0 DSP_L_X48Y165/DSP_WR1END2_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_INTERFACE_L_X48Y165/INT_INTERFACE_WR1END2 INT_L_X48Y165/LOGIC_OUTS_L1 INT_L_X48Y165/WR1BEG2 INT_R_X47Y165/BYP2 INT_R_X47Y165/BYP_ALT2 INT_R_X47Y165/FAN_ALT7 INT_R_X47Y165/FAN_BOUNCE7 INT_R_X47Y165/IMUX34 INT_R_X47Y165/WR1END2 VBRK_X118Y172/VBRK_WR1END2 
pips: CLBLM_R_X47Y165/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X47Y165/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 DSP_L_X48Y165/DSP_L.DSP_1_P1->DSP_LOGIC_OUTS_B1_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y165/INT_L.LOGIC_OUTS_L1->>WR1BEG2 INT_R_X47Y165/INT_R.BYP_ALT2->>BYP2 INT_R_X47Y165/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X47Y165/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X47Y165/INT_R.WR1END2->>BYP_ALT2 INT_R_X47Y165/INT_R.WR1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_1_in[17] - 
wires: CLBLM_R_X47Y165/CLBLM_BYP5 CLBLM_R_X47Y165/CLBLM_IMUX13 CLBLM_R_X47Y165/CLBLM_L_B6 CLBLM_R_X47Y165/CLBLM_L_BX CLBLM_R_X47Y165/CLBLM_WL1END2 DSP_L_X48Y165/DSP_1_P0 DSP_L_X48Y165/DSP_LOGIC_OUTS_B3_0 DSP_L_X48Y165/DSP_WL1END2_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y165/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_INTERFACE_L_X48Y165/INT_INTERFACE_WL1END2 INT_L_X48Y165/LOGIC_OUTS_L3 INT_L_X48Y165/WL1BEG2 INT_R_X47Y165/BYP5 INT_R_X47Y165/BYP_ALT5 INT_R_X47Y165/FAN_ALT5 INT_R_X47Y165/FAN_BOUNCE5 INT_R_X47Y165/IMUX13 INT_R_X47Y165/WL1END2 VBRK_X118Y172/VBRK_WL1END2 
pips: CLBLM_R_X47Y165/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X47Y165/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 DSP_L_X48Y165/DSP_L.DSP_1_P0->DSP_LOGIC_OUTS_B3_0 INT_INTERFACE_L_X48Y165/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y165/INT_L.LOGIC_OUTS_L3->>WL1BEG2 INT_R_X47Y165/INT_R.BYP_ALT5->>BYP5 INT_R_X47Y165/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X47Y165/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X47Y165/INT_R.WL1END2->>FAN_ALT5 INT_R_X47Y165/INT_R.WL1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

g0_b16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b30_n_0 - 
wires: CLBLM_R_X47Y172/CLBLM_IMUX44 CLBLM_R_X47Y172/CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y172/CLBLM_M_C CLBLM_R_X47Y172/CLBLM_M_D4 INT_R_X47Y172/IMUX44 INT_R_X47Y172/LOGIC_OUTS14 
pips: CLBLM_R_X47Y172/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X47Y172/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X47Y172/INT_R.LOGIC_OUTS14->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b0__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b10__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b11__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b12__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b13__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b14__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b15__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b16__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b17__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b18__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b19__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b20__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b21__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b22__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b23__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b24__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b25__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b26__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b27__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b28__0_n_0 - 
wires: CLBLM_R_X39Y167/CLBLM_IMUX24 CLBLM_R_X39Y167/CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y167/CLBLM_M_A CLBLM_R_X39Y167/CLBLM_M_B5 INT_R_X39Y167/IMUX24 INT_R_X39Y167/LOGIC_OUTS12 
pips: CLBLM_R_X39Y167/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X39Y167/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X39Y167/INT_R.LOGIC_OUTS12->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b29__0_n_0 - 
wires: CLBLM_L_X36Y168/CLBLM_SW2A3 CLBLM_L_X36Y170/CLBLM_LOGIC_OUTS14 CLBLM_L_X36Y170/CLBLM_M_C CLBLM_L_X36Y170/CLBLM_WL1END1 DSP_R_X35Y165/DSP_1_B12 DSP_R_X35Y165/DSP_IMUX41_3 DSP_R_X35Y165/DSP_SW2A3_3 DSP_R_X35Y170/DSP_1_B12 DSP_R_X35Y170/DSP_IMUX41_3 DSP_R_X35Y170/DSP_WL1END1_0 INT_INTERFACE_R_X35Y168/INT_INTERFACE_IMUX41 INT_INTERFACE_R_X35Y168/INT_INTERFACE_SW2A3 INT_INTERFACE_R_X35Y170/INT_INTERFACE_WL1END1 INT_INTERFACE_R_X35Y173/INT_INTERFACE_IMUX41 INT_L_X36Y168/SW2A3 INT_L_X36Y169/SR1END3 INT_L_X36Y169/SW2BEG3 INT_L_X36Y170/LOGIC_OUTS_L14 INT_L_X36Y170/SR1BEG3 INT_L_X36Y170/SR1END_N3_3 INT_L_X36Y170/WL1BEG1 INT_R_X35Y168/IMUX41 INT_R_X35Y168/SR1BEG_S0 INT_R_X35Y168/SW2END3 INT_R_X35Y169/SW2END_N0_3 INT_R_X35Y170/NL1BEG1 INT_R_X35Y170/WL1END1 INT_R_X35Y171/NL1END1 INT_R_X35Y171/NN2BEG1 INT_R_X35Y172/NN2A1 INT_R_X35Y173/IMUX41 INT_R_X35Y173/NN2END1 VBRK_X89Y175/VBRK_SW2A3 VBRK_X89Y177/VBRK_WL1END1 
pips: CLBLM_L_X36Y170/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 DSP_R_X35Y165/DSP_R.DSP_IMUX41_3->DSP_1_B12 DSP_R_X35Y170/DSP_R.DSP_IMUX41_3->DSP_1_B12 INT_L_X36Y169/INT_L.SR1END3->>SW2BEG3 INT_L_X36Y170/INT_L.LOGIC_OUTS_L14->>SR1BEG3 INT_L_X36Y170/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_R_X35Y168/INT_R.SR1BEG_S0->>IMUX41 INT_R_X35Y168/INT_R.SW2END3->>SR1BEG_S0 INT_R_X35Y170/INT_R.WL1END1->>NL1BEG1 INT_R_X35Y171/INT_R.NL1END1->>NN2BEG1 INT_R_X35Y173/INT_R.NN2END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

g0_b2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b5__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b6__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b7__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b8__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g0_b9__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b0__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b10__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b11__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b12__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b13__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b14__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b15__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b16__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b17__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b18__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b19__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b20__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b21__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b22__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b23__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b24__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b25__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b26__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b27__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b28__0_n_0 - 
wires: CLBLM_R_X39Y167/CLBLM_IMUX12 CLBLM_R_X39Y167/CLBLM_M_B6 CLBLM_R_X39Y168/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y168/CLBLM_M_A CLBLM_R_X39Y168/CLBLM_M_AMUX INT_R_X39Y167/IMUX12 INT_R_X39Y167/SL1END2 INT_R_X39Y168/LOGIC_OUTS20 INT_R_X39Y168/SL1BEG2 
pips: CLBLM_R_X39Y167/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X39Y168/CLBLM_R.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_R_X39Y168/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X39Y167/INT_R.SL1END2->>IMUX12 INT_R_X39Y168/INT_R.LOGIC_OUTS20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b5__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b6__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b7__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b8__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

g1_b9__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][0]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_97 - 
wires: CLBLM_L_X36Y187/CLBLM_BYP5 CLBLM_L_X36Y187/CLBLM_ER1BEG0 CLBLM_L_X36Y187/CLBLM_IMUX25 CLBLM_L_X36Y187/CLBLM_L_B5 CLBLM_L_X36Y187/CLBLM_L_BX DSP_R_X35Y185/DSP_ER1BEG0_2 DSP_R_X35Y190/DSP_1_P8 DSP_R_X35Y190/DSP_LOGIC_OUTS_B3_2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_ER1BEG0 INT_INTERFACE_R_X35Y192/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y192/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X36Y187/BYP_ALT1 INT_L_X36Y187/BYP_ALT5 INT_L_X36Y187/BYP_BOUNCE1 INT_L_X36Y187/BYP_L5 INT_L_X36Y187/ER1END0 INT_L_X36Y187/GFAN0 INT_L_X36Y187/IMUX_L25 INT_R_X35Y186/ER1BEG_S0 INT_R_X35Y186/SS6END3 INT_R_X35Y187/ER1BEG0 INT_R_X35Y187/SS6E3 INT_R_X35Y187/SS6END_N0_3 INT_R_X35Y188/SS6D3 INT_R_X35Y189/SS6C3 INT_R_X35Y190/SS6B3 INT_R_X35Y191/SS6A3 INT_R_X35Y192/LOGIC_OUTS3 INT_R_X35Y192/SS6BEG3 VBRK_X89Y195/VBRK_ER1BEG0 
pips: CLBLM_L_X36Y187/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X36Y187/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 DSP_R_X35Y190/DSP_R.DSP_1_P8->DSP_LOGIC_OUTS_B3_2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X36Y187/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X36Y187/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y187/INT_L.BYP_BOUNCE1->>GFAN0 INT_L_X36Y187/INT_L.ER1END0->>BYP_ALT1 INT_L_X36Y187/INT_L.ER1END0->>IMUX_L25 INT_L_X36Y187/INT_L.GFAN0->>BYP_ALT5 INT_R_X35Y186/INT_R.SS6END3->>ER1BEG_S0 INT_R_X35Y192/INT_R.LOGIC_OUTS3->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_n_97 - 
wires: CLBLM_L_X36Y186/CLBLM_SE2A3 CLBLM_L_X36Y187/CLBLM_IMUX14 CLBLM_L_X36Y187/CLBLM_L_B1 DSP_R_X35Y185/DSP_0_P8 DSP_R_X35Y185/DSP_LOGIC_OUTS_B21_2 DSP_R_X35Y185/DSP_SE2A3_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_SE2A3 INT_INTERFACE_R_X35Y187/INT_INTERFACE_LOGIC_OUTS21 INT_INTERFACE_R_X35Y187/INT_INTERFACE_LOGIC_OUTS_B21 INT_L_X36Y186/NR1BEG3 INT_L_X36Y186/SE2END3 INT_L_X36Y187/IMUX_L14 INT_L_X36Y187/NR1END3 INT_R_X35Y186/SE2A3 INT_R_X35Y187/LOGIC_OUTS21 INT_R_X35Y187/SE2BEG3 VBRK_X89Y194/VBRK_SE2A3 
pips: CLBLM_L_X36Y187/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 DSP_R_X35Y185/DSP_R.DSP_0_P8->DSP_LOGIC_OUTS_B21_2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B21->>INT_INTERFACE_LOGIC_OUTS21 INT_L_X36Y186/INT_L.SE2END3->>NR1BEG3 INT_L_X36Y187/INT_L.NR1END3->>IMUX_L14 INT_R_X35Y187/INT_R.LOGIC_OUTS21->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][0]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_98 - 
wires: CLBLM_L_X36Y187/CLBLM_BYP0 CLBLM_L_X36Y187/CLBLM_IMUX0 CLBLM_L_X36Y187/CLBLM_L_A3 CLBLM_L_X36Y187/CLBLM_L_AX CLBLM_L_X36Y191/CLBLM_SE4BEG0 DSP_R_X35Y190/DSP_1_P7 DSP_R_X35Y190/DSP_LOGIC_OUTS_B4_1 DSP_R_X35Y190/DSP_SE4BEG0_1 INT_INTERFACE_R_X35Y191/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y191/INT_INTERFACE_LOGIC_OUTS_B4 INT_INTERFACE_R_X35Y191/INT_INTERFACE_SE4BEG0 INT_L_X36Y186/NL1BEG0 INT_L_X36Y186/NL1END_S3_0 INT_L_X36Y186/SW2END0 INT_L_X36Y187/BYP_ALT0 INT_L_X36Y187/BYP_L0 INT_L_X36Y187/IMUX_L0 INT_L_X36Y187/NL1END0 INT_L_X36Y187/SE6E0 INT_L_X36Y188/SE6D0 INT_L_X36Y189/SE6C0 INT_L_X36Y190/SE6B0 INT_L_X36Y191/SE6A0 INT_R_X35Y191/LOGIC_OUTS4 INT_R_X35Y191/SE6BEG0 INT_R_X37Y186/SW2A0 INT_R_X37Y187/SE6END0 INT_R_X37Y187/SW2BEG0 VBRK_X89Y199/VBRK_SE4BEG0 
pips: CLBLM_L_X36Y187/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y187/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 DSP_R_X35Y190/DSP_R.DSP_1_P7->DSP_LOGIC_OUTS_B4_1 INT_INTERFACE_R_X35Y191/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X36Y186/INT_L.SW2END0->>NL1BEG0 INT_L_X36Y187/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y187/INT_L.NL1END0->>BYP_ALT0 INT_L_X36Y187/INT_L.NL1END0->>IMUX_L0 INT_R_X35Y191/INT_R.LOGIC_OUTS4->>SE6BEG0 INT_R_X37Y187/INT_R.SE6END0->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_n_98 - 
wires: CLBLM_L_X36Y187/CLBLM_IMUX9 CLBLM_L_X36Y187/CLBLM_L_A5 CLBLM_L_X36Y187/CLBLM_NE2A0 DSP_R_X35Y185/DSP_0_P7 DSP_R_X35Y185/DSP_LOGIC_OUTS_B18_1 DSP_R_X35Y185/DSP_NE2A0_2 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS18 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS_B18 INT_INTERFACE_R_X35Y187/INT_INTERFACE_NE2A0 INT_L_X36Y186/NE2END_S3_0 INT_L_X36Y187/IMUX_L9 INT_L_X36Y187/NE2END0 INT_R_X35Y186/LOGIC_OUTS18 INT_R_X35Y186/NE2BEG0 INT_R_X35Y187/NE2A0 VBRK_X89Y195/VBRK_NE2A0 
pips: CLBLM_L_X36Y187/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 DSP_R_X35Y185/DSP_R.DSP_0_P7->DSP_LOGIC_OUTS_B18_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B18->>INT_INTERFACE_LOGIC_OUTS18 INT_L_X36Y187/INT_L.NE2END0->>IMUX_L9 INT_R_X35Y186/INT_R.LOGIC_OUTS18->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][0]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_99 - 
wires: CLBLM_L_X36Y185/CLBLM_ER1BEG3 CLBLM_L_X36Y185/CLBLM_SW2A2 CLBLM_L_X36Y186/CLBLM_BYP7 CLBLM_L_X36Y186/CLBLM_IMUX36 CLBLM_L_X36Y186/CLBLM_L_D2 CLBLM_L_X36Y186/CLBLM_L_DX CLBLM_L_X36Y191/CLBLM_SE4BEG2 DSP_R_X35Y185/DSP_ER1BEG3_0 DSP_R_X35Y185/DSP_SW2A2_0 DSP_R_X35Y190/DSP_1_P6 DSP_R_X35Y190/DSP_LOGIC_OUTS_B6_1 DSP_R_X35Y190/DSP_SE4BEG2_1 INT_INTERFACE_R_X35Y185/INT_INTERFACE_ER1BEG3 INT_INTERFACE_R_X35Y185/INT_INTERFACE_SW2A2 INT_INTERFACE_R_X35Y191/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y191/INT_INTERFACE_LOGIC_OUTS_B6 INT_INTERFACE_R_X35Y191/INT_INTERFACE_SE4BEG2 INT_L_X36Y185/ER1END3 INT_L_X36Y185/NR1BEG3 INT_L_X36Y185/SW2A2 INT_L_X36Y186/BYP_ALT7 INT_L_X36Y186/BYP_L7 INT_L_X36Y186/ER1END_N3_3 INT_L_X36Y186/IMUX_L36 INT_L_X36Y186/NR1END3 INT_L_X36Y186/SW2BEG2 INT_L_X36Y186/SW2END2 INT_L_X36Y187/SE6E2 INT_L_X36Y188/SE6D2 INT_L_X36Y189/SE6C2 INT_L_X36Y190/SE6B2 INT_L_X36Y191/SE6A2 INT_R_X35Y185/ER1BEG3 INT_R_X35Y185/SW2END2 INT_R_X35Y191/LOGIC_OUTS6 INT_R_X35Y191/SE6BEG2 INT_R_X37Y186/SW2A2 INT_R_X37Y187/SE6END2 INT_R_X37Y187/SW2BEG2 VBRK_X89Y193/VBRK_ER1BEG3 VBRK_X89Y193/VBRK_SW2A2 VBRK_X89Y199/VBRK_SE4BEG2 
pips: CLBLM_L_X36Y186/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X36Y186/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 DSP_R_X35Y190/DSP_R.DSP_1_P6->DSP_LOGIC_OUTS_B6_1 INT_INTERFACE_R_X35Y191/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X36Y185/INT_L.ER1END3->>NR1BEG3 INT_L_X36Y186/INT_L.BYP_ALT7->>BYP_L7 INT_L_X36Y186/INT_L.NR1END3->>BYP_ALT7 INT_L_X36Y186/INT_L.SW2END2->>IMUX_L36 INT_L_X36Y186/INT_L.SW2END2->>SW2BEG2 INT_R_X35Y185/INT_R.SW2END2->>ER1BEG3 INT_R_X35Y191/INT_R.LOGIC_OUTS6->>SE6BEG2 INT_R_X37Y187/INT_R.SE6END2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_n_99 - 
wires: CLBLM_L_X36Y186/CLBLM_EL1BEG1 CLBLM_L_X36Y186/CLBLM_IMUX41 CLBLM_L_X36Y186/CLBLM_L_D1 DSP_R_X35Y185/DSP_0_P6 DSP_R_X35Y185/DSP_EL1BEG1_1 DSP_R_X35Y185/DSP_LOGIC_OUTS_B16_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS16 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS_B16 INT_L_X36Y186/EL1END1 INT_L_X36Y186/IMUX_L41 INT_R_X35Y186/EL1BEG1 INT_R_X35Y186/LOGIC_OUTS16 VBRK_X89Y194/VBRK_EL1BEG1 
pips: CLBLM_L_X36Y186/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 DSP_R_X35Y185/DSP_R.DSP_0_P6->DSP_LOGIC_OUTS_B16_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B16->>INT_INTERFACE_LOGIC_OUTS16 INT_L_X36Y186/INT_L.EL1END1->>IMUX_L41 INT_R_X35Y186/INT_R.LOGIC_OUTS16->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][0]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_100 - 
wires: CLBLM_L_X36Y186/CLBLM_BYP2 CLBLM_L_X36Y186/CLBLM_IMUX20 CLBLM_L_X36Y186/CLBLM_L_C2 CLBLM_L_X36Y186/CLBLM_L_CX CLBLM_L_X36Y191/CLBLM_SE4BEG1 DSP_R_X35Y190/DSP_1_P5 DSP_R_X35Y190/DSP_LOGIC_OUTS_B1_1 DSP_R_X35Y190/DSP_SE4BEG1_1 INT_INTERFACE_R_X35Y191/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y191/INT_INTERFACE_LOGIC_OUTS_B1 INT_INTERFACE_R_X35Y191/INT_INTERFACE_SE4BEG1 INT_L_X36Y186/BYP_ALT2 INT_L_X36Y186/BYP_L2 INT_L_X36Y186/IMUX_L20 INT_L_X36Y186/SR1END1 INT_L_X36Y186/SW2END1 INT_L_X36Y187/SE6E1 INT_L_X36Y187/SR1BEG1 INT_L_X36Y187/WL1END0 INT_L_X36Y188/SE6D1 INT_L_X36Y189/SE6C1 INT_L_X36Y190/SE6B1 INT_L_X36Y191/SE6A1 INT_R_X35Y191/LOGIC_OUTS1 INT_R_X35Y191/SE6BEG1 INT_R_X37Y186/SW2A1 INT_R_X37Y187/SE6END1 INT_R_X37Y187/SW2BEG1 INT_R_X37Y187/WL1BEG0 VBRK_X89Y199/VBRK_SE4BEG1 
pips: CLBLM_L_X36Y186/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y186/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 DSP_R_X35Y190/DSP_R.DSP_1_P5->DSP_LOGIC_OUTS_B1_1 INT_INTERFACE_R_X35Y191/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X36Y186/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y186/INT_L.SR1END1->>BYP_ALT2 INT_L_X36Y186/INT_L.SW2END1->>IMUX_L20 INT_L_X36Y187/INT_L.WL1END0->>SR1BEG1 INT_R_X35Y191/INT_R.LOGIC_OUTS1->>SE6BEG1 INT_R_X37Y187/INT_R.SE6END1->>SW2BEG1 INT_R_X37Y187/INT_R.SE6END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_n_100 - 
wires: CLBLM_L_X36Y186/CLBLM_ER1BEG2 CLBLM_L_X36Y186/CLBLM_IMUX21 CLBLM_L_X36Y186/CLBLM_L_C4 DSP_R_X35Y185/DSP_0_P5 DSP_R_X35Y185/DSP_ER1BEG2_1 DSP_R_X35Y185/DSP_LOGIC_OUTS_B23_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS23 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS_B23 INT_L_X36Y186/ER1END2 INT_L_X36Y186/IMUX_L21 INT_R_X35Y186/ER1BEG2 INT_R_X35Y186/LOGIC_OUTS23 VBRK_X89Y194/VBRK_ER1BEG2 
pips: CLBLM_L_X36Y186/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 DSP_R_X35Y185/DSP_R.DSP_0_P5->DSP_LOGIC_OUTS_B23_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B23->>INT_INTERFACE_LOGIC_OUTS23 INT_L_X36Y186/INT_L.ER1END2->>IMUX_L21 INT_R_X35Y186/INT_R.LOGIC_OUTS23->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][0]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_101 - 
wires: BRAM_INT_INTERFACE_L_X38Y186/INT_INTERFACE_EE2A0 BRAM_INT_INTERFACE_L_X38Y186/INT_INTERFACE_WR1END1 BRAM_L_X38Y185/BRAM_EE2A0_1 BRAM_L_X38Y185/BRAM_WR1END1_1 CLBLM_L_X36Y186/CLBLM_BYP5 CLBLM_L_X36Y186/CLBLM_ER1BEG0 CLBLM_L_X36Y186/CLBLM_IMUX25 CLBLM_L_X36Y186/CLBLM_L_B5 CLBLM_L_X36Y186/CLBLM_L_BX CLBLM_R_X37Y186/CLBLM_EE2A0 CLBLM_R_X37Y186/CLBLM_WR1END1 DSP_R_X35Y185/DSP_ER1BEG0_1 DSP_R_X35Y190/DSP_1_P4 DSP_R_X35Y190/DSP_LOGIC_OUTS_B3_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_ER1BEG0 INT_INTERFACE_R_X35Y191/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y191/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X36Y186/BYP_ALT5 INT_L_X36Y186/BYP_L5 INT_L_X36Y186/EE2BEG0 INT_L_X36Y186/ER1END0 INT_L_X36Y186/IMUX_L25 INT_L_X36Y186/WR1END2 INT_L_X38Y186/EE2END0 INT_L_X38Y186/WR1BEG1 INT_R_X35Y185/ER1BEG_S0 INT_R_X35Y185/SS6END3 INT_R_X35Y186/ER1BEG0 INT_R_X35Y186/SS6E3 INT_R_X35Y186/SS6END_N0_3 INT_R_X35Y187/SS6D3 INT_R_X35Y188/SS6C3 INT_R_X35Y189/SS6B3 INT_R_X35Y190/SS6A3 INT_R_X35Y191/LOGIC_OUTS3 INT_R_X35Y191/SS6BEG3 INT_R_X37Y186/EE2A0 INT_R_X37Y186/WR1BEG2 INT_R_X37Y186/WR1END1 VBRK_X89Y194/VBRK_ER1BEG0 
pips: CLBLM_L_X36Y186/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X36Y186/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 DSP_R_X35Y190/DSP_R.DSP_1_P4->DSP_LOGIC_OUTS_B3_1 INT_INTERFACE_R_X35Y191/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X36Y186/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y186/INT_L.ER1END0->>EE2BEG0 INT_L_X36Y186/INT_L.ER1END0->>IMUX_L25 INT_L_X36Y186/INT_L.WR1END2->>BYP_ALT5 INT_L_X38Y186/INT_L.EE2END0->>WR1BEG1 INT_R_X35Y185/INT_R.SS6END3->>ER1BEG_S0 INT_R_X35Y191/INT_R.LOGIC_OUTS3->>SS6BEG3 INT_R_X37Y186/INT_R.WR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_n_101 - 
wires: CLBLM_L_X36Y186/CLBLM_EL1BEG2 CLBLM_L_X36Y186/CLBLM_IMUX13 CLBLM_L_X36Y186/CLBLM_L_B6 DSP_R_X35Y185/DSP_0_P4 DSP_R_X35Y185/DSP_EL1BEG2_1 DSP_R_X35Y185/DSP_LOGIC_OUTS_B21_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_EL1BEG2 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS21 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS_B21 INT_L_X36Y186/EL1END2 INT_L_X36Y186/IMUX_L13 INT_R_X35Y186/EL1BEG2 INT_R_X35Y186/LOGIC_OUTS21 VBRK_X89Y194/VBRK_EL1BEG2 
pips: CLBLM_L_X36Y186/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 DSP_R_X35Y185/DSP_R.DSP_0_P4->DSP_LOGIC_OUTS_B21_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B21->>INT_INTERFACE_LOGIC_OUTS21 INT_L_X36Y186/INT_L.EL1END2->>IMUX_L13 INT_R_X35Y186/INT_R.LOGIC_OUTS21->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][0]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_102 - 
wires: CLBLM_L_X36Y186/CLBLM_BYP0 CLBLM_L_X36Y186/CLBLM_IMUX0 CLBLM_L_X36Y186/CLBLM_L_A3 CLBLM_L_X36Y186/CLBLM_L_AX CLBLM_L_X36Y190/CLBLM_SE4BEG0 DSP_R_X35Y190/DSP_1_P3 DSP_R_X35Y190/DSP_LOGIC_OUTS_B4_0 DSP_R_X35Y190/DSP_SE4BEG0_0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS_B4 INT_INTERFACE_R_X35Y190/INT_INTERFACE_SE4BEG0 INT_L_X36Y185/NL1BEG0 INT_L_X36Y185/NL1END_S3_0 INT_L_X36Y185/SW2END0 INT_L_X36Y185/WL1END3 INT_L_X36Y186/BYP_ALT0 INT_L_X36Y186/BYP_L0 INT_L_X36Y186/IMUX_L0 INT_L_X36Y186/NL1END0 INT_L_X36Y186/SE6E0 INT_L_X36Y186/WL1END_N1_3 INT_L_X36Y187/SE6D0 INT_L_X36Y188/SE6C0 INT_L_X36Y189/SE6B0 INT_L_X36Y190/SE6A0 INT_R_X35Y190/LOGIC_OUTS4 INT_R_X35Y190/SE6BEG0 INT_R_X37Y185/SW2A0 INT_R_X37Y185/WL1BEG3 INT_R_X37Y186/SE6END0 INT_R_X37Y186/SW2BEG0 INT_R_X37Y186/WL1BEG_N3 VBRK_X89Y198/VBRK_SE4BEG0 
pips: CLBLM_L_X36Y186/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y186/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 DSP_R_X35Y190/DSP_R.DSP_1_P3->DSP_LOGIC_OUTS_B4_0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X36Y185/INT_L.SW2END0->>NL1BEG0 INT_L_X36Y186/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y186/INT_L.NL1END0->>BYP_ALT0 INT_L_X36Y186/INT_L.WL1END_N1_3->>IMUX_L0 INT_R_X35Y190/INT_R.LOGIC_OUTS4->>SE6BEG0 INT_R_X37Y186/INT_R.SE6END0->>SW2BEG0 INT_R_X37Y186/INT_R.SE6END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_n_102 - 
wires: CLBLM_L_X36Y186/CLBLM_IMUX9 CLBLM_L_X36Y186/CLBLM_L_A5 CLBLM_L_X36Y186/CLBLM_NE2A0 DSP_R_X35Y185/DSP_0_P3 DSP_R_X35Y185/DSP_LOGIC_OUTS_B18_0 DSP_R_X35Y185/DSP_NE2A0_1 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS18 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS_B18 INT_INTERFACE_R_X35Y186/INT_INTERFACE_NE2A0 INT_L_X36Y185/NE2END_S3_0 INT_L_X36Y186/IMUX_L9 INT_L_X36Y186/NE2END0 INT_R_X35Y185/LOGIC_OUTS18 INT_R_X35Y185/NE2BEG0 INT_R_X35Y186/NE2A0 VBRK_X89Y194/VBRK_NE2A0 
pips: CLBLM_L_X36Y186/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 DSP_R_X35Y185/DSP_R.DSP_0_P3->DSP_LOGIC_OUTS_B18_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B18->>INT_INTERFACE_LOGIC_OUTS18 INT_L_X36Y186/INT_L.NE2END0->>IMUX_L9 INT_R_X35Y185/INT_R.LOGIC_OUTS18->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][0]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_103 - 
wires: CLBLM_L_X36Y184/CLBLM_ER1BEG3 CLBLM_L_X36Y184/CLBLM_SW2A2 CLBLM_L_X36Y185/CLBLM_BYP7 CLBLM_L_X36Y185/CLBLM_IMUX36 CLBLM_L_X36Y185/CLBLM_L_D2 CLBLM_L_X36Y185/CLBLM_L_DX CLBLM_L_X36Y190/CLBLM_SE4BEG2 DSP_R_X35Y180/DSP_ER1BEG3_4 DSP_R_X35Y180/DSP_SW2A2_4 DSP_R_X35Y190/DSP_1_P2 DSP_R_X35Y190/DSP_LOGIC_OUTS_B6_0 DSP_R_X35Y190/DSP_SE4BEG2_0 INT_INTERFACE_R_X35Y184/INT_INTERFACE_ER1BEG3 INT_INTERFACE_R_X35Y184/INT_INTERFACE_SW2A2 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS_B6 INT_INTERFACE_R_X35Y190/INT_INTERFACE_SE4BEG2 INT_L_X36Y184/ER1END3 INT_L_X36Y184/NR1BEG3 INT_L_X36Y184/SW2A2 INT_L_X36Y185/BYP_ALT7 INT_L_X36Y185/BYP_L7 INT_L_X36Y185/ER1END_N3_3 INT_L_X36Y185/IMUX_L36 INT_L_X36Y185/NR1END3 INT_L_X36Y185/SW2BEG2 INT_L_X36Y185/SW2END2 INT_L_X36Y186/SE6E2 INT_L_X36Y187/SE6D2 INT_L_X36Y188/SE6C2 INT_L_X36Y189/SE6B2 INT_L_X36Y190/SE6A2 INT_R_X35Y184/ER1BEG3 INT_R_X35Y184/SW2END2 INT_R_X35Y190/LOGIC_OUTS6 INT_R_X35Y190/SE6BEG2 INT_R_X37Y185/SW2A2 INT_R_X37Y186/SE6END2 INT_R_X37Y186/SW2BEG2 VBRK_X89Y192/VBRK_ER1BEG3 VBRK_X89Y192/VBRK_SW2A2 VBRK_X89Y198/VBRK_SE4BEG2 
pips: CLBLM_L_X36Y185/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X36Y185/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 DSP_R_X35Y190/DSP_R.DSP_1_P2->DSP_LOGIC_OUTS_B6_0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X36Y184/INT_L.ER1END3->>NR1BEG3 INT_L_X36Y185/INT_L.BYP_ALT7->>BYP_L7 INT_L_X36Y185/INT_L.NR1END3->>BYP_ALT7 INT_L_X36Y185/INT_L.SW2END2->>IMUX_L36 INT_L_X36Y185/INT_L.SW2END2->>SW2BEG2 INT_R_X35Y184/INT_R.SW2END2->>ER1BEG3 INT_R_X35Y190/INT_R.LOGIC_OUTS6->>SE6BEG2 INT_R_X37Y186/INT_R.SE6END2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_n_103 - 
wires: CLBLM_L_X36Y185/CLBLM_EL1BEG1 CLBLM_L_X36Y185/CLBLM_IMUX41 CLBLM_L_X36Y185/CLBLM_L_D1 DSP_R_X35Y185/DSP_0_P2 DSP_R_X35Y185/DSP_EL1BEG1_0 DSP_R_X35Y185/DSP_LOGIC_OUTS_B16_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS16 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS_B16 INT_L_X36Y185/EL1END1 INT_L_X36Y185/IMUX_L41 INT_R_X35Y185/EL1BEG1 INT_R_X35Y185/LOGIC_OUTS16 VBRK_X89Y193/VBRK_EL1BEG1 
pips: CLBLM_L_X36Y185/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 DSP_R_X35Y185/DSP_R.DSP_0_P2->DSP_LOGIC_OUTS_B16_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B16->>INT_INTERFACE_LOGIC_OUTS16 INT_L_X36Y185/INT_L.EL1END1->>IMUX_L41 INT_R_X35Y185/INT_R.LOGIC_OUTS16->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][0]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_104 - 
wires: CLBLM_L_X36Y185/CLBLM_BYP2 CLBLM_L_X36Y185/CLBLM_IMUX20 CLBLM_L_X36Y185/CLBLM_L_C2 CLBLM_L_X36Y185/CLBLM_L_CX CLBLM_L_X36Y190/CLBLM_SE4BEG1 DSP_R_X35Y190/DSP_1_P1 DSP_R_X35Y190/DSP_LOGIC_OUTS_B1_0 DSP_R_X35Y190/DSP_SE4BEG1_0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS_B1 INT_INTERFACE_R_X35Y190/INT_INTERFACE_SE4BEG1 INT_L_X36Y185/BYP_ALT2 INT_L_X36Y185/BYP_L2 INT_L_X36Y185/IMUX_L20 INT_L_X36Y185/SR1END1 INT_L_X36Y185/SW2END1 INT_L_X36Y186/SE6E1 INT_L_X36Y186/SR1BEG1 INT_L_X36Y186/WL1END0 INT_L_X36Y187/SE6D1 INT_L_X36Y188/SE6C1 INT_L_X36Y189/SE6B1 INT_L_X36Y190/SE6A1 INT_R_X35Y190/LOGIC_OUTS1 INT_R_X35Y190/SE6BEG1 INT_R_X37Y185/SW2A1 INT_R_X37Y186/SE6END1 INT_R_X37Y186/SW2BEG1 INT_R_X37Y186/WL1BEG0 VBRK_X89Y198/VBRK_SE4BEG1 
pips: CLBLM_L_X36Y185/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y185/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 DSP_R_X35Y190/DSP_R.DSP_1_P1->DSP_LOGIC_OUTS_B1_0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X36Y185/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y185/INT_L.SR1END1->>BYP_ALT2 INT_L_X36Y185/INT_L.SW2END1->>IMUX_L20 INT_L_X36Y186/INT_L.WL1END0->>SR1BEG1 INT_R_X35Y190/INT_R.LOGIC_OUTS1->>SE6BEG1 INT_R_X37Y186/INT_R.SE6END1->>SW2BEG1 INT_R_X37Y186/INT_R.SE6END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_n_104 - 
wires: CLBLM_L_X36Y185/CLBLM_ER1BEG2 CLBLM_L_X36Y185/CLBLM_IMUX21 CLBLM_L_X36Y185/CLBLM_L_C4 DSP_R_X35Y185/DSP_0_P1 DSP_R_X35Y185/DSP_ER1BEG2_0 DSP_R_X35Y185/DSP_LOGIC_OUTS_B23_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS23 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS_B23 INT_L_X36Y185/ER1END2 INT_L_X36Y185/IMUX_L21 INT_R_X35Y185/ER1BEG2 INT_R_X35Y185/LOGIC_OUTS23 VBRK_X89Y193/VBRK_ER1BEG2 
pips: CLBLM_L_X36Y185/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 DSP_R_X35Y185/DSP_R.DSP_0_P1->DSP_LOGIC_OUTS_B23_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B23->>INT_INTERFACE_LOGIC_OUTS23 INT_L_X36Y185/INT_L.ER1END2->>IMUX_L21 INT_R_X35Y185/INT_R.LOGIC_OUTS23->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][0]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_105 - 
wires: CLBLM_L_X36Y185/CLBLM_BYP5 CLBLM_L_X36Y185/CLBLM_ER1BEG0 CLBLM_L_X36Y185/CLBLM_ER1BEG1 CLBLM_L_X36Y185/CLBLM_IMUX25 CLBLM_L_X36Y185/CLBLM_L_B5 CLBLM_L_X36Y185/CLBLM_L_BX CLBLM_L_X36Y185/CLBLM_WW2END0 DSP_R_X35Y185/DSP_ER1BEG0_0 DSP_R_X35Y185/DSP_ER1BEG1_0 DSP_R_X35Y185/DSP_WW2END0_0 DSP_R_X35Y190/DSP_1_P0 DSP_R_X35Y190/DSP_LOGIC_OUTS_B3_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_ER1BEG0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_ER1BEG1 INT_INTERFACE_R_X35Y185/INT_INTERFACE_WW2END0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X36Y185/BYP_ALT5 INT_L_X36Y185/BYP_L5 INT_L_X36Y185/ER1END0 INT_L_X36Y185/ER1END1 INT_L_X36Y185/IMUX_L25 INT_L_X36Y185/NE2BEG0 INT_L_X36Y185/WW2A0 INT_L_X36Y186/NE2A0 INT_R_X35Y184/ER1BEG_S0 INT_R_X35Y184/SS6END3 INT_R_X35Y185/ER1BEG0 INT_R_X35Y185/ER1BEG1 INT_R_X35Y185/SS6E3 INT_R_X35Y185/SS6END_N0_3 INT_R_X35Y185/WW2END0 INT_R_X35Y186/SS6D3 INT_R_X35Y187/SS6C3 INT_R_X35Y188/SS6B3 INT_R_X35Y189/SS6A3 INT_R_X35Y190/LOGIC_OUTS3 INT_R_X35Y190/SS6BEG3 INT_R_X37Y185/NE2END_S3_0 INT_R_X37Y185/SL1END0 INT_R_X37Y185/WW2BEG0 INT_R_X37Y186/NE2END0 INT_R_X37Y186/SL1BEG0 VBRK_X89Y193/VBRK_ER1BEG0 VBRK_X89Y193/VBRK_ER1BEG1 VBRK_X89Y193/VBRK_WW2END0 
pips: CLBLM_L_X36Y185/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X36Y185/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 DSP_R_X35Y190/DSP_R.DSP_1_P0->DSP_LOGIC_OUTS_B3_0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X36Y185/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y185/INT_L.ER1END0->>IMUX_L25 INT_L_X36Y185/INT_L.ER1END0->>NE2BEG0 INT_L_X36Y185/INT_L.ER1END1->>BYP_ALT5 INT_R_X35Y184/INT_R.SS6END3->>ER1BEG_S0 INT_R_X35Y185/INT_R.WW2END0->>ER1BEG1 INT_R_X35Y190/INT_R.LOGIC_OUTS3->>SS6BEG3 INT_R_X37Y185/INT_R.SL1END0->>WW2BEG0 INT_R_X37Y186/INT_R.NE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_n_105 - 
wires: CLBLM_L_X36Y185/CLBLM_IMUX13 CLBLM_L_X36Y185/CLBLM_L_B6 CLBLM_L_X36Y185/CLBLM_SE2A2 DSP_R_X35Y185/DSP_0_P0 DSP_R_X35Y185/DSP_LOGIC_OUTS_B21_0 DSP_R_X35Y185/DSP_SE2A2_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS21 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS_B21 INT_INTERFACE_R_X35Y185/INT_INTERFACE_SE2A2 INT_L_X34Y186/EL1BEG2 INT_L_X34Y186/NW2END3 INT_L_X36Y185/IMUX_L13 INT_L_X36Y185/SE2END2 INT_R_X35Y185/LOGIC_OUTS21 INT_R_X35Y185/NW2BEG3 INT_R_X35Y185/SE2A2 INT_R_X35Y186/EL1END2 INT_R_X35Y186/NW2A3 INT_R_X35Y186/SE2BEG2 VBRK_X89Y193/VBRK_SE2A2 
pips: CLBLM_L_X36Y185/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 DSP_R_X35Y185/DSP_R.DSP_0_P0->DSP_LOGIC_OUTS_B21_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B21->>INT_INTERFACE_LOGIC_OUTS21 INT_L_X34Y186/INT_L.NW2END3->>EL1BEG2 INT_L_X36Y185/INT_L.SE2END2->>IMUX_L13 INT_R_X35Y185/INT_R.LOGIC_OUTS21->>NW2BEG3 INT_R_X35Y186/INT_R.EL1END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][0]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_91 - 
wires: CLBLM_L_X36Y188/CLBLM_BYP7 CLBLM_L_X36Y188/CLBLM_IMUX36 CLBLM_L_X36Y188/CLBLM_L_D2 CLBLM_L_X36Y188/CLBLM_L_DX CLBLM_L_X36Y193/CLBLM_SE4BEG2 DSP_R_X35Y190/DSP_1_P14 DSP_R_X35Y190/DSP_LOGIC_OUTS_B6_3 DSP_R_X35Y190/DSP_SE4BEG2_3 INT_INTERFACE_R_X35Y193/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y193/INT_INTERFACE_LOGIC_OUTS_B6 INT_INTERFACE_R_X35Y193/INT_INTERFACE_SE4BEG2 INT_L_X36Y188/BYP_ALT3 INT_L_X36Y188/BYP_ALT6 INT_L_X36Y188/BYP_ALT7 INT_L_X36Y188/BYP_BOUNCE3 INT_L_X36Y188/BYP_BOUNCE6 INT_L_X36Y188/BYP_L7 INT_L_X36Y188/IMUX_L36 INT_L_X36Y188/SW2END2 INT_L_X36Y189/BYP_BOUNCE_N3_3 INT_L_X36Y189/BYP_BOUNCE_N3_6 INT_L_X36Y189/SE6E2 INT_L_X36Y190/SE6D2 INT_L_X36Y191/SE6C2 INT_L_X36Y192/SE6B2 INT_L_X36Y193/SE6A2 INT_R_X35Y193/LOGIC_OUTS6 INT_R_X35Y193/SE6BEG2 INT_R_X37Y188/SW2A2 INT_R_X37Y189/SE6END2 INT_R_X37Y189/SW2BEG2 VBRK_X89Y201/VBRK_SE4BEG2 
pips: CLBLM_L_X36Y188/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X36Y188/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 DSP_R_X35Y190/DSP_R.DSP_1_P14->DSP_LOGIC_OUTS_B6_3 INT_INTERFACE_R_X35Y193/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X36Y188/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X36Y188/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X36Y188/INT_L.BYP_ALT7->>BYP_L7 INT_L_X36Y188/INT_L.BYP_BOUNCE3->>BYP_ALT6 INT_L_X36Y188/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X36Y188/INT_L.SW2END2->>BYP_ALT3 INT_L_X36Y188/INT_L.SW2END2->>IMUX_L36 INT_R_X35Y193/INT_R.LOGIC_OUTS6->>SE6BEG2 INT_R_X37Y189/INT_R.SE6END2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_n_91 - 
wires: CLBLM_L_X36Y188/CLBLM_EL1BEG1 CLBLM_L_X36Y188/CLBLM_IMUX41 CLBLM_L_X36Y188/CLBLM_L_D1 DSP_R_X35Y185/DSP_0_P14 DSP_R_X35Y185/DSP_EL1BEG1_3 DSP_R_X35Y185/DSP_LOGIC_OUTS_B16_3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X35Y188/INT_INTERFACE_LOGIC_OUTS16 INT_INTERFACE_R_X35Y188/INT_INTERFACE_LOGIC_OUTS_B16 INT_L_X36Y188/EL1END1 INT_L_X36Y188/IMUX_L41 INT_R_X35Y188/EL1BEG1 INT_R_X35Y188/LOGIC_OUTS16 VBRK_X89Y196/VBRK_EL1BEG1 
pips: CLBLM_L_X36Y188/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 DSP_R_X35Y185/DSP_R.DSP_0_P14->DSP_LOGIC_OUTS_B16_3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B16->>INT_INTERFACE_LOGIC_OUTS16 INT_L_X36Y188/INT_L.EL1END1->>IMUX_L41 INT_R_X35Y188/INT_R.LOGIC_OUTS16->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][0]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_92 - 
wires: CLBLM_L_X36Y188/CLBLM_BYP2 CLBLM_L_X36Y188/CLBLM_IMUX20 CLBLM_L_X36Y188/CLBLM_L_C2 CLBLM_L_X36Y188/CLBLM_L_CX CLBLM_L_X36Y193/CLBLM_SE4BEG1 DSP_R_X35Y190/DSP_1_P13 DSP_R_X35Y190/DSP_LOGIC_OUTS_B1_3 DSP_R_X35Y190/DSP_SE4BEG1_3 INT_INTERFACE_R_X35Y193/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y193/INT_INTERFACE_LOGIC_OUTS_B1 INT_INTERFACE_R_X35Y193/INT_INTERFACE_SE4BEG1 INT_L_X36Y188/BYP_ALT2 INT_L_X36Y188/BYP_L2 INT_L_X36Y188/IMUX_L20 INT_L_X36Y188/SR1END1 INT_L_X36Y188/SW2END1 INT_L_X36Y189/SE6E1 INT_L_X36Y189/SR1BEG1 INT_L_X36Y189/WL1END0 INT_L_X36Y190/SE6D1 INT_L_X36Y191/SE6C1 INT_L_X36Y192/SE6B1 INT_L_X36Y193/SE6A1 INT_R_X35Y193/LOGIC_OUTS1 INT_R_X35Y193/SE6BEG1 INT_R_X37Y188/SW2A1 INT_R_X37Y189/SE6END1 INT_R_X37Y189/SW2BEG1 INT_R_X37Y189/WL1BEG0 VBRK_X89Y201/VBRK_SE4BEG1 
pips: CLBLM_L_X36Y188/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y188/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 DSP_R_X35Y190/DSP_R.DSP_1_P13->DSP_LOGIC_OUTS_B1_3 INT_INTERFACE_R_X35Y193/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X36Y188/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y188/INT_L.SR1END1->>BYP_ALT2 INT_L_X36Y188/INT_L.SW2END1->>IMUX_L20 INT_L_X36Y189/INT_L.WL1END0->>SR1BEG1 INT_R_X35Y193/INT_R.LOGIC_OUTS1->>SE6BEG1 INT_R_X37Y189/INT_R.SE6END1->>SW2BEG1 INT_R_X37Y189/INT_R.SE6END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_n_92 - 
wires: CLBLM_L_X36Y188/CLBLM_ER1BEG2 CLBLM_L_X36Y188/CLBLM_IMUX21 CLBLM_L_X36Y188/CLBLM_L_C4 DSP_R_X35Y185/DSP_0_P13 DSP_R_X35Y185/DSP_ER1BEG2_3 DSP_R_X35Y185/DSP_LOGIC_OUTS_B23_3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X35Y188/INT_INTERFACE_LOGIC_OUTS23 INT_INTERFACE_R_X35Y188/INT_INTERFACE_LOGIC_OUTS_B23 INT_L_X36Y188/ER1END2 INT_L_X36Y188/IMUX_L21 INT_R_X35Y188/ER1BEG2 INT_R_X35Y188/LOGIC_OUTS23 VBRK_X89Y196/VBRK_ER1BEG2 
pips: CLBLM_L_X36Y188/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 DSP_R_X35Y185/DSP_R.DSP_0_P13->DSP_LOGIC_OUTS_B23_3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B23->>INT_INTERFACE_LOGIC_OUTS23 INT_L_X36Y188/INT_L.ER1END2->>IMUX_L21 INT_R_X35Y188/INT_R.LOGIC_OUTS23->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][0]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_93 - 
wires: CLBLM_L_X36Y188/CLBLM_BYP5 CLBLM_L_X36Y188/CLBLM_ER1BEG0 CLBLM_L_X36Y188/CLBLM_IMUX25 CLBLM_L_X36Y188/CLBLM_L_B5 CLBLM_L_X36Y188/CLBLM_L_BX DSP_R_X35Y185/DSP_ER1BEG0_3 DSP_R_X35Y190/DSP_1_P12 DSP_R_X35Y190/DSP_LOGIC_OUTS_B3_3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_ER1BEG0 INT_INTERFACE_R_X35Y193/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y193/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X36Y188/BYP_ALT1 INT_L_X36Y188/BYP_ALT5 INT_L_X36Y188/BYP_BOUNCE1 INT_L_X36Y188/BYP_L5 INT_L_X36Y188/ER1END0 INT_L_X36Y188/GFAN0 INT_L_X36Y188/IMUX_L25 INT_R_X35Y187/ER1BEG_S0 INT_R_X35Y187/SS6END3 INT_R_X35Y188/ER1BEG0 INT_R_X35Y188/SS6E3 INT_R_X35Y188/SS6END_N0_3 INT_R_X35Y189/SS6D3 INT_R_X35Y190/SS6C3 INT_R_X35Y191/SS6B3 INT_R_X35Y192/SS6A3 INT_R_X35Y193/LOGIC_OUTS3 INT_R_X35Y193/SS6BEG3 VBRK_X89Y196/VBRK_ER1BEG0 
pips: CLBLM_L_X36Y188/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X36Y188/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 DSP_R_X35Y190/DSP_R.DSP_1_P12->DSP_LOGIC_OUTS_B3_3 INT_INTERFACE_R_X35Y193/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X36Y188/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X36Y188/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y188/INT_L.BYP_BOUNCE1->>GFAN0 INT_L_X36Y188/INT_L.ER1END0->>BYP_ALT1 INT_L_X36Y188/INT_L.ER1END0->>IMUX_L25 INT_L_X36Y188/INT_L.GFAN0->>BYP_ALT5 INT_R_X35Y187/INT_R.SS6END3->>ER1BEG_S0 INT_R_X35Y193/INT_R.LOGIC_OUTS3->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_n_93 - 
wires: CLBLM_L_X36Y188/CLBLM_IMUX14 CLBLM_L_X36Y188/CLBLM_L_B1 CLBLM_L_X36Y189/CLBLM_NE2A3 DSP_R_X35Y185/DSP_0_P12 DSP_R_X35Y185/DSP_LOGIC_OUTS_B21_3 DSP_R_X35Y185/DSP_NE2A3_4 INT_INTERFACE_R_X35Y188/INT_INTERFACE_LOGIC_OUTS21 INT_INTERFACE_R_X35Y188/INT_INTERFACE_LOGIC_OUTS_B21 INT_INTERFACE_R_X35Y189/INT_INTERFACE_NE2A3 INT_L_X36Y188/IMUX_L14 INT_L_X36Y188/SL1END3 INT_L_X36Y189/NE2END3 INT_L_X36Y189/SL1BEG3 INT_R_X35Y188/LOGIC_OUTS21 INT_R_X35Y188/NE2BEG3 INT_R_X35Y189/NE2A3 VBRK_X89Y197/VBRK_NE2A3 
pips: CLBLM_L_X36Y188/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 DSP_R_X35Y185/DSP_R.DSP_0_P12->DSP_LOGIC_OUTS_B21_3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B21->>INT_INTERFACE_LOGIC_OUTS21 INT_L_X36Y188/INT_L.SL1END3->>IMUX_L14 INT_L_X36Y189/INT_L.NE2END3->>SL1BEG3 INT_R_X35Y188/INT_R.LOGIC_OUTS21->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][0]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_94 - 
wires: CLBLM_L_X36Y188/CLBLM_BYP0 CLBLM_L_X36Y188/CLBLM_IMUX0 CLBLM_L_X36Y188/CLBLM_L_A3 CLBLM_L_X36Y188/CLBLM_L_AX CLBLM_L_X36Y192/CLBLM_SE4BEG0 DSP_R_X35Y190/DSP_1_P11 DSP_R_X35Y190/DSP_LOGIC_OUTS_B4_2 DSP_R_X35Y190/DSP_SE4BEG0_2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y192/INT_INTERFACE_LOGIC_OUTS_B4 INT_INTERFACE_R_X35Y192/INT_INTERFACE_SE4BEG0 INT_L_X36Y187/NL1BEG0 INT_L_X36Y187/NL1END_S3_0 INT_L_X36Y187/SW2END0 INT_L_X36Y188/BYP_ALT0 INT_L_X36Y188/BYP_L0 INT_L_X36Y188/IMUX_L0 INT_L_X36Y188/NL1END0 INT_L_X36Y188/SE6E0 INT_L_X36Y189/SE6D0 INT_L_X36Y190/SE6C0 INT_L_X36Y191/SE6B0 INT_L_X36Y192/SE6A0 INT_R_X35Y192/LOGIC_OUTS4 INT_R_X35Y192/SE6BEG0 INT_R_X37Y187/SW2A0 INT_R_X37Y188/SE6END0 INT_R_X37Y188/SW2BEG0 VBRK_X89Y200/VBRK_SE4BEG0 
pips: CLBLM_L_X36Y188/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y188/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 DSP_R_X35Y190/DSP_R.DSP_1_P11->DSP_LOGIC_OUTS_B4_2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X36Y187/INT_L.SW2END0->>NL1BEG0 INT_L_X36Y188/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y188/INT_L.NL1END0->>BYP_ALT0 INT_L_X36Y188/INT_L.NL1END0->>IMUX_L0 INT_R_X35Y192/INT_R.LOGIC_OUTS4->>SE6BEG0 INT_R_X37Y188/INT_R.SE6END0->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_n_94 - 
wires: CLBLM_L_X36Y188/CLBLM_IMUX9 CLBLM_L_X36Y188/CLBLM_L_A5 CLBLM_L_X36Y188/CLBLM_NE2A0 DSP_R_X35Y185/DSP_0_P11 DSP_R_X35Y185/DSP_LOGIC_OUTS_B18_2 DSP_R_X35Y185/DSP_NE2A0_3 INT_INTERFACE_R_X35Y187/INT_INTERFACE_LOGIC_OUTS18 INT_INTERFACE_R_X35Y187/INT_INTERFACE_LOGIC_OUTS_B18 INT_INTERFACE_R_X35Y188/INT_INTERFACE_NE2A0 INT_L_X36Y187/NE2END_S3_0 INT_L_X36Y188/IMUX_L9 INT_L_X36Y188/NE2END0 INT_R_X35Y187/LOGIC_OUTS18 INT_R_X35Y187/NE2BEG0 INT_R_X35Y188/NE2A0 VBRK_X89Y196/VBRK_NE2A0 
pips: CLBLM_L_X36Y188/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 DSP_R_X35Y185/DSP_R.DSP_0_P11->DSP_LOGIC_OUTS_B18_2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B18->>INT_INTERFACE_LOGIC_OUTS18 INT_L_X36Y188/INT_L.NE2END0->>IMUX_L9 INT_R_X35Y187/INT_R.LOGIC_OUTS18->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][0]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_95 - 
wires: CLBLM_L_X36Y187/CLBLM_BYP7 CLBLM_L_X36Y187/CLBLM_IMUX36 CLBLM_L_X36Y187/CLBLM_L_D2 CLBLM_L_X36Y187/CLBLM_L_DX CLBLM_L_X36Y192/CLBLM_SE4BEG2 DSP_R_X35Y190/DSP_1_P10 DSP_R_X35Y190/DSP_LOGIC_OUTS_B6_2 DSP_R_X35Y190/DSP_SE4BEG2_2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y192/INT_INTERFACE_LOGIC_OUTS_B6 INT_INTERFACE_R_X35Y192/INT_INTERFACE_SE4BEG2 INT_L_X36Y187/BYP_ALT3 INT_L_X36Y187/BYP_ALT6 INT_L_X36Y187/BYP_ALT7 INT_L_X36Y187/BYP_BOUNCE3 INT_L_X36Y187/BYP_BOUNCE6 INT_L_X36Y187/BYP_L7 INT_L_X36Y187/IMUX_L36 INT_L_X36Y187/SW2END2 INT_L_X36Y188/BYP_BOUNCE_N3_3 INT_L_X36Y188/BYP_BOUNCE_N3_6 INT_L_X36Y188/SE6E2 INT_L_X36Y189/SE6D2 INT_L_X36Y190/SE6C2 INT_L_X36Y191/SE6B2 INT_L_X36Y192/SE6A2 INT_R_X35Y192/LOGIC_OUTS6 INT_R_X35Y192/SE6BEG2 INT_R_X37Y187/SW2A2 INT_R_X37Y188/SE6END2 INT_R_X37Y188/SW2BEG2 VBRK_X89Y200/VBRK_SE4BEG2 
pips: CLBLM_L_X36Y187/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X36Y187/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 DSP_R_X35Y190/DSP_R.DSP_1_P10->DSP_LOGIC_OUTS_B6_2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X36Y187/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X36Y187/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X36Y187/INT_L.BYP_ALT7->>BYP_L7 INT_L_X36Y187/INT_L.BYP_BOUNCE3->>BYP_ALT6 INT_L_X36Y187/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X36Y187/INT_L.SW2END2->>BYP_ALT3 INT_L_X36Y187/INT_L.SW2END2->>IMUX_L36 INT_R_X35Y192/INT_R.LOGIC_OUTS6->>SE6BEG2 INT_R_X37Y188/INT_R.SE6END2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_n_95 - 
wires: CLBLM_L_X36Y187/CLBLM_ER1BEG3 CLBLM_L_X36Y187/CLBLM_IMUX39 CLBLM_L_X36Y187/CLBLM_L_D3 DSP_R_X35Y185/DSP_0_P10 DSP_R_X35Y185/DSP_ER1BEG3_2 DSP_R_X35Y185/DSP_LOGIC_OUTS_B16_2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_ER1BEG3 INT_INTERFACE_R_X35Y187/INT_INTERFACE_LOGIC_OUTS16 INT_INTERFACE_R_X35Y187/INT_INTERFACE_LOGIC_OUTS_B16 INT_L_X36Y187/ER1END3 INT_L_X36Y187/IMUX_L39 INT_L_X36Y188/ER1END_N3_3 INT_R_X35Y187/ER1BEG3 INT_R_X35Y187/LOGIC_OUTS16 VBRK_X89Y195/VBRK_ER1BEG3 
pips: CLBLM_L_X36Y187/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 DSP_R_X35Y185/DSP_R.DSP_0_P10->DSP_LOGIC_OUTS_B16_2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B16->>INT_INTERFACE_LOGIC_OUTS16 INT_L_X36Y187/INT_L.ER1END3->>IMUX_L39 INT_R_X35Y187/INT_R.LOGIC_OUTS16->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][0]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_96 - 
wires: CLBLM_L_X36Y187/CLBLM_BYP2 CLBLM_L_X36Y187/CLBLM_IMUX20 CLBLM_L_X36Y187/CLBLM_L_C2 CLBLM_L_X36Y187/CLBLM_L_CX CLBLM_L_X36Y192/CLBLM_SE4BEG1 DSP_R_X35Y190/DSP_1_P9 DSP_R_X35Y190/DSP_LOGIC_OUTS_B1_2 DSP_R_X35Y190/DSP_SE4BEG1_2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y192/INT_INTERFACE_LOGIC_OUTS_B1 INT_INTERFACE_R_X35Y192/INT_INTERFACE_SE4BEG1 INT_L_X36Y187/BYP_ALT2 INT_L_X36Y187/BYP_L2 INT_L_X36Y187/IMUX_L20 INT_L_X36Y187/SR1END1 INT_L_X36Y187/SW2END1 INT_L_X36Y188/SE6E1 INT_L_X36Y188/SR1BEG1 INT_L_X36Y188/WL1END0 INT_L_X36Y189/SE6D1 INT_L_X36Y190/SE6C1 INT_L_X36Y191/SE6B1 INT_L_X36Y192/SE6A1 INT_R_X35Y192/LOGIC_OUTS1 INT_R_X35Y192/SE6BEG1 INT_R_X37Y187/SW2A1 INT_R_X37Y188/SE6END1 INT_R_X37Y188/SW2BEG1 INT_R_X37Y188/WL1BEG0 VBRK_X89Y200/VBRK_SE4BEG1 
pips: CLBLM_L_X36Y187/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y187/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 DSP_R_X35Y190/DSP_R.DSP_1_P9->DSP_LOGIC_OUTS_B1_2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X36Y187/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y187/INT_L.SR1END1->>BYP_ALT2 INT_L_X36Y187/INT_L.SW2END1->>IMUX_L20 INT_L_X36Y188/INT_L.WL1END0->>SR1BEG1 INT_R_X35Y192/INT_R.LOGIC_OUTS1->>SE6BEG1 INT_R_X37Y188/INT_R.SE6END1->>SW2BEG1 INT_R_X37Y188/INT_R.SE6END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_n_96 - 
wires: CLBLM_L_X36Y187/CLBLM_ER1BEG2 CLBLM_L_X36Y187/CLBLM_IMUX21 CLBLM_L_X36Y187/CLBLM_L_C4 DSP_R_X35Y185/DSP_0_P9 DSP_R_X35Y185/DSP_ER1BEG2_2 DSP_R_X35Y185/DSP_LOGIC_OUTS_B23_2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_LOGIC_OUTS23 INT_INTERFACE_R_X35Y187/INT_INTERFACE_LOGIC_OUTS_B23 INT_L_X36Y187/ER1END2 INT_L_X36Y187/IMUX_L21 INT_R_X35Y187/ER1BEG2 INT_R_X35Y187/LOGIC_OUTS23 VBRK_X89Y195/VBRK_ER1BEG2 
pips: CLBLM_L_X36Y187/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 DSP_R_X35Y185/DSP_R.DSP_0_P9->DSP_LOGIC_OUTS_B23_2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B23->>INT_INTERFACE_LOGIC_OUTS23 INT_L_X36Y187/INT_L.ER1END2->>IMUX_L21 INT_R_X35Y187/INT_R.LOGIC_OUTS23->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][12]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_79 - 
wires: CLBLM_L_X36Y191/CLBLM_BYP7 CLBLM_L_X36Y191/CLBLM_EL1BEG1 CLBLM_L_X36Y191/CLBLM_ER1BEG3 CLBLM_L_X36Y191/CLBLM_IMUX41 CLBLM_L_X36Y191/CLBLM_L_D1 CLBLM_L_X36Y191/CLBLM_L_DX DSP_R_X35Y190/DSP_1_P26 DSP_R_X35Y190/DSP_EL1BEG1_1 DSP_R_X35Y190/DSP_ER1BEG3_1 DSP_R_X35Y190/DSP_LOGIC_OUTS_B2_1 INT_INTERFACE_R_X35Y191/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X35Y191/INT_INTERFACE_ER1BEG3 INT_INTERFACE_R_X35Y191/INT_INTERFACE_LOGIC_OUTS2 INT_INTERFACE_R_X35Y191/INT_INTERFACE_LOGIC_OUTS_B2 INT_L_X36Y191/BYP_ALT7 INT_L_X36Y191/BYP_L7 INT_L_X36Y191/EL1END1 INT_L_X36Y191/ER1END3 INT_L_X36Y191/IMUX_L41 INT_L_X36Y192/ER1END_N3_3 INT_R_X35Y191/EL1BEG1 INT_R_X35Y191/ER1BEG3 INT_R_X35Y191/LOGIC_OUTS2 VBRK_X89Y199/VBRK_EL1BEG1 VBRK_X89Y199/VBRK_ER1BEG3 
pips: CLBLM_L_X36Y191/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X36Y191/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 DSP_R_X35Y190/DSP_R.DSP_1_P26->DSP_LOGIC_OUTS_B2_1 INT_INTERFACE_R_X35Y191/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B2->>INT_INTERFACE_LOGIC_OUTS2 INT_L_X36Y191/INT_L.BYP_ALT7->>BYP_L7 INT_L_X36Y191/INT_L.EL1END1->>IMUX_L41 INT_L_X36Y191/INT_L.ER1END3->>BYP_ALT7 INT_R_X35Y191/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X35Y191/INT_R.LOGIC_OUTS2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_96 - 
wires: CLBLM_L_X36Y187/CLBLM_NE4BEG1 CLBLM_L_X36Y191/CLBLM_IMUX36 CLBLM_L_X36Y191/CLBLM_L_D2 DSP_R_X35Y185/DSP_1_P9 DSP_R_X35Y185/DSP_LOGIC_OUTS_B1_2 DSP_R_X35Y185/DSP_NE4BEG1_2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y187/INT_INTERFACE_LOGIC_OUTS_B1 INT_INTERFACE_R_X35Y187/INT_INTERFACE_NE4BEG1 INT_L_X36Y187/NE6A1 INT_L_X36Y188/NE6B1 INT_L_X36Y189/NE6C1 INT_L_X36Y190/NE6D1 INT_L_X36Y191/IMUX_L36 INT_L_X36Y191/NE6E1 INT_L_X36Y191/WR1END2 INT_R_X35Y187/LOGIC_OUTS1 INT_R_X35Y187/NE6BEG1 INT_R_X37Y191/NE6END1 INT_R_X37Y191/WR1BEG2 VBRK_X89Y195/VBRK_NE4BEG1 
pips: CLBLM_L_X36Y191/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 DSP_R_X35Y185/DSP_R.DSP_1_P9->DSP_LOGIC_OUTS_B1_2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X36Y191/INT_L.WR1END2->>IMUX_L36 INT_R_X35Y187/INT_R.LOGIC_OUTS1->>NE6BEG1 INT_R_X37Y191/INT_R.NE6END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][12]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_80 - 
wires: CLBLM_L_X36Y191/CLBLM_BYP2 CLBLM_L_X36Y191/CLBLM_ER1BEG2 CLBLM_L_X36Y191/CLBLM_IMUX21 CLBLM_L_X36Y191/CLBLM_L_C4 CLBLM_L_X36Y191/CLBLM_L_CX DSP_R_X35Y190/DSP_1_P25 DSP_R_X35Y190/DSP_ER1BEG2_1 DSP_R_X35Y190/DSP_LOGIC_OUTS_B5_1 INT_INTERFACE_R_X35Y191/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X35Y191/INT_INTERFACE_LOGIC_OUTS5 INT_INTERFACE_R_X35Y191/INT_INTERFACE_LOGIC_OUTS_B5 INT_L_X36Y191/BYP_ALT2 INT_L_X36Y191/BYP_L2 INT_L_X36Y191/ER1END2 INT_L_X36Y191/IMUX_L21 INT_R_X35Y191/ER1BEG2 INT_R_X35Y191/LOGIC_OUTS5 VBRK_X89Y199/VBRK_ER1BEG2 
pips: CLBLM_L_X36Y191/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y191/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 DSP_R_X35Y190/DSP_R.DSP_1_P25->DSP_LOGIC_OUTS_B5_1 INT_INTERFACE_R_X35Y191/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B5->>INT_INTERFACE_LOGIC_OUTS5 INT_L_X36Y191/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y191/INT_L.ER1END2->>BYP_ALT2 INT_L_X36Y191/INT_L.ER1END2->>IMUX_L21 INT_R_X35Y191/INT_R.LOGIC_OUTS5->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_97 - 
wires: CLBLM_L_X36Y187/CLBLM_NE4BEG3 CLBLM_L_X36Y191/CLBLM_IMUX34 CLBLM_L_X36Y191/CLBLM_L_C6 DSP_R_X35Y185/DSP_1_P8 DSP_R_X35Y185/DSP_LOGIC_OUTS_B3_2 DSP_R_X35Y185/DSP_NE4BEG3_2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y187/INT_INTERFACE_LOGIC_OUTS_B3 INT_INTERFACE_R_X35Y187/INT_INTERFACE_NE4BEG3 INT_L_X36Y187/NE6A3 INT_L_X36Y188/NE6B3 INT_L_X36Y189/NE6C3 INT_L_X36Y190/NE6D3 INT_L_X36Y191/IMUX_L34 INT_L_X36Y191/NE6E3 INT_L_X36Y191/SR1BEG_S0 INT_L_X36Y191/WR1END_S1_0 INT_L_X36Y192/WR1END0 INT_R_X35Y187/LOGIC_OUTS3 INT_R_X35Y187/NE6BEG3 INT_R_X37Y191/NE6END3 INT_R_X37Y191/WR1BEG_S0 INT_R_X37Y192/WR1BEG0 VBRK_X89Y195/VBRK_NE4BEG3 
pips: CLBLM_L_X36Y191/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 DSP_R_X35Y185/DSP_R.DSP_1_P8->DSP_LOGIC_OUTS_B3_2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X36Y191/INT_L.SR1BEG_S0->>IMUX_L34 INT_L_X36Y191/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X35Y187/INT_R.LOGIC_OUTS3->>NE6BEG3 INT_R_X37Y191/INT_R.NE6END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][12]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_81 - 
wires: CLBLM_L_X36Y191/CLBLM_BYP5 CLBLM_L_X36Y191/CLBLM_IMUX16 CLBLM_L_X36Y191/CLBLM_L_B3 CLBLM_L_X36Y191/CLBLM_L_BX CLBLM_L_X36Y192/CLBLM_ER1BEG0 DSP_R_X35Y190/DSP_1_P24 DSP_R_X35Y190/DSP_ER1BEG0_2 DSP_R_X35Y190/DSP_LOGIC_OUTS_B7_1 INT_INTERFACE_R_X35Y191/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y191/INT_INTERFACE_LOGIC_OUTS_B7 INT_INTERFACE_R_X35Y192/INT_INTERFACE_ER1BEG0 INT_L_X36Y191/BYP_ALT1 INT_L_X36Y191/BYP_ALT5 INT_L_X36Y191/BYP_BOUNCE1 INT_L_X36Y191/BYP_L5 INT_L_X36Y191/GFAN0 INT_L_X36Y191/IMUX_L16 INT_L_X36Y191/SL1END0 INT_L_X36Y192/ER1END0 INT_L_X36Y192/SL1BEG0 INT_R_X35Y191/ER1BEG_S0 INT_R_X35Y191/LOGIC_OUTS7 INT_R_X35Y192/ER1BEG0 VBRK_X89Y200/VBRK_ER1BEG0 
pips: CLBLM_L_X36Y191/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X36Y191/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 DSP_R_X35Y190/DSP_R.DSP_1_P24->DSP_LOGIC_OUTS_B7_1 INT_INTERFACE_R_X35Y191/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X36Y191/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X36Y191/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y191/INT_L.BYP_BOUNCE1->>GFAN0 INT_L_X36Y191/INT_L.GFAN0->>BYP_ALT5 INT_L_X36Y191/INT_L.SL1END0->>BYP_ALT1 INT_L_X36Y191/INT_L.SL1END0->>IMUX_L16 INT_L_X36Y192/INT_L.ER1END0->>SL1BEG0 INT_R_X35Y191/INT_R.LOGIC_OUTS7->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_98 - 
wires: CLBLM_L_X36Y185/CLBLM_SE2A0 CLBLM_L_X36Y191/CLBLM_IMUX14 CLBLM_L_X36Y191/CLBLM_L_B1 DSP_R_X35Y185/DSP_1_P7 DSP_R_X35Y185/DSP_LOGIC_OUTS_B4_1 DSP_R_X35Y185/DSP_SE2A0_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_SE2A0 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS_B4 INT_L_X36Y185/NN6BEG0 INT_L_X36Y185/SE2END0 INT_L_X36Y186/NN6A0 INT_L_X36Y187/NN6B0 INT_L_X36Y188/NN6C0 INT_L_X36Y189/NN6D0 INT_L_X36Y190/NN6E0 INT_L_X36Y190/NN6END_S1_0 INT_L_X36Y191/IMUX_L14 INT_L_X36Y191/NL1BEG_N3 INT_L_X36Y191/NN6END0 INT_R_X35Y185/SE2A0 INT_R_X35Y186/LOGIC_OUTS4 INT_R_X35Y186/SE2BEG0 VBRK_X89Y193/VBRK_SE2A0 
pips: CLBLM_L_X36Y191/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 DSP_R_X35Y185/DSP_R.DSP_1_P7->DSP_LOGIC_OUTS_B4_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X36Y185/INT_L.SE2END0->>NN6BEG0 INT_L_X36Y191/INT_L.NL1BEG_N3->>IMUX_L14 INT_L_X36Y191/INT_L.NN6END0->>NL1BEG_N3 INT_R_X35Y186/INT_R.LOGIC_OUTS4->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][12]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_82 - 
wires: CLBLM_L_X36Y191/CLBLM_BYP0 CLBLM_L_X36Y191/CLBLM_IMUX0 CLBLM_L_X36Y191/CLBLM_L_A3 CLBLM_L_X36Y191/CLBLM_L_AX CLBLM_L_X36Y191/CLBLM_NE2A0 DSP_R_X35Y190/DSP_1_P23 DSP_R_X35Y190/DSP_LOGIC_OUTS_B0_0 DSP_R_X35Y190/DSP_NE2A0_1 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS_B0 INT_INTERFACE_R_X35Y191/INT_INTERFACE_NE2A0 INT_L_X36Y190/NE2END_S3_0 INT_L_X36Y191/BYP_ALT0 INT_L_X36Y191/BYP_L0 INT_L_X36Y191/IMUX_L0 INT_L_X36Y191/NE2END0 INT_R_X35Y190/LOGIC_OUTS0 INT_R_X35Y190/NE2BEG0 INT_R_X35Y191/NE2A0 VBRK_X89Y199/VBRK_NE2A0 
pips: CLBLM_L_X36Y191/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y191/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 DSP_R_X35Y190/DSP_R.DSP_1_P23->DSP_LOGIC_OUTS_B0_0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B0->>INT_INTERFACE_LOGIC_OUTS0 INT_L_X36Y191/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y191/INT_L.NE2END0->>BYP_ALT0 INT_L_X36Y191/INT_L.NE2END0->>IMUX_L0 INT_R_X35Y190/INT_R.LOGIC_OUTS0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_99 - 
wires: CLBLM_L_X36Y186/CLBLM_NE4BEG2 CLBLM_L_X36Y191/CLBLM_IMUX3 CLBLM_L_X36Y191/CLBLM_L_A2 DSP_R_X35Y185/DSP_1_P6 DSP_R_X35Y185/DSP_LOGIC_OUTS_B6_1 DSP_R_X35Y185/DSP_NE4BEG2_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS_B6 INT_INTERFACE_R_X35Y186/INT_INTERFACE_NE4BEG2 INT_L_X36Y186/NE6A2 INT_L_X36Y187/NE6B2 INT_L_X36Y188/NE6C2 INT_L_X36Y189/NE6D2 INT_L_X36Y190/NE6E2 INT_L_X36Y191/IMUX_L3 INT_L_X36Y191/NW2END2 INT_R_X35Y186/LOGIC_OUTS6 INT_R_X35Y186/NE6BEG2 INT_R_X37Y190/NE6END2 INT_R_X37Y190/NW2BEG2 INT_R_X37Y191/NW2A2 VBRK_X89Y194/VBRK_NE4BEG2 
pips: CLBLM_L_X36Y191/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 DSP_R_X35Y185/DSP_R.DSP_1_P6->DSP_LOGIC_OUTS_B6_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X36Y191/INT_L.NW2END2->>IMUX_L3 INT_R_X35Y186/INT_R.LOGIC_OUTS6->>NE6BEG2 INT_R_X37Y190/INT_R.NE6END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][16]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_75 - 
wires: CLBLM_L_X36Y192/CLBLM_BYP7 CLBLM_L_X36Y192/CLBLM_EL1BEG1 CLBLM_L_X36Y192/CLBLM_ER1BEG3 CLBLM_L_X36Y192/CLBLM_IMUX41 CLBLM_L_X36Y192/CLBLM_L_D1 CLBLM_L_X36Y192/CLBLM_L_DX DSP_R_X35Y190/DSP_1_P30 DSP_R_X35Y190/DSP_EL1BEG1_2 DSP_R_X35Y190/DSP_ER1BEG3_2 DSP_R_X35Y190/DSP_LOGIC_OUTS_B2_2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X35Y192/INT_INTERFACE_ER1BEG3 INT_INTERFACE_R_X35Y192/INT_INTERFACE_LOGIC_OUTS2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_LOGIC_OUTS_B2 INT_L_X36Y192/BYP_ALT7 INT_L_X36Y192/BYP_L7 INT_L_X36Y192/EL1END1 INT_L_X36Y192/ER1END3 INT_L_X36Y192/IMUX_L41 INT_L_X36Y193/ER1END_N3_3 INT_R_X35Y192/EL1BEG1 INT_R_X35Y192/ER1BEG3 INT_R_X35Y192/LOGIC_OUTS2 VBRK_X89Y200/VBRK_EL1BEG1 VBRK_X89Y200/VBRK_ER1BEG3 
pips: CLBLM_L_X36Y192/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X36Y192/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 DSP_R_X35Y190/DSP_R.DSP_1_P30->DSP_LOGIC_OUTS_B2_2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B2->>INT_INTERFACE_LOGIC_OUTS2 INT_L_X36Y192/INT_L.BYP_ALT7->>BYP_L7 INT_L_X36Y192/INT_L.EL1END1->>IMUX_L41 INT_L_X36Y192/INT_L.ER1END3->>BYP_ALT7 INT_R_X35Y192/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X35Y192/INT_R.LOGIC_OUTS2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_92 - 
wires: CLBLM_L_X36Y188/CLBLM_NE4BEG1 CLBLM_L_X36Y192/CLBLM_IMUX36 CLBLM_L_X36Y192/CLBLM_L_D2 DSP_R_X35Y185/DSP_1_P13 DSP_R_X35Y185/DSP_LOGIC_OUTS_B1_3 DSP_R_X35Y185/DSP_NE4BEG1_3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y188/INT_INTERFACE_LOGIC_OUTS_B1 INT_INTERFACE_R_X35Y188/INT_INTERFACE_NE4BEG1 INT_L_X36Y188/NE6A1 INT_L_X36Y189/NE6B1 INT_L_X36Y190/NE6C1 INT_L_X36Y191/NE6D1 INT_L_X36Y192/IMUX_L36 INT_L_X36Y192/NE6E1 INT_L_X36Y192/WR1END2 INT_R_X35Y188/LOGIC_OUTS1 INT_R_X35Y188/NE6BEG1 INT_R_X37Y192/NE6END1 INT_R_X37Y192/WR1BEG2 VBRK_X89Y196/VBRK_NE4BEG1 
pips: CLBLM_L_X36Y192/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 DSP_R_X35Y185/DSP_R.DSP_1_P13->DSP_LOGIC_OUTS_B1_3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X36Y192/INT_L.WR1END2->>IMUX_L36 INT_R_X35Y188/INT_R.LOGIC_OUTS1->>NE6BEG1 INT_R_X37Y192/INT_R.NE6END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][16]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_76 - 
wires: CLBLM_L_X36Y192/CLBLM_BYP2 CLBLM_L_X36Y192/CLBLM_ER1BEG2 CLBLM_L_X36Y192/CLBLM_IMUX21 CLBLM_L_X36Y192/CLBLM_L_C4 CLBLM_L_X36Y192/CLBLM_L_CX DSP_R_X35Y190/DSP_1_P29 DSP_R_X35Y190/DSP_ER1BEG2_2 DSP_R_X35Y190/DSP_LOGIC_OUTS_B5_2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_LOGIC_OUTS5 INT_INTERFACE_R_X35Y192/INT_INTERFACE_LOGIC_OUTS_B5 INT_L_X36Y192/BYP_ALT2 INT_L_X36Y192/BYP_L2 INT_L_X36Y192/ER1END2 INT_L_X36Y192/IMUX_L21 INT_R_X35Y192/ER1BEG2 INT_R_X35Y192/LOGIC_OUTS5 VBRK_X89Y200/VBRK_ER1BEG2 
pips: CLBLM_L_X36Y192/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y192/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 DSP_R_X35Y190/DSP_R.DSP_1_P29->DSP_LOGIC_OUTS_B5_2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B5->>INT_INTERFACE_LOGIC_OUTS5 INT_L_X36Y192/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y192/INT_L.ER1END2->>BYP_ALT2 INT_L_X36Y192/INT_L.ER1END2->>IMUX_L21 INT_R_X35Y192/INT_R.LOGIC_OUTS5->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_93 - 
wires: CLBLM_L_X36Y188/CLBLM_NE4BEG3 CLBLM_L_X36Y192/CLBLM_IMUX34 CLBLM_L_X36Y192/CLBLM_L_C6 DSP_R_X35Y185/DSP_1_P12 DSP_R_X35Y185/DSP_LOGIC_OUTS_B3_3 DSP_R_X35Y185/DSP_NE4BEG3_3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_LOGIC_OUTS_B3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_NE4BEG3 INT_L_X36Y188/NE6A3 INT_L_X36Y189/NE6B3 INT_L_X36Y190/NE6C3 INT_L_X36Y191/NE6D3 INT_L_X36Y192/IMUX_L34 INT_L_X36Y192/NE6E3 INT_L_X36Y192/SR1BEG_S0 INT_L_X36Y192/WR1END_S1_0 INT_L_X36Y193/WR1END0 INT_R_X35Y188/LOGIC_OUTS3 INT_R_X35Y188/NE6BEG3 INT_R_X37Y192/NE6END3 INT_R_X37Y192/WR1BEG_S0 INT_R_X37Y193/WR1BEG0 VBRK_X89Y196/VBRK_NE4BEG3 
pips: CLBLM_L_X36Y192/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 DSP_R_X35Y185/DSP_R.DSP_1_P12->DSP_LOGIC_OUTS_B3_3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X36Y192/INT_L.SR1BEG_S0->>IMUX_L34 INT_L_X36Y192/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X35Y188/INT_R.LOGIC_OUTS3->>NE6BEG3 INT_R_X37Y192/INT_R.NE6END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][16]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_77 - 
wires: CLBLM_L_X36Y192/CLBLM_BYP5 CLBLM_L_X36Y192/CLBLM_EL1BEG2 CLBLM_L_X36Y192/CLBLM_IMUX13 CLBLM_L_X36Y192/CLBLM_L_B6 CLBLM_L_X36Y192/CLBLM_L_BX DSP_R_X35Y190/DSP_1_P28 DSP_R_X35Y190/DSP_EL1BEG2_2 DSP_R_X35Y190/DSP_LOGIC_OUTS_B7_2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_EL1BEG2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y192/INT_INTERFACE_LOGIC_OUTS_B7 INT_L_X36Y192/BYP_ALT5 INT_L_X36Y192/BYP_L5 INT_L_X36Y192/EL1END2 INT_L_X36Y192/IMUX_L13 INT_R_X35Y192/EL1BEG2 INT_R_X35Y192/LOGIC_OUTS7 VBRK_X89Y200/VBRK_EL1BEG2 
pips: CLBLM_L_X36Y192/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X36Y192/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 DSP_R_X35Y190/DSP_R.DSP_1_P28->DSP_LOGIC_OUTS_B7_2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X36Y192/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y192/INT_L.EL1END2->>BYP_ALT5 INT_L_X36Y192/INT_L.EL1END2->>IMUX_L13 INT_R_X35Y192/INT_R.LOGIC_OUTS7->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_94 - 
wires: CLBLM_L_X36Y187/CLBLM_NE4BEG0 CLBLM_L_X36Y192/CLBLM_IMUX16 CLBLM_L_X36Y192/CLBLM_L_B3 DSP_R_X35Y185/DSP_1_P11 DSP_R_X35Y185/DSP_LOGIC_OUTS_B4_2 DSP_R_X35Y185/DSP_NE4BEG0_2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y187/INT_INTERFACE_LOGIC_OUTS_B4 INT_INTERFACE_R_X35Y187/INT_INTERFACE_NE4BEG0 INT_L_X36Y187/NE6A0 INT_L_X36Y188/NE6B0 INT_L_X36Y189/NE6C0 INT_L_X36Y190/NE6D0 INT_L_X36Y191/NE6E0 INT_L_X36Y191/NW2END_S0_0 INT_L_X36Y192/IMUX_L16 INT_L_X36Y192/NW2END0 INT_R_X35Y187/LOGIC_OUTS4 INT_R_X35Y187/NE6BEG0 INT_R_X37Y191/NE6END0 INT_R_X37Y191/NW2BEG0 INT_R_X37Y192/NW2A0 VBRK_X89Y195/VBRK_NE4BEG0 
pips: CLBLM_L_X36Y192/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 DSP_R_X35Y185/DSP_R.DSP_1_P11->DSP_LOGIC_OUTS_B4_2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X36Y192/INT_L.NW2END0->>IMUX_L16 INT_R_X35Y187/INT_R.LOGIC_OUTS4->>NE6BEG0 INT_R_X37Y191/INT_R.NE6END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][16]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_78 - 
wires: CLBLM_L_X36Y192/CLBLM_BYP0 CLBLM_L_X36Y192/CLBLM_IMUX0 CLBLM_L_X36Y192/CLBLM_L_A3 CLBLM_L_X36Y192/CLBLM_L_AX CLBLM_L_X36Y192/CLBLM_NE2A0 DSP_R_X35Y190/DSP_1_P27 DSP_R_X35Y190/DSP_LOGIC_OUTS_B0_1 DSP_R_X35Y190/DSP_NE2A0_2 INT_INTERFACE_R_X35Y191/INT_INTERFACE_LOGIC_OUTS0 INT_INTERFACE_R_X35Y191/INT_INTERFACE_LOGIC_OUTS_B0 INT_INTERFACE_R_X35Y192/INT_INTERFACE_NE2A0 INT_L_X36Y191/NE2END_S3_0 INT_L_X36Y192/BYP_ALT0 INT_L_X36Y192/BYP_L0 INT_L_X36Y192/IMUX_L0 INT_L_X36Y192/NE2END0 INT_R_X35Y191/LOGIC_OUTS0 INT_R_X35Y191/NE2BEG0 INT_R_X35Y192/NE2A0 VBRK_X89Y200/VBRK_NE2A0 
pips: CLBLM_L_X36Y192/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y192/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 DSP_R_X35Y190/DSP_R.DSP_1_P27->DSP_LOGIC_OUTS_B0_1 INT_INTERFACE_R_X35Y191/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B0->>INT_INTERFACE_LOGIC_OUTS0 INT_L_X36Y192/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y192/INT_L.NE2END0->>BYP_ALT0 INT_L_X36Y192/INT_L.NE2END0->>IMUX_L0 INT_R_X35Y191/INT_R.LOGIC_OUTS0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_95 - 
wires: CLBLM_L_X36Y187/CLBLM_NE4BEG2 CLBLM_L_X36Y192/CLBLM_IMUX3 CLBLM_L_X36Y192/CLBLM_L_A2 DSP_R_X35Y185/DSP_1_P10 DSP_R_X35Y185/DSP_LOGIC_OUTS_B6_2 DSP_R_X35Y185/DSP_NE4BEG2_2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y187/INT_INTERFACE_LOGIC_OUTS_B6 INT_INTERFACE_R_X35Y187/INT_INTERFACE_NE4BEG2 INT_L_X36Y187/NE6A2 INT_L_X36Y188/NE6B2 INT_L_X36Y189/NE6C2 INT_L_X36Y190/NE6D2 INT_L_X36Y191/NE6E2 INT_L_X36Y192/IMUX_L3 INT_L_X36Y192/NW2END2 INT_R_X35Y187/LOGIC_OUTS6 INT_R_X35Y187/NE6BEG2 INT_R_X37Y191/NE6END2 INT_R_X37Y191/NW2BEG2 INT_R_X37Y192/NW2A2 VBRK_X89Y195/VBRK_NE4BEG2 
pips: CLBLM_L_X36Y192/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 DSP_R_X35Y185/DSP_R.DSP_1_P10->DSP_LOGIC_OUTS_B6_2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X36Y192/INT_L.NW2END2->>IMUX_L3 INT_R_X35Y187/INT_R.LOGIC_OUTS6->>NE6BEG2 INT_R_X37Y191/INT_R.NE6END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][20]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_71 - 
wires: CLBLM_L_X36Y193/CLBLM_BYP7 CLBLM_L_X36Y193/CLBLM_EL1BEG1 CLBLM_L_X36Y193/CLBLM_ER1BEG3 CLBLM_L_X36Y193/CLBLM_IMUX41 CLBLM_L_X36Y193/CLBLM_L_D1 CLBLM_L_X36Y193/CLBLM_L_DX DSP_R_X35Y190/DSP_1_P34 DSP_R_X35Y190/DSP_EL1BEG1_3 DSP_R_X35Y190/DSP_ER1BEG3_3 DSP_R_X35Y190/DSP_LOGIC_OUTS_B2_3 INT_INTERFACE_R_X35Y193/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X35Y193/INT_INTERFACE_ER1BEG3 INT_INTERFACE_R_X35Y193/INT_INTERFACE_LOGIC_OUTS2 INT_INTERFACE_R_X35Y193/INT_INTERFACE_LOGIC_OUTS_B2 INT_L_X36Y193/BYP_ALT7 INT_L_X36Y193/BYP_L7 INT_L_X36Y193/EL1END1 INT_L_X36Y193/ER1END3 INT_L_X36Y193/IMUX_L41 INT_L_X36Y194/ER1END_N3_3 INT_R_X35Y193/EL1BEG1 INT_R_X35Y193/ER1BEG3 INT_R_X35Y193/LOGIC_OUTS2 VBRK_X89Y201/VBRK_EL1BEG1 VBRK_X89Y201/VBRK_ER1BEG3 
pips: CLBLM_L_X36Y193/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X36Y193/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 DSP_R_X35Y190/DSP_R.DSP_1_P34->DSP_LOGIC_OUTS_B2_3 INT_INTERFACE_R_X35Y193/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B2->>INT_INTERFACE_LOGIC_OUTS2 INT_L_X36Y193/INT_L.BYP_ALT7->>BYP_L7 INT_L_X36Y193/INT_L.EL1END1->>IMUX_L41 INT_L_X36Y193/INT_L.ER1END3->>BYP_ALT7 INT_R_X35Y193/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X35Y193/INT_R.LOGIC_OUTS2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_88 - 
wires: CLBLM_L_X36Y189/CLBLM_NE4BEG1 CLBLM_L_X36Y193/CLBLM_IMUX36 CLBLM_L_X36Y193/CLBLM_L_D2 DSP_R_X35Y185/DSP_1_P17 DSP_R_X35Y185/DSP_LOGIC_OUTS_B1_4 DSP_R_X35Y185/DSP_NE4BEG1_4 INT_INTERFACE_R_X35Y189/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y189/INT_INTERFACE_LOGIC_OUTS_B1 INT_INTERFACE_R_X35Y189/INT_INTERFACE_NE4BEG1 INT_L_X36Y189/NE6A1 INT_L_X36Y190/NE6B1 INT_L_X36Y191/NE6C1 INT_L_X36Y192/NE6D1 INT_L_X36Y193/IMUX_L36 INT_L_X36Y193/NE6E1 INT_L_X36Y193/WR1END2 INT_R_X35Y189/LOGIC_OUTS1 INT_R_X35Y189/NE6BEG1 INT_R_X37Y193/NE6END1 INT_R_X37Y193/WR1BEG2 VBRK_X89Y197/VBRK_NE4BEG1 
pips: CLBLM_L_X36Y193/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 DSP_R_X35Y185/DSP_R.DSP_1_P17->DSP_LOGIC_OUTS_B1_4 INT_INTERFACE_R_X35Y189/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X36Y193/INT_L.WR1END2->>IMUX_L36 INT_R_X35Y189/INT_R.LOGIC_OUTS1->>NE6BEG1 INT_R_X37Y193/INT_R.NE6END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][20]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_72 - 
wires: CLBLM_L_X36Y193/CLBLM_BYP2 CLBLM_L_X36Y193/CLBLM_ER1BEG2 CLBLM_L_X36Y193/CLBLM_IMUX21 CLBLM_L_X36Y193/CLBLM_L_C4 CLBLM_L_X36Y193/CLBLM_L_CX DSP_R_X35Y190/DSP_1_P33 DSP_R_X35Y190/DSP_ER1BEG2_3 DSP_R_X35Y190/DSP_LOGIC_OUTS_B5_3 INT_INTERFACE_R_X35Y193/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X35Y193/INT_INTERFACE_LOGIC_OUTS5 INT_INTERFACE_R_X35Y193/INT_INTERFACE_LOGIC_OUTS_B5 INT_L_X36Y193/BYP_ALT2 INT_L_X36Y193/BYP_L2 INT_L_X36Y193/ER1END2 INT_L_X36Y193/IMUX_L21 INT_R_X35Y193/ER1BEG2 INT_R_X35Y193/LOGIC_OUTS5 VBRK_X89Y201/VBRK_ER1BEG2 
pips: CLBLM_L_X36Y193/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y193/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 DSP_R_X35Y190/DSP_R.DSP_1_P33->DSP_LOGIC_OUTS_B5_3 INT_INTERFACE_R_X35Y193/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B5->>INT_INTERFACE_LOGIC_OUTS5 INT_L_X36Y193/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y193/INT_L.ER1END2->>BYP_ALT2 INT_L_X36Y193/INT_L.ER1END2->>IMUX_L21 INT_R_X35Y193/INT_R.LOGIC_OUTS5->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_89 - 
wires: CLBLM_L_X36Y189/CLBLM_NE4BEG3 CLBLM_L_X36Y193/CLBLM_IMUX34 CLBLM_L_X36Y193/CLBLM_L_C6 DSP_R_X35Y185/DSP_1_P16 DSP_R_X35Y185/DSP_LOGIC_OUTS_B3_4 DSP_R_X35Y185/DSP_NE4BEG3_4 INT_INTERFACE_R_X35Y189/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y189/INT_INTERFACE_LOGIC_OUTS_B3 INT_INTERFACE_R_X35Y189/INT_INTERFACE_NE4BEG3 INT_L_X36Y189/NE6A3 INT_L_X36Y190/NE6B3 INT_L_X36Y191/NE6C3 INT_L_X36Y192/NE6D3 INT_L_X36Y193/IMUX_L34 INT_L_X36Y193/NE6E3 INT_L_X36Y193/SR1BEG_S0 INT_L_X36Y193/WR1END_S1_0 INT_L_X36Y194/WR1END0 INT_R_X35Y189/LOGIC_OUTS3 INT_R_X35Y189/NE6BEG3 INT_R_X37Y193/NE6END3 INT_R_X37Y193/WR1BEG_S0 INT_R_X37Y194/WR1BEG0 VBRK_X89Y197/VBRK_NE4BEG3 
pips: CLBLM_L_X36Y193/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 DSP_R_X35Y185/DSP_R.DSP_1_P16->DSP_LOGIC_OUTS_B3_4 INT_INTERFACE_R_X35Y189/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X36Y193/INT_L.SR1BEG_S0->>IMUX_L34 INT_L_X36Y193/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X35Y189/INT_R.LOGIC_OUTS3->>NE6BEG3 INT_R_X37Y193/INT_R.NE6END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][20]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_73 - 
wires: CLBLM_L_X36Y193/CLBLM_BYP5 CLBLM_L_X36Y193/CLBLM_EL1BEG2 CLBLM_L_X36Y193/CLBLM_IMUX13 CLBLM_L_X36Y193/CLBLM_L_B6 CLBLM_L_X36Y193/CLBLM_L_BX DSP_R_X35Y190/DSP_1_P32 DSP_R_X35Y190/DSP_EL1BEG2_3 DSP_R_X35Y190/DSP_LOGIC_OUTS_B7_3 INT_INTERFACE_R_X35Y193/INT_INTERFACE_EL1BEG2 INT_INTERFACE_R_X35Y193/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y193/INT_INTERFACE_LOGIC_OUTS_B7 INT_L_X36Y193/BYP_ALT5 INT_L_X36Y193/BYP_L5 INT_L_X36Y193/EL1END2 INT_L_X36Y193/IMUX_L13 INT_R_X35Y193/EL1BEG2 INT_R_X35Y193/LOGIC_OUTS7 VBRK_X89Y201/VBRK_EL1BEG2 
pips: CLBLM_L_X36Y193/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X36Y193/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 DSP_R_X35Y190/DSP_R.DSP_1_P32->DSP_LOGIC_OUTS_B7_3 INT_INTERFACE_R_X35Y193/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X36Y193/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y193/INT_L.EL1END2->>BYP_ALT5 INT_L_X36Y193/INT_L.EL1END2->>IMUX_L13 INT_R_X35Y193/INT_R.LOGIC_OUTS7->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_90 - 
wires: CLBLM_L_X36Y188/CLBLM_NE4BEG0 CLBLM_L_X36Y193/CLBLM_IMUX16 CLBLM_L_X36Y193/CLBLM_L_B3 DSP_R_X35Y185/DSP_1_P15 DSP_R_X35Y185/DSP_LOGIC_OUTS_B4_3 DSP_R_X35Y185/DSP_NE4BEG0_3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y188/INT_INTERFACE_LOGIC_OUTS_B4 INT_INTERFACE_R_X35Y188/INT_INTERFACE_NE4BEG0 INT_L_X36Y188/NE6A0 INT_L_X36Y189/NE6B0 INT_L_X36Y190/NE6C0 INT_L_X36Y191/NE6D0 INT_L_X36Y192/NE6E0 INT_L_X36Y192/NW2END_S0_0 INT_L_X36Y193/IMUX_L16 INT_L_X36Y193/NW2END0 INT_R_X35Y188/LOGIC_OUTS4 INT_R_X35Y188/NE6BEG0 INT_R_X37Y192/NE6END0 INT_R_X37Y192/NW2BEG0 INT_R_X37Y193/NW2A0 VBRK_X89Y196/VBRK_NE4BEG0 
pips: CLBLM_L_X36Y193/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 DSP_R_X35Y185/DSP_R.DSP_1_P15->DSP_LOGIC_OUTS_B4_3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X36Y193/INT_L.NW2END0->>IMUX_L16 INT_R_X35Y188/INT_R.LOGIC_OUTS4->>NE6BEG0 INT_R_X37Y192/INT_R.NE6END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][20]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_74 - 
wires: CLBLM_L_X36Y193/CLBLM_BYP0 CLBLM_L_X36Y193/CLBLM_IMUX0 CLBLM_L_X36Y193/CLBLM_L_A3 CLBLM_L_X36Y193/CLBLM_L_AX CLBLM_L_X36Y193/CLBLM_NE2A0 DSP_R_X35Y190/DSP_1_P31 DSP_R_X35Y190/DSP_LOGIC_OUTS_B0_2 DSP_R_X35Y190/DSP_NE2A0_3 INT_INTERFACE_R_X35Y192/INT_INTERFACE_LOGIC_OUTS0 INT_INTERFACE_R_X35Y192/INT_INTERFACE_LOGIC_OUTS_B0 INT_INTERFACE_R_X35Y193/INT_INTERFACE_NE2A0 INT_L_X36Y192/NE2END_S3_0 INT_L_X36Y193/BYP_ALT0 INT_L_X36Y193/BYP_L0 INT_L_X36Y193/IMUX_L0 INT_L_X36Y193/NE2END0 INT_R_X35Y192/LOGIC_OUTS0 INT_R_X35Y192/NE2BEG0 INT_R_X35Y193/NE2A0 VBRK_X89Y201/VBRK_NE2A0 
pips: CLBLM_L_X36Y193/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y193/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 DSP_R_X35Y190/DSP_R.DSP_1_P31->DSP_LOGIC_OUTS_B0_2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B0->>INT_INTERFACE_LOGIC_OUTS0 INT_L_X36Y193/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y193/INT_L.NE2END0->>BYP_ALT0 INT_L_X36Y193/INT_L.NE2END0->>IMUX_L0 INT_R_X35Y192/INT_R.LOGIC_OUTS0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_91 - 
wires: CLBLM_L_X36Y188/CLBLM_NE4BEG2 CLBLM_L_X36Y193/CLBLM_IMUX3 CLBLM_L_X36Y193/CLBLM_L_A2 DSP_R_X35Y185/DSP_1_P14 DSP_R_X35Y185/DSP_LOGIC_OUTS_B6_3 DSP_R_X35Y185/DSP_NE4BEG2_3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y188/INT_INTERFACE_LOGIC_OUTS_B6 INT_INTERFACE_R_X35Y188/INT_INTERFACE_NE4BEG2 INT_L_X36Y188/NE6A2 INT_L_X36Y189/NE6B2 INT_L_X36Y190/NE6C2 INT_L_X36Y191/NE6D2 INT_L_X36Y192/NE6E2 INT_L_X36Y193/IMUX_L3 INT_L_X36Y193/NW2END2 INT_R_X35Y188/LOGIC_OUTS6 INT_R_X35Y188/NE6BEG2 INT_R_X37Y192/NE6END2 INT_R_X37Y192/NW2BEG2 INT_R_X37Y193/NW2A2 VBRK_X89Y196/VBRK_NE4BEG2 
pips: CLBLM_L_X36Y193/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 DSP_R_X35Y185/DSP_R.DSP_1_P14->DSP_LOGIC_OUTS_B6_3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X36Y193/INT_L.NW2END2->>IMUX_L3 INT_R_X35Y188/INT_R.LOGIC_OUTS6->>NE6BEG2 INT_R_X37Y192/INT_R.NE6END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][24]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_67 - 
wires: CLBLM_L_X36Y194/CLBLM_BYP7 CLBLM_L_X36Y194/CLBLM_ER1BEG3 CLBLM_L_X36Y194/CLBLM_IMUX39 CLBLM_L_X36Y194/CLBLM_L_D3 CLBLM_L_X36Y194/CLBLM_L_DX DSP_R_X35Y190/DSP_1_P38 DSP_R_X35Y190/DSP_ER1BEG3_4 DSP_R_X35Y190/DSP_LOGIC_OUTS_B2_4 INT_INTERFACE_R_X35Y194/INT_INTERFACE_ER1BEG3 INT_INTERFACE_R_X35Y194/INT_INTERFACE_LOGIC_OUTS2 INT_INTERFACE_R_X35Y194/INT_INTERFACE_LOGIC_OUTS_B2 INT_L_X36Y194/BYP_ALT7 INT_L_X36Y194/BYP_L7 INT_L_X36Y194/ER1END3 INT_L_X36Y194/IMUX_L39 INT_L_X36Y195/ER1END_N3_3 INT_R_X35Y194/ER1BEG3 INT_R_X35Y194/LOGIC_OUTS2 VBRK_X89Y202/VBRK_ER1BEG3 
pips: CLBLM_L_X36Y194/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X36Y194/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 DSP_R_X35Y190/DSP_R.DSP_1_P38->DSP_LOGIC_OUTS_B2_4 INT_INTERFACE_R_X35Y194/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B2->>INT_INTERFACE_LOGIC_OUTS2 INT_L_X36Y194/INT_L.BYP_ALT7->>BYP_L7 INT_L_X36Y194/INT_L.ER1END3->>BYP_ALT7 INT_L_X36Y194/INT_L.ER1END3->>IMUX_L39 INT_R_X35Y194/INT_R.LOGIC_OUTS2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_84 - 
wires: CLBLM_L_X36Y194/CLBLM_IMUX42 CLBLM_L_X36Y194/CLBLM_L_D6 CLBLM_L_X36Y194/CLBLM_NE2A1 DSP_R_X35Y185/DSP_1_P21 DSP_R_X35Y185/DSP_LOGIC_OUTS_B5_0 DSP_R_X35Y190/DSP_NE2A1_4 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS5 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS_B5 INT_INTERFACE_R_X35Y194/INT_INTERFACE_NE2A1 INT_L_X36Y194/IMUX_L42 INT_L_X36Y194/NE2END1 INT_R_X35Y185/LOGIC_OUTS5 INT_R_X35Y185/NN2BEG1 INT_R_X35Y186/NN2A1 INT_R_X35Y187/NN2END1 INT_R_X35Y187/NN6BEG1 INT_R_X35Y188/NN6A1 INT_R_X35Y189/NN6B1 INT_R_X35Y190/NN6C1 INT_R_X35Y191/NN6D1 INT_R_X35Y192/NN6E1 INT_R_X35Y193/NE2BEG1 INT_R_X35Y193/NN6END1 INT_R_X35Y194/NE2A1 VBRK_X89Y202/VBRK_NE2A1 
pips: CLBLM_L_X36Y194/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 DSP_R_X35Y185/DSP_R.DSP_1_P21->DSP_LOGIC_OUTS_B5_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B5->>INT_INTERFACE_LOGIC_OUTS5 INT_L_X36Y194/INT_L.NE2END1->>IMUX_L42 INT_R_X35Y185/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X35Y187/INT_R.NN2END1->>NN6BEG1 INT_R_X35Y193/INT_R.NN6END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][24]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_68 - 
wires: CLBLM_L_X36Y194/CLBLM_BYP2 CLBLM_L_X36Y194/CLBLM_ER1BEG1 CLBLM_L_X36Y194/CLBLM_IMUX20 CLBLM_L_X36Y194/CLBLM_L_C2 CLBLM_L_X36Y194/CLBLM_L_CX DSP_R_X35Y190/DSP_1_P37 DSP_R_X35Y190/DSP_ER1BEG1_4 DSP_R_X35Y190/DSP_LOGIC_OUTS_B0_4 INT_INTERFACE_R_X35Y194/INT_INTERFACE_ER1BEG1 INT_INTERFACE_R_X35Y194/INT_INTERFACE_LOGIC_OUTS0 INT_INTERFACE_R_X35Y194/INT_INTERFACE_LOGIC_OUTS_B0 INT_L_X36Y193/FAN_BOUNCE_S3_6 INT_L_X36Y194/BYP_ALT1 INT_L_X36Y194/BYP_ALT2 INT_L_X36Y194/BYP_BOUNCE1 INT_L_X36Y194/BYP_L2 INT_L_X36Y194/ER1END1 INT_L_X36Y194/FAN_ALT6 INT_L_X36Y194/FAN_BOUNCE6 INT_L_X36Y194/IMUX_L20 INT_R_X35Y194/ER1BEG1 INT_R_X35Y194/LOGIC_OUTS0 VBRK_X89Y202/VBRK_ER1BEG1 
pips: CLBLM_L_X36Y194/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y194/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 DSP_R_X35Y190/DSP_R.DSP_1_P37->DSP_LOGIC_OUTS_B0_4 INT_INTERFACE_R_X35Y194/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B0->>INT_INTERFACE_LOGIC_OUTS0 INT_L_X36Y194/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X36Y194/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y194/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X36Y194/INT_L.ER1END1->>FAN_ALT6 INT_L_X36Y194/INT_L.ER1END1->>IMUX_L20 INT_L_X36Y194/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X36Y194/INT_L.FAN_BOUNCE6->>BYP_ALT1 INT_R_X35Y194/INT_R.LOGIC_OUTS0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_85 - 
wires: CLBLM_L_X36Y194/CLBLM_IMUX23 CLBLM_L_X36Y194/CLBLM_L_C3 CLBLM_L_X36Y194/CLBLM_NE2A3 DSP_R_X35Y185/DSP_1_P20 DSP_R_X35Y185/DSP_LOGIC_OUTS_B7_0 DSP_R_X35Y190/DSP_NE2A3_4 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS_B7 INT_INTERFACE_R_X35Y194/INT_INTERFACE_NE2A3 INT_L_X36Y194/IMUX_L23 INT_L_X36Y194/NE2END3 INT_R_X35Y185/LOGIC_OUTS7 INT_R_X35Y185/NN2BEG3 INT_R_X35Y186/NN2A3 INT_R_X35Y187/NN2END3 INT_R_X35Y187/NN6BEG3 INT_R_X35Y188/NN6A3 INT_R_X35Y189/NN6B3 INT_R_X35Y190/NN6C3 INT_R_X35Y191/NN6D3 INT_R_X35Y192/NN6E3 INT_R_X35Y193/NE2BEG3 INT_R_X35Y193/NN6END3 INT_R_X35Y194/NE2A3 VBRK_X89Y202/VBRK_NE2A3 
pips: CLBLM_L_X36Y194/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 DSP_R_X35Y185/DSP_R.DSP_1_P20->DSP_LOGIC_OUTS_B7_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X36Y194/INT_L.NE2END3->>IMUX_L23 INT_R_X35Y185/INT_R.LOGIC_OUTS7->>NN2BEG3 INT_R_X35Y187/INT_R.NN2END3->>NN6BEG3 INT_R_X35Y193/INT_R.NN6END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][24]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_69 - 
wires: CLBLM_L_X36Y194/CLBLM_BYP5 CLBLM_L_X36Y194/CLBLM_IMUX14 CLBLM_L_X36Y194/CLBLM_L_B1 CLBLM_L_X36Y194/CLBLM_L_BX CLBLM_L_X36Y195/CLBLM_NE2A3 DSP_R_X35Y190/DSP_1_P36 DSP_R_X35Y190/DSP_LOGIC_OUTS_B7_4 DSP_R_X35Y195/DSP_NE2A3_0 INT_INTERFACE_R_X35Y194/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y194/INT_INTERFACE_LOGIC_OUTS_B7 INT_INTERFACE_R_X35Y195/INT_INTERFACE_NE2A3 INT_L_X36Y194/BYP_ALT5 INT_L_X36Y194/BYP_L5 INT_L_X36Y194/FAN_ALT3 INT_L_X36Y194/FAN_BOUNCE3 INT_L_X36Y194/IMUX_L14 INT_L_X36Y194/SL1END3 INT_L_X36Y195/NE2END3 INT_L_X36Y195/SL1BEG3 INT_R_X35Y194/LOGIC_OUTS7 INT_R_X35Y194/NE2BEG3 INT_R_X35Y195/NE2A3 VBRK_X89Y203/VBRK_NE2A3 
pips: CLBLM_L_X36Y194/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X36Y194/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 DSP_R_X35Y190/DSP_R.DSP_1_P36->DSP_LOGIC_OUTS_B7_4 INT_INTERFACE_R_X35Y194/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X36Y194/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y194/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X36Y194/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X36Y194/INT_L.SL1END3->>FAN_ALT3 INT_L_X36Y194/INT_L.SL1END3->>IMUX_L14 INT_L_X36Y195/INT_L.NE2END3->>SL1BEG3 INT_R_X35Y194/INT_R.LOGIC_OUTS7->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_86 - 
wires: CLBLM_L_X36Y189/CLBLM_NE4BEG0 CLBLM_L_X36Y194/CLBLM_IMUX16 CLBLM_L_X36Y194/CLBLM_L_B3 DSP_R_X35Y185/DSP_1_P19 DSP_R_X35Y185/DSP_LOGIC_OUTS_B4_4 DSP_R_X35Y185/DSP_NE4BEG0_4 INT_INTERFACE_R_X35Y189/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y189/INT_INTERFACE_LOGIC_OUTS_B4 INT_INTERFACE_R_X35Y189/INT_INTERFACE_NE4BEG0 INT_L_X36Y189/NE6A0 INT_L_X36Y190/NE6B0 INT_L_X36Y191/NE6C0 INT_L_X36Y192/NE6D0 INT_L_X36Y193/NE6E0 INT_L_X36Y193/NW2END_S0_0 INT_L_X36Y194/IMUX_L16 INT_L_X36Y194/NW2END0 INT_R_X35Y189/LOGIC_OUTS4 INT_R_X35Y189/NE6BEG0 INT_R_X37Y193/NE6END0 INT_R_X37Y193/NW2BEG0 INT_R_X37Y194/NW2A0 VBRK_X89Y197/VBRK_NE4BEG0 
pips: CLBLM_L_X36Y194/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 DSP_R_X35Y185/DSP_R.DSP_1_P19->DSP_LOGIC_OUTS_B4_4 INT_INTERFACE_R_X35Y189/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X36Y194/INT_L.NW2END0->>IMUX_L16 INT_R_X35Y189/INT_R.LOGIC_OUTS4->>NE6BEG0 INT_R_X37Y193/INT_R.NE6END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][24]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_70 - 
wires: CLBLM_L_X36Y194/CLBLM_BYP0 CLBLM_L_X36Y194/CLBLM_IMUX0 CLBLM_L_X36Y194/CLBLM_L_A3 CLBLM_L_X36Y194/CLBLM_L_AX CLBLM_L_X36Y194/CLBLM_NE2A0 DSP_R_X35Y190/DSP_1_P35 DSP_R_X35Y190/DSP_LOGIC_OUTS_B0_3 DSP_R_X35Y190/DSP_NE2A0_4 INT_INTERFACE_R_X35Y193/INT_INTERFACE_LOGIC_OUTS0 INT_INTERFACE_R_X35Y193/INT_INTERFACE_LOGIC_OUTS_B0 INT_INTERFACE_R_X35Y194/INT_INTERFACE_NE2A0 INT_L_X36Y193/NE2END_S3_0 INT_L_X36Y194/BYP_ALT0 INT_L_X36Y194/BYP_L0 INT_L_X36Y194/IMUX_L0 INT_L_X36Y194/NE2END0 INT_R_X35Y193/LOGIC_OUTS0 INT_R_X35Y193/NE2BEG0 INT_R_X35Y194/NE2A0 VBRK_X89Y202/VBRK_NE2A0 
pips: CLBLM_L_X36Y194/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y194/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 DSP_R_X35Y190/DSP_R.DSP_1_P35->DSP_LOGIC_OUTS_B0_3 INT_INTERFACE_R_X35Y193/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B0->>INT_INTERFACE_LOGIC_OUTS0 INT_L_X36Y194/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y194/INT_L.NE2END0->>BYP_ALT0 INT_L_X36Y194/INT_L.NE2END0->>IMUX_L0 INT_R_X35Y193/INT_R.LOGIC_OUTS0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_87 - 
wires: CLBLM_L_X36Y189/CLBLM_NE4BEG2 CLBLM_L_X36Y194/CLBLM_IMUX3 CLBLM_L_X36Y194/CLBLM_L_A2 DSP_R_X35Y185/DSP_1_P18 DSP_R_X35Y185/DSP_LOGIC_OUTS_B6_4 DSP_R_X35Y185/DSP_NE4BEG2_4 INT_INTERFACE_R_X35Y189/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y189/INT_INTERFACE_LOGIC_OUTS_B6 INT_INTERFACE_R_X35Y189/INT_INTERFACE_NE4BEG2 INT_L_X36Y189/NE6A2 INT_L_X36Y190/NE6B2 INT_L_X36Y191/NE6C2 INT_L_X36Y192/NE6D2 INT_L_X36Y193/NE6E2 INT_L_X36Y194/IMUX_L3 INT_L_X36Y194/NW2END2 INT_R_X35Y189/LOGIC_OUTS6 INT_R_X35Y189/NE6BEG2 INT_R_X37Y193/NE6END2 INT_R_X37Y193/NW2BEG2 INT_R_X37Y194/NW2A2 VBRK_X89Y197/VBRK_NE4BEG2 
pips: CLBLM_L_X36Y194/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 DSP_R_X35Y185/DSP_R.DSP_1_P18->DSP_LOGIC_OUTS_B6_4 INT_INTERFACE_R_X35Y189/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X36Y194/INT_L.NW2END2->>IMUX_L3 INT_R_X35Y189/INT_R.LOGIC_OUTS6->>NE6BEG2 INT_R_X37Y193/INT_R.NE6END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][28]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_63 - 
wires: CLBLM_L_X36Y190/CLBLM_NE4BEG2 CLBLM_L_X36Y195/CLBLM_BYP7 CLBLM_L_X36Y195/CLBLM_IMUX36 CLBLM_L_X36Y195/CLBLM_L_D2 CLBLM_L_X36Y195/CLBLM_L_DX DSP_R_X35Y190/DSP_1_P42 DSP_R_X35Y190/DSP_LOGIC_OUTS_B10_0 DSP_R_X35Y190/DSP_NE4BEG2_0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS10 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS_B10 INT_INTERFACE_R_X35Y190/INT_INTERFACE_NE4BEG2 INT_L_X36Y190/NE6A2 INT_L_X36Y191/NE6B2 INT_L_X36Y192/NE6C2 INT_L_X36Y193/NE6D2 INT_L_X36Y194/FAN_BOUNCE_S3_6 INT_L_X36Y194/NE6E2 INT_L_X36Y195/BYP_ALT1 INT_L_X36Y195/BYP_ALT7 INT_L_X36Y195/BYP_BOUNCE1 INT_L_X36Y195/BYP_L7 INT_L_X36Y195/FAN_ALT6 INT_L_X36Y195/FAN_BOUNCE6 INT_L_X36Y195/GFAN1 INT_L_X36Y195/IMUX_L36 INT_L_X36Y195/NW2END2 INT_R_X35Y190/LOGIC_OUTS10 INT_R_X35Y190/NE6BEG2 INT_R_X37Y194/NE6END2 INT_R_X37Y194/NW2BEG2 INT_R_X37Y195/NW2A2 VBRK_X89Y198/VBRK_NE4BEG2 
pips: CLBLM_L_X36Y195/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X36Y195/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 DSP_R_X35Y190/DSP_R.DSP_1_P42->DSP_LOGIC_OUTS_B10_0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B10->>INT_INTERFACE_LOGIC_OUTS10 INT_L_X36Y195/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X36Y195/INT_L.BYP_ALT7->>BYP_L7 INT_L_X36Y195/INT_L.BYP_BOUNCE1->>GFAN1 INT_L_X36Y195/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X36Y195/INT_L.FAN_BOUNCE6->>BYP_ALT1 INT_L_X36Y195/INT_L.GFAN1->>BYP_ALT7 INT_L_X36Y195/INT_L.NW2END2->>FAN_ALT6 INT_L_X36Y195/INT_L.NW2END2->>IMUX_L36 INT_R_X35Y190/INT_R.LOGIC_OUTS10->>NE6BEG2 INT_R_X37Y194/INT_R.NE6END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_80 - 
wires: CLBLM_L_X36Y193/CLBLM_NE2A1 CLBLM_L_X36Y195/CLBLM_IMUX41 CLBLM_L_X36Y195/CLBLM_L_D1 DSP_R_X35Y185/DSP_1_P25 DSP_R_X35Y185/DSP_LOGIC_OUTS_B5_1 DSP_R_X35Y190/DSP_NE2A1_3 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS5 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS_B5 INT_INTERFACE_R_X35Y193/INT_INTERFACE_NE2A1 INT_L_X36Y193/NE2END1 INT_L_X36Y193/NN2BEG1 INT_L_X36Y194/NN2A1 INT_L_X36Y195/IMUX_L41 INT_L_X36Y195/NN2END1 INT_R_X35Y186/LOGIC_OUTS5 INT_R_X35Y186/NN6BEG1 INT_R_X35Y187/NN6A1 INT_R_X35Y188/NN6B1 INT_R_X35Y189/NN6C1 INT_R_X35Y190/NN6D1 INT_R_X35Y191/NN6E1 INT_R_X35Y192/NE2BEG1 INT_R_X35Y192/NN6END1 INT_R_X35Y193/NE2A1 VBRK_X89Y201/VBRK_NE2A1 
pips: CLBLM_L_X36Y195/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 DSP_R_X35Y185/DSP_R.DSP_1_P25->DSP_LOGIC_OUTS_B5_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B5->>INT_INTERFACE_LOGIC_OUTS5 INT_L_X36Y193/INT_L.NE2END1->>NN2BEG1 INT_L_X36Y195/INT_L.NN2END1->>IMUX_L41 INT_R_X35Y186/INT_R.LOGIC_OUTS5->>NN6BEG1 INT_R_X35Y192/INT_R.NN6END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][28]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_64 - 
wires: CLBLM_L_X34Y194/CLBLM_NW4END3 CLBLM_L_X34Y195/CLBLM_NE2A3 CLBLM_L_X36Y195/CLBLM_BYP2 CLBLM_L_X36Y195/CLBLM_EE2A3 CLBLM_L_X36Y195/CLBLM_IMUX30 CLBLM_L_X36Y195/CLBLM_L_C5 CLBLM_L_X36Y195/CLBLM_L_CX CLBLM_R_X33Y194/CLBLM_NW4END3 CLBLM_R_X33Y195/CLBLM_NE2A3 DSP_R_X35Y190/DSP_1_P41 DSP_R_X35Y190/DSP_LOGIC_OUTS_B11_0 DSP_R_X35Y195/DSP_EE2A3_0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS11 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS_B11 INT_INTERFACE_R_X35Y195/INT_INTERFACE_EE2A3 INT_L_X34Y190/NW6A3 INT_L_X34Y191/NW6B3 INT_L_X34Y192/NW6C3 INT_L_X34Y193/NW6D3 INT_L_X34Y194/NW6E3 INT_L_X34Y195/EE2BEG3 INT_L_X34Y195/NE2END3 INT_L_X36Y195/BYP_ALT2 INT_L_X36Y195/BYP_L2 INT_L_X36Y195/EE2END3 INT_L_X36Y195/FAN_ALT1 INT_L_X36Y195/FAN_BOUNCE1 INT_L_X36Y195/IMUX_L30 INT_R_X33Y194/NE2BEG3 INT_R_X33Y194/NW6END3 INT_R_X33Y195/NE2A3 INT_R_X35Y190/LOGIC_OUTS11 INT_R_X35Y190/NW6BEG3 INT_R_X35Y195/EE2A3 VBRK_X89Y203/VBRK_EE2A3 
pips: CLBLM_L_X36Y195/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y195/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 DSP_R_X35Y190/DSP_R.DSP_1_P41->DSP_LOGIC_OUTS_B11_0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B11->>INT_INTERFACE_LOGIC_OUTS11 INT_L_X34Y195/INT_L.NE2END3->>EE2BEG3 INT_L_X36Y195/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y195/INT_L.EE2END3->>FAN_ALT1 INT_L_X36Y195/INT_L.EE2END3->>IMUX_L30 INT_L_X36Y195/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X36Y195/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_R_X33Y194/INT_R.NW6END3->>NE2BEG3 INT_R_X35Y190/INT_R.LOGIC_OUTS11->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_81 - 
wires: CLBLM_L_X36Y187/CLBLM_NE2A3 CLBLM_L_X36Y195/CLBLM_IMUX23 CLBLM_L_X36Y195/CLBLM_L_C3 DSP_R_X35Y185/DSP_1_P24 DSP_R_X35Y185/DSP_LOGIC_OUTS_B7_1 DSP_R_X35Y185/DSP_NE2A3_2 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS_B7 INT_INTERFACE_R_X35Y187/INT_INTERFACE_NE2A3 INT_L_X36Y187/NE2END3 INT_L_X36Y187/NN6BEG3 INT_L_X36Y188/NN6A3 INT_L_X36Y189/NN6B3 INT_L_X36Y190/NN6C3 INT_L_X36Y191/NN6D3 INT_L_X36Y192/NN6E3 INT_L_X36Y193/NN2BEG3 INT_L_X36Y193/NN6END3 INT_L_X36Y194/NN2A3 INT_L_X36Y195/IMUX_L23 INT_L_X36Y195/NN2END3 INT_R_X35Y186/LOGIC_OUTS7 INT_R_X35Y186/NE2BEG3 INT_R_X35Y187/NE2A3 VBRK_X89Y195/VBRK_NE2A3 
pips: CLBLM_L_X36Y195/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 DSP_R_X35Y185/DSP_R.DSP_1_P24->DSP_LOGIC_OUTS_B7_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X36Y187/INT_L.NE2END3->>NN6BEG3 INT_L_X36Y193/INT_L.NN6END3->>NN2BEG3 INT_L_X36Y195/INT_L.NN2END3->>IMUX_L23 INT_R_X35Y186/INT_R.LOGIC_OUTS7->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][28]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_65 - 
wires: CLBLM_L_X36Y190/CLBLM_NE4BEG3 CLBLM_L_X36Y195/CLBLM_BYP5 CLBLM_L_X36Y195/CLBLM_IMUX16 CLBLM_L_X36Y195/CLBLM_L_B3 CLBLM_L_X36Y195/CLBLM_L_BX DSP_R_X35Y190/DSP_1_P40 DSP_R_X35Y190/DSP_LOGIC_OUTS_B15_0 DSP_R_X35Y190/DSP_NE4BEG3_0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS15 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS_B15 INT_INTERFACE_R_X35Y190/INT_INTERFACE_NE4BEG3 INT_L_X36Y190/NE6A3 INT_L_X36Y191/NE6B3 INT_L_X36Y192/NE6C3 INT_L_X36Y193/NE6D3 INT_L_X36Y194/NE6E3 INT_L_X36Y194/WR1END_S1_0 INT_L_X36Y195/BYP_ALT5 INT_L_X36Y195/BYP_L5 INT_L_X36Y195/FAN_ALT5 INT_L_X36Y195/FAN_BOUNCE5 INT_L_X36Y195/IMUX_L16 INT_L_X36Y195/NW2END3 INT_L_X36Y195/WR1END0 INT_R_X35Y190/LOGIC_OUTS15 INT_R_X35Y190/NE6BEG3 INT_R_X37Y194/NE6END3 INT_R_X37Y194/NW2BEG3 INT_R_X37Y194/WR1BEG_S0 INT_R_X37Y195/NW2A3 INT_R_X37Y195/WR1BEG0 VBRK_X89Y198/VBRK_NE4BEG3 
pips: CLBLM_L_X36Y195/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X36Y195/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 DSP_R_X35Y190/DSP_R.DSP_1_P40->DSP_LOGIC_OUTS_B15_0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B15->>INT_INTERFACE_LOGIC_OUTS15 INT_L_X36Y195/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y195/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X36Y195/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X36Y195/INT_L.NW2END3->>FAN_ALT5 INT_L_X36Y195/INT_L.WR1END0->>IMUX_L16 INT_R_X35Y190/INT_R.LOGIC_OUTS15->>NE6BEG3 INT_R_X37Y194/INT_R.NE6END3->>NW2BEG3 INT_R_X37Y194/INT_R.NE6END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_82 - 
wires: CLBLM_L_X36Y185/CLBLM_NE4BEG0 CLBLM_L_X36Y195/CLBLM_IMUX19 CLBLM_L_X36Y195/CLBLM_L_B2 DSP_R_X35Y185/DSP_1_P23 DSP_R_X35Y185/DSP_LOGIC_OUTS_B0_0 DSP_R_X35Y185/DSP_NE4BEG0_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS_B0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_NE4BEG0 INT_L_X36Y185/NE6A0 INT_L_X36Y186/NE6B0 INT_L_X36Y187/NE6C0 INT_L_X36Y188/NE6D0 INT_L_X36Y189/NE6E0 INT_L_X36Y195/IMUX_L19 INT_L_X36Y195/WR1END1 INT_R_X35Y185/LOGIC_OUTS0 INT_R_X35Y185/NE6BEG0 INT_R_X37Y189/NE6END0 INT_R_X37Y189/NN6BEG0 INT_R_X37Y190/NN6A0 INT_R_X37Y191/NN6B0 INT_R_X37Y192/NN6C0 INT_R_X37Y193/NN6D0 INT_R_X37Y194/NN6E0 INT_R_X37Y194/NN6END_S1_0 INT_R_X37Y195/NN6END0 INT_R_X37Y195/WR1BEG1 VBRK_X89Y193/VBRK_NE4BEG0 
pips: CLBLM_L_X36Y195/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 DSP_R_X35Y185/DSP_R.DSP_1_P23->DSP_LOGIC_OUTS_B0_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B0->>INT_INTERFACE_LOGIC_OUTS0 INT_L_X36Y195/INT_L.WR1END1->>IMUX_L19 INT_R_X35Y185/INT_R.LOGIC_OUTS0->>NE6BEG0 INT_R_X37Y189/INT_R.NE6END0->>NN6BEG0 INT_R_X37Y195/INT_R.NN6END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][28]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_66 - 
wires: CLBLM_L_X36Y195/CLBLM_BYP0 CLBLM_L_X36Y195/CLBLM_IMUX10 CLBLM_L_X36Y195/CLBLM_L_A4 CLBLM_L_X36Y195/CLBLM_L_AX CLBLM_L_X36Y195/CLBLM_NE2A1 DSP_R_X35Y190/DSP_1_P39 DSP_R_X35Y190/DSP_LOGIC_OUTS_B5_4 DSP_R_X35Y195/DSP_NE2A1_0 INT_INTERFACE_R_X35Y194/INT_INTERFACE_LOGIC_OUTS5 INT_INTERFACE_R_X35Y194/INT_INTERFACE_LOGIC_OUTS_B5 INT_INTERFACE_R_X35Y195/INT_INTERFACE_NE2A1 INT_L_X36Y194/FAN_BOUNCE_S3_2 INT_L_X36Y195/BYP_ALT0 INT_L_X36Y195/BYP_L0 INT_L_X36Y195/FAN_ALT2 INT_L_X36Y195/FAN_BOUNCE2 INT_L_X36Y195/IMUX_L10 INT_L_X36Y195/NE2END1 INT_R_X35Y194/LOGIC_OUTS5 INT_R_X35Y194/NE2BEG1 INT_R_X35Y195/NE2A1 VBRK_X89Y203/VBRK_NE2A1 
pips: CLBLM_L_X36Y195/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y195/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 DSP_R_X35Y190/DSP_R.DSP_1_P39->DSP_LOGIC_OUTS_B5_4 INT_INTERFACE_R_X35Y194/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B5->>INT_INTERFACE_LOGIC_OUTS5 INT_L_X36Y195/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y195/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X36Y195/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X36Y195/INT_L.NE2END1->>FAN_ALT2 INT_L_X36Y195/INT_L.NE2END1->>IMUX_L10 INT_R_X35Y194/INT_R.LOGIC_OUTS5->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_83 - 
wires: CLBLM_L_X36Y191/CLBLM_NE4BEG2 CLBLM_L_X36Y195/CLBLM_IMUX6 CLBLM_L_X36Y195/CLBLM_L_A1 DSP_R_X35Y185/DSP_1_P22 DSP_R_X35Y185/DSP_LOGIC_OUTS_B2_0 DSP_R_X35Y190/DSP_NE4BEG2_1 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS2 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS_B2 INT_INTERFACE_R_X35Y191/INT_INTERFACE_NE4BEG2 INT_L_X36Y191/NE6A2 INT_L_X36Y192/NE6B2 INT_L_X36Y193/NE6C2 INT_L_X36Y194/NE6D2 INT_L_X36Y195/IMUX_L6 INT_L_X36Y195/NE6E2 INT_L_X36Y195/WR1END3 INT_R_X35Y185/LOGIC_OUTS2 INT_R_X35Y185/NN6BEG2 INT_R_X35Y186/NN6A2 INT_R_X35Y187/NN6B2 INT_R_X35Y188/NN6C2 INT_R_X35Y189/NN6D2 INT_R_X35Y190/NN6E2 INT_R_X35Y191/NE6BEG2 INT_R_X35Y191/NN6END2 INT_R_X37Y195/NE6END2 INT_R_X37Y195/WR1BEG3 VBRK_X89Y199/VBRK_NE4BEG2 
pips: CLBLM_L_X36Y195/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 DSP_R_X35Y185/DSP_R.DSP_1_P22->DSP_LOGIC_OUTS_B2_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B2->>INT_INTERFACE_LOGIC_OUTS2 INT_L_X36Y195/INT_L.WR1END3->>IMUX_L6 INT_R_X35Y185/INT_R.LOGIC_OUTS2->>NN6BEG2 INT_R_X35Y191/INT_R.NN6END2->>NE6BEG2 INT_R_X37Y195/INT_R.NE6END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][31]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_60 - 
wires: CLBLM_L_X36Y195/CLBLM_ER1BEG0 CLBLM_L_X36Y196/CLBLM_IMUX33 CLBLM_L_X36Y196/CLBLM_L_C1 DSP_R_X35Y190/DSP_1_P45 DSP_R_X35Y190/DSP_LOGIC_OUTS_B11_4 DSP_R_X35Y195/DSP_ER1BEG0_0 INT_INTERFACE_R_X35Y194/INT_INTERFACE_LOGIC_OUTS11 INT_INTERFACE_R_X35Y194/INT_INTERFACE_LOGIC_OUTS_B11 INT_INTERFACE_R_X35Y195/INT_INTERFACE_ER1BEG0 INT_L_X36Y195/ER1END0 INT_L_X36Y195/NR1BEG0 INT_L_X36Y196/IMUX_L33 INT_L_X36Y196/NR1END0 INT_R_X35Y194/ER1BEG_S0 INT_R_X35Y194/LOGIC_OUTS11 INT_R_X35Y195/ER1BEG0 VBRK_X89Y203/VBRK_ER1BEG0 
pips: CLBLM_L_X36Y196/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 DSP_R_X35Y190/DSP_R.DSP_1_P45->DSP_LOGIC_OUTS_B11_4 INT_INTERFACE_R_X35Y194/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B11->>INT_INTERFACE_LOGIC_OUTS11 INT_L_X36Y195/INT_L.ER1END0->>NR1BEG0 INT_L_X36Y196/INT_L.NR1END0->>IMUX_L33 INT_R_X35Y194/INT_R.LOGIC_OUTS11->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__0_n_77 - 
wires: CLBLM_L_X36Y188/CLBLM_NE2A3 CLBLM_L_X36Y196/CLBLM_IMUX23 CLBLM_L_X36Y196/CLBLM_L_C3 DSP_R_X35Y185/DSP_1_P28 DSP_R_X35Y185/DSP_LOGIC_OUTS_B7_2 DSP_R_X35Y185/DSP_NE2A3_3 INT_INTERFACE_R_X35Y187/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y187/INT_INTERFACE_LOGIC_OUTS_B7 INT_INTERFACE_R_X35Y188/INT_INTERFACE_NE2A3 INT_L_X36Y188/NE2END3 INT_L_X36Y188/NN6BEG3 INT_L_X36Y189/NN6A3 INT_L_X36Y190/NN6B3 INT_L_X36Y191/NN6C3 INT_L_X36Y192/NN6D3 INT_L_X36Y193/NN6E3 INT_L_X36Y194/NN2BEG3 INT_L_X36Y194/NN6END3 INT_L_X36Y195/NN2A3 INT_L_X36Y196/IMUX_L23 INT_L_X36Y196/NN2END3 INT_R_X35Y187/LOGIC_OUTS7 INT_R_X35Y187/NE2BEG3 INT_R_X35Y188/NE2A3 VBRK_X89Y196/VBRK_NE2A3 
pips: CLBLM_L_X36Y196/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 DSP_R_X35Y185/DSP_R.DSP_1_P28->DSP_LOGIC_OUTS_B7_2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X36Y188/INT_L.NE2END3->>NN6BEG3 INT_L_X36Y194/INT_L.NN6END3->>NN2BEG3 INT_L_X36Y196/INT_L.NN2END3->>IMUX_L23 INT_R_X35Y187/INT_R.LOGIC_OUTS7->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][31]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_61 - 
wires: CLBLM_L_X36Y195/CLBLM_NE2A0 CLBLM_L_X36Y196/CLBLM_BYP5 CLBLM_L_X36Y196/CLBLM_IMUX19 CLBLM_L_X36Y196/CLBLM_L_B2 CLBLM_L_X36Y196/CLBLM_L_BX DSP_R_X35Y190/DSP_1_P44 DSP_R_X35Y190/DSP_LOGIC_OUTS_B12_4 DSP_R_X35Y195/DSP_NE2A0_0 INT_INTERFACE_R_X35Y194/INT_INTERFACE_LOGIC_OUTS12 INT_INTERFACE_R_X35Y194/INT_INTERFACE_LOGIC_OUTS_B12 INT_INTERFACE_R_X35Y195/INT_INTERFACE_NE2A0 INT_L_X36Y194/NE2END_S3_0 INT_L_X36Y195/NE2END0 INT_L_X36Y195/NL1BEG2 INT_L_X36Y195/NL1BEG_N3 INT_L_X36Y196/BYP_ALT5 INT_L_X36Y196/BYP_L5 INT_L_X36Y196/IMUX_L19 INT_L_X36Y196/NL1END2 INT_R_X35Y194/LOGIC_OUTS12 INT_R_X35Y194/NE2BEG0 INT_R_X35Y195/NE2A0 VBRK_X89Y203/VBRK_NE2A0 
pips: CLBLM_L_X36Y196/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X36Y196/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 DSP_R_X35Y190/DSP_R.DSP_1_P44->DSP_LOGIC_OUTS_B12_4 INT_INTERFACE_R_X35Y194/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B12->>INT_INTERFACE_LOGIC_OUTS12 INT_L_X36Y195/INT_L.NE2END0->>NL1BEG_N3 INT_L_X36Y195/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X36Y196/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y196/INT_L.NL1END2->>BYP_ALT5 INT_L_X36Y196/INT_L.NL1END2->>IMUX_L19 INT_R_X35Y194/INT_R.LOGIC_OUTS12->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_78 - 
wires: CLBLM_L_X36Y186/CLBLM_NE4BEG0 CLBLM_L_X36Y196/CLBLM_IMUX25 CLBLM_L_X36Y196/CLBLM_L_B5 DSP_R_X35Y185/DSP_1_P27 DSP_R_X35Y185/DSP_LOGIC_OUTS_B0_1 DSP_R_X35Y185/DSP_NE4BEG0_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS0 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS_B0 INT_INTERFACE_R_X35Y186/INT_INTERFACE_NE4BEG0 INT_L_X36Y186/NE6A0 INT_L_X36Y187/NE6B0 INT_L_X36Y188/NE6C0 INT_L_X36Y189/NE6D0 INT_L_X36Y190/NE6E0 INT_L_X36Y196/IMUX_L25 INT_L_X36Y196/WR1END1 INT_R_X35Y186/LOGIC_OUTS0 INT_R_X35Y186/NE6BEG0 INT_R_X37Y190/NE6END0 INT_R_X37Y190/NN6BEG0 INT_R_X37Y191/NN6A0 INT_R_X37Y192/NN6B0 INT_R_X37Y193/NN6C0 INT_R_X37Y194/NN6D0 INT_R_X37Y195/NN6E0 INT_R_X37Y195/NN6END_S1_0 INT_R_X37Y196/NN6END0 INT_R_X37Y196/WR1BEG1 VBRK_X89Y194/VBRK_NE4BEG0 
pips: CLBLM_L_X36Y196/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 DSP_R_X35Y185/DSP_R.DSP_1_P27->DSP_LOGIC_OUTS_B0_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B0->>INT_INTERFACE_LOGIC_OUTS0 INT_L_X36Y196/INT_L.WR1END1->>IMUX_L25 INT_R_X35Y186/INT_R.LOGIC_OUTS0->>NE6BEG0 INT_R_X37Y190/INT_R.NE6END0->>NN6BEG0 INT_R_X37Y196/INT_R.NN6END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][31]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_62 - 
wires: CLBLM_L_X36Y191/CLBLM_NE2A2 CLBLM_L_X36Y196/CLBLM_BYP0 CLBLM_L_X36Y196/CLBLM_IMUX5 CLBLM_L_X36Y196/CLBLM_L_A6 CLBLM_L_X36Y196/CLBLM_L_AX DSP_R_X35Y190/DSP_1_P43 DSP_R_X35Y190/DSP_LOGIC_OUTS_B14_0 DSP_R_X35Y190/DSP_NE2A2_1 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS14 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS_B14 INT_INTERFACE_R_X35Y191/INT_INTERFACE_NE2A2 INT_L_X36Y191/NE2END2 INT_L_X36Y191/NN6BEG2 INT_L_X36Y192/NN6A2 INT_L_X36Y193/NN6B2 INT_L_X36Y194/NN6C2 INT_L_X36Y195/NN6D2 INT_L_X36Y196/BYP_ALT0 INT_L_X36Y196/BYP_L0 INT_L_X36Y196/FAN_ALT5 INT_L_X36Y196/FAN_ALT7 INT_L_X36Y196/FAN_BOUNCE5 INT_L_X36Y196/FAN_BOUNCE7 INT_L_X36Y196/IMUX_L5 INT_L_X36Y196/NN6E2 INT_L_X36Y196/SR1END2 INT_L_X36Y197/NN6END2 INT_L_X36Y197/SR1BEG2 INT_R_X35Y190/LOGIC_OUTS14 INT_R_X35Y190/NE2BEG2 INT_R_X35Y191/NE2A2 VBRK_X89Y199/VBRK_NE2A2 
pips: CLBLM_L_X36Y196/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y196/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 DSP_R_X35Y190/DSP_R.DSP_1_P43->DSP_LOGIC_OUTS_B14_0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B14->>INT_INTERFACE_LOGIC_OUTS14 INT_L_X36Y191/INT_L.NE2END2->>NN6BEG2 INT_L_X36Y196/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y196/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X36Y196/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X36Y196/INT_L.FAN_BOUNCE5->>FAN_ALT7 INT_L_X36Y196/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X36Y196/INT_L.SR1END2->>FAN_ALT5 INT_L_X36Y196/INT_L.SR1END2->>IMUX_L5 INT_L_X36Y197/INT_L.NN6END2->>SR1BEG2 INT_R_X35Y190/INT_R.LOGIC_OUTS14->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_79 - 
wires: CLBLM_L_X36Y192/CLBLM_NE4BEG2 CLBLM_L_X36Y196/CLBLM_IMUX6 CLBLM_L_X36Y196/CLBLM_L_A1 DSP_R_X35Y185/DSP_1_P26 DSP_R_X35Y185/DSP_LOGIC_OUTS_B2_1 DSP_R_X35Y190/DSP_NE4BEG2_2 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS2 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS_B2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_NE4BEG2 INT_L_X36Y192/NE6A2 INT_L_X36Y193/NE6B2 INT_L_X36Y194/NE6C2 INT_L_X36Y195/NE6D2 INT_L_X36Y196/IMUX_L6 INT_L_X36Y196/NE6E2 INT_L_X36Y196/WR1END3 INT_R_X35Y186/LOGIC_OUTS2 INT_R_X35Y186/NN6BEG2 INT_R_X35Y187/NN6A2 INT_R_X35Y188/NN6B2 INT_R_X35Y189/NN6C2 INT_R_X35Y190/NN6D2 INT_R_X35Y191/NN6E2 INT_R_X35Y192/NE6BEG2 INT_R_X35Y192/NN6END2 INT_R_X37Y196/NE6END2 INT_R_X37Y196/WR1BEG3 VBRK_X89Y200/VBRK_NE4BEG2 
pips: CLBLM_L_X36Y196/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 DSP_R_X35Y185/DSP_R.DSP_1_P26->DSP_LOGIC_OUTS_B2_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B2->>INT_INTERFACE_LOGIC_OUTS2 INT_L_X36Y196/INT_L.WR1END3->>IMUX_L6 INT_R_X35Y186/INT_R.LOGIC_OUTS2->>NN6BEG2 INT_R_X35Y192/INT_R.NN6END2->>NE6BEG2 INT_R_X37Y196/INT_R.NE6END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][4]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_87 - 
wires: CLBLM_L_X36Y189/CLBLM_BYP7 CLBLM_L_X36Y189/CLBLM_IMUX39 CLBLM_L_X36Y189/CLBLM_L_D3 CLBLM_L_X36Y189/CLBLM_L_DX CLBLM_L_X36Y194/CLBLM_SE4BEG2 DSP_R_X35Y190/DSP_1_P18 DSP_R_X35Y190/DSP_LOGIC_OUTS_B6_4 DSP_R_X35Y190/DSP_SE4BEG2_4 INT_INTERFACE_R_X35Y194/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y194/INT_INTERFACE_LOGIC_OUTS_B6 INT_INTERFACE_R_X35Y194/INT_INTERFACE_SE4BEG2 INT_L_X36Y189/BYP_ALT3 INT_L_X36Y189/BYP_ALT6 INT_L_X36Y189/BYP_ALT7 INT_L_X36Y189/BYP_BOUNCE3 INT_L_X36Y189/BYP_BOUNCE6 INT_L_X36Y189/BYP_L7 INT_L_X36Y189/IMUX_L39 INT_L_X36Y189/SW2END2 INT_L_X36Y190/BYP_BOUNCE_N3_3 INT_L_X36Y190/BYP_BOUNCE_N3_6 INT_L_X36Y190/SE6E2 INT_L_X36Y191/SE6D2 INT_L_X36Y192/SE6C2 INT_L_X36Y193/SE6B2 INT_L_X36Y194/SE6A2 INT_R_X35Y194/LOGIC_OUTS6 INT_R_X35Y194/SE6BEG2 INT_R_X37Y189/SW2A2 INT_R_X37Y190/SE6END2 INT_R_X37Y190/SW2BEG2 VBRK_X89Y202/VBRK_SE4BEG2 
pips: CLBLM_L_X36Y189/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X36Y189/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 DSP_R_X35Y190/DSP_R.DSP_1_P18->DSP_LOGIC_OUTS_B6_4 INT_INTERFACE_R_X35Y194/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X36Y189/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X36Y189/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X36Y189/INT_L.BYP_ALT7->>BYP_L7 INT_L_X36Y189/INT_L.BYP_BOUNCE3->>BYP_ALT6 INT_L_X36Y189/INT_L.BYP_BOUNCE3->>IMUX_L39 INT_L_X36Y189/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X36Y189/INT_L.SW2END2->>BYP_ALT3 INT_R_X35Y194/INT_R.LOGIC_OUTS6->>SE6BEG2 INT_R_X37Y190/INT_R.SE6END2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_104 - 
wires: CLBLM_L_X36Y185/CLBLM_NE4BEG1 CLBLM_L_X36Y189/CLBLM_IMUX36 CLBLM_L_X36Y189/CLBLM_L_D2 DSP_R_X35Y185/DSP_1_P1 DSP_R_X35Y185/DSP_LOGIC_OUTS_B1_0 DSP_R_X35Y185/DSP_NE4BEG1_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS_B1 INT_INTERFACE_R_X35Y185/INT_INTERFACE_NE4BEG1 INT_L_X36Y185/NE6A1 INT_L_X36Y186/NE6B1 INT_L_X36Y187/NE6C1 INT_L_X36Y188/NE6D1 INT_L_X36Y189/IMUX_L36 INT_L_X36Y189/NE6E1 INT_L_X36Y189/WR1END2 INT_R_X35Y185/LOGIC_OUTS1 INT_R_X35Y185/NE6BEG1 INT_R_X37Y189/NE6END1 INT_R_X37Y189/WR1BEG2 VBRK_X89Y193/VBRK_NE4BEG1 
pips: CLBLM_L_X36Y189/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 DSP_R_X35Y185/DSP_R.DSP_1_P1->DSP_LOGIC_OUTS_B1_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X36Y189/INT_L.WR1END2->>IMUX_L36 INT_R_X35Y185/INT_R.LOGIC_OUTS1->>NE6BEG1 INT_R_X37Y189/INT_R.NE6END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][4]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_88 - 
wires: CLBLM_L_X36Y189/CLBLM_BYP2 CLBLM_L_X36Y189/CLBLM_IMUX20 CLBLM_L_X36Y189/CLBLM_L_C2 CLBLM_L_X36Y189/CLBLM_L_CX CLBLM_L_X36Y194/CLBLM_SE4BEG1 DSP_R_X35Y190/DSP_1_P17 DSP_R_X35Y190/DSP_LOGIC_OUTS_B1_4 DSP_R_X35Y190/DSP_SE4BEG1_4 INT_INTERFACE_R_X35Y194/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y194/INT_INTERFACE_LOGIC_OUTS_B1 INT_INTERFACE_R_X35Y194/INT_INTERFACE_SE4BEG1 INT_L_X36Y189/BYP_ALT2 INT_L_X36Y189/BYP_L2 INT_L_X36Y189/IMUX_L20 INT_L_X36Y189/SR1END1 INT_L_X36Y189/SW2END1 INT_L_X36Y190/SE6E1 INT_L_X36Y190/SR1BEG1 INT_L_X36Y190/WL1END0 INT_L_X36Y191/SE6D1 INT_L_X36Y192/SE6C1 INT_L_X36Y193/SE6B1 INT_L_X36Y194/SE6A1 INT_R_X35Y194/LOGIC_OUTS1 INT_R_X35Y194/SE6BEG1 INT_R_X37Y189/SW2A1 INT_R_X37Y190/SE6END1 INT_R_X37Y190/SW2BEG1 INT_R_X37Y190/WL1BEG0 VBRK_X89Y202/VBRK_SE4BEG1 
pips: CLBLM_L_X36Y189/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y189/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 DSP_R_X35Y190/DSP_R.DSP_1_P17->DSP_LOGIC_OUTS_B1_4 INT_INTERFACE_R_X35Y194/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X36Y189/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y189/INT_L.SR1END1->>BYP_ALT2 INT_L_X36Y189/INT_L.SW2END1->>IMUX_L20 INT_L_X36Y190/INT_L.WL1END0->>SR1BEG1 INT_R_X35Y194/INT_R.LOGIC_OUTS1->>SE6BEG1 INT_R_X37Y190/INT_R.SE6END1->>SW2BEG1 INT_R_X37Y190/INT_R.SE6END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_105 - 
wires: CLBLM_L_X36Y185/CLBLM_NE4BEG3 CLBLM_L_X36Y189/CLBLM_IMUX34 CLBLM_L_X36Y189/CLBLM_L_C6 DSP_R_X35Y185/DSP_1_P0 DSP_R_X35Y185/DSP_LOGIC_OUTS_B3_0 DSP_R_X35Y185/DSP_NE4BEG3_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS_B3 INT_INTERFACE_R_X35Y185/INT_INTERFACE_NE4BEG3 INT_L_X36Y185/NE6A3 INT_L_X36Y186/NE6B3 INT_L_X36Y187/NE6C3 INT_L_X36Y188/NE6D3 INT_L_X36Y189/IMUX_L34 INT_L_X36Y189/NE6E3 INT_L_X36Y189/SR1BEG_S0 INT_L_X36Y189/WR1END_S1_0 INT_L_X36Y190/WR1END0 INT_R_X35Y185/LOGIC_OUTS3 INT_R_X35Y185/NE6BEG3 INT_R_X37Y189/NE6END3 INT_R_X37Y189/WR1BEG_S0 INT_R_X37Y190/WR1BEG0 VBRK_X89Y193/VBRK_NE4BEG3 
pips: CLBLM_L_X36Y189/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 DSP_R_X35Y185/DSP_R.DSP_1_P0->DSP_LOGIC_OUTS_B3_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X36Y189/INT_L.SR1BEG_S0->>IMUX_L34 INT_L_X36Y189/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X35Y185/INT_R.LOGIC_OUTS3->>NE6BEG3 INT_R_X37Y189/INT_R.NE6END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][4]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_89 - 
wires: CLBLM_L_X36Y189/CLBLM_BYP5 CLBLM_L_X36Y189/CLBLM_ER1BEG0 CLBLM_L_X36Y189/CLBLM_IMUX25 CLBLM_L_X36Y189/CLBLM_L_B5 CLBLM_L_X36Y189/CLBLM_L_BX DSP_R_X35Y185/DSP_ER1BEG0_4 DSP_R_X35Y190/DSP_1_P16 DSP_R_X35Y190/DSP_LOGIC_OUTS_B3_4 INT_INTERFACE_R_X35Y189/INT_INTERFACE_ER1BEG0 INT_INTERFACE_R_X35Y194/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y194/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X36Y189/BYP_ALT1 INT_L_X36Y189/BYP_ALT5 INT_L_X36Y189/BYP_BOUNCE1 INT_L_X36Y189/BYP_L5 INT_L_X36Y189/ER1END0 INT_L_X36Y189/GFAN0 INT_L_X36Y189/IMUX_L25 INT_R_X35Y188/ER1BEG_S0 INT_R_X35Y188/SS6END3 INT_R_X35Y189/ER1BEG0 INT_R_X35Y189/SS6E3 INT_R_X35Y189/SS6END_N0_3 INT_R_X35Y190/SS6D3 INT_R_X35Y191/SS6C3 INT_R_X35Y192/SS6B3 INT_R_X35Y193/SS6A3 INT_R_X35Y194/LOGIC_OUTS3 INT_R_X35Y194/SS6BEG3 VBRK_X89Y197/VBRK_ER1BEG0 
pips: CLBLM_L_X36Y189/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X36Y189/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 DSP_R_X35Y190/DSP_R.DSP_1_P16->DSP_LOGIC_OUTS_B3_4 INT_INTERFACE_R_X35Y194/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X36Y189/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X36Y189/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y189/INT_L.BYP_BOUNCE1->>GFAN0 INT_L_X36Y189/INT_L.ER1END0->>BYP_ALT1 INT_L_X36Y189/INT_L.ER1END0->>IMUX_L25 INT_L_X36Y189/INT_L.GFAN0->>BYP_ALT5 INT_R_X35Y188/INT_R.SS6END3->>ER1BEG_S0 INT_R_X35Y194/INT_R.LOGIC_OUTS3->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_n_89 - 
wires: CLBLM_L_X36Y189/CLBLM_EL1BEG2 CLBLM_L_X36Y189/CLBLM_IMUX13 CLBLM_L_X36Y189/CLBLM_L_B6 DSP_R_X35Y185/DSP_0_P16 DSP_R_X35Y185/DSP_EL1BEG2_4 DSP_R_X35Y185/DSP_LOGIC_OUTS_B21_4 INT_INTERFACE_R_X35Y189/INT_INTERFACE_EL1BEG2 INT_INTERFACE_R_X35Y189/INT_INTERFACE_LOGIC_OUTS21 INT_INTERFACE_R_X35Y189/INT_INTERFACE_LOGIC_OUTS_B21 INT_L_X36Y189/EL1END2 INT_L_X36Y189/IMUX_L13 INT_R_X35Y189/EL1BEG2 INT_R_X35Y189/LOGIC_OUTS21 VBRK_X89Y197/VBRK_EL1BEG2 
pips: CLBLM_L_X36Y189/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 DSP_R_X35Y185/DSP_R.DSP_0_P16->DSP_LOGIC_OUTS_B21_4 INT_INTERFACE_R_X35Y189/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B21->>INT_INTERFACE_LOGIC_OUTS21 INT_L_X36Y189/INT_L.EL1END2->>IMUX_L13 INT_R_X35Y189/INT_R.LOGIC_OUTS21->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][4]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_90 - 
wires: CLBLM_L_X36Y189/CLBLM_BYP0 CLBLM_L_X36Y189/CLBLM_EL1BEG0 CLBLM_L_X36Y189/CLBLM_IMUX0 CLBLM_L_X36Y189/CLBLM_L_A3 CLBLM_L_X36Y189/CLBLM_L_AX CLBLM_L_X36Y189/CLBLM_NW2A1 CLBLM_L_X36Y193/CLBLM_SE4BEG0 DSP_R_X35Y185/DSP_EL1BEG0_4 DSP_R_X35Y185/DSP_NW2A1_4 DSP_R_X35Y190/DSP_1_P15 DSP_R_X35Y190/DSP_LOGIC_OUTS_B4_3 DSP_R_X35Y190/DSP_SE4BEG0_3 INT_INTERFACE_R_X35Y189/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X35Y189/INT_INTERFACE_NW2A1 INT_INTERFACE_R_X35Y193/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y193/INT_INTERFACE_LOGIC_OUTS_B4 INT_INTERFACE_R_X35Y193/INT_INTERFACE_SE4BEG0 INT_L_X36Y188/EL1END_S3_0 INT_L_X36Y188/NW2BEG1 INT_L_X36Y188/SW2END0 INT_L_X36Y188/WL1END3 INT_L_X36Y189/BYP_ALT0 INT_L_X36Y189/BYP_L0 INT_L_X36Y189/EL1END0 INT_L_X36Y189/IMUX_L0 INT_L_X36Y189/NW2A1 INT_L_X36Y189/SE6E0 INT_L_X36Y189/WL1END_N1_3 INT_L_X36Y190/SE6D0 INT_L_X36Y191/SE6C0 INT_L_X36Y192/SE6B0 INT_L_X36Y193/SE6A0 INT_R_X35Y189/EL1BEG0 INT_R_X35Y189/NW2END1 INT_R_X35Y193/LOGIC_OUTS4 INT_R_X35Y193/SE6BEG0 INT_R_X37Y188/SW2A0 INT_R_X37Y188/WL1BEG3 INT_R_X37Y189/SE6END0 INT_R_X37Y189/SW2BEG0 INT_R_X37Y189/WL1BEG_N3 VBRK_X89Y197/VBRK_EL1BEG0 VBRK_X89Y197/VBRK_NW2A1 VBRK_X89Y201/VBRK_SE4BEG0 
pips: CLBLM_L_X36Y189/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y189/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 DSP_R_X35Y190/DSP_R.DSP_1_P15->DSP_LOGIC_OUTS_B4_3 INT_INTERFACE_R_X35Y193/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X36Y188/INT_L.SW2END0->>NW2BEG1 INT_L_X36Y189/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y189/INT_L.EL1END0->>BYP_ALT0 INT_L_X36Y189/INT_L.WL1END_N1_3->>IMUX_L0 INT_R_X35Y189/INT_R.NW2END1->>EL1BEG0 INT_R_X35Y193/INT_R.LOGIC_OUTS4->>SE6BEG0 INT_R_X37Y189/INT_R.SE6END0->>SW2BEG0 INT_R_X37Y189/INT_R.SE6END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_n_90 - 
wires: CLBLM_L_X36Y189/CLBLM_IMUX9 CLBLM_L_X36Y189/CLBLM_L_A5 CLBLM_L_X36Y189/CLBLM_NE2A0 DSP_R_X35Y185/DSP_0_P15 DSP_R_X35Y185/DSP_LOGIC_OUTS_B18_3 DSP_R_X35Y185/DSP_NE2A0_4 INT_INTERFACE_R_X35Y188/INT_INTERFACE_LOGIC_OUTS18 INT_INTERFACE_R_X35Y188/INT_INTERFACE_LOGIC_OUTS_B18 INT_INTERFACE_R_X35Y189/INT_INTERFACE_NE2A0 INT_L_X36Y188/NE2END_S3_0 INT_L_X36Y189/IMUX_L9 INT_L_X36Y189/NE2END0 INT_R_X35Y188/LOGIC_OUTS18 INT_R_X35Y188/NE2BEG0 INT_R_X35Y189/NE2A0 VBRK_X89Y197/VBRK_NE2A0 
pips: CLBLM_L_X36Y189/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 DSP_R_X35Y185/DSP_R.DSP_0_P15->DSP_LOGIC_OUTS_B18_3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B18->>INT_INTERFACE_LOGIC_OUTS18 INT_L_X36Y189/INT_L.NE2END0->>IMUX_L9 INT_R_X35Y188/INT_R.LOGIC_OUTS18->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][8]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_83 - 
wires: CLBLM_L_X36Y190/CLBLM_BYP7 CLBLM_L_X36Y190/CLBLM_EL1BEG1 CLBLM_L_X36Y190/CLBLM_ER1BEG3 CLBLM_L_X36Y190/CLBLM_IMUX41 CLBLM_L_X36Y190/CLBLM_L_D1 CLBLM_L_X36Y190/CLBLM_L_DX DSP_R_X35Y190/DSP_1_P22 DSP_R_X35Y190/DSP_EL1BEG1_0 DSP_R_X35Y190/DSP_ER1BEG3_0 DSP_R_X35Y190/DSP_LOGIC_OUTS_B2_0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X35Y190/INT_INTERFACE_ER1BEG3 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS2 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS_B2 INT_L_X36Y190/BYP_ALT7 INT_L_X36Y190/BYP_L7 INT_L_X36Y190/EL1END1 INT_L_X36Y190/ER1END3 INT_L_X36Y190/IMUX_L41 INT_L_X36Y191/ER1END_N3_3 INT_R_X35Y190/EL1BEG1 INT_R_X35Y190/ER1BEG3 INT_R_X35Y190/LOGIC_OUTS2 VBRK_X89Y198/VBRK_EL1BEG1 VBRK_X89Y198/VBRK_ER1BEG3 
pips: CLBLM_L_X36Y190/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X36Y190/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 DSP_R_X35Y190/DSP_R.DSP_1_P22->DSP_LOGIC_OUTS_B2_0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B2->>INT_INTERFACE_LOGIC_OUTS2 INT_L_X36Y190/INT_L.BYP_ALT7->>BYP_L7 INT_L_X36Y190/INT_L.EL1END1->>IMUX_L41 INT_L_X36Y190/INT_L.ER1END3->>BYP_ALT7 INT_R_X35Y190/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X35Y190/INT_R.LOGIC_OUTS2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_100 - 
wires: CLBLM_L_X36Y186/CLBLM_NE4BEG1 CLBLM_L_X36Y190/CLBLM_IMUX36 CLBLM_L_X36Y190/CLBLM_L_D2 DSP_R_X35Y185/DSP_1_P5 DSP_R_X35Y185/DSP_LOGIC_OUTS_B1_1 DSP_R_X35Y185/DSP_NE4BEG1_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS_B1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_NE4BEG1 INT_L_X36Y186/NE6A1 INT_L_X36Y187/NE6B1 INT_L_X36Y188/NE6C1 INT_L_X36Y189/NE6D1 INT_L_X36Y190/IMUX_L36 INT_L_X36Y190/NE6E1 INT_L_X36Y190/WR1END2 INT_R_X35Y186/LOGIC_OUTS1 INT_R_X35Y186/NE6BEG1 INT_R_X37Y190/NE6END1 INT_R_X37Y190/WR1BEG2 VBRK_X89Y194/VBRK_NE4BEG1 
pips: CLBLM_L_X36Y190/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 DSP_R_X35Y185/DSP_R.DSP_1_P5->DSP_LOGIC_OUTS_B1_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X36Y190/INT_L.WR1END2->>IMUX_L36 INT_R_X35Y186/INT_R.LOGIC_OUTS1->>NE6BEG1 INT_R_X37Y190/INT_R.NE6END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][8]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_84 - 
wires: CLBLM_L_X36Y190/CLBLM_BYP2 CLBLM_L_X36Y190/CLBLM_ER1BEG2 CLBLM_L_X36Y190/CLBLM_IMUX21 CLBLM_L_X36Y190/CLBLM_L_C4 CLBLM_L_X36Y190/CLBLM_L_CX DSP_R_X35Y190/DSP_1_P21 DSP_R_X35Y190/DSP_ER1BEG2_0 DSP_R_X35Y190/DSP_LOGIC_OUTS_B5_0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS5 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS_B5 INT_L_X36Y190/BYP_ALT2 INT_L_X36Y190/BYP_L2 INT_L_X36Y190/ER1END2 INT_L_X36Y190/IMUX_L21 INT_R_X35Y190/ER1BEG2 INT_R_X35Y190/LOGIC_OUTS5 VBRK_X89Y198/VBRK_ER1BEG2 
pips: CLBLM_L_X36Y190/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y190/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 DSP_R_X35Y190/DSP_R.DSP_1_P21->DSP_LOGIC_OUTS_B5_0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B5->>INT_INTERFACE_LOGIC_OUTS5 INT_L_X36Y190/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y190/INT_L.ER1END2->>BYP_ALT2 INT_L_X36Y190/INT_L.ER1END2->>IMUX_L21 INT_R_X35Y190/INT_R.LOGIC_OUTS5->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_101 - 
wires: CLBLM_L_X36Y186/CLBLM_NE4BEG3 CLBLM_L_X36Y190/CLBLM_IMUX34 CLBLM_L_X36Y190/CLBLM_L_C6 DSP_R_X35Y185/DSP_1_P4 DSP_R_X35Y185/DSP_LOGIC_OUTS_B3_1 DSP_R_X35Y185/DSP_NE4BEG3_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y186/INT_INTERFACE_LOGIC_OUTS_B3 INT_INTERFACE_R_X35Y186/INT_INTERFACE_NE4BEG3 INT_L_X36Y186/NE6A3 INT_L_X36Y187/NE6B3 INT_L_X36Y188/NE6C3 INT_L_X36Y189/NE6D3 INT_L_X36Y190/IMUX_L34 INT_L_X36Y190/NE6E3 INT_L_X36Y190/SR1BEG_S0 INT_L_X36Y190/WR1END_S1_0 INT_L_X36Y191/WR1END0 INT_R_X35Y186/LOGIC_OUTS3 INT_R_X35Y186/NE6BEG3 INT_R_X37Y190/NE6END3 INT_R_X37Y190/WR1BEG_S0 INT_R_X37Y191/WR1BEG0 VBRK_X89Y194/VBRK_NE4BEG3 
pips: CLBLM_L_X36Y190/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 DSP_R_X35Y185/DSP_R.DSP_1_P4->DSP_LOGIC_OUTS_B3_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X36Y190/INT_L.SR1BEG_S0->>IMUX_L34 INT_L_X36Y190/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X35Y186/INT_R.LOGIC_OUTS3->>NE6BEG3 INT_R_X37Y190/INT_R.NE6END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][8]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_85 - 
wires: CLBLM_L_X36Y190/CLBLM_BYP5 CLBLM_L_X36Y190/CLBLM_EL1BEG2 CLBLM_L_X36Y190/CLBLM_IMUX13 CLBLM_L_X36Y190/CLBLM_L_B6 CLBLM_L_X36Y190/CLBLM_L_BX DSP_R_X35Y190/DSP_1_P20 DSP_R_X35Y190/DSP_EL1BEG2_0 DSP_R_X35Y190/DSP_LOGIC_OUTS_B7_0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_EL1BEG2 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y190/INT_INTERFACE_LOGIC_OUTS_B7 INT_L_X36Y190/BYP_ALT5 INT_L_X36Y190/BYP_L5 INT_L_X36Y190/EL1END2 INT_L_X36Y190/IMUX_L13 INT_R_X35Y190/EL1BEG2 INT_R_X35Y190/LOGIC_OUTS7 VBRK_X89Y198/VBRK_EL1BEG2 
pips: CLBLM_L_X36Y190/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X36Y190/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 DSP_R_X35Y190/DSP_R.DSP_1_P20->DSP_LOGIC_OUTS_B7_0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X36Y190/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y190/INT_L.EL1END2->>BYP_ALT5 INT_L_X36Y190/INT_L.EL1END2->>IMUX_L13 INT_R_X35Y190/INT_R.LOGIC_OUTS7->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_102 - 
wires: CLBLM_L_X36Y184/CLBLM_SE2A0 CLBLM_L_X36Y190/CLBLM_IMUX14 CLBLM_L_X36Y190/CLBLM_L_B1 DSP_R_X35Y180/DSP_SE2A0_4 DSP_R_X35Y185/DSP_1_P3 DSP_R_X35Y185/DSP_LOGIC_OUTS_B4_0 INT_INTERFACE_R_X35Y184/INT_INTERFACE_SE2A0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS_B4 INT_L_X36Y184/NN6BEG0 INT_L_X36Y184/SE2END0 INT_L_X36Y185/NN6A0 INT_L_X36Y186/NN6B0 INT_L_X36Y187/NN6C0 INT_L_X36Y188/NN6D0 INT_L_X36Y189/NN6E0 INT_L_X36Y189/NN6END_S1_0 INT_L_X36Y190/IMUX_L14 INT_L_X36Y190/NL1BEG_N3 INT_L_X36Y190/NN6END0 INT_R_X35Y184/SE2A0 INT_R_X35Y185/LOGIC_OUTS4 INT_R_X35Y185/SE2BEG0 VBRK_X89Y192/VBRK_SE2A0 
pips: CLBLM_L_X36Y190/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 DSP_R_X35Y185/DSP_R.DSP_1_P3->DSP_LOGIC_OUTS_B4_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X36Y184/INT_L.SE2END0->>NN6BEG0 INT_L_X36Y190/INT_L.NL1BEG_N3->>IMUX_L14 INT_L_X36Y190/INT_L.NN6END0->>NL1BEG_N3 INT_R_X35Y185/INT_R.LOGIC_OUTS4->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n[3][8]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__2_n_86 - 
wires: CLBLM_L_X36Y190/CLBLM_BYP0 CLBLM_L_X36Y190/CLBLM_EL1BEG0 CLBLM_L_X36Y190/CLBLM_IMUX0 CLBLM_L_X36Y190/CLBLM_L_A3 CLBLM_L_X36Y190/CLBLM_L_AX CLBLM_L_X36Y190/CLBLM_NW2A1 CLBLM_L_X36Y194/CLBLM_SE4BEG0 DSP_R_X35Y190/DSP_1_P19 DSP_R_X35Y190/DSP_EL1BEG0_0 DSP_R_X35Y190/DSP_LOGIC_OUTS_B4_4 DSP_R_X35Y190/DSP_NW2A1_0 DSP_R_X35Y190/DSP_SE4BEG0_4 INT_INTERFACE_R_X35Y190/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_NW2A1 INT_INTERFACE_R_X35Y194/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y194/INT_INTERFACE_LOGIC_OUTS_B4 INT_INTERFACE_R_X35Y194/INT_INTERFACE_SE4BEG0 INT_L_X36Y189/EL1END_S3_0 INT_L_X36Y189/NW2BEG1 INT_L_X36Y189/SW2END0 INT_L_X36Y189/WL1END3 INT_L_X36Y190/BYP_ALT0 INT_L_X36Y190/BYP_L0 INT_L_X36Y190/EL1END0 INT_L_X36Y190/IMUX_L0 INT_L_X36Y190/NW2A1 INT_L_X36Y190/SE6E0 INT_L_X36Y190/WL1END_N1_3 INT_L_X36Y191/SE6D0 INT_L_X36Y192/SE6C0 INT_L_X36Y193/SE6B0 INT_L_X36Y194/SE6A0 INT_R_X35Y190/EL1BEG0 INT_R_X35Y190/NW2END1 INT_R_X35Y194/LOGIC_OUTS4 INT_R_X35Y194/SE6BEG0 INT_R_X37Y189/SW2A0 INT_R_X37Y189/WL1BEG3 INT_R_X37Y190/SE6END0 INT_R_X37Y190/SW2BEG0 INT_R_X37Y190/WL1BEG_N3 VBRK_X89Y198/VBRK_EL1BEG0 VBRK_X89Y198/VBRK_NW2A1 VBRK_X89Y202/VBRK_SE4BEG0 
pips: CLBLM_L_X36Y190/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y190/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 DSP_R_X35Y190/DSP_R.DSP_1_P19->DSP_LOGIC_OUTS_B4_4 INT_INTERFACE_R_X35Y194/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X36Y189/INT_L.SW2END0->>NW2BEG1 INT_L_X36Y190/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y190/INT_L.EL1END0->>BYP_ALT0 INT_L_X36Y190/INT_L.WL1END_N1_3->>IMUX_L0 INT_R_X35Y190/INT_R.NW2END1->>EL1BEG0 INT_R_X35Y194/INT_R.LOGIC_OUTS4->>SE6BEG0 INT_R_X37Y190/INT_R.SE6END0->>SW2BEG0 INT_R_X37Y190/INT_R.SE6END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__0_n_103 - 
wires: CLBLM_L_X36Y185/CLBLM_NE4BEG2 CLBLM_L_X36Y190/CLBLM_IMUX3 CLBLM_L_X36Y190/CLBLM_L_A2 DSP_R_X35Y185/DSP_1_P2 DSP_R_X35Y185/DSP_LOGIC_OUTS_B6_0 DSP_R_X35Y185/DSP_NE4BEG2_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LOGIC_OUTS_B6 INT_INTERFACE_R_X35Y185/INT_INTERFACE_NE4BEG2 INT_L_X36Y185/NE6A2 INT_L_X36Y186/NE6B2 INT_L_X36Y187/NE6C2 INT_L_X36Y188/NE6D2 INT_L_X36Y189/NE6E2 INT_L_X36Y190/IMUX_L3 INT_L_X36Y190/NW2END2 INT_R_X35Y185/LOGIC_OUTS6 INT_R_X35Y185/NE6BEG2 INT_R_X37Y189/NE6END2 INT_R_X37Y189/NW2BEG2 INT_R_X37Y190/NW2A2 VBRK_X89Y193/VBRK_NE4BEG2 
pips: CLBLM_L_X36Y190/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 DSP_R_X35Y185/DSP_R.DSP_1_P2->DSP_LOGIC_OUTS_B6_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X36Y190/INT_L.NW2END2->>IMUX_L3 INT_R_X35Y185/INT_R.LOGIC_OUTS6->>NE6BEG2 INT_R_X37Y189/INT_R.NE6END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_106 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT47 DSP_R_X35Y170/DSP_1_PCIN47 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT47->DSP_1_PCIN47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_107 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT46 DSP_R_X35Y170/DSP_1_PCIN46 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT46->DSP_1_PCIN46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_108 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT45 DSP_R_X35Y170/DSP_1_PCIN45 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT45->DSP_1_PCIN45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_109 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT44 DSP_R_X35Y170/DSP_1_PCIN44 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT44->DSP_1_PCIN44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_110 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT43 DSP_R_X35Y170/DSP_1_PCIN43 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT43->DSP_1_PCIN43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_111 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT42 DSP_R_X35Y170/DSP_1_PCIN42 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT42->DSP_1_PCIN42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_112 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT41 DSP_R_X35Y170/DSP_1_PCIN41 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT41->DSP_1_PCIN41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_113 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT40 DSP_R_X35Y170/DSP_1_PCIN40 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT40->DSP_1_PCIN40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_114 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT39 DSP_R_X35Y170/DSP_1_PCIN39 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT39->DSP_1_PCIN39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_115 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT38 DSP_R_X35Y170/DSP_1_PCIN38 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT38->DSP_1_PCIN38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_116 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT37 DSP_R_X35Y170/DSP_1_PCIN37 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT37->DSP_1_PCIN37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_117 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT36 DSP_R_X35Y170/DSP_1_PCIN36 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT36->DSP_1_PCIN36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_118 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT35 DSP_R_X35Y170/DSP_1_PCIN35 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT35->DSP_1_PCIN35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_119 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT34 DSP_R_X35Y170/DSP_1_PCIN34 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT34->DSP_1_PCIN34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_120 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT33 DSP_R_X35Y170/DSP_1_PCIN33 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT33->DSP_1_PCIN33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_121 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT32 DSP_R_X35Y170/DSP_1_PCIN32 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT32->DSP_1_PCIN32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_122 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT31 DSP_R_X35Y170/DSP_1_PCIN31 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT31->DSP_1_PCIN31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_123 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT30 DSP_R_X35Y170/DSP_1_PCIN30 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT30->DSP_1_PCIN30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_124 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT29 DSP_R_X35Y170/DSP_1_PCIN29 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT29->DSP_1_PCIN29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_125 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT28 DSP_R_X35Y170/DSP_1_PCIN28 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT28->DSP_1_PCIN28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_126 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT27 DSP_R_X35Y170/DSP_1_PCIN27 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT27->DSP_1_PCIN27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_127 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT26 DSP_R_X35Y170/DSP_1_PCIN26 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT26->DSP_1_PCIN26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_128 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT25 DSP_R_X35Y170/DSP_1_PCIN25 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT25->DSP_1_PCIN25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_129 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT24 DSP_R_X35Y170/DSP_1_PCIN24 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT24->DSP_1_PCIN24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_130 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT23 DSP_R_X35Y170/DSP_1_PCIN23 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT23->DSP_1_PCIN23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_131 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT22 DSP_R_X35Y170/DSP_1_PCIN22 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT22->DSP_1_PCIN22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_132 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT21 DSP_R_X35Y170/DSP_1_PCIN21 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT21->DSP_1_PCIN21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_133 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT20 DSP_R_X35Y170/DSP_1_PCIN20 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT20->DSP_1_PCIN20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_134 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT19 DSP_R_X35Y170/DSP_1_PCIN19 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT19->DSP_1_PCIN19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_135 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT18 DSP_R_X35Y170/DSP_1_PCIN18 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT18->DSP_1_PCIN18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_136 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT17 DSP_R_X35Y170/DSP_1_PCIN17 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT17->DSP_1_PCIN17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_137 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT16 DSP_R_X35Y170/DSP_1_PCIN16 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT16->DSP_1_PCIN16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_138 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT15 DSP_R_X35Y170/DSP_1_PCIN15 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT15->DSP_1_PCIN15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_139 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT14 DSP_R_X35Y170/DSP_1_PCIN14 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT14->DSP_1_PCIN14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_140 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT13 DSP_R_X35Y170/DSP_1_PCIN13 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT13->DSP_1_PCIN13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_141 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT12 DSP_R_X35Y170/DSP_1_PCIN12 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT12->DSP_1_PCIN12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_142 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT11 DSP_R_X35Y170/DSP_1_PCIN11 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT11->DSP_1_PCIN11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_143 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT10 DSP_R_X35Y170/DSP_1_PCIN10 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT10->DSP_1_PCIN10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_144 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT9 DSP_R_X35Y170/DSP_1_PCIN9 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT9->DSP_1_PCIN9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_145 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT8 DSP_R_X35Y170/DSP_1_PCIN8 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT8->DSP_1_PCIN8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_146 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT7 DSP_R_X35Y170/DSP_1_PCIN7 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT7->DSP_1_PCIN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_147 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT6 DSP_R_X35Y170/DSP_1_PCIN6 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT6->DSP_1_PCIN6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_148 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT5 DSP_R_X35Y170/DSP_1_PCIN5 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT5->DSP_1_PCIN5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_149 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT4 DSP_R_X35Y170/DSP_1_PCIN4 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT4->DSP_1_PCIN4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_150 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT3 DSP_R_X35Y170/DSP_1_PCIN3 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT3->DSP_1_PCIN3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_151 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT2 DSP_R_X35Y170/DSP_1_PCIN2 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT2->DSP_1_PCIN2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_152 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT1 DSP_R_X35Y170/DSP_1_PCIN1 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT1->DSP_1_PCIN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_153 - 
wires: DSP_R_X35Y170/DSP_0_PCOUT0 DSP_R_X35Y170/DSP_1_PCIN0 
pips: DSP_R_X35Y170/DSP_R.DSP_0_PCOUT0->DSP_1_PCIN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_89 - 
wires: CLBLM_L_X34Y169/CLBLM_IMUX14 CLBLM_L_X34Y169/CLBLM_L_B1 CLBLM_L_X34Y169/CLBLM_SE2A3 CLBLM_L_X34Y170/CLBLM_SW4END3 CLBLM_R_X33Y169/CLBLM_SE2A3 CLBLM_R_X33Y170/CLBLM_SW4END3 DSP_R_X35Y170/DSP_0_P16 DSP_R_X35Y170/DSP_LOGIC_OUTS_B21_4 INT_INTERFACE_R_X35Y174/INT_INTERFACE_LOGIC_OUTS21 INT_INTERFACE_R_X35Y174/INT_INTERFACE_LOGIC_OUTS_B21 INT_L_X34Y169/IMUX_L14 INT_L_X34Y169/SE2END3 INT_L_X34Y170/SW6E3 INT_L_X34Y171/SW6D3 INT_L_X34Y172/SW6C3 INT_L_X34Y173/SW6B3 INT_L_X34Y174/SW6A3 INT_R_X33Y169/SE2A3 INT_R_X33Y170/SE2BEG3 INT_R_X33Y170/SW6END3 INT_R_X33Y171/SW6END_N0_3 INT_R_X35Y174/LOGIC_OUTS21 INT_R_X35Y174/SW6BEG3 
pips: CLBLM_L_X34Y169/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 DSP_R_X35Y170/DSP_R.DSP_0_P16->DSP_LOGIC_OUTS_B21_4 INT_INTERFACE_R_X35Y174/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B21->>INT_INTERFACE_LOGIC_OUTS21 INT_L_X34Y169/INT_L.SE2END3->>IMUX_L14 INT_R_X33Y170/INT_R.SW6END3->>SE2BEG3 INT_R_X35Y174/INT_R.LOGIC_OUTS21->>SW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_90 - 
wires: CLBLM_L_X34Y169/CLBLM_ER1BEG1 CLBLM_L_X34Y169/CLBLM_IMUX3 CLBLM_L_X34Y169/CLBLM_L_A2 CLBLM_L_X34Y169/CLBLM_SW4END0 CLBLM_R_X33Y169/CLBLM_ER1BEG1 CLBLM_R_X33Y169/CLBLM_SW4END0 DSP_R_X35Y170/DSP_0_P15 DSP_R_X35Y170/DSP_LOGIC_OUTS_B18_3 INT_INTERFACE_R_X35Y173/INT_INTERFACE_LOGIC_OUTS18 INT_INTERFACE_R_X35Y173/INT_INTERFACE_LOGIC_OUTS_B18 INT_L_X34Y169/ER1END1 INT_L_X34Y169/IMUX_L3 INT_L_X34Y169/SW6E0 INT_L_X34Y170/SW6D0 INT_L_X34Y171/SW6C0 INT_L_X34Y172/SW6B0 INT_L_X34Y173/SW6A0 INT_R_X33Y169/ER1BEG1 INT_R_X33Y169/SW6END0 INT_R_X35Y173/LOGIC_OUTS18 INT_R_X35Y173/SW6BEG0 
pips: CLBLM_L_X34Y169/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 DSP_R_X35Y170/DSP_R.DSP_0_P15->DSP_LOGIC_OUTS_B18_3 INT_INTERFACE_R_X35Y173/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B18->>INT_INTERFACE_LOGIC_OUTS18 INT_L_X34Y169/INT_L.ER1END1->>IMUX_L3 INT_R_X33Y169/INT_R.SW6END0->>ER1BEG1 INT_R_X35Y173/INT_R.LOGIC_OUTS18->>SW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_91 - 
wires: CLBLM_L_X34Y168/CLBLM_IMUX36 CLBLM_L_X34Y168/CLBLM_L_D2 CLBLM_L_X34Y168/CLBLM_SE2A2 CLBLM_L_X34Y169/CLBLM_SW4END2 CLBLM_R_X33Y168/CLBLM_SE2A2 CLBLM_R_X33Y169/CLBLM_SW4END2 DSP_R_X35Y170/DSP_0_P14 DSP_R_X35Y170/DSP_LOGIC_OUTS_B16_3 INT_INTERFACE_R_X35Y173/INT_INTERFACE_LOGIC_OUTS16 INT_INTERFACE_R_X35Y173/INT_INTERFACE_LOGIC_OUTS_B16 INT_L_X34Y168/IMUX_L36 INT_L_X34Y168/SE2END2 INT_L_X34Y169/SW6E2 INT_L_X34Y170/SW6D2 INT_L_X34Y171/SW6C2 INT_L_X34Y172/SW6B2 INT_L_X34Y173/SW6A2 INT_R_X33Y168/SE2A2 INT_R_X33Y169/SE2BEG2 INT_R_X33Y169/SW6END2 INT_R_X35Y173/LOGIC_OUTS16 INT_R_X35Y173/SW6BEG2 
pips: CLBLM_L_X34Y168/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 DSP_R_X35Y170/DSP_R.DSP_0_P14->DSP_LOGIC_OUTS_B16_3 INT_INTERFACE_R_X35Y173/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B16->>INT_INTERFACE_LOGIC_OUTS16 INT_L_X34Y168/INT_L.SE2END2->>IMUX_L36 INT_R_X33Y169/INT_R.SW6END2->>SE2BEG2 INT_R_X35Y173/INT_R.LOGIC_OUTS16->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_92 - 
wires: CLBLM_L_X34Y168/CLBLM_IMUX34 CLBLM_L_X34Y168/CLBLM_L_C6 CLBLM_L_X34Y168/CLBLM_SE2A1 CLBLM_L_X34Y169/CLBLM_SW4END1 CLBLM_R_X33Y168/CLBLM_SE2A1 CLBLM_R_X33Y169/CLBLM_SW4END1 DSP_R_X35Y170/DSP_0_P13 DSP_R_X35Y170/DSP_LOGIC_OUTS_B23_3 INT_INTERFACE_R_X35Y173/INT_INTERFACE_LOGIC_OUTS23 INT_INTERFACE_R_X35Y173/INT_INTERFACE_LOGIC_OUTS_B23 INT_L_X34Y168/IMUX_L34 INT_L_X34Y168/SE2END1 INT_L_X34Y169/SW6E1 INT_L_X34Y170/SW6D1 INT_L_X34Y171/SW6C1 INT_L_X34Y172/SW6B1 INT_L_X34Y173/SW6A1 INT_R_X33Y168/SE2A1 INT_R_X33Y169/SE2BEG1 INT_R_X33Y169/SW6END1 INT_R_X35Y173/LOGIC_OUTS23 INT_R_X35Y173/SW6BEG1 
pips: CLBLM_L_X34Y168/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 DSP_R_X35Y170/DSP_R.DSP_0_P13->DSP_LOGIC_OUTS_B23_3 INT_INTERFACE_R_X35Y173/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B23->>INT_INTERFACE_LOGIC_OUTS23 INT_L_X34Y168/INT_L.SE2END1->>IMUX_L34 INT_R_X33Y169/INT_R.SW6END1->>SE2BEG1 INT_R_X35Y173/INT_R.LOGIC_OUTS23->>SW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_93 - 
wires: CLBLM_L_X34Y168/CLBLM_IMUX14 CLBLM_L_X34Y168/CLBLM_L_B1 CLBLM_L_X34Y168/CLBLM_SE2A3 CLBLM_L_X34Y169/CLBLM_SW4END3 CLBLM_R_X33Y168/CLBLM_SE2A3 CLBLM_R_X33Y169/CLBLM_SW4END3 DSP_R_X35Y170/DSP_0_P12 DSP_R_X35Y170/DSP_LOGIC_OUTS_B21_3 INT_INTERFACE_R_X35Y173/INT_INTERFACE_LOGIC_OUTS21 INT_INTERFACE_R_X35Y173/INT_INTERFACE_LOGIC_OUTS_B21 INT_L_X34Y168/IMUX_L14 INT_L_X34Y168/SE2END3 INT_L_X34Y169/SW6E3 INT_L_X34Y170/SW6D3 INT_L_X34Y171/SW6C3 INT_L_X34Y172/SW6B3 INT_L_X34Y173/SW6A3 INT_R_X33Y168/SE2A3 INT_R_X33Y169/SE2BEG3 INT_R_X33Y169/SW6END3 INT_R_X33Y170/SW6END_N0_3 INT_R_X35Y173/LOGIC_OUTS21 INT_R_X35Y173/SW6BEG3 
pips: CLBLM_L_X34Y168/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 DSP_R_X35Y170/DSP_R.DSP_0_P12->DSP_LOGIC_OUTS_B21_3 INT_INTERFACE_R_X35Y173/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B21->>INT_INTERFACE_LOGIC_OUTS21 INT_L_X34Y168/INT_L.SE2END3->>IMUX_L14 INT_R_X33Y169/INT_R.SW6END3->>SE2BEG3 INT_R_X35Y173/INT_R.LOGIC_OUTS21->>SW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_94 - 
wires: CLBLM_L_X34Y168/CLBLM_ER1BEG1 CLBLM_L_X34Y168/CLBLM_IMUX3 CLBLM_L_X34Y168/CLBLM_L_A2 CLBLM_L_X34Y168/CLBLM_SW4END0 CLBLM_R_X33Y168/CLBLM_ER1BEG1 CLBLM_R_X33Y168/CLBLM_SW4END0 DSP_R_X35Y170/DSP_0_P11 DSP_R_X35Y170/DSP_LOGIC_OUTS_B18_2 INT_INTERFACE_R_X35Y172/INT_INTERFACE_LOGIC_OUTS18 INT_INTERFACE_R_X35Y172/INT_INTERFACE_LOGIC_OUTS_B18 INT_L_X34Y168/ER1END1 INT_L_X34Y168/IMUX_L3 INT_L_X34Y168/SW6E0 INT_L_X34Y169/SW6D0 INT_L_X34Y170/SW6C0 INT_L_X34Y171/SW6B0 INT_L_X34Y172/SW6A0 INT_R_X33Y168/ER1BEG1 INT_R_X33Y168/SW6END0 INT_R_X35Y172/LOGIC_OUTS18 INT_R_X35Y172/SW6BEG0 
pips: CLBLM_L_X34Y168/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 DSP_R_X35Y170/DSP_R.DSP_0_P11->DSP_LOGIC_OUTS_B18_2 INT_INTERFACE_R_X35Y172/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B18->>INT_INTERFACE_LOGIC_OUTS18 INT_L_X34Y168/INT_L.ER1END1->>IMUX_L3 INT_R_X33Y168/INT_R.SW6END0->>ER1BEG1 INT_R_X35Y172/INT_R.LOGIC_OUTS18->>SW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_95 - 
wires: CLBLM_L_X34Y167/CLBLM_IMUX36 CLBLM_L_X34Y167/CLBLM_L_D2 CLBLM_L_X34Y167/CLBLM_SE2A2 CLBLM_L_X34Y168/CLBLM_SW4END2 CLBLM_R_X33Y167/CLBLM_SE2A2 CLBLM_R_X33Y168/CLBLM_SW4END2 DSP_R_X35Y170/DSP_0_P10 DSP_R_X35Y170/DSP_LOGIC_OUTS_B16_2 INT_INTERFACE_R_X35Y172/INT_INTERFACE_LOGIC_OUTS16 INT_INTERFACE_R_X35Y172/INT_INTERFACE_LOGIC_OUTS_B16 INT_L_X34Y167/IMUX_L36 INT_L_X34Y167/SE2END2 INT_L_X34Y168/SW6E2 INT_L_X34Y169/SW6D2 INT_L_X34Y170/SW6C2 INT_L_X34Y171/SW6B2 INT_L_X34Y172/SW6A2 INT_R_X33Y167/SE2A2 INT_R_X33Y168/SE2BEG2 INT_R_X33Y168/SW6END2 INT_R_X35Y172/LOGIC_OUTS16 INT_R_X35Y172/SW6BEG2 
pips: CLBLM_L_X34Y167/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 DSP_R_X35Y170/DSP_R.DSP_0_P10->DSP_LOGIC_OUTS_B16_2 INT_INTERFACE_R_X35Y172/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B16->>INT_INTERFACE_LOGIC_OUTS16 INT_L_X34Y167/INT_L.SE2END2->>IMUX_L36 INT_R_X33Y168/INT_R.SW6END2->>SE2BEG2 INT_R_X35Y172/INT_R.LOGIC_OUTS16->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_96 - 
wires: CLBLM_L_X34Y167/CLBLM_IMUX34 CLBLM_L_X34Y167/CLBLM_L_C6 CLBLM_L_X34Y167/CLBLM_SE2A1 CLBLM_L_X34Y168/CLBLM_SW4END1 CLBLM_R_X33Y167/CLBLM_SE2A1 CLBLM_R_X33Y168/CLBLM_SW4END1 DSP_R_X35Y170/DSP_0_P9 DSP_R_X35Y170/DSP_LOGIC_OUTS_B23_2 INT_INTERFACE_R_X35Y172/INT_INTERFACE_LOGIC_OUTS23 INT_INTERFACE_R_X35Y172/INT_INTERFACE_LOGIC_OUTS_B23 INT_L_X34Y167/IMUX_L34 INT_L_X34Y167/SE2END1 INT_L_X34Y168/SW6E1 INT_L_X34Y169/SW6D1 INT_L_X34Y170/SW6C1 INT_L_X34Y171/SW6B1 INT_L_X34Y172/SW6A1 INT_R_X33Y167/SE2A1 INT_R_X33Y168/SE2BEG1 INT_R_X33Y168/SW6END1 INT_R_X35Y172/LOGIC_OUTS23 INT_R_X35Y172/SW6BEG1 
pips: CLBLM_L_X34Y167/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 DSP_R_X35Y170/DSP_R.DSP_0_P9->DSP_LOGIC_OUTS_B23_2 INT_INTERFACE_R_X35Y172/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B23->>INT_INTERFACE_LOGIC_OUTS23 INT_L_X34Y167/INT_L.SE2END1->>IMUX_L34 INT_R_X33Y168/INT_R.SW6END1->>SE2BEG1 INT_R_X35Y172/INT_R.LOGIC_OUTS23->>SW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_97 - 
wires: CLBLM_L_X34Y167/CLBLM_IMUX14 CLBLM_L_X34Y167/CLBLM_L_B1 CLBLM_L_X34Y167/CLBLM_SE2A3 CLBLM_L_X34Y168/CLBLM_SW4END3 CLBLM_R_X33Y167/CLBLM_SE2A3 CLBLM_R_X33Y168/CLBLM_SW4END3 DSP_R_X35Y170/DSP_0_P8 DSP_R_X35Y170/DSP_LOGIC_OUTS_B21_2 INT_INTERFACE_R_X35Y172/INT_INTERFACE_LOGIC_OUTS21 INT_INTERFACE_R_X35Y172/INT_INTERFACE_LOGIC_OUTS_B21 INT_L_X34Y167/IMUX_L14 INT_L_X34Y167/SE2END3 INT_L_X34Y168/SW6E3 INT_L_X34Y169/SW6D3 INT_L_X34Y170/SW6C3 INT_L_X34Y171/SW6B3 INT_L_X34Y172/SW6A3 INT_R_X33Y167/SE2A3 INT_R_X33Y168/SE2BEG3 INT_R_X33Y168/SW6END3 INT_R_X33Y169/SW6END_N0_3 INT_R_X35Y172/LOGIC_OUTS21 INT_R_X35Y172/SW6BEG3 
pips: CLBLM_L_X34Y167/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 DSP_R_X35Y170/DSP_R.DSP_0_P8->DSP_LOGIC_OUTS_B21_2 INT_INTERFACE_R_X35Y172/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B21->>INT_INTERFACE_LOGIC_OUTS21 INT_L_X34Y167/INT_L.SE2END3->>IMUX_L14 INT_R_X33Y168/INT_R.SW6END3->>SE2BEG3 INT_R_X35Y172/INT_R.LOGIC_OUTS21->>SW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_98 - 
wires: CLBLM_L_X34Y167/CLBLM_ER1BEG1 CLBLM_L_X34Y167/CLBLM_IMUX3 CLBLM_L_X34Y167/CLBLM_L_A2 CLBLM_L_X34Y167/CLBLM_SW4END0 CLBLM_R_X33Y167/CLBLM_ER1BEG1 CLBLM_R_X33Y167/CLBLM_SW4END0 DSP_R_X35Y170/DSP_0_P7 DSP_R_X35Y170/DSP_LOGIC_OUTS_B18_1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS18 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS_B18 INT_L_X34Y167/ER1END1 INT_L_X34Y167/IMUX_L3 INT_L_X34Y167/SW6E0 INT_L_X34Y168/SW6D0 INT_L_X34Y169/SW6C0 INT_L_X34Y170/SW6B0 INT_L_X34Y171/SW6A0 INT_R_X33Y167/ER1BEG1 INT_R_X33Y167/SW6END0 INT_R_X35Y171/LOGIC_OUTS18 INT_R_X35Y171/SW6BEG0 
pips: CLBLM_L_X34Y167/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 DSP_R_X35Y170/DSP_R.DSP_0_P7->DSP_LOGIC_OUTS_B18_1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B18->>INT_INTERFACE_LOGIC_OUTS18 INT_L_X34Y167/INT_L.ER1END1->>IMUX_L3 INT_R_X33Y167/INT_R.SW6END0->>ER1BEG1 INT_R_X35Y171/INT_R.LOGIC_OUTS18->>SW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_99 - 
wires: CLBLM_L_X34Y166/CLBLM_IMUX41 CLBLM_L_X34Y166/CLBLM_L_D1 DSP_R_X35Y170/DSP_0_P6 DSP_R_X35Y170/DSP_LOGIC_OUTS_B16_1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS16 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS_B16 INT_L_X34Y165/NL1BEG1 INT_L_X34Y165/WL1END1 INT_L_X34Y166/IMUX_L41 INT_L_X34Y166/NL1END1 INT_R_X35Y165/SS6END2 INT_R_X35Y165/WL1BEG1 INT_R_X35Y166/SS6E2 INT_R_X35Y167/SS6D2 INT_R_X35Y168/SS6C2 INT_R_X35Y169/SS6B2 INT_R_X35Y170/SS6A2 INT_R_X35Y171/LOGIC_OUTS16 INT_R_X35Y171/SS6BEG2 
pips: CLBLM_L_X34Y166/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 DSP_R_X35Y170/DSP_R.DSP_0_P6->DSP_LOGIC_OUTS_B16_1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B16->>INT_INTERFACE_LOGIC_OUTS16 INT_L_X34Y165/INT_L.WL1END1->>NL1BEG1 INT_L_X34Y166/INT_L.NL1END1->>IMUX_L41 INT_R_X35Y165/INT_R.SS6END2->>WL1BEG1 INT_R_X35Y171/INT_R.LOGIC_OUTS16->>SS6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_100 - 
wires: CLBLM_L_X34Y166/CLBLM_IMUX34 CLBLM_L_X34Y166/CLBLM_L_C6 CLBLM_L_X34Y166/CLBLM_SE2A1 CLBLM_L_X34Y167/CLBLM_SW4END1 CLBLM_R_X33Y166/CLBLM_SE2A1 CLBLM_R_X33Y167/CLBLM_SW4END1 DSP_R_X35Y170/DSP_0_P5 DSP_R_X35Y170/DSP_LOGIC_OUTS_B23_1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS23 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS_B23 INT_L_X34Y166/IMUX_L34 INT_L_X34Y166/SE2END1 INT_L_X34Y167/SW6E1 INT_L_X34Y168/SW6D1 INT_L_X34Y169/SW6C1 INT_L_X34Y170/SW6B1 INT_L_X34Y171/SW6A1 INT_R_X33Y166/SE2A1 INT_R_X33Y167/SE2BEG1 INT_R_X33Y167/SW6END1 INT_R_X35Y171/LOGIC_OUTS23 INT_R_X35Y171/SW6BEG1 
pips: CLBLM_L_X34Y166/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 DSP_R_X35Y170/DSP_R.DSP_0_P5->DSP_LOGIC_OUTS_B23_1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B23->>INT_INTERFACE_LOGIC_OUTS23 INT_L_X34Y166/INT_L.SE2END1->>IMUX_L34 INT_R_X33Y167/INT_R.SW6END1->>SE2BEG1 INT_R_X35Y171/INT_R.LOGIC_OUTS23->>SW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_101 - 
wires: CLBLM_L_X34Y166/CLBLM_IMUX14 CLBLM_L_X34Y166/CLBLM_L_B1 CLBLM_L_X34Y166/CLBLM_SE2A3 CLBLM_L_X34Y167/CLBLM_SW4END3 CLBLM_R_X33Y166/CLBLM_SE2A3 CLBLM_R_X33Y167/CLBLM_SW4END3 DSP_R_X35Y170/DSP_0_P4 DSP_R_X35Y170/DSP_LOGIC_OUTS_B21_1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS21 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS_B21 INT_L_X34Y166/IMUX_L14 INT_L_X34Y166/SE2END3 INT_L_X34Y167/SW6E3 INT_L_X34Y168/SW6D3 INT_L_X34Y169/SW6C3 INT_L_X34Y170/SW6B3 INT_L_X34Y171/SW6A3 INT_R_X33Y166/SE2A3 INT_R_X33Y167/SE2BEG3 INT_R_X33Y167/SW6END3 INT_R_X33Y168/SW6END_N0_3 INT_R_X35Y171/LOGIC_OUTS21 INT_R_X35Y171/SW6BEG3 
pips: CLBLM_L_X34Y166/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 DSP_R_X35Y170/DSP_R.DSP_0_P4->DSP_LOGIC_OUTS_B21_1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B21->>INT_INTERFACE_LOGIC_OUTS21 INT_L_X34Y166/INT_L.SE2END3->>IMUX_L14 INT_R_X33Y167/INT_R.SW6END3->>SE2BEG3 INT_R_X35Y171/INT_R.LOGIC_OUTS21->>SW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_102 - 
wires: CLBLM_L_X34Y166/CLBLM_ER1BEG1 CLBLM_L_X34Y166/CLBLM_IMUX3 CLBLM_L_X34Y166/CLBLM_L_A2 CLBLM_L_X34Y166/CLBLM_SW4END0 CLBLM_R_X33Y166/CLBLM_ER1BEG1 CLBLM_R_X33Y166/CLBLM_SW4END0 DSP_R_X35Y170/DSP_0_P3 DSP_R_X35Y170/DSP_LOGIC_OUTS_B18_0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS18 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS_B18 INT_L_X34Y166/ER1END1 INT_L_X34Y166/IMUX_L3 INT_L_X34Y166/SW6E0 INT_L_X34Y167/SW6D0 INT_L_X34Y168/SW6C0 INT_L_X34Y169/SW6B0 INT_L_X34Y170/SW6A0 INT_R_X33Y166/ER1BEG1 INT_R_X33Y166/SW6END0 INT_R_X35Y170/LOGIC_OUTS18 INT_R_X35Y170/SW6BEG0 
pips: CLBLM_L_X34Y166/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 DSP_R_X35Y170/DSP_R.DSP_0_P3->DSP_LOGIC_OUTS_B18_0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B18->>INT_INTERFACE_LOGIC_OUTS18 INT_L_X34Y166/INT_L.ER1END1->>IMUX_L3 INT_R_X33Y166/INT_R.SW6END0->>ER1BEG1 INT_R_X35Y170/INT_R.LOGIC_OUTS18->>SW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_103 - 
wires: CLBLM_L_X34Y165/CLBLM_IMUX36 CLBLM_L_X34Y165/CLBLM_L_D2 CLBLM_L_X34Y165/CLBLM_SE2A2 CLBLM_L_X34Y166/CLBLM_SW4END2 CLBLM_R_X33Y165/CLBLM_SE2A2 CLBLM_R_X33Y166/CLBLM_SW4END2 DSP_R_X35Y170/DSP_0_P2 DSP_R_X35Y170/DSP_LOGIC_OUTS_B16_0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS16 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS_B16 INT_L_X34Y165/IMUX_L36 INT_L_X34Y165/SE2END2 INT_L_X34Y166/SW6E2 INT_L_X34Y167/SW6D2 INT_L_X34Y168/SW6C2 INT_L_X34Y169/SW6B2 INT_L_X34Y170/SW6A2 INT_R_X33Y165/SE2A2 INT_R_X33Y166/SE2BEG2 INT_R_X33Y166/SW6END2 INT_R_X35Y170/LOGIC_OUTS16 INT_R_X35Y170/SW6BEG2 
pips: CLBLM_L_X34Y165/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 DSP_R_X35Y170/DSP_R.DSP_0_P2->DSP_LOGIC_OUTS_B16_0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B16->>INT_INTERFACE_LOGIC_OUTS16 INT_L_X34Y165/INT_L.SE2END2->>IMUX_L36 INT_R_X33Y166/INT_R.SW6END2->>SE2BEG2 INT_R_X35Y170/INT_R.LOGIC_OUTS16->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_104 - 
wires: CLBLM_L_X34Y165/CLBLM_IMUX34 CLBLM_L_X34Y165/CLBLM_L_C6 CLBLM_L_X34Y165/CLBLM_SE2A1 CLBLM_L_X34Y166/CLBLM_SW4END1 CLBLM_R_X33Y165/CLBLM_SE2A1 CLBLM_R_X33Y166/CLBLM_SW4END1 DSP_R_X35Y170/DSP_0_P1 DSP_R_X35Y170/DSP_LOGIC_OUTS_B23_0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS23 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS_B23 INT_L_X34Y165/IMUX_L34 INT_L_X34Y165/SE2END1 INT_L_X34Y166/SW6E1 INT_L_X34Y167/SW6D1 INT_L_X34Y168/SW6C1 INT_L_X34Y169/SW6B1 INT_L_X34Y170/SW6A1 INT_R_X33Y165/SE2A1 INT_R_X33Y166/SE2BEG1 INT_R_X33Y166/SW6END1 INT_R_X35Y170/LOGIC_OUTS23 INT_R_X35Y170/SW6BEG1 
pips: CLBLM_L_X34Y165/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 DSP_R_X35Y170/DSP_R.DSP_0_P1->DSP_LOGIC_OUTS_B23_0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B23->>INT_INTERFACE_LOGIC_OUTS23 INT_L_X34Y165/INT_L.SE2END1->>IMUX_L34 INT_R_X33Y166/INT_R.SW6END1->>SE2BEG1 INT_R_X35Y170/INT_R.LOGIC_OUTS23->>SW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_n_105 - 
wires: CLBLM_L_X34Y165/CLBLM_IMUX14 CLBLM_L_X34Y165/CLBLM_L_B1 CLBLM_L_X34Y165/CLBLM_SE2A3 CLBLM_L_X34Y166/CLBLM_SW4END3 CLBLM_R_X33Y165/CLBLM_SE2A3 CLBLM_R_X33Y166/CLBLM_SW4END3 DSP_R_X35Y170/DSP_0_P0 DSP_R_X35Y170/DSP_LOGIC_OUTS_B21_0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS21 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS_B21 INT_L_X34Y165/IMUX_L14 INT_L_X34Y165/SE2END3 INT_L_X34Y166/SW6E3 INT_L_X34Y167/SW6D3 INT_L_X34Y168/SW6C3 INT_L_X34Y169/SW6B3 INT_L_X34Y170/SW6A3 INT_R_X33Y165/SE2A3 INT_R_X33Y166/SE2BEG3 INT_R_X33Y166/SW6END3 INT_R_X33Y167/SW6END_N0_3 INT_R_X35Y170/LOGIC_OUTS21 INT_R_X35Y170/SW6BEG3 
pips: CLBLM_L_X34Y165/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 DSP_R_X35Y170/DSP_R.DSP_0_P0->DSP_LOGIC_OUTS_B21_0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B21->>INT_INTERFACE_LOGIC_OUTS21 INT_L_X34Y165/INT_L.SE2END3->>IMUX_L14 INT_R_X33Y166/INT_R.SW6END3->>SE2BEG3 INT_R_X35Y170/INT_R.LOGIC_OUTS21->>SW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_i_1_n_0 - 
wires: CLBLM_L_X34Y172/CLBLM_LOGIC_OUTS20 CLBLM_L_X34Y172/CLBLM_M_AMUX DSP_R_X35Y165/DSP_0_B16 DSP_R_X35Y165/DSP_IMUX43_4 DSP_R_X35Y170/DSP_0_A16 DSP_R_X35Y170/DSP_IMUX47_4 INT_INTERFACE_R_X35Y169/INT_INTERFACE_IMUX43 INT_INTERFACE_R_X35Y174/INT_INTERFACE_IMUX47 INT_L_X34Y172/ER1BEG3 INT_L_X34Y172/LOGIC_OUTS_L20 INT_R_X35Y169/IMUX43 INT_R_X35Y169/SR1END1 INT_R_X35Y170/SR1BEG1 INT_R_X35Y170/SR1BEG_S0 INT_R_X35Y170/SS2END3 INT_R_X35Y171/SS2A3 INT_R_X35Y171/SS2END_N0_3 INT_R_X35Y172/ER1END3 INT_R_X35Y172/NR1BEG3 INT_R_X35Y172/SS2BEG3 INT_R_X35Y173/ER1END_N3_3 INT_R_X35Y173/NR1BEG3 INT_R_X35Y173/NR1END3 INT_R_X35Y174/IMUX47 INT_R_X35Y174/NR1END3 
pips: CLBLM_L_X34Y172/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y165/DSP_R.DSP_IMUX43_4->DSP_0_B16 DSP_R_X35Y170/DSP_R.DSP_IMUX47_4->DSP_0_A16 INT_L_X34Y172/INT_L.LOGIC_OUTS_L20->>ER1BEG3 INT_R_X35Y169/INT_R.SR1END1->>IMUX43 INT_R_X35Y170/INT_R.SR1BEG_S0->>SR1BEG1 INT_R_X35Y170/INT_R.SS2END3->>SR1BEG_S0 INT_R_X35Y172/INT_R.ER1END3->>NR1BEG3 INT_R_X35Y172/INT_R.ER1END3->>SS2BEG3 INT_R_X35Y173/INT_R.NR1END3->>NR1BEG3 INT_R_X35Y174/INT_R.NR1END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_2_n_0 - 
wires: CLBLM_L_X36Y171/CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y171/CLBLM_M_AMUX CLBLM_L_X36Y171/CLBLM_SW4A2 CLBLM_L_X36Y171/CLBLM_WR1END3 DSP_R_X35Y165/DSP_0_B15 DSP_R_X35Y165/DSP_IMUX2_3 DSP_R_X35Y170/DSP_0_A15 DSP_R_X35Y170/DSP_IMUX6_3 DSP_R_X35Y170/DSP_SW4A2_1 DSP_R_X35Y170/DSP_WR1END3_1 INT_INTERFACE_R_X35Y168/INT_INTERFACE_IMUX2 INT_INTERFACE_R_X35Y171/INT_INTERFACE_SW4A2 INT_INTERFACE_R_X35Y171/INT_INTERFACE_WR1END3 INT_INTERFACE_R_X35Y173/INT_INTERFACE_IMUX6 INT_L_X34Y167/NL1BEG2 INT_L_X34Y167/SW6END2 INT_L_X34Y168/EL1BEG1 INT_L_X34Y168/NL1END2 INT_L_X36Y171/LOGIC_OUTS_L20 INT_L_X36Y171/SW6BEG2 INT_L_X36Y171/WR1BEG3 INT_R_X35Y167/SW6E2 INT_R_X35Y168/EL1END1 INT_R_X35Y168/IMUX2 INT_R_X35Y168/SW6D2 INT_R_X35Y169/SW6C2 INT_R_X35Y170/SW6B2 INT_R_X35Y171/NN2BEG3 INT_R_X35Y171/SW6A2 INT_R_X35Y171/WR1END3 INT_R_X35Y172/NN2A3 INT_R_X35Y173/IMUX6 INT_R_X35Y173/NN2END3 VBRK_X89Y178/VBRK_SW4A2 VBRK_X89Y178/VBRK_WR1END3 
pips: CLBLM_L_X36Y171/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y165/DSP_R.DSP_IMUX2_3->DSP_0_B15 DSP_R_X35Y170/DSP_R.DSP_IMUX6_3->DSP_0_A15 INT_L_X34Y167/INT_L.SW6END2->>NL1BEG2 INT_L_X34Y168/INT_L.NL1END2->>EL1BEG1 INT_L_X36Y171/INT_L.LOGIC_OUTS_L20->>SW6BEG2 INT_L_X36Y171/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X35Y168/INT_R.EL1END1->>IMUX2 INT_R_X35Y171/INT_R.WR1END3->>NN2BEG3 INT_R_X35Y173/INT_R.NN2END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_3_n_0 - 
wires: CLBLM_L_X34Y169/CLBLM_SE2A2 CLBLM_L_X36Y173/CLBLM_NE4C2 CLBLM_L_X36Y174/CLBLM_NW2A2 CLBLM_R_X33Y169/CLBLM_SE2A2 CLBLM_R_X33Y170/CLBLM_LOGIC_OUTS16 CLBLM_R_X33Y170/CLBLM_L_AMUX DSP_R_X35Y165/DSP_0_B14 DSP_R_X35Y165/DSP_IMUX42_3 DSP_R_X35Y170/DSP_0_A14 DSP_R_X35Y170/DSP_IMUX46_3 DSP_R_X35Y170/DSP_NE4C2_3 DSP_R_X35Y170/DSP_NW2A2_4 INT_INTERFACE_R_X35Y168/INT_INTERFACE_IMUX42 INT_INTERFACE_R_X35Y173/INT_INTERFACE_IMUX46 INT_INTERFACE_R_X35Y173/INT_INTERFACE_NE4C2 INT_INTERFACE_R_X35Y174/INT_INTERFACE_NW2A2 INT_L_X34Y169/EL1BEG1 INT_L_X34Y169/NE6BEG2 INT_L_X34Y169/SE2END2 INT_L_X36Y173/NE6END2 INT_L_X36Y173/NW2BEG2 INT_L_X36Y174/NW2A2 INT_R_X33Y169/SE2A2 INT_R_X33Y170/LOGIC_OUTS16 INT_R_X33Y170/SE2BEG2 INT_R_X35Y168/IMUX42 INT_R_X35Y168/SL1END1 INT_R_X35Y169/EL1END1 INT_R_X35Y169/NE6A2 INT_R_X35Y169/SL1BEG1 INT_R_X35Y170/NE6B2 INT_R_X35Y171/NE6C2 INT_R_X35Y172/NE6D2 INT_R_X35Y173/IMUX46 INT_R_X35Y173/NE6E2 INT_R_X35Y173/SR1END2 INT_R_X35Y174/NW2END2 INT_R_X35Y174/SR1BEG2 VBRK_X89Y180/VBRK_NE4C2 VBRK_X89Y181/VBRK_NW2A2 
pips: CLBLM_R_X33Y170/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_R_X35Y165/DSP_R.DSP_IMUX42_3->DSP_0_B14 DSP_R_X35Y170/DSP_R.DSP_IMUX46_3->DSP_0_A14 INT_L_X34Y169/INT_L.SE2END2->>EL1BEG1 INT_L_X34Y169/INT_L.SE2END2->>NE6BEG2 INT_L_X36Y173/INT_L.NE6END2->>NW2BEG2 INT_R_X33Y170/INT_R.LOGIC_OUTS16->>SE2BEG2 INT_R_X35Y168/INT_R.SL1END1->>IMUX42 INT_R_X35Y169/INT_R.EL1END1->>SL1BEG1 INT_R_X35Y173/INT_R.SR1END2->>IMUX46 INT_R_X35Y174/INT_R.NW2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_4_n_0 - 
wires: CLBLM_L_X34Y170/CLBLM_LOGIC_OUTS20 CLBLM_L_X34Y170/CLBLM_M_AMUX CLBLM_L_X36Y174/CLBLM_NE4C2 CLBLM_L_X36Y174/CLBLM_WR1END3 DSP_R_X35Y165/DSP_0_B13 DSP_R_X35Y165/DSP_IMUX3_3 DSP_R_X35Y170/DSP_0_A13 DSP_R_X35Y170/DSP_IMUX7_3 DSP_R_X35Y170/DSP_NE4C2_4 DSP_R_X35Y170/DSP_WR1END3_4 INT_INTERFACE_R_X35Y168/INT_INTERFACE_IMUX3 INT_INTERFACE_R_X35Y173/INT_INTERFACE_IMUX7 INT_INTERFACE_R_X35Y174/INT_INTERFACE_NE4C2 INT_INTERFACE_R_X35Y174/INT_INTERFACE_WR1END3 INT_L_X34Y170/EL1BEG1 INT_L_X34Y170/LOGIC_OUTS_L20 INT_L_X34Y170/NE6BEG2 INT_L_X36Y174/NE6END2 INT_L_X36Y174/WR1BEG3 INT_R_X35Y168/IMUX3 INT_R_X35Y168/SS2END1 INT_R_X35Y169/SS2A1 INT_R_X35Y170/EL1END1 INT_R_X35Y170/NE6A2 INT_R_X35Y170/SS2BEG1 INT_R_X35Y171/NE6B2 INT_R_X35Y172/NE6C2 INT_R_X35Y173/IMUX7 INT_R_X35Y173/NE6D2 INT_R_X35Y173/SR1END3 INT_R_X35Y174/NE6E2 INT_R_X35Y174/SR1BEG3 INT_R_X35Y174/SR1END_N3_3 INT_R_X35Y174/WR1END3 VBRK_X89Y181/VBRK_NE4C2 VBRK_X89Y181/VBRK_WR1END3 
pips: CLBLM_L_X34Y170/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y165/DSP_R.DSP_IMUX3_3->DSP_0_B13 DSP_R_X35Y170/DSP_R.DSP_IMUX7_3->DSP_0_A13 INT_L_X34Y170/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X34Y170/INT_L.LOGIC_OUTS_L20->>NE6BEG2 INT_L_X36Y174/INT_L.NE6END2->>WR1BEG3 INT_R_X35Y168/INT_R.SS2END1->>IMUX3 INT_R_X35Y170/INT_R.EL1END1->>SS2BEG1 INT_R_X35Y173/INT_R.SR1END3->>IMUX7 INT_R_X35Y174/INT_R.WR1END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_5_n_0 - 
wires: CLBLM_L_X36Y168/CLBLM_LOGIC_OUTS22 CLBLM_L_X36Y168/CLBLM_M_CMUX CLBLM_L_X36Y168/CLBLM_WW2A0 DSP_R_X35Y165/DSP_0_B12 DSP_R_X35Y165/DSP_IMUX43_3 DSP_R_X35Y165/DSP_WW2A0_3 DSP_R_X35Y170/DSP_0_A12 DSP_R_X35Y170/DSP_IMUX47_3 INT_INTERFACE_R_X35Y168/INT_INTERFACE_IMUX43 INT_INTERFACE_R_X35Y168/INT_INTERFACE_WW2A0 INT_INTERFACE_R_X35Y173/INT_INTERFACE_IMUX47 INT_L_X34Y168/ER1BEG1 INT_L_X34Y168/NN6BEG1 INT_L_X34Y168/WW2END0 INT_L_X34Y169/NN6A1 INT_L_X34Y170/NN6B1 INT_L_X34Y171/NN6C1 INT_L_X34Y172/NN6D1 INT_L_X34Y173/NN6E1 INT_L_X34Y174/EL1BEG0 INT_L_X34Y174/NN6END1 INT_L_X36Y168/LOGIC_OUTS_L22 INT_L_X36Y168/WW2BEG0 INT_R_X35Y168/ER1END1 INT_R_X35Y168/IMUX43 INT_R_X35Y168/WW2A0 INT_R_X35Y173/EL1END_S3_0 INT_R_X35Y173/IMUX47 INT_R_X35Y174/EL1END0 VBRK_X89Y175/VBRK_WW2A0 
pips: CLBLM_L_X36Y168/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y165/DSP_R.DSP_IMUX43_3->DSP_0_B12 DSP_R_X35Y170/DSP_R.DSP_IMUX47_3->DSP_0_A12 INT_L_X34Y168/INT_L.WW2END0->>ER1BEG1 INT_L_X34Y168/INT_L.WW2END0->>NN6BEG1 INT_L_X34Y174/INT_L.NN6END1->>EL1BEG0 INT_L_X36Y168/INT_L.LOGIC_OUTS_L22->>WW2BEG0 INT_R_X35Y168/INT_R.ER1END1->>IMUX43 INT_R_X35Y173/INT_R.EL1END_S3_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_6_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y172/INT_INTERFACE_NE4C2 BRAM_INT_INTERFACE_L_X38Y172/INT_INTERFACE_WR1END3 BRAM_L_X38Y170/BRAM_NE4C2_2 BRAM_L_X38Y170/BRAM_WR1END3_2 CLBLM_L_X36Y166/CLBLM_SW2A3 CLBLM_L_X36Y168/CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y168/CLBLM_M_AMUX CLBLM_L_X36Y172/CLBLM_WL1END0 CLBLM_R_X37Y172/CLBLM_NE4C2 CLBLM_R_X37Y172/CLBLM_WR1END3 DSP_R_X35Y165/DSP_0_B11 DSP_R_X35Y165/DSP_IMUX16_2 DSP_R_X35Y165/DSP_SW2A3_1 DSP_R_X35Y170/DSP_0_A11 DSP_R_X35Y170/DSP_IMUX17_2 DSP_R_X35Y170/DSP_WL1END0_2 INT_INTERFACE_R_X35Y166/INT_INTERFACE_SW2A3 INT_INTERFACE_R_X35Y167/INT_INTERFACE_IMUX16 INT_INTERFACE_R_X35Y172/INT_INTERFACE_IMUX17 INT_INTERFACE_R_X35Y172/INT_INTERFACE_WL1END0 INT_L_X36Y166/SW2A3 INT_L_X36Y167/SR1END3 INT_L_X36Y167/SW2BEG3 INT_L_X36Y168/LOGIC_OUTS_L20 INT_L_X36Y168/NE6BEG2 INT_L_X36Y168/SR1BEG3 INT_L_X36Y168/SR1END_N3_3 INT_L_X36Y172/WL1BEG0 INT_L_X36Y172/WL1END1 INT_L_X38Y172/NE6END2 INT_L_X38Y172/WR1BEG3 INT_R_X35Y166/SW2END3 INT_R_X35Y167/IMUX16 INT_R_X35Y167/SW2END_N0_3 INT_R_X35Y172/IMUX17 INT_R_X35Y172/WL1END0 INT_R_X37Y168/NE6A2 INT_R_X37Y169/NE6B2 INT_R_X37Y170/NE6C2 INT_R_X37Y171/NE6D2 INT_R_X37Y172/NE6E2 INT_R_X37Y172/WL1BEG1 INT_R_X37Y172/WR1END3 VBRK_X89Y173/VBRK_SW2A3 VBRK_X89Y179/VBRK_WL1END0 
pips: CLBLM_L_X36Y168/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y165/DSP_R.DSP_IMUX16_2->DSP_0_B11 DSP_R_X35Y170/DSP_R.DSP_IMUX17_2->DSP_0_A11 INT_L_X36Y167/INT_L.SR1END3->>SW2BEG3 INT_L_X36Y168/INT_L.LOGIC_OUTS_L20->>NE6BEG2 INT_L_X36Y168/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X36Y172/INT_L.WL1END1->>WL1BEG0 INT_L_X38Y172/INT_L.NE6END2->>WR1BEG3 INT_R_X35Y167/INT_R.SW2END_N0_3->>IMUX16 INT_R_X35Y172/INT_R.WL1END0->>IMUX17 INT_R_X37Y172/INT_R.WR1END3->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_7_n_0 - 
wires: CLBLM_L_X36Y167/CLBLM_SW2A2 CLBLM_L_X36Y169/CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y169/CLBLM_M_AMUX CLBLM_L_X36Y170/CLBLM_NW2A2 DSP_R_X35Y165/DSP_0_B10 DSP_R_X35Y165/DSP_IMUX36_2 DSP_R_X35Y165/DSP_SW2A2_2 DSP_R_X35Y170/DSP_0_A10 DSP_R_X35Y170/DSP_IMUX21_2 DSP_R_X35Y170/DSP_NW2A2_0 INT_INTERFACE_R_X35Y167/INT_INTERFACE_IMUX36 INT_INTERFACE_R_X35Y167/INT_INTERFACE_SW2A2 INT_INTERFACE_R_X35Y170/INT_INTERFACE_NW2A2 INT_INTERFACE_R_X35Y172/INT_INTERFACE_IMUX21 INT_L_X36Y167/SW2A2 INT_L_X36Y168/SL1END2 INT_L_X36Y168/SW2BEG2 INT_L_X36Y169/LOGIC_OUTS_L20 INT_L_X36Y169/NW2BEG2 INT_L_X36Y169/SL1BEG2 INT_L_X36Y170/NW2A2 INT_R_X35Y167/IMUX36 INT_R_X35Y167/SW2END2 INT_R_X35Y170/NN2BEG2 INT_R_X35Y170/NW2END2 INT_R_X35Y171/NN2A2 INT_R_X35Y172/IMUX21 INT_R_X35Y172/NN2END2 VBRK_X89Y174/VBRK_SW2A2 VBRK_X89Y177/VBRK_NW2A2 
pips: CLBLM_L_X36Y169/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y165/DSP_R.DSP_IMUX36_2->DSP_0_B10 DSP_R_X35Y170/DSP_R.DSP_IMUX21_2->DSP_0_A10 INT_L_X36Y168/INT_L.SL1END2->>SW2BEG2 INT_L_X36Y169/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X36Y169/INT_L.LOGIC_OUTS_L20->>SL1BEG2 INT_R_X35Y167/INT_R.SW2END2->>IMUX36 INT_R_X35Y170/INT_R.NW2END2->>NN2BEG2 INT_R_X35Y172/INT_R.NN2END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_8_n_0 - 
wires: CLBLM_L_X34Y169/CLBLM_LOGIC_OUTS22 CLBLM_L_X34Y169/CLBLM_M_CMUX DSP_R_X35Y165/DSP_0_B9 DSP_R_X35Y165/DSP_IMUX18_2 DSP_R_X35Y170/DSP_0_A9 DSP_R_X35Y170/DSP_IMUX19_2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_IMUX18 INT_INTERFACE_R_X35Y172/INT_INTERFACE_IMUX19 INT_L_X34Y168/EL1BEG3 INT_L_X34Y169/EL1BEG_N3 INT_L_X34Y169/ER1BEG1 INT_L_X34Y169/LOGIC_OUTS_L22 INT_R_X35Y167/IMUX18 INT_R_X35Y167/SL1END3 INT_R_X35Y167/SR1BEG_S0 INT_R_X35Y168/EL1END3 INT_R_X35Y168/SL1BEG3 INT_R_X35Y169/ER1END1 INT_R_X35Y169/NR1BEG1 INT_R_X35Y170/NN2BEG1 INT_R_X35Y170/NR1END1 INT_R_X35Y171/NN2A1 INT_R_X35Y172/IMUX19 INT_R_X35Y172/NN2END1 
pips: CLBLM_L_X34Y169/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y165/DSP_R.DSP_IMUX18_2->DSP_0_B9 DSP_R_X35Y170/DSP_R.DSP_IMUX19_2->DSP_0_A9 INT_L_X34Y169/INT_L.LOGIC_OUTS_L22->>EL1BEG_N3 INT_L_X34Y169/INT_L.LOGIC_OUTS_L22->>ER1BEG1 INT_R_X35Y167/INT_R.SL1END3->>SR1BEG_S0 INT_R_X35Y167/INT_R.SR1BEG_S0->>IMUX18 INT_R_X35Y168/INT_R.EL1END3->>SL1BEG3 INT_R_X35Y169/INT_R.ER1END1->>NR1BEG1 INT_R_X35Y170/INT_R.NR1END1->>NN2BEG1 INT_R_X35Y172/INT_R.NN2END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_9_n_0 - 
wires: CLBLM_L_X36Y168/CLBLM_LOGIC_OUTS18 CLBLM_L_X36Y168/CLBLM_L_CMUX CLBLM_L_X36Y168/CLBLM_NW4A0 CLBLM_L_X36Y168/CLBLM_WR1END1 DSP_R_X35Y165/DSP_0_B8 DSP_R_X35Y165/DSP_IMUX22_2 DSP_R_X35Y165/DSP_NW4A0_3 DSP_R_X35Y165/DSP_WR1END1_3 DSP_R_X35Y170/DSP_0_A8 DSP_R_X35Y170/DSP_IMUX23_2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_IMUX22 INT_INTERFACE_R_X35Y168/INT_INTERFACE_NW4A0 INT_INTERFACE_R_X35Y168/INT_INTERFACE_WR1END1 INT_INTERFACE_R_X35Y172/INT_INTERFACE_IMUX23 INT_L_X34Y171/EL1BEG3 INT_L_X34Y171/NW6END_S0_0 INT_L_X34Y172/EL1BEG_N3 INT_L_X34Y172/NW6END0 INT_L_X36Y168/LOGIC_OUTS_L18 INT_L_X36Y168/NW6BEG0 INT_L_X36Y168/WR1BEG1 INT_R_X35Y167/BYP_ALT2 INT_R_X35Y167/BYP_BOUNCE2 INT_R_X35Y167/IMUX22 INT_R_X35Y167/SR1END1 INT_R_X35Y168/BYP_BOUNCE_N3_2 INT_R_X35Y168/NW6A0 INT_R_X35Y168/SR1BEG1 INT_R_X35Y168/WR1END1 INT_R_X35Y169/NW6B0 INT_R_X35Y170/NW6C0 INT_R_X35Y171/EL1END3 INT_R_X35Y171/NR1BEG3 INT_R_X35Y171/NW6D0 INT_R_X35Y172/IMUX23 INT_R_X35Y172/NR1END3 INT_R_X35Y172/NW6E0 VBRK_X89Y175/VBRK_NW4A0 VBRK_X89Y175/VBRK_WR1END1 
pips: CLBLM_L_X36Y168/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_R_X35Y165/DSP_R.DSP_IMUX22_2->DSP_0_B8 DSP_R_X35Y170/DSP_R.DSP_IMUX23_2->DSP_0_A8 INT_L_X34Y172/INT_L.NW6END0->>EL1BEG_N3 INT_L_X36Y168/INT_L.LOGIC_OUTS_L18->>NW6BEG0 INT_L_X36Y168/INT_L.LOGIC_OUTS_L18->>WR1BEG1 INT_R_X35Y167/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X35Y167/INT_R.BYP_BOUNCE2->>IMUX22 INT_R_X35Y167/INT_R.SR1END1->>BYP_ALT2 INT_R_X35Y168/INT_R.WR1END1->>SR1BEG1 INT_R_X35Y171/INT_R.EL1END3->>NR1BEG3 INT_R_X35Y172/INT_R.NR1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_10_n_0 - 
wires: CLBLM_L_X34Y168/CLBLM_LOGIC_OUTS22 CLBLM_L_X34Y168/CLBLM_M_CMUX DSP_R_X35Y165/DSP_0_B7 DSP_R_X35Y165/DSP_IMUX16_1 DSP_R_X35Y170/DSP_0_A7 DSP_R_X35Y170/DSP_IMUX17_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_IMUX16 INT_INTERFACE_R_X35Y171/INT_INTERFACE_IMUX17 INT_L_X34Y167/SE2A0 INT_L_X34Y168/LOGIC_OUTS_L22 INT_L_X34Y168/NE2BEG0 INT_L_X34Y168/SE2BEG0 INT_L_X34Y169/NE2A0 INT_R_X35Y166/IMUX16 INT_R_X35Y166/SL1END0 INT_R_X35Y167/SE2END0 INT_R_X35Y167/SL1BEG0 INT_R_X35Y168/NE2END_S3_0 INT_R_X35Y169/NE2END0 INT_R_X35Y169/NN2BEG0 INT_R_X35Y170/NN2A0 INT_R_X35Y170/NN2END_S2_0 INT_R_X35Y171/IMUX17 INT_R_X35Y171/NN2END0 
pips: CLBLM_L_X34Y168/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y165/DSP_R.DSP_IMUX16_1->DSP_0_B7 DSP_R_X35Y170/DSP_R.DSP_IMUX17_1->DSP_0_A7 INT_L_X34Y168/INT_L.LOGIC_OUTS_L22->>NE2BEG0 INT_L_X34Y168/INT_L.LOGIC_OUTS_L22->>SE2BEG0 INT_R_X35Y166/INT_R.SL1END0->>IMUX16 INT_R_X35Y167/INT_R.SE2END0->>SL1BEG0 INT_R_X35Y169/INT_R.NE2END0->>NN2BEG0 INT_R_X35Y171/INT_R.NN2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_11_n_0 - 
wires: CLBLM_L_X34Y168/CLBLM_LOGIC_OUTS20 CLBLM_L_X34Y168/CLBLM_M_AMUX DSP_R_X35Y165/DSP_0_B6 DSP_R_X35Y165/DSP_IMUX36_1 DSP_R_X35Y170/DSP_0_A6 DSP_R_X35Y170/DSP_IMUX21_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_IMUX36 INT_INTERFACE_R_X35Y171/INT_INTERFACE_IMUX21 INT_L_X34Y167/SE2A2 INT_L_X34Y168/LOGIC_OUTS_L20 INT_L_X34Y168/NE2BEG2 INT_L_X34Y168/SE2BEG2 INT_L_X34Y169/NE2A2 INT_R_X35Y166/IMUX36 INT_R_X35Y166/SL1END2 INT_R_X35Y167/SE2END2 INT_R_X35Y167/SL1BEG2 INT_R_X35Y169/NE2END2 INT_R_X35Y169/NN2BEG2 INT_R_X35Y170/NN2A2 INT_R_X35Y171/IMUX21 INT_R_X35Y171/NN2END2 
pips: CLBLM_L_X34Y168/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y165/DSP_R.DSP_IMUX36_1->DSP_0_B6 DSP_R_X35Y170/DSP_R.DSP_IMUX21_1->DSP_0_A6 INT_L_X34Y168/INT_L.LOGIC_OUTS_L20->>NE2BEG2 INT_L_X34Y168/INT_L.LOGIC_OUTS_L20->>SE2BEG2 INT_R_X35Y166/INT_R.SL1END2->>IMUX36 INT_R_X35Y167/INT_R.SE2END2->>SL1BEG2 INT_R_X35Y169/INT_R.NE2END2->>NN2BEG2 INT_R_X35Y171/INT_R.NN2END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_12_n_0 - 
wires: CLBLM_L_X34Y171/CLBLM_LOGIC_OUTS22 CLBLM_L_X34Y171/CLBLM_M_CMUX DSP_R_X35Y165/DSP_0_B5 DSP_R_X35Y165/DSP_IMUX18_1 DSP_R_X35Y170/DSP_0_A5 DSP_R_X35Y170/DSP_IMUX19_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_IMUX18 INT_INTERFACE_R_X35Y171/INT_INTERFACE_IMUX19 INT_L_X34Y165/ER1BEG1 INT_L_X34Y165/SS6END0 INT_L_X34Y166/SS6E0 INT_L_X34Y167/SS6D0 INT_L_X34Y168/SS6C0 INT_L_X34Y169/SS6B0 INT_L_X34Y170/SS6A0 INT_L_X34Y171/ER1BEG1 INT_L_X34Y171/LOGIC_OUTS_L22 INT_L_X34Y171/SS6BEG0 INT_R_X35Y165/ER1END1 INT_R_X35Y165/NR1BEG1 INT_R_X35Y166/IMUX18 INT_R_X35Y166/NR1END1 INT_R_X35Y171/ER1END1 INT_R_X35Y171/IMUX19 
pips: CLBLM_L_X34Y171/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y165/DSP_R.DSP_IMUX18_1->DSP_0_B5 DSP_R_X35Y170/DSP_R.DSP_IMUX19_1->DSP_0_A5 INT_L_X34Y165/INT_L.SS6END0->>ER1BEG1 INT_L_X34Y171/INT_L.LOGIC_OUTS_L22->>ER1BEG1 INT_L_X34Y171/INT_L.LOGIC_OUTS_L22->>SS6BEG0 INT_R_X35Y165/INT_R.ER1END1->>NR1BEG1 INT_R_X35Y166/INT_R.NR1END1->>IMUX18 INT_R_X35Y171/INT_R.ER1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_13_n_0 - 
wires: CLBLM_L_X34Y167/CLBLM_LOGIC_OUTS22 CLBLM_L_X34Y167/CLBLM_M_CMUX DSP_R_X35Y165/DSP_0_B4 DSP_R_X35Y165/DSP_IMUX38_1 DSP_R_X35Y170/DSP_0_A4 DSP_R_X35Y170/DSP_IMUX23_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_IMUX38 INT_INTERFACE_R_X35Y171/INT_INTERFACE_IMUX23 INT_L_X34Y166/EL1BEG3 INT_L_X34Y167/EL1BEG_N3 INT_L_X34Y167/LOGIC_OUTS_L22 INT_R_X35Y166/EL1END3 INT_R_X35Y166/IMUX38 INT_R_X35Y166/NR1BEG3 INT_R_X35Y167/NN2BEG3 INT_R_X35Y167/NR1END3 INT_R_X35Y168/NN2A3 INT_R_X35Y169/NN2BEG3 INT_R_X35Y169/NN2END3 INT_R_X35Y170/NN2A3 INT_R_X35Y171/IMUX23 INT_R_X35Y171/NN2END3 
pips: CLBLM_L_X34Y167/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y165/DSP_R.DSP_IMUX38_1->DSP_0_B4 DSP_R_X35Y170/DSP_R.DSP_IMUX23_1->DSP_0_A4 INT_L_X34Y167/INT_L.LOGIC_OUTS_L22->>EL1BEG_N3 INT_R_X35Y166/INT_R.EL1END3->>IMUX38 INT_R_X35Y166/INT_R.EL1END3->>NR1BEG3 INT_R_X35Y167/INT_R.NR1END3->>NN2BEG3 INT_R_X35Y169/INT_R.NN2END3->>NN2BEG3 INT_R_X35Y171/INT_R.NN2END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_14_n_0 - 
wires: CLBLM_L_X34Y168/CLBLM_EE2BEG0 CLBLM_R_X33Y168/CLBLM_EE2BEG0 CLBLM_R_X33Y168/CLBLM_LOGIC_OUTS18 CLBLM_R_X33Y168/CLBLM_L_CMUX DSP_R_X35Y165/DSP_0_B3 DSP_R_X35Y165/DSP_IMUX40_0 DSP_R_X35Y170/DSP_0_A3 DSP_R_X35Y170/DSP_IMUX17_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_IMUX40 INT_INTERFACE_R_X35Y170/INT_INTERFACE_IMUX17 INT_L_X34Y168/EE2A0 INT_R_X33Y168/EE2BEG0 INT_R_X33Y168/LOGIC_OUTS18 INT_R_X35Y165/IMUX40 INT_R_X35Y165/SS2END0 INT_R_X35Y166/SS2A0 INT_R_X35Y167/SL1END0 INT_R_X35Y167/SS2BEG0 INT_R_X35Y168/EE2END0 INT_R_X35Y168/NN2BEG0 INT_R_X35Y168/SL1BEG0 INT_R_X35Y169/NN2A0 INT_R_X35Y169/NN2END_S2_0 INT_R_X35Y170/IMUX17 INT_R_X35Y170/NN2END0 
pips: CLBLM_R_X33Y168/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_R_X35Y165/DSP_R.DSP_IMUX40_0->DSP_0_B3 DSP_R_X35Y170/DSP_R.DSP_IMUX17_0->DSP_0_A3 INT_R_X33Y168/INT_R.LOGIC_OUTS18->>EE2BEG0 INT_R_X35Y165/INT_R.SS2END0->>IMUX40 INT_R_X35Y167/INT_R.SL1END0->>SS2BEG0 INT_R_X35Y168/INT_R.EE2END0->>NN2BEG0 INT_R_X35Y168/INT_R.EE2END0->>SL1BEG0 INT_R_X35Y170/INT_R.NN2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_15_n_0 - 
wires: CLBLM_L_X36Y170/CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y170/CLBLM_M_AMUX CLBLM_L_X36Y171/CLBLM_NW2A2 DSP_R_X35Y165/DSP_0_B2 DSP_R_X35Y165/DSP_IMUX36_0 DSP_R_X35Y170/DSP_0_A2 DSP_R_X35Y170/DSP_IMUX21_0 DSP_R_X35Y170/DSP_NW2A2_1 INT_INTERFACE_R_X35Y165/INT_INTERFACE_IMUX36 INT_INTERFACE_R_X35Y170/INT_INTERFACE_IMUX21 INT_INTERFACE_R_X35Y171/INT_INTERFACE_NW2A2 INT_L_X36Y170/LOGIC_OUTS_L20 INT_L_X36Y170/NW2BEG2 INT_L_X36Y171/NW2A2 INT_R_X35Y165/IMUX36 INT_R_X35Y165/SL1END2 INT_R_X35Y166/SL1BEG2 INT_R_X35Y166/SS2END2 INT_R_X35Y167/SS2A2 INT_R_X35Y168/SS2BEG2 INT_R_X35Y168/SS2END2 INT_R_X35Y169/SS2A2 INT_R_X35Y170/IMUX21 INT_R_X35Y170/SR1END2 INT_R_X35Y170/SS2BEG2 INT_R_X35Y171/NW2END2 INT_R_X35Y171/SR1BEG2 VBRK_X89Y178/VBRK_NW2A2 
pips: CLBLM_L_X36Y170/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y165/DSP_R.DSP_IMUX36_0->DSP_0_B2 DSP_R_X35Y170/DSP_R.DSP_IMUX21_0->DSP_0_A2 INT_L_X36Y170/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_R_X35Y165/INT_R.SL1END2->>IMUX36 INT_R_X35Y166/INT_R.SS2END2->>SL1BEG2 INT_R_X35Y168/INT_R.SS2END2->>SS2BEG2 INT_R_X35Y170/INT_R.SR1END2->>IMUX21 INT_R_X35Y170/INT_R.SR1END2->>SS2BEG2 INT_R_X35Y171/INT_R.NW2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_16_n_0 - 
wires: CLBLM_L_X34Y170/CLBLM_LOGIC_OUTS22 CLBLM_L_X34Y170/CLBLM_M_CMUX CLBLM_L_X36Y165/CLBLM_WL1END3 CLBLM_L_X36Y166/CLBLM_SE4C0 DSP_R_X35Y165/DSP_0_B1 DSP_R_X35Y165/DSP_IMUX34_0 DSP_R_X35Y165/DSP_SE4C0_1 DSP_R_X35Y165/DSP_WL1END3_0 DSP_R_X35Y170/DSP_0_A1 DSP_R_X35Y170/DSP_IMUX19_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_IMUX34 INT_INTERFACE_R_X35Y165/INT_INTERFACE_WL1END3 INT_INTERFACE_R_X35Y166/INT_INTERFACE_SE4C0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_IMUX19 INT_L_X34Y170/ER1BEG1 INT_L_X34Y170/LOGIC_OUTS_L22 INT_L_X34Y170/SE6BEG0 INT_L_X36Y165/WL1BEG3 INT_L_X36Y166/SE6END0 INT_L_X36Y166/WL1BEG_N3 INT_R_X35Y165/IMUX34 INT_R_X35Y165/SR1BEG_S0 INT_R_X35Y165/WL1END3 INT_R_X35Y166/SE6E0 INT_R_X35Y166/WL1END_N1_3 INT_R_X35Y167/SE6D0 INT_R_X35Y168/SE6C0 INT_R_X35Y169/SE6B0 INT_R_X35Y170/ER1END1 INT_R_X35Y170/IMUX19 INT_R_X35Y170/SE6A0 VBRK_X89Y172/VBRK_WL1END3 VBRK_X89Y173/VBRK_SE4C0 
pips: CLBLM_L_X34Y170/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y165/DSP_R.DSP_IMUX34_0->DSP_0_B1 DSP_R_X35Y170/DSP_R.DSP_IMUX19_0->DSP_0_A1 INT_L_X34Y170/INT_L.LOGIC_OUTS_L22->>ER1BEG1 INT_L_X34Y170/INT_L.LOGIC_OUTS_L22->>SE6BEG0 INT_L_X36Y166/INT_L.SE6END0->>WL1BEG_N3 INT_R_X35Y165/INT_R.SR1BEG_S0->>IMUX34 INT_R_X35Y165/INT_R.WL1END3->>SR1BEG_S0 INT_R_X35Y170/INT_R.ER1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_17_n_0 - 
wires: CLBLM_L_X36Y165/CLBLM_SW2A2 CLBLM_L_X36Y167/CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y167/CLBLM_M_AMUX CLBLM_L_X36Y170/CLBLM_WR1END3 DSP_R_X35Y165/DSP_0_B0 DSP_R_X35Y165/DSP_IMUX22_0 DSP_R_X35Y165/DSP_SW2A2_0 DSP_R_X35Y170/DSP_0_A0 DSP_R_X35Y170/DSP_IMUX23_0 DSP_R_X35Y170/DSP_WR1END3_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_IMUX22 INT_INTERFACE_R_X35Y165/INT_INTERFACE_SW2A2 INT_INTERFACE_R_X35Y170/INT_INTERFACE_IMUX23 INT_INTERFACE_R_X35Y170/INT_INTERFACE_WR1END3 INT_L_X36Y165/SW2A2 INT_L_X36Y166/SL1END2 INT_L_X36Y166/SW2BEG2 INT_L_X36Y167/LOGIC_OUTS_L20 INT_L_X36Y167/NN2BEG2 INT_L_X36Y167/SL1BEG2 INT_L_X36Y168/NN2A2 INT_L_X36Y169/NN2END2 INT_L_X36Y169/NR1BEG2 INT_L_X36Y170/NR1END2 INT_L_X36Y170/WR1BEG3 INT_R_X35Y165/IMUX22 INT_R_X35Y165/SW2END2 INT_R_X35Y170/IMUX23 INT_R_X35Y170/WR1END3 VBRK_X89Y172/VBRK_SW2A2 VBRK_X89Y177/VBRK_WR1END3 
pips: CLBLM_L_X36Y167/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y165/DSP_R.DSP_IMUX22_0->DSP_0_B0 DSP_R_X35Y170/DSP_R.DSP_IMUX23_0->DSP_0_A0 INT_L_X36Y166/INT_L.SL1END2->>SW2BEG2 INT_L_X36Y167/INT_L.LOGIC_OUTS_L20->>NN2BEG2 INT_L_X36Y167/INT_L.LOGIC_OUTS_L20->>SL1BEG2 INT_L_X36Y169/INT_L.NN2END2->>NR1BEG2 INT_L_X36Y170/INT_L.NR1END2->>WR1BEG3 INT_R_X35Y165/INT_R.SW2END2->>IMUX22 INT_R_X35Y170/INT_R.WR1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__0_n_77 - 
wires: CLBLM_L_X34Y176/CLBLM_EL1BEG2 CLBLM_L_X34Y176/CLBLM_IMUX20 CLBLM_L_X34Y176/CLBLM_L_C2 CLBLM_L_X34Y176/CLBLM_NW4END3 CLBLM_R_X33Y176/CLBLM_EL1BEG2 CLBLM_R_X33Y176/CLBLM_NW4END3 DSP_R_X35Y170/DSP_1_P28 DSP_R_X35Y170/DSP_LOGIC_OUTS_B7_2 HCLK_L_X85Y182/HCLK_NW6C3 INT_INTERFACE_R_X35Y172/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y172/INT_INTERFACE_LOGIC_OUTS_B7 INT_L_X34Y172/NW6A3 INT_L_X34Y173/NW6B3 INT_L_X34Y174/NW6C3 INT_L_X34Y175/NW6D3 INT_L_X34Y176/EL1END2 INT_L_X34Y176/IMUX_L20 INT_L_X34Y176/NW6E3 INT_R_X33Y176/EL1BEG2 INT_R_X33Y176/NW6END3 INT_R_X35Y172/LOGIC_OUTS7 INT_R_X35Y172/NW6BEG3 
pips: CLBLM_L_X34Y176/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 DSP_R_X35Y170/DSP_R.DSP_1_P28->DSP_LOGIC_OUTS_B7_2 INT_INTERFACE_R_X35Y172/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X34Y176/INT_L.EL1END2->>IMUX_L20 INT_R_X33Y176/INT_R.NW6END3->>EL1BEG2 INT_R_X35Y172/INT_R.LOGIC_OUTS7->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_78 - 
wires: CLBLM_L_X34Y175/CLBLM_NW4END0 CLBLM_L_X34Y176/CLBLM_IMUX16 CLBLM_L_X34Y176/CLBLM_L_B3 CLBLM_L_X34Y176/CLBLM_NE2A0 CLBLM_R_X33Y175/CLBLM_NW4END0 CLBLM_R_X33Y176/CLBLM_NE2A0 DSP_R_X35Y170/DSP_1_P27 DSP_R_X35Y170/DSP_LOGIC_OUTS_B0_1 HCLK_L_X85Y182/HCLK_NW6D0 HCLK_R_X82Y182/HCLK_NW6END_S0_0 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS0 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS_B0 INT_L_X34Y171/NW6A0 INT_L_X34Y172/NW6B0 INT_L_X34Y173/NW6C0 INT_L_X34Y174/NW6D0 INT_L_X34Y175/NE2END_S3_0 INT_L_X34Y175/NW6E0 INT_L_X34Y176/IMUX_L16 INT_L_X34Y176/NE2END0 INT_R_X33Y174/NW6END_S0_0 INT_R_X33Y175/NE2BEG0 INT_R_X33Y175/NW6END0 INT_R_X33Y176/NE2A0 INT_R_X35Y171/LOGIC_OUTS0 INT_R_X35Y171/NW6BEG0 
pips: CLBLM_L_X34Y176/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 DSP_R_X35Y170/DSP_R.DSP_1_P27->DSP_LOGIC_OUTS_B0_1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B0->>INT_INTERFACE_LOGIC_OUTS0 INT_L_X34Y176/INT_L.NE2END0->>IMUX_L16 INT_R_X33Y175/INT_R.NW6END0->>NE2BEG0 INT_R_X35Y171/INT_R.LOGIC_OUTS0->>NW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_79 - 
wires: CLBLM_L_X34Y176/CLBLM_IMUX3 CLBLM_L_X34Y176/CLBLM_L_A2 DSP_R_X35Y170/DSP_1_P26 DSP_R_X35Y170/DSP_LOGIC_OUTS_B2_1 HCLK_R_X86Y182/HCLK_NN6C2 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS2 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS_B2 INT_L_X34Y176/IMUX_L3 INT_L_X34Y176/WL1END1 INT_R_X35Y171/LOGIC_OUTS2 INT_R_X35Y171/NN6BEG2 INT_R_X35Y172/NN6A2 INT_R_X35Y173/NN6B2 INT_R_X35Y174/NN6C2 INT_R_X35Y175/NN6D2 INT_R_X35Y176/NN6E2 INT_R_X35Y176/SR1END2 INT_R_X35Y176/WL1BEG1 INT_R_X35Y177/NN6END2 INT_R_X35Y177/SR1BEG2 
pips: CLBLM_L_X34Y176/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 DSP_R_X35Y170/DSP_R.DSP_1_P26->DSP_LOGIC_OUTS_B2_1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B2->>INT_INTERFACE_LOGIC_OUTS2 INT_L_X34Y176/INT_L.WL1END1->>IMUX_L3 INT_R_X35Y171/INT_R.LOGIC_OUTS2->>NN6BEG2 INT_R_X35Y176/INT_R.SR1END2->>WL1BEG1 INT_R_X35Y177/INT_R.NN6END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_80 - 
wires: CLBLM_L_X34Y175/CLBLM_EL1BEG3 CLBLM_L_X34Y175/CLBLM_IMUX37 CLBLM_L_X34Y175/CLBLM_L_D4 CLBLM_L_X34Y175/CLBLM_NW4END1 CLBLM_R_X33Y175/CLBLM_EL1BEG3 CLBLM_R_X33Y175/CLBLM_NW4END1 DSP_R_X35Y170/DSP_1_P25 DSP_R_X35Y170/DSP_LOGIC_OUTS_B5_1 HCLK_L_X85Y182/HCLK_NW6D1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS5 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS_B5 INT_L_X34Y171/NW6A1 INT_L_X34Y172/NW6B1 INT_L_X34Y173/NW6C1 INT_L_X34Y174/NW6D1 INT_L_X34Y175/EL1END3 INT_L_X34Y175/IMUX_L37 INT_L_X34Y175/NW6E1 INT_R_X33Y175/EL1BEG3 INT_R_X33Y175/NL1BEG0 INT_R_X33Y175/NL1END_S3_0 INT_R_X33Y175/NW6END1 INT_R_X33Y176/EL1BEG_N3 INT_R_X33Y176/NL1END0 INT_R_X35Y171/LOGIC_OUTS5 INT_R_X35Y171/NW6BEG1 
pips: CLBLM_L_X34Y175/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 DSP_R_X35Y170/DSP_R.DSP_1_P25->DSP_LOGIC_OUTS_B5_1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B5->>INT_INTERFACE_LOGIC_OUTS5 INT_L_X34Y175/INT_L.EL1END3->>IMUX_L37 INT_R_X33Y175/INT_R.NW6END1->>NL1BEG0 INT_R_X33Y176/INT_R.NL1END0->>EL1BEG_N3 INT_R_X35Y171/INT_R.LOGIC_OUTS5->>NW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_81 - 
wires: CLBLM_L_X34Y175/CLBLM_IMUX20 CLBLM_L_X34Y175/CLBLM_L_C2 DSP_R_X35Y170/DSP_1_P24 DSP_R_X35Y170/DSP_LOGIC_OUTS_B7_1 HCLK_L_X85Y182/HCLK_NN2A2 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS_B7 INT_L_X34Y172/NL1BEG2 INT_L_X34Y172/NW2END3 INT_L_X34Y173/NL1END2 INT_L_X34Y173/NN2BEG2 INT_L_X34Y174/NN2A2 INT_L_X34Y175/IMUX_L20 INT_L_X34Y175/NN2END2 INT_R_X35Y171/LOGIC_OUTS7 INT_R_X35Y171/NW2BEG3 INT_R_X35Y172/NW2A3 
pips: CLBLM_L_X34Y175/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 DSP_R_X35Y170/DSP_R.DSP_1_P24->DSP_LOGIC_OUTS_B7_1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X34Y172/INT_L.NW2END3->>NL1BEG2 INT_L_X34Y173/INT_L.NL1END2->>NN2BEG2 INT_L_X34Y175/INT_L.NN2END2->>IMUX_L20 INT_R_X35Y171/INT_R.LOGIC_OUTS7->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_82 - 
wires: CLBLM_L_X34Y174/CLBLM_NW4END0 CLBLM_L_X34Y175/CLBLM_IMUX16 CLBLM_L_X34Y175/CLBLM_L_B3 CLBLM_L_X34Y175/CLBLM_NE2A0 CLBLM_R_X33Y174/CLBLM_NW4END0 CLBLM_R_X33Y175/CLBLM_NE2A0 DSP_R_X35Y170/DSP_1_P23 DSP_R_X35Y170/DSP_LOGIC_OUTS_B0_0 HCLK_L_X85Y182/HCLK_NE2END_S3_0 HCLK_R_X82Y182/HCLK_NE2BEG0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS_B0 INT_L_X34Y170/NW6A0 INT_L_X34Y171/NW6B0 INT_L_X34Y172/NW6C0 INT_L_X34Y173/NW6D0 INT_L_X34Y174/NE2END_S3_0 INT_L_X34Y174/NW6E0 INT_L_X34Y175/IMUX_L16 INT_L_X34Y175/NE2END0 INT_R_X33Y173/NW6END_S0_0 INT_R_X33Y174/NE2BEG0 INT_R_X33Y174/NW6END0 INT_R_X33Y175/NE2A0 INT_R_X35Y170/LOGIC_OUTS0 INT_R_X35Y170/NW6BEG0 
pips: CLBLM_L_X34Y175/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 DSP_R_X35Y170/DSP_R.DSP_1_P23->DSP_LOGIC_OUTS_B0_0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B0->>INT_INTERFACE_LOGIC_OUTS0 INT_L_X34Y175/INT_L.NE2END0->>IMUX_L16 INT_R_X33Y174/INT_R.NW6END0->>NE2BEG0 INT_R_X35Y170/INT_R.LOGIC_OUTS0->>NW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_83 - 
wires: CLBLM_L_X34Y174/CLBLM_NW4END2 CLBLM_L_X34Y175/CLBLM_IMUX5 CLBLM_L_X34Y175/CLBLM_L_A6 CLBLM_L_X34Y175/CLBLM_NE2A2 CLBLM_R_X33Y174/CLBLM_NW4END2 CLBLM_R_X33Y175/CLBLM_NE2A2 DSP_R_X35Y170/DSP_1_P22 DSP_R_X35Y170/DSP_LOGIC_OUTS_B2_0 HCLK_R_X82Y182/HCLK_NE2BEG2 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS2 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS_B2 INT_L_X34Y170/NW6A2 INT_L_X34Y171/NW6B2 INT_L_X34Y172/NW6C2 INT_L_X34Y173/NW6D2 INT_L_X34Y174/NW6E2 INT_L_X34Y175/IMUX_L5 INT_L_X34Y175/NE2END2 INT_R_X33Y174/NE2BEG2 INT_R_X33Y174/NW6END2 INT_R_X33Y175/NE2A2 INT_R_X35Y170/LOGIC_OUTS2 INT_R_X35Y170/NW6BEG2 
pips: CLBLM_L_X34Y175/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 DSP_R_X35Y170/DSP_R.DSP_1_P22->DSP_LOGIC_OUTS_B2_0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B2->>INT_INTERFACE_LOGIC_OUTS2 INT_L_X34Y175/INT_L.NE2END2->>IMUX_L5 INT_R_X33Y174/INT_R.NW6END2->>NE2BEG2 INT_R_X35Y170/INT_R.LOGIC_OUTS2->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_84 - 
wires: CLBLM_L_X34Y174/CLBLM_EL1BEG3 CLBLM_L_X34Y174/CLBLM_IMUX37 CLBLM_L_X34Y174/CLBLM_L_D4 CLBLM_L_X34Y174/CLBLM_NW4END1 CLBLM_R_X33Y174/CLBLM_EL1BEG3 CLBLM_R_X33Y174/CLBLM_NW4END1 DSP_R_X35Y170/DSP_1_P21 DSP_R_X35Y170/DSP_LOGIC_OUTS_B5_0 HCLK_R_X82Y182/HCLK_EL1BEG3 HCLK_R_X82Y182/HCLK_NL1BEG0 HCLK_R_X82Y182/HCLK_NL1END_S3_0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS5 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS_B5 INT_L_X34Y170/NW6A1 INT_L_X34Y171/NW6B1 INT_L_X34Y172/NW6C1 INT_L_X34Y173/NW6D1 INT_L_X34Y174/EL1END3 INT_L_X34Y174/IMUX_L37 INT_L_X34Y174/NW6E1 INT_R_X33Y174/EL1BEG3 INT_R_X33Y174/NL1BEG0 INT_R_X33Y174/NL1END_S3_0 INT_R_X33Y174/NW6END1 INT_R_X33Y175/EL1BEG_N3 INT_R_X33Y175/NL1END0 INT_R_X35Y170/LOGIC_OUTS5 INT_R_X35Y170/NW6BEG1 
pips: CLBLM_L_X34Y174/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 DSP_R_X35Y170/DSP_R.DSP_1_P21->DSP_LOGIC_OUTS_B5_0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B5->>INT_INTERFACE_LOGIC_OUTS5 INT_L_X34Y174/INT_L.EL1END3->>IMUX_L37 INT_R_X33Y174/INT_R.NW6END1->>NL1BEG0 INT_R_X33Y175/INT_R.NL1END0->>EL1BEG_N3 INT_R_X35Y170/INT_R.LOGIC_OUTS5->>NW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_85 - 
wires: CLBLM_L_X34Y174/CLBLM_EL1BEG2 CLBLM_L_X34Y174/CLBLM_IMUX20 CLBLM_L_X34Y174/CLBLM_L_C2 CLBLM_L_X34Y174/CLBLM_NW4END3 CLBLM_R_X33Y174/CLBLM_EL1BEG2 CLBLM_R_X33Y174/CLBLM_NW4END3 DSP_R_X35Y170/DSP_1_P20 DSP_R_X35Y170/DSP_LOGIC_OUTS_B7_0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS_B7 INT_L_X34Y170/NW6A3 INT_L_X34Y171/NW6B3 INT_L_X34Y172/NW6C3 INT_L_X34Y173/NW6D3 INT_L_X34Y174/EL1END2 INT_L_X34Y174/IMUX_L20 INT_L_X34Y174/NW6E3 INT_R_X33Y174/EL1BEG2 INT_R_X33Y174/NW6END3 INT_R_X35Y170/LOGIC_OUTS7 INT_R_X35Y170/NW6BEG3 
pips: CLBLM_L_X34Y174/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 DSP_R_X35Y170/DSP_R.DSP_1_P20->DSP_LOGIC_OUTS_B7_0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X34Y174/INT_L.EL1END2->>IMUX_L20 INT_R_X33Y174/INT_R.NW6END3->>EL1BEG2 INT_R_X35Y170/INT_R.LOGIC_OUTS7->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_86 - 
wires: CLBLM_L_X34Y174/CLBLM_IMUX19 CLBLM_L_X34Y174/CLBLM_L_B2 DSP_R_X35Y170/DSP_1_P19 DSP_R_X35Y170/DSP_LOGIC_OUTS_B4_4 INT_INTERFACE_R_X35Y174/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y174/INT_INTERFACE_LOGIC_OUTS_B4 INT_L_X34Y174/IMUX_L19 INT_L_X34Y174/WR1END1 INT_R_X35Y174/LOGIC_OUTS4 INT_R_X35Y174/WR1BEG1 
pips: CLBLM_L_X34Y174/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 DSP_R_X35Y170/DSP_R.DSP_1_P19->DSP_LOGIC_OUTS_B4_4 INT_INTERFACE_R_X35Y174/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X34Y174/INT_L.WR1END1->>IMUX_L19 INT_R_X35Y174/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_87 - 
wires: CLBLM_L_X34Y174/CLBLM_IMUX3 CLBLM_L_X34Y174/CLBLM_L_A2 DSP_R_X35Y170/DSP_1_P18 DSP_R_X35Y170/DSP_LOGIC_OUTS_B6_4 INT_INTERFACE_R_X35Y174/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y174/INT_INTERFACE_LOGIC_OUTS_B6 INT_L_X34Y174/IMUX_L3 INT_L_X34Y174/WL1END1 INT_R_X35Y174/LOGIC_OUTS6 INT_R_X35Y174/WL1BEG1 
pips: CLBLM_L_X34Y174/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 DSP_R_X35Y170/DSP_R.DSP_1_P18->DSP_LOGIC_OUTS_B6_4 INT_INTERFACE_R_X35Y174/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X34Y174/INT_L.WL1END1->>IMUX_L3 INT_R_X35Y174/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_88 - 
wires: CLBLM_L_X34Y173/CLBLM_IMUX42 CLBLM_L_X34Y173/CLBLM_L_D6 DSP_R_X35Y170/DSP_1_P17 DSP_R_X35Y170/DSP_LOGIC_OUTS_B1_4 INT_INTERFACE_R_X35Y174/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y174/INT_INTERFACE_LOGIC_OUTS_B1 INT_L_X34Y173/IMUX_L42 INT_L_X34Y173/SW2END1 INT_R_X35Y173/SW2A1 INT_R_X35Y174/LOGIC_OUTS1 INT_R_X35Y174/SW2BEG1 
pips: CLBLM_L_X34Y173/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 DSP_R_X35Y170/DSP_R.DSP_1_P17->DSP_LOGIC_OUTS_B1_4 INT_INTERFACE_R_X35Y174/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X34Y173/INT_L.SW2END1->>IMUX_L42 INT_R_X35Y174/INT_R.LOGIC_OUTS1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_89 - 
wires: CLBLM_L_X34Y173/CLBLM_IMUX23 CLBLM_L_X34Y173/CLBLM_L_C3 DSP_R_X35Y170/DSP_1_P16 DSP_R_X35Y170/DSP_LOGIC_OUTS_B3_4 INT_INTERFACE_R_X35Y174/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y174/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X34Y173/IMUX_L23 INT_L_X34Y173/SW2END3 INT_L_X34Y174/SW2END_N0_3 INT_R_X35Y173/SW2A3 INT_R_X35Y174/LOGIC_OUTS3 INT_R_X35Y174/SW2BEG3 
pips: CLBLM_L_X34Y173/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 DSP_R_X35Y170/DSP_R.DSP_1_P16->DSP_LOGIC_OUTS_B3_4 INT_INTERFACE_R_X35Y174/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X34Y173/INT_L.SW2END3->>IMUX_L23 INT_R_X35Y174/INT_R.LOGIC_OUTS3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_90 - 
wires: CLBLM_L_X34Y173/CLBLM_IMUX19 CLBLM_L_X34Y173/CLBLM_L_B2 DSP_R_X35Y170/DSP_1_P15 DSP_R_X35Y170/DSP_LOGIC_OUTS_B4_3 INT_INTERFACE_R_X35Y173/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y173/INT_INTERFACE_LOGIC_OUTS_B4 INT_L_X34Y173/IMUX_L19 INT_L_X34Y173/WR1END1 INT_R_X35Y173/LOGIC_OUTS4 INT_R_X35Y173/WR1BEG1 
pips: CLBLM_L_X34Y173/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 DSP_R_X35Y170/DSP_R.DSP_1_P15->DSP_LOGIC_OUTS_B4_3 INT_INTERFACE_R_X35Y173/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X34Y173/INT_L.WR1END1->>IMUX_L19 INT_R_X35Y173/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_91 - 
wires: CLBLM_L_X34Y173/CLBLM_IMUX3 CLBLM_L_X34Y173/CLBLM_L_A2 DSP_R_X35Y170/DSP_1_P14 DSP_R_X35Y170/DSP_LOGIC_OUTS_B6_3 INT_INTERFACE_R_X35Y173/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y173/INT_INTERFACE_LOGIC_OUTS_B6 INT_L_X34Y173/IMUX_L3 INT_L_X34Y173/WL1END1 INT_R_X35Y173/LOGIC_OUTS6 INT_R_X35Y173/WL1BEG1 
pips: CLBLM_L_X34Y173/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 DSP_R_X35Y170/DSP_R.DSP_1_P14->DSP_LOGIC_OUTS_B6_3 INT_INTERFACE_R_X35Y173/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X34Y173/INT_L.WL1END1->>IMUX_L3 INT_R_X35Y173/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_92 - 
wires: CLBLM_L_X34Y172/CLBLM_IMUX42 CLBLM_L_X34Y172/CLBLM_L_D6 DSP_R_X35Y170/DSP_1_P13 DSP_R_X35Y170/DSP_LOGIC_OUTS_B1_3 INT_INTERFACE_R_X35Y173/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y173/INT_INTERFACE_LOGIC_OUTS_B1 INT_L_X34Y172/IMUX_L42 INT_L_X34Y172/SW2END1 INT_R_X35Y172/SW2A1 INT_R_X35Y173/LOGIC_OUTS1 INT_R_X35Y173/SW2BEG1 
pips: CLBLM_L_X34Y172/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 DSP_R_X35Y170/DSP_R.DSP_1_P13->DSP_LOGIC_OUTS_B1_3 INT_INTERFACE_R_X35Y173/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X34Y172/INT_L.SW2END1->>IMUX_L42 INT_R_X35Y173/INT_R.LOGIC_OUTS1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_93 - 
wires: CLBLM_L_X34Y172/CLBLM_IMUX23 CLBLM_L_X34Y172/CLBLM_L_C3 DSP_R_X35Y170/DSP_1_P12 DSP_R_X35Y170/DSP_LOGIC_OUTS_B3_3 INT_INTERFACE_R_X35Y173/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y173/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X34Y172/IMUX_L23 INT_L_X34Y172/SW2END3 INT_L_X34Y173/SW2END_N0_3 INT_R_X35Y172/SW2A3 INT_R_X35Y173/LOGIC_OUTS3 INT_R_X35Y173/SW2BEG3 
pips: CLBLM_L_X34Y172/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 DSP_R_X35Y170/DSP_R.DSP_1_P12->DSP_LOGIC_OUTS_B3_3 INT_INTERFACE_R_X35Y173/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X34Y172/INT_L.SW2END3->>IMUX_L23 INT_R_X35Y173/INT_R.LOGIC_OUTS3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_94 - 
wires: CLBLM_L_X34Y172/CLBLM_IMUX19 CLBLM_L_X34Y172/CLBLM_L_B2 DSP_R_X35Y170/DSP_1_P11 DSP_R_X35Y170/DSP_LOGIC_OUTS_B4_2 INT_INTERFACE_R_X35Y172/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y172/INT_INTERFACE_LOGIC_OUTS_B4 INT_L_X34Y172/IMUX_L19 INT_L_X34Y172/WR1END1 INT_R_X35Y172/LOGIC_OUTS4 INT_R_X35Y172/WR1BEG1 
pips: CLBLM_L_X34Y172/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 DSP_R_X35Y170/DSP_R.DSP_1_P11->DSP_LOGIC_OUTS_B4_2 INT_INTERFACE_R_X35Y172/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X34Y172/INT_L.WR1END1->>IMUX_L19 INT_R_X35Y172/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_95 - 
wires: CLBLM_L_X34Y172/CLBLM_IMUX3 CLBLM_L_X34Y172/CLBLM_L_A2 DSP_R_X35Y170/DSP_1_P10 DSP_R_X35Y170/DSP_LOGIC_OUTS_B6_2 INT_INTERFACE_R_X35Y172/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y172/INT_INTERFACE_LOGIC_OUTS_B6 INT_L_X34Y172/IMUX_L3 INT_L_X34Y172/WL1END1 INT_R_X35Y172/LOGIC_OUTS6 INT_R_X35Y172/WL1BEG1 
pips: CLBLM_L_X34Y172/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 DSP_R_X35Y170/DSP_R.DSP_1_P10->DSP_LOGIC_OUTS_B6_2 INT_INTERFACE_R_X35Y172/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X34Y172/INT_L.WL1END1->>IMUX_L3 INT_R_X35Y172/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_96 - 
wires: CLBLM_L_X34Y171/CLBLM_IMUX42 CLBLM_L_X34Y171/CLBLM_L_D6 DSP_R_X35Y170/DSP_1_P9 DSP_R_X35Y170/DSP_LOGIC_OUTS_B1_2 INT_INTERFACE_R_X35Y172/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y172/INT_INTERFACE_LOGIC_OUTS_B1 INT_L_X34Y171/IMUX_L42 INT_L_X34Y171/SW2END1 INT_R_X35Y171/SW2A1 INT_R_X35Y172/LOGIC_OUTS1 INT_R_X35Y172/SW2BEG1 
pips: CLBLM_L_X34Y171/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 DSP_R_X35Y170/DSP_R.DSP_1_P9->DSP_LOGIC_OUTS_B1_2 INT_INTERFACE_R_X35Y172/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X34Y171/INT_L.SW2END1->>IMUX_L42 INT_R_X35Y172/INT_R.LOGIC_OUTS1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_97 - 
wires: CLBLM_L_X34Y171/CLBLM_IMUX23 CLBLM_L_X34Y171/CLBLM_L_C3 DSP_R_X35Y170/DSP_1_P8 DSP_R_X35Y170/DSP_LOGIC_OUTS_B3_2 INT_INTERFACE_R_X35Y172/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y172/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X34Y171/IMUX_L23 INT_L_X34Y171/SW2END3 INT_L_X34Y172/SW2END_N0_3 INT_R_X35Y171/SW2A3 INT_R_X35Y172/LOGIC_OUTS3 INT_R_X35Y172/SW2BEG3 
pips: CLBLM_L_X34Y171/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 DSP_R_X35Y170/DSP_R.DSP_1_P8->DSP_LOGIC_OUTS_B3_2 INT_INTERFACE_R_X35Y172/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X34Y171/INT_L.SW2END3->>IMUX_L23 INT_R_X35Y172/INT_R.LOGIC_OUTS3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_98 - 
wires: CLBLM_L_X34Y171/CLBLM_IMUX19 CLBLM_L_X34Y171/CLBLM_L_B2 DSP_R_X35Y170/DSP_1_P7 DSP_R_X35Y170/DSP_LOGIC_OUTS_B4_1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS_B4 INT_L_X34Y171/IMUX_L19 INT_L_X34Y171/WR1END1 INT_R_X35Y171/LOGIC_OUTS4 INT_R_X35Y171/WR1BEG1 
pips: CLBLM_L_X34Y171/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 DSP_R_X35Y170/DSP_R.DSP_1_P7->DSP_LOGIC_OUTS_B4_1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X34Y171/INT_L.WR1END1->>IMUX_L19 INT_R_X35Y171/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_99 - 
wires: CLBLM_L_X34Y171/CLBLM_IMUX3 CLBLM_L_X34Y171/CLBLM_L_A2 DSP_R_X35Y170/DSP_1_P6 DSP_R_X35Y170/DSP_LOGIC_OUTS_B6_1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS_B6 INT_L_X34Y171/IMUX_L3 INT_L_X34Y171/WL1END1 INT_R_X35Y171/LOGIC_OUTS6 INT_R_X35Y171/WL1BEG1 
pips: CLBLM_L_X34Y171/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 DSP_R_X35Y170/DSP_R.DSP_1_P6->DSP_LOGIC_OUTS_B6_1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X34Y171/INT_L.WL1END1->>IMUX_L3 INT_R_X35Y171/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_100 - 
wires: CLBLM_L_X34Y170/CLBLM_IMUX42 CLBLM_L_X34Y170/CLBLM_L_D6 DSP_R_X35Y170/DSP_1_P5 DSP_R_X35Y170/DSP_LOGIC_OUTS_B1_1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS_B1 INT_L_X34Y170/IMUX_L42 INT_L_X34Y170/SW2END1 INT_R_X35Y170/SW2A1 INT_R_X35Y171/LOGIC_OUTS1 INT_R_X35Y171/SW2BEG1 
pips: CLBLM_L_X34Y170/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 DSP_R_X35Y170/DSP_R.DSP_1_P5->DSP_LOGIC_OUTS_B1_1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X34Y170/INT_L.SW2END1->>IMUX_L42 INT_R_X35Y171/INT_R.LOGIC_OUTS1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_101 - 
wires: CLBLM_L_X34Y170/CLBLM_IMUX23 CLBLM_L_X34Y170/CLBLM_L_C3 DSP_R_X35Y170/DSP_1_P4 DSP_R_X35Y170/DSP_LOGIC_OUTS_B3_1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y171/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X34Y170/IMUX_L23 INT_L_X34Y170/SW2END3 INT_L_X34Y171/SW2END_N0_3 INT_R_X35Y170/SW2A3 INT_R_X35Y171/LOGIC_OUTS3 INT_R_X35Y171/SW2BEG3 
pips: CLBLM_L_X34Y170/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 DSP_R_X35Y170/DSP_R.DSP_1_P4->DSP_LOGIC_OUTS_B3_1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X34Y170/INT_L.SW2END3->>IMUX_L23 INT_R_X35Y171/INT_R.LOGIC_OUTS3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_102 - 
wires: CLBLM_L_X34Y170/CLBLM_IMUX19 CLBLM_L_X34Y170/CLBLM_L_B2 DSP_R_X35Y170/DSP_1_P3 DSP_R_X35Y170/DSP_LOGIC_OUTS_B4_0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS_B4 INT_L_X34Y170/IMUX_L19 INT_L_X34Y170/WR1END1 INT_R_X35Y170/LOGIC_OUTS4 INT_R_X35Y170/WR1BEG1 
pips: CLBLM_L_X34Y170/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 DSP_R_X35Y170/DSP_R.DSP_1_P3->DSP_LOGIC_OUTS_B4_0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X34Y170/INT_L.WR1END1->>IMUX_L19 INT_R_X35Y170/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_103 - 
wires: CLBLM_L_X34Y170/CLBLM_IMUX3 CLBLM_L_X34Y170/CLBLM_L_A2 DSP_R_X35Y170/DSP_1_P2 DSP_R_X35Y170/DSP_LOGIC_OUTS_B6_0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS_B6 INT_L_X34Y170/IMUX_L3 INT_L_X34Y170/WL1END1 INT_R_X35Y170/LOGIC_OUTS6 INT_R_X35Y170/WL1BEG1 
pips: CLBLM_L_X34Y170/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 DSP_R_X35Y170/DSP_R.DSP_1_P2->DSP_LOGIC_OUTS_B6_0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X34Y170/INT_L.WL1END1->>IMUX_L3 INT_R_X35Y170/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_104 - 
wires: CLBLM_L_X34Y169/CLBLM_IMUX42 CLBLM_L_X34Y169/CLBLM_L_D6 DSP_R_X35Y170/DSP_1_P1 DSP_R_X35Y170/DSP_LOGIC_OUTS_B1_0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS_B1 INT_L_X34Y169/IMUX_L42 INT_L_X34Y169/SW2END1 INT_R_X35Y169/SW2A1 INT_R_X35Y170/LOGIC_OUTS1 INT_R_X35Y170/SW2BEG1 
pips: CLBLM_L_X34Y169/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 DSP_R_X35Y170/DSP_R.DSP_1_P1->DSP_LOGIC_OUTS_B1_0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X34Y169/INT_L.SW2END1->>IMUX_L42 INT_R_X35Y170/INT_R.LOGIC_OUTS1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__0_n_105 - 
wires: CLBLM_L_X34Y169/CLBLM_IMUX23 CLBLM_L_X34Y169/CLBLM_L_C3 DSP_R_X35Y170/DSP_1_P0 DSP_R_X35Y170/DSP_LOGIC_OUTS_B3_0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y170/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X34Y169/IMUX_L23 INT_L_X34Y169/SW2END3 INT_L_X34Y170/SW2END_N0_3 INT_R_X35Y169/SW2A3 INT_R_X35Y170/LOGIC_OUTS3 INT_R_X35Y170/SW2BEG3 
pips: CLBLM_L_X34Y169/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 DSP_R_X35Y170/DSP_R.DSP_1_P0->DSP_LOGIC_OUTS_B3_0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X34Y169/INT_L.SW2END3->>IMUX_L23 INT_R_X35Y170/INT_R.LOGIC_OUTS3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0_i_1__0_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y167/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X38Y171/INT_INTERFACE_NW4END1 BRAM_L_X38Y165/BRAM_WW2END1_2 BRAM_L_X38Y170/BRAM_NW4END1_1 CLBLM_L_X36Y167/CLBLM_WW2END1 CLBLM_L_X36Y171/CLBLM_WW2END0 CLBLM_R_X37Y167/CLBLM_WW2END1 CLBLM_R_X37Y171/CLBLM_NW4END1 CLBLM_R_X39Y167/CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y167/CLBLM_M_B DSP_R_X35Y165/DSP_1_B11 DSP_R_X35Y165/DSP_IMUX8_2 DSP_R_X35Y165/DSP_WW2END1_2 DSP_R_X35Y170/DSP_1_B11 DSP_R_X35Y170/DSP_IMUX8_2 DSP_R_X35Y170/DSP_WW2END0_1 INT_INTERFACE_R_X35Y167/INT_INTERFACE_IMUX8 INT_INTERFACE_R_X35Y167/INT_INTERFACE_WW2END1 INT_INTERFACE_R_X35Y171/INT_INTERFACE_WW2END0 INT_INTERFACE_R_X35Y172/INT_INTERFACE_IMUX8 INT_L_X36Y167/WW2A1 INT_L_X36Y171/WW2A0 INT_L_X38Y167/NW6A1 INT_L_X38Y167/WW2A1 INT_L_X38Y168/NW6B1 INT_L_X38Y169/NW6C1 INT_L_X38Y170/NW6D1 INT_L_X38Y171/NW6E1 INT_R_X35Y167/FAN_ALT7 INT_R_X35Y167/FAN_BOUNCE7 INT_R_X35Y167/IMUX8 INT_R_X35Y167/WW2END1 INT_R_X35Y171/NL1BEG0 INT_R_X35Y171/NL1END_S3_0 INT_R_X35Y171/WW2END0 INT_R_X35Y172/IMUX8 INT_R_X35Y172/NL1END0 INT_R_X37Y167/WW2BEG1 INT_R_X37Y167/WW2END1 INT_R_X37Y171/NW6END1 INT_R_X37Y171/WW2BEG0 INT_R_X39Y167/LOGIC_OUTS13 INT_R_X39Y167/NW6BEG1 INT_R_X39Y167/WW2BEG1 VBRK_X89Y174/VBRK_WW2END1 VBRK_X89Y178/VBRK_WW2END0 
pips: CLBLM_R_X39Y167/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 DSP_R_X35Y165/DSP_R.DSP_IMUX8_2->DSP_1_B11 DSP_R_X35Y170/DSP_R.DSP_IMUX8_2->DSP_1_B11 INT_R_X35Y167/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X35Y167/INT_R.FAN_BOUNCE7->>IMUX8 INT_R_X35Y167/INT_R.WW2END1->>FAN_ALT7 INT_R_X35Y171/INT_R.WW2END0->>NL1BEG0 INT_R_X35Y172/INT_R.NL1END0->>IMUX8 INT_R_X37Y167/INT_R.WW2END1->>WW2BEG1 INT_R_X37Y171/INT_R.NW6END1->>WW2BEG0 INT_R_X39Y167/INT_R.LOGIC_OUTS13->>NW6BEG1 INT_R_X39Y167/INT_R.LOGIC_OUTS13->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_2__0_n_0 - 
wires: CLBLM_L_X34Y172/CLBLM_LOGIC_OUTS22 CLBLM_L_X34Y172/CLBLM_M_CMUX DSP_R_X35Y165/DSP_1_B10 DSP_R_X35Y165/DSP_IMUX44_2 DSP_R_X35Y170/DSP_1_B10 DSP_R_X35Y170/DSP_IMUX44_2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_IMUX44 INT_INTERFACE_R_X35Y172/INT_INTERFACE_IMUX44 INT_L_X34Y172/ER1BEG1 INT_L_X34Y172/LOGIC_OUTS_L22 INT_R_X35Y167/IMUX44 INT_R_X35Y167/SS2END2 INT_R_X35Y168/SS2A2 INT_R_X35Y169/SR1END2 INT_R_X35Y169/SS2BEG2 INT_R_X35Y170/SR1BEG2 INT_R_X35Y170/SS2END1 INT_R_X35Y171/SS2A1 INT_R_X35Y172/BYP_ALT4 INT_R_X35Y172/BYP_BOUNCE4 INT_R_X35Y172/ER1END1 INT_R_X35Y172/IMUX44 INT_R_X35Y172/SS2BEG1 
pips: CLBLM_L_X34Y172/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y165/DSP_R.DSP_IMUX44_2->DSP_1_B10 DSP_R_X35Y170/DSP_R.DSP_IMUX44_2->DSP_1_B10 INT_L_X34Y172/INT_L.LOGIC_OUTS_L22->>ER1BEG1 INT_R_X35Y167/INT_R.SS2END2->>IMUX44 INT_R_X35Y169/INT_R.SR1END2->>SS2BEG2 INT_R_X35Y170/INT_R.SS2END1->>SR1BEG2 INT_R_X35Y172/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X35Y172/INT_R.BYP_BOUNCE4->>IMUX44 INT_R_X35Y172/INT_R.ER1END1->>BYP_ALT4 INT_R_X35Y172/INT_R.ER1END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_3__0_n_0 - 
wires: CLBLM_L_X36Y171/CLBLM_LOGIC_OUTS22 CLBLM_L_X36Y171/CLBLM_M_CMUX CLBLM_L_X36Y171/CLBLM_SW4A0 CLBLM_L_X36Y172/CLBLM_WR1END1 DSP_R_X35Y165/DSP_1_B9 DSP_R_X35Y165/DSP_IMUX42_2 DSP_R_X35Y170/DSP_1_B9 DSP_R_X35Y170/DSP_IMUX42_2 DSP_R_X35Y170/DSP_SW4A0_1 DSP_R_X35Y170/DSP_WR1END1_2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_IMUX42 INT_INTERFACE_R_X35Y171/INT_INTERFACE_SW4A0 INT_INTERFACE_R_X35Y172/INT_INTERFACE_IMUX42 INT_INTERFACE_R_X35Y172/INT_INTERFACE_WR1END1 INT_L_X34Y167/ER1BEG1 INT_L_X34Y167/SW6END0 INT_L_X36Y171/LOGIC_OUTS_L22 INT_L_X36Y171/NR1BEG0 INT_L_X36Y171/SW6BEG0 INT_L_X36Y172/NR1END0 INT_L_X36Y172/WR1BEG1 INT_R_X35Y167/ER1END1 INT_R_X35Y167/IMUX42 INT_R_X35Y167/SW6E0 INT_R_X35Y168/SW6D0 INT_R_X35Y169/SW6C0 INT_R_X35Y170/SW6B0 INT_R_X35Y171/SW6A0 INT_R_X35Y172/IMUX42 INT_R_X35Y172/WR1END1 VBRK_X89Y178/VBRK_SW4A0 VBRK_X89Y179/VBRK_WR1END1 
pips: CLBLM_L_X36Y171/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y165/DSP_R.DSP_IMUX42_2->DSP_1_B9 DSP_R_X35Y170/DSP_R.DSP_IMUX42_2->DSP_1_B9 INT_L_X34Y167/INT_L.SW6END0->>ER1BEG1 INT_L_X36Y171/INT_L.LOGIC_OUTS_L22->>NR1BEG0 INT_L_X36Y171/INT_L.LOGIC_OUTS_L22->>SW6BEG0 INT_L_X36Y172/INT_L.NR1END0->>WR1BEG1 INT_R_X35Y167/INT_R.ER1END1->>IMUX42 INT_R_X35Y172/INT_R.WR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_4__0_n_0 - 
wires: CLBLM_L_X34Y169/CLBLM_LOGIC_OUTS20 CLBLM_L_X34Y169/CLBLM_M_AMUX DSP_R_X35Y165/DSP_1_B8 DSP_R_X35Y165/DSP_IMUX14_2 DSP_R_X35Y170/DSP_1_B8 DSP_R_X35Y170/DSP_IMUX14_2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_IMUX14 INT_INTERFACE_R_X35Y172/INT_INTERFACE_IMUX14 INT_L_X34Y167/SE2A3 INT_L_X34Y168/SE2BEG3 INT_L_X34Y168/SR1END3 INT_L_X34Y169/ER1BEG3 INT_L_X34Y169/LOGIC_OUTS_L20 INT_L_X34Y169/SR1BEG3 INT_L_X34Y169/SR1END_N3_3 INT_R_X35Y167/IMUX14 INT_R_X35Y167/SE2END3 INT_R_X35Y169/ER1END3 INT_R_X35Y169/NR1BEG3 INT_R_X35Y170/ER1END_N3_3 INT_R_X35Y170/NN2BEG3 INT_R_X35Y170/NR1END3 INT_R_X35Y171/NN2A3 INT_R_X35Y172/IMUX14 INT_R_X35Y172/NN2END3 
pips: CLBLM_L_X34Y169/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y165/DSP_R.DSP_IMUX14_2->DSP_1_B8 DSP_R_X35Y170/DSP_R.DSP_IMUX14_2->DSP_1_B8 INT_L_X34Y168/INT_L.SR1END3->>SE2BEG3 INT_L_X34Y169/INT_L.LOGIC_OUTS_L20->>ER1BEG3 INT_L_X34Y169/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_R_X35Y167/INT_R.SE2END3->>IMUX14 INT_R_X35Y169/INT_R.ER1END3->>NR1BEG3 INT_R_X35Y170/INT_R.NR1END3->>NN2BEG3 INT_R_X35Y172/INT_R.NN2END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_5__0_n_0 - 
wires: CLBLM_L_X36Y168/CLBLM_SW2A0 CLBLM_L_X36Y169/CLBLM_LOGIC_OUTS22 CLBLM_L_X36Y169/CLBLM_M_CMUX DSP_R_X35Y165/DSP_1_B7 DSP_R_X35Y165/DSP_IMUX8_1 DSP_R_X35Y165/DSP_SW2A0_3 DSP_R_X35Y170/DSP_1_B7 DSP_R_X35Y170/DSP_IMUX8_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_IMUX8 INT_INTERFACE_R_X35Y168/INT_INTERFACE_SW2A0 INT_INTERFACE_R_X35Y171/INT_INTERFACE_IMUX8 INT_L_X34Y166/SE2A0 INT_L_X34Y167/SE2BEG0 INT_L_X34Y167/SW2END0 INT_L_X36Y168/SW2A0 INT_L_X36Y169/LOGIC_OUTS_L22 INT_L_X36Y169/SW2BEG0 INT_R_X35Y166/IMUX8 INT_R_X35Y166/SE2END0 INT_R_X35Y167/SW2A0 INT_R_X35Y168/NL1BEG0 INT_R_X35Y168/NL1END_S3_0 INT_R_X35Y168/SW2BEG0 INT_R_X35Y168/SW2END0 INT_R_X35Y169/NL1END0 INT_R_X35Y169/NR1BEG0 INT_R_X35Y170/NR1BEG0 INT_R_X35Y170/NR1END0 INT_R_X35Y171/IMUX8 INT_R_X35Y171/NR1END0 VBRK_X89Y175/VBRK_SW2A0 
pips: CLBLM_L_X36Y169/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y165/DSP_R.DSP_IMUX8_1->DSP_1_B7 DSP_R_X35Y170/DSP_R.DSP_IMUX8_1->DSP_1_B7 INT_L_X34Y167/INT_L.SW2END0->>SE2BEG0 INT_L_X36Y169/INT_L.LOGIC_OUTS_L22->>SW2BEG0 INT_R_X35Y166/INT_R.SE2END0->>IMUX8 INT_R_X35Y168/INT_R.SW2END0->>NL1BEG0 INT_R_X35Y168/INT_R.SW2END0->>SW2BEG0 INT_R_X35Y169/INT_R.NL1END0->>NR1BEG0 INT_R_X35Y170/INT_R.NR1END0->>NR1BEG0 INT_R_X35Y171/INT_R.NR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_6__0_n_0 - 
wires: CLBLM_L_X34Y171/CLBLM_LOGIC_OUTS20 CLBLM_L_X34Y171/CLBLM_M_AMUX CLBLM_L_X36Y166/CLBLM_SW2A2 CLBLM_L_X36Y167/CLBLM_SE4C2 DSP_R_X35Y165/DSP_1_B6 DSP_R_X35Y165/DSP_IMUX28_1 DSP_R_X35Y165/DSP_SE4C2_2 DSP_R_X35Y165/DSP_SW2A2_1 DSP_R_X35Y170/DSP_1_B6 DSP_R_X35Y170/DSP_IMUX28_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_IMUX28 INT_INTERFACE_R_X35Y166/INT_INTERFACE_SW2A2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_SE4C2 INT_INTERFACE_R_X35Y171/INT_INTERFACE_IMUX28 INT_L_X34Y171/LOGIC_OUTS_L20 INT_L_X34Y171/NE2BEG2 INT_L_X34Y171/SE6BEG2 INT_L_X34Y172/NE2A2 INT_L_X36Y166/SW2A2 INT_L_X36Y167/SE6END2 INT_L_X36Y167/SW2BEG2 INT_R_X35Y166/IMUX28 INT_R_X35Y166/SW2END2 INT_R_X35Y167/SE6E2 INT_R_X35Y168/SE6D2 INT_R_X35Y169/SE6C2 INT_R_X35Y170/SE6B2 INT_R_X35Y171/IMUX28 INT_R_X35Y171/SE6A2 INT_R_X35Y171/SL1END2 INT_R_X35Y172/NE2END2 INT_R_X35Y172/SL1BEG2 VBRK_X89Y173/VBRK_SW2A2 VBRK_X89Y174/VBRK_SE4C2 
pips: CLBLM_L_X34Y171/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y165/DSP_R.DSP_IMUX28_1->DSP_1_B6 DSP_R_X35Y170/DSP_R.DSP_IMUX28_1->DSP_1_B6 INT_L_X34Y171/INT_L.LOGIC_OUTS_L20->>NE2BEG2 INT_L_X34Y171/INT_L.LOGIC_OUTS_L20->>SE6BEG2 INT_L_X36Y167/INT_L.SE6END2->>SW2BEG2 INT_R_X35Y166/INT_R.SW2END2->>IMUX28 INT_R_X35Y171/INT_R.SL1END2->>IMUX28 INT_R_X35Y172/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_7__0_n_0 - 
wires: CLBLM_L_X34Y167/CLBLM_LOGIC_OUTS20 CLBLM_L_X34Y167/CLBLM_M_AMUX DSP_R_X35Y165/DSP_1_B5 DSP_R_X35Y165/DSP_IMUX10_1 DSP_R_X35Y170/DSP_1_B5 DSP_R_X35Y170/DSP_IMUX10_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_IMUX10 INT_INTERFACE_R_X35Y171/INT_INTERFACE_IMUX10 INT_L_X34Y167/EL1BEG1 INT_L_X34Y167/LOGIC_OUTS_L20 INT_R_X35Y166/IMUX10 INT_R_X35Y166/SL1END1 INT_R_X35Y167/EL1END1 INT_R_X35Y167/NR1BEG1 INT_R_X35Y167/SL1BEG1 INT_R_X35Y168/NN2BEG1 INT_R_X35Y168/NR1END1 INT_R_X35Y169/NN2A1 INT_R_X35Y170/NN2END1 INT_R_X35Y170/NR1BEG1 INT_R_X35Y171/IMUX10 INT_R_X35Y171/NR1END1 
pips: CLBLM_L_X34Y167/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y165/DSP_R.DSP_IMUX10_1->DSP_1_B5 DSP_R_X35Y170/DSP_R.DSP_IMUX10_1->DSP_1_B5 INT_L_X34Y167/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_R_X35Y166/INT_R.SL1END1->>IMUX10 INT_R_X35Y167/INT_R.EL1END1->>NR1BEG1 INT_R_X35Y167/INT_R.EL1END1->>SL1BEG1 INT_R_X35Y168/INT_R.NR1END1->>NN2BEG1 INT_R_X35Y170/INT_R.NN2END1->>NR1BEG1 INT_R_X35Y171/INT_R.NR1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_8__0_n_0 - 
wires: CLBLM_L_X34Y166/CLBLM_ER1BEG2 CLBLM_L_X34Y167/CLBLM_NE4BEG0 CLBLM_R_X33Y166/CLBLM_ER1BEG2 CLBLM_R_X33Y167/CLBLM_LOGIC_OUTS18 CLBLM_R_X33Y167/CLBLM_L_CMUX CLBLM_R_X33Y167/CLBLM_NE4BEG0 DSP_R_X35Y165/DSP_1_B4 DSP_R_X35Y165/DSP_IMUX30_1 DSP_R_X35Y170/DSP_1_B4 DSP_R_X35Y170/DSP_IMUX30_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_IMUX30 INT_INTERFACE_R_X35Y171/INT_INTERFACE_IMUX30 INT_L_X34Y166/ER1BEG3 INT_L_X34Y166/ER1END2 INT_L_X34Y167/NE6A0 INT_L_X34Y168/NE6B0 INT_L_X34Y169/NE6C0 INT_L_X34Y170/NE6D0 INT_L_X34Y171/NE6E0 INT_R_X33Y166/ER1BEG2 INT_R_X33Y166/SR1END1 INT_R_X33Y167/LOGIC_OUTS18 INT_R_X33Y167/NE6BEG0 INT_R_X33Y167/SR1BEG1 INT_R_X35Y166/ER1END3 INT_R_X35Y166/IMUX30 INT_R_X35Y167/ER1END_N3_3 INT_R_X35Y171/IMUX30 INT_R_X35Y171/NE6END0 INT_R_X35Y171/NL1BEG_N3 
pips: CLBLM_R_X33Y167/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_R_X35Y165/DSP_R.DSP_IMUX30_1->DSP_1_B4 DSP_R_X35Y170/DSP_R.DSP_IMUX30_1->DSP_1_B4 INT_L_X34Y166/INT_L.ER1END2->>ER1BEG3 INT_R_X33Y166/INT_R.SR1END1->>ER1BEG2 INT_R_X33Y167/INT_R.LOGIC_OUTS18->>NE6BEG0 INT_R_X33Y167/INT_R.LOGIC_OUTS18->>SR1BEG1 INT_R_X35Y166/INT_R.ER1END3->>IMUX30 INT_R_X35Y171/INT_R.NE6END0->>NL1BEG_N3 INT_R_X35Y171/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_9__0_n_0 - 
wires: CLBLM_L_X34Y165/CLBLM_EE2BEG2 CLBLM_L_X36Y165/CLBLM_NE4BEG2 CLBLM_L_X36Y170/CLBLM_WR1END0 CLBLM_R_X33Y165/CLBLM_EE2BEG2 CLBLM_R_X33Y167/CLBLM_LOGIC_OUTS16 CLBLM_R_X33Y167/CLBLM_L_AMUX DSP_R_X35Y165/DSP_1_B3 DSP_R_X35Y165/DSP_IMUX0_0 DSP_R_X35Y165/DSP_NE4BEG2_0 DSP_R_X35Y170/DSP_1_B3 DSP_R_X35Y170/DSP_IMUX0_0 DSP_R_X35Y170/DSP_WR1END0_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_IMUX0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_NE4BEG2 INT_INTERFACE_R_X35Y170/INT_INTERFACE_IMUX0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_WR1END0 INT_L_X34Y165/EE2A2 INT_L_X36Y165/NE6A2 INT_L_X36Y166/NE6B2 INT_L_X36Y167/NE6C2 INT_L_X36Y168/NE6D2 INT_L_X36Y169/NE6E2 INT_L_X36Y169/WR1BEG_S0 INT_L_X36Y169/WR1END3 INT_L_X36Y170/WR1BEG0 INT_R_X33Y165/EE2BEG2 INT_R_X33Y165/SS2END2 INT_R_X33Y166/SS2A2 INT_R_X33Y167/LOGIC_OUTS16 INT_R_X33Y167/SS2BEG2 INT_R_X35Y165/EE2END2 INT_R_X35Y165/FAN_ALT7 INT_R_X35Y165/FAN_BOUNCE7 INT_R_X35Y165/IMUX0 INT_R_X35Y165/NE6BEG2 INT_R_X35Y169/WR1END_S1_0 INT_R_X35Y170/IMUX0 INT_R_X35Y170/WR1END0 INT_R_X37Y169/NE6END2 INT_R_X37Y169/WR1BEG3 VBRK_X89Y172/VBRK_NE4BEG2 VBRK_X89Y177/VBRK_WR1END0 
pips: CLBLM_R_X33Y167/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_R_X35Y165/DSP_R.DSP_IMUX0_0->DSP_1_B3 DSP_R_X35Y170/DSP_R.DSP_IMUX0_0->DSP_1_B3 INT_L_X36Y169/INT_L.WR1END3->>WR1BEG_S0 INT_R_X33Y165/INT_R.SS2END2->>EE2BEG2 INT_R_X33Y167/INT_R.LOGIC_OUTS16->>SS2BEG2 INT_R_X35Y165/INT_R.EE2END2->>FAN_ALT7 INT_R_X35Y165/INT_R.EE2END2->>NE6BEG2 INT_R_X35Y165/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X35Y165/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X35Y170/INT_R.WR1END0->>IMUX0 INT_R_X37Y169/INT_R.NE6END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_10__0_n_0 - 
wires: CLBLM_L_X36Y166/CLBLM_WL1END0 CLBLM_L_X36Y167/CLBLM_LOGIC_OUTS22 CLBLM_L_X36Y167/CLBLM_M_CMUX CLBLM_L_X36Y170/CLBLM_NW2A0 DSP_R_X35Y165/DSP_1_B2 DSP_R_X35Y165/DSP_IMUX28_0 DSP_R_X35Y165/DSP_WL1END0_1 DSP_R_X35Y170/DSP_1_B2 DSP_R_X35Y170/DSP_IMUX28_0 DSP_R_X35Y170/DSP_NW2A0_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_IMUX28 INT_INTERFACE_R_X35Y166/INT_INTERFACE_WL1END0 INT_INTERFACE_R_X35Y170/INT_INTERFACE_IMUX28 INT_INTERFACE_R_X35Y170/INT_INTERFACE_NW2A0 INT_L_X36Y166/SR1END1 INT_L_X36Y166/WL1BEG0 INT_L_X36Y167/LOGIC_OUTS_L22 INT_L_X36Y167/NN2BEG0 INT_L_X36Y167/SR1BEG1 INT_L_X36Y168/NN2A0 INT_L_X36Y168/NN2END_S2_0 INT_L_X36Y169/NN2END0 INT_L_X36Y169/NW2BEG0 INT_L_X36Y170/NW2A0 INT_R_X35Y165/IMUX28 INT_R_X35Y165/SR1END1 INT_R_X35Y166/SR1BEG1 INT_R_X35Y166/WL1END0 INT_R_X35Y169/NW2END_S0_0 INT_R_X35Y170/BYP_ALT0 INT_R_X35Y170/BYP_BOUNCE0 INT_R_X35Y170/IMUX28 INT_R_X35Y170/NW2END0 VBRK_X89Y173/VBRK_WL1END0 VBRK_X89Y177/VBRK_NW2A0 
pips: CLBLM_L_X36Y167/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y165/DSP_R.DSP_IMUX28_0->DSP_1_B2 DSP_R_X35Y170/DSP_R.DSP_IMUX28_0->DSP_1_B2 INT_L_X36Y166/INT_L.SR1END1->>WL1BEG0 INT_L_X36Y167/INT_L.LOGIC_OUTS_L22->>NN2BEG0 INT_L_X36Y167/INT_L.LOGIC_OUTS_L22->>SR1BEG1 INT_L_X36Y169/INT_L.NN2END0->>NW2BEG0 INT_R_X35Y165/INT_R.SR1END1->>IMUX28 INT_R_X35Y166/INT_R.WL1END0->>SR1BEG1 INT_R_X35Y170/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X35Y170/INT_R.BYP_BOUNCE0->>IMUX28 INT_R_X35Y170/INT_R.NW2END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_11__0_n_0 - 
wires: CLBLM_L_X36Y165/CLBLM_WL1END1 CLBLM_L_X36Y168/CLBLM_LOGIC_OUTS16 CLBLM_L_X36Y168/CLBLM_L_AMUX CLBLM_L_X36Y169/CLBLM_NW2A2 DSP_R_X35Y165/DSP_1_B1 DSP_R_X35Y165/DSP_IMUX26_0 DSP_R_X35Y165/DSP_NW2A2_4 DSP_R_X35Y165/DSP_WL1END1_0 DSP_R_X35Y170/DSP_1_B1 DSP_R_X35Y170/DSP_IMUX26_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_IMUX26 INT_INTERFACE_R_X35Y165/INT_INTERFACE_WL1END1 INT_INTERFACE_R_X35Y169/INT_INTERFACE_NW2A2 INT_INTERFACE_R_X35Y170/INT_INTERFACE_IMUX26 INT_L_X36Y165/SL1END2 INT_L_X36Y165/WL1BEG1 INT_L_X36Y166/SL1BEG2 INT_L_X36Y166/SS2END2 INT_L_X36Y167/SS2A2 INT_L_X36Y168/LOGIC_OUTS_L16 INT_L_X36Y168/NW2BEG2 INT_L_X36Y168/SS2BEG2 INT_L_X36Y169/NW2A2 INT_R_X35Y165/IMUX26 INT_R_X35Y165/WL1END1 INT_R_X35Y169/NL1BEG1 INT_R_X35Y169/NW2END2 INT_R_X35Y170/IMUX26 INT_R_X35Y170/NL1END1 VBRK_X89Y172/VBRK_WL1END1 VBRK_X89Y176/VBRK_NW2A2 
pips: CLBLM_L_X36Y168/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_R_X35Y165/DSP_R.DSP_IMUX26_0->DSP_1_B1 DSP_R_X35Y170/DSP_R.DSP_IMUX26_0->DSP_1_B1 INT_L_X36Y165/INT_L.SL1END2->>WL1BEG1 INT_L_X36Y166/INT_L.SS2END2->>SL1BEG2 INT_L_X36Y168/INT_L.LOGIC_OUTS_L16->>NW2BEG2 INT_L_X36Y168/INT_L.LOGIC_OUTS_L16->>SS2BEG2 INT_R_X35Y165/INT_R.WL1END1->>IMUX26 INT_R_X35Y169/INT_R.NW2END2->>NL1BEG1 INT_R_X35Y170/INT_R.NL1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0_i_12__0_n_0 - 
wires: CLBLM_L_X34Y168/CLBLM_EE2BEG2 CLBLM_R_X33Y168/CLBLM_EE2BEG2 CLBLM_R_X33Y168/CLBLM_LOGIC_OUTS16 CLBLM_R_X33Y168/CLBLM_L_AMUX DSP_R_X35Y165/DSP_1_B0 DSP_R_X35Y165/DSP_IMUX14_0 DSP_R_X35Y170/DSP_1_B0 DSP_R_X35Y170/DSP_IMUX14_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_IMUX14 INT_INTERFACE_R_X35Y170/INT_INTERFACE_IMUX14 INT_L_X34Y168/EE2A2 INT_R_X33Y168/EE2BEG2 INT_R_X33Y168/LOGIC_OUTS16 INT_R_X35Y165/IMUX14 INT_R_X35Y165/SS2END2 INT_R_X35Y166/SS2A2 INT_R_X35Y167/SL1END2 INT_R_X35Y167/SS2BEG2 INT_R_X35Y168/EE2END2 INT_R_X35Y168/NN2BEG2 INT_R_X35Y168/SL1BEG2 INT_R_X35Y169/NN2A2 INT_R_X35Y170/BYP_ALT2 INT_R_X35Y170/BYP_BOUNCE2 INT_R_X35Y170/IMUX14 INT_R_X35Y170/NN2END2 INT_R_X35Y171/BYP_BOUNCE_N3_2 
pips: CLBLM_R_X33Y168/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_R_X35Y165/DSP_R.DSP_IMUX14_0->DSP_1_B0 DSP_R_X35Y170/DSP_R.DSP_IMUX14_0->DSP_1_B0 INT_R_X33Y168/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X35Y165/INT_R.SS2END2->>IMUX14 INT_R_X35Y167/INT_R.SL1END2->>SS2BEG2 INT_R_X35Y168/INT_R.EE2END2->>NN2BEG2 INT_R_X35Y168/INT_R.EE2END2->>SL1BEG2 INT_R_X35Y170/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X35Y170/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X35Y170/INT_R.NN2END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__1_n_106 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT47 DSP_R_X35Y165/DSP_1_PCIN47 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT47->DSP_1_PCIN47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_107 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT46 DSP_R_X35Y165/DSP_1_PCIN46 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT46->DSP_1_PCIN46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_108 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT45 DSP_R_X35Y165/DSP_1_PCIN45 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT45->DSP_1_PCIN45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_109 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT44 DSP_R_X35Y165/DSP_1_PCIN44 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT44->DSP_1_PCIN44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_110 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT43 DSP_R_X35Y165/DSP_1_PCIN43 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT43->DSP_1_PCIN43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_111 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT42 DSP_R_X35Y165/DSP_1_PCIN42 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT42->DSP_1_PCIN42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_112 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT41 DSP_R_X35Y165/DSP_1_PCIN41 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT41->DSP_1_PCIN41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_113 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT40 DSP_R_X35Y165/DSP_1_PCIN40 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT40->DSP_1_PCIN40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_114 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT39 DSP_R_X35Y165/DSP_1_PCIN39 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT39->DSP_1_PCIN39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_115 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT38 DSP_R_X35Y165/DSP_1_PCIN38 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT38->DSP_1_PCIN38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_116 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT37 DSP_R_X35Y165/DSP_1_PCIN37 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT37->DSP_1_PCIN37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_117 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT36 DSP_R_X35Y165/DSP_1_PCIN36 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT36->DSP_1_PCIN36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_118 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT35 DSP_R_X35Y165/DSP_1_PCIN35 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT35->DSP_1_PCIN35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_119 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT34 DSP_R_X35Y165/DSP_1_PCIN34 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT34->DSP_1_PCIN34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_120 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT33 DSP_R_X35Y165/DSP_1_PCIN33 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT33->DSP_1_PCIN33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_121 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT32 DSP_R_X35Y165/DSP_1_PCIN32 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT32->DSP_1_PCIN32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_122 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT31 DSP_R_X35Y165/DSP_1_PCIN31 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT31->DSP_1_PCIN31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_123 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT30 DSP_R_X35Y165/DSP_1_PCIN30 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT30->DSP_1_PCIN30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_124 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT29 DSP_R_X35Y165/DSP_1_PCIN29 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT29->DSP_1_PCIN29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_125 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT28 DSP_R_X35Y165/DSP_1_PCIN28 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT28->DSP_1_PCIN28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_126 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT27 DSP_R_X35Y165/DSP_1_PCIN27 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT27->DSP_1_PCIN27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_127 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT26 DSP_R_X35Y165/DSP_1_PCIN26 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT26->DSP_1_PCIN26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_128 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT25 DSP_R_X35Y165/DSP_1_PCIN25 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT25->DSP_1_PCIN25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_129 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT24 DSP_R_X35Y165/DSP_1_PCIN24 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT24->DSP_1_PCIN24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_130 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT23 DSP_R_X35Y165/DSP_1_PCIN23 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT23->DSP_1_PCIN23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_131 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT22 DSP_R_X35Y165/DSP_1_PCIN22 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT22->DSP_1_PCIN22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_132 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT21 DSP_R_X35Y165/DSP_1_PCIN21 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT21->DSP_1_PCIN21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_133 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT20 DSP_R_X35Y165/DSP_1_PCIN20 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT20->DSP_1_PCIN20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_134 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT19 DSP_R_X35Y165/DSP_1_PCIN19 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT19->DSP_1_PCIN19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_135 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT18 DSP_R_X35Y165/DSP_1_PCIN18 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT18->DSP_1_PCIN18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_136 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT17 DSP_R_X35Y165/DSP_1_PCIN17 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT17->DSP_1_PCIN17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_137 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT16 DSP_R_X35Y165/DSP_1_PCIN16 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT16->DSP_1_PCIN16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_138 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT15 DSP_R_X35Y165/DSP_1_PCIN15 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT15->DSP_1_PCIN15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_139 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT14 DSP_R_X35Y165/DSP_1_PCIN14 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT14->DSP_1_PCIN14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_140 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT13 DSP_R_X35Y165/DSP_1_PCIN13 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT13->DSP_1_PCIN13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_141 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT12 DSP_R_X35Y165/DSP_1_PCIN12 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT12->DSP_1_PCIN12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_142 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT11 DSP_R_X35Y165/DSP_1_PCIN11 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT11->DSP_1_PCIN11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_143 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT10 DSP_R_X35Y165/DSP_1_PCIN10 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT10->DSP_1_PCIN10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_144 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT9 DSP_R_X35Y165/DSP_1_PCIN9 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT9->DSP_1_PCIN9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_145 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT8 DSP_R_X35Y165/DSP_1_PCIN8 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT8->DSP_1_PCIN8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_146 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT7 DSP_R_X35Y165/DSP_1_PCIN7 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT7->DSP_1_PCIN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_147 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT6 DSP_R_X35Y165/DSP_1_PCIN6 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT6->DSP_1_PCIN6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_148 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT5 DSP_R_X35Y165/DSP_1_PCIN5 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT5->DSP_1_PCIN5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_149 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT4 DSP_R_X35Y165/DSP_1_PCIN4 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT4->DSP_1_PCIN4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_150 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT3 DSP_R_X35Y165/DSP_1_PCIN3 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT3->DSP_1_PCIN3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_151 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT2 DSP_R_X35Y165/DSP_1_PCIN2 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT2->DSP_1_PCIN2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_152 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT1 DSP_R_X35Y165/DSP_1_PCIN1 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT1->DSP_1_PCIN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_153 - 
wires: DSP_R_X35Y165/DSP_0_PCOUT0 DSP_R_X35Y165/DSP_1_PCIN0 
pips: DSP_R_X35Y165/DSP_R.DSP_0_PCOUT0->DSP_1_PCIN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__1_n_89 - 
wires: CLBLM_L_X34Y165/CLBLM_IMUX5 CLBLM_L_X34Y165/CLBLM_L_A6 CLBLM_L_X36Y165/CLBLM_WW2A2 CLBLM_L_X36Y169/CLBLM_SE4BEG3 DSP_R_X35Y165/DSP_0_P16 DSP_R_X35Y165/DSP_LOGIC_OUTS_B21_4 DSP_R_X35Y165/DSP_SE4BEG3_4 DSP_R_X35Y165/DSP_WW2A2_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_WW2A2 INT_INTERFACE_R_X35Y169/INT_INTERFACE_LOGIC_OUTS21 INT_INTERFACE_R_X35Y169/INT_INTERFACE_LOGIC_OUTS_B21 INT_INTERFACE_R_X35Y169/INT_INTERFACE_SE4BEG3 INT_L_X34Y165/IMUX_L5 INT_L_X34Y165/WW2END2 INT_L_X36Y165/SE6E3 INT_L_X36Y165/WL1END2 INT_L_X36Y165/WW2BEG2 INT_L_X36Y166/SE6D3 INT_L_X36Y167/SE6C3 INT_L_X36Y168/SE6B3 INT_L_X36Y169/SE6A3 INT_R_X35Y165/WW2A2 INT_R_X35Y169/LOGIC_OUTS21 INT_R_X35Y169/SE6BEG3 INT_R_X37Y165/SE6END3 INT_R_X37Y165/WL1BEG2 VBRK_X89Y172/VBRK_WW2A2 VBRK_X89Y176/VBRK_SE4BEG3 
pips: CLBLM_L_X34Y165/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 DSP_R_X35Y165/DSP_R.DSP_0_P16->DSP_LOGIC_OUTS_B21_4 INT_INTERFACE_R_X35Y169/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B21->>INT_INTERFACE_LOGIC_OUTS21 INT_L_X34Y165/INT_L.WW2END2->>IMUX_L5 INT_L_X36Y165/INT_L.WL1END2->>WW2BEG2 INT_R_X35Y169/INT_R.LOGIC_OUTS21->>SE6BEG3 INT_R_X37Y165/INT_R.SE6END3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__2_n_60 - 
wires: CLBLM_L_X34Y176/CLBLM_IMUX21 CLBLM_L_X34Y176/CLBLM_L_C4 DSP_R_X35Y165/DSP_1_P45 DSP_R_X35Y165/DSP_LOGIC_OUTS_B11_4 HCLK_R_X86Y182/HCLK_NN6E3 INT_INTERFACE_R_X35Y169/INT_INTERFACE_LOGIC_OUTS11 INT_INTERFACE_R_X35Y169/INT_INTERFACE_LOGIC_OUTS_B11 INT_L_X34Y176/IMUX_L21 INT_L_X34Y176/NW2END3 INT_R_X35Y169/LOGIC_OUTS11 INT_R_X35Y169/NN6BEG3 INT_R_X35Y170/NN6A3 INT_R_X35Y171/NN6B3 INT_R_X35Y172/NN6C3 INT_R_X35Y173/NN6D3 INT_R_X35Y174/NN6E3 INT_R_X35Y175/NN6END3 INT_R_X35Y175/NW2BEG3 INT_R_X35Y176/NW2A3 
pips: CLBLM_L_X34Y176/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 DSP_R_X35Y165/DSP_R.DSP_1_P45->DSP_LOGIC_OUTS_B11_4 INT_INTERFACE_R_X35Y169/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B11->>INT_INTERFACE_LOGIC_OUTS11 INT_L_X34Y176/INT_L.NW2END3->>IMUX_L21 INT_R_X35Y169/INT_R.LOGIC_OUTS11->>NN6BEG3 INT_R_X35Y175/INT_R.NN6END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[1]0__2_n_61 - 
wires: CLBLM_L_X34Y176/CLBLM_BYP5 CLBLM_L_X34Y176/CLBLM_IMUX19 CLBLM_L_X34Y176/CLBLM_L_B2 CLBLM_L_X34Y176/CLBLM_L_BX DSP_R_X35Y165/DSP_1_P44 DSP_R_X35Y165/DSP_LOGIC_OUTS_B12_4 HCLK_R_X86Y182/HCLK_NN6E0 HCLK_R_X86Y182/HCLK_NN6END_S1_0 INT_INTERFACE_R_X35Y169/INT_INTERFACE_LOGIC_OUTS12 INT_INTERFACE_R_X35Y169/INT_INTERFACE_LOGIC_OUTS_B12 INT_L_X34Y175/NW2END_S0_0 INT_L_X34Y176/BYP_ALT5 INT_L_X34Y176/BYP_L5 INT_L_X34Y176/FAN_ALT5 INT_L_X34Y176/FAN_BOUNCE5 INT_L_X34Y176/IMUX_L19 INT_L_X34Y176/NL1BEG_N3 INT_L_X34Y176/NW2END0 INT_R_X35Y169/LOGIC_OUTS12 INT_R_X35Y169/NN6BEG0 INT_R_X35Y170/NN6A0 INT_R_X35Y171/NN6B0 INT_R_X35Y172/NN6C0 INT_R_X35Y173/NN6D0 INT_R_X35Y174/NN6E0 INT_R_X35Y174/NN6END_S1_0 INT_R_X35Y175/NN6END0 INT_R_X35Y175/NW2BEG0 INT_R_X35Y176/NW2A0 
pips: CLBLM_L_X34Y176/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X34Y176/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 DSP_R_X35Y165/DSP_R.DSP_1_P44->DSP_LOGIC_OUTS_B12_4 INT_INTERFACE_R_X35Y169/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B12->>INT_INTERFACE_LOGIC_OUTS12 INT_L_X34Y176/INT_L.BYP_ALT5->>BYP_L5 INT_L_X34Y176/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X34Y176/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X34Y176/INT_L.FAN_BOUNCE5->>IMUX_L19 INT_L_X34Y176/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X34Y176/INT_L.NW2END0->>NL1BEG_N3 INT_R_X35Y169/INT_R.LOGIC_OUTS12->>NN6BEG0 INT_R_X35Y175/INT_R.NN6END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_62 - 
wires: CLBLM_L_X34Y175/CLBLM_NW4END2 CLBLM_L_X34Y176/CLBLM_BYP0 CLBLM_L_X34Y176/CLBLM_IMUX5 CLBLM_L_X34Y176/CLBLM_L_A6 CLBLM_L_X34Y176/CLBLM_L_AX CLBLM_L_X34Y176/CLBLM_NE2A2 CLBLM_R_X33Y175/CLBLM_NW4END2 CLBLM_R_X33Y176/CLBLM_NE2A2 DSP_R_X35Y165/DSP_1_P43 DSP_R_X35Y165/DSP_LOGIC_OUTS_B14_0 HCLK_L_X85Y182/HCLK_NW6D2 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS14 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS_B14 INT_L_X34Y171/NW6A2 INT_L_X34Y172/NW6B2 INT_L_X34Y173/NW6C2 INT_L_X34Y174/NW6D2 INT_L_X34Y175/NW6E2 INT_L_X34Y176/BYP_ALT0 INT_L_X34Y176/BYP_L0 INT_L_X34Y176/FAN_ALT7 INT_L_X34Y176/FAN_BOUNCE7 INT_L_X34Y176/IMUX_L5 INT_L_X34Y176/NE2END2 INT_R_X33Y175/NE2BEG2 INT_R_X33Y175/NW6END2 INT_R_X33Y176/NE2A2 INT_R_X35Y165/LOGIC_OUTS14 INT_R_X35Y165/NN6BEG2 INT_R_X35Y166/NN6A2 INT_R_X35Y167/NN6B2 INT_R_X35Y168/NN6C2 INT_R_X35Y169/NN6D2 INT_R_X35Y170/NN6E2 INT_R_X35Y171/NN6END2 INT_R_X35Y171/NW6BEG2 
pips: CLBLM_L_X34Y176/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X34Y176/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 DSP_R_X35Y165/DSP_R.DSP_1_P43->DSP_LOGIC_OUTS_B14_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B14->>INT_INTERFACE_LOGIC_OUTS14 INT_L_X34Y176/INT_L.BYP_ALT0->>BYP_L0 INT_L_X34Y176/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X34Y176/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X34Y176/INT_L.NE2END2->>FAN_ALT7 INT_L_X34Y176/INT_L.NE2END2->>IMUX_L5 INT_R_X33Y175/INT_R.NW6END2->>NE2BEG2 INT_R_X35Y165/INT_R.LOGIC_OUTS14->>NN6BEG2 INT_R_X35Y171/INT_R.NN6END2->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_63 - 
wires: CLBLM_L_X34Y175/CLBLM_BYP7 CLBLM_L_X34Y175/CLBLM_IMUX41 CLBLM_L_X34Y175/CLBLM_L_D1 CLBLM_L_X34Y175/CLBLM_L_DX DSP_R_X35Y165/DSP_1_P42 DSP_R_X35Y165/DSP_LOGIC_OUTS_B10_0 HCLK_R_X86Y182/HCLK_NW2A1 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS10 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS_B10 INT_L_X34Y175/BYP_ALT1 INT_L_X34Y175/BYP_ALT7 INT_L_X34Y175/BYP_BOUNCE1 INT_L_X34Y175/BYP_L7 INT_L_X34Y175/GFAN1 INT_L_X34Y175/IMUX_L41 INT_L_X34Y175/NW2END1 INT_R_X35Y165/LOGIC_OUTS10 INT_R_X35Y165/NL1BEG1 INT_R_X35Y166/NL1END1 INT_R_X35Y166/NN2BEG1 INT_R_X35Y167/NN2A1 INT_R_X35Y168/NN2END1 INT_R_X35Y168/NN6BEG1 INT_R_X35Y169/NN6A1 INT_R_X35Y170/NN6B1 INT_R_X35Y171/NN6C1 INT_R_X35Y172/NN6D1 INT_R_X35Y173/NN6E1 INT_R_X35Y174/NN6END1 INT_R_X35Y174/NW2BEG1 INT_R_X35Y175/NW2A1 
pips: CLBLM_L_X34Y175/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X34Y175/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 DSP_R_X35Y165/DSP_R.DSP_1_P42->DSP_LOGIC_OUTS_B10_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B10->>INT_INTERFACE_LOGIC_OUTS10 INT_L_X34Y175/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X34Y175/INT_L.BYP_ALT7->>BYP_L7 INT_L_X34Y175/INT_L.BYP_BOUNCE1->>GFAN1 INT_L_X34Y175/INT_L.GFAN1->>BYP_ALT7 INT_L_X34Y175/INT_L.NW2END1->>BYP_ALT1 INT_L_X34Y175/INT_L.NW2END1->>IMUX_L41 INT_R_X35Y165/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X35Y166/INT_R.NL1END1->>NN2BEG1 INT_R_X35Y168/INT_R.NN2END1->>NN6BEG1 INT_R_X35Y174/INT_R.NN6END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_64 - 
wires: CLBLM_L_X34Y175/CLBLM_BYP2 CLBLM_L_X34Y175/CLBLM_EL1BEG2 CLBLM_L_X34Y175/CLBLM_IMUX21 CLBLM_L_X34Y175/CLBLM_L_C4 CLBLM_L_X34Y175/CLBLM_L_CX CLBLM_L_X34Y175/CLBLM_NW4END3 CLBLM_R_X33Y175/CLBLM_EL1BEG2 CLBLM_R_X33Y175/CLBLM_NW4END3 DSP_R_X35Y165/DSP_1_P41 DSP_R_X35Y165/DSP_LOGIC_OUTS_B11_0 HCLK_L_X85Y182/HCLK_NW6D3 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS11 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS_B11 INT_L_X34Y171/NW6A3 INT_L_X34Y172/NW6B3 INT_L_X34Y173/NW6C3 INT_L_X34Y174/NW6D3 INT_L_X34Y175/BYP_ALT2 INT_L_X34Y175/BYP_L2 INT_L_X34Y175/EL1END2 INT_L_X34Y175/IMUX_L21 INT_L_X34Y175/NW6E3 INT_R_X33Y175/EL1BEG2 INT_R_X33Y175/NW6END3 INT_R_X35Y165/LOGIC_OUTS11 INT_R_X35Y165/NN6BEG3 INT_R_X35Y166/NN6A3 INT_R_X35Y167/NN6B3 INT_R_X35Y168/NN6C3 INT_R_X35Y169/NN6D3 INT_R_X35Y170/NN6E3 INT_R_X35Y171/NN6END3 INT_R_X35Y171/NW6BEG3 
pips: CLBLM_L_X34Y175/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X34Y175/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 DSP_R_X35Y165/DSP_R.DSP_1_P41->DSP_LOGIC_OUTS_B11_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B11->>INT_INTERFACE_LOGIC_OUTS11 INT_L_X34Y175/INT_L.BYP_ALT2->>BYP_L2 INT_L_X34Y175/INT_L.EL1END2->>BYP_ALT2 INT_L_X34Y175/INT_L.EL1END2->>IMUX_L21 INT_R_X33Y175/INT_R.NW6END3->>EL1BEG2 INT_R_X35Y165/INT_R.LOGIC_OUTS11->>NN6BEG3 INT_R_X35Y171/INT_R.NN6END3->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_65 - 
wires: CLBLM_L_X34Y175/CLBLM_BYP5 CLBLM_L_X34Y175/CLBLM_IMUX19 CLBLM_L_X34Y175/CLBLM_L_B2 CLBLM_L_X34Y175/CLBLM_L_BX DSP_R_X35Y165/DSP_1_P40 DSP_R_X35Y165/DSP_LOGIC_OUTS_B15_0 HCLK_L_X85Y182/HCLK_NR1BEG0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS15 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS_B15 INT_L_X34Y165/WR1END_S1_0 INT_L_X34Y166/NN2BEG0 INT_L_X34Y166/WR1END0 INT_L_X34Y167/NN2A0 INT_L_X34Y167/NN2END_S2_0 INT_L_X34Y168/NN2END0 INT_L_X34Y168/NN6BEG0 INT_L_X34Y169/NN6A0 INT_L_X34Y170/NN6B0 INT_L_X34Y171/NN6C0 INT_L_X34Y172/NN6D0 INT_L_X34Y173/NN6E0 INT_L_X34Y173/NN6END_S1_0 INT_L_X34Y174/NN6END0 INT_L_X34Y174/NR1BEG0 INT_L_X34Y175/BYP_ALT5 INT_L_X34Y175/BYP_L5 INT_L_X34Y175/FAN_ALT5 INT_L_X34Y175/FAN_BOUNCE5 INT_L_X34Y175/IMUX_L19 INT_L_X34Y175/NL1BEG_N3 INT_L_X34Y175/NR1END0 INT_R_X35Y165/LOGIC_OUTS15 INT_R_X35Y165/WR1BEG_S0 INT_R_X35Y166/WR1BEG0 
pips: CLBLM_L_X34Y175/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X34Y175/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 DSP_R_X35Y165/DSP_R.DSP_1_P40->DSP_LOGIC_OUTS_B15_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B15->>INT_INTERFACE_LOGIC_OUTS15 INT_L_X34Y166/INT_L.WR1END0->>NN2BEG0 INT_L_X34Y168/INT_L.NN2END0->>NN6BEG0 INT_L_X34Y174/INT_L.NN6END0->>NR1BEG0 INT_L_X34Y175/INT_L.BYP_ALT5->>BYP_L5 INT_L_X34Y175/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X34Y175/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X34Y175/INT_L.FAN_BOUNCE5->>IMUX_L19 INT_L_X34Y175/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X34Y175/INT_L.NR1END0->>NL1BEG_N3 INT_R_X35Y165/INT_R.LOGIC_OUTS15->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_66 - 
wires: CLBLM_L_X34Y175/CLBLM_BYP0 CLBLM_L_X34Y175/CLBLM_IMUX0 CLBLM_L_X34Y175/CLBLM_L_A3 CLBLM_L_X34Y175/CLBLM_L_AX DSP_R_X35Y165/DSP_1_P39 DSP_R_X35Y165/DSP_LOGIC_OUTS_B5_4 HCLK_R_X86Y182/HCLK_NN6E1 INT_INTERFACE_R_X35Y169/INT_INTERFACE_LOGIC_OUTS5 INT_INTERFACE_R_X35Y169/INT_INTERFACE_LOGIC_OUTS_B5 INT_L_X34Y175/BYP_ALT0 INT_L_X34Y175/BYP_L0 INT_L_X34Y175/FAN_ALT7 INT_L_X34Y175/FAN_BOUNCE7 INT_L_X34Y175/IMUX_L0 INT_L_X34Y175/WR1END2 INT_R_X35Y169/LOGIC_OUTS5 INT_R_X35Y169/NN6BEG1 INT_R_X35Y170/NN6A1 INT_R_X35Y171/NN6B1 INT_R_X35Y172/NN6C1 INT_R_X35Y173/NN6D1 INT_R_X35Y174/NN6E1 INT_R_X35Y175/NN6END1 INT_R_X35Y175/WR1BEG2 
pips: CLBLM_L_X34Y175/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X34Y175/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 DSP_R_X35Y165/DSP_R.DSP_1_P39->DSP_LOGIC_OUTS_B5_4 INT_INTERFACE_R_X35Y169/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B5->>INT_INTERFACE_LOGIC_OUTS5 INT_L_X34Y175/INT_L.BYP_ALT0->>BYP_L0 INT_L_X34Y175/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X34Y175/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X34Y175/INT_L.FAN_BOUNCE7->>IMUX_L0 INT_L_X34Y175/INT_L.WR1END2->>FAN_ALT7 INT_R_X35Y169/INT_R.LOGIC_OUTS5->>NN6BEG1 INT_R_X35Y175/INT_R.NN6END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_67 - 
wires: CLBLM_L_X34Y173/CLBLM_EL1BEG1 CLBLM_L_X34Y173/CLBLM_NW4END2 CLBLM_L_X34Y174/CLBLM_BYP7 CLBLM_L_X34Y174/CLBLM_IMUX36 CLBLM_L_X34Y174/CLBLM_L_D2 CLBLM_L_X34Y174/CLBLM_L_DX CLBLM_L_X34Y174/CLBLM_NE2A2 CLBLM_R_X33Y173/CLBLM_EL1BEG1 CLBLM_R_X33Y173/CLBLM_NW4END2 CLBLM_R_X33Y174/CLBLM_NE2A2 DSP_R_X35Y165/DSP_1_P38 DSP_R_X35Y165/DSP_LOGIC_OUTS_B2_4 INT_INTERFACE_R_X35Y169/INT_INTERFACE_LOGIC_OUTS2 INT_INTERFACE_R_X35Y169/INT_INTERFACE_LOGIC_OUTS_B2 INT_L_X34Y169/NW6A2 INT_L_X34Y170/NW6B2 INT_L_X34Y171/NW6C2 INT_L_X34Y172/NW6D2 INT_L_X34Y173/EL1END1 INT_L_X34Y173/NR1BEG1 INT_L_X34Y173/NW6E2 INT_L_X34Y174/BYP_ALT7 INT_L_X34Y174/BYP_L7 INT_L_X34Y174/GFAN1 INT_L_X34Y174/IMUX_L36 INT_L_X34Y174/NE2END2 INT_L_X34Y174/NR1END1 INT_R_X33Y173/EL1BEG1 INT_R_X33Y173/NE2BEG2 INT_R_X33Y173/NW6END2 INT_R_X33Y174/NE2A2 INT_R_X35Y169/LOGIC_OUTS2 INT_R_X35Y169/NW6BEG2 
pips: CLBLM_L_X34Y174/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X34Y174/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 DSP_R_X35Y165/DSP_R.DSP_1_P38->DSP_LOGIC_OUTS_B2_4 INT_INTERFACE_R_X35Y169/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B2->>INT_INTERFACE_LOGIC_OUTS2 INT_L_X34Y173/INT_L.EL1END1->>NR1BEG1 INT_L_X34Y174/INT_L.BYP_ALT7->>BYP_L7 INT_L_X34Y174/INT_L.GFAN1->>BYP_ALT7 INT_L_X34Y174/INT_L.NE2END2->>IMUX_L36 INT_L_X34Y174/INT_L.NR1END1->>GFAN1 INT_R_X33Y173/INT_R.NW6END2->>EL1BEG1 INT_R_X33Y173/INT_R.NW6END2->>NE2BEG2 INT_R_X35Y169/INT_R.LOGIC_OUTS2->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_68 - 
wires: CLBLM_L_X34Y173/CLBLM_NW4END0 CLBLM_L_X34Y174/CLBLM_BYP2 CLBLM_L_X34Y174/CLBLM_IMUX30 CLBLM_L_X34Y174/CLBLM_L_C5 CLBLM_L_X34Y174/CLBLM_L_CX CLBLM_L_X34Y174/CLBLM_NE2A0 CLBLM_R_X33Y173/CLBLM_NW4END0 CLBLM_R_X33Y174/CLBLM_NE2A0 DSP_R_X35Y165/DSP_1_P37 DSP_R_X35Y165/DSP_LOGIC_OUTS_B0_4 INT_INTERFACE_R_X35Y169/INT_INTERFACE_LOGIC_OUTS0 INT_INTERFACE_R_X35Y169/INT_INTERFACE_LOGIC_OUTS_B0 INT_L_X34Y169/NW6A0 INT_L_X34Y170/NW6B0 INT_L_X34Y171/NW6C0 INT_L_X34Y172/NW6D0 INT_L_X34Y173/NE2END_S3_0 INT_L_X34Y173/NW6E0 INT_L_X34Y174/BYP_ALT2 INT_L_X34Y174/BYP_L2 INT_L_X34Y174/FAN_ALT1 INT_L_X34Y174/FAN_BOUNCE1 INT_L_X34Y174/IMUX_L30 INT_L_X34Y174/NE2END0 INT_L_X34Y174/NL1BEG_N3 INT_R_X33Y172/NW6END_S0_0 INT_R_X33Y173/NE2BEG0 INT_R_X33Y173/NW6END0 INT_R_X33Y174/NE2A0 INT_R_X35Y169/LOGIC_OUTS0 INT_R_X35Y169/NW6BEG0 
pips: CLBLM_L_X34Y174/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X34Y174/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 DSP_R_X35Y165/DSP_R.DSP_1_P37->DSP_LOGIC_OUTS_B0_4 INT_INTERFACE_R_X35Y169/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B0->>INT_INTERFACE_LOGIC_OUTS0 INT_L_X34Y174/INT_L.BYP_ALT2->>BYP_L2 INT_L_X34Y174/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X34Y174/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X34Y174/INT_L.NE2END0->>NL1BEG_N3 INT_L_X34Y174/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X34Y174/INT_L.NL1BEG_N3->>IMUX_L30 INT_R_X33Y173/INT_R.NW6END0->>NE2BEG0 INT_R_X35Y169/INT_R.LOGIC_OUTS0->>NW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_69 - 
wires: CLBLM_L_X34Y173/CLBLM_NW4END3 CLBLM_L_X34Y174/CLBLM_BYP5 CLBLM_L_X34Y174/CLBLM_IMUX14 CLBLM_L_X34Y174/CLBLM_L_B1 CLBLM_L_X34Y174/CLBLM_L_BX CLBLM_L_X34Y174/CLBLM_NE2A3 CLBLM_R_X33Y173/CLBLM_NW4END3 CLBLM_R_X33Y174/CLBLM_NE2A3 DSP_R_X35Y165/DSP_1_P36 DSP_R_X35Y165/DSP_LOGIC_OUTS_B7_4 INT_INTERFACE_R_X35Y169/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y169/INT_INTERFACE_LOGIC_OUTS_B7 INT_L_X34Y169/NW6A3 INT_L_X34Y170/NW6B3 INT_L_X34Y171/NW6C3 INT_L_X34Y172/NW6D3 INT_L_X34Y173/NW6E3 INT_L_X34Y174/BYP_ALT5 INT_L_X34Y174/BYP_L5 INT_L_X34Y174/FAN_ALT3 INT_L_X34Y174/FAN_BOUNCE3 INT_L_X34Y174/IMUX_L14 INT_L_X34Y174/NE2END3 INT_R_X33Y173/NE2BEG3 INT_R_X33Y173/NW6END3 INT_R_X33Y174/NE2A3 INT_R_X35Y169/LOGIC_OUTS7 INT_R_X35Y169/NW6BEG3 
pips: CLBLM_L_X34Y174/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X34Y174/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 DSP_R_X35Y165/DSP_R.DSP_1_P36->DSP_LOGIC_OUTS_B7_4 INT_INTERFACE_R_X35Y169/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X34Y174/INT_L.BYP_ALT5->>BYP_L5 INT_L_X34Y174/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X34Y174/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X34Y174/INT_L.NE2END3->>FAN_ALT3 INT_L_X34Y174/INT_L.NE2END3->>IMUX_L14 INT_R_X33Y173/INT_R.NW6END3->>NE2BEG3 INT_R_X35Y169/INT_R.LOGIC_OUTS7->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_70 - 
wires: CLBLM_L_X34Y174/CLBLM_BYP0 CLBLM_L_X34Y174/CLBLM_IMUX10 CLBLM_L_X34Y174/CLBLM_L_A4 CLBLM_L_X34Y174/CLBLM_L_AX DSP_R_X35Y165/DSP_1_P35 DSP_R_X35Y165/DSP_LOGIC_OUTS_B0_3 HCLK_L_X85Y182/HCLK_NW2END_S0_0 HCLK_R_X86Y182/HCLK_NW2A0 INT_INTERFACE_R_X35Y168/INT_INTERFACE_LOGIC_OUTS0 INT_INTERFACE_R_X35Y168/INT_INTERFACE_LOGIC_OUTS_B0 INT_L_X34Y173/FAN_BOUNCE_S3_2 INT_L_X34Y174/BYP_ALT0 INT_L_X34Y174/BYP_L0 INT_L_X34Y174/FAN_ALT2 INT_L_X34Y174/FAN_BOUNCE2 INT_L_X34Y174/IMUX_L10 INT_L_X34Y174/NW2END_S0_0 INT_L_X34Y174/SR1BEG_S0 INT_L_X34Y175/NW2END0 INT_R_X35Y168/LOGIC_OUTS0 INT_R_X35Y168/NN6BEG0 INT_R_X35Y169/NN6A0 INT_R_X35Y170/NN6B0 INT_R_X35Y171/NN6C0 INT_R_X35Y172/NN6D0 INT_R_X35Y173/NN6E0 INT_R_X35Y173/NN6END_S1_0 INT_R_X35Y174/NN6END0 INT_R_X35Y174/NW2BEG0 INT_R_X35Y175/NW2A0 
pips: CLBLM_L_X34Y174/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X34Y174/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 DSP_R_X35Y165/DSP_R.DSP_1_P35->DSP_LOGIC_OUTS_B0_3 INT_INTERFACE_R_X35Y168/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B0->>INT_INTERFACE_LOGIC_OUTS0 INT_L_X34Y174/INT_L.BYP_ALT0->>BYP_L0 INT_L_X34Y174/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X34Y174/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X34Y174/INT_L.NW2END_S0_0->>SR1BEG_S0 INT_L_X34Y174/INT_L.SR1BEG_S0->>FAN_ALT2 INT_L_X34Y174/INT_L.SR1BEG_S0->>IMUX_L10 INT_R_X35Y168/INT_R.LOGIC_OUTS0->>NN6BEG0 INT_R_X35Y174/INT_R.NN6END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_71 - 
wires: CLBLM_L_X34Y172/CLBLM_EL1BEG1 CLBLM_L_X34Y172/CLBLM_NW4END2 CLBLM_L_X34Y173/CLBLM_BYP7 CLBLM_L_X34Y173/CLBLM_IMUX36 CLBLM_L_X34Y173/CLBLM_L_D2 CLBLM_L_X34Y173/CLBLM_L_DX CLBLM_L_X34Y173/CLBLM_NE2A2 CLBLM_R_X33Y172/CLBLM_EL1BEG1 CLBLM_R_X33Y172/CLBLM_NW4END2 CLBLM_R_X33Y173/CLBLM_NE2A2 DSP_R_X35Y165/DSP_1_P34 DSP_R_X35Y165/DSP_LOGIC_OUTS_B2_3 INT_INTERFACE_R_X35Y168/INT_INTERFACE_LOGIC_OUTS2 INT_INTERFACE_R_X35Y168/INT_INTERFACE_LOGIC_OUTS_B2 INT_L_X34Y168/NW6A2 INT_L_X34Y169/NW6B2 INT_L_X34Y170/NW6C2 INT_L_X34Y171/NW6D2 INT_L_X34Y172/EL1END1 INT_L_X34Y172/NR1BEG1 INT_L_X34Y172/NW6E2 INT_L_X34Y173/BYP_ALT7 INT_L_X34Y173/BYP_L7 INT_L_X34Y173/GFAN1 INT_L_X34Y173/IMUX_L36 INT_L_X34Y173/NE2END2 INT_L_X34Y173/NR1END1 INT_R_X33Y172/EL1BEG1 INT_R_X33Y172/NE2BEG2 INT_R_X33Y172/NW6END2 INT_R_X33Y173/NE2A2 INT_R_X35Y168/LOGIC_OUTS2 INT_R_X35Y168/NW6BEG2 
pips: CLBLM_L_X34Y173/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X34Y173/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 DSP_R_X35Y165/DSP_R.DSP_1_P34->DSP_LOGIC_OUTS_B2_3 INT_INTERFACE_R_X35Y168/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B2->>INT_INTERFACE_LOGIC_OUTS2 INT_L_X34Y172/INT_L.EL1END1->>NR1BEG1 INT_L_X34Y173/INT_L.BYP_ALT7->>BYP_L7 INT_L_X34Y173/INT_L.GFAN1->>BYP_ALT7 INT_L_X34Y173/INT_L.NE2END2->>IMUX_L36 INT_L_X34Y173/INT_L.NR1END1->>GFAN1 INT_R_X33Y172/INT_R.NW6END2->>EL1BEG1 INT_R_X33Y172/INT_R.NW6END2->>NE2BEG2 INT_R_X35Y168/INT_R.LOGIC_OUTS2->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_72 - 
wires: CLBLM_L_X34Y172/CLBLM_NW4END1 CLBLM_L_X34Y173/CLBLM_BYP2 CLBLM_L_X34Y173/CLBLM_IMUX33 CLBLM_L_X34Y173/CLBLM_L_C1 CLBLM_L_X34Y173/CLBLM_L_CX CLBLM_L_X34Y173/CLBLM_NE2A1 CLBLM_R_X33Y172/CLBLM_NW4END1 CLBLM_R_X33Y173/CLBLM_NE2A1 DSP_R_X35Y165/DSP_1_P33 DSP_R_X35Y165/DSP_LOGIC_OUTS_B5_3 INT_INTERFACE_R_X35Y168/INT_INTERFACE_LOGIC_OUTS5 INT_INTERFACE_R_X35Y168/INT_INTERFACE_LOGIC_OUTS_B5 INT_L_X34Y168/NW6A1 INT_L_X34Y169/NW6B1 INT_L_X34Y170/NW6C1 INT_L_X34Y171/NW6D1 INT_L_X34Y172/NW6E1 INT_L_X34Y173/BYP_ALT1 INT_L_X34Y173/BYP_ALT2 INT_L_X34Y173/BYP_BOUNCE1 INT_L_X34Y173/BYP_L2 INT_L_X34Y173/IMUX_L33 INT_L_X34Y173/NE2END1 INT_R_X33Y172/NE2BEG1 INT_R_X33Y172/NW6END1 INT_R_X33Y173/NE2A1 INT_R_X35Y168/LOGIC_OUTS5 INT_R_X35Y168/NW6BEG1 
pips: CLBLM_L_X34Y173/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X34Y173/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 DSP_R_X35Y165/DSP_R.DSP_1_P33->DSP_LOGIC_OUTS_B5_3 INT_INTERFACE_R_X35Y168/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B5->>INT_INTERFACE_LOGIC_OUTS5 INT_L_X34Y173/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X34Y173/INT_L.BYP_ALT2->>BYP_L2 INT_L_X34Y173/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X34Y173/INT_L.NE2END1->>BYP_ALT1 INT_L_X34Y173/INT_L.NE2END1->>IMUX_L33 INT_R_X33Y172/INT_R.NW6END1->>NE2BEG1 INT_R_X35Y168/INT_R.LOGIC_OUTS5->>NW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_73 - 
wires: CLBLM_L_X34Y172/CLBLM_NW4END3 CLBLM_L_X34Y173/CLBLM_BYP5 CLBLM_L_X34Y173/CLBLM_IMUX14 CLBLM_L_X34Y173/CLBLM_L_B1 CLBLM_L_X34Y173/CLBLM_L_BX CLBLM_L_X34Y173/CLBLM_NE2A3 CLBLM_R_X33Y172/CLBLM_NW4END3 CLBLM_R_X33Y173/CLBLM_NE2A3 DSP_R_X35Y165/DSP_1_P32 DSP_R_X35Y165/DSP_LOGIC_OUTS_B7_3 INT_INTERFACE_R_X35Y168/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y168/INT_INTERFACE_LOGIC_OUTS_B7 INT_L_X34Y168/NW6A3 INT_L_X34Y169/NW6B3 INT_L_X34Y170/NW6C3 INT_L_X34Y171/NW6D3 INT_L_X34Y172/NW6E3 INT_L_X34Y173/BYP_ALT5 INT_L_X34Y173/BYP_L5 INT_L_X34Y173/FAN_ALT3 INT_L_X34Y173/FAN_BOUNCE3 INT_L_X34Y173/IMUX_L14 INT_L_X34Y173/NE2END3 INT_R_X33Y172/NE2BEG3 INT_R_X33Y172/NW6END3 INT_R_X33Y173/NE2A3 INT_R_X35Y168/LOGIC_OUTS7 INT_R_X35Y168/NW6BEG3 
pips: CLBLM_L_X34Y173/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X34Y173/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 DSP_R_X35Y165/DSP_R.DSP_1_P32->DSP_LOGIC_OUTS_B7_3 INT_INTERFACE_R_X35Y168/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X34Y173/INT_L.BYP_ALT5->>BYP_L5 INT_L_X34Y173/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X34Y173/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X34Y173/INT_L.NE2END3->>FAN_ALT3 INT_L_X34Y173/INT_L.NE2END3->>IMUX_L14 INT_R_X33Y172/INT_R.NW6END3->>NE2BEG3 INT_R_X35Y168/INT_R.LOGIC_OUTS7->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_74 - 
wires: CLBLM_L_X34Y173/CLBLM_BYP0 CLBLM_L_X34Y173/CLBLM_IMUX10 CLBLM_L_X34Y173/CLBLM_L_A4 CLBLM_L_X34Y173/CLBLM_L_AX DSP_R_X35Y165/DSP_1_P31 DSP_R_X35Y165/DSP_LOGIC_OUTS_B0_2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_LOGIC_OUTS0 INT_INTERFACE_R_X35Y167/INT_INTERFACE_LOGIC_OUTS_B0 INT_L_X34Y172/FAN_BOUNCE_S3_2 INT_L_X34Y173/BYP_ALT0 INT_L_X34Y173/BYP_L0 INT_L_X34Y173/FAN_ALT2 INT_L_X34Y173/FAN_BOUNCE2 INT_L_X34Y173/IMUX_L10 INT_L_X34Y173/NW2END_S0_0 INT_L_X34Y173/SR1BEG_S0 INT_L_X34Y174/NW2END0 INT_R_X35Y167/LOGIC_OUTS0 INT_R_X35Y167/NN6BEG0 INT_R_X35Y168/NN6A0 INT_R_X35Y169/NN6B0 INT_R_X35Y170/NN6C0 INT_R_X35Y171/NN6D0 INT_R_X35Y172/NN6E0 INT_R_X35Y172/NN6END_S1_0 INT_R_X35Y173/NN6END0 INT_R_X35Y173/NW2BEG0 INT_R_X35Y174/NW2A0 
pips: CLBLM_L_X34Y173/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X34Y173/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 DSP_R_X35Y165/DSP_R.DSP_1_P31->DSP_LOGIC_OUTS_B0_2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B0->>INT_INTERFACE_LOGIC_OUTS0 INT_L_X34Y173/INT_L.BYP_ALT0->>BYP_L0 INT_L_X34Y173/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X34Y173/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X34Y173/INT_L.NW2END_S0_0->>SR1BEG_S0 INT_L_X34Y173/INT_L.SR1BEG_S0->>FAN_ALT2 INT_L_X34Y173/INT_L.SR1BEG_S0->>IMUX_L10 INT_R_X35Y167/INT_R.LOGIC_OUTS0->>NN6BEG0 INT_R_X35Y173/INT_R.NN6END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_75 - 
wires: CLBLM_L_X34Y171/CLBLM_EL1BEG1 CLBLM_L_X34Y171/CLBLM_NW4END2 CLBLM_L_X34Y172/CLBLM_BYP7 CLBLM_L_X34Y172/CLBLM_IMUX36 CLBLM_L_X34Y172/CLBLM_L_D2 CLBLM_L_X34Y172/CLBLM_L_DX CLBLM_L_X34Y172/CLBLM_NE2A2 CLBLM_R_X33Y171/CLBLM_EL1BEG1 CLBLM_R_X33Y171/CLBLM_NW4END2 CLBLM_R_X33Y172/CLBLM_NE2A2 DSP_R_X35Y165/DSP_1_P30 DSP_R_X35Y165/DSP_LOGIC_OUTS_B2_2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_LOGIC_OUTS2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_LOGIC_OUTS_B2 INT_L_X34Y167/NW6A2 INT_L_X34Y168/NW6B2 INT_L_X34Y169/NW6C2 INT_L_X34Y170/NW6D2 INT_L_X34Y171/EL1END1 INT_L_X34Y171/NR1BEG1 INT_L_X34Y171/NW6E2 INT_L_X34Y172/BYP_ALT7 INT_L_X34Y172/BYP_L7 INT_L_X34Y172/GFAN1 INT_L_X34Y172/IMUX_L36 INT_L_X34Y172/NE2END2 INT_L_X34Y172/NR1END1 INT_R_X33Y171/EL1BEG1 INT_R_X33Y171/NE2BEG2 INT_R_X33Y171/NW6END2 INT_R_X33Y172/NE2A2 INT_R_X35Y167/LOGIC_OUTS2 INT_R_X35Y167/NW6BEG2 
pips: CLBLM_L_X34Y172/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X34Y172/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 DSP_R_X35Y165/DSP_R.DSP_1_P30->DSP_LOGIC_OUTS_B2_2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B2->>INT_INTERFACE_LOGIC_OUTS2 INT_L_X34Y171/INT_L.EL1END1->>NR1BEG1 INT_L_X34Y172/INT_L.BYP_ALT7->>BYP_L7 INT_L_X34Y172/INT_L.GFAN1->>BYP_ALT7 INT_L_X34Y172/INT_L.NE2END2->>IMUX_L36 INT_L_X34Y172/INT_L.NR1END1->>GFAN1 INT_R_X33Y171/INT_R.NW6END2->>EL1BEG1 INT_R_X33Y171/INT_R.NW6END2->>NE2BEG2 INT_R_X35Y167/INT_R.LOGIC_OUTS2->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_76 - 
wires: CLBLM_L_X34Y171/CLBLM_NW4END1 CLBLM_L_X34Y172/CLBLM_BYP2 CLBLM_L_X34Y172/CLBLM_IMUX33 CLBLM_L_X34Y172/CLBLM_L_C1 CLBLM_L_X34Y172/CLBLM_L_CX CLBLM_L_X34Y172/CLBLM_NE2A1 CLBLM_R_X33Y171/CLBLM_NW4END1 CLBLM_R_X33Y172/CLBLM_NE2A1 DSP_R_X35Y165/DSP_1_P29 DSP_R_X35Y165/DSP_LOGIC_OUTS_B5_2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_LOGIC_OUTS5 INT_INTERFACE_R_X35Y167/INT_INTERFACE_LOGIC_OUTS_B5 INT_L_X34Y167/NW6A1 INT_L_X34Y168/NW6B1 INT_L_X34Y169/NW6C1 INT_L_X34Y170/NW6D1 INT_L_X34Y171/NW6E1 INT_L_X34Y172/BYP_ALT2 INT_L_X34Y172/BYP_ALT4 INT_L_X34Y172/BYP_BOUNCE4 INT_L_X34Y172/BYP_L2 INT_L_X34Y172/FAN_ALT1 INT_L_X34Y172/FAN_BOUNCE1 INT_L_X34Y172/IMUX_L33 INT_L_X34Y172/NE2END1 INT_R_X33Y171/NE2BEG1 INT_R_X33Y171/NW6END1 INT_R_X33Y172/NE2A1 INT_R_X35Y167/LOGIC_OUTS5 INT_R_X35Y167/NW6BEG1 
pips: CLBLM_L_X34Y172/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X34Y172/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 DSP_R_X35Y165/DSP_R.DSP_1_P29->DSP_LOGIC_OUTS_B5_2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B5->>INT_INTERFACE_LOGIC_OUTS5 INT_L_X34Y172/INT_L.BYP_ALT2->>BYP_L2 INT_L_X34Y172/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X34Y172/INT_L.BYP_BOUNCE4->>FAN_ALT1 INT_L_X34Y172/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X34Y172/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X34Y172/INT_L.NE2END1->>BYP_ALT4 INT_L_X34Y172/INT_L.NE2END1->>IMUX_L33 INT_R_X33Y171/INT_R.NW6END1->>NE2BEG1 INT_R_X35Y167/INT_R.LOGIC_OUTS5->>NW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_77 - 
wires: CLBLM_L_X34Y171/CLBLM_NW4END3 CLBLM_L_X34Y172/CLBLM_BYP5 CLBLM_L_X34Y172/CLBLM_IMUX14 CLBLM_L_X34Y172/CLBLM_L_B1 CLBLM_L_X34Y172/CLBLM_L_BX CLBLM_L_X34Y172/CLBLM_NE2A3 CLBLM_R_X33Y171/CLBLM_NW4END3 CLBLM_R_X33Y172/CLBLM_NE2A3 DSP_R_X35Y165/DSP_1_P28 DSP_R_X35Y165/DSP_LOGIC_OUTS_B7_2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y167/INT_INTERFACE_LOGIC_OUTS_B7 INT_L_X34Y167/NW6A3 INT_L_X34Y168/NW6B3 INT_L_X34Y169/NW6C3 INT_L_X34Y170/NW6D3 INT_L_X34Y171/NW6E3 INT_L_X34Y172/BYP_ALT5 INT_L_X34Y172/BYP_L5 INT_L_X34Y172/FAN_ALT3 INT_L_X34Y172/FAN_BOUNCE3 INT_L_X34Y172/IMUX_L14 INT_L_X34Y172/NE2END3 INT_R_X33Y171/NE2BEG3 INT_R_X33Y171/NW6END3 INT_R_X33Y172/NE2A3 INT_R_X35Y167/LOGIC_OUTS7 INT_R_X35Y167/NW6BEG3 
pips: CLBLM_L_X34Y172/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X34Y172/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 DSP_R_X35Y165/DSP_R.DSP_1_P28->DSP_LOGIC_OUTS_B7_2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X34Y172/INT_L.BYP_ALT5->>BYP_L5 INT_L_X34Y172/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X34Y172/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X34Y172/INT_L.NE2END3->>FAN_ALT3 INT_L_X34Y172/INT_L.NE2END3->>IMUX_L14 INT_R_X33Y171/INT_R.NW6END3->>NE2BEG3 INT_R_X35Y167/INT_R.LOGIC_OUTS7->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_78 - 
wires: CLBLM_L_X34Y172/CLBLM_BYP0 CLBLM_L_X34Y172/CLBLM_IMUX10 CLBLM_L_X34Y172/CLBLM_L_A4 CLBLM_L_X34Y172/CLBLM_L_AX DSP_R_X35Y165/DSP_1_P27 DSP_R_X35Y165/DSP_LOGIC_OUTS_B0_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_LOGIC_OUTS0 INT_INTERFACE_R_X35Y166/INT_INTERFACE_LOGIC_OUTS_B0 INT_L_X34Y171/FAN_BOUNCE_S3_2 INT_L_X34Y172/BYP_ALT0 INT_L_X34Y172/BYP_L0 INT_L_X34Y172/FAN_ALT2 INT_L_X34Y172/FAN_BOUNCE2 INT_L_X34Y172/IMUX_L10 INT_L_X34Y172/NW2END_S0_0 INT_L_X34Y172/SR1BEG_S0 INT_L_X34Y173/NW2END0 INT_R_X35Y166/LOGIC_OUTS0 INT_R_X35Y166/NN6BEG0 INT_R_X35Y167/NN6A0 INT_R_X35Y168/NN6B0 INT_R_X35Y169/NN6C0 INT_R_X35Y170/NN6D0 INT_R_X35Y171/NN6E0 INT_R_X35Y171/NN6END_S1_0 INT_R_X35Y172/NN6END0 INT_R_X35Y172/NW2BEG0 INT_R_X35Y173/NW2A0 
pips: CLBLM_L_X34Y172/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X34Y172/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 DSP_R_X35Y165/DSP_R.DSP_1_P27->DSP_LOGIC_OUTS_B0_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B0->>INT_INTERFACE_LOGIC_OUTS0 INT_L_X34Y172/INT_L.BYP_ALT0->>BYP_L0 INT_L_X34Y172/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X34Y172/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X34Y172/INT_L.NW2END_S0_0->>SR1BEG_S0 INT_L_X34Y172/INT_L.SR1BEG_S0->>FAN_ALT2 INT_L_X34Y172/INT_L.SR1BEG_S0->>IMUX_L10 INT_R_X35Y166/INT_R.LOGIC_OUTS0->>NN6BEG0 INT_R_X35Y172/INT_R.NN6END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_79 - 
wires: CLBLM_L_X34Y170/CLBLM_NW4END2 CLBLM_L_X34Y171/CLBLM_BYP7 CLBLM_L_X34Y171/CLBLM_IMUX36 CLBLM_L_X34Y171/CLBLM_L_D2 CLBLM_L_X34Y171/CLBLM_L_DX CLBLM_L_X34Y171/CLBLM_NE2A2 CLBLM_R_X33Y170/CLBLM_NW4END2 CLBLM_R_X33Y171/CLBLM_NE2A2 DSP_R_X35Y165/DSP_1_P26 DSP_R_X35Y165/DSP_LOGIC_OUTS_B2_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_LOGIC_OUTS2 INT_INTERFACE_R_X35Y166/INT_INTERFACE_LOGIC_OUTS_B2 INT_L_X34Y166/NW6A2 INT_L_X34Y167/NW6B2 INT_L_X34Y168/NW6C2 INT_L_X34Y169/NW6D2 INT_L_X34Y170/NW6E2 INT_L_X34Y171/BYP_ALT7 INT_L_X34Y171/BYP_L7 INT_L_X34Y171/IMUX_L36 INT_L_X34Y171/NE2END2 INT_L_X34Y171/NN2BEG2 INT_L_X34Y171/SR1END3 INT_L_X34Y172/NN2A2 INT_L_X34Y172/SR1BEG3 INT_L_X34Y172/SR1END2 INT_L_X34Y172/SR1END_N3_3 INT_L_X34Y173/NN2END2 INT_L_X34Y173/SR1BEG2 INT_R_X33Y170/NE2BEG2 INT_R_X33Y170/NW6END2 INT_R_X33Y171/NE2A2 INT_R_X35Y166/LOGIC_OUTS2 INT_R_X35Y166/NW6BEG2 
pips: CLBLM_L_X34Y171/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X34Y171/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 DSP_R_X35Y165/DSP_R.DSP_1_P26->DSP_LOGIC_OUTS_B2_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B2->>INT_INTERFACE_LOGIC_OUTS2 INT_L_X34Y171/INT_L.BYP_ALT7->>BYP_L7 INT_L_X34Y171/INT_L.NE2END2->>IMUX_L36 INT_L_X34Y171/INT_L.NE2END2->>NN2BEG2 INT_L_X34Y171/INT_L.SR1END3->>BYP_ALT7 INT_L_X34Y172/INT_L.SR1END2->>SR1BEG3 INT_L_X34Y173/INT_L.NN2END2->>SR1BEG2 INT_R_X33Y170/INT_R.NW6END2->>NE2BEG2 INT_R_X35Y166/INT_R.LOGIC_OUTS2->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_80 - 
wires: CLBLM_L_X34Y170/CLBLM_NW4END1 CLBLM_L_X34Y171/CLBLM_BYP2 CLBLM_L_X34Y171/CLBLM_IMUX33 CLBLM_L_X34Y171/CLBLM_L_C1 CLBLM_L_X34Y171/CLBLM_L_CX CLBLM_L_X34Y171/CLBLM_NE2A1 CLBLM_R_X33Y170/CLBLM_NW4END1 CLBLM_R_X33Y171/CLBLM_NE2A1 DSP_R_X35Y165/DSP_1_P25 DSP_R_X35Y165/DSP_LOGIC_OUTS_B5_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_LOGIC_OUTS5 INT_INTERFACE_R_X35Y166/INT_INTERFACE_LOGIC_OUTS_B5 INT_L_X34Y166/NW6A1 INT_L_X34Y167/NW6B1 INT_L_X34Y168/NW6C1 INT_L_X34Y169/NW6D1 INT_L_X34Y170/NW6E1 INT_L_X34Y171/BYP_ALT2 INT_L_X34Y171/BYP_ALT4 INT_L_X34Y171/BYP_BOUNCE4 INT_L_X34Y171/BYP_L2 INT_L_X34Y171/FAN_ALT1 INT_L_X34Y171/FAN_BOUNCE1 INT_L_X34Y171/IMUX_L33 INT_L_X34Y171/NE2END1 INT_R_X33Y170/NE2BEG1 INT_R_X33Y170/NW6END1 INT_R_X33Y171/NE2A1 INT_R_X35Y166/LOGIC_OUTS5 INT_R_X35Y166/NW6BEG1 
pips: CLBLM_L_X34Y171/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X34Y171/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 DSP_R_X35Y165/DSP_R.DSP_1_P25->DSP_LOGIC_OUTS_B5_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B5->>INT_INTERFACE_LOGIC_OUTS5 INT_L_X34Y171/INT_L.BYP_ALT2->>BYP_L2 INT_L_X34Y171/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X34Y171/INT_L.BYP_BOUNCE4->>FAN_ALT1 INT_L_X34Y171/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X34Y171/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X34Y171/INT_L.NE2END1->>BYP_ALT4 INT_L_X34Y171/INT_L.NE2END1->>IMUX_L33 INT_R_X33Y170/INT_R.NW6END1->>NE2BEG1 INT_R_X35Y166/INT_R.LOGIC_OUTS5->>NW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_81 - 
wires: CLBLM_L_X34Y170/CLBLM_NW4END3 CLBLM_L_X34Y171/CLBLM_BYP5 CLBLM_L_X34Y171/CLBLM_IMUX14 CLBLM_L_X34Y171/CLBLM_L_B1 CLBLM_L_X34Y171/CLBLM_L_BX CLBLM_L_X34Y171/CLBLM_NE2A3 CLBLM_R_X33Y170/CLBLM_NW4END3 CLBLM_R_X33Y171/CLBLM_NE2A3 DSP_R_X35Y165/DSP_1_P24 DSP_R_X35Y165/DSP_LOGIC_OUTS_B7_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y166/INT_INTERFACE_LOGIC_OUTS_B7 INT_L_X34Y166/NW6A3 INT_L_X34Y167/NW6B3 INT_L_X34Y168/NW6C3 INT_L_X34Y169/NW6D3 INT_L_X34Y170/NW6E3 INT_L_X34Y171/BYP_ALT5 INT_L_X34Y171/BYP_L5 INT_L_X34Y171/FAN_ALT3 INT_L_X34Y171/FAN_BOUNCE3 INT_L_X34Y171/IMUX_L14 INT_L_X34Y171/NE2END3 INT_R_X33Y170/NE2BEG3 INT_R_X33Y170/NW6END3 INT_R_X33Y171/NE2A3 INT_R_X35Y166/LOGIC_OUTS7 INT_R_X35Y166/NW6BEG3 
pips: CLBLM_L_X34Y171/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X34Y171/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 DSP_R_X35Y165/DSP_R.DSP_1_P24->DSP_LOGIC_OUTS_B7_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X34Y171/INT_L.BYP_ALT5->>BYP_L5 INT_L_X34Y171/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X34Y171/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X34Y171/INT_L.NE2END3->>FAN_ALT3 INT_L_X34Y171/INT_L.NE2END3->>IMUX_L14 INT_R_X33Y170/INT_R.NW6END3->>NE2BEG3 INT_R_X35Y166/INT_R.LOGIC_OUTS7->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_82 - 
wires: CLBLM_L_X34Y171/CLBLM_BYP0 CLBLM_L_X34Y171/CLBLM_IMUX10 CLBLM_L_X34Y171/CLBLM_L_A4 CLBLM_L_X34Y171/CLBLM_L_AX DSP_R_X35Y165/DSP_1_P23 DSP_R_X35Y165/DSP_LOGIC_OUTS_B0_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS_B0 INT_L_X34Y170/FAN_BOUNCE_S3_2 INT_L_X34Y171/BYP_ALT0 INT_L_X34Y171/BYP_L0 INT_L_X34Y171/FAN_ALT2 INT_L_X34Y171/FAN_BOUNCE2 INT_L_X34Y171/IMUX_L10 INT_L_X34Y171/NW2END_S0_0 INT_L_X34Y171/SR1BEG_S0 INT_L_X34Y172/NW2END0 INT_R_X35Y165/LOGIC_OUTS0 INT_R_X35Y165/NN6BEG0 INT_R_X35Y166/NN6A0 INT_R_X35Y167/NN6B0 INT_R_X35Y168/NN6C0 INT_R_X35Y169/NN6D0 INT_R_X35Y170/NN6E0 INT_R_X35Y170/NN6END_S1_0 INT_R_X35Y171/NN6END0 INT_R_X35Y171/NW2BEG0 INT_R_X35Y172/NW2A0 
pips: CLBLM_L_X34Y171/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X34Y171/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 DSP_R_X35Y165/DSP_R.DSP_1_P23->DSP_LOGIC_OUTS_B0_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B0->>INT_INTERFACE_LOGIC_OUTS0 INT_L_X34Y171/INT_L.BYP_ALT0->>BYP_L0 INT_L_X34Y171/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X34Y171/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X34Y171/INT_L.NW2END_S0_0->>SR1BEG_S0 INT_L_X34Y171/INT_L.SR1BEG_S0->>FAN_ALT2 INT_L_X34Y171/INT_L.SR1BEG_S0->>IMUX_L10 INT_R_X35Y165/INT_R.LOGIC_OUTS0->>NN6BEG0 INT_R_X35Y171/INT_R.NN6END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_83 - 
wires: CLBLM_L_X34Y169/CLBLM_NW4END2 CLBLM_L_X34Y170/CLBLM_BYP7 CLBLM_L_X34Y170/CLBLM_IMUX36 CLBLM_L_X34Y170/CLBLM_L_D2 CLBLM_L_X34Y170/CLBLM_L_DX CLBLM_L_X34Y170/CLBLM_NE2A2 CLBLM_R_X33Y169/CLBLM_NW4END2 CLBLM_R_X33Y170/CLBLM_NE2A2 DSP_R_X35Y165/DSP_1_P22 DSP_R_X35Y165/DSP_LOGIC_OUTS_B2_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS2 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS_B2 INT_L_X34Y165/NW6A2 INT_L_X34Y166/NW6B2 INT_L_X34Y167/NW6C2 INT_L_X34Y168/NW6D2 INT_L_X34Y169/NW6E2 INT_L_X34Y170/BYP_ALT7 INT_L_X34Y170/BYP_L7 INT_L_X34Y170/IMUX_L36 INT_L_X34Y170/NE2END2 INT_L_X34Y170/NN2BEG2 INT_L_X34Y170/SR1END3 INT_L_X34Y171/NN2A2 INT_L_X34Y171/SR1BEG3 INT_L_X34Y171/SR1END2 INT_L_X34Y171/SR1END_N3_3 INT_L_X34Y172/NN2END2 INT_L_X34Y172/SR1BEG2 INT_R_X33Y169/NE2BEG2 INT_R_X33Y169/NW6END2 INT_R_X33Y170/NE2A2 INT_R_X35Y165/LOGIC_OUTS2 INT_R_X35Y165/NW6BEG2 
pips: CLBLM_L_X34Y170/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X34Y170/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 DSP_R_X35Y165/DSP_R.DSP_1_P22->DSP_LOGIC_OUTS_B2_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B2->>INT_INTERFACE_LOGIC_OUTS2 INT_L_X34Y170/INT_L.BYP_ALT7->>BYP_L7 INT_L_X34Y170/INT_L.NE2END2->>IMUX_L36 INT_L_X34Y170/INT_L.NE2END2->>NN2BEG2 INT_L_X34Y170/INT_L.SR1END3->>BYP_ALT7 INT_L_X34Y171/INT_L.SR1END2->>SR1BEG3 INT_L_X34Y172/INT_L.NN2END2->>SR1BEG2 INT_R_X33Y169/INT_R.NW6END2->>NE2BEG2 INT_R_X35Y165/INT_R.LOGIC_OUTS2->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_84 - 
wires: CLBLM_L_X34Y169/CLBLM_NW4END1 CLBLM_L_X34Y170/CLBLM_BYP2 CLBLM_L_X34Y170/CLBLM_IMUX33 CLBLM_L_X34Y170/CLBLM_L_C1 CLBLM_L_X34Y170/CLBLM_L_CX CLBLM_L_X34Y170/CLBLM_NE2A1 CLBLM_R_X33Y169/CLBLM_NW4END1 CLBLM_R_X33Y170/CLBLM_NE2A1 DSP_R_X35Y165/DSP_1_P21 DSP_R_X35Y165/DSP_LOGIC_OUTS_B5_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS5 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS_B5 INT_L_X34Y165/NW6A1 INT_L_X34Y166/NW6B1 INT_L_X34Y167/NW6C1 INT_L_X34Y168/NW6D1 INT_L_X34Y169/NW6E1 INT_L_X34Y170/BYP_ALT2 INT_L_X34Y170/BYP_ALT4 INT_L_X34Y170/BYP_BOUNCE4 INT_L_X34Y170/BYP_L2 INT_L_X34Y170/FAN_ALT1 INT_L_X34Y170/FAN_BOUNCE1 INT_L_X34Y170/IMUX_L33 INT_L_X34Y170/NE2END1 INT_R_X33Y169/NE2BEG1 INT_R_X33Y169/NW6END1 INT_R_X33Y170/NE2A1 INT_R_X35Y165/LOGIC_OUTS5 INT_R_X35Y165/NW6BEG1 
pips: CLBLM_L_X34Y170/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X34Y170/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 DSP_R_X35Y165/DSP_R.DSP_1_P21->DSP_LOGIC_OUTS_B5_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B5->>INT_INTERFACE_LOGIC_OUTS5 INT_L_X34Y170/INT_L.BYP_ALT2->>BYP_L2 INT_L_X34Y170/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X34Y170/INT_L.BYP_BOUNCE4->>FAN_ALT1 INT_L_X34Y170/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X34Y170/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X34Y170/INT_L.NE2END1->>BYP_ALT4 INT_L_X34Y170/INT_L.NE2END1->>IMUX_L33 INT_R_X33Y169/INT_R.NW6END1->>NE2BEG1 INT_R_X35Y165/INT_R.LOGIC_OUTS5->>NW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_85 - 
wires: CLBLM_L_X34Y169/CLBLM_NW4END3 CLBLM_L_X34Y170/CLBLM_BYP5 CLBLM_L_X34Y170/CLBLM_IMUX14 CLBLM_L_X34Y170/CLBLM_L_B1 CLBLM_L_X34Y170/CLBLM_L_BX CLBLM_L_X34Y170/CLBLM_NE2A3 CLBLM_R_X33Y169/CLBLM_NW4END3 CLBLM_R_X33Y170/CLBLM_NE2A3 DSP_R_X35Y165/DSP_1_P20 DSP_R_X35Y165/DSP_LOGIC_OUTS_B7_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS_B7 INT_L_X34Y165/NW6A3 INT_L_X34Y166/NW6B3 INT_L_X34Y167/NW6C3 INT_L_X34Y168/NW6D3 INT_L_X34Y169/NW6E3 INT_L_X34Y170/BYP_ALT5 INT_L_X34Y170/BYP_L5 INT_L_X34Y170/FAN_ALT3 INT_L_X34Y170/FAN_BOUNCE3 INT_L_X34Y170/IMUX_L14 INT_L_X34Y170/NE2END3 INT_R_X33Y169/NE2BEG3 INT_R_X33Y169/NW6END3 INT_R_X33Y170/NE2A3 INT_R_X35Y165/LOGIC_OUTS7 INT_R_X35Y165/NW6BEG3 
pips: CLBLM_L_X34Y170/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X34Y170/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 DSP_R_X35Y165/DSP_R.DSP_1_P20->DSP_LOGIC_OUTS_B7_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X34Y170/INT_L.BYP_ALT5->>BYP_L5 INT_L_X34Y170/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X34Y170/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X34Y170/INT_L.NE2END3->>FAN_ALT3 INT_L_X34Y170/INT_L.NE2END3->>IMUX_L14 INT_R_X33Y169/INT_R.NW6END3->>NE2BEG3 INT_R_X35Y165/INT_R.LOGIC_OUTS7->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_86 - 
wires: CLBLM_L_X34Y170/CLBLM_BYP0 CLBLM_L_X34Y170/CLBLM_IMUX0 CLBLM_L_X34Y170/CLBLM_L_A3 CLBLM_L_X34Y170/CLBLM_L_AX DSP_R_X35Y165/DSP_1_P19 DSP_R_X35Y165/DSP_LOGIC_OUTS_B4_4 INT_INTERFACE_R_X35Y169/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y169/INT_INTERFACE_LOGIC_OUTS_B4 INT_L_X34Y169/NW2END_S0_0 INT_L_X34Y170/BYP_ALT0 INT_L_X34Y170/BYP_L0 INT_L_X34Y170/IMUX_L0 INT_L_X34Y170/NW2END0 INT_R_X35Y169/LOGIC_OUTS4 INT_R_X35Y169/NW2BEG0 INT_R_X35Y170/NW2A0 
pips: CLBLM_L_X34Y170/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X34Y170/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 DSP_R_X35Y165/DSP_R.DSP_1_P19->DSP_LOGIC_OUTS_B4_4 INT_INTERFACE_R_X35Y169/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X34Y170/INT_L.BYP_ALT0->>BYP_L0 INT_L_X34Y170/INT_L.NW2END0->>BYP_ALT0 INT_L_X34Y170/INT_L.NW2END0->>IMUX_L0 INT_R_X35Y169/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_87 - 
wires: CLBLM_L_X34Y169/CLBLM_BYP7 CLBLM_L_X34Y169/CLBLM_IMUX37 CLBLM_L_X34Y169/CLBLM_L_D4 CLBLM_L_X34Y169/CLBLM_L_DX DSP_R_X35Y165/DSP_1_P18 DSP_R_X35Y165/DSP_LOGIC_OUTS_B6_4 INT_INTERFACE_R_X35Y169/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y169/INT_INTERFACE_LOGIC_OUTS_B6 INT_L_X34Y169/BYP_ALT6 INT_L_X34Y169/BYP_ALT7 INT_L_X34Y169/BYP_BOUNCE6 INT_L_X34Y169/BYP_L7 INT_L_X34Y169/IMUX_L37 INT_L_X34Y169/WR1END3 INT_L_X34Y170/BYP_BOUNCE_N3_6 INT_R_X35Y169/LOGIC_OUTS6 INT_R_X35Y169/WR1BEG3 
pips: CLBLM_L_X34Y169/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X34Y169/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 DSP_R_X35Y165/DSP_R.DSP_1_P18->DSP_LOGIC_OUTS_B6_4 INT_INTERFACE_R_X35Y169/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X34Y169/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X34Y169/INT_L.BYP_ALT7->>BYP_L7 INT_L_X34Y169/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X34Y169/INT_L.WR1END3->>BYP_ALT6 INT_L_X34Y169/INT_L.WR1END3->>IMUX_L37 INT_R_X35Y169/INT_R.LOGIC_OUTS6->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_88 - 
wires: CLBLM_L_X34Y169/CLBLM_BYP2 CLBLM_L_X34Y169/CLBLM_IMUX33 CLBLM_L_X34Y169/CLBLM_L_C1 CLBLM_L_X34Y169/CLBLM_L_CX DSP_R_X35Y165/DSP_1_P17 DSP_R_X35Y165/DSP_LOGIC_OUTS_B1_4 INT_INTERFACE_R_X35Y169/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y169/INT_INTERFACE_LOGIC_OUTS_B1 INT_L_X34Y169/BYP_ALT2 INT_L_X34Y169/BYP_L2 INT_L_X34Y169/IMUX_L33 INT_L_X34Y169/WL1END0 INT_L_X34Y169/WR1END2 INT_R_X35Y169/LOGIC_OUTS1 INT_R_X35Y169/WL1BEG0 INT_R_X35Y169/WR1BEG2 
pips: CLBLM_L_X34Y169/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X34Y169/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 DSP_R_X35Y165/DSP_R.DSP_1_P17->DSP_LOGIC_OUTS_B1_4 INT_INTERFACE_R_X35Y169/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X34Y169/INT_L.BYP_ALT2->>BYP_L2 INT_L_X34Y169/INT_L.WL1END0->>IMUX_L33 INT_L_X34Y169/INT_L.WR1END2->>BYP_ALT2 INT_R_X35Y169/INT_R.LOGIC_OUTS1->>WL1BEG0 INT_R_X35Y169/INT_R.LOGIC_OUTS1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_89 - 
wires: CLBLM_L_X34Y169/CLBLM_BYP5 CLBLM_L_X34Y169/CLBLM_IMUX19 CLBLM_L_X34Y169/CLBLM_L_B2 CLBLM_L_X34Y169/CLBLM_L_BX DSP_R_X35Y165/DSP_1_P16 DSP_R_X35Y165/DSP_LOGIC_OUTS_B3_4 INT_INTERFACE_R_X35Y169/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y169/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X34Y169/BYP_ALT5 INT_L_X34Y169/BYP_L5 INT_L_X34Y169/FAN_ALT5 INT_L_X34Y169/FAN_BOUNCE5 INT_L_X34Y169/IMUX_L19 INT_L_X34Y169/WL1END2 INT_R_X35Y169/LOGIC_OUTS3 INT_R_X35Y169/WL1BEG2 
pips: CLBLM_L_X34Y169/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X34Y169/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 DSP_R_X35Y165/DSP_R.DSP_1_P16->DSP_LOGIC_OUTS_B3_4 INT_INTERFACE_R_X35Y169/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X34Y169/INT_L.BYP_ALT5->>BYP_L5 INT_L_X34Y169/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X34Y169/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X34Y169/INT_L.FAN_BOUNCE5->>IMUX_L19 INT_L_X34Y169/INT_L.WL1END2->>FAN_ALT5 INT_R_X35Y169/INT_R.LOGIC_OUTS3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_90 - 
wires: CLBLM_L_X34Y169/CLBLM_BYP0 CLBLM_L_X34Y169/CLBLM_IMUX0 CLBLM_L_X34Y169/CLBLM_L_A3 CLBLM_L_X34Y169/CLBLM_L_AX DSP_R_X35Y165/DSP_1_P15 DSP_R_X35Y165/DSP_LOGIC_OUTS_B4_3 INT_INTERFACE_R_X35Y168/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y168/INT_INTERFACE_LOGIC_OUTS_B4 INT_L_X34Y168/NW2END_S0_0 INT_L_X34Y169/BYP_ALT0 INT_L_X34Y169/BYP_L0 INT_L_X34Y169/IMUX_L0 INT_L_X34Y169/NW2END0 INT_R_X35Y168/LOGIC_OUTS4 INT_R_X35Y168/NW2BEG0 INT_R_X35Y169/NW2A0 
pips: CLBLM_L_X34Y169/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X34Y169/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 DSP_R_X35Y165/DSP_R.DSP_1_P15->DSP_LOGIC_OUTS_B4_3 INT_INTERFACE_R_X35Y168/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X34Y169/INT_L.BYP_ALT0->>BYP_L0 INT_L_X34Y169/INT_L.NW2END0->>BYP_ALT0 INT_L_X34Y169/INT_L.NW2END0->>IMUX_L0 INT_R_X35Y168/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_91 - 
wires: CLBLM_L_X34Y168/CLBLM_BYP7 CLBLM_L_X34Y168/CLBLM_ER1BEG3 CLBLM_L_X34Y168/CLBLM_IMUX37 CLBLM_L_X34Y168/CLBLM_L_D4 CLBLM_L_X34Y168/CLBLM_L_DX CLBLM_L_X34Y168/CLBLM_WW2END2 CLBLM_R_X33Y168/CLBLM_ER1BEG3 CLBLM_R_X33Y168/CLBLM_WW2END2 DSP_R_X35Y165/DSP_1_P14 DSP_R_X35Y165/DSP_LOGIC_OUTS_B6_3 INT_INTERFACE_R_X35Y168/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y168/INT_INTERFACE_LOGIC_OUTS_B6 INT_L_X34Y168/BYP_ALT7 INT_L_X34Y168/BYP_L7 INT_L_X34Y168/ER1END3 INT_L_X34Y168/IMUX_L37 INT_L_X34Y168/WR1END3 INT_L_X34Y168/WW2A2 INT_L_X34Y169/ER1END_N3_3 INT_R_X33Y168/ER1BEG3 INT_R_X33Y168/WW2END2 INT_R_X35Y168/LOGIC_OUTS6 INT_R_X35Y168/WR1BEG3 INT_R_X35Y168/WW2BEG2 
pips: CLBLM_L_X34Y168/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X34Y168/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 DSP_R_X35Y165/DSP_R.DSP_1_P14->DSP_LOGIC_OUTS_B6_3 INT_INTERFACE_R_X35Y168/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X34Y168/INT_L.BYP_ALT7->>BYP_L7 INT_L_X34Y168/INT_L.ER1END3->>BYP_ALT7 INT_L_X34Y168/INT_L.WR1END3->>IMUX_L37 INT_R_X33Y168/INT_R.WW2END2->>ER1BEG3 INT_R_X35Y168/INT_R.LOGIC_OUTS6->>WR1BEG3 INT_R_X35Y168/INT_R.LOGIC_OUTS6->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_92 - 
wires: CLBLM_L_X34Y168/CLBLM_BYP2 CLBLM_L_X34Y168/CLBLM_IMUX33 CLBLM_L_X34Y168/CLBLM_L_C1 CLBLM_L_X34Y168/CLBLM_L_CX DSP_R_X35Y165/DSP_1_P13 DSP_R_X35Y165/DSP_LOGIC_OUTS_B1_3 INT_INTERFACE_R_X35Y168/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y168/INT_INTERFACE_LOGIC_OUTS_B1 INT_L_X34Y168/BYP_ALT2 INT_L_X34Y168/BYP_L2 INT_L_X34Y168/IMUX_L33 INT_L_X34Y168/WL1END0 INT_L_X34Y168/WR1END2 INT_R_X35Y168/LOGIC_OUTS1 INT_R_X35Y168/WL1BEG0 INT_R_X35Y168/WR1BEG2 
pips: CLBLM_L_X34Y168/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X34Y168/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 DSP_R_X35Y165/DSP_R.DSP_1_P13->DSP_LOGIC_OUTS_B1_3 INT_INTERFACE_R_X35Y168/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X34Y168/INT_L.BYP_ALT2->>BYP_L2 INT_L_X34Y168/INT_L.WL1END0->>IMUX_L33 INT_L_X34Y168/INT_L.WR1END2->>BYP_ALT2 INT_R_X35Y168/INT_R.LOGIC_OUTS1->>WL1BEG0 INT_R_X35Y168/INT_R.LOGIC_OUTS1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_93 - 
wires: CLBLM_L_X34Y168/CLBLM_BYP5 CLBLM_L_X34Y168/CLBLM_IMUX13 CLBLM_L_X34Y168/CLBLM_L_B6 CLBLM_L_X34Y168/CLBLM_L_BX DSP_R_X35Y165/DSP_1_P12 DSP_R_X35Y165/DSP_LOGIC_OUTS_B3_3 INT_INTERFACE_R_X35Y168/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y168/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X34Y168/BYP_ALT4 INT_L_X34Y168/BYP_ALT5 INT_L_X34Y168/BYP_BOUNCE4 INT_L_X34Y168/BYP_L5 INT_L_X34Y168/FAN_ALT1 INT_L_X34Y168/FAN_BOUNCE1 INT_L_X34Y168/IMUX_L13 INT_L_X34Y168/WL1END2 INT_R_X35Y168/LOGIC_OUTS3 INT_R_X35Y168/WL1BEG2 
pips: CLBLM_L_X34Y168/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X34Y168/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 DSP_R_X35Y165/DSP_R.DSP_1_P12->DSP_LOGIC_OUTS_B3_3 INT_INTERFACE_R_X35Y168/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X34Y168/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X34Y168/INT_L.BYP_ALT5->>BYP_L5 INT_L_X34Y168/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X34Y168/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X34Y168/INT_L.FAN_BOUNCE1->>BYP_ALT4 INT_L_X34Y168/INT_L.WL1END2->>FAN_ALT1 INT_L_X34Y168/INT_L.WL1END2->>IMUX_L13 INT_R_X35Y168/INT_R.LOGIC_OUTS3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_94 - 
wires: CLBLM_L_X34Y168/CLBLM_BYP0 CLBLM_L_X34Y168/CLBLM_IMUX0 CLBLM_L_X34Y168/CLBLM_L_A3 CLBLM_L_X34Y168/CLBLM_L_AX DSP_R_X35Y165/DSP_1_P11 DSP_R_X35Y165/DSP_LOGIC_OUTS_B4_2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y167/INT_INTERFACE_LOGIC_OUTS_B4 INT_L_X34Y167/NW2END_S0_0 INT_L_X34Y168/BYP_ALT0 INT_L_X34Y168/BYP_L0 INT_L_X34Y168/IMUX_L0 INT_L_X34Y168/NW2END0 INT_R_X35Y167/LOGIC_OUTS4 INT_R_X35Y167/NW2BEG0 INT_R_X35Y168/NW2A0 
pips: CLBLM_L_X34Y168/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X34Y168/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 DSP_R_X35Y165/DSP_R.DSP_1_P11->DSP_LOGIC_OUTS_B4_2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X34Y168/INT_L.BYP_ALT0->>BYP_L0 INT_L_X34Y168/INT_L.NW2END0->>BYP_ALT0 INT_L_X34Y168/INT_L.NW2END0->>IMUX_L0 INT_R_X35Y167/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_95 - 
wires: CLBLM_L_X34Y167/CLBLM_BYP7 CLBLM_L_X34Y167/CLBLM_IMUX37 CLBLM_L_X34Y167/CLBLM_L_D4 CLBLM_L_X34Y167/CLBLM_L_DX DSP_R_X35Y165/DSP_1_P10 DSP_R_X35Y165/DSP_LOGIC_OUTS_B6_2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y167/INT_INTERFACE_LOGIC_OUTS_B6 INT_L_X34Y167/BYP_ALT6 INT_L_X34Y167/BYP_ALT7 INT_L_X34Y167/BYP_BOUNCE6 INT_L_X34Y167/BYP_L7 INT_L_X34Y167/IMUX_L37 INT_L_X34Y167/WR1END3 INT_L_X34Y168/BYP_BOUNCE_N3_6 INT_R_X35Y167/LOGIC_OUTS6 INT_R_X35Y167/WR1BEG3 
pips: CLBLM_L_X34Y167/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X34Y167/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 DSP_R_X35Y165/DSP_R.DSP_1_P10->DSP_LOGIC_OUTS_B6_2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X34Y167/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X34Y167/INT_L.BYP_ALT7->>BYP_L7 INT_L_X34Y167/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X34Y167/INT_L.WR1END3->>BYP_ALT6 INT_L_X34Y167/INT_L.WR1END3->>IMUX_L37 INT_R_X35Y167/INT_R.LOGIC_OUTS6->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_96 - 
wires: CLBLM_L_X34Y167/CLBLM_BYP2 CLBLM_L_X34Y167/CLBLM_IMUX33 CLBLM_L_X34Y167/CLBLM_L_C1 CLBLM_L_X34Y167/CLBLM_L_CX DSP_R_X35Y165/DSP_1_P9 DSP_R_X35Y165/DSP_LOGIC_OUTS_B1_2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y167/INT_INTERFACE_LOGIC_OUTS_B1 INT_L_X34Y167/BYP_ALT2 INT_L_X34Y167/BYP_L2 INT_L_X34Y167/IMUX_L33 INT_L_X34Y167/WL1END0 INT_L_X34Y167/WR1END2 INT_R_X35Y167/LOGIC_OUTS1 INT_R_X35Y167/WL1BEG0 INT_R_X35Y167/WR1BEG2 
pips: CLBLM_L_X34Y167/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X34Y167/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 DSP_R_X35Y165/DSP_R.DSP_1_P9->DSP_LOGIC_OUTS_B1_2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X34Y167/INT_L.BYP_ALT2->>BYP_L2 INT_L_X34Y167/INT_L.WL1END0->>IMUX_L33 INT_L_X34Y167/INT_L.WR1END2->>BYP_ALT2 INT_R_X35Y167/INT_R.LOGIC_OUTS1->>WL1BEG0 INT_R_X35Y167/INT_R.LOGIC_OUTS1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_97 - 
wires: CLBLM_L_X34Y167/CLBLM_BYP5 CLBLM_L_X34Y167/CLBLM_IMUX19 CLBLM_L_X34Y167/CLBLM_L_B2 CLBLM_L_X34Y167/CLBLM_L_BX DSP_R_X35Y165/DSP_1_P8 DSP_R_X35Y165/DSP_LOGIC_OUTS_B3_2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y167/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X34Y167/BYP_ALT5 INT_L_X34Y167/BYP_L5 INT_L_X34Y167/FAN_ALT5 INT_L_X34Y167/FAN_BOUNCE5 INT_L_X34Y167/IMUX_L19 INT_L_X34Y167/WL1END2 INT_R_X35Y167/LOGIC_OUTS3 INT_R_X35Y167/WL1BEG2 
pips: CLBLM_L_X34Y167/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X34Y167/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 DSP_R_X35Y165/DSP_R.DSP_1_P8->DSP_LOGIC_OUTS_B3_2 INT_INTERFACE_R_X35Y167/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X34Y167/INT_L.BYP_ALT5->>BYP_L5 INT_L_X34Y167/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X34Y167/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X34Y167/INT_L.FAN_BOUNCE5->>IMUX_L19 INT_L_X34Y167/INT_L.WL1END2->>FAN_ALT5 INT_R_X35Y167/INT_R.LOGIC_OUTS3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_98 - 
wires: CLBLM_L_X34Y167/CLBLM_BYP0 CLBLM_L_X34Y167/CLBLM_IMUX0 CLBLM_L_X34Y167/CLBLM_L_A3 CLBLM_L_X34Y167/CLBLM_L_AX DSP_R_X35Y165/DSP_1_P7 DSP_R_X35Y165/DSP_LOGIC_OUTS_B4_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y166/INT_INTERFACE_LOGIC_OUTS_B4 INT_L_X34Y166/NW2END_S0_0 INT_L_X34Y167/BYP_ALT0 INT_L_X34Y167/BYP_L0 INT_L_X34Y167/IMUX_L0 INT_L_X34Y167/NW2END0 INT_R_X35Y166/LOGIC_OUTS4 INT_R_X35Y166/NW2BEG0 INT_R_X35Y167/NW2A0 
pips: CLBLM_L_X34Y167/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X34Y167/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 DSP_R_X35Y165/DSP_R.DSP_1_P7->DSP_LOGIC_OUTS_B4_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X34Y167/INT_L.BYP_ALT0->>BYP_L0 INT_L_X34Y167/INT_L.NW2END0->>BYP_ALT0 INT_L_X34Y167/INT_L.NW2END0->>IMUX_L0 INT_R_X35Y166/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_99 - 
wires: CLBLM_L_X34Y166/CLBLM_BYP7 CLBLM_L_X34Y166/CLBLM_IMUX37 CLBLM_L_X34Y166/CLBLM_L_D4 CLBLM_L_X34Y166/CLBLM_L_DX DSP_R_X35Y165/DSP_1_P6 DSP_R_X35Y165/DSP_LOGIC_OUTS_B6_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y166/INT_INTERFACE_LOGIC_OUTS_B6 INT_L_X34Y166/BYP_ALT6 INT_L_X34Y166/BYP_ALT7 INT_L_X34Y166/BYP_BOUNCE6 INT_L_X34Y166/BYP_L7 INT_L_X34Y166/IMUX_L37 INT_L_X34Y166/WR1END3 INT_L_X34Y167/BYP_BOUNCE_N3_6 INT_R_X35Y166/LOGIC_OUTS6 INT_R_X35Y166/WR1BEG3 
pips: CLBLM_L_X34Y166/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X34Y166/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 DSP_R_X35Y165/DSP_R.DSP_1_P6->DSP_LOGIC_OUTS_B6_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X34Y166/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X34Y166/INT_L.BYP_ALT7->>BYP_L7 INT_L_X34Y166/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X34Y166/INT_L.WR1END3->>BYP_ALT6 INT_L_X34Y166/INT_L.WR1END3->>IMUX_L37 INT_R_X35Y166/INT_R.LOGIC_OUTS6->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_100 - 
wires: CLBLM_L_X34Y166/CLBLM_BYP2 CLBLM_L_X34Y166/CLBLM_IMUX33 CLBLM_L_X34Y166/CLBLM_L_C1 CLBLM_L_X34Y166/CLBLM_L_CX DSP_R_X35Y165/DSP_1_P5 DSP_R_X35Y165/DSP_LOGIC_OUTS_B1_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_LOGIC_OUTS_B1 INT_L_X34Y166/BYP_ALT2 INT_L_X34Y166/BYP_L2 INT_L_X34Y166/IMUX_L33 INT_L_X34Y166/WL1END0 INT_L_X34Y166/WR1END2 INT_R_X35Y166/LOGIC_OUTS1 INT_R_X35Y166/WL1BEG0 INT_R_X35Y166/WR1BEG2 
pips: CLBLM_L_X34Y166/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X34Y166/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 DSP_R_X35Y165/DSP_R.DSP_1_P5->DSP_LOGIC_OUTS_B1_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X34Y166/INT_L.BYP_ALT2->>BYP_L2 INT_L_X34Y166/INT_L.WL1END0->>IMUX_L33 INT_L_X34Y166/INT_L.WR1END2->>BYP_ALT2 INT_R_X35Y166/INT_R.LOGIC_OUTS1->>WL1BEG0 INT_R_X35Y166/INT_R.LOGIC_OUTS1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_101 - 
wires: CLBLM_L_X34Y166/CLBLM_BYP5 CLBLM_L_X34Y166/CLBLM_IMUX19 CLBLM_L_X34Y166/CLBLM_L_B2 CLBLM_L_X34Y166/CLBLM_L_BX DSP_R_X35Y165/DSP_1_P4 DSP_R_X35Y165/DSP_LOGIC_OUTS_B3_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y166/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X34Y166/BYP_ALT5 INT_L_X34Y166/BYP_L5 INT_L_X34Y166/FAN_ALT5 INT_L_X34Y166/FAN_BOUNCE5 INT_L_X34Y166/IMUX_L19 INT_L_X34Y166/WL1END2 INT_R_X35Y166/LOGIC_OUTS3 INT_R_X35Y166/WL1BEG2 
pips: CLBLM_L_X34Y166/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X34Y166/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 DSP_R_X35Y165/DSP_R.DSP_1_P4->DSP_LOGIC_OUTS_B3_1 INT_INTERFACE_R_X35Y166/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X34Y166/INT_L.BYP_ALT5->>BYP_L5 INT_L_X34Y166/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X34Y166/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X34Y166/INT_L.FAN_BOUNCE5->>IMUX_L19 INT_L_X34Y166/INT_L.WL1END2->>FAN_ALT5 INT_R_X35Y166/INT_R.LOGIC_OUTS3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_102 - 
wires: CLBLM_L_X34Y166/CLBLM_BYP0 CLBLM_L_X34Y166/CLBLM_IMUX0 CLBLM_L_X34Y166/CLBLM_L_A3 CLBLM_L_X34Y166/CLBLM_L_AX DSP_R_X35Y165/DSP_1_P3 DSP_R_X35Y165/DSP_LOGIC_OUTS_B4_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS_B4 INT_L_X34Y165/NW2END_S0_0 INT_L_X34Y166/BYP_ALT0 INT_L_X34Y166/BYP_L0 INT_L_X34Y166/IMUX_L0 INT_L_X34Y166/NW2END0 INT_R_X35Y165/LOGIC_OUTS4 INT_R_X35Y165/NW2BEG0 INT_R_X35Y166/NW2A0 
pips: CLBLM_L_X34Y166/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X34Y166/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 DSP_R_X35Y165/DSP_R.DSP_1_P3->DSP_LOGIC_OUTS_B4_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X34Y166/INT_L.BYP_ALT0->>BYP_L0 INT_L_X34Y166/INT_L.NW2END0->>BYP_ALT0 INT_L_X34Y166/INT_L.NW2END0->>IMUX_L0 INT_R_X35Y165/INT_R.LOGIC_OUTS4->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_103 - 
wires: CLBLM_L_X34Y165/CLBLM_BYP7 CLBLM_L_X34Y165/CLBLM_IMUX37 CLBLM_L_X34Y165/CLBLM_L_D4 CLBLM_L_X34Y165/CLBLM_L_DX DSP_R_X35Y165/DSP_1_P2 DSP_R_X35Y165/DSP_LOGIC_OUTS_B6_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS_B6 INT_L_X34Y165/BYP_ALT6 INT_L_X34Y165/BYP_ALT7 INT_L_X34Y165/BYP_BOUNCE6 INT_L_X34Y165/BYP_L7 INT_L_X34Y165/IMUX_L37 INT_L_X34Y165/WR1END3 INT_L_X34Y166/BYP_BOUNCE_N3_6 INT_R_X35Y165/LOGIC_OUTS6 INT_R_X35Y165/WR1BEG3 
pips: CLBLM_L_X34Y165/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X34Y165/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 DSP_R_X35Y165/DSP_R.DSP_1_P2->DSP_LOGIC_OUTS_B6_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X34Y165/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X34Y165/INT_L.BYP_ALT7->>BYP_L7 INT_L_X34Y165/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X34Y165/INT_L.WR1END3->>BYP_ALT6 INT_L_X34Y165/INT_L.WR1END3->>IMUX_L37 INT_R_X35Y165/INT_R.LOGIC_OUTS6->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_104 - 
wires: CLBLM_L_X34Y165/CLBLM_BYP2 CLBLM_L_X34Y165/CLBLM_IMUX33 CLBLM_L_X34Y165/CLBLM_L_C1 CLBLM_L_X34Y165/CLBLM_L_CX DSP_R_X35Y165/DSP_1_P1 DSP_R_X35Y165/DSP_LOGIC_OUTS_B1_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS_B1 INT_L_X34Y165/BYP_ALT2 INT_L_X34Y165/BYP_L2 INT_L_X34Y165/IMUX_L33 INT_L_X34Y165/WL1END0 INT_L_X34Y165/WR1END2 INT_R_X35Y165/LOGIC_OUTS1 INT_R_X35Y165/WL1BEG0 INT_R_X35Y165/WR1BEG2 
pips: CLBLM_L_X34Y165/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X34Y165/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 DSP_R_X35Y165/DSP_R.DSP_1_P1->DSP_LOGIC_OUTS_B1_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X34Y165/INT_L.BYP_ALT2->>BYP_L2 INT_L_X34Y165/INT_L.WL1END0->>IMUX_L33 INT_L_X34Y165/INT_L.WR1END2->>BYP_ALT2 INT_R_X35Y165/INT_R.LOGIC_OUTS1->>WL1BEG0 INT_R_X35Y165/INT_R.LOGIC_OUTS1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[1]0__2_n_105 - 
wires: CLBLM_L_X34Y165/CLBLM_BYP5 CLBLM_L_X34Y165/CLBLM_IMUX16 CLBLM_L_X34Y165/CLBLM_L_B3 CLBLM_L_X34Y165/CLBLM_L_BX DSP_R_X35Y165/DSP_1_P0 DSP_R_X35Y165/DSP_LOGIC_OUTS_B3_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y165/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X34Y164/SW2END3 INT_L_X34Y165/BYP_ALT5 INT_L_X34Y165/BYP_L5 INT_L_X34Y165/FAN_ALT5 INT_L_X34Y165/FAN_BOUNCE5 INT_L_X34Y165/IMUX_L16 INT_L_X34Y165/NL1BEG_N3 INT_L_X34Y165/SW2END_N0_3 INT_R_X35Y164/SW2A3 INT_R_X35Y165/LOGIC_OUTS3 INT_R_X35Y165/SW2BEG3 
pips: CLBLM_L_X34Y165/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X34Y165/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 DSP_R_X35Y165/DSP_R.DSP_1_P0->DSP_LOGIC_OUTS_B3_0 INT_INTERFACE_R_X35Y165/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X34Y165/INT_L.BYP_ALT5->>BYP_L5 INT_L_X34Y165/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X34Y165/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X34Y165/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X34Y165/INT_L.SW2END_N0_3->>IMUX_L16 INT_L_X34Y165/INT_L.SW2END_N0_3->>NL1BEG_N3 INT_R_X35Y165/INT_R.LOGIC_OUTS3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0_n_106 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT47 DSP_R_X35Y180/DSP_1_PCIN47 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT47->DSP_1_PCIN47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_107 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT46 DSP_R_X35Y180/DSP_1_PCIN46 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT46->DSP_1_PCIN46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_108 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT45 DSP_R_X35Y180/DSP_1_PCIN45 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT45->DSP_1_PCIN45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_109 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT44 DSP_R_X35Y180/DSP_1_PCIN44 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT44->DSP_1_PCIN44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_110 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT43 DSP_R_X35Y180/DSP_1_PCIN43 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT43->DSP_1_PCIN43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_111 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT42 DSP_R_X35Y180/DSP_1_PCIN42 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT42->DSP_1_PCIN42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_112 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT41 DSP_R_X35Y180/DSP_1_PCIN41 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT41->DSP_1_PCIN41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_113 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT40 DSP_R_X35Y180/DSP_1_PCIN40 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT40->DSP_1_PCIN40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_114 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT39 DSP_R_X35Y180/DSP_1_PCIN39 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT39->DSP_1_PCIN39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_115 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT38 DSP_R_X35Y180/DSP_1_PCIN38 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT38->DSP_1_PCIN38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_116 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT37 DSP_R_X35Y180/DSP_1_PCIN37 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT37->DSP_1_PCIN37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_117 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT36 DSP_R_X35Y180/DSP_1_PCIN36 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT36->DSP_1_PCIN36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_118 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT35 DSP_R_X35Y180/DSP_1_PCIN35 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT35->DSP_1_PCIN35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_119 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT34 DSP_R_X35Y180/DSP_1_PCIN34 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT34->DSP_1_PCIN34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_120 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT33 DSP_R_X35Y180/DSP_1_PCIN33 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT33->DSP_1_PCIN33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_121 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT32 DSP_R_X35Y180/DSP_1_PCIN32 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT32->DSP_1_PCIN32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_122 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT31 DSP_R_X35Y180/DSP_1_PCIN31 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT31->DSP_1_PCIN31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_123 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT30 DSP_R_X35Y180/DSP_1_PCIN30 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT30->DSP_1_PCIN30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_124 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT29 DSP_R_X35Y180/DSP_1_PCIN29 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT29->DSP_1_PCIN29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_125 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT28 DSP_R_X35Y180/DSP_1_PCIN28 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT28->DSP_1_PCIN28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_126 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT27 DSP_R_X35Y180/DSP_1_PCIN27 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT27->DSP_1_PCIN27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_127 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT26 DSP_R_X35Y180/DSP_1_PCIN26 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT26->DSP_1_PCIN26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_128 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT25 DSP_R_X35Y180/DSP_1_PCIN25 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT25->DSP_1_PCIN25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_129 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT24 DSP_R_X35Y180/DSP_1_PCIN24 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT24->DSP_1_PCIN24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_130 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT23 DSP_R_X35Y180/DSP_1_PCIN23 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT23->DSP_1_PCIN23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_131 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT22 DSP_R_X35Y180/DSP_1_PCIN22 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT22->DSP_1_PCIN22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_132 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT21 DSP_R_X35Y180/DSP_1_PCIN21 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT21->DSP_1_PCIN21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_133 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT20 DSP_R_X35Y180/DSP_1_PCIN20 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT20->DSP_1_PCIN20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_134 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT19 DSP_R_X35Y180/DSP_1_PCIN19 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT19->DSP_1_PCIN19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_135 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT18 DSP_R_X35Y180/DSP_1_PCIN18 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT18->DSP_1_PCIN18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_136 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT17 DSP_R_X35Y180/DSP_1_PCIN17 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT17->DSP_1_PCIN17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_137 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT16 DSP_R_X35Y180/DSP_1_PCIN16 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT16->DSP_1_PCIN16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_138 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT15 DSP_R_X35Y180/DSP_1_PCIN15 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT15->DSP_1_PCIN15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_139 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT14 DSP_R_X35Y180/DSP_1_PCIN14 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT14->DSP_1_PCIN14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_140 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT13 DSP_R_X35Y180/DSP_1_PCIN13 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT13->DSP_1_PCIN13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_141 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT12 DSP_R_X35Y180/DSP_1_PCIN12 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT12->DSP_1_PCIN12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_142 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT11 DSP_R_X35Y180/DSP_1_PCIN11 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT11->DSP_1_PCIN11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_143 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT10 DSP_R_X35Y180/DSP_1_PCIN10 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT10->DSP_1_PCIN10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_144 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT9 DSP_R_X35Y180/DSP_1_PCIN9 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT9->DSP_1_PCIN9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_145 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT8 DSP_R_X35Y180/DSP_1_PCIN8 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT8->DSP_1_PCIN8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_146 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT7 DSP_R_X35Y180/DSP_1_PCIN7 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT7->DSP_1_PCIN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_147 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT6 DSP_R_X35Y180/DSP_1_PCIN6 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT6->DSP_1_PCIN6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_148 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT5 DSP_R_X35Y180/DSP_1_PCIN5 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT5->DSP_1_PCIN5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_149 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT4 DSP_R_X35Y180/DSP_1_PCIN4 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT4->DSP_1_PCIN4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_150 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT3 DSP_R_X35Y180/DSP_1_PCIN3 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT3->DSP_1_PCIN3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_151 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT2 DSP_R_X35Y180/DSP_1_PCIN2 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT2->DSP_1_PCIN2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_152 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT1 DSP_R_X35Y180/DSP_1_PCIN1 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT1->DSP_1_PCIN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_153 - 
wires: DSP_R_X35Y180/DSP_0_PCOUT0 DSP_R_X35Y180/DSP_1_PCIN0 
pips: DSP_R_X35Y180/DSP_R.DSP_0_PCOUT0->DSP_1_PCIN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_89 - 
wires: CLBLM_L_X36Y179/CLBLM_ER1BEG0 CLBLM_L_X36Y179/CLBLM_IMUX17 CLBLM_L_X36Y179/CLBLM_M_B3 DSP_R_X35Y175/DSP_ER1BEG0_4 DSP_R_X35Y180/DSP_0_P16 DSP_R_X35Y180/DSP_LOGIC_OUTS_B21_4 INT_INTERFACE_R_X35Y179/INT_INTERFACE_ER1BEG0 INT_INTERFACE_R_X35Y184/INT_INTERFACE_LOGIC_OUTS21 INT_INTERFACE_R_X35Y184/INT_INTERFACE_LOGIC_OUTS_B21 INT_L_X36Y179/ER1END0 INT_L_X36Y179/IMUX_L17 INT_R_X35Y178/ER1BEG_S0 INT_R_X35Y178/SS6END3 INT_R_X35Y179/ER1BEG0 INT_R_X35Y179/SS6E3 INT_R_X35Y179/SS6END_N0_3 INT_R_X35Y180/SS6D3 INT_R_X35Y181/SS6C3 INT_R_X35Y182/SS6B3 INT_R_X35Y183/SS6A3 INT_R_X35Y184/LOGIC_OUTS21 INT_R_X35Y184/SS6BEG3 VBRK_X89Y187/VBRK_ER1BEG0 
pips: CLBLM_L_X36Y179/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 DSP_R_X35Y180/DSP_R.DSP_0_P16->DSP_LOGIC_OUTS_B21_4 INT_INTERFACE_R_X35Y184/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B21->>INT_INTERFACE_LOGIC_OUTS21 INT_L_X36Y179/INT_L.ER1END0->>IMUX_L17 INT_R_X35Y178/INT_R.SS6END3->>ER1BEG_S0 INT_R_X35Y184/INT_R.LOGIC_OUTS21->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_90 - 
wires: CLBLM_L_X36Y179/CLBLM_IMUX8 CLBLM_L_X36Y179/CLBLM_M_A5 CLBLM_L_X36Y183/CLBLM_SE4BEG0 DSP_R_X35Y180/DSP_0_P15 DSP_R_X35Y180/DSP_LOGIC_OUTS_B18_3 DSP_R_X35Y180/DSP_SE4BEG0_3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_LOGIC_OUTS18 INT_INTERFACE_R_X35Y183/INT_INTERFACE_LOGIC_OUTS_B18 INT_INTERFACE_R_X35Y183/INT_INTERFACE_SE4BEG0 INT_L_X36Y178/WL1END3 INT_L_X36Y179/IMUX_L8 INT_L_X36Y179/SE6E0 INT_L_X36Y179/WL1END_N1_3 INT_L_X36Y180/SE6D0 INT_L_X36Y181/SE6C0 INT_L_X36Y182/SE6B0 INT_L_X36Y183/SE6A0 INT_R_X35Y183/LOGIC_OUTS18 INT_R_X35Y183/SE6BEG0 INT_R_X37Y178/WL1BEG3 INT_R_X37Y179/SE6END0 INT_R_X37Y179/WL1BEG_N3 VBRK_X89Y191/VBRK_SE4BEG0 
pips: CLBLM_L_X36Y179/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 DSP_R_X35Y180/DSP_R.DSP_0_P15->DSP_LOGIC_OUTS_B18_3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B18->>INT_INTERFACE_LOGIC_OUTS18 INT_L_X36Y179/INT_L.WL1END_N1_3->>IMUX_L8 INT_R_X35Y183/INT_R.LOGIC_OUTS18->>SE6BEG0 INT_R_X37Y179/INT_R.SE6END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_91 - 
wires: CLBLM_L_X36Y178/CLBLM_IMUX44 CLBLM_L_X36Y178/CLBLM_M_D4 CLBLM_L_X36Y183/CLBLM_SE4BEG2 DSP_R_X35Y180/DSP_0_P14 DSP_R_X35Y180/DSP_LOGIC_OUTS_B16_3 DSP_R_X35Y180/DSP_SE4BEG2_3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_LOGIC_OUTS16 INT_INTERFACE_R_X35Y183/INT_INTERFACE_LOGIC_OUTS_B16 INT_INTERFACE_R_X35Y183/INT_INTERFACE_SE4BEG2 INT_L_X36Y178/IMUX_L44 INT_L_X36Y178/SW2END2 INT_L_X36Y179/SE6E2 INT_L_X36Y180/SE6D2 INT_L_X36Y181/SE6C2 INT_L_X36Y182/SE6B2 INT_L_X36Y183/SE6A2 INT_R_X35Y183/LOGIC_OUTS16 INT_R_X35Y183/SE6BEG2 INT_R_X37Y178/SW2A2 INT_R_X37Y179/SE6END2 INT_R_X37Y179/SW2BEG2 VBRK_X89Y191/VBRK_SE4BEG2 
pips: CLBLM_L_X36Y178/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 DSP_R_X35Y180/DSP_R.DSP_0_P14->DSP_LOGIC_OUTS_B16_3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B16->>INT_INTERFACE_LOGIC_OUTS16 INT_L_X36Y178/INT_L.SW2END2->>IMUX_L44 INT_R_X35Y183/INT_R.LOGIC_OUTS16->>SE6BEG2 INT_R_X37Y179/INT_R.SE6END2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_92 - 
wires: CLBLM_L_X36Y178/CLBLM_IMUX35 CLBLM_L_X36Y178/CLBLM_M_C6 CLBLM_L_X36Y183/CLBLM_SE4BEG1 DSP_R_X35Y180/DSP_0_P13 DSP_R_X35Y180/DSP_LOGIC_OUTS_B23_3 DSP_R_X35Y180/DSP_SE4BEG1_3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_LOGIC_OUTS23 INT_INTERFACE_R_X35Y183/INT_INTERFACE_LOGIC_OUTS_B23 INT_INTERFACE_R_X35Y183/INT_INTERFACE_SE4BEG1 INT_L_X36Y178/IMUX_L35 INT_L_X36Y178/SW2END1 INT_L_X36Y179/SE6E1 INT_L_X36Y180/SE6D1 INT_L_X36Y181/SE6C1 INT_L_X36Y182/SE6B1 INT_L_X36Y183/SE6A1 INT_R_X35Y183/LOGIC_OUTS23 INT_R_X35Y183/SE6BEG1 INT_R_X37Y178/SW2A1 INT_R_X37Y179/SE6END1 INT_R_X37Y179/SW2BEG1 VBRK_X89Y191/VBRK_SE4BEG1 
pips: CLBLM_L_X36Y178/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 DSP_R_X35Y180/DSP_R.DSP_0_P13->DSP_LOGIC_OUTS_B23_3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B23->>INT_INTERFACE_LOGIC_OUTS23 INT_L_X36Y178/INT_L.SW2END1->>IMUX_L35 INT_R_X35Y183/INT_R.LOGIC_OUTS23->>SE6BEG1 INT_R_X37Y179/INT_R.SE6END1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_93 - 
wires: CLBLM_L_X36Y178/CLBLM_ER1BEG0 CLBLM_L_X36Y178/CLBLM_IMUX17 CLBLM_L_X36Y178/CLBLM_M_B3 DSP_R_X35Y175/DSP_ER1BEG0_3 DSP_R_X35Y180/DSP_0_P12 DSP_R_X35Y180/DSP_LOGIC_OUTS_B21_3 INT_INTERFACE_R_X35Y178/INT_INTERFACE_ER1BEG0 INT_INTERFACE_R_X35Y183/INT_INTERFACE_LOGIC_OUTS21 INT_INTERFACE_R_X35Y183/INT_INTERFACE_LOGIC_OUTS_B21 INT_L_X36Y178/ER1END0 INT_L_X36Y178/IMUX_L17 INT_R_X35Y177/ER1BEG_S0 INT_R_X35Y177/SS6END3 INT_R_X35Y178/ER1BEG0 INT_R_X35Y178/SS6E3 INT_R_X35Y178/SS6END_N0_3 INT_R_X35Y179/SS6D3 INT_R_X35Y180/SS6C3 INT_R_X35Y181/SS6B3 INT_R_X35Y182/SS6A3 INT_R_X35Y183/LOGIC_OUTS21 INT_R_X35Y183/SS6BEG3 VBRK_X89Y186/VBRK_ER1BEG0 
pips: CLBLM_L_X36Y178/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 DSP_R_X35Y180/DSP_R.DSP_0_P12->DSP_LOGIC_OUTS_B21_3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B21->>INT_INTERFACE_LOGIC_OUTS21 INT_L_X36Y178/INT_L.ER1END0->>IMUX_L17 INT_R_X35Y177/INT_R.SS6END3->>ER1BEG_S0 INT_R_X35Y183/INT_R.LOGIC_OUTS21->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_94 - 
wires: CLBLM_L_X36Y178/CLBLM_IMUX8 CLBLM_L_X36Y178/CLBLM_M_A5 CLBLM_L_X36Y182/CLBLM_SE4BEG0 DSP_R_X35Y180/DSP_0_P11 DSP_R_X35Y180/DSP_LOGIC_OUTS_B18_2 DSP_R_X35Y180/DSP_SE4BEG0_2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_LOGIC_OUTS18 INT_INTERFACE_R_X35Y182/INT_INTERFACE_LOGIC_OUTS_B18 INT_INTERFACE_R_X35Y182/INT_INTERFACE_SE4BEG0 INT_L_X36Y177/WL1END3 INT_L_X36Y178/IMUX_L8 INT_L_X36Y178/SE6E0 INT_L_X36Y178/WL1END_N1_3 INT_L_X36Y179/SE6D0 INT_L_X36Y180/SE6C0 INT_L_X36Y181/SE6B0 INT_L_X36Y182/SE6A0 INT_R_X35Y182/LOGIC_OUTS18 INT_R_X35Y182/SE6BEG0 INT_R_X37Y177/WL1BEG3 INT_R_X37Y178/SE6END0 INT_R_X37Y178/WL1BEG_N3 VBRK_X89Y190/VBRK_SE4BEG0 
pips: CLBLM_L_X36Y178/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 DSP_R_X35Y180/DSP_R.DSP_0_P11->DSP_LOGIC_OUTS_B18_2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B18->>INT_INTERFACE_LOGIC_OUTS18 INT_L_X36Y178/INT_L.WL1END_N1_3->>IMUX_L8 INT_R_X35Y182/INT_R.LOGIC_OUTS18->>SE6BEG0 INT_R_X37Y178/INT_R.SE6END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_95 - 
wires: CLBLM_L_X36Y177/CLBLM_IMUX44 CLBLM_L_X36Y177/CLBLM_M_D4 CLBLM_L_X36Y182/CLBLM_SE4BEG2 DSP_R_X35Y180/DSP_0_P10 DSP_R_X35Y180/DSP_LOGIC_OUTS_B16_2 DSP_R_X35Y180/DSP_SE4BEG2_2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_LOGIC_OUTS16 INT_INTERFACE_R_X35Y182/INT_INTERFACE_LOGIC_OUTS_B16 INT_INTERFACE_R_X35Y182/INT_INTERFACE_SE4BEG2 INT_L_X36Y177/IMUX_L44 INT_L_X36Y177/SW2END2 INT_L_X36Y178/SE6E2 INT_L_X36Y179/SE6D2 INT_L_X36Y180/SE6C2 INT_L_X36Y181/SE6B2 INT_L_X36Y182/SE6A2 INT_R_X35Y182/LOGIC_OUTS16 INT_R_X35Y182/SE6BEG2 INT_R_X37Y177/SW2A2 INT_R_X37Y178/SE6END2 INT_R_X37Y178/SW2BEG2 VBRK_X89Y190/VBRK_SE4BEG2 
pips: CLBLM_L_X36Y177/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 DSP_R_X35Y180/DSP_R.DSP_0_P10->DSP_LOGIC_OUTS_B16_2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B16->>INT_INTERFACE_LOGIC_OUTS16 INT_L_X36Y177/INT_L.SW2END2->>IMUX_L44 INT_R_X35Y182/INT_R.LOGIC_OUTS16->>SE6BEG2 INT_R_X37Y178/INT_R.SE6END2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_96 - 
wires: CLBLM_L_X36Y177/CLBLM_IMUX35 CLBLM_L_X36Y177/CLBLM_M_C6 CLBLM_L_X36Y182/CLBLM_SE4BEG1 DSP_R_X35Y180/DSP_0_P9 DSP_R_X35Y180/DSP_LOGIC_OUTS_B23_2 DSP_R_X35Y180/DSP_SE4BEG1_2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_LOGIC_OUTS23 INT_INTERFACE_R_X35Y182/INT_INTERFACE_LOGIC_OUTS_B23 INT_INTERFACE_R_X35Y182/INT_INTERFACE_SE4BEG1 INT_L_X36Y177/IMUX_L35 INT_L_X36Y177/SW2END1 INT_L_X36Y178/SE6E1 INT_L_X36Y179/SE6D1 INT_L_X36Y180/SE6C1 INT_L_X36Y181/SE6B1 INT_L_X36Y182/SE6A1 INT_R_X35Y182/LOGIC_OUTS23 INT_R_X35Y182/SE6BEG1 INT_R_X37Y177/SW2A1 INT_R_X37Y178/SE6END1 INT_R_X37Y178/SW2BEG1 VBRK_X89Y190/VBRK_SE4BEG1 
pips: CLBLM_L_X36Y177/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 DSP_R_X35Y180/DSP_R.DSP_0_P9->DSP_LOGIC_OUTS_B23_2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B23->>INT_INTERFACE_LOGIC_OUTS23 INT_L_X36Y177/INT_L.SW2END1->>IMUX_L35 INT_R_X35Y182/INT_R.LOGIC_OUTS23->>SE6BEG1 INT_R_X37Y178/INT_R.SE6END1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_97 - 
wires: CLBLM_L_X36Y177/CLBLM_ER1BEG0 CLBLM_L_X36Y177/CLBLM_IMUX17 CLBLM_L_X36Y177/CLBLM_M_B3 DSP_R_X35Y175/DSP_ER1BEG0_2 DSP_R_X35Y180/DSP_0_P8 DSP_R_X35Y180/DSP_LOGIC_OUTS_B21_2 INT_INTERFACE_R_X35Y177/INT_INTERFACE_ER1BEG0 INT_INTERFACE_R_X35Y182/INT_INTERFACE_LOGIC_OUTS21 INT_INTERFACE_R_X35Y182/INT_INTERFACE_LOGIC_OUTS_B21 INT_L_X36Y177/ER1END0 INT_L_X36Y177/IMUX_L17 INT_R_X35Y176/ER1BEG_S0 INT_R_X35Y176/SS6END3 INT_R_X35Y177/ER1BEG0 INT_R_X35Y177/SS6E3 INT_R_X35Y177/SS6END_N0_3 INT_R_X35Y178/SS6D3 INT_R_X35Y179/SS6C3 INT_R_X35Y180/SS6B3 INT_R_X35Y181/SS6A3 INT_R_X35Y182/LOGIC_OUTS21 INT_R_X35Y182/SS6BEG3 VBRK_X89Y185/VBRK_ER1BEG0 
pips: CLBLM_L_X36Y177/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 DSP_R_X35Y180/DSP_R.DSP_0_P8->DSP_LOGIC_OUTS_B21_2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B21->>INT_INTERFACE_LOGIC_OUTS21 INT_L_X36Y177/INT_L.ER1END0->>IMUX_L17 INT_R_X35Y176/INT_R.SS6END3->>ER1BEG_S0 INT_R_X35Y182/INT_R.LOGIC_OUTS21->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_98 - 
wires: CLBLM_L_X36Y177/CLBLM_IMUX8 CLBLM_L_X36Y177/CLBLM_M_A5 CLBLM_L_X36Y181/CLBLM_SE4BEG0 DSP_R_X35Y180/DSP_0_P7 DSP_R_X35Y180/DSP_LOGIC_OUTS_B18_1 DSP_R_X35Y180/DSP_SE4BEG0_1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS18 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS_B18 INT_INTERFACE_R_X35Y181/INT_INTERFACE_SE4BEG0 INT_L_X36Y176/WL1END3 INT_L_X36Y177/IMUX_L8 INT_L_X36Y177/SE6E0 INT_L_X36Y177/WL1END_N1_3 INT_L_X36Y178/SE6D0 INT_L_X36Y179/SE6C0 INT_L_X36Y180/SE6B0 INT_L_X36Y181/SE6A0 INT_R_X35Y181/LOGIC_OUTS18 INT_R_X35Y181/SE6BEG0 INT_R_X37Y176/WL1BEG3 INT_R_X37Y177/SE6END0 INT_R_X37Y177/WL1BEG_N3 VBRK_X89Y189/VBRK_SE4BEG0 
pips: CLBLM_L_X36Y177/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 DSP_R_X35Y180/DSP_R.DSP_0_P7->DSP_LOGIC_OUTS_B18_1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B18->>INT_INTERFACE_LOGIC_OUTS18 INT_L_X36Y177/INT_L.WL1END_N1_3->>IMUX_L8 INT_R_X35Y181/INT_R.LOGIC_OUTS18->>SE6BEG0 INT_R_X37Y177/INT_R.SE6END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_99 - 
wires: CLBLM_L_X36Y176/CLBLM_IMUX44 CLBLM_L_X36Y176/CLBLM_M_D4 CLBLM_L_X36Y181/CLBLM_SE4BEG2 DSP_R_X35Y180/DSP_0_P6 DSP_R_X35Y180/DSP_LOGIC_OUTS_B16_1 DSP_R_X35Y180/DSP_SE4BEG2_1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS16 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS_B16 INT_INTERFACE_R_X35Y181/INT_INTERFACE_SE4BEG2 INT_L_X36Y176/IMUX_L44 INT_L_X36Y176/SW2END2 INT_L_X36Y177/SE6E2 INT_L_X36Y178/SE6D2 INT_L_X36Y179/SE6C2 INT_L_X36Y180/SE6B2 INT_L_X36Y181/SE6A2 INT_R_X35Y181/LOGIC_OUTS16 INT_R_X35Y181/SE6BEG2 INT_R_X37Y176/SW2A2 INT_R_X37Y177/SE6END2 INT_R_X37Y177/SW2BEG2 VBRK_X89Y189/VBRK_SE4BEG2 
pips: CLBLM_L_X36Y176/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 DSP_R_X35Y180/DSP_R.DSP_0_P6->DSP_LOGIC_OUTS_B16_1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B16->>INT_INTERFACE_LOGIC_OUTS16 INT_L_X36Y176/INT_L.SW2END2->>IMUX_L44 INT_R_X35Y181/INT_R.LOGIC_OUTS16->>SE6BEG2 INT_R_X37Y177/INT_R.SE6END2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_100 - 
wires: CLBLM_L_X36Y176/CLBLM_IMUX35 CLBLM_L_X36Y176/CLBLM_M_C6 CLBLM_L_X36Y181/CLBLM_SE4BEG1 DSP_R_X35Y180/DSP_0_P5 DSP_R_X35Y180/DSP_LOGIC_OUTS_B23_1 DSP_R_X35Y180/DSP_SE4BEG1_1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS23 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS_B23 INT_INTERFACE_R_X35Y181/INT_INTERFACE_SE4BEG1 INT_L_X36Y176/IMUX_L35 INT_L_X36Y176/SW2END1 INT_L_X36Y177/SE6E1 INT_L_X36Y178/SE6D1 INT_L_X36Y179/SE6C1 INT_L_X36Y180/SE6B1 INT_L_X36Y181/SE6A1 INT_R_X35Y181/LOGIC_OUTS23 INT_R_X35Y181/SE6BEG1 INT_R_X37Y176/SW2A1 INT_R_X37Y177/SE6END1 INT_R_X37Y177/SW2BEG1 VBRK_X89Y189/VBRK_SE4BEG1 
pips: CLBLM_L_X36Y176/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 DSP_R_X35Y180/DSP_R.DSP_0_P5->DSP_LOGIC_OUTS_B23_1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B23->>INT_INTERFACE_LOGIC_OUTS23 INT_L_X36Y176/INT_L.SW2END1->>IMUX_L35 INT_R_X35Y181/INT_R.LOGIC_OUTS23->>SE6BEG1 INT_R_X37Y177/INT_R.SE6END1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_101 - 
wires: CLBLM_L_X36Y176/CLBLM_ER1BEG0 CLBLM_L_X36Y176/CLBLM_IMUX17 CLBLM_L_X36Y176/CLBLM_M_B3 DSP_R_X35Y175/DSP_ER1BEG0_1 DSP_R_X35Y180/DSP_0_P4 DSP_R_X35Y180/DSP_LOGIC_OUTS_B21_1 INT_INTERFACE_R_X35Y176/INT_INTERFACE_ER1BEG0 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS21 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS_B21 INT_L_X36Y176/ER1END0 INT_L_X36Y176/IMUX_L17 INT_R_X35Y175/ER1BEG_S0 INT_R_X35Y175/SS6END3 INT_R_X35Y176/ER1BEG0 INT_R_X35Y176/SS6E3 INT_R_X35Y176/SS6END_N0_3 INT_R_X35Y177/SS6D3 INT_R_X35Y178/SS6C3 INT_R_X35Y179/SS6B3 INT_R_X35Y180/SS6A3 INT_R_X35Y181/LOGIC_OUTS21 INT_R_X35Y181/SS6BEG3 VBRK_X89Y184/VBRK_ER1BEG0 
pips: CLBLM_L_X36Y176/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 DSP_R_X35Y180/DSP_R.DSP_0_P4->DSP_LOGIC_OUTS_B21_1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B21->>INT_INTERFACE_LOGIC_OUTS21 INT_L_X36Y176/INT_L.ER1END0->>IMUX_L17 INT_R_X35Y175/INT_R.SS6END3->>ER1BEG_S0 INT_R_X35Y181/INT_R.LOGIC_OUTS21->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_102 - 
wires: CLBLM_L_X36Y176/CLBLM_IMUX8 CLBLM_L_X36Y176/CLBLM_M_A5 CLBLM_L_X36Y180/CLBLM_SE4BEG0 DSP_R_X35Y180/DSP_0_P3 DSP_R_X35Y180/DSP_LOGIC_OUTS_B18_0 DSP_R_X35Y180/DSP_SE4BEG0_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS18 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS_B18 INT_INTERFACE_R_X35Y180/INT_INTERFACE_SE4BEG0 INT_L_X36Y175/WL1END3 INT_L_X36Y176/IMUX_L8 INT_L_X36Y176/SE6E0 INT_L_X36Y176/WL1END_N1_3 INT_L_X36Y177/SE6D0 INT_L_X36Y178/SE6C0 INT_L_X36Y179/SE6B0 INT_L_X36Y180/SE6A0 INT_R_X35Y180/LOGIC_OUTS18 INT_R_X35Y180/SE6BEG0 INT_R_X37Y175/WL1BEG3 INT_R_X37Y176/SE6END0 INT_R_X37Y176/WL1BEG_N3 VBRK_X89Y188/VBRK_SE4BEG0 
pips: CLBLM_L_X36Y176/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 DSP_R_X35Y180/DSP_R.DSP_0_P3->DSP_LOGIC_OUTS_B18_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B18->>INT_INTERFACE_LOGIC_OUTS18 INT_L_X36Y176/INT_L.WL1END_N1_3->>IMUX_L8 INT_R_X35Y180/INT_R.LOGIC_OUTS18->>SE6BEG0 INT_R_X37Y176/INT_R.SE6END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_103 - 
wires: CLBLM_L_X36Y175/CLBLM_IMUX44 CLBLM_L_X36Y175/CLBLM_M_D4 CLBLM_L_X36Y180/CLBLM_SE4BEG2 DSP_R_X35Y180/DSP_0_P2 DSP_R_X35Y180/DSP_LOGIC_OUTS_B16_0 DSP_R_X35Y180/DSP_SE4BEG2_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS16 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS_B16 INT_INTERFACE_R_X35Y180/INT_INTERFACE_SE4BEG2 INT_L_X36Y175/IMUX_L44 INT_L_X36Y175/SW2END2 INT_L_X36Y176/SE6E2 INT_L_X36Y177/SE6D2 INT_L_X36Y178/SE6C2 INT_L_X36Y179/SE6B2 INT_L_X36Y180/SE6A2 INT_R_X35Y180/LOGIC_OUTS16 INT_R_X35Y180/SE6BEG2 INT_R_X37Y175/SW2A2 INT_R_X37Y176/SE6END2 INT_R_X37Y176/SW2BEG2 VBRK_X89Y188/VBRK_SE4BEG2 
pips: CLBLM_L_X36Y175/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 DSP_R_X35Y180/DSP_R.DSP_0_P2->DSP_LOGIC_OUTS_B16_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B16->>INT_INTERFACE_LOGIC_OUTS16 INT_L_X36Y175/INT_L.SW2END2->>IMUX_L44 INT_R_X35Y180/INT_R.LOGIC_OUTS16->>SE6BEG2 INT_R_X37Y176/INT_R.SE6END2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_104 - 
wires: CLBLM_L_X36Y175/CLBLM_IMUX35 CLBLM_L_X36Y175/CLBLM_M_C6 CLBLM_L_X36Y180/CLBLM_SE4BEG1 DSP_R_X35Y180/DSP_0_P1 DSP_R_X35Y180/DSP_LOGIC_OUTS_B23_0 DSP_R_X35Y180/DSP_SE4BEG1_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS23 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS_B23 INT_INTERFACE_R_X35Y180/INT_INTERFACE_SE4BEG1 INT_L_X36Y175/IMUX_L35 INT_L_X36Y175/SW2END1 INT_L_X36Y176/SE6E1 INT_L_X36Y177/SE6D1 INT_L_X36Y178/SE6C1 INT_L_X36Y179/SE6B1 INT_L_X36Y180/SE6A1 INT_R_X35Y180/LOGIC_OUTS23 INT_R_X35Y180/SE6BEG1 INT_R_X37Y175/SW2A1 INT_R_X37Y176/SE6END1 INT_R_X37Y176/SW2BEG1 VBRK_X89Y188/VBRK_SE4BEG1 
pips: CLBLM_L_X36Y175/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 DSP_R_X35Y180/DSP_R.DSP_0_P1->DSP_LOGIC_OUTS_B23_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B23->>INT_INTERFACE_LOGIC_OUTS23 INT_L_X36Y175/INT_L.SW2END1->>IMUX_L35 INT_R_X35Y180/INT_R.LOGIC_OUTS23->>SE6BEG1 INT_R_X37Y176/INT_R.SE6END1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_n_105 - 
wires: CLBLM_L_X36Y175/CLBLM_ER1BEG0 CLBLM_L_X36Y175/CLBLM_IMUX17 CLBLM_L_X36Y175/CLBLM_M_B3 DSP_R_X35Y175/DSP_ER1BEG0_0 DSP_R_X35Y180/DSP_0_P0 DSP_R_X35Y180/DSP_LOGIC_OUTS_B21_0 HCLK_R_X86Y182/HCLK_ER1BEG_S0 HCLK_R_X86Y182/HCLK_SS6END3 HCLK_R_X86Y182/HCLK_SS6END_N0_3 INT_INTERFACE_R_X35Y175/INT_INTERFACE_ER1BEG0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS21 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS_B21 INT_L_X36Y175/ER1END0 INT_L_X36Y175/IMUX_L17 INT_R_X35Y174/ER1BEG_S0 INT_R_X35Y174/SS6END3 INT_R_X35Y175/ER1BEG0 INT_R_X35Y175/SS6E3 INT_R_X35Y175/SS6END_N0_3 INT_R_X35Y176/SS6D3 INT_R_X35Y177/SS6C3 INT_R_X35Y178/SS6B3 INT_R_X35Y179/SS6A3 INT_R_X35Y180/LOGIC_OUTS21 INT_R_X35Y180/SS6BEG3 VBRK_X89Y183/VBRK_ER1BEG0 
pips: CLBLM_L_X36Y175/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 DSP_R_X35Y180/DSP_R.DSP_0_P0->DSP_LOGIC_OUTS_B21_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B21->>INT_INTERFACE_LOGIC_OUTS21 INT_L_X36Y175/INT_L.ER1END0->>IMUX_L17 INT_R_X35Y174/INT_R.SS6END3->>ER1BEG_S0 INT_R_X35Y180/INT_R.LOGIC_OUTS21->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[1]0[16] - 
wires: BRAM_INT_INTERFACE_L_X38Y185/INT_INTERFACE_WW4B1 BRAM_INT_INTERFACE_L_X44Y185/INT_INTERFACE_WW4END1 BRAM_L_X38Y185/BRAM_WW4B1_0 BRAM_L_X44Y185/BRAM_WW4END1_0 CLBLL_L_X40Y185/CLBLL_WW4END1 CLBLL_L_X42Y185/CLBLL_WW4B1 CLBLL_R_X45Y185/CLBLL_WW4B1 CLBLM_L_X36Y185/CLBLM_WW4END1 CLBLM_L_X46Y185/CLBLM_WW4B1 CLBLM_R_X37Y185/CLBLM_WW4B1 CLBLM_R_X39Y185/CLBLM_WW4END1 CLBLM_R_X41Y185/CLBLM_WW4B1 CLBLM_R_X43Y185/CLBLM_WW4END1 CLBLM_R_X47Y179/CLBLM_EE2BEG1 CLBLM_R_X47Y179/CLBLM_ER1BEG2 CLBLM_R_X47Y179/CLBLM_LOGIC_OUTS23 CLBLM_R_X47Y179/CLBLM_M_DMUX CLBLM_R_X47Y185/CLBLM_EL1BEG0 DSP_L_X48Y175/DSP_0_A16 DSP_L_X48Y175/DSP_0_B16 DSP_L_X48Y175/DSP_1_A16 DSP_L_X48Y175/DSP_EE2BEG1_4 DSP_L_X48Y175/DSP_ER1BEG2_4 DSP_L_X48Y175/DSP_IMUX43_4 DSP_L_X48Y175/DSP_IMUX45_4 DSP_L_X48Y175/DSP_IMUX47_4 DSP_L_X48Y180/DSP_0_A16 DSP_L_X48Y180/DSP_IMUX47_4 DSP_L_X48Y185/DSP_EL1BEG0_0 DSP_R_X35Y175/DSP_0_B16 DSP_R_X35Y175/DSP_IMUX43_4 DSP_R_X35Y180/DSP_0_A16 DSP_R_X35Y180/DSP_IMUX47_4 DSP_R_X35Y185/DSP_WW4END1_0 INT_INTERFACE_L_X48Y179/INT_INTERFACE_EE2BEG1 INT_INTERFACE_L_X48Y179/INT_INTERFACE_ER1BEG2 INT_INTERFACE_L_X48Y179/INT_INTERFACE_IMUX43 INT_INTERFACE_L_X48Y179/INT_INTERFACE_IMUX45 INT_INTERFACE_L_X48Y179/INT_INTERFACE_IMUX47 INT_INTERFACE_L_X48Y184/INT_INTERFACE_IMUX47 INT_INTERFACE_L_X48Y185/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X35Y179/INT_INTERFACE_IMUX43 INT_INTERFACE_R_X35Y184/INT_INTERFACE_IMUX47 INT_INTERFACE_R_X35Y185/INT_INTERFACE_WW4END1 INT_L_X36Y185/WW4C1 INT_L_X38Y185/WW4A1 INT_L_X40Y185/WW4C1 INT_L_X42Y185/WW4A1 INT_L_X44Y185/WW4C1 INT_L_X46Y185/WW4A1 INT_L_X48Y179/BYP_ALT3 INT_L_X48Y179/BYP_BOUNCE3 INT_L_X48Y179/EE2A1 INT_L_X48Y179/ER1END2 INT_L_X48Y179/IMUX_L43 INT_L_X48Y179/IMUX_L45 INT_L_X48Y179/IMUX_L47 INT_L_X48Y179/WR1END2 INT_L_X48Y180/BYP_BOUNCE_N3_3 INT_L_X48Y184/EL1END_S3_0 INT_L_X48Y184/IMUX_L47 INT_L_X48Y185/EL1END0 INT_R_X35Y179/IMUX43 INT_R_X35Y179/SS2END1 INT_R_X35Y180/SS2A1 INT_R_X35Y181/SL1END1 INT_R_X35Y181/SS2BEG1 INT_R_X35Y182/SL1BEG1 INT_R_X35Y182/SS2END1 INT_R_X35Y183/SS2A1 INT_R_X35Y184/BYP_ALT5 INT_R_X35Y184/BYP_BOUNCE5 INT_R_X35Y184/IMUX47 INT_R_X35Y184/SR1END1 INT_R_X35Y184/SS2BEG1 INT_R_X35Y185/SR1BEG1 INT_R_X35Y185/WW4END1 INT_R_X37Y185/WW4B1 INT_R_X39Y185/WW4BEG1 INT_R_X39Y185/WW4END1 INT_R_X41Y185/WW4B1 INT_R_X43Y185/WW4BEG1 INT_R_X43Y185/WW4END1 INT_R_X45Y185/WW4B1 INT_R_X47Y179/EE2BEG1 INT_R_X47Y179/ER1BEG2 INT_R_X47Y179/LOGIC_OUTS23 INT_R_X47Y179/NN6BEG1 INT_R_X47Y180/NN6A1 INT_R_X47Y181/NN6B1 INT_R_X47Y182/NN6C1 INT_R_X47Y183/NN6D1 INT_R_X47Y184/NN6E1 INT_R_X47Y185/EL1BEG0 INT_R_X47Y185/NN6END1 INT_R_X47Y185/WW4BEG1 INT_R_X49Y179/EE2END1 INT_R_X49Y179/WR1BEG2 VBRK_X113Y193/VBRK_WW4B1 VBRK_X118Y187/VBRK_EE2BEG1 VBRK_X118Y187/VBRK_ER1BEG2 VBRK_X118Y193/VBRK_EL1BEG0 VBRK_X89Y193/VBRK_WW4END1 VBRK_X99Y193/VBRK_WW4END1 
pips: CLBLM_R_X47Y179/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_L_X48Y175/DSP_L.DSP_IMUX43_4->DSP_0_B16 DSP_L_X48Y175/DSP_L.DSP_IMUX45_4->DSP_1_A16 DSP_L_X48Y175/DSP_L.DSP_IMUX47_4->DSP_0_A16 DSP_L_X48Y180/DSP_L.DSP_IMUX47_4->DSP_0_A16 DSP_R_X35Y175/DSP_R.DSP_IMUX43_4->DSP_0_B16 DSP_R_X35Y180/DSP_R.DSP_IMUX47_4->DSP_0_A16 INT_L_X48Y179/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X48Y179/INT_L.BYP_BOUNCE3->>IMUX_L47 INT_L_X48Y179/INT_L.ER1END2->>BYP_ALT3 INT_L_X48Y179/INT_L.ER1END2->>IMUX_L45 INT_L_X48Y179/INT_L.WR1END2->>IMUX_L43 INT_L_X48Y184/INT_L.EL1END_S3_0->>IMUX_L47 INT_R_X35Y179/INT_R.SS2END1->>IMUX43 INT_R_X35Y181/INT_R.SL1END1->>SS2BEG1 INT_R_X35Y182/INT_R.SS2END1->>SL1BEG1 INT_R_X35Y184/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X35Y184/INT_R.BYP_BOUNCE5->>IMUX47 INT_R_X35Y184/INT_R.SR1END1->>BYP_ALT5 INT_R_X35Y184/INT_R.SR1END1->>SS2BEG1 INT_R_X35Y185/INT_R.WW4END1->>SR1BEG1 INT_R_X39Y185/INT_R.WW4END1->>WW4BEG1 INT_R_X43Y185/INT_R.WW4END1->>WW4BEG1 INT_R_X47Y179/INT_R.LOGIC_OUTS23->>EE2BEG1 INT_R_X47Y179/INT_R.LOGIC_OUTS23->>ER1BEG2 INT_R_X47Y179/INT_R.LOGIC_OUTS23->>NN6BEG1 INT_R_X47Y185/INT_R.NN6END1->>EL1BEG0 INT_R_X47Y185/INT_R.NN6END1->>WW4BEG1 INT_R_X49Y179/INT_R.EE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[15] - 
wires: BRAM_INT_INTERFACE_L_X38Y183/INT_INTERFACE_SW4A3 BRAM_INT_INTERFACE_L_X38Y183/INT_INTERFACE_WL1END2 BRAM_INT_INTERFACE_L_X44Y185/INT_INTERFACE_WW4END0 BRAM_L_X38Y180/BRAM_SW4A3_3 BRAM_L_X38Y180/BRAM_WL1END2_3 BRAM_L_X44Y185/BRAM_WW4END0_0 CLBLL_L_X40Y185/CLBLL_WW4END0 CLBLL_L_X42Y185/CLBLL_WW4B0 CLBLL_R_X45Y185/CLBLL_WW4B0 CLBLM_L_X36Y178/CLBLM_SW2A0 CLBLM_L_X36Y183/CLBLM_WW2END2 CLBLM_L_X46Y185/CLBLM_WW4B0 CLBLM_R_X37Y183/CLBLM_SW4A3 CLBLM_R_X37Y183/CLBLM_WL1END2 CLBLM_R_X39Y185/CLBLM_WW4END0 CLBLM_R_X41Y185/CLBLM_WW4B0 CLBLM_R_X43Y185/CLBLM_WW4END0 CLBLM_R_X47Y178/CLBLM_EL1BEG3 CLBLM_R_X47Y178/CLBLM_ER1BEG1 CLBLM_R_X47Y178/CLBLM_SE2A0 CLBLM_R_X47Y179/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y179/CLBLM_M_CMUX CLBLM_R_X47Y184/CLBLM_EL1BEG3 DSP_L_X48Y175/DSP_0_A15 DSP_L_X48Y175/DSP_0_B15 DSP_L_X48Y175/DSP_1_A15 DSP_L_X48Y175/DSP_EL1BEG3_3 DSP_L_X48Y175/DSP_ER1BEG1_3 DSP_L_X48Y175/DSP_IMUX2_3 DSP_L_X48Y175/DSP_IMUX4_3 DSP_L_X48Y175/DSP_IMUX6_3 DSP_L_X48Y175/DSP_SE2A0_3 DSP_L_X48Y180/DSP_0_A15 DSP_L_X48Y180/DSP_EL1BEG3_4 DSP_L_X48Y180/DSP_IMUX6_3 DSP_R_X35Y175/DSP_0_B15 DSP_R_X35Y175/DSP_IMUX2_3 DSP_R_X35Y175/DSP_SW2A0_3 DSP_R_X35Y180/DSP_0_A15 DSP_R_X35Y180/DSP_IMUX6_3 DSP_R_X35Y180/DSP_WW2END2_3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_EL1BEG3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_ER1BEG1 INT_INTERFACE_L_X48Y178/INT_INTERFACE_IMUX2 INT_INTERFACE_L_X48Y178/INT_INTERFACE_IMUX4 INT_INTERFACE_L_X48Y178/INT_INTERFACE_IMUX6 INT_INTERFACE_L_X48Y178/INT_INTERFACE_SE2A0 INT_INTERFACE_L_X48Y183/INT_INTERFACE_IMUX6 INT_INTERFACE_L_X48Y184/INT_INTERFACE_EL1BEG3 INT_INTERFACE_R_X35Y178/INT_INTERFACE_IMUX2 INT_INTERFACE_R_X35Y178/INT_INTERFACE_SW2A0 INT_INTERFACE_R_X35Y183/INT_INTERFACE_IMUX6 INT_INTERFACE_R_X35Y183/INT_INTERFACE_WW2END2 INT_L_X36Y178/SW2A0 INT_L_X36Y179/SR1BEG_S0 INT_L_X36Y179/SW2BEG0 INT_L_X36Y179/SW6END3 INT_L_X36Y180/SW6END_N0_3 INT_L_X36Y183/WW2A2 INT_L_X38Y183/SW2END3 INT_L_X38Y183/SW6BEG3 INT_L_X38Y183/WL1BEG2 INT_L_X38Y184/SW2END_N0_3 INT_L_X40Y185/WW4C0 INT_L_X42Y185/WW4A0 INT_L_X44Y185/WW4C0 INT_L_X46Y185/WW4A0 INT_L_X48Y178/BYP_ALT0 INT_L_X48Y178/BYP_BOUNCE0 INT_L_X48Y178/EL1END3 INT_L_X48Y178/ER1END1 INT_L_X48Y178/IMUX_L2 INT_L_X48Y178/IMUX_L4 INT_L_X48Y178/IMUX_L6 INT_L_X48Y178/SE2END0 INT_L_X48Y183/IMUX_L6 INT_L_X48Y183/SL1END3 INT_L_X48Y184/EL1END3 INT_L_X48Y184/SL1BEG3 INT_R_X35Y178/IMUX2 INT_R_X35Y178/SW2END0 INT_R_X35Y183/IMUX6 INT_R_X35Y183/WW2END2 INT_R_X37Y179/SW6E3 INT_R_X37Y180/SW6D3 INT_R_X37Y181/SW6C3 INT_R_X37Y182/SW6B3 INT_R_X37Y183/SW6A3 INT_R_X37Y183/WL1END2 INT_R_X37Y183/WW2BEG2 INT_R_X39Y183/SW2A3 INT_R_X39Y184/SW2BEG3 INT_R_X39Y184/WW4END_S0_0 INT_R_X39Y185/WW4END0 INT_R_X41Y185/WW4B0 INT_R_X43Y184/WW4END_S0_0 INT_R_X43Y185/WW4BEG0 INT_R_X43Y185/WW4END0 INT_R_X45Y185/WW4B0 INT_R_X47Y178/EL1BEG3 INT_R_X47Y178/ER1BEG1 INT_R_X47Y178/SE2A0 INT_R_X47Y178/SL1END0 INT_R_X47Y179/EL1BEG_N3 INT_R_X47Y179/LOGIC_OUTS22 INT_R_X47Y179/NN6BEG0 INT_R_X47Y179/SE2BEG0 INT_R_X47Y179/SL1BEG0 INT_R_X47Y180/NN6A0 INT_R_X47Y181/NN6B0 INT_R_X47Y182/NN6C0 INT_R_X47Y183/NN6D0 INT_R_X47Y184/EL1BEG3 INT_R_X47Y184/NN6E0 INT_R_X47Y184/NN6END_S1_0 INT_R_X47Y185/EL1BEG_N3 INT_R_X47Y185/NN6END0 INT_R_X47Y185/WW4BEG0 VBRK_X113Y193/VBRK_WW4B0 VBRK_X118Y186/VBRK_EL1BEG3 VBRK_X118Y186/VBRK_ER1BEG1 VBRK_X118Y186/VBRK_SE2A0 VBRK_X118Y192/VBRK_EL1BEG3 VBRK_X89Y186/VBRK_SW2A0 VBRK_X89Y191/VBRK_WW2END2 VBRK_X99Y193/VBRK_WW4END0 
pips: CLBLM_R_X47Y179/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_L_X48Y175/DSP_L.DSP_IMUX2_3->DSP_0_B15 DSP_L_X48Y175/DSP_L.DSP_IMUX4_3->DSP_1_A15 DSP_L_X48Y175/DSP_L.DSP_IMUX6_3->DSP_0_A15 DSP_L_X48Y180/DSP_L.DSP_IMUX6_3->DSP_0_A15 DSP_R_X35Y175/DSP_R.DSP_IMUX2_3->DSP_0_B15 DSP_R_X35Y180/DSP_R.DSP_IMUX6_3->DSP_0_A15 INT_L_X36Y179/INT_L.SR1BEG_S0->>SW2BEG0 INT_L_X36Y179/INT_L.SW6END3->>SR1BEG_S0 INT_L_X38Y183/INT_L.SW2END3->>SW6BEG3 INT_L_X38Y183/INT_L.SW2END3->>WL1BEG2 INT_L_X48Y178/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X48Y178/INT_L.BYP_BOUNCE0->>IMUX_L2 INT_L_X48Y178/INT_L.EL1END3->>IMUX_L6 INT_L_X48Y178/INT_L.ER1END1->>IMUX_L4 INT_L_X48Y178/INT_L.SE2END0->>BYP_ALT0 INT_L_X48Y183/INT_L.SL1END3->>IMUX_L6 INT_L_X48Y184/INT_L.EL1END3->>SL1BEG3 INT_R_X35Y178/INT_R.SW2END0->>IMUX2 INT_R_X35Y183/INT_R.WW2END2->>IMUX6 INT_R_X37Y183/INT_R.WL1END2->>WW2BEG2 INT_R_X39Y184/INT_R.WW4END_S0_0->>SW2BEG3 INT_R_X43Y185/INT_R.WW4END0->>WW4BEG0 INT_R_X47Y178/INT_R.SL1END0->>ER1BEG1 INT_R_X47Y179/INT_R.LOGIC_OUTS22->>EL1BEG_N3 INT_R_X47Y179/INT_R.LOGIC_OUTS22->>NN6BEG0 INT_R_X47Y179/INT_R.LOGIC_OUTS22->>SE2BEG0 INT_R_X47Y179/INT_R.LOGIC_OUTS22->>SL1BEG0 INT_R_X47Y185/INT_R.NN6END0->>EL1BEG_N3 INT_R_X47Y185/INT_R.NN6END0->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[14] - 
wires: BRAM_INT_INTERFACE_L_X38Y181/INT_INTERFACE_WW4B3 BRAM_INT_INTERFACE_L_X44Y181/INT_INTERFACE_WW4END3 BRAM_L_X38Y180/BRAM_WW4B3_1 BRAM_L_X44Y180/BRAM_WW4END3_1 CLBLL_L_X40Y181/CLBLL_WW4END3 CLBLL_L_X42Y181/CLBLL_WW4B3 CLBLL_R_X45Y181/CLBLL_WW4B3 CLBLM_L_X36Y178/CLBLM_SE2A2 CLBLM_L_X36Y178/CLBLM_WL1END1 CLBLM_L_X36Y181/CLBLM_WW4END3 CLBLM_L_X46Y181/CLBLM_WW4B3 CLBLM_R_X37Y181/CLBLM_WW4B3 CLBLM_R_X39Y181/CLBLM_WW4END3 CLBLM_R_X41Y181/CLBLM_WW4B3 CLBLM_R_X43Y181/CLBLM_WW4END3 CLBLM_R_X47Y178/CLBLM_SE2A3 CLBLM_R_X47Y179/CLBLM_EL1BEG2 CLBLM_R_X47Y179/CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y179/CLBLM_M_BMUX CLBLM_R_X47Y183/CLBLM_NE2A3 DSP_L_X48Y175/DSP_0_A14 DSP_L_X48Y175/DSP_0_B14 DSP_L_X48Y175/DSP_1_A14 DSP_L_X48Y175/DSP_EL1BEG2_4 DSP_L_X48Y175/DSP_IMUX42_3 DSP_L_X48Y175/DSP_IMUX44_3 DSP_L_X48Y175/DSP_IMUX46_3 DSP_L_X48Y175/DSP_SE2A3_3 DSP_L_X48Y180/DSP_0_A14 DSP_L_X48Y180/DSP_IMUX46_3 DSP_L_X48Y180/DSP_NE2A3_3 DSP_R_X35Y175/DSP_0_B14 DSP_R_X35Y175/DSP_IMUX42_3 DSP_R_X35Y175/DSP_SE2A2_3 DSP_R_X35Y175/DSP_WL1END1_3 DSP_R_X35Y180/DSP_0_A14 DSP_R_X35Y180/DSP_IMUX46_3 DSP_R_X35Y180/DSP_WW4END3_1 INT_INTERFACE_L_X48Y178/INT_INTERFACE_IMUX42 INT_INTERFACE_L_X48Y178/INT_INTERFACE_IMUX44 INT_INTERFACE_L_X48Y178/INT_INTERFACE_IMUX46 INT_INTERFACE_L_X48Y178/INT_INTERFACE_SE2A3 INT_INTERFACE_L_X48Y179/INT_INTERFACE_EL1BEG2 INT_INTERFACE_L_X48Y183/INT_INTERFACE_IMUX46 INT_INTERFACE_L_X48Y183/INT_INTERFACE_NE2A3 INT_INTERFACE_R_X35Y178/INT_INTERFACE_IMUX42 INT_INTERFACE_R_X35Y178/INT_INTERFACE_SE2A2 INT_INTERFACE_R_X35Y178/INT_INTERFACE_WL1END1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_WW4END3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_IMUX46 INT_L_X36Y178/SE2END2 INT_L_X36Y178/WL1BEG1 INT_L_X36Y181/WW4C3 INT_L_X38Y181/WW4A3 INT_L_X40Y181/WW4C3 INT_L_X42Y181/WW4A3 INT_L_X44Y181/WW4C3 INT_L_X46Y181/WW4A3 INT_L_X48Y178/FAN_ALT1 INT_L_X48Y178/FAN_BOUNCE1 INT_L_X48Y178/IMUX_L42 INT_L_X48Y178/IMUX_L44 INT_L_X48Y178/IMUX_L46 INT_L_X48Y178/SE2END3 INT_L_X48Y178/SL1END2 INT_L_X48Y179/EL1END2 INT_L_X48Y179/SL1BEG2 INT_L_X48Y183/IMUX_L46 INT_L_X48Y183/NE2END3 INT_R_X35Y178/IMUX42 INT_R_X35Y178/SE2A2 INT_R_X35Y178/WL1END1 INT_R_X35Y179/SE2BEG2 INT_R_X35Y179/SS2END2 INT_R_X35Y180/SS2A2 INT_R_X35Y181/NN2BEG3 INT_R_X35Y181/SS2BEG2 INT_R_X35Y181/WW4END3 INT_R_X35Y182/NN2A3 INT_R_X35Y183/IMUX46 INT_R_X35Y183/NN2END3 INT_R_X37Y181/WW4B3 INT_R_X39Y181/WW4BEG3 INT_R_X39Y181/WW4END3 INT_R_X41Y181/WW4B3 INT_R_X43Y181/WW4BEG3 INT_R_X43Y181/WW4END3 INT_R_X45Y181/WW4B3 INT_R_X47Y178/SE2A3 INT_R_X47Y179/EL1BEG2 INT_R_X47Y179/LOGIC_OUTS21 INT_R_X47Y179/NN2BEG3 INT_R_X47Y179/SE2BEG3 INT_R_X47Y180/NN2A3 INT_R_X47Y181/NN2END3 INT_R_X47Y181/NR1BEG3 INT_R_X47Y181/WW4BEG3 INT_R_X47Y182/NE2BEG3 INT_R_X47Y182/NR1END3 INT_R_X47Y183/NE2A3 VBRK_X113Y189/VBRK_WW4B3 VBRK_X118Y186/VBRK_SE2A3 VBRK_X118Y187/VBRK_EL1BEG2 VBRK_X118Y191/VBRK_NE2A3 VBRK_X89Y186/VBRK_SE2A2 VBRK_X89Y186/VBRK_WL1END1 VBRK_X89Y189/VBRK_WW4END3 VBRK_X99Y189/VBRK_WW4END3 
pips: CLBLM_R_X47Y179/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_L_X48Y175/DSP_L.DSP_IMUX42_3->DSP_0_B14 DSP_L_X48Y175/DSP_L.DSP_IMUX44_3->DSP_1_A14 DSP_L_X48Y175/DSP_L.DSP_IMUX46_3->DSP_0_A14 DSP_L_X48Y180/DSP_L.DSP_IMUX46_3->DSP_0_A14 DSP_R_X35Y175/DSP_R.DSP_IMUX42_3->DSP_0_B14 DSP_R_X35Y180/DSP_R.DSP_IMUX46_3->DSP_0_A14 INT_L_X36Y178/INT_L.SE2END2->>WL1BEG1 INT_L_X48Y178/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X48Y178/INT_L.FAN_BOUNCE1->>IMUX_L42 INT_L_X48Y178/INT_L.SE2END3->>FAN_ALT1 INT_L_X48Y178/INT_L.SE2END3->>IMUX_L46 INT_L_X48Y178/INT_L.SL1END2->>IMUX_L44 INT_L_X48Y179/INT_L.EL1END2->>SL1BEG2 INT_L_X48Y183/INT_L.NE2END3->>IMUX_L46 INT_R_X35Y178/INT_R.WL1END1->>IMUX42 INT_R_X35Y179/INT_R.SS2END2->>SE2BEG2 INT_R_X35Y181/INT_R.WW4END3->>NN2BEG3 INT_R_X35Y181/INT_R.WW4END3->>SS2BEG2 INT_R_X35Y183/INT_R.NN2END3->>IMUX46 INT_R_X39Y181/INT_R.WW4END3->>WW4BEG3 INT_R_X43Y181/INT_R.WW4END3->>WW4BEG3 INT_R_X47Y179/INT_R.LOGIC_OUTS21->>EL1BEG2 INT_R_X47Y179/INT_R.LOGIC_OUTS21->>NN2BEG3 INT_R_X47Y179/INT_R.LOGIC_OUTS21->>SE2BEG3 INT_R_X47Y181/INT_R.NN2END3->>NR1BEG3 INT_R_X47Y181/INT_R.NN2END3->>WW4BEG3 INT_R_X47Y182/INT_R.NR1END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[13] - 
wires: BRAM_INT_INTERFACE_L_X38Y183/INT_INTERFACE_WW4END2 BRAM_INT_INTERFACE_L_X44Y183/INT_INTERFACE_WW4B2 BRAM_L_X38Y180/BRAM_WW4END2_3 BRAM_L_X44Y180/BRAM_WW4B2_3 CLBLL_L_X40Y183/CLBLL_WW4B2 CLBLL_L_X42Y183/CLBLL_WW4END2 CLBLL_R_X45Y183/CLBLL_WW4END2 CLBLM_L_X36Y183/CLBLM_WW2END1 CLBLM_L_X46Y183/CLBLM_WW4END2 CLBLM_R_X37Y183/CLBLM_WW4END2 CLBLM_R_X39Y183/CLBLM_WW4B2 CLBLM_R_X41Y183/CLBLM_WW4END2 CLBLM_R_X43Y183/CLBLM_WW4B2 CLBLM_R_X47Y178/CLBLM_ER1BEG3 CLBLM_R_X47Y178/CLBLM_SE2A2 CLBLM_R_X47Y179/CLBLM_EL1BEG1 CLBLM_R_X47Y179/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y179/CLBLM_M_AMUX CLBLM_R_X47Y179/CLBLM_NE4BEG2 CLBLM_R_X47Y183/CLBLM_WW4B2 DSP_L_X48Y175/DSP_0_A13 DSP_L_X48Y175/DSP_0_B13 DSP_L_X48Y175/DSP_1_A13 DSP_L_X48Y175/DSP_EL1BEG1_4 DSP_L_X48Y175/DSP_ER1BEG3_3 DSP_L_X48Y175/DSP_IMUX3_3 DSP_L_X48Y175/DSP_IMUX5_3 DSP_L_X48Y175/DSP_IMUX7_3 DSP_L_X48Y175/DSP_NE4BEG2_4 DSP_L_X48Y175/DSP_SE2A2_3 DSP_L_X48Y180/DSP_0_A13 DSP_L_X48Y180/DSP_IMUX7_3 DSP_L_X48Y180/DSP_WW4B2_3 DSP_R_X35Y175/DSP_0_B13 DSP_R_X35Y175/DSP_IMUX3_3 DSP_R_X35Y180/DSP_0_A13 DSP_R_X35Y180/DSP_IMUX7_3 DSP_R_X35Y180/DSP_WW2END1_3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_ER1BEG3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_IMUX3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_IMUX5 INT_INTERFACE_L_X48Y178/INT_INTERFACE_IMUX7 INT_INTERFACE_L_X48Y178/INT_INTERFACE_SE2A2 INT_INTERFACE_L_X48Y179/INT_INTERFACE_EL1BEG1 INT_INTERFACE_L_X48Y179/INT_INTERFACE_NE4BEG2 INT_INTERFACE_L_X48Y183/INT_INTERFACE_IMUX7 INT_INTERFACE_L_X48Y183/INT_INTERFACE_WW4B2 INT_INTERFACE_R_X35Y178/INT_INTERFACE_IMUX3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_IMUX7 INT_INTERFACE_R_X35Y183/INT_INTERFACE_WW2END1 INT_L_X36Y183/WW2A1 INT_L_X38Y183/WW4C2 INT_L_X40Y183/WW4A2 INT_L_X42Y183/WW4C2 INT_L_X44Y183/WW4A2 INT_L_X46Y183/WW4C2 INT_L_X48Y178/ER1END3 INT_L_X48Y178/IMUX_L3 INT_L_X48Y178/IMUX_L5 INT_L_X48Y178/IMUX_L7 INT_L_X48Y178/SE2END2 INT_L_X48Y178/SL1END1 INT_L_X48Y179/EL1END1 INT_L_X48Y179/ER1END_N3_3 INT_L_X48Y179/NE6A2 INT_L_X48Y179/SL1BEG1 INT_L_X48Y180/NE6B2 INT_L_X48Y181/NE6C2 INT_L_X48Y182/NE6D2 INT_L_X48Y183/IMUX_L7 INT_L_X48Y183/NE6E2 INT_L_X48Y183/WR1END3 INT_L_X48Y183/WW4A2 INT_R_X35Y177/NR1BEG1 INT_R_X35Y177/SS6END1 INT_R_X35Y178/IMUX3 INT_R_X35Y178/NR1END1 INT_R_X35Y178/SS6E1 INT_R_X35Y179/SS6D1 INT_R_X35Y180/SS6C1 INT_R_X35Y181/SS6B1 INT_R_X35Y182/SS6A1 INT_R_X35Y183/BYP_ALT5 INT_R_X35Y183/BYP_BOUNCE5 INT_R_X35Y183/IMUX7 INT_R_X35Y183/SS6BEG1 INT_R_X35Y183/WW2END1 INT_R_X37Y183/WW2BEG1 INT_R_X37Y183/WW4END2 INT_R_X39Y183/WW4B2 INT_R_X41Y183/WW4BEG2 INT_R_X41Y183/WW4END2 INT_R_X43Y183/WW4B2 INT_R_X45Y183/WW4BEG2 INT_R_X45Y183/WW4END2 INT_R_X47Y178/ER1BEG3 INT_R_X47Y178/SE2A2 INT_R_X47Y178/SL1END2 INT_R_X47Y179/EL1BEG1 INT_R_X47Y179/LOGIC_OUTS20 INT_R_X47Y179/NE6BEG2 INT_R_X47Y179/SE2BEG2 INT_R_X47Y179/SL1BEG2 INT_R_X47Y183/WW4B2 INT_R_X49Y183/NE6END2 INT_R_X49Y183/WR1BEG3 INT_R_X49Y183/WW4BEG2 VBRK_X113Y191/VBRK_WW4END2 VBRK_X118Y186/VBRK_ER1BEG3 VBRK_X118Y186/VBRK_SE2A2 VBRK_X118Y187/VBRK_EL1BEG1 VBRK_X118Y187/VBRK_NE4BEG2 VBRK_X118Y191/VBRK_WW4B2 VBRK_X89Y191/VBRK_WW2END1 VBRK_X99Y191/VBRK_WW4B2 
pips: CLBLM_R_X47Y179/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_L_X48Y175/DSP_L.DSP_IMUX3_3->DSP_0_B13 DSP_L_X48Y175/DSP_L.DSP_IMUX5_3->DSP_1_A13 DSP_L_X48Y175/DSP_L.DSP_IMUX7_3->DSP_0_A13 DSP_L_X48Y180/DSP_L.DSP_IMUX7_3->DSP_0_A13 DSP_R_X35Y175/DSP_R.DSP_IMUX3_3->DSP_0_B13 DSP_R_X35Y180/DSP_R.DSP_IMUX7_3->DSP_0_A13 INT_L_X48Y178/INT_L.ER1END3->>IMUX_L7 INT_L_X48Y178/INT_L.SE2END2->>IMUX_L5 INT_L_X48Y178/INT_L.SL1END1->>IMUX_L3 INT_L_X48Y179/INT_L.EL1END1->>SL1BEG1 INT_L_X48Y183/INT_L.WR1END3->>IMUX_L7 INT_R_X35Y177/INT_R.SS6END1->>NR1BEG1 INT_R_X35Y178/INT_R.NR1END1->>IMUX3 INT_R_X35Y183/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X35Y183/INT_R.BYP_BOUNCE5->>IMUX7 INT_R_X35Y183/INT_R.WW2END1->>BYP_ALT5 INT_R_X35Y183/INT_R.WW2END1->>SS6BEG1 INT_R_X37Y183/INT_R.WW4END2->>WW2BEG1 INT_R_X41Y183/INT_R.WW4END2->>WW4BEG2 INT_R_X45Y183/INT_R.WW4END2->>WW4BEG2 INT_R_X47Y178/INT_R.SL1END2->>ER1BEG3 INT_R_X47Y179/INT_R.LOGIC_OUTS20->>EL1BEG1 INT_R_X47Y179/INT_R.LOGIC_OUTS20->>NE6BEG2 INT_R_X47Y179/INT_R.LOGIC_OUTS20->>SE2BEG2 INT_R_X47Y179/INT_R.LOGIC_OUTS20->>SL1BEG2 INT_R_X49Y183/INT_R.NE6END2->>WR1BEG3 INT_R_X49Y183/INT_R.NE6END2->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[12] - 
wires: BRAM_INT_INTERFACE_L_X38Y178/INT_INTERFACE_WW4END2 BRAM_INT_INTERFACE_L_X44Y178/INT_INTERFACE_WW4B2 BRAM_L_X38Y175/BRAM_WW4END2_3 BRAM_L_X44Y175/BRAM_WW4B2_3 CLBLL_L_X40Y178/CLBLL_WW4B2 CLBLL_L_X42Y178/CLBLL_WW4END2 CLBLL_R_X45Y178/CLBLL_WW2END1 CLBLM_L_X36Y178/CLBLM_WW2END1 CLBLM_L_X46Y178/CLBLM_WW2END1 CLBLM_R_X37Y178/CLBLM_WW4END2 CLBLM_R_X39Y178/CLBLM_WW4B2 CLBLM_R_X41Y178/CLBLM_WW4END2 CLBLM_R_X43Y178/CLBLM_WW4B2 CLBLM_R_X47Y178/CLBLM_EE2BEG1 CLBLM_R_X47Y178/CLBLM_ER1BEG2 CLBLM_R_X47Y178/CLBLM_LOGIC_OUTS23 CLBLM_R_X47Y178/CLBLM_M_DMUX CLBLM_R_X47Y184/CLBLM_EL1BEG0 DSP_L_X48Y175/DSP_0_A12 DSP_L_X48Y175/DSP_0_B12 DSP_L_X48Y175/DSP_1_A12 DSP_L_X48Y175/DSP_EE2BEG1_3 DSP_L_X48Y175/DSP_ER1BEG2_3 DSP_L_X48Y175/DSP_IMUX43_3 DSP_L_X48Y175/DSP_IMUX45_3 DSP_L_X48Y175/DSP_IMUX47_3 DSP_L_X48Y180/DSP_0_A12 DSP_L_X48Y180/DSP_EL1BEG0_4 DSP_L_X48Y180/DSP_IMUX47_3 DSP_R_X35Y175/DSP_0_B12 DSP_R_X35Y175/DSP_IMUX43_3 DSP_R_X35Y175/DSP_WW2END1_3 DSP_R_X35Y180/DSP_0_A12 DSP_R_X35Y180/DSP_IMUX47_3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_EE2BEG1 INT_INTERFACE_L_X48Y178/INT_INTERFACE_ER1BEG2 INT_INTERFACE_L_X48Y178/INT_INTERFACE_IMUX43 INT_INTERFACE_L_X48Y178/INT_INTERFACE_IMUX45 INT_INTERFACE_L_X48Y178/INT_INTERFACE_IMUX47 INT_INTERFACE_L_X48Y183/INT_INTERFACE_IMUX47 INT_INTERFACE_L_X48Y184/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X35Y178/INT_INTERFACE_IMUX43 INT_INTERFACE_R_X35Y178/INT_INTERFACE_WW2END1 INT_INTERFACE_R_X35Y183/INT_INTERFACE_IMUX47 INT_L_X36Y178/WW2A1 INT_L_X38Y178/WW4C2 INT_L_X40Y178/WW4A2 INT_L_X42Y178/WW4C2 INT_L_X44Y178/WW4A2 INT_L_X46Y178/WW2A1 INT_L_X48Y178/BYP_ALT3 INT_L_X48Y178/BYP_BOUNCE3 INT_L_X48Y178/EE2A1 INT_L_X48Y178/ER1END2 INT_L_X48Y178/IMUX_L43 INT_L_X48Y178/IMUX_L45 INT_L_X48Y178/IMUX_L47 INT_L_X48Y178/WR1END2 INT_L_X48Y179/BYP_BOUNCE_N3_3 INT_L_X48Y183/EL1END_S3_0 INT_L_X48Y183/IMUX_L47 INT_L_X48Y184/EL1END0 INT_R_X35Y178/IMUX43 INT_R_X35Y178/NN6BEG2 INT_R_X35Y178/WW2END1 INT_R_X35Y179/NN6A2 INT_R_X35Y180/NN6B2 INT_R_X35Y181/NN6C2 INT_R_X35Y182/NN6D2 INT_R_X35Y183/BYP_ALT3 INT_R_X35Y183/BYP_BOUNCE3 INT_R_X35Y183/IMUX47 INT_R_X35Y183/NN6E2 INT_R_X35Y183/SR1END2 INT_R_X35Y184/BYP_BOUNCE_N3_3 INT_R_X35Y184/NN6END2 INT_R_X35Y184/SR1BEG2 INT_R_X37Y178/WW2BEG1 INT_R_X37Y178/WW4END2 INT_R_X39Y178/WW4B2 INT_R_X41Y178/WW4BEG2 INT_R_X41Y178/WW4END2 INT_R_X43Y178/WW4B2 INT_R_X45Y178/WW2END1 INT_R_X45Y178/WW4BEG2 INT_R_X47Y178/EE2BEG1 INT_R_X47Y178/ER1BEG2 INT_R_X47Y178/LOGIC_OUTS23 INT_R_X47Y178/NN6BEG1 INT_R_X47Y178/WW2BEG1 INT_R_X47Y179/NN6A1 INT_R_X47Y180/NN6B1 INT_R_X47Y181/NN6C1 INT_R_X47Y182/NN6D1 INT_R_X47Y183/NN6E1 INT_R_X47Y184/EL1BEG0 INT_R_X47Y184/NN6END1 INT_R_X49Y178/EE2END1 INT_R_X49Y178/WR1BEG2 VBRK_X113Y186/VBRK_WW2END1 VBRK_X118Y186/VBRK_EE2BEG1 VBRK_X118Y186/VBRK_ER1BEG2 VBRK_X118Y192/VBRK_EL1BEG0 VBRK_X89Y186/VBRK_WW2END1 VBRK_X99Y186/VBRK_WW4B2 
pips: CLBLM_R_X47Y178/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_L_X48Y175/DSP_L.DSP_IMUX43_3->DSP_0_B12 DSP_L_X48Y175/DSP_L.DSP_IMUX45_3->DSP_1_A12 DSP_L_X48Y175/DSP_L.DSP_IMUX47_3->DSP_0_A12 DSP_L_X48Y180/DSP_L.DSP_IMUX47_3->DSP_0_A12 DSP_R_X35Y175/DSP_R.DSP_IMUX43_3->DSP_0_B12 DSP_R_X35Y180/DSP_R.DSP_IMUX47_3->DSP_0_A12 INT_L_X48Y178/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X48Y178/INT_L.BYP_BOUNCE3->>IMUX_L47 INT_L_X48Y178/INT_L.ER1END2->>BYP_ALT3 INT_L_X48Y178/INT_L.ER1END2->>IMUX_L45 INT_L_X48Y178/INT_L.WR1END2->>IMUX_L43 INT_L_X48Y183/INT_L.EL1END_S3_0->>IMUX_L47 INT_R_X35Y178/INT_R.WW2END1->>IMUX43 INT_R_X35Y178/INT_R.WW2END1->>NN6BEG2 INT_R_X35Y183/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X35Y183/INT_R.BYP_BOUNCE3->>IMUX47 INT_R_X35Y183/INT_R.SR1END2->>BYP_ALT3 INT_R_X35Y184/INT_R.NN6END2->>SR1BEG2 INT_R_X37Y178/INT_R.WW4END2->>WW2BEG1 INT_R_X41Y178/INT_R.WW4END2->>WW4BEG2 INT_R_X45Y178/INT_R.WW2END1->>WW4BEG2 INT_R_X47Y178/INT_R.LOGIC_OUTS23->>EE2BEG1 INT_R_X47Y178/INT_R.LOGIC_OUTS23->>ER1BEG2 INT_R_X47Y178/INT_R.LOGIC_OUTS23->>NN6BEG1 INT_R_X47Y178/INT_R.LOGIC_OUTS23->>WW2BEG1 INT_R_X47Y184/INT_R.NN6END1->>EL1BEG0 INT_R_X49Y178/INT_R.EE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[11] - 
wires: BRAM_INT_INTERFACE_L_X38Y182/INT_INTERFACE_WW4C0 BRAM_INT_INTERFACE_L_X44Y182/INT_INTERFACE_WW4A0 BRAM_L_X38Y180/BRAM_WW4C0_2 BRAM_L_X44Y180/BRAM_WW4A0_2 CLBLL_L_X40Y182/CLBLL_WW4A0 CLBLL_L_X42Y182/CLBLL_WW4C0 CLBLL_R_X45Y182/CLBLL_WW4C0 CLBLM_L_X36Y181/CLBLM_SW4A3 CLBLM_L_X36Y183/CLBLM_NW2A0 CLBLM_L_X46Y182/CLBLM_WW4C0 CLBLM_R_X37Y182/CLBLM_WW4C0 CLBLM_R_X39Y182/CLBLM_WW4A0 CLBLM_R_X41Y182/CLBLM_WW4C0 CLBLM_R_X43Y182/CLBLM_WW4A0 CLBLM_R_X47Y177/CLBLM_SE2A0 CLBLM_R_X47Y178/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y178/CLBLM_M_CMUX CLBLM_R_X47Y179/CLBLM_NE2A0 CLBLM_R_X47Y182/CLBLM_WW4A0 DSP_L_X48Y175/DSP_0_A11 DSP_L_X48Y175/DSP_0_B11 DSP_L_X48Y175/DSP_1_A11 DSP_L_X48Y175/DSP_IMUX16_2 DSP_L_X48Y175/DSP_IMUX17_2 DSP_L_X48Y175/DSP_IMUX9_2 DSP_L_X48Y175/DSP_NE2A0_4 DSP_L_X48Y175/DSP_SE2A0_2 DSP_L_X48Y180/DSP_0_A11 DSP_L_X48Y180/DSP_IMUX17_2 DSP_L_X48Y180/DSP_WW4A0_2 DSP_R_X35Y175/DSP_0_B11 DSP_R_X35Y175/DSP_IMUX16_2 DSP_R_X35Y180/DSP_0_A11 DSP_R_X35Y180/DSP_IMUX17_2 DSP_R_X35Y180/DSP_NW2A0_3 DSP_R_X35Y180/DSP_SW4A3_1 INT_INTERFACE_L_X48Y177/INT_INTERFACE_IMUX16 INT_INTERFACE_L_X48Y177/INT_INTERFACE_IMUX17 INT_INTERFACE_L_X48Y177/INT_INTERFACE_IMUX9 INT_INTERFACE_L_X48Y177/INT_INTERFACE_SE2A0 INT_INTERFACE_L_X48Y179/INT_INTERFACE_NE2A0 INT_INTERFACE_L_X48Y182/INT_INTERFACE_IMUX17 INT_INTERFACE_L_X48Y182/INT_INTERFACE_WW4A0 INT_INTERFACE_R_X35Y177/INT_INTERFACE_IMUX16 INT_INTERFACE_R_X35Y181/INT_INTERFACE_SW4A3 INT_INTERFACE_R_X35Y182/INT_INTERFACE_IMUX17 INT_INTERFACE_R_X35Y183/INT_INTERFACE_NW2A0 INT_L_X34Y177/ER1BEG_S0 INT_L_X34Y177/SW6END3 INT_L_X34Y178/ER1BEG0 INT_L_X34Y178/SW6END_N0_3 INT_L_X36Y181/SW6BEG3 INT_L_X36Y181/WW4END_S0_0 INT_L_X36Y182/NW2BEG0 INT_L_X36Y182/WW4END0 INT_L_X36Y183/NW2A0 INT_L_X38Y182/WW4B0 INT_L_X40Y181/WW4END_S0_0 INT_L_X40Y182/WW4BEG0 INT_L_X40Y182/WW4END0 INT_L_X42Y182/WW4B0 INT_L_X44Y181/WW4END_S0_0 INT_L_X44Y182/WW4BEG0 INT_L_X44Y182/WW4END0 INT_L_X46Y182/WW4B0 INT_L_X48Y177/IMUX_L16 INT_L_X48Y177/IMUX_L17 INT_L_X48Y177/IMUX_L9 INT_L_X48Y177/SE2END0 INT_L_X48Y178/NE2END_S3_0 INT_L_X48Y179/NE2END0 INT_L_X48Y179/NR1BEG0 INT_L_X48Y180/NN2BEG0 INT_L_X48Y180/NR1END0 INT_L_X48Y181/NN2A0 INT_L_X48Y181/NN2END_S2_0 INT_L_X48Y182/IMUX_L17 INT_L_X48Y182/NN2END0 INT_L_X48Y182/WW4BEG0 INT_R_X35Y177/IMUX16 INT_R_X35Y177/SL1END0 INT_R_X35Y177/SW6E3 INT_R_X35Y178/ER1END0 INT_R_X35Y178/SL1BEG0 INT_R_X35Y178/SW6D3 INT_R_X35Y179/SW6C3 INT_R_X35Y180/SW6B3 INT_R_X35Y181/SW6A3 INT_R_X35Y182/IMUX17 INT_R_X35Y182/NW2END_S0_0 INT_R_X35Y182/SR1BEG_S0 INT_R_X35Y183/NW2END0 INT_R_X37Y182/WW4C0 INT_R_X39Y182/WW4A0 INT_R_X41Y182/WW4C0 INT_R_X43Y182/WW4A0 INT_R_X45Y182/WW4C0 INT_R_X47Y177/SE2A0 INT_R_X47Y178/LOGIC_OUTS22 INT_R_X47Y178/NE2BEG0 INT_R_X47Y178/SE2BEG0 INT_R_X47Y179/NE2A0 INT_R_X47Y182/WW4A0 VBRK_X113Y190/VBRK_WW4C0 VBRK_X118Y185/VBRK_SE2A0 VBRK_X118Y187/VBRK_NE2A0 VBRK_X118Y190/VBRK_WW4A0 VBRK_X89Y189/VBRK_SW4A3 VBRK_X89Y191/VBRK_NW2A0 VBRK_X99Y190/VBRK_WW4A0 
pips: CLBLM_R_X47Y178/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_L_X48Y175/DSP_L.DSP_IMUX16_2->DSP_0_B11 DSP_L_X48Y175/DSP_L.DSP_IMUX17_2->DSP_0_A11 DSP_L_X48Y175/DSP_L.DSP_IMUX9_2->DSP_1_A11 DSP_L_X48Y180/DSP_L.DSP_IMUX17_2->DSP_0_A11 DSP_R_X35Y175/DSP_R.DSP_IMUX16_2->DSP_0_B11 DSP_R_X35Y180/DSP_R.DSP_IMUX17_2->DSP_0_A11 INT_L_X34Y177/INT_L.SW6END3->>ER1BEG_S0 INT_L_X36Y181/INT_L.WW4END_S0_0->>SW6BEG3 INT_L_X36Y182/INT_L.WW4END0->>NW2BEG0 INT_L_X40Y182/INT_L.WW4END0->>WW4BEG0 INT_L_X44Y182/INT_L.WW4END0->>WW4BEG0 INT_L_X48Y177/INT_L.SE2END0->>IMUX_L16 INT_L_X48Y177/INT_L.SE2END0->>IMUX_L17 INT_L_X48Y177/INT_L.SE2END0->>IMUX_L9 INT_L_X48Y179/INT_L.NE2END0->>NR1BEG0 INT_L_X48Y180/INT_L.NR1END0->>NN2BEG0 INT_L_X48Y182/INT_L.NN2END0->>IMUX_L17 INT_L_X48Y182/INT_L.NN2END0->>WW4BEG0 INT_R_X35Y177/INT_R.SL1END0->>IMUX16 INT_R_X35Y178/INT_R.ER1END0->>SL1BEG0 INT_R_X35Y182/INT_R.NW2END_S0_0->>SR1BEG_S0 INT_R_X35Y182/INT_R.SR1BEG_S0->>IMUX17 INT_R_X47Y178/INT_R.LOGIC_OUTS22->>NE2BEG0 INT_R_X47Y178/INT_R.LOGIC_OUTS22->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[10] - 
wires: BRAM_INT_INTERFACE_L_X38Y182/INT_INTERFACE_WW4END3 BRAM_INT_INTERFACE_L_X44Y182/INT_INTERFACE_WW4END3 BRAM_L_X38Y180/BRAM_WW4END3_2 BRAM_L_X44Y180/BRAM_WW4END3_2 CLBLL_L_X40Y182/CLBLL_WW4B3 CLBLL_L_X42Y182/CLBLL_WW2END2 CLBLL_R_X45Y182/CLBLL_WW4B3 CLBLM_L_X36Y182/CLBLM_WW2END2 CLBLM_L_X46Y182/CLBLM_WW4B3 CLBLM_R_X37Y182/CLBLM_WW4END3 CLBLM_R_X39Y182/CLBLM_WW4B3 CLBLM_R_X41Y182/CLBLM_WW2END2 CLBLM_R_X43Y182/CLBLM_WW4END3 CLBLM_R_X47Y178/CLBLM_EL1BEG2 CLBLM_R_X47Y178/CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y178/CLBLM_M_BMUX CLBLM_R_X47Y182/CLBLM_EL1BEG2 DSP_L_X48Y175/DSP_0_A10 DSP_L_X48Y175/DSP_0_B10 DSP_L_X48Y175/DSP_1_A10 DSP_L_X48Y175/DSP_EL1BEG2_3 DSP_L_X48Y175/DSP_IMUX13_2 DSP_L_X48Y175/DSP_IMUX21_2 DSP_L_X48Y175/DSP_IMUX36_2 DSP_L_X48Y180/DSP_0_A10 DSP_L_X48Y180/DSP_EL1BEG2_2 DSP_L_X48Y180/DSP_IMUX21_2 DSP_R_X35Y175/DSP_0_B10 DSP_R_X35Y175/DSP_IMUX36_2 DSP_R_X35Y180/DSP_0_A10 DSP_R_X35Y180/DSP_IMUX21_2 DSP_R_X35Y180/DSP_WW2END2_2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_IMUX13 INT_INTERFACE_L_X48Y177/INT_INTERFACE_IMUX21 INT_INTERFACE_L_X48Y177/INT_INTERFACE_IMUX36 INT_INTERFACE_L_X48Y178/INT_INTERFACE_EL1BEG2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_EL1BEG2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_IMUX21 INT_INTERFACE_R_X35Y177/INT_INTERFACE_IMUX36 INT_INTERFACE_R_X35Y182/INT_INTERFACE_IMUX21 INT_INTERFACE_R_X35Y182/INT_INTERFACE_WW2END2 INT_L_X36Y182/WW2A2 INT_L_X38Y182/WW4C3 INT_L_X40Y182/WW4A3 INT_L_X42Y182/WW2A2 INT_L_X44Y182/WW4C3 INT_L_X46Y182/WW4A3 INT_L_X48Y177/IMUX_L13 INT_L_X48Y177/IMUX_L21 INT_L_X48Y177/IMUX_L36 INT_L_X48Y177/SL1END2 INT_L_X48Y178/EL1END2 INT_L_X48Y178/SL1BEG2 INT_L_X48Y182/EL1END2 INT_L_X48Y182/IMUX_L21 INT_R_X35Y176/NR1BEG2 INT_R_X35Y176/SS6END2 INT_R_X35Y177/IMUX36 INT_R_X35Y177/NR1END2 INT_R_X35Y177/SS6E2 INT_R_X35Y178/SS6D2 INT_R_X35Y179/SS6C2 INT_R_X35Y180/SS6B2 INT_R_X35Y181/SS6A2 INT_R_X35Y182/IMUX21 INT_R_X35Y182/SS6BEG2 INT_R_X35Y182/WW2END2 INT_R_X37Y182/WW2BEG2 INT_R_X37Y182/WW4END3 INT_R_X39Y182/WW4B3 INT_R_X41Y182/WW2END2 INT_R_X41Y182/WW4BEG3 INT_R_X43Y182/WW2BEG2 INT_R_X43Y182/WW4END3 INT_R_X45Y182/WW4B3 INT_R_X47Y178/EL1BEG2 INT_R_X47Y178/LOGIC_OUTS21 INT_R_X47Y178/NN2BEG3 INT_R_X47Y179/NN2A3 INT_R_X47Y180/NN2BEG3 INT_R_X47Y180/NN2END3 INT_R_X47Y181/NN2A3 INT_R_X47Y182/EL1BEG2 INT_R_X47Y182/NN2END3 INT_R_X47Y182/WW4BEG3 VBRK_X113Y190/VBRK_WW4B3 VBRK_X118Y186/VBRK_EL1BEG2 VBRK_X118Y190/VBRK_EL1BEG2 VBRK_X89Y190/VBRK_WW2END2 VBRK_X99Y190/VBRK_WW4B3 
pips: CLBLM_R_X47Y178/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_L_X48Y175/DSP_L.DSP_IMUX13_2->DSP_1_A10 DSP_L_X48Y175/DSP_L.DSP_IMUX21_2->DSP_0_A10 DSP_L_X48Y175/DSP_L.DSP_IMUX36_2->DSP_0_B10 DSP_L_X48Y180/DSP_L.DSP_IMUX21_2->DSP_0_A10 DSP_R_X35Y175/DSP_R.DSP_IMUX36_2->DSP_0_B10 DSP_R_X35Y180/DSP_R.DSP_IMUX21_2->DSP_0_A10 INT_L_X48Y177/INT_L.SL1END2->>IMUX_L13 INT_L_X48Y177/INT_L.SL1END2->>IMUX_L21 INT_L_X48Y177/INT_L.SL1END2->>IMUX_L36 INT_L_X48Y178/INT_L.EL1END2->>SL1BEG2 INT_L_X48Y182/INT_L.EL1END2->>IMUX_L21 INT_R_X35Y176/INT_R.SS6END2->>NR1BEG2 INT_R_X35Y177/INT_R.NR1END2->>IMUX36 INT_R_X35Y182/INT_R.WW2END2->>IMUX21 INT_R_X35Y182/INT_R.WW2END2->>SS6BEG2 INT_R_X37Y182/INT_R.WW4END3->>WW2BEG2 INT_R_X41Y182/INT_R.WW2END2->>WW4BEG3 INT_R_X43Y182/INT_R.WW4END3->>WW2BEG2 INT_R_X47Y178/INT_R.LOGIC_OUTS21->>EL1BEG2 INT_R_X47Y178/INT_R.LOGIC_OUTS21->>NN2BEG3 INT_R_X47Y180/INT_R.NN2END3->>NN2BEG3 INT_R_X47Y182/INT_R.NN2END3->>EL1BEG2 INT_R_X47Y182/INT_R.NN2END3->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[9] - 
wires: BRAM_INT_INTERFACE_L_X38Y180/INT_INTERFACE_WW4B2 BRAM_INT_INTERFACE_L_X44Y180/INT_INTERFACE_WW4END2 BRAM_L_X38Y180/BRAM_WW4B2_0 BRAM_L_X44Y180/BRAM_WW4END2_0 CLBLL_L_X40Y180/CLBLL_WW4END2 CLBLL_L_X42Y180/CLBLL_WW4B2 CLBLL_R_X45Y180/CLBLL_WW4B2 CLBLM_L_X36Y180/CLBLM_WW4END2 CLBLM_L_X46Y180/CLBLM_WW4B2 CLBLM_R_X37Y180/CLBLM_WW4B2 CLBLM_R_X39Y180/CLBLM_WW4END2 CLBLM_R_X41Y180/CLBLM_WW4B2 CLBLM_R_X43Y180/CLBLM_WW4END2 CLBLM_R_X47Y177/CLBLM_SE2A2 CLBLM_R_X47Y178/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y178/CLBLM_M_AMUX CLBLM_R_X47Y182/CLBLM_NE2A1 DSP_L_X48Y175/DSP_0_A9 DSP_L_X48Y175/DSP_0_B9 DSP_L_X48Y175/DSP_1_A9 DSP_L_X48Y175/DSP_IMUX11_2 DSP_L_X48Y175/DSP_IMUX18_2 DSP_L_X48Y175/DSP_IMUX19_2 DSP_L_X48Y175/DSP_SE2A2_2 DSP_L_X48Y180/DSP_0_A9 DSP_L_X48Y180/DSP_IMUX19_2 DSP_L_X48Y180/DSP_NE2A1_2 DSP_R_X35Y175/DSP_0_B9 DSP_R_X35Y175/DSP_IMUX18_2 DSP_R_X35Y180/DSP_0_A9 DSP_R_X35Y180/DSP_IMUX19_2 DSP_R_X35Y180/DSP_WW4END2_0 INT_INTERFACE_L_X48Y177/INT_INTERFACE_IMUX11 INT_INTERFACE_L_X48Y177/INT_INTERFACE_IMUX18 INT_INTERFACE_L_X48Y177/INT_INTERFACE_IMUX19 INT_INTERFACE_L_X48Y177/INT_INTERFACE_SE2A2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_IMUX19 INT_INTERFACE_L_X48Y182/INT_INTERFACE_NE2A1 INT_INTERFACE_R_X35Y177/INT_INTERFACE_IMUX18 INT_INTERFACE_R_X35Y180/INT_INTERFACE_WW4END2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_IMUX19 INT_L_X34Y178/SE2A1 INT_L_X34Y179/SE2BEG1 INT_L_X34Y179/SW2END1 INT_L_X36Y180/WW4C2 INT_L_X38Y180/WW4A2 INT_L_X40Y180/WW4C2 INT_L_X42Y180/WW4A2 INT_L_X44Y180/WW4C2 INT_L_X46Y180/WW4A2 INT_L_X48Y177/FAN_ALT5 INT_L_X48Y177/FAN_ALT7 INT_L_X48Y177/FAN_BOUNCE5 INT_L_X48Y177/FAN_BOUNCE7 INT_L_X48Y177/IMUX_L11 INT_L_X48Y177/IMUX_L18 INT_L_X48Y177/IMUX_L19 INT_L_X48Y177/SE2END2 INT_L_X48Y182/IMUX_L19 INT_L_X48Y182/NE2END1 INT_R_X35Y177/IMUX18 INT_R_X35Y177/SL1END1 INT_R_X35Y178/SE2END1 INT_R_X35Y178/SL1BEG1 INT_R_X35Y179/SW2A1 INT_R_X35Y180/NL1BEG1 INT_R_X35Y180/SW2BEG1 INT_R_X35Y180/WW4END2 INT_R_X35Y181/NL1END1 INT_R_X35Y181/NR1BEG1 INT_R_X35Y182/IMUX19 INT_R_X35Y182/NR1END1 INT_R_X37Y180/WW4B2 INT_R_X39Y180/WW4BEG2 INT_R_X39Y180/WW4END2 INT_R_X41Y180/WW4B2 INT_R_X43Y180/WW4BEG2 INT_R_X43Y180/WW4END2 INT_R_X45Y180/WW4B2 INT_R_X47Y177/SE2A2 INT_R_X47Y178/LOGIC_OUTS20 INT_R_X47Y178/NN2BEG2 INT_R_X47Y178/SE2BEG2 INT_R_X47Y179/NN2A2 INT_R_X47Y180/NL1BEG1 INT_R_X47Y180/NN2END2 INT_R_X47Y180/WW4BEG2 INT_R_X47Y181/NE2BEG1 INT_R_X47Y181/NL1END1 INT_R_X47Y182/NE2A1 VBRK_X113Y188/VBRK_WW4B2 VBRK_X118Y185/VBRK_SE2A2 VBRK_X118Y190/VBRK_NE2A1 VBRK_X89Y188/VBRK_WW4END2 VBRK_X99Y188/VBRK_WW4END2 
pips: CLBLM_R_X47Y178/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_L_X48Y175/DSP_L.DSP_IMUX11_2->DSP_1_A9 DSP_L_X48Y175/DSP_L.DSP_IMUX18_2->DSP_0_B9 DSP_L_X48Y175/DSP_L.DSP_IMUX19_2->DSP_0_A9 DSP_L_X48Y180/DSP_L.DSP_IMUX19_2->DSP_0_A9 DSP_R_X35Y175/DSP_R.DSP_IMUX18_2->DSP_0_B9 DSP_R_X35Y180/DSP_R.DSP_IMUX19_2->DSP_0_A9 INT_L_X34Y179/INT_L.SW2END1->>SE2BEG1 INT_L_X48Y177/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X48Y177/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X48Y177/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X48Y177/INT_L.FAN_BOUNCE5->>IMUX_L19 INT_L_X48Y177/INT_L.FAN_BOUNCE7->>IMUX_L18 INT_L_X48Y177/INT_L.SE2END2->>FAN_ALT5 INT_L_X48Y177/INT_L.SE2END2->>FAN_ALT7 INT_L_X48Y182/INT_L.NE2END1->>IMUX_L19 INT_R_X35Y177/INT_R.SL1END1->>IMUX18 INT_R_X35Y178/INT_R.SE2END1->>SL1BEG1 INT_R_X35Y180/INT_R.WW4END2->>NL1BEG1 INT_R_X35Y180/INT_R.WW4END2->>SW2BEG1 INT_R_X35Y181/INT_R.NL1END1->>NR1BEG1 INT_R_X35Y182/INT_R.NR1END1->>IMUX19 INT_R_X39Y180/INT_R.WW4END2->>WW4BEG2 INT_R_X43Y180/INT_R.WW4END2->>WW4BEG2 INT_R_X47Y178/INT_R.LOGIC_OUTS20->>NN2BEG2 INT_R_X47Y178/INT_R.LOGIC_OUTS20->>SE2BEG2 INT_R_X47Y180/INT_R.NN2END2->>NL1BEG1 INT_R_X47Y180/INT_R.NN2END2->>WW4BEG2 INT_R_X47Y181/INT_R.NL1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[8] - 
wires: BRAM_INT_INTERFACE_L_X38Y178/INT_INTERFACE_WW4C1 BRAM_INT_INTERFACE_L_X44Y178/INT_INTERFACE_WW4C1 BRAM_L_X38Y175/BRAM_WW4C1_3 BRAM_L_X44Y175/BRAM_WW4C1_3 CLBLL_L_X40Y178/CLBLL_WW4A1 CLBLL_L_X42Y178/CLBLL_WW2A0 CLBLL_R_X45Y178/CLBLL_WW4A1 CLBLM_L_X36Y178/CLBLM_NW4A1 CLBLM_L_X36Y178/CLBLM_WR1END2 CLBLM_L_X46Y178/CLBLM_WW4A1 CLBLM_R_X37Y178/CLBLM_WW4C1 CLBLM_R_X39Y178/CLBLM_WW4A1 CLBLM_R_X41Y178/CLBLM_WW2A0 CLBLM_R_X43Y178/CLBLM_WW4C1 CLBLM_R_X47Y177/CLBLM_EL1BEG3 CLBLM_R_X47Y177/CLBLM_ER1BEG2 CLBLM_R_X47Y177/CLBLM_LOGIC_OUTS23 CLBLM_R_X47Y177/CLBLM_M_DMUX CLBLM_R_X47Y183/CLBLM_EL1BEG3 DSP_L_X48Y175/DSP_0_A8 DSP_L_X48Y175/DSP_0_B8 DSP_L_X48Y175/DSP_1_A8 DSP_L_X48Y175/DSP_EL1BEG3_2 DSP_L_X48Y175/DSP_ER1BEG2_2 DSP_L_X48Y175/DSP_IMUX15_2 DSP_L_X48Y175/DSP_IMUX22_2 DSP_L_X48Y175/DSP_IMUX23_2 DSP_L_X48Y180/DSP_0_A8 DSP_L_X48Y180/DSP_EL1BEG3_3 DSP_L_X48Y180/DSP_IMUX23_2 DSP_R_X35Y175/DSP_0_B8 DSP_R_X35Y175/DSP_IMUX22_2 DSP_R_X35Y175/DSP_NW4A1_3 DSP_R_X35Y175/DSP_WR1END2_3 DSP_R_X35Y180/DSP_0_A8 DSP_R_X35Y180/DSP_IMUX23_2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_EL1BEG3 INT_INTERFACE_L_X48Y177/INT_INTERFACE_ER1BEG2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_IMUX15 INT_INTERFACE_L_X48Y177/INT_INTERFACE_IMUX22 INT_INTERFACE_L_X48Y177/INT_INTERFACE_IMUX23 INT_INTERFACE_L_X48Y182/INT_INTERFACE_IMUX23 INT_INTERFACE_L_X48Y183/INT_INTERFACE_EL1BEG3 INT_INTERFACE_R_X35Y177/INT_INTERFACE_IMUX22 INT_INTERFACE_R_X35Y178/INT_INTERFACE_NW4A1 INT_INTERFACE_R_X35Y178/INT_INTERFACE_WR1END2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_IMUX23 INT_L_X34Y182/EL1BEG3 INT_L_X34Y182/NL1BEG0 INT_L_X34Y182/NL1END_S3_0 INT_L_X34Y182/NW6END1 INT_L_X34Y183/EL1BEG_N3 INT_L_X34Y183/NL1END0 INT_L_X36Y178/NW6BEG1 INT_L_X36Y178/WR1BEG2 INT_L_X36Y178/WW4END1 INT_L_X38Y178/WW4B1 INT_L_X40Y178/WW2END0 INT_L_X40Y178/WW4BEG1 INT_L_X42Y178/WW2BEG0 INT_L_X42Y178/WW4END1 INT_L_X44Y178/WW4B1 INT_L_X46Y178/NW2END1 INT_L_X46Y178/WW4BEG1 INT_L_X48Y177/EL1END3 INT_L_X48Y177/ER1END2 INT_L_X48Y177/IMUX_L15 INT_L_X48Y177/IMUX_L22 INT_L_X48Y177/IMUX_L23 INT_L_X48Y182/IMUX_L23 INT_L_X48Y182/SL1END3 INT_L_X48Y183/EL1END3 INT_L_X48Y183/SL1BEG3 INT_R_X35Y177/IMUX22 INT_R_X35Y177/SR1END2 INT_R_X35Y178/NW6A1 INT_R_X35Y178/SR1BEG2 INT_R_X35Y178/WR1END2 INT_R_X35Y179/NW6B1 INT_R_X35Y180/NW6C1 INT_R_X35Y181/NW6D1 INT_R_X35Y182/EL1END3 INT_R_X35Y182/IMUX23 INT_R_X35Y182/NW6E1 INT_R_X37Y178/WW4C1 INT_R_X39Y178/WW4A1 INT_R_X41Y178/WW2A0 INT_R_X43Y178/WW4C1 INT_R_X45Y178/WW4A1 INT_R_X47Y177/EL1BEG3 INT_R_X47Y177/ER1BEG2 INT_R_X47Y177/LOGIC_OUTS23 INT_R_X47Y177/NL1BEG0 INT_R_X47Y177/NL1END_S3_0 INT_R_X47Y177/NN6BEG1 INT_R_X47Y177/NW2BEG1 INT_R_X47Y178/EL1BEG_N3 INT_R_X47Y178/NL1END0 INT_R_X47Y178/NN6A1 INT_R_X47Y178/NW2A1 INT_R_X47Y179/NN6B1 INT_R_X47Y180/NN6C1 INT_R_X47Y181/NN6D1 INT_R_X47Y182/NN6E1 INT_R_X47Y183/EL1BEG3 INT_R_X47Y183/NL1BEG0 INT_R_X47Y183/NL1END_S3_0 INT_R_X47Y183/NN6END1 INT_R_X47Y184/EL1BEG_N3 INT_R_X47Y184/NL1END0 VBRK_X113Y186/VBRK_WW4A1 VBRK_X118Y185/VBRK_EL1BEG3 VBRK_X118Y185/VBRK_ER1BEG2 VBRK_X118Y191/VBRK_EL1BEG3 VBRK_X89Y186/VBRK_NW4A1 VBRK_X89Y186/VBRK_WR1END2 VBRK_X99Y186/VBRK_WW4A1 
pips: CLBLM_R_X47Y177/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_L_X48Y175/DSP_L.DSP_IMUX15_2->DSP_1_A8 DSP_L_X48Y175/DSP_L.DSP_IMUX22_2->DSP_0_B8 DSP_L_X48Y175/DSP_L.DSP_IMUX23_2->DSP_0_A8 DSP_L_X48Y180/DSP_L.DSP_IMUX23_2->DSP_0_A8 DSP_R_X35Y175/DSP_R.DSP_IMUX22_2->DSP_0_B8 DSP_R_X35Y180/DSP_R.DSP_IMUX23_2->DSP_0_A8 INT_L_X34Y182/INT_L.NW6END1->>NL1BEG0 INT_L_X34Y183/INT_L.NL1END0->>EL1BEG_N3 INT_L_X36Y178/INT_L.WW4END1->>NW6BEG1 INT_L_X36Y178/INT_L.WW4END1->>WR1BEG2 INT_L_X40Y178/INT_L.WW2END0->>WW4BEG1 INT_L_X42Y178/INT_L.WW4END1->>WW2BEG0 INT_L_X46Y178/INT_L.NW2END1->>WW4BEG1 INT_L_X48Y177/INT_L.EL1END3->>IMUX_L15 INT_L_X48Y177/INT_L.EL1END3->>IMUX_L23 INT_L_X48Y177/INT_L.ER1END2->>IMUX_L22 INT_L_X48Y182/INT_L.SL1END3->>IMUX_L23 INT_L_X48Y183/INT_L.EL1END3->>SL1BEG3 INT_R_X35Y177/INT_R.SR1END2->>IMUX22 INT_R_X35Y178/INT_R.WR1END2->>SR1BEG2 INT_R_X35Y182/INT_R.EL1END3->>IMUX23 INT_R_X47Y177/INT_R.LOGIC_OUTS23->>ER1BEG2 INT_R_X47Y177/INT_R.LOGIC_OUTS23->>NL1BEG0 INT_R_X47Y177/INT_R.LOGIC_OUTS23->>NN6BEG1 INT_R_X47Y177/INT_R.LOGIC_OUTS23->>NW2BEG1 INT_R_X47Y178/INT_R.NL1END0->>EL1BEG_N3 INT_R_X47Y183/INT_R.NN6END1->>NL1BEG0 INT_R_X47Y184/INT_R.NL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[7] - 
wires: BRAM_INT_INTERFACE_L_X38Y179/INT_INTERFACE_WW4B0 BRAM_INT_INTERFACE_L_X44Y179/INT_INTERFACE_WW4END0 BRAM_L_X38Y175/BRAM_WW4B0_4 BRAM_L_X44Y175/BRAM_WW4END0_4 CLBLL_L_X40Y179/CLBLL_WW4END0 CLBLL_L_X42Y179/CLBLL_WW4B0 CLBLL_R_X45Y179/CLBLL_WW4B0 CLBLM_L_X36Y179/CLBLM_WW4END0 CLBLM_L_X46Y179/CLBLM_WW4B0 CLBLM_R_X37Y179/CLBLM_WW4B0 CLBLM_R_X39Y179/CLBLM_WW4END0 CLBLM_R_X41Y179/CLBLM_WW4B0 CLBLM_R_X43Y179/CLBLM_WW4END0 CLBLM_R_X47Y176/CLBLM_SE2A0 CLBLM_R_X47Y177/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y177/CLBLM_M_CMUX CLBLM_R_X47Y180/CLBLM_NE2A0 DSP_L_X48Y175/DSP_0_A7 DSP_L_X48Y175/DSP_0_B7 DSP_L_X48Y175/DSP_1_A7 DSP_L_X48Y175/DSP_IMUX16_1 DSP_L_X48Y175/DSP_IMUX17_1 DSP_L_X48Y175/DSP_IMUX9_1 DSP_L_X48Y175/DSP_SE2A0_1 DSP_L_X48Y180/DSP_0_A7 DSP_L_X48Y180/DSP_IMUX17_1 DSP_L_X48Y180/DSP_NE2A0_0 DSP_R_X35Y175/DSP_0_B7 DSP_R_X35Y175/DSP_IMUX16_1 DSP_R_X35Y175/DSP_WW4END0_4 DSP_R_X35Y180/DSP_0_A7 DSP_R_X35Y180/DSP_IMUX17_1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_IMUX16 INT_INTERFACE_L_X48Y176/INT_INTERFACE_IMUX17 INT_INTERFACE_L_X48Y176/INT_INTERFACE_IMUX9 INT_INTERFACE_L_X48Y176/INT_INTERFACE_SE2A0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_NE2A0 INT_INTERFACE_L_X48Y181/INT_INTERFACE_IMUX17 INT_INTERFACE_R_X35Y176/INT_INTERFACE_IMUX16 INT_INTERFACE_R_X35Y179/INT_INTERFACE_WW4END0 INT_INTERFACE_R_X35Y181/INT_INTERFACE_IMUX17 INT_L_X34Y176/SE2A0 INT_L_X34Y177/SE2BEG0 INT_L_X34Y177/SR1BEG_S0 INT_L_X34Y177/SW2END3 INT_L_X34Y178/SW2END_N0_3 INT_L_X36Y179/WW4C0 INT_L_X38Y179/WW4A0 INT_L_X40Y179/WW4C0 INT_L_X42Y179/WW4A0 INT_L_X44Y179/WW4C0 INT_L_X46Y179/WW4A0 INT_L_X48Y176/IMUX_L16 INT_L_X48Y176/IMUX_L17 INT_L_X48Y176/IMUX_L9 INT_L_X48Y176/SE2END0 INT_L_X48Y179/NE2END_S3_0 INT_L_X48Y180/NE2END0 INT_L_X48Y180/NR1BEG0 INT_L_X48Y181/IMUX_L17 INT_L_X48Y181/NR1END0 INT_R_X35Y176/IMUX16 INT_R_X35Y176/SE2END0 INT_R_X35Y177/SW2A3 INT_R_X35Y178/SW2BEG3 INT_R_X35Y178/WW4END_S0_0 INT_R_X35Y179/NN2BEG0 INT_R_X35Y179/WW4END0 INT_R_X35Y180/NN2A0 INT_R_X35Y180/NN2END_S2_0 INT_R_X35Y181/IMUX17 INT_R_X35Y181/NN2END0 INT_R_X37Y179/WW4B0 INT_R_X39Y178/WW4END_S0_0 INT_R_X39Y179/WW4BEG0 INT_R_X39Y179/WW4END0 INT_R_X41Y179/WW4B0 INT_R_X43Y178/WW4END_S0_0 INT_R_X43Y179/WW4BEG0 INT_R_X43Y179/WW4END0 INT_R_X45Y179/WW4B0 INT_R_X47Y176/SE2A0 INT_R_X47Y177/LOGIC_OUTS22 INT_R_X47Y177/NN2BEG0 INT_R_X47Y177/SE2BEG0 INT_R_X47Y178/NN2A0 INT_R_X47Y178/NN2END_S2_0 INT_R_X47Y179/NE2BEG0 INT_R_X47Y179/NN2END0 INT_R_X47Y179/WW4BEG0 INT_R_X47Y180/NE2A0 VBRK_X113Y187/VBRK_WW4B0 VBRK_X118Y184/VBRK_SE2A0 VBRK_X118Y188/VBRK_NE2A0 VBRK_X89Y187/VBRK_WW4END0 VBRK_X99Y187/VBRK_WW4END0 
pips: CLBLM_R_X47Y177/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_L_X48Y175/DSP_L.DSP_IMUX16_1->DSP_0_B7 DSP_L_X48Y175/DSP_L.DSP_IMUX17_1->DSP_0_A7 DSP_L_X48Y175/DSP_L.DSP_IMUX9_1->DSP_1_A7 DSP_L_X48Y180/DSP_L.DSP_IMUX17_1->DSP_0_A7 DSP_R_X35Y175/DSP_R.DSP_IMUX16_1->DSP_0_B7 DSP_R_X35Y180/DSP_R.DSP_IMUX17_1->DSP_0_A7 INT_L_X34Y177/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X34Y177/INT_L.SW2END3->>SR1BEG_S0 INT_L_X48Y176/INT_L.SE2END0->>IMUX_L16 INT_L_X48Y176/INT_L.SE2END0->>IMUX_L17 INT_L_X48Y176/INT_L.SE2END0->>IMUX_L9 INT_L_X48Y180/INT_L.NE2END0->>NR1BEG0 INT_L_X48Y181/INT_L.NR1END0->>IMUX_L17 INT_R_X35Y176/INT_R.SE2END0->>IMUX16 INT_R_X35Y178/INT_R.WW4END_S0_0->>SW2BEG3 INT_R_X35Y179/INT_R.WW4END0->>NN2BEG0 INT_R_X35Y181/INT_R.NN2END0->>IMUX17 INT_R_X39Y179/INT_R.WW4END0->>WW4BEG0 INT_R_X43Y179/INT_R.WW4END0->>WW4BEG0 INT_R_X47Y177/INT_R.LOGIC_OUTS22->>NN2BEG0 INT_R_X47Y177/INT_R.LOGIC_OUTS22->>SE2BEG0 INT_R_X47Y179/INT_R.NN2END0->>NE2BEG0 INT_R_X47Y179/INT_R.NN2END0->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[6] - 
wires: BRAM_INT_INTERFACE_L_X38Y181/INT_INTERFACE_WR1END3 BRAM_INT_INTERFACE_L_X44Y181/INT_INTERFACE_WW4A2 BRAM_L_X38Y180/BRAM_WR1END3_1 BRAM_L_X44Y180/BRAM_WW4A2_1 CLBLL_L_X40Y181/CLBLL_WW2A1 CLBLL_L_X42Y181/CLBLL_WW4C2 CLBLL_R_X45Y181/CLBLL_WW4C2 CLBLM_L_X36Y181/CLBLM_WW2END2 CLBLM_L_X46Y181/CLBLM_WW4C2 CLBLM_R_X37Y181/CLBLM_WR1END3 CLBLM_R_X39Y181/CLBLM_WW2A1 CLBLM_R_X41Y181/CLBLM_WW4C2 CLBLM_R_X43Y181/CLBLM_WW4A2 CLBLM_R_X47Y177/CLBLM_EL1BEG2 CLBLM_R_X47Y177/CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y177/CLBLM_M_BMUX CLBLM_R_X47Y178/CLBLM_NE2A3 CLBLM_R_X47Y181/CLBLM_WW4A2 DSP_L_X48Y175/DSP_0_A6 DSP_L_X48Y175/DSP_0_B6 DSP_L_X48Y175/DSP_1_A6 DSP_L_X48Y175/DSP_EL1BEG2_2 DSP_L_X48Y175/DSP_IMUX13_1 DSP_L_X48Y175/DSP_IMUX21_1 DSP_L_X48Y175/DSP_IMUX36_1 DSP_L_X48Y175/DSP_NE2A3_3 DSP_L_X48Y180/DSP_0_A6 DSP_L_X48Y180/DSP_IMUX21_1 DSP_L_X48Y180/DSP_WW4A2_1 DSP_R_X35Y175/DSP_0_B6 DSP_R_X35Y175/DSP_IMUX36_1 DSP_R_X35Y180/DSP_0_A6 DSP_R_X35Y180/DSP_IMUX21_1 DSP_R_X35Y180/DSP_WW2END2_1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_IMUX13 INT_INTERFACE_L_X48Y176/INT_INTERFACE_IMUX21 INT_INTERFACE_L_X48Y176/INT_INTERFACE_IMUX36 INT_INTERFACE_L_X48Y177/INT_INTERFACE_EL1BEG2 INT_INTERFACE_L_X48Y178/INT_INTERFACE_NE2A3 INT_INTERFACE_L_X48Y181/INT_INTERFACE_IMUX21 INT_INTERFACE_L_X48Y181/INT_INTERFACE_WW4A2 INT_INTERFACE_R_X35Y176/INT_INTERFACE_IMUX36 INT_INTERFACE_R_X35Y181/INT_INTERFACE_IMUX21 INT_INTERFACE_R_X35Y181/INT_INTERFACE_WW2END2 INT_L_X36Y181/WW2A2 INT_L_X38Y181/WR1BEG3 INT_L_X38Y181/WW2END1 INT_L_X40Y181/WW2BEG1 INT_L_X40Y181/WW4END2 INT_L_X42Y181/WW4B2 INT_L_X44Y181/WW4BEG2 INT_L_X44Y181/WW4END2 INT_L_X46Y181/WW4B2 INT_L_X48Y176/IMUX_L13 INT_L_X48Y176/IMUX_L21 INT_L_X48Y176/IMUX_L36 INT_L_X48Y176/SL1END2 INT_L_X48Y177/EL1END2 INT_L_X48Y177/SL1BEG2 INT_L_X48Y178/NE2END3 INT_L_X48Y178/NL1BEG2 INT_L_X48Y179/NL1END2 INT_L_X48Y179/NN2BEG2 INT_L_X48Y180/NN2A2 INT_L_X48Y181/IMUX_L21 INT_L_X48Y181/NN2END2 INT_L_X48Y181/WW4BEG2 INT_R_X35Y175/NR1BEG2 INT_R_X35Y175/SS6END2 INT_R_X35Y176/IMUX36 INT_R_X35Y176/NR1END2 INT_R_X35Y176/SS6E2 INT_R_X35Y177/SS6D2 INT_R_X35Y178/SS6C2 INT_R_X35Y179/SS6B2 INT_R_X35Y180/SS6A2 INT_R_X35Y181/IMUX21 INT_R_X35Y181/SS6BEG2 INT_R_X35Y181/WW2END2 INT_R_X37Y181/WR1END3 INT_R_X37Y181/WW2BEG2 INT_R_X39Y181/WW2A1 INT_R_X41Y181/WW4C2 INT_R_X43Y181/WW4A2 INT_R_X45Y181/WW4C2 INT_R_X47Y177/EL1BEG2 INT_R_X47Y177/LOGIC_OUTS21 INT_R_X47Y177/NE2BEG3 INT_R_X47Y178/NE2A3 INT_R_X47Y181/WW4A2 VBRK_X113Y189/VBRK_WW4C2 VBRK_X118Y185/VBRK_EL1BEG2 VBRK_X118Y186/VBRK_NE2A3 VBRK_X118Y189/VBRK_WW4A2 VBRK_X89Y189/VBRK_WW2END2 VBRK_X99Y189/VBRK_WW2A1 
pips: CLBLM_R_X47Y177/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_L_X48Y175/DSP_L.DSP_IMUX13_1->DSP_1_A6 DSP_L_X48Y175/DSP_L.DSP_IMUX21_1->DSP_0_A6 DSP_L_X48Y175/DSP_L.DSP_IMUX36_1->DSP_0_B6 DSP_L_X48Y180/DSP_L.DSP_IMUX21_1->DSP_0_A6 DSP_R_X35Y175/DSP_R.DSP_IMUX36_1->DSP_0_B6 DSP_R_X35Y180/DSP_R.DSP_IMUX21_1->DSP_0_A6 INT_L_X38Y181/INT_L.WW2END1->>WR1BEG3 INT_L_X40Y181/INT_L.WW4END2->>WW2BEG1 INT_L_X44Y181/INT_L.WW4END2->>WW4BEG2 INT_L_X48Y176/INT_L.SL1END2->>IMUX_L13 INT_L_X48Y176/INT_L.SL1END2->>IMUX_L21 INT_L_X48Y176/INT_L.SL1END2->>IMUX_L36 INT_L_X48Y177/INT_L.EL1END2->>SL1BEG2 INT_L_X48Y178/INT_L.NE2END3->>NL1BEG2 INT_L_X48Y179/INT_L.NL1END2->>NN2BEG2 INT_L_X48Y181/INT_L.NN2END2->>IMUX_L21 INT_L_X48Y181/INT_L.NN2END2->>WW4BEG2 INT_R_X35Y175/INT_R.SS6END2->>NR1BEG2 INT_R_X35Y176/INT_R.NR1END2->>IMUX36 INT_R_X35Y181/INT_R.WW2END2->>IMUX21 INT_R_X35Y181/INT_R.WW2END2->>SS6BEG2 INT_R_X37Y181/INT_R.WR1END3->>WW2BEG2 INT_R_X47Y177/INT_R.LOGIC_OUTS21->>EL1BEG2 INT_R_X47Y177/INT_R.LOGIC_OUTS21->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[5] - 
wires: BRAM_INT_INTERFACE_L_X38Y181/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X44Y181/INT_INTERFACE_WW4A1 BRAM_L_X38Y180/BRAM_WR1END2_1 BRAM_L_X44Y180/BRAM_WW4A1_1 CLBLL_L_X40Y181/CLBLL_WW2A0 CLBLL_L_X42Y181/CLBLL_WW4C1 CLBLL_R_X45Y181/CLBLL_WW4C1 CLBLM_L_X36Y181/CLBLM_WW2END1 CLBLM_L_X46Y181/CLBLM_WW4C1 CLBLM_R_X37Y181/CLBLM_WR1END2 CLBLM_R_X39Y181/CLBLM_WW2A0 CLBLM_R_X41Y181/CLBLM_WW4C1 CLBLM_R_X43Y181/CLBLM_WW4A1 CLBLM_R_X47Y177/CLBLM_EL1BEG1 CLBLM_R_X47Y177/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y177/CLBLM_M_AMUX CLBLM_R_X47Y178/CLBLM_NE2A2 CLBLM_R_X47Y181/CLBLM_WW4A1 DSP_L_X48Y175/DSP_0_A5 DSP_L_X48Y175/DSP_0_B5 DSP_L_X48Y175/DSP_1_A5 DSP_L_X48Y175/DSP_EL1BEG1_2 DSP_L_X48Y175/DSP_IMUX11_1 DSP_L_X48Y175/DSP_IMUX18_1 DSP_L_X48Y175/DSP_IMUX19_1 DSP_L_X48Y175/DSP_NE2A2_3 DSP_L_X48Y180/DSP_0_A5 DSP_L_X48Y180/DSP_IMUX19_1 DSP_L_X48Y180/DSP_WW4A1_1 DSP_R_X35Y175/DSP_0_B5 DSP_R_X35Y175/DSP_IMUX18_1 DSP_R_X35Y180/DSP_0_A5 DSP_R_X35Y180/DSP_IMUX19_1 DSP_R_X35Y180/DSP_WW2END1_1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_IMUX11 INT_INTERFACE_L_X48Y176/INT_INTERFACE_IMUX18 INT_INTERFACE_L_X48Y176/INT_INTERFACE_IMUX19 INT_INTERFACE_L_X48Y177/INT_INTERFACE_EL1BEG1 INT_INTERFACE_L_X48Y178/INT_INTERFACE_NE2A2 INT_INTERFACE_L_X48Y181/INT_INTERFACE_IMUX19 INT_INTERFACE_L_X48Y181/INT_INTERFACE_WW4A1 INT_INTERFACE_R_X35Y176/INT_INTERFACE_IMUX18 INT_INTERFACE_R_X35Y181/INT_INTERFACE_IMUX19 INT_INTERFACE_R_X35Y181/INT_INTERFACE_WW2END1 INT_L_X36Y181/WW2A1 INT_L_X38Y181/WR1BEG2 INT_L_X38Y181/WW2END0 INT_L_X40Y181/WW2BEG0 INT_L_X40Y181/WW4END1 INT_L_X42Y181/WW4B1 INT_L_X44Y181/WW4BEG1 INT_L_X44Y181/WW4END1 INT_L_X46Y181/WW4B1 INT_L_X48Y176/IMUX_L11 INT_L_X48Y176/IMUX_L18 INT_L_X48Y176/IMUX_L19 INT_L_X48Y176/SL1END1 INT_L_X48Y177/EL1END1 INT_L_X48Y177/SL1BEG1 INT_L_X48Y178/NE2END2 INT_L_X48Y178/NL1BEG1 INT_L_X48Y179/NL1END1 INT_L_X48Y179/NN2BEG1 INT_L_X48Y180/NN2A1 INT_L_X48Y181/IMUX_L19 INT_L_X48Y181/NN2END1 INT_L_X48Y181/WW4BEG1 INT_R_X35Y175/NR1BEG1 INT_R_X35Y175/SS6END1 INT_R_X35Y176/IMUX18 INT_R_X35Y176/NR1END1 INT_R_X35Y176/SS6E1 INT_R_X35Y177/SS6D1 INT_R_X35Y178/SS6C1 INT_R_X35Y179/SS6B1 INT_R_X35Y180/SS6A1 INT_R_X35Y181/IMUX19 INT_R_X35Y181/SS6BEG1 INT_R_X35Y181/WW2END1 INT_R_X37Y181/WR1END2 INT_R_X37Y181/WW2BEG1 INT_R_X39Y181/WW2A0 INT_R_X41Y181/WW4C1 INT_R_X43Y181/WW4A1 INT_R_X45Y181/WW4C1 INT_R_X47Y177/EL1BEG1 INT_R_X47Y177/LOGIC_OUTS20 INT_R_X47Y177/NE2BEG2 INT_R_X47Y178/NE2A2 INT_R_X47Y181/WW4A1 VBRK_X113Y189/VBRK_WW4C1 VBRK_X118Y185/VBRK_EL1BEG1 VBRK_X118Y186/VBRK_NE2A2 VBRK_X118Y189/VBRK_WW4A1 VBRK_X89Y189/VBRK_WW2END1 VBRK_X99Y189/VBRK_WW2A0 
pips: CLBLM_R_X47Y177/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_L_X48Y175/DSP_L.DSP_IMUX11_1->DSP_1_A5 DSP_L_X48Y175/DSP_L.DSP_IMUX18_1->DSP_0_B5 DSP_L_X48Y175/DSP_L.DSP_IMUX19_1->DSP_0_A5 DSP_L_X48Y180/DSP_L.DSP_IMUX19_1->DSP_0_A5 DSP_R_X35Y175/DSP_R.DSP_IMUX18_1->DSP_0_B5 DSP_R_X35Y180/DSP_R.DSP_IMUX19_1->DSP_0_A5 INT_L_X38Y181/INT_L.WW2END0->>WR1BEG2 INT_L_X40Y181/INT_L.WW4END1->>WW2BEG0 INT_L_X44Y181/INT_L.WW4END1->>WW4BEG1 INT_L_X48Y176/INT_L.SL1END1->>IMUX_L11 INT_L_X48Y176/INT_L.SL1END1->>IMUX_L18 INT_L_X48Y176/INT_L.SL1END1->>IMUX_L19 INT_L_X48Y177/INT_L.EL1END1->>SL1BEG1 INT_L_X48Y178/INT_L.NE2END2->>NL1BEG1 INT_L_X48Y179/INT_L.NL1END1->>NN2BEG1 INT_L_X48Y181/INT_L.NN2END1->>IMUX_L19 INT_L_X48Y181/INT_L.NN2END1->>WW4BEG1 INT_R_X35Y175/INT_R.SS6END1->>NR1BEG1 INT_R_X35Y176/INT_R.NR1END1->>IMUX18 INT_R_X35Y181/INT_R.WW2END1->>IMUX19 INT_R_X35Y181/INT_R.WW2END1->>SS6BEG1 INT_R_X37Y181/INT_R.WR1END2->>WW2BEG1 INT_R_X47Y177/INT_R.LOGIC_OUTS20->>EL1BEG1 INT_R_X47Y177/INT_R.LOGIC_OUTS20->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[4] - 
wires: BRAM_INT_INTERFACE_L_X38Y176/INT_INTERFACE_WW4END1 BRAM_INT_INTERFACE_L_X44Y176/INT_INTERFACE_WW4END1 BRAM_L_X38Y175/BRAM_WW4END1_1 BRAM_L_X44Y175/BRAM_WW4END1_1 CLBLL_L_X40Y176/CLBLL_WW4B1 CLBLL_L_X42Y176/CLBLL_WW2END0 CLBLL_R_X45Y176/CLBLL_WW4B1 CLBLM_L_X36Y176/CLBLM_WR1END3 CLBLM_L_X46Y176/CLBLM_WW4B1 CLBLM_R_X37Y176/CLBLM_WW4END1 CLBLM_R_X39Y176/CLBLM_WW4B1 CLBLM_R_X41Y176/CLBLM_WW2END0 CLBLM_R_X43Y176/CLBLM_WW4END1 CLBLM_R_X47Y176/CLBLM_EL1BEG3 CLBLM_R_X47Y176/CLBLM_LOGIC_OUTS23 CLBLM_R_X47Y176/CLBLM_M_DMUX CLBLM_R_X47Y182/CLBLM_EL1BEG3 DSP_L_X48Y175/DSP_0_A4 DSP_L_X48Y175/DSP_0_B4 DSP_L_X48Y175/DSP_1_A4 DSP_L_X48Y175/DSP_EL1BEG3_1 DSP_L_X48Y175/DSP_IMUX15_1 DSP_L_X48Y175/DSP_IMUX23_1 DSP_L_X48Y175/DSP_IMUX38_1 DSP_L_X48Y180/DSP_0_A4 DSP_L_X48Y180/DSP_EL1BEG3_2 DSP_L_X48Y180/DSP_IMUX23_1 DSP_R_X35Y175/DSP_0_B4 DSP_R_X35Y175/DSP_IMUX38_1 DSP_R_X35Y175/DSP_WR1END3_1 DSP_R_X35Y180/DSP_0_A4 DSP_R_X35Y180/DSP_IMUX23_1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_EL1BEG3 INT_INTERFACE_L_X48Y176/INT_INTERFACE_IMUX15 INT_INTERFACE_L_X48Y176/INT_INTERFACE_IMUX23 INT_INTERFACE_L_X48Y176/INT_INTERFACE_IMUX38 INT_INTERFACE_L_X48Y181/INT_INTERFACE_IMUX23 INT_INTERFACE_L_X48Y182/INT_INTERFACE_EL1BEG3 INT_INTERFACE_R_X35Y176/INT_INTERFACE_IMUX38 INT_INTERFACE_R_X35Y176/INT_INTERFACE_WR1END3 INT_INTERFACE_R_X35Y181/INT_INTERFACE_IMUX23 INT_L_X36Y176/WR1BEG3 INT_L_X36Y176/WR1END2 INT_L_X38Y176/WW4C1 INT_L_X40Y176/WW4A1 INT_L_X42Y176/WW2A0 INT_L_X44Y176/WW4C1 INT_L_X46Y176/WW4A1 INT_L_X48Y176/EL1END3 INT_L_X48Y176/IMUX_L15 INT_L_X48Y176/IMUX_L23 INT_L_X48Y176/IMUX_L38 INT_L_X48Y181/IMUX_L23 INT_L_X48Y181/SL1END3 INT_L_X48Y182/EL1END3 INT_L_X48Y182/SL1BEG3 INT_R_X35Y176/IMUX38 INT_R_X35Y176/NN2BEG3 INT_R_X35Y176/WR1END3 INT_R_X35Y177/NN2A3 INT_R_X35Y178/NN2BEG3 INT_R_X35Y178/NN2END3 INT_R_X35Y179/NN2A3 INT_R_X35Y180/NN2END3 INT_R_X35Y180/NR1BEG3 INT_R_X35Y181/IMUX23 INT_R_X35Y181/NR1END3 INT_R_X37Y176/WR1BEG2 INT_R_X37Y176/WW4END1 INT_R_X39Y176/WW4B1 INT_R_X41Y176/WW2END0 INT_R_X41Y176/WW4BEG1 INT_R_X43Y176/WW2BEG0 INT_R_X43Y176/WW4END1 INT_R_X45Y176/WW4B1 INT_R_X47Y176/EL1BEG3 INT_R_X47Y176/LOGIC_OUTS23 INT_R_X47Y176/NL1BEG0 INT_R_X47Y176/NL1END_S3_0 INT_R_X47Y176/NN6BEG1 INT_R_X47Y176/WW4BEG1 INT_R_X47Y177/EL1BEG_N3 INT_R_X47Y177/NL1END0 INT_R_X47Y177/NN6A1 INT_R_X47Y178/NN6B1 INT_R_X47Y179/NN6C1 INT_R_X47Y180/NN6D1 INT_R_X47Y181/NN6E1 INT_R_X47Y182/EL1BEG3 INT_R_X47Y182/NL1BEG0 INT_R_X47Y182/NL1END_S3_0 INT_R_X47Y182/NN6END1 INT_R_X47Y183/EL1BEG_N3 INT_R_X47Y183/NL1END0 VBRK_X113Y184/VBRK_WW4B1 VBRK_X118Y184/VBRK_EL1BEG3 VBRK_X118Y190/VBRK_EL1BEG3 VBRK_X89Y184/VBRK_WR1END3 VBRK_X99Y184/VBRK_WW4B1 
pips: CLBLM_R_X47Y176/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_L_X48Y175/DSP_L.DSP_IMUX15_1->DSP_1_A4 DSP_L_X48Y175/DSP_L.DSP_IMUX23_1->DSP_0_A4 DSP_L_X48Y175/DSP_L.DSP_IMUX38_1->DSP_0_B4 DSP_L_X48Y180/DSP_L.DSP_IMUX23_1->DSP_0_A4 DSP_R_X35Y175/DSP_R.DSP_IMUX38_1->DSP_0_B4 DSP_R_X35Y180/DSP_R.DSP_IMUX23_1->DSP_0_A4 INT_L_X36Y176/INT_L.WR1END2->>WR1BEG3 INT_L_X48Y176/INT_L.EL1END3->>IMUX_L15 INT_L_X48Y176/INT_L.EL1END3->>IMUX_L23 INT_L_X48Y176/INT_L.EL1END3->>IMUX_L38 INT_L_X48Y181/INT_L.SL1END3->>IMUX_L23 INT_L_X48Y182/INT_L.EL1END3->>SL1BEG3 INT_R_X35Y176/INT_R.WR1END3->>IMUX38 INT_R_X35Y176/INT_R.WR1END3->>NN2BEG3 INT_R_X35Y178/INT_R.NN2END3->>NN2BEG3 INT_R_X35Y180/INT_R.NN2END3->>NR1BEG3 INT_R_X35Y181/INT_R.NR1END3->>IMUX23 INT_R_X37Y176/INT_R.WW4END1->>WR1BEG2 INT_R_X41Y176/INT_R.WW2END0->>WW4BEG1 INT_R_X43Y176/INT_R.WW4END1->>WW2BEG0 INT_R_X47Y176/INT_R.LOGIC_OUTS23->>NL1BEG0 INT_R_X47Y176/INT_R.LOGIC_OUTS23->>NN6BEG1 INT_R_X47Y176/INT_R.LOGIC_OUTS23->>WW4BEG1 INT_R_X47Y177/INT_R.NL1END0->>EL1BEG_N3 INT_R_X47Y182/INT_R.NN6END1->>NL1BEG0 INT_R_X47Y183/INT_R.NL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[3] - 
wires: BRAM_INT_INTERFACE_L_X38Y175/INT_INTERFACE_WW2END3 BRAM_INT_INTERFACE_L_X38Y180/INT_INTERFACE_NW4END0 BRAM_INT_INTERFACE_L_X44Y176/INT_INTERFACE_WW4END0 BRAM_L_X38Y175/BRAM_WW2END3_0 BRAM_L_X38Y180/BRAM_NW4END0_0 BRAM_L_X44Y175/BRAM_WW4END0_1 CLBLL_L_X40Y176/CLBLL_WW4END0 CLBLL_L_X42Y176/CLBLL_WW4B0 CLBLL_R_X45Y176/CLBLL_WW4B0 CLBLM_L_X36Y175/CLBLM_SW2A0 CLBLM_L_X36Y180/CLBLM_WR1END0 CLBLM_L_X46Y176/CLBLM_WW4B0 CLBLM_R_X37Y175/CLBLM_WW2END3 CLBLM_R_X37Y180/CLBLM_NW4END0 CLBLM_R_X39Y176/CLBLM_WW4END0 CLBLM_R_X41Y176/CLBLM_WW4B0 CLBLM_R_X43Y176/CLBLM_WW4END0 CLBLM_R_X47Y175/CLBLM_SE2A0 CLBLM_R_X47Y176/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y176/CLBLM_M_CMUX CLBLM_R_X47Y181/CLBLM_NE4C0 DSP_L_X48Y175/DSP_0_A3 DSP_L_X48Y175/DSP_0_B3 DSP_L_X48Y175/DSP_1_A3 DSP_L_X48Y175/DSP_IMUX17_0 DSP_L_X48Y175/DSP_IMUX40_0 DSP_L_X48Y175/DSP_IMUX9_0 DSP_L_X48Y175/DSP_SE2A0_0 DSP_L_X48Y180/DSP_0_A3 DSP_L_X48Y180/DSP_IMUX17_0 DSP_L_X48Y180/DSP_NE4C0_1 DSP_R_X35Y175/DSP_0_B3 DSP_R_X35Y175/DSP_IMUX40_0 DSP_R_X35Y175/DSP_SW2A0_0 DSP_R_X35Y180/DSP_0_A3 DSP_R_X35Y180/DSP_IMUX17_0 DSP_R_X35Y180/DSP_WR1END0_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_IMUX17 INT_INTERFACE_L_X48Y175/INT_INTERFACE_IMUX40 INT_INTERFACE_L_X48Y175/INT_INTERFACE_IMUX9 INT_INTERFACE_L_X48Y175/INT_INTERFACE_SE2A0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_IMUX17 INT_INTERFACE_L_X48Y181/INT_INTERFACE_NE4C0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_IMUX40 INT_INTERFACE_R_X35Y175/INT_INTERFACE_SW2A0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_IMUX17 INT_INTERFACE_R_X35Y180/INT_INTERFACE_WR1END0 INT_L_X36Y175/SW2A0 INT_L_X36Y176/SW2BEG0 INT_L_X36Y176/WR1END1 INT_L_X36Y179/WL1END2 INT_L_X36Y179/WR1BEG_S0 INT_L_X36Y180/WR1BEG0 INT_L_X38Y175/WW2A3 INT_L_X38Y176/NW6A0 INT_L_X38Y177/NW6B0 INT_L_X38Y178/NW6C0 INT_L_X38Y179/NW6D0 INT_L_X38Y180/NW6E0 INT_L_X40Y176/WW4C0 INT_L_X42Y176/WW4A0 INT_L_X44Y176/WW4C0 INT_L_X46Y176/NW2END_S0_0 INT_L_X46Y176/WW4A0 INT_L_X46Y177/NE6BEG0 INT_L_X46Y177/NW2END0 INT_L_X48Y175/IMUX_L17 INT_L_X48Y175/IMUX_L40 INT_L_X48Y175/IMUX_L9 INT_L_X48Y175/SE2END0 INT_L_X48Y180/IMUX_L17 INT_L_X48Y180/SL1END0 INT_L_X48Y181/NE6END0 INT_L_X48Y181/SL1BEG0 INT_R_X35Y175/IMUX40 INT_R_X35Y175/SW2END0 INT_R_X35Y179/WR1END_S1_0 INT_R_X35Y180/IMUX17 INT_R_X35Y180/WR1END0 INT_R_X37Y175/WW2END3 INT_R_X37Y176/WR1BEG1 INT_R_X37Y176/WW2END_N0_3 INT_R_X37Y179/NW6END_S0_0 INT_R_X37Y179/WL1BEG2 INT_R_X37Y180/NW6END0 INT_R_X39Y175/WW2BEG3 INT_R_X39Y175/WW4END_S0_0 INT_R_X39Y176/NW6BEG0 INT_R_X39Y176/WW4END0 INT_R_X41Y176/WW4B0 INT_R_X43Y175/WW4END_S0_0 INT_R_X43Y176/WW4BEG0 INT_R_X43Y176/WW4END0 INT_R_X45Y176/WW4B0 INT_R_X47Y175/SE2A0 INT_R_X47Y176/LOGIC_OUTS22 INT_R_X47Y176/NW2BEG0 INT_R_X47Y176/SE2BEG0 INT_R_X47Y176/WW4BEG0 INT_R_X47Y177/NE6A0 INT_R_X47Y177/NW2A0 INT_R_X47Y178/NE6B0 INT_R_X47Y179/NE6C0 INT_R_X47Y180/NE6D0 INT_R_X47Y181/NE6E0 VBRK_X113Y184/VBRK_WW4B0 VBRK_X118Y183/VBRK_SE2A0 VBRK_X118Y189/VBRK_NE4C0 VBRK_X89Y183/VBRK_SW2A0 VBRK_X89Y188/VBRK_WR1END0 VBRK_X99Y184/VBRK_WW4END0 
pips: CLBLM_R_X47Y176/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_L_X48Y175/DSP_L.DSP_IMUX17_0->DSP_0_A3 DSP_L_X48Y175/DSP_L.DSP_IMUX40_0->DSP_0_B3 DSP_L_X48Y175/DSP_L.DSP_IMUX9_0->DSP_1_A3 DSP_L_X48Y180/DSP_L.DSP_IMUX17_0->DSP_0_A3 DSP_R_X35Y175/DSP_R.DSP_IMUX40_0->DSP_0_B3 DSP_R_X35Y180/DSP_R.DSP_IMUX17_0->DSP_0_A3 INT_L_X36Y176/INT_L.WR1END1->>SW2BEG0 INT_L_X36Y179/INT_L.WL1END2->>WR1BEG_S0 INT_L_X46Y177/INT_L.NW2END0->>NE6BEG0 INT_L_X48Y175/INT_L.SE2END0->>IMUX_L17 INT_L_X48Y175/INT_L.SE2END0->>IMUX_L40 INT_L_X48Y175/INT_L.SE2END0->>IMUX_L9 INT_L_X48Y180/INT_L.SL1END0->>IMUX_L17 INT_L_X48Y181/INT_L.NE6END0->>SL1BEG0 INT_R_X35Y175/INT_R.SW2END0->>IMUX40 INT_R_X35Y180/INT_R.WR1END0->>IMUX17 INT_R_X37Y176/INT_R.WW2END_N0_3->>WR1BEG1 INT_R_X37Y179/INT_R.NW6END_S0_0->>WL1BEG2 INT_R_X39Y175/INT_R.WW4END_S0_0->>WW2BEG3 INT_R_X39Y176/INT_R.WW4END0->>NW6BEG0 INT_R_X43Y176/INT_R.WW4END0->>WW4BEG0 INT_R_X47Y176/INT_R.LOGIC_OUTS22->>NW2BEG0 INT_R_X47Y176/INT_R.LOGIC_OUTS22->>SE2BEG0 INT_R_X47Y176/INT_R.LOGIC_OUTS22->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[2] - 
wires: BRAM_INT_INTERFACE_L_X38Y180/INT_INTERFACE_WW2END2 BRAM_INT_INTERFACE_L_X44Y180/INT_INTERFACE_WW2END2 BRAM_L_X38Y180/BRAM_WW2END2_0 BRAM_L_X44Y180/BRAM_WW2END2_0 CLBLL_L_X40Y180/CLBLL_WW4END3 CLBLL_L_X42Y180/CLBLL_WW4B3 CLBLL_R_X45Y180/CLBLL_EL1BEG2 CLBLL_R_X45Y180/CLBLL_NW4END3 CLBLM_L_X36Y180/CLBLM_WW2END2 CLBLM_L_X46Y180/CLBLM_EL1BEG2 CLBLM_L_X46Y180/CLBLM_NW4END3 CLBLM_R_X37Y180/CLBLM_WW2END2 CLBLM_R_X39Y180/CLBLM_WW4END3 CLBLM_R_X41Y180/CLBLM_WW4B3 CLBLM_R_X43Y180/CLBLM_WW2END2 CLBLM_R_X47Y176/CLBLM_EL1BEG2 CLBLM_R_X47Y176/CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y176/CLBLM_M_BMUX CLBLM_R_X47Y180/CLBLM_EE2A2 DSP_L_X48Y175/DSP_0_A2 DSP_L_X48Y175/DSP_0_B2 DSP_L_X48Y175/DSP_1_A2 DSP_L_X48Y175/DSP_EL1BEG2_1 DSP_L_X48Y175/DSP_IMUX13_0 DSP_L_X48Y175/DSP_IMUX21_0 DSP_L_X48Y175/DSP_IMUX36_0 DSP_L_X48Y180/DSP_0_A2 DSP_L_X48Y180/DSP_EE2A2_0 DSP_L_X48Y180/DSP_IMUX21_0 DSP_R_X35Y175/DSP_0_B2 DSP_R_X35Y175/DSP_IMUX36_0 DSP_R_X35Y180/DSP_0_A2 DSP_R_X35Y180/DSP_IMUX21_0 DSP_R_X35Y180/DSP_WW2END2_0 HCLK_R_X86Y182/HCLK_NR1BEG2 HCLK_R_X86Y182/HCLK_SS6END2 INT_INTERFACE_L_X48Y175/INT_INTERFACE_IMUX13 INT_INTERFACE_L_X48Y175/INT_INTERFACE_IMUX21 INT_INTERFACE_L_X48Y175/INT_INTERFACE_IMUX36 INT_INTERFACE_L_X48Y176/INT_INTERFACE_EL1BEG2 INT_INTERFACE_L_X48Y180/INT_INTERFACE_EE2A2 INT_INTERFACE_L_X48Y180/INT_INTERFACE_IMUX21 INT_INTERFACE_R_X35Y175/INT_INTERFACE_IMUX36 INT_INTERFACE_R_X35Y180/INT_INTERFACE_IMUX21 INT_INTERFACE_R_X35Y180/INT_INTERFACE_WW2END2 INT_L_X36Y180/WW2A2 INT_L_X38Y180/WW2A2 INT_L_X40Y180/WW4C3 INT_L_X42Y180/WW4A3 INT_L_X44Y180/WW2A2 INT_L_X46Y176/NW6A3 INT_L_X46Y177/NW6B3 INT_L_X46Y178/NW6C3 INT_L_X46Y179/NW6D3 INT_L_X46Y180/EE2BEG2 INT_L_X46Y180/EL1END2 INT_L_X46Y180/NW6E3 INT_L_X48Y175/IMUX_L13 INT_L_X48Y175/IMUX_L21 INT_L_X48Y175/IMUX_L36 INT_L_X48Y175/SL1END2 INT_L_X48Y176/EL1END2 INT_L_X48Y176/SL1BEG2 INT_L_X48Y180/EE2END2 INT_L_X48Y180/IMUX_L21 INT_R_X35Y174/NR1BEG2 INT_R_X35Y174/SS6END2 INT_R_X35Y175/IMUX36 INT_R_X35Y175/NR1END2 INT_R_X35Y175/SS6E2 INT_R_X35Y176/SS6D2 INT_R_X35Y177/SS6C2 INT_R_X35Y178/SS6B2 INT_R_X35Y179/SS6A2 INT_R_X35Y180/IMUX21 INT_R_X35Y180/SS6BEG2 INT_R_X35Y180/WW2END2 INT_R_X37Y180/WW2BEG2 INT_R_X37Y180/WW2END2 INT_R_X39Y180/WW2BEG2 INT_R_X39Y180/WW4END3 INT_R_X41Y180/WW4B3 INT_R_X43Y180/WW2END2 INT_R_X43Y180/WW4BEG3 INT_R_X45Y180/EL1BEG2 INT_R_X45Y180/NW6END3 INT_R_X45Y180/WW2BEG2 INT_R_X47Y176/EL1BEG2 INT_R_X47Y176/LOGIC_OUTS21 INT_R_X47Y176/NW6BEG3 INT_R_X47Y180/EE2A2 VBRK_X113Y188/VBRK_EL1BEG2 VBRK_X113Y188/VBRK_NW4END3 VBRK_X118Y184/VBRK_EL1BEG2 VBRK_X118Y188/VBRK_EE2A2 VBRK_X89Y188/VBRK_WW2END2 VBRK_X99Y188/VBRK_WW4END3 
pips: CLBLM_R_X47Y176/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_L_X48Y175/DSP_L.DSP_IMUX13_0->DSP_1_A2 DSP_L_X48Y175/DSP_L.DSP_IMUX21_0->DSP_0_A2 DSP_L_X48Y175/DSP_L.DSP_IMUX36_0->DSP_0_B2 DSP_L_X48Y180/DSP_L.DSP_IMUX21_0->DSP_0_A2 DSP_R_X35Y175/DSP_R.DSP_IMUX36_0->DSP_0_B2 DSP_R_X35Y180/DSP_R.DSP_IMUX21_0->DSP_0_A2 INT_L_X46Y180/INT_L.EL1END2->>EE2BEG2 INT_L_X48Y175/INT_L.SL1END2->>IMUX_L13 INT_L_X48Y175/INT_L.SL1END2->>IMUX_L21 INT_L_X48Y175/INT_L.SL1END2->>IMUX_L36 INT_L_X48Y176/INT_L.EL1END2->>SL1BEG2 INT_L_X48Y180/INT_L.EE2END2->>IMUX_L21 INT_R_X35Y174/INT_R.SS6END2->>NR1BEG2 INT_R_X35Y175/INT_R.NR1END2->>IMUX36 INT_R_X35Y180/INT_R.WW2END2->>IMUX21 INT_R_X35Y180/INT_R.WW2END2->>SS6BEG2 INT_R_X37Y180/INT_R.WW2END2->>WW2BEG2 INT_R_X39Y180/INT_R.WW4END3->>WW2BEG2 INT_R_X43Y180/INT_R.WW2END2->>WW4BEG3 INT_R_X45Y180/INT_R.NW6END3->>EL1BEG2 INT_R_X45Y180/INT_R.NW6END3->>WW2BEG2 INT_R_X47Y176/INT_R.LOGIC_OUTS21->>EL1BEG2 INT_R_X47Y176/INT_R.LOGIC_OUTS21->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[1] - 
wires: BRAM_INT_INTERFACE_L_X38Y180/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X44Y180/INT_INTERFACE_WW4A1 BRAM_L_X38Y180/BRAM_WR1END2_0 BRAM_L_X44Y180/BRAM_WW4A1_0 CLBLL_L_X40Y180/CLBLL_WW2A0 CLBLL_L_X42Y180/CLBLL_WW4C1 CLBLL_R_X45Y180/CLBLL_WW4C1 CLBLM_L_X36Y180/CLBLM_WW2END1 CLBLM_L_X46Y180/CLBLM_WW4C1 CLBLM_R_X37Y180/CLBLM_WR1END2 CLBLM_R_X39Y180/CLBLM_WW2A0 CLBLM_R_X41Y180/CLBLM_WW4C1 CLBLM_R_X43Y180/CLBLM_WW4A1 CLBLM_R_X47Y176/CLBLM_EL1BEG1 CLBLM_R_X47Y176/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y176/CLBLM_M_AMUX CLBLM_R_X47Y177/CLBLM_NE2A2 CLBLM_R_X47Y180/CLBLM_WW4A1 DSP_L_X48Y175/DSP_0_A1 DSP_L_X48Y175/DSP_0_B1 DSP_L_X48Y175/DSP_1_A1 DSP_L_X48Y175/DSP_EL1BEG1_1 DSP_L_X48Y175/DSP_IMUX11_0 DSP_L_X48Y175/DSP_IMUX19_0 DSP_L_X48Y175/DSP_IMUX34_0 DSP_L_X48Y175/DSP_NE2A2_2 DSP_L_X48Y180/DSP_0_A1 DSP_L_X48Y180/DSP_IMUX19_0 DSP_L_X48Y180/DSP_WW4A1_0 DSP_R_X35Y175/DSP_0_B1 DSP_R_X35Y175/DSP_IMUX34_0 DSP_R_X35Y180/DSP_0_A1 DSP_R_X35Y180/DSP_IMUX19_0 DSP_R_X35Y180/DSP_WW2END1_0 HCLK_R_X86Y182/HCLK_NR1BEG1 HCLK_R_X86Y182/HCLK_SS6END1 INT_INTERFACE_L_X48Y175/INT_INTERFACE_IMUX11 INT_INTERFACE_L_X48Y175/INT_INTERFACE_IMUX19 INT_INTERFACE_L_X48Y175/INT_INTERFACE_IMUX34 INT_INTERFACE_L_X48Y176/INT_INTERFACE_EL1BEG1 INT_INTERFACE_L_X48Y177/INT_INTERFACE_NE2A2 INT_INTERFACE_L_X48Y180/INT_INTERFACE_IMUX19 INT_INTERFACE_L_X48Y180/INT_INTERFACE_WW4A1 INT_INTERFACE_R_X35Y175/INT_INTERFACE_IMUX34 INT_INTERFACE_R_X35Y180/INT_INTERFACE_IMUX19 INT_INTERFACE_R_X35Y180/INT_INTERFACE_WW2END1 INT_L_X36Y180/WW2A1 INT_L_X38Y180/WR1BEG2 INT_L_X38Y180/WW2END0 INT_L_X40Y180/WW2BEG0 INT_L_X40Y180/WW4END1 INT_L_X42Y180/WW4B1 INT_L_X44Y180/WW4BEG1 INT_L_X44Y180/WW4END1 INT_L_X46Y180/WW4B1 INT_L_X48Y175/IMUX_L11 INT_L_X48Y175/IMUX_L19 INT_L_X48Y175/IMUX_L34 INT_L_X48Y175/SL1END1 INT_L_X48Y176/EL1END1 INT_L_X48Y176/SL1BEG1 INT_L_X48Y177/NE2END2 INT_L_X48Y177/NL1BEG1 INT_L_X48Y178/NL1END1 INT_L_X48Y178/NN2BEG1 INT_L_X48Y179/NN2A1 INT_L_X48Y180/IMUX_L19 INT_L_X48Y180/NN2END1 INT_L_X48Y180/WW4BEG1 INT_R_X35Y174/NR1BEG1 INT_R_X35Y174/SS6END1 INT_R_X35Y175/IMUX34 INT_R_X35Y175/NR1END1 INT_R_X35Y175/SS6E1 INT_R_X35Y176/SS6D1 INT_R_X35Y177/SS6C1 INT_R_X35Y178/SS6B1 INT_R_X35Y179/SS6A1 INT_R_X35Y180/IMUX19 INT_R_X35Y180/SS6BEG1 INT_R_X35Y180/WW2END1 INT_R_X37Y180/WR1END2 INT_R_X37Y180/WW2BEG1 INT_R_X39Y180/WW2A0 INT_R_X41Y180/WW4C1 INT_R_X43Y180/WW4A1 INT_R_X45Y180/WW4C1 INT_R_X47Y176/EL1BEG1 INT_R_X47Y176/LOGIC_OUTS20 INT_R_X47Y176/NE2BEG2 INT_R_X47Y177/NE2A2 INT_R_X47Y180/WW4A1 VBRK_X113Y188/VBRK_WW4C1 VBRK_X118Y184/VBRK_EL1BEG1 VBRK_X118Y185/VBRK_NE2A2 VBRK_X118Y188/VBRK_WW4A1 VBRK_X89Y188/VBRK_WW2END1 VBRK_X99Y188/VBRK_WW2A0 
pips: CLBLM_R_X47Y176/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_L_X48Y175/DSP_L.DSP_IMUX11_0->DSP_1_A1 DSP_L_X48Y175/DSP_L.DSP_IMUX19_0->DSP_0_A1 DSP_L_X48Y175/DSP_L.DSP_IMUX34_0->DSP_0_B1 DSP_L_X48Y180/DSP_L.DSP_IMUX19_0->DSP_0_A1 DSP_R_X35Y175/DSP_R.DSP_IMUX34_0->DSP_0_B1 DSP_R_X35Y180/DSP_R.DSP_IMUX19_0->DSP_0_A1 INT_L_X38Y180/INT_L.WW2END0->>WR1BEG2 INT_L_X40Y180/INT_L.WW4END1->>WW2BEG0 INT_L_X44Y180/INT_L.WW4END1->>WW4BEG1 INT_L_X48Y175/INT_L.SL1END1->>IMUX_L11 INT_L_X48Y175/INT_L.SL1END1->>IMUX_L19 INT_L_X48Y175/INT_L.SL1END1->>IMUX_L34 INT_L_X48Y176/INT_L.EL1END1->>SL1BEG1 INT_L_X48Y177/INT_L.NE2END2->>NL1BEG1 INT_L_X48Y178/INT_L.NL1END1->>NN2BEG1 INT_L_X48Y180/INT_L.NN2END1->>IMUX_L19 INT_L_X48Y180/INT_L.NN2END1->>WW4BEG1 INT_R_X35Y174/INT_R.SS6END1->>NR1BEG1 INT_R_X35Y175/INT_R.NR1END1->>IMUX34 INT_R_X35Y180/INT_R.WW2END1->>IMUX19 INT_R_X35Y180/INT_R.WW2END1->>SS6BEG1 INT_R_X37Y180/INT_R.WR1END2->>WW2BEG1 INT_R_X47Y176/INT_R.LOGIC_OUTS20->>EL1BEG1 INT_R_X47Y176/INT_R.LOGIC_OUTS20->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

d_next[1][1] - 
wires: BRAM_INT_INTERFACE_L_X38Y176/INT_INTERFACE_WW4C3 BRAM_INT_INTERFACE_L_X44Y176/INT_INTERFACE_WW4A3 BRAM_L_X38Y175/BRAM_WW4C3_1 BRAM_L_X44Y175/BRAM_WW4A3_1 CLBLL_L_X40Y176/CLBLL_WW4A3 CLBLL_L_X42Y176/CLBLL_WW4C3 CLBLL_R_X45Y176/CLBLL_WW4C3 CLBLM_L_X36Y175/CLBLM_SW2A2 CLBLM_L_X46Y176/CLBLM_WW4C3 CLBLM_R_X37Y176/CLBLM_WW4C3 CLBLM_R_X39Y176/CLBLM_WW4A3 CLBLM_R_X41Y176/CLBLM_WW4C3 CLBLM_R_X43Y176/CLBLM_WW4A3 CLBLM_R_X47Y169/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y169/CLBLM_L_AMUX CLBLM_R_X47Y170/CLBLM_NE2A2 CLBLM_R_X47Y174/CLBLM_ER1BEG3 CLBLM_R_X47Y174/CLBLM_SW2A2 CLBLM_R_X47Y176/CLBLM_WW4A3 CLBLM_R_X47Y177/CLBLM_IMUX5 CLBLM_R_X47Y177/CLBLM_L_A6 CLBLM_R_X47Y179/CLBLM_NE4C3 CLBLM_R_X47Y182/CLBLM_NW4A2 CLBLM_R_X47Y185/CLBLM_SE2A1 DSP_L_X48Y170/DSP_ER1BEG3_4 DSP_L_X48Y170/DSP_NE2A2_0 DSP_L_X48Y170/DSP_SW2A2_4 DSP_L_X48Y175/DSP_0_A0 DSP_L_X48Y175/DSP_0_B0 DSP_L_X48Y175/DSP_1_A0 DSP_L_X48Y175/DSP_IMUX15_0 DSP_L_X48Y175/DSP_IMUX22_0 DSP_L_X48Y175/DSP_IMUX23_0 DSP_L_X48Y175/DSP_NE4C3_4 DSP_L_X48Y175/DSP_WW4A3_1 DSP_L_X48Y180/DSP_0_A0 DSP_L_X48Y180/DSP_IMUX23_0 DSP_L_X48Y180/DSP_NW4A2_2 DSP_L_X48Y185/DSP_0_A1 DSP_L_X48Y185/DSP_1_A1 DSP_L_X48Y185/DSP_IMUX11_0 DSP_L_X48Y185/DSP_IMUX19_0 DSP_L_X48Y185/DSP_SE2A1_0 DSP_R_X35Y175/DSP_0_B0 DSP_R_X35Y175/DSP_IMUX22_0 DSP_R_X35Y175/DSP_SW2A2_0 DSP_R_X35Y180/DSP_0_A0 DSP_R_X35Y180/DSP_IMUX23_0 HCLK_L_X121Y182/HCLK_ER1END3 HCLK_L_X121Y182/HCLK_LVB5 HCLK_L_X121Y182/HCLK_NN6D2 HCLK_L_X121Y182/HCLK_NR1BEG3 HCLK_L_X121Y182/HCLK_SW2END2 HCLK_R_X116Y182/HCLK_NN6E2 HCLK_R_X116Y182/HCLK_NW2A3 INT_INTERFACE_L_X48Y170/INT_INTERFACE_NE2A2 INT_INTERFACE_L_X48Y174/INT_INTERFACE_ER1BEG3 INT_INTERFACE_L_X48Y174/INT_INTERFACE_SW2A2 INT_INTERFACE_L_X48Y175/INT_INTERFACE_IMUX15 INT_INTERFACE_L_X48Y175/INT_INTERFACE_IMUX22 INT_INTERFACE_L_X48Y175/INT_INTERFACE_IMUX23 INT_INTERFACE_L_X48Y176/INT_INTERFACE_WW4A3 INT_INTERFACE_L_X48Y179/INT_INTERFACE_NE4C3 INT_INTERFACE_L_X48Y180/INT_INTERFACE_IMUX23 INT_INTERFACE_L_X48Y182/INT_INTERFACE_NW4A2 INT_INTERFACE_L_X48Y185/INT_INTERFACE_IMUX11 INT_INTERFACE_L_X48Y185/INT_INTERFACE_IMUX19 INT_INTERFACE_L_X48Y185/INT_INTERFACE_SE2A1 INT_INTERFACE_R_X35Y175/INT_INTERFACE_IMUX22 INT_INTERFACE_R_X35Y175/INT_INTERFACE_SW2A2 INT_INTERFACE_R_X35Y180/INT_INTERFACE_IMUX23 INT_L_X36Y175/SW2A2 INT_L_X36Y176/SW2BEG2 INT_L_X36Y176/WW4END3 INT_L_X38Y176/WW4B3 INT_L_X40Y176/WW4BEG3 INT_L_X40Y176/WW4END3 INT_L_X42Y176/WW4B3 INT_L_X44Y176/WW4BEG3 INT_L_X44Y176/WW4END3 INT_L_X46Y175/NE6BEG3 INT_L_X46Y175/NW2END3 INT_L_X46Y176/WW4B3 INT_L_X46Y186/EL1BEG1 INT_L_X46Y186/NW6END2 INT_L_X48Y170/LVB_L0 INT_L_X48Y170/NE2END2 INT_L_X48Y170/NN6BEG2 INT_L_X48Y171/LVB_L1 INT_L_X48Y171/NN6A2 INT_L_X48Y172/LVB_L2 INT_L_X48Y172/NN6B2 INT_L_X48Y173/LVB_L3 INT_L_X48Y173/NN6C2 INT_L_X48Y174/ER1END3 INT_L_X48Y174/LVB_L4 INT_L_X48Y174/NN6D2 INT_L_X48Y174/NR1BEG3 INT_L_X48Y174/SW2A2 INT_L_X48Y175/ER1END_N3_3 INT_L_X48Y175/IMUX_L15 INT_L_X48Y175/IMUX_L22 INT_L_X48Y175/IMUX_L23 INT_L_X48Y175/LVB_L5 INT_L_X48Y175/NN6E2 INT_L_X48Y175/NR1END3 INT_L_X48Y175/SR1END2 INT_L_X48Y175/SR1END3 INT_L_X48Y175/SW2BEG2 INT_L_X48Y176/LVB_L6 INT_L_X48Y176/NN6END2 INT_L_X48Y176/SR1BEG2 INT_L_X48Y176/SR1BEG3 INT_L_X48Y176/SR1END_N3_3 INT_L_X48Y176/SS6END2 INT_L_X48Y176/WW4BEG3 INT_L_X48Y177/LVB_L7 INT_L_X48Y177/SS6E2 INT_L_X48Y178/LVB_L8 INT_L_X48Y178/SS6D2 INT_L_X48Y179/LVB_L9 INT_L_X48Y179/NE6END3 INT_L_X48Y179/NR1BEG3 INT_L_X48Y179/SS6C2 INT_L_X48Y180/IMUX_L23 INT_L_X48Y180/LVB_L10 INT_L_X48Y180/NR1END3 INT_L_X48Y180/SS6B2 INT_L_X48Y181/LVB_L11 INT_L_X48Y181/SS6A2 INT_L_X48Y182/LVB_L12 INT_L_X48Y182/NW6BEG2 INT_L_X48Y182/SS6BEG2 INT_L_X48Y185/IMUX_L11 INT_L_X48Y185/IMUX_L19 INT_L_X48Y185/SE2END1 INT_R_X35Y175/IMUX22 INT_R_X35Y175/LVB0 INT_R_X35Y175/SW2END2 INT_R_X35Y176/LVB1 INT_R_X35Y177/LVB2 INT_R_X35Y178/LVB3 INT_R_X35Y179/LVB4 INT_R_X35Y180/IMUX23 INT_R_X35Y180/LVB5 INT_R_X35Y180/SR1END3 INT_R_X35Y181/LVB6 INT_R_X35Y181/SR1BEG3 INT_R_X35Y181/SR1END_N3_3 INT_R_X35Y181/SS6END2 INT_R_X35Y182/LVB7 INT_R_X35Y182/SS6E2 INT_R_X35Y183/LVB8 INT_R_X35Y183/SS6D2 INT_R_X35Y184/LVB9 INT_R_X35Y184/SS6C2 INT_R_X35Y185/LVB10 INT_R_X35Y185/SS6B2 INT_R_X35Y186/LVB11 INT_R_X35Y186/SS6A2 INT_R_X35Y187/LVB12 INT_R_X35Y187/SS6BEG2 INT_R_X37Y176/WW4C3 INT_R_X39Y176/WW4A3 INT_R_X41Y176/WW4C3 INT_R_X43Y176/WW4A3 INT_R_X45Y176/WW4C3 INT_R_X47Y169/LOGIC_OUTS16 INT_R_X47Y169/NE2BEG2 INT_R_X47Y169/NN6BEG2 INT_R_X47Y170/NE2A2 INT_R_X47Y170/NN6A2 INT_R_X47Y171/NN6B2 INT_R_X47Y172/NN6C2 INT_R_X47Y173/NN6D2 INT_R_X47Y174/ER1BEG3 INT_R_X47Y174/NN6E2 INT_R_X47Y174/NW2BEG3 INT_R_X47Y174/SW2END2 INT_R_X47Y175/NE6A3 INT_R_X47Y175/NN2BEG2 INT_R_X47Y175/NN6END2 INT_R_X47Y175/NW2A3 INT_R_X47Y176/NE6B3 INT_R_X47Y176/NN2A2 INT_R_X47Y176/WW4A3 INT_R_X47Y177/IMUX5 INT_R_X47Y177/NE6C3 INT_R_X47Y177/NN2END2 INT_R_X47Y178/NE6D3 INT_R_X47Y179/NE6E3 INT_R_X47Y182/NW6A2 INT_R_X47Y183/NW6B2 INT_R_X47Y184/NW6C2 INT_R_X47Y185/NW6D2 INT_R_X47Y185/SE2A1 INT_R_X47Y186/EL1END1 INT_R_X47Y186/NW6E2 INT_R_X47Y186/SE2BEG1 VBRK_X113Y184/VBRK_WW4C3 VBRK_X118Y177/VBRK_NE2A2 VBRK_X118Y181/VBRK_ER1BEG3 VBRK_X118Y181/VBRK_SW2A2 VBRK_X118Y184/VBRK_WW4A3 VBRK_X118Y187/VBRK_NE4C3 VBRK_X118Y190/VBRK_NW4A2 VBRK_X118Y193/VBRK_SE2A1 VBRK_X89Y183/VBRK_SW2A2 VBRK_X99Y184/VBRK_WW4A3 
pips: CLBLM_R_X47Y169/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y177/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 DSP_L_X48Y175/DSP_L.DSP_IMUX15_0->DSP_1_A0 DSP_L_X48Y175/DSP_L.DSP_IMUX22_0->DSP_0_B0 DSP_L_X48Y175/DSP_L.DSP_IMUX23_0->DSP_0_A0 DSP_L_X48Y180/DSP_L.DSP_IMUX23_0->DSP_0_A0 DSP_L_X48Y185/DSP_L.DSP_IMUX11_0->DSP_1_A1 DSP_L_X48Y185/DSP_L.DSP_IMUX19_0->DSP_0_A1 DSP_R_X35Y175/DSP_R.DSP_IMUX22_0->DSP_0_B0 DSP_R_X35Y180/DSP_R.DSP_IMUX23_0->DSP_0_A0 INT_L_X36Y176/INT_L.WW4END3->>SW2BEG2 INT_L_X40Y176/INT_L.WW4END3->>WW4BEG3 INT_L_X44Y176/INT_L.WW4END3->>WW4BEG3 INT_L_X46Y175/INT_L.NW2END3->>NE6BEG3 INT_L_X46Y186/INT_L.NW6END2->>EL1BEG1 INT_L_X48Y170/INT_L.NE2END2->>LVB_L0 INT_L_X48Y170/INT_L.NE2END2->>NN6BEG2 INT_L_X48Y174/INT_L.ER1END3->>NR1BEG3 INT_L_X48Y175/INT_L.NR1END3->>IMUX_L15 INT_L_X48Y175/INT_L.SR1END2->>IMUX_L22 INT_L_X48Y175/INT_L.SR1END2->>SW2BEG2 INT_L_X48Y175/INT_L.SR1END3->>IMUX_L23 INT_L_X48Y176/INT_L.NN6END2->>SR1BEG2 INT_L_X48Y176/INT_L.SS6END2->>SR1BEG3 INT_L_X48Y176/INT_L.SS6END2->>WW4BEG3 INT_L_X48Y179/INT_L.NE6END3->>NR1BEG3 INT_L_X48Y180/INT_L.NR1END3->>IMUX_L23 INT_L_X48Y182/INT_L.LVB_L12->>NW6BEG2 INT_L_X48Y182/INT_L.LVB_L12->>SS6BEG2 INT_L_X48Y185/INT_L.SE2END1->>IMUX_L11 INT_L_X48Y185/INT_L.SE2END1->>IMUX_L19 INT_R_X35Y175/INT_R.SW2END2->>IMUX22 INT_R_X35Y175/INT_R.SW2END2->>LVB0 INT_R_X35Y180/INT_R.SR1END3->>IMUX23 INT_R_X35Y181/INT_R.SS6END2->>SR1BEG3 INT_R_X35Y187/INT_R.LVB12->>SS6BEG2 INT_R_X47Y169/INT_R.LOGIC_OUTS16->>NE2BEG2 INT_R_X47Y169/INT_R.LOGIC_OUTS16->>NN6BEG2 INT_R_X47Y174/INT_R.SW2END2->>ER1BEG3 INT_R_X47Y174/INT_R.SW2END2->>NW2BEG3 INT_R_X47Y175/INT_R.NN6END2->>NN2BEG2 INT_R_X47Y177/INT_R.NN2END2->>IMUX5 INT_R_X47Y186/INT_R.EL1END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

n_next[1][31] - 
wires: CLBLM_L_X34Y176/CLBLM_LOGIC_OUTS18 CLBLM_L_X34Y176/CLBLM_L_CMUX DSP_R_X35Y180/DSP_0_B14 DSP_R_X35Y180/DSP_1_A14 DSP_R_X35Y180/DSP_IMUX42_3 DSP_R_X35Y180/DSP_IMUX44_3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_IMUX42 INT_INTERFACE_R_X35Y183/INT_INTERFACE_IMUX44 INT_L_X34Y176/LOGIC_OUTS_L18 INT_L_X34Y176/NN6BEG0 INT_L_X34Y177/NN6A0 INT_L_X34Y178/NN6B0 INT_L_X34Y179/NN6C0 INT_L_X34Y180/NN6D0 INT_L_X34Y181/NN6E0 INT_L_X34Y181/NN6END_S1_0 INT_L_X34Y182/NE2BEG0 INT_L_X34Y182/NN6END0 INT_L_X34Y183/NE2A0 INT_R_X35Y182/NE2END_S3_0 INT_R_X35Y183/BYP_ALT0 INT_R_X35Y183/BYP_BOUNCE0 INT_R_X35Y183/IMUX42 INT_R_X35Y183/IMUX44 INT_R_X35Y183/NE2END0 
pips: CLBLM_L_X34Y176/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_R_X35Y180/DSP_R.DSP_IMUX42_3->DSP_0_B14 DSP_R_X35Y180/DSP_R.DSP_IMUX44_3->DSP_1_A14 INT_L_X34Y176/INT_L.LOGIC_OUTS_L18->>NN6BEG0 INT_L_X34Y182/INT_L.NN6END0->>NE2BEG0 INT_R_X35Y183/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X35Y183/INT_R.BYP_BOUNCE0->>IMUX42 INT_R_X35Y183/INT_R.BYP_BOUNCE0->>IMUX44 INT_R_X35Y183/INT_R.NE2END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[1][30] - 
wires: CLBLM_L_X34Y176/CLBLM_LOGIC_OUTS17 CLBLM_L_X34Y176/CLBLM_L_BMUX DSP_R_X35Y180/DSP_0_B13 DSP_R_X35Y180/DSP_1_A13 DSP_R_X35Y180/DSP_IMUX3_3 DSP_R_X35Y180/DSP_IMUX5_3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_IMUX3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_IMUX5 INT_L_X34Y176/LOGIC_OUTS_L17 INT_L_X34Y176/NN6BEG3 INT_L_X34Y177/NN6A3 INT_L_X34Y178/NN6B3 INT_L_X34Y179/NN6C3 INT_L_X34Y180/NN6D3 INT_L_X34Y181/NN6E3 INT_L_X34Y182/NL1BEG2 INT_L_X34Y182/NN6END3 INT_L_X34Y183/EL1BEG1 INT_L_X34Y183/NL1END2 INT_R_X35Y183/BYP_ALT1 INT_R_X35Y183/BYP_BOUNCE1 INT_R_X35Y183/EL1END1 INT_R_X35Y183/IMUX3 INT_R_X35Y183/IMUX5 
pips: CLBLM_L_X34Y176/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 DSP_R_X35Y180/DSP_R.DSP_IMUX3_3->DSP_0_B13 DSP_R_X35Y180/DSP_R.DSP_IMUX5_3->DSP_1_A13 INT_L_X34Y176/INT_L.LOGIC_OUTS_L17->>NN6BEG3 INT_L_X34Y182/INT_L.NN6END3->>NL1BEG2 INT_L_X34Y183/INT_L.NL1END2->>EL1BEG1 INT_R_X35Y183/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X35Y183/INT_R.BYP_BOUNCE1->>IMUX5 INT_R_X35Y183/INT_R.EL1END1->>BYP_ALT1 INT_R_X35Y183/INT_R.EL1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[1][29] - 
wires: CLBLM_L_X34Y176/CLBLM_LOGIC_OUTS16 CLBLM_L_X34Y176/CLBLM_L_AMUX DSP_R_X35Y180/DSP_0_B12 DSP_R_X35Y180/DSP_1_A12 DSP_R_X35Y180/DSP_IMUX43_3 DSP_R_X35Y180/DSP_IMUX45_3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_IMUX43 INT_INTERFACE_R_X35Y183/INT_INTERFACE_IMUX45 INT_L_X34Y176/LOGIC_OUTS_L16 INT_L_X34Y176/NN6BEG2 INT_L_X34Y177/NN6A2 INT_L_X34Y178/NN6B2 INT_L_X34Y179/NN6C2 INT_L_X34Y180/NN6D2 INT_L_X34Y181/NN6E2 INT_L_X34Y182/NE2BEG2 INT_L_X34Y182/NN6END2 INT_L_X34Y183/NE2A2 INT_R_X35Y183/IMUX43 INT_R_X35Y183/IMUX45 INT_R_X35Y183/NE2END2 INT_R_X35Y183/NN2BEG2 INT_R_X35Y183/SL1END2 INT_R_X35Y184/NN2A2 INT_R_X35Y184/SL1BEG2 INT_R_X35Y184/SR1END2 INT_R_X35Y185/NN2END2 INT_R_X35Y185/SR1BEG2 
pips: CLBLM_L_X34Y176/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_R_X35Y180/DSP_R.DSP_IMUX43_3->DSP_0_B12 DSP_R_X35Y180/DSP_R.DSP_IMUX45_3->DSP_1_A12 INT_L_X34Y176/INT_L.LOGIC_OUTS_L16->>NN6BEG2 INT_L_X34Y182/INT_L.NN6END2->>NE2BEG2 INT_R_X35Y183/INT_R.NE2END2->>IMUX43 INT_R_X35Y183/INT_R.NE2END2->>NN2BEG2 INT_R_X35Y183/INT_R.SL1END2->>IMUX45 INT_R_X35Y184/INT_R.SR1END2->>SL1BEG2 INT_R_X35Y185/INT_R.NN2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[1][28] - 
wires: CLBLM_L_X34Y175/CLBLM_LOGIC_OUTS19 CLBLM_L_X34Y175/CLBLM_L_DMUX DSP_R_X35Y180/DSP_0_B11 DSP_R_X35Y180/DSP_1_A11 DSP_R_X35Y180/DSP_IMUX16_2 DSP_R_X35Y180/DSP_IMUX9_2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_IMUX16 INT_INTERFACE_R_X35Y182/INT_INTERFACE_IMUX9 INT_L_X34Y175/LOGIC_OUTS_L19 INT_L_X34Y175/NN6BEG1 INT_L_X34Y176/NN6A1 INT_L_X34Y177/NN6B1 INT_L_X34Y178/NN6C1 INT_L_X34Y179/NN6D1 INT_L_X34Y180/NN6E1 INT_L_X34Y181/EL1BEG0 INT_L_X34Y181/NN6END1 INT_R_X35Y180/EL1END_S3_0 INT_R_X35Y181/EL1END0 INT_R_X35Y181/NR1BEG0 INT_R_X35Y182/IMUX16 INT_R_X35Y182/IMUX9 INT_R_X35Y182/NR1END0 
pips: CLBLM_L_X34Y175/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 DSP_R_X35Y180/DSP_R.DSP_IMUX16_2->DSP_0_B11 DSP_R_X35Y180/DSP_R.DSP_IMUX9_2->DSP_1_A11 INT_L_X34Y175/INT_L.LOGIC_OUTS_L19->>NN6BEG1 INT_L_X34Y181/INT_L.NN6END1->>EL1BEG0 INT_R_X35Y181/INT_R.EL1END0->>NR1BEG0 INT_R_X35Y182/INT_R.NR1END0->>IMUX16 INT_R_X35Y182/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[1][27] - 
wires: CLBLM_L_X34Y175/CLBLM_LOGIC_OUTS18 CLBLM_L_X34Y175/CLBLM_L_CMUX DSP_R_X35Y180/DSP_0_B10 DSP_R_X35Y180/DSP_1_A10 DSP_R_X35Y180/DSP_IMUX13_2 DSP_R_X35Y180/DSP_IMUX36_2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_IMUX13 INT_INTERFACE_R_X35Y182/INT_INTERFACE_IMUX36 INT_L_X34Y175/LOGIC_OUTS_L18 INT_L_X34Y175/NN6BEG0 INT_L_X34Y176/NN6A0 INT_L_X34Y177/NN6B0 INT_L_X34Y178/NN6C0 INT_L_X34Y179/NN6D0 INT_L_X34Y180/NN6E0 INT_L_X34Y180/NN6END_S1_0 INT_L_X34Y181/NE2BEG0 INT_L_X34Y181/NN6END0 INT_L_X34Y182/NE2A0 INT_R_X35Y181/NE2END_S3_0 INT_R_X35Y182/BYP_ALT0 INT_R_X35Y182/BYP_BOUNCE0 INT_R_X35Y182/IMUX13 INT_R_X35Y182/IMUX36 INT_R_X35Y182/NE2END0 INT_R_X35Y182/NL1BEG_N3 
pips: CLBLM_L_X34Y175/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_R_X35Y180/DSP_R.DSP_IMUX13_2->DSP_1_A10 DSP_R_X35Y180/DSP_R.DSP_IMUX36_2->DSP_0_B10 INT_L_X34Y175/INT_L.LOGIC_OUTS_L18->>NN6BEG0 INT_L_X34Y181/INT_L.NN6END0->>NE2BEG0 INT_R_X35Y182/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X35Y182/INT_R.BYP_BOUNCE0->>IMUX36 INT_R_X35Y182/INT_R.NE2END0->>BYP_ALT0 INT_R_X35Y182/INT_R.NE2END0->>NL1BEG_N3 INT_R_X35Y182/INT_R.NL1BEG_N3->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[1][26] - 
wires: CLBLM_L_X34Y175/CLBLM_LOGIC_OUTS17 CLBLM_L_X34Y175/CLBLM_L_BMUX DSP_R_X35Y180/DSP_0_B9 DSP_R_X35Y180/DSP_1_A9 DSP_R_X35Y180/DSP_IMUX11_2 DSP_R_X35Y180/DSP_IMUX18_2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_IMUX11 INT_INTERFACE_R_X35Y182/INT_INTERFACE_IMUX18 INT_L_X34Y175/LOGIC_OUTS_L17 INT_L_X34Y175/NN6BEG3 INT_L_X34Y176/NN6A3 INT_L_X34Y177/NN6B3 INT_L_X34Y178/NN6C3 INT_L_X34Y179/NN6D3 INT_L_X34Y180/NN6E3 INT_L_X34Y181/NL1BEG2 INT_L_X34Y181/NN6END3 INT_L_X34Y182/EL1BEG1 INT_L_X34Y182/NL1END2 INT_R_X35Y182/EL1END1 INT_R_X35Y182/IMUX11 INT_R_X35Y182/IMUX18 
pips: CLBLM_L_X34Y175/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 DSP_R_X35Y180/DSP_R.DSP_IMUX11_2->DSP_1_A9 DSP_R_X35Y180/DSP_R.DSP_IMUX18_2->DSP_0_B9 INT_L_X34Y175/INT_L.LOGIC_OUTS_L17->>NN6BEG3 INT_L_X34Y181/INT_L.NN6END3->>NL1BEG2 INT_L_X34Y182/INT_L.NL1END2->>EL1BEG1 INT_R_X35Y182/INT_R.EL1END1->>IMUX11 INT_R_X35Y182/INT_R.EL1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[1][25] - 
wires: CLBLM_L_X34Y175/CLBLM_LOGIC_OUTS16 CLBLM_L_X34Y175/CLBLM_L_AMUX DSP_R_X35Y180/DSP_0_B8 DSP_R_X35Y180/DSP_1_A8 DSP_R_X35Y180/DSP_IMUX15_2 DSP_R_X35Y180/DSP_IMUX22_2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_IMUX15 INT_INTERFACE_R_X35Y182/INT_INTERFACE_IMUX22 INT_L_X34Y175/LOGIC_OUTS_L16 INT_L_X34Y175/NN6BEG2 INT_L_X34Y176/NN6A2 INT_L_X34Y177/NN6B2 INT_L_X34Y178/NN6C2 INT_L_X34Y179/NN6D2 INT_L_X34Y180/NN6E2 INT_L_X34Y181/NE2BEG2 INT_L_X34Y181/NN6END2 INT_L_X34Y182/NE2A2 INT_R_X35Y182/BYP_ALT2 INT_R_X35Y182/BYP_ALT5 INT_R_X35Y182/BYP_BOUNCE2 INT_R_X35Y182/BYP_BOUNCE5 INT_R_X35Y182/IMUX15 INT_R_X35Y182/IMUX22 INT_R_X35Y182/NE2END2 INT_R_X35Y183/BYP_BOUNCE_N3_2 
pips: CLBLM_L_X34Y175/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_R_X35Y180/DSP_R.DSP_IMUX15_2->DSP_1_A8 DSP_R_X35Y180/DSP_R.DSP_IMUX22_2->DSP_0_B8 INT_L_X34Y175/INT_L.LOGIC_OUTS_L16->>NN6BEG2 INT_L_X34Y181/INT_L.NN6END2->>NE2BEG2 INT_R_X35Y182/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X35Y182/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X35Y182/INT_R.BYP_BOUNCE2->>IMUX22 INT_R_X35Y182/INT_R.BYP_BOUNCE5->>IMUX15 INT_R_X35Y182/INT_R.NE2END2->>BYP_ALT2 INT_R_X35Y182/INT_R.NE2END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[1][24] - 
wires: CLBLM_L_X34Y174/CLBLM_LOGIC_OUTS19 CLBLM_L_X34Y174/CLBLM_L_DMUX DSP_R_X35Y180/DSP_0_B7 DSP_R_X35Y180/DSP_1_A7 DSP_R_X35Y180/DSP_IMUX16_1 DSP_R_X35Y180/DSP_IMUX9_1 HCLK_L_X85Y182/HCLK_NN6BEG1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_IMUX16 INT_INTERFACE_R_X35Y181/INT_INTERFACE_IMUX9 INT_L_X34Y174/LOGIC_OUTS_L19 INT_L_X34Y174/NN6BEG1 INT_L_X34Y175/NN6A1 INT_L_X34Y176/NN6B1 INT_L_X34Y177/NN6C1 INT_L_X34Y178/NN6D1 INT_L_X34Y179/NN6E1 INT_L_X34Y180/EL1BEG0 INT_L_X34Y180/NN6END1 INT_R_X35Y179/EL1END_S3_0 INT_R_X35Y180/EL1END0 INT_R_X35Y180/NR1BEG0 INT_R_X35Y181/IMUX16 INT_R_X35Y181/IMUX9 INT_R_X35Y181/NR1END0 
pips: CLBLM_L_X34Y174/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 DSP_R_X35Y180/DSP_R.DSP_IMUX16_1->DSP_0_B7 DSP_R_X35Y180/DSP_R.DSP_IMUX9_1->DSP_1_A7 INT_L_X34Y174/INT_L.LOGIC_OUTS_L19->>NN6BEG1 INT_L_X34Y180/INT_L.NN6END1->>EL1BEG0 INT_R_X35Y180/INT_R.EL1END0->>NR1BEG0 INT_R_X35Y181/INT_R.NR1END0->>IMUX16 INT_R_X35Y181/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[1][23] - 
wires: CLBLM_L_X34Y174/CLBLM_LOGIC_OUTS18 CLBLM_L_X34Y174/CLBLM_L_CMUX DSP_R_X35Y180/DSP_0_B6 DSP_R_X35Y180/DSP_1_A6 DSP_R_X35Y180/DSP_IMUX13_1 DSP_R_X35Y180/DSP_IMUX36_1 HCLK_L_X85Y182/HCLK_NN6BEG0 INT_INTERFACE_R_X35Y181/INT_INTERFACE_IMUX13 INT_INTERFACE_R_X35Y181/INT_INTERFACE_IMUX36 INT_L_X34Y174/LOGIC_OUTS_L18 INT_L_X34Y174/NN6BEG0 INT_L_X34Y175/NN6A0 INT_L_X34Y176/NN6B0 INT_L_X34Y177/NN6C0 INT_L_X34Y178/NN6D0 INT_L_X34Y179/NN6E0 INT_L_X34Y179/NN6END_S1_0 INT_L_X34Y180/NE2BEG0 INT_L_X34Y180/NN6END0 INT_L_X34Y181/NE2A0 INT_R_X35Y180/NE2END_S3_0 INT_R_X35Y181/BYP_ALT0 INT_R_X35Y181/BYP_BOUNCE0 INT_R_X35Y181/IMUX13 INT_R_X35Y181/IMUX36 INT_R_X35Y181/NE2END0 INT_R_X35Y181/NL1BEG_N3 
pips: CLBLM_L_X34Y174/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_R_X35Y180/DSP_R.DSP_IMUX13_1->DSP_1_A6 DSP_R_X35Y180/DSP_R.DSP_IMUX36_1->DSP_0_B6 INT_L_X34Y174/INT_L.LOGIC_OUTS_L18->>NN6BEG0 INT_L_X34Y180/INT_L.NN6END0->>NE2BEG0 INT_R_X35Y181/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X35Y181/INT_R.BYP_BOUNCE0->>IMUX36 INT_R_X35Y181/INT_R.NE2END0->>BYP_ALT0 INT_R_X35Y181/INT_R.NE2END0->>NL1BEG_N3 INT_R_X35Y181/INT_R.NL1BEG_N3->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[1][22] - 
wires: CLBLM_L_X34Y174/CLBLM_LOGIC_OUTS17 CLBLM_L_X34Y174/CLBLM_L_BMUX DSP_R_X35Y180/DSP_0_B5 DSP_R_X35Y180/DSP_1_A5 DSP_R_X35Y180/DSP_IMUX11_1 DSP_R_X35Y180/DSP_IMUX18_1 HCLK_L_X85Y182/HCLK_NN6BEG3 INT_INTERFACE_R_X35Y181/INT_INTERFACE_IMUX11 INT_INTERFACE_R_X35Y181/INT_INTERFACE_IMUX18 INT_L_X34Y174/LOGIC_OUTS_L17 INT_L_X34Y174/NN6BEG3 INT_L_X34Y175/NN6A3 INT_L_X34Y176/NN6B3 INT_L_X34Y177/NN6C3 INT_L_X34Y178/NN6D3 INT_L_X34Y179/NN6E3 INT_L_X34Y180/NL1BEG2 INT_L_X34Y180/NN6END3 INT_L_X34Y181/EL1BEG1 INT_L_X34Y181/NL1END2 INT_R_X35Y181/EL1END1 INT_R_X35Y181/IMUX11 INT_R_X35Y181/IMUX18 
pips: CLBLM_L_X34Y174/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 DSP_R_X35Y180/DSP_R.DSP_IMUX11_1->DSP_1_A5 DSP_R_X35Y180/DSP_R.DSP_IMUX18_1->DSP_0_B5 INT_L_X34Y174/INT_L.LOGIC_OUTS_L17->>NN6BEG3 INT_L_X34Y180/INT_L.NN6END3->>NL1BEG2 INT_L_X34Y181/INT_L.NL1END2->>EL1BEG1 INT_R_X35Y181/INT_R.EL1END1->>IMUX11 INT_R_X35Y181/INT_R.EL1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[1][21] - 
wires: CLBLM_L_X34Y174/CLBLM_LOGIC_OUTS16 CLBLM_L_X34Y174/CLBLM_L_AMUX DSP_R_X35Y180/DSP_0_B4 DSP_R_X35Y180/DSP_1_A4 DSP_R_X35Y180/DSP_IMUX15_1 DSP_R_X35Y180/DSP_IMUX38_1 HCLK_L_X85Y182/HCLK_NN6BEG2 INT_INTERFACE_R_X35Y181/INT_INTERFACE_IMUX15 INT_INTERFACE_R_X35Y181/INT_INTERFACE_IMUX38 INT_L_X34Y174/LOGIC_OUTS_L16 INT_L_X34Y174/NN6BEG2 INT_L_X34Y175/NN6A2 INT_L_X34Y176/NN6B2 INT_L_X34Y177/NN6C2 INT_L_X34Y178/NN6D2 INT_L_X34Y179/NN6E2 INT_L_X34Y180/NE2BEG2 INT_L_X34Y180/NN6END2 INT_L_X34Y181/NE2A2 INT_R_X35Y181/BYP_ALT2 INT_R_X35Y181/BYP_ALT5 INT_R_X35Y181/BYP_BOUNCE2 INT_R_X35Y181/BYP_BOUNCE5 INT_R_X35Y181/IMUX15 INT_R_X35Y181/IMUX38 INT_R_X35Y181/NE2END2 INT_R_X35Y182/BYP_BOUNCE_N3_2 
pips: CLBLM_L_X34Y174/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_R_X35Y180/DSP_R.DSP_IMUX15_1->DSP_1_A4 DSP_R_X35Y180/DSP_R.DSP_IMUX38_1->DSP_0_B4 INT_L_X34Y174/INT_L.LOGIC_OUTS_L16->>NN6BEG2 INT_L_X34Y180/INT_L.NN6END2->>NE2BEG2 INT_R_X35Y181/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X35Y181/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X35Y181/INT_R.BYP_BOUNCE2->>IMUX38 INT_R_X35Y181/INT_R.BYP_BOUNCE5->>IMUX15 INT_R_X35Y181/INT_R.NE2END2->>BYP_ALT2 INT_R_X35Y181/INT_R.NE2END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[1][20] - 
wires: CLBLM_L_X34Y173/CLBLM_LOGIC_OUTS19 CLBLM_L_X34Y173/CLBLM_L_DMUX CLBLM_L_X36Y173/CLBLM_EE2A1 CLBLM_L_X36Y180/CLBLM_NW2A1 DSP_R_X35Y170/DSP_EE2A1_3 DSP_R_X35Y180/DSP_0_B3 DSP_R_X35Y180/DSP_1_A3 DSP_R_X35Y180/DSP_IMUX40_0 DSP_R_X35Y180/DSP_IMUX9_0 DSP_R_X35Y180/DSP_NW2A1_0 HCLK_L_X91Y182/HCLK_NN6A1 INT_INTERFACE_R_X35Y173/INT_INTERFACE_EE2A1 INT_INTERFACE_R_X35Y180/INT_INTERFACE_IMUX40 INT_INTERFACE_R_X35Y180/INT_INTERFACE_IMUX9 INT_INTERFACE_R_X35Y180/INT_INTERFACE_NW2A1 INT_L_X34Y173/EE2BEG1 INT_L_X34Y173/LOGIC_OUTS_L19 INT_L_X36Y173/EE2END1 INT_L_X36Y173/NN6BEG1 INT_L_X36Y174/NN6A1 INT_L_X36Y175/NN6B1 INT_L_X36Y176/NN6C1 INT_L_X36Y177/NN6D1 INT_L_X36Y178/NN6E1 INT_L_X36Y179/NN6END1 INT_L_X36Y179/NW2BEG1 INT_L_X36Y180/NW2A1 INT_R_X35Y173/EE2A1 INT_R_X35Y179/FAN_BOUNCE_S3_2 INT_R_X35Y180/FAN_ALT2 INT_R_X35Y180/FAN_BOUNCE2 INT_R_X35Y180/IMUX40 INT_R_X35Y180/IMUX9 INT_R_X35Y180/NW2END1 VBRK_X89Y180/VBRK_EE2A1 VBRK_X89Y188/VBRK_NW2A1 
pips: CLBLM_L_X34Y173/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 DSP_R_X35Y180/DSP_R.DSP_IMUX40_0->DSP_0_B3 DSP_R_X35Y180/DSP_R.DSP_IMUX9_0->DSP_1_A3 INT_L_X34Y173/INT_L.LOGIC_OUTS_L19->>EE2BEG1 INT_L_X36Y173/INT_L.EE2END1->>NN6BEG1 INT_L_X36Y179/INT_L.NN6END1->>NW2BEG1 INT_R_X35Y180/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X35Y180/INT_R.FAN_BOUNCE2->>IMUX40 INT_R_X35Y180/INT_R.NW2END1->>FAN_ALT2 INT_R_X35Y180/INT_R.NW2END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[1][19] - 
wires: CLBLM_L_X34Y173/CLBLM_LOGIC_OUTS18 CLBLM_L_X34Y173/CLBLM_L_CMUX DSP_R_X35Y180/DSP_0_B2 DSP_R_X35Y180/DSP_1_A2 DSP_R_X35Y180/DSP_IMUX13_0 DSP_R_X35Y180/DSP_IMUX36_0 HCLK_L_X85Y182/HCLK_NN6A0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_IMUX13 INT_INTERFACE_R_X35Y180/INT_INTERFACE_IMUX36 INT_L_X34Y173/LOGIC_OUTS_L18 INT_L_X34Y173/NN6BEG0 INT_L_X34Y174/NN6A0 INT_L_X34Y175/NN6B0 INT_L_X34Y176/NN6C0 INT_L_X34Y177/NN6D0 INT_L_X34Y178/NN6E0 INT_L_X34Y178/NN6END_S1_0 INT_L_X34Y179/NE2BEG0 INT_L_X34Y179/NN6END0 INT_L_X34Y180/NE2A0 INT_R_X35Y179/NE2END_S3_0 INT_R_X35Y180/BYP_ALT0 INT_R_X35Y180/BYP_BOUNCE0 INT_R_X35Y180/IMUX13 INT_R_X35Y180/IMUX36 INT_R_X35Y180/NE2END0 INT_R_X35Y180/NL1BEG_N3 
pips: CLBLM_L_X34Y173/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_R_X35Y180/DSP_R.DSP_IMUX13_0->DSP_1_A2 DSP_R_X35Y180/DSP_R.DSP_IMUX36_0->DSP_0_B2 INT_L_X34Y173/INT_L.LOGIC_OUTS_L18->>NN6BEG0 INT_L_X34Y179/INT_L.NN6END0->>NE2BEG0 INT_R_X35Y180/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X35Y180/INT_R.BYP_BOUNCE0->>IMUX36 INT_R_X35Y180/INT_R.NE2END0->>BYP_ALT0 INT_R_X35Y180/INT_R.NE2END0->>NL1BEG_N3 INT_R_X35Y180/INT_R.NL1BEG_N3->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[1][18] - 
wires: CLBLM_L_X34Y173/CLBLM_LOGIC_OUTS17 CLBLM_L_X34Y173/CLBLM_L_BMUX DSP_R_X35Y180/DSP_0_B1 DSP_R_X35Y180/DSP_1_A1 DSP_R_X35Y180/DSP_IMUX11_0 DSP_R_X35Y180/DSP_IMUX34_0 HCLK_L_X85Y182/HCLK_NN6A3 INT_INTERFACE_R_X35Y180/INT_INTERFACE_IMUX11 INT_INTERFACE_R_X35Y180/INT_INTERFACE_IMUX34 INT_L_X34Y173/LOGIC_OUTS_L17 INT_L_X34Y173/NN6BEG3 INT_L_X34Y174/NN6A3 INT_L_X34Y175/NN6B3 INT_L_X34Y176/NN6C3 INT_L_X34Y177/NN6D3 INT_L_X34Y178/NN6E3 INT_L_X34Y179/NL1BEG2 INT_L_X34Y179/NN6END3 INT_L_X34Y180/EL1BEG1 INT_L_X34Y180/NL1END2 INT_R_X35Y180/EL1END1 INT_R_X35Y180/IMUX11 INT_R_X35Y180/IMUX34 
pips: CLBLM_L_X34Y173/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 DSP_R_X35Y180/DSP_R.DSP_IMUX11_0->DSP_1_A1 DSP_R_X35Y180/DSP_R.DSP_IMUX34_0->DSP_0_B1 INT_L_X34Y173/INT_L.LOGIC_OUTS_L17->>NN6BEG3 INT_L_X34Y179/INT_L.NN6END3->>NL1BEG2 INT_L_X34Y180/INT_L.NL1END2->>EL1BEG1 INT_R_X35Y180/INT_R.EL1END1->>IMUX11 INT_R_X35Y180/INT_R.EL1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[1][17] - 
wires: CLBLM_L_X34Y173/CLBLM_LOGIC_OUTS16 CLBLM_L_X34Y173/CLBLM_L_AMUX DSP_R_X35Y180/DSP_0_B0 DSP_R_X35Y180/DSP_1_A0 DSP_R_X35Y180/DSP_IMUX15_0 DSP_R_X35Y180/DSP_IMUX22_0 HCLK_L_X85Y182/HCLK_NN6A2 INT_INTERFACE_R_X35Y180/INT_INTERFACE_IMUX15 INT_INTERFACE_R_X35Y180/INT_INTERFACE_IMUX22 INT_L_X34Y173/LOGIC_OUTS_L16 INT_L_X34Y173/NN6BEG2 INT_L_X34Y174/NN6A2 INT_L_X34Y175/NN6B2 INT_L_X34Y176/NN6C2 INT_L_X34Y177/NN6D2 INT_L_X34Y178/NN6E2 INT_L_X34Y179/NE2BEG2 INT_L_X34Y179/NN6END2 INT_L_X34Y180/NE2A2 INT_R_X35Y180/BYP_ALT2 INT_R_X35Y180/BYP_ALT5 INT_R_X35Y180/BYP_BOUNCE2 INT_R_X35Y180/BYP_BOUNCE5 INT_R_X35Y180/IMUX15 INT_R_X35Y180/IMUX22 INT_R_X35Y180/NE2END2 INT_R_X35Y181/BYP_BOUNCE_N3_2 
pips: CLBLM_L_X34Y173/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_R_X35Y180/DSP_R.DSP_IMUX15_0->DSP_1_A0 DSP_R_X35Y180/DSP_R.DSP_IMUX22_0->DSP_0_B0 INT_L_X34Y173/INT_L.LOGIC_OUTS_L16->>NN6BEG2 INT_L_X34Y179/INT_L.NN6END2->>NE2BEG2 INT_R_X35Y180/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X35Y180/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X35Y180/INT_R.BYP_BOUNCE2->>IMUX22 INT_R_X35Y180/INT_R.BYP_BOUNCE5->>IMUX15 INT_R_X35Y180/INT_R.NE2END2->>BYP_ALT2 INT_R_X35Y180/INT_R.NE2END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__0_n_77 - 
wires: CLBLM_L_X36Y182/CLBLM_NE4BEG3 CLBLM_L_X36Y186/CLBLM_IMUX31 CLBLM_L_X36Y186/CLBLM_M_C5 DSP_R_X35Y180/DSP_1_P28 DSP_R_X35Y180/DSP_LOGIC_OUTS_B7_2 DSP_R_X35Y180/DSP_NE4BEG3_2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y182/INT_INTERFACE_LOGIC_OUTS_B7 INT_INTERFACE_R_X35Y182/INT_INTERFACE_NE4BEG3 INT_L_X36Y182/NE6A3 INT_L_X36Y183/NE6B3 INT_L_X36Y184/NE6C3 INT_L_X36Y185/NE6D3 INT_L_X36Y186/IMUX_L31 INT_L_X36Y186/NE6E3 INT_L_X36Y186/WR1END_S1_0 INT_L_X36Y187/WR1END0 INT_R_X35Y182/LOGIC_OUTS7 INT_R_X35Y182/NE6BEG3 INT_R_X37Y186/NE6END3 INT_R_X37Y186/WR1BEG_S0 INT_R_X37Y187/WR1BEG0 VBRK_X89Y190/VBRK_NE4BEG3 
pips: CLBLM_L_X36Y186/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 DSP_R_X35Y180/DSP_R.DSP_1_P28->DSP_LOGIC_OUTS_B7_2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X36Y186/INT_L.WR1END_S1_0->>IMUX_L31 INT_R_X35Y182/INT_R.LOGIC_OUTS7->>NE6BEG3 INT_R_X37Y186/INT_R.NE6END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_78 - 
wires: CLBLM_L_X36Y186/CLBLM_EL1BEG3 CLBLM_L_X36Y186/CLBLM_IMUX15 CLBLM_L_X36Y186/CLBLM_M_B1 DSP_R_X35Y180/DSP_1_P27 DSP_R_X35Y180/DSP_LOGIC_OUTS_B0_1 DSP_R_X35Y185/DSP_EL1BEG3_1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS0 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS_B0 INT_INTERFACE_R_X35Y186/INT_INTERFACE_EL1BEG3 INT_L_X36Y186/EL1END3 INT_L_X36Y186/IMUX_L15 INT_R_X35Y181/LOGIC_OUTS0 INT_R_X35Y181/NN6BEG0 INT_R_X35Y182/NN6A0 INT_R_X35Y183/NN6B0 INT_R_X35Y184/NN6C0 INT_R_X35Y185/NN6D0 INT_R_X35Y186/EL1BEG3 INT_R_X35Y186/NN6E0 INT_R_X35Y186/NN6END_S1_0 INT_R_X35Y187/EL1BEG_N3 INT_R_X35Y187/NN6END0 VBRK_X89Y194/VBRK_EL1BEG3 
pips: CLBLM_L_X36Y186/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 DSP_R_X35Y180/DSP_R.DSP_1_P27->DSP_LOGIC_OUTS_B0_1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B0->>INT_INTERFACE_LOGIC_OUTS0 INT_L_X36Y186/INT_L.EL1END3->>IMUX_L15 INT_R_X35Y181/INT_R.LOGIC_OUTS0->>NN6BEG0 INT_R_X35Y187/INT_R.NN6END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_79 - 
wires: CLBLM_L_X36Y186/CLBLM_IMUX2 CLBLM_L_X36Y186/CLBLM_M_A2 CLBLM_L_X36Y187/CLBLM_EL1BEG1 DSP_R_X35Y180/DSP_1_P26 DSP_R_X35Y180/DSP_LOGIC_OUTS_B2_1 DSP_R_X35Y185/DSP_EL1BEG1_2 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS2 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS_B2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_EL1BEG1 INT_L_X36Y186/IMUX_L2 INT_L_X36Y186/SL1END1 INT_L_X36Y187/EL1END1 INT_L_X36Y187/SL1BEG1 INT_R_X35Y181/LOGIC_OUTS2 INT_R_X35Y181/NN6BEG2 INT_R_X35Y182/NN6A2 INT_R_X35Y183/NN6B2 INT_R_X35Y184/NN6C2 INT_R_X35Y185/NN6D2 INT_R_X35Y186/NN6E2 INT_R_X35Y187/EL1BEG1 INT_R_X35Y187/NN6END2 VBRK_X89Y195/VBRK_EL1BEG1 
pips: CLBLM_L_X36Y186/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 DSP_R_X35Y180/DSP_R.DSP_1_P26->DSP_LOGIC_OUTS_B2_1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B2->>INT_INTERFACE_LOGIC_OUTS2 INT_L_X36Y186/INT_L.SL1END1->>IMUX_L2 INT_L_X36Y187/INT_L.EL1END1->>SL1BEG1 INT_R_X35Y181/INT_R.LOGIC_OUTS2->>NN6BEG2 INT_R_X35Y187/INT_R.NN6END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_80 - 
wires: CLBLM_L_X36Y181/CLBLM_NE4BEG1 CLBLM_L_X36Y185/CLBLM_IMUX43 CLBLM_L_X36Y185/CLBLM_M_D6 DSP_R_X35Y180/DSP_1_P25 DSP_R_X35Y180/DSP_LOGIC_OUTS_B5_1 DSP_R_X35Y180/DSP_NE4BEG1_1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS5 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS_B5 INT_INTERFACE_R_X35Y181/INT_INTERFACE_NE4BEG1 INT_L_X36Y181/NE6A1 INT_L_X36Y182/NE6B1 INT_L_X36Y183/NE6C1 INT_L_X36Y184/NE6D1 INT_L_X36Y185/IMUX_L43 INT_L_X36Y185/NE6E1 INT_L_X36Y185/WR1END2 INT_R_X35Y181/LOGIC_OUTS5 INT_R_X35Y181/NE6BEG1 INT_R_X37Y185/NE6END1 INT_R_X37Y185/WR1BEG2 VBRK_X89Y189/VBRK_NE4BEG1 
pips: CLBLM_L_X36Y185/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 DSP_R_X35Y180/DSP_R.DSP_1_P25->DSP_LOGIC_OUTS_B5_1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B5->>INT_INTERFACE_LOGIC_OUTS5 INT_L_X36Y185/INT_L.WR1END2->>IMUX_L43 INT_R_X35Y181/INT_R.LOGIC_OUTS5->>NE6BEG1 INT_R_X37Y185/INT_R.NE6END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_81 - 
wires: CLBLM_L_X36Y182/CLBLM_ER1BEG0 CLBLM_L_X36Y185/CLBLM_IMUX32 CLBLM_L_X36Y185/CLBLM_M_C1 DSP_R_X35Y180/DSP_1_P24 DSP_R_X35Y180/DSP_ER1BEG0_2 DSP_R_X35Y180/DSP_LOGIC_OUTS_B7_1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS_B7 INT_INTERFACE_R_X35Y182/INT_INTERFACE_ER1BEG0 INT_L_X36Y182/ER1END0 INT_L_X36Y182/NR1BEG0 INT_L_X36Y183/NN2BEG0 INT_L_X36Y183/NR1END0 INT_L_X36Y184/NN2A0 INT_L_X36Y184/NN2END_S2_0 INT_L_X36Y185/IMUX_L32 INT_L_X36Y185/NN2END0 INT_R_X35Y181/ER1BEG_S0 INT_R_X35Y181/LOGIC_OUTS7 INT_R_X35Y182/ER1BEG0 VBRK_X89Y190/VBRK_ER1BEG0 
pips: CLBLM_L_X36Y185/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 DSP_R_X35Y180/DSP_R.DSP_1_P24->DSP_LOGIC_OUTS_B7_1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X36Y182/INT_L.ER1END0->>NR1BEG0 INT_L_X36Y183/INT_L.NR1END0->>NN2BEG0 INT_L_X36Y185/INT_L.NN2END0->>IMUX_L32 INT_R_X35Y181/INT_R.LOGIC_OUTS7->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_82 - 
wires: CLBLM_L_X36Y185/CLBLM_EL1BEG3 CLBLM_L_X36Y185/CLBLM_IMUX15 CLBLM_L_X36Y185/CLBLM_M_B1 DSP_R_X35Y180/DSP_1_P23 DSP_R_X35Y180/DSP_LOGIC_OUTS_B0_0 DSP_R_X35Y185/DSP_EL1BEG3_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS_B0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_EL1BEG3 INT_L_X36Y185/EL1END3 INT_L_X36Y185/IMUX_L15 INT_R_X35Y180/LOGIC_OUTS0 INT_R_X35Y180/NN6BEG0 INT_R_X35Y181/NN6A0 INT_R_X35Y182/NN6B0 INT_R_X35Y183/NN6C0 INT_R_X35Y184/NN6D0 INT_R_X35Y185/EL1BEG3 INT_R_X35Y185/NN6E0 INT_R_X35Y185/NN6END_S1_0 INT_R_X35Y186/EL1BEG_N3 INT_R_X35Y186/NN6END0 VBRK_X89Y193/VBRK_EL1BEG3 
pips: CLBLM_L_X36Y185/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 DSP_R_X35Y180/DSP_R.DSP_1_P23->DSP_LOGIC_OUTS_B0_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B0->>INT_INTERFACE_LOGIC_OUTS0 INT_L_X36Y185/INT_L.EL1END3->>IMUX_L15 INT_R_X35Y180/INT_R.LOGIC_OUTS0->>NN6BEG0 INT_R_X35Y186/INT_R.NN6END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_83 - 
wires: CLBLM_L_X36Y180/CLBLM_NE4BEG2 CLBLM_L_X36Y185/CLBLM_IMUX11 CLBLM_L_X36Y185/CLBLM_M_A4 DSP_R_X35Y180/DSP_1_P22 DSP_R_X35Y180/DSP_LOGIC_OUTS_B2_0 DSP_R_X35Y180/DSP_NE4BEG2_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS2 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS_B2 INT_INTERFACE_R_X35Y180/INT_INTERFACE_NE4BEG2 INT_L_X36Y180/NE6A2 INT_L_X36Y181/NE6B2 INT_L_X36Y182/NE6C2 INT_L_X36Y183/NE6D2 INT_L_X36Y184/NE6E2 INT_L_X36Y185/IMUX_L11 INT_L_X36Y185/NW2END2 INT_R_X35Y180/LOGIC_OUTS2 INT_R_X35Y180/NE6BEG2 INT_R_X37Y184/NE6END2 INT_R_X37Y184/NW2BEG2 INT_R_X37Y185/NW2A2 VBRK_X89Y188/VBRK_NE4BEG2 
pips: CLBLM_L_X36Y185/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 DSP_R_X35Y180/DSP_R.DSP_1_P22->DSP_LOGIC_OUTS_B2_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B2->>INT_INTERFACE_LOGIC_OUTS2 INT_L_X36Y185/INT_L.NW2END2->>IMUX_L11 INT_R_X35Y180/INT_R.LOGIC_OUTS2->>NE6BEG2 INT_R_X37Y184/INT_R.NE6END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_84 - 
wires: CLBLM_L_X36Y180/CLBLM_NE4BEG1 CLBLM_L_X36Y184/CLBLM_IMUX43 CLBLM_L_X36Y184/CLBLM_M_D6 DSP_R_X35Y180/DSP_1_P21 DSP_R_X35Y180/DSP_LOGIC_OUTS_B5_0 DSP_R_X35Y180/DSP_NE4BEG1_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS5 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS_B5 INT_INTERFACE_R_X35Y180/INT_INTERFACE_NE4BEG1 INT_L_X36Y180/NE6A1 INT_L_X36Y181/NE6B1 INT_L_X36Y182/NE6C1 INT_L_X36Y183/NE6D1 INT_L_X36Y184/IMUX_L43 INT_L_X36Y184/NE6E1 INT_L_X36Y184/WR1END2 INT_R_X35Y180/LOGIC_OUTS5 INT_R_X35Y180/NE6BEG1 INT_R_X37Y184/NE6END1 INT_R_X37Y184/WR1BEG2 VBRK_X89Y188/VBRK_NE4BEG1 
pips: CLBLM_L_X36Y184/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 DSP_R_X35Y180/DSP_R.DSP_1_P21->DSP_LOGIC_OUTS_B5_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B5->>INT_INTERFACE_LOGIC_OUTS5 INT_L_X36Y184/INT_L.WR1END2->>IMUX_L43 INT_R_X35Y180/INT_R.LOGIC_OUTS5->>NE6BEG1 INT_R_X37Y184/INT_R.NE6END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_85 - 
wires: CLBLM_L_X36Y180/CLBLM_NE4BEG3 CLBLM_L_X36Y184/CLBLM_IMUX31 CLBLM_L_X36Y184/CLBLM_M_C5 DSP_R_X35Y180/DSP_1_P20 DSP_R_X35Y180/DSP_LOGIC_OUTS_B7_0 DSP_R_X35Y180/DSP_NE4BEG3_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS_B7 INT_INTERFACE_R_X35Y180/INT_INTERFACE_NE4BEG3 INT_L_X36Y180/NE6A3 INT_L_X36Y181/NE6B3 INT_L_X36Y182/NE6C3 INT_L_X36Y183/NE6D3 INT_L_X36Y184/IMUX_L31 INT_L_X36Y184/NE6E3 INT_L_X36Y184/WR1END_S1_0 INT_L_X36Y185/WR1END0 INT_R_X35Y180/LOGIC_OUTS7 INT_R_X35Y180/NE6BEG3 INT_R_X37Y184/NE6END3 INT_R_X37Y184/WR1BEG_S0 INT_R_X37Y185/WR1BEG0 VBRK_X89Y188/VBRK_NE4BEG3 
pips: CLBLM_L_X36Y184/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 DSP_R_X35Y180/DSP_R.DSP_1_P20->DSP_LOGIC_OUTS_B7_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X36Y184/INT_L.WR1END_S1_0->>IMUX_L31 INT_R_X35Y180/INT_R.LOGIC_OUTS7->>NE6BEG3 INT_R_X37Y184/INT_R.NE6END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_86 - 
wires: CLBLM_L_X36Y184/CLBLM_ER1BEG1 CLBLM_L_X36Y184/CLBLM_IMUX12 CLBLM_L_X36Y184/CLBLM_M_B6 DSP_R_X35Y180/DSP_1_P19 DSP_R_X35Y180/DSP_ER1BEG1_4 DSP_R_X35Y180/DSP_LOGIC_OUTS_B4_4 INT_INTERFACE_R_X35Y184/INT_INTERFACE_ER1BEG1 INT_INTERFACE_R_X35Y184/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y184/INT_INTERFACE_LOGIC_OUTS_B4 INT_L_X36Y184/ER1END1 INT_L_X36Y184/IMUX_L12 INT_R_X35Y184/ER1BEG1 INT_R_X35Y184/LOGIC_OUTS4 VBRK_X89Y192/VBRK_ER1BEG1 
pips: CLBLM_L_X36Y184/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 DSP_R_X35Y180/DSP_R.DSP_1_P19->DSP_LOGIC_OUTS_B4_4 INT_INTERFACE_R_X35Y184/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X36Y184/INT_L.ER1END1->>IMUX_L12 INT_R_X35Y184/INT_R.LOGIC_OUTS4->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_87 - 
wires: CLBLM_L_X36Y184/CLBLM_EL1BEG1 CLBLM_L_X36Y184/CLBLM_IMUX11 CLBLM_L_X36Y184/CLBLM_M_A4 DSP_R_X35Y180/DSP_1_P18 DSP_R_X35Y180/DSP_EL1BEG1_4 DSP_R_X35Y180/DSP_LOGIC_OUTS_B6_4 INT_INTERFACE_R_X35Y184/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X35Y184/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y184/INT_INTERFACE_LOGIC_OUTS_B6 INT_L_X36Y184/EL1END1 INT_L_X36Y184/IMUX_L11 INT_R_X35Y184/EL1BEG1 INT_R_X35Y184/LOGIC_OUTS6 VBRK_X89Y192/VBRK_EL1BEG1 
pips: CLBLM_L_X36Y184/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 DSP_R_X35Y180/DSP_R.DSP_1_P18->DSP_LOGIC_OUTS_B6_4 INT_INTERFACE_R_X35Y184/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X36Y184/INT_L.EL1END1->>IMUX_L11 INT_R_X35Y184/INT_R.LOGIC_OUTS6->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_88 - 
wires: CLBLM_L_X36Y183/CLBLM_IMUX43 CLBLM_L_X36Y183/CLBLM_M_D6 CLBLM_L_X36Y183/CLBLM_SE2A1 DSP_R_X35Y180/DSP_1_P17 DSP_R_X35Y180/DSP_LOGIC_OUTS_B1_4 DSP_R_X35Y180/DSP_SE2A1_3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_SE2A1 INT_INTERFACE_R_X35Y184/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y184/INT_INTERFACE_LOGIC_OUTS_B1 INT_L_X36Y183/IMUX_L43 INT_L_X36Y183/SE2END1 INT_R_X35Y183/SE2A1 INT_R_X35Y184/LOGIC_OUTS1 INT_R_X35Y184/SE2BEG1 VBRK_X89Y191/VBRK_SE2A1 
pips: CLBLM_L_X36Y183/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 DSP_R_X35Y180/DSP_R.DSP_1_P17->DSP_LOGIC_OUTS_B1_4 INT_INTERFACE_R_X35Y184/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X36Y183/INT_L.SE2END1->>IMUX_L43 INT_R_X35Y184/INT_R.LOGIC_OUTS1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_89 - 
wires: CLBLM_L_X36Y183/CLBLM_IMUX22 CLBLM_L_X36Y183/CLBLM_M_C3 CLBLM_L_X36Y183/CLBLM_SE2A3 DSP_R_X35Y180/DSP_1_P16 DSP_R_X35Y180/DSP_LOGIC_OUTS_B3_4 DSP_R_X35Y180/DSP_SE2A3_3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_SE2A3 INT_INTERFACE_R_X35Y184/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y184/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X36Y183/IMUX_L22 INT_L_X36Y183/SE2END3 INT_R_X35Y183/SE2A3 INT_R_X35Y184/LOGIC_OUTS3 INT_R_X35Y184/SE2BEG3 VBRK_X89Y191/VBRK_SE2A3 
pips: CLBLM_L_X36Y183/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 DSP_R_X35Y180/DSP_R.DSP_1_P16->DSP_LOGIC_OUTS_B3_4 INT_INTERFACE_R_X35Y184/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X36Y183/INT_L.SE2END3->>IMUX_L22 INT_R_X35Y184/INT_R.LOGIC_OUTS3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_90 - 
wires: CLBLM_L_X36Y183/CLBLM_ER1BEG1 CLBLM_L_X36Y183/CLBLM_IMUX12 CLBLM_L_X36Y183/CLBLM_M_B6 DSP_R_X35Y180/DSP_1_P15 DSP_R_X35Y180/DSP_ER1BEG1_3 DSP_R_X35Y180/DSP_LOGIC_OUTS_B4_3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_ER1BEG1 INT_INTERFACE_R_X35Y183/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y183/INT_INTERFACE_LOGIC_OUTS_B4 INT_L_X36Y183/ER1END1 INT_L_X36Y183/IMUX_L12 INT_R_X35Y183/ER1BEG1 INT_R_X35Y183/LOGIC_OUTS4 VBRK_X89Y191/VBRK_ER1BEG1 
pips: CLBLM_L_X36Y183/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 DSP_R_X35Y180/DSP_R.DSP_1_P15->DSP_LOGIC_OUTS_B4_3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X36Y183/INT_L.ER1END1->>IMUX_L12 INT_R_X35Y183/INT_R.LOGIC_OUTS4->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_91 - 
wires: CLBLM_L_X36Y183/CLBLM_EL1BEG1 CLBLM_L_X36Y183/CLBLM_IMUX11 CLBLM_L_X36Y183/CLBLM_M_A4 DSP_R_X35Y180/DSP_1_P14 DSP_R_X35Y180/DSP_EL1BEG1_3 DSP_R_X35Y180/DSP_LOGIC_OUTS_B6_3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X35Y183/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y183/INT_INTERFACE_LOGIC_OUTS_B6 INT_L_X36Y183/EL1END1 INT_L_X36Y183/IMUX_L11 INT_R_X35Y183/EL1BEG1 INT_R_X35Y183/LOGIC_OUTS6 VBRK_X89Y191/VBRK_EL1BEG1 
pips: CLBLM_L_X36Y183/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 DSP_R_X35Y180/DSP_R.DSP_1_P14->DSP_LOGIC_OUTS_B6_3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X36Y183/INT_L.EL1END1->>IMUX_L11 INT_R_X35Y183/INT_R.LOGIC_OUTS6->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_92 - 
wires: CLBLM_L_X36Y182/CLBLM_IMUX43 CLBLM_L_X36Y182/CLBLM_M_D6 CLBLM_L_X36Y182/CLBLM_SE2A1 DSP_R_X35Y180/DSP_1_P13 DSP_R_X35Y180/DSP_LOGIC_OUTS_B1_3 DSP_R_X35Y180/DSP_SE2A1_2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_SE2A1 INT_INTERFACE_R_X35Y183/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y183/INT_INTERFACE_LOGIC_OUTS_B1 INT_L_X36Y182/IMUX_L43 INT_L_X36Y182/SE2END1 INT_R_X35Y182/SE2A1 INT_R_X35Y183/LOGIC_OUTS1 INT_R_X35Y183/SE2BEG1 VBRK_X89Y190/VBRK_SE2A1 
pips: CLBLM_L_X36Y182/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 DSP_R_X35Y180/DSP_R.DSP_1_P13->DSP_LOGIC_OUTS_B1_3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X36Y182/INT_L.SE2END1->>IMUX_L43 INT_R_X35Y183/INT_R.LOGIC_OUTS1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_93 - 
wires: CLBLM_L_X36Y182/CLBLM_IMUX22 CLBLM_L_X36Y182/CLBLM_M_C3 CLBLM_L_X36Y182/CLBLM_SE2A3 DSP_R_X35Y180/DSP_1_P12 DSP_R_X35Y180/DSP_LOGIC_OUTS_B3_3 DSP_R_X35Y180/DSP_SE2A3_2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_SE2A3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X36Y182/IMUX_L22 INT_L_X36Y182/SE2END3 INT_R_X35Y182/SE2A3 INT_R_X35Y183/LOGIC_OUTS3 INT_R_X35Y183/SE2BEG3 VBRK_X89Y190/VBRK_SE2A3 
pips: CLBLM_L_X36Y182/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 DSP_R_X35Y180/DSP_R.DSP_1_P12->DSP_LOGIC_OUTS_B3_3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X36Y182/INT_L.SE2END3->>IMUX_L22 INT_R_X35Y183/INT_R.LOGIC_OUTS3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_94 - 
wires: CLBLM_L_X36Y182/CLBLM_ER1BEG1 CLBLM_L_X36Y182/CLBLM_IMUX12 CLBLM_L_X36Y182/CLBLM_M_B6 DSP_R_X35Y180/DSP_1_P11 DSP_R_X35Y180/DSP_ER1BEG1_2 DSP_R_X35Y180/DSP_LOGIC_OUTS_B4_2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_ER1BEG1 INT_INTERFACE_R_X35Y182/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y182/INT_INTERFACE_LOGIC_OUTS_B4 INT_L_X36Y182/ER1END1 INT_L_X36Y182/IMUX_L12 INT_R_X35Y182/ER1BEG1 INT_R_X35Y182/LOGIC_OUTS4 VBRK_X89Y190/VBRK_ER1BEG1 
pips: CLBLM_L_X36Y182/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 DSP_R_X35Y180/DSP_R.DSP_1_P11->DSP_LOGIC_OUTS_B4_2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X36Y182/INT_L.ER1END1->>IMUX_L12 INT_R_X35Y182/INT_R.LOGIC_OUTS4->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_95 - 
wires: CLBLM_L_X36Y182/CLBLM_EL1BEG1 CLBLM_L_X36Y182/CLBLM_IMUX11 CLBLM_L_X36Y182/CLBLM_M_A4 DSP_R_X35Y180/DSP_1_P10 DSP_R_X35Y180/DSP_EL1BEG1_2 DSP_R_X35Y180/DSP_LOGIC_OUTS_B6_2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X35Y182/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y182/INT_INTERFACE_LOGIC_OUTS_B6 INT_L_X36Y182/EL1END1 INT_L_X36Y182/IMUX_L11 INT_R_X35Y182/EL1BEG1 INT_R_X35Y182/LOGIC_OUTS6 VBRK_X89Y190/VBRK_EL1BEG1 
pips: CLBLM_L_X36Y182/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 DSP_R_X35Y180/DSP_R.DSP_1_P10->DSP_LOGIC_OUTS_B6_2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X36Y182/INT_L.EL1END1->>IMUX_L11 INT_R_X35Y182/INT_R.LOGIC_OUTS6->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_96 - 
wires: CLBLM_L_X36Y181/CLBLM_IMUX43 CLBLM_L_X36Y181/CLBLM_M_D6 CLBLM_L_X36Y181/CLBLM_SE2A1 DSP_R_X35Y180/DSP_1_P9 DSP_R_X35Y180/DSP_LOGIC_OUTS_B1_2 DSP_R_X35Y180/DSP_SE2A1_1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_SE2A1 INT_INTERFACE_R_X35Y182/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y182/INT_INTERFACE_LOGIC_OUTS_B1 INT_L_X36Y181/IMUX_L43 INT_L_X36Y181/SE2END1 INT_R_X35Y181/SE2A1 INT_R_X35Y182/LOGIC_OUTS1 INT_R_X35Y182/SE2BEG1 VBRK_X89Y189/VBRK_SE2A1 
pips: CLBLM_L_X36Y181/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 DSP_R_X35Y180/DSP_R.DSP_1_P9->DSP_LOGIC_OUTS_B1_2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X36Y181/INT_L.SE2END1->>IMUX_L43 INT_R_X35Y182/INT_R.LOGIC_OUTS1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_97 - 
wires: CLBLM_L_X36Y181/CLBLM_IMUX22 CLBLM_L_X36Y181/CLBLM_M_C3 CLBLM_L_X36Y181/CLBLM_SE2A3 DSP_R_X35Y180/DSP_1_P8 DSP_R_X35Y180/DSP_LOGIC_OUTS_B3_2 DSP_R_X35Y180/DSP_SE2A3_1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_SE2A3 INT_INTERFACE_R_X35Y182/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y182/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X36Y181/IMUX_L22 INT_L_X36Y181/SE2END3 INT_R_X35Y181/SE2A3 INT_R_X35Y182/LOGIC_OUTS3 INT_R_X35Y182/SE2BEG3 VBRK_X89Y189/VBRK_SE2A3 
pips: CLBLM_L_X36Y181/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 DSP_R_X35Y180/DSP_R.DSP_1_P8->DSP_LOGIC_OUTS_B3_2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X36Y181/INT_L.SE2END3->>IMUX_L22 INT_R_X35Y182/INT_R.LOGIC_OUTS3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_98 - 
wires: CLBLM_L_X36Y181/CLBLM_ER1BEG1 CLBLM_L_X36Y181/CLBLM_IMUX12 CLBLM_L_X36Y181/CLBLM_M_B6 DSP_R_X35Y180/DSP_1_P7 DSP_R_X35Y180/DSP_ER1BEG1_1 DSP_R_X35Y180/DSP_LOGIC_OUTS_B4_1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_ER1BEG1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS_B4 INT_L_X36Y181/ER1END1 INT_L_X36Y181/IMUX_L12 INT_R_X35Y181/ER1BEG1 INT_R_X35Y181/LOGIC_OUTS4 VBRK_X89Y189/VBRK_ER1BEG1 
pips: CLBLM_L_X36Y181/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 DSP_R_X35Y180/DSP_R.DSP_1_P7->DSP_LOGIC_OUTS_B4_1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X36Y181/INT_L.ER1END1->>IMUX_L12 INT_R_X35Y181/INT_R.LOGIC_OUTS4->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_99 - 
wires: CLBLM_L_X36Y181/CLBLM_EL1BEG1 CLBLM_L_X36Y181/CLBLM_IMUX11 CLBLM_L_X36Y181/CLBLM_M_A4 DSP_R_X35Y180/DSP_1_P6 DSP_R_X35Y180/DSP_EL1BEG1_1 DSP_R_X35Y180/DSP_LOGIC_OUTS_B6_1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS_B6 INT_L_X36Y181/EL1END1 INT_L_X36Y181/IMUX_L11 INT_R_X35Y181/EL1BEG1 INT_R_X35Y181/LOGIC_OUTS6 VBRK_X89Y189/VBRK_EL1BEG1 
pips: CLBLM_L_X36Y181/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 DSP_R_X35Y180/DSP_R.DSP_1_P6->DSP_LOGIC_OUTS_B6_1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X36Y181/INT_L.EL1END1->>IMUX_L11 INT_R_X35Y181/INT_R.LOGIC_OUTS6->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_100 - 
wires: CLBLM_L_X36Y180/CLBLM_IMUX43 CLBLM_L_X36Y180/CLBLM_M_D6 CLBLM_L_X36Y180/CLBLM_SE2A1 DSP_R_X35Y180/DSP_1_P5 DSP_R_X35Y180/DSP_LOGIC_OUTS_B1_1 DSP_R_X35Y180/DSP_SE2A1_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_SE2A1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS_B1 INT_L_X36Y180/IMUX_L43 INT_L_X36Y180/SE2END1 INT_R_X35Y180/SE2A1 INT_R_X35Y181/LOGIC_OUTS1 INT_R_X35Y181/SE2BEG1 VBRK_X89Y188/VBRK_SE2A1 
pips: CLBLM_L_X36Y180/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 DSP_R_X35Y180/DSP_R.DSP_1_P5->DSP_LOGIC_OUTS_B1_1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X36Y180/INT_L.SE2END1->>IMUX_L43 INT_R_X35Y181/INT_R.LOGIC_OUTS1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_101 - 
wires: CLBLM_L_X36Y180/CLBLM_IMUX22 CLBLM_L_X36Y180/CLBLM_M_C3 CLBLM_L_X36Y180/CLBLM_SE2A3 DSP_R_X35Y180/DSP_1_P4 DSP_R_X35Y180/DSP_LOGIC_OUTS_B3_1 DSP_R_X35Y180/DSP_SE2A3_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_SE2A3 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y181/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X36Y180/IMUX_L22 INT_L_X36Y180/SE2END3 INT_R_X35Y180/SE2A3 INT_R_X35Y181/LOGIC_OUTS3 INT_R_X35Y181/SE2BEG3 VBRK_X89Y188/VBRK_SE2A3 
pips: CLBLM_L_X36Y180/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 DSP_R_X35Y180/DSP_R.DSP_1_P4->DSP_LOGIC_OUTS_B3_1 INT_INTERFACE_R_X35Y181/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X36Y180/INT_L.SE2END3->>IMUX_L22 INT_R_X35Y181/INT_R.LOGIC_OUTS3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_102 - 
wires: CLBLM_L_X36Y180/CLBLM_ER1BEG1 CLBLM_L_X36Y180/CLBLM_IMUX27 CLBLM_L_X36Y180/CLBLM_M_B4 DSP_R_X35Y180/DSP_1_P3 DSP_R_X35Y180/DSP_ER1BEG1_0 DSP_R_X35Y180/DSP_LOGIC_OUTS_B4_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_ER1BEG1 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS_B4 INT_L_X36Y180/ER1END1 INT_L_X36Y180/IMUX_L27 INT_R_X35Y180/ER1BEG1 INT_R_X35Y180/LOGIC_OUTS4 VBRK_X89Y188/VBRK_ER1BEG1 
pips: CLBLM_L_X36Y180/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 DSP_R_X35Y180/DSP_R.DSP_1_P3->DSP_LOGIC_OUTS_B4_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X36Y180/INT_L.ER1END1->>IMUX_L27 INT_R_X35Y180/INT_R.LOGIC_OUTS4->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_103 - 
wires: CLBLM_L_X36Y180/CLBLM_EL1BEG1 CLBLM_L_X36Y180/CLBLM_IMUX11 CLBLM_L_X36Y180/CLBLM_M_A4 DSP_R_X35Y180/DSP_1_P2 DSP_R_X35Y180/DSP_EL1BEG1_0 DSP_R_X35Y180/DSP_LOGIC_OUTS_B6_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS_B6 INT_L_X36Y180/EL1END1 INT_L_X36Y180/IMUX_L11 INT_R_X35Y180/EL1BEG1 INT_R_X35Y180/LOGIC_OUTS6 VBRK_X89Y188/VBRK_EL1BEG1 
pips: CLBLM_L_X36Y180/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 DSP_R_X35Y180/DSP_R.DSP_1_P2->DSP_LOGIC_OUTS_B6_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X36Y180/INT_L.EL1END1->>IMUX_L11 INT_R_X35Y180/INT_R.LOGIC_OUTS6->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_104 - 
wires: CLBLM_L_X36Y179/CLBLM_IMUX43 CLBLM_L_X36Y179/CLBLM_M_D6 CLBLM_L_X36Y179/CLBLM_SE2A1 DSP_R_X35Y175/DSP_SE2A1_4 DSP_R_X35Y180/DSP_1_P1 DSP_R_X35Y180/DSP_LOGIC_OUTS_B1_0 INT_INTERFACE_R_X35Y179/INT_INTERFACE_SE2A1 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS_B1 INT_L_X36Y179/IMUX_L43 INT_L_X36Y179/SE2END1 INT_R_X35Y179/SE2A1 INT_R_X35Y180/LOGIC_OUTS1 INT_R_X35Y180/SE2BEG1 VBRK_X89Y187/VBRK_SE2A1 
pips: CLBLM_L_X36Y179/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 DSP_R_X35Y180/DSP_R.DSP_1_P1->DSP_LOGIC_OUTS_B1_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X36Y179/INT_L.SE2END1->>IMUX_L43 INT_R_X35Y180/INT_R.LOGIC_OUTS1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__0_n_105 - 
wires: CLBLM_L_X36Y179/CLBLM_IMUX22 CLBLM_L_X36Y179/CLBLM_M_C3 CLBLM_L_X36Y179/CLBLM_SE2A3 DSP_R_X35Y175/DSP_SE2A3_4 DSP_R_X35Y180/DSP_1_P0 DSP_R_X35Y180/DSP_LOGIC_OUTS_B3_0 INT_INTERFACE_R_X35Y179/INT_INTERFACE_SE2A3 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y180/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X36Y179/IMUX_L22 INT_L_X36Y179/SE2END3 INT_R_X35Y179/SE2A3 INT_R_X35Y180/LOGIC_OUTS3 INT_R_X35Y180/SE2BEG3 VBRK_X89Y187/VBRK_SE2A3 
pips: CLBLM_L_X36Y179/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 DSP_R_X35Y180/DSP_R.DSP_1_P0->DSP_LOGIC_OUTS_B3_0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X36Y179/INT_L.SE2END3->>IMUX_L22 INT_R_X35Y180/INT_R.LOGIC_OUTS3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[1]0[31] - 
wires: BRAM_INT_INTERFACE_L_X38Y183/INT_INTERFACE_WW4END1 BRAM_INT_INTERFACE_L_X44Y183/INT_INTERFACE_WW4B1 BRAM_L_X38Y180/BRAM_WW4END1_3 BRAM_L_X44Y180/BRAM_WW4B1_3 CLBLL_L_X40Y183/CLBLL_WW4B1 CLBLL_L_X42Y183/CLBLL_WW4END1 CLBLL_R_X45Y183/CLBLL_WW2END0 CLBLM_L_X36Y179/CLBLM_SW4END0 CLBLM_L_X36Y183/CLBLM_WL1END0 CLBLM_L_X46Y183/CLBLM_WW2END0 CLBLM_R_X37Y183/CLBLM_WW4END1 CLBLM_R_X39Y183/CLBLM_WW4B1 CLBLM_R_X41Y183/CLBLM_WW4END1 CLBLM_R_X43Y183/CLBLM_WW4B1 CLBLM_R_X47Y183/CLBLM_ER1BEG1 CLBLM_R_X47Y183/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y183/CLBLM_M_CMUX CLBLM_R_X47Y183/CLBLM_SE4BEG0 CLBLM_R_X47Y184/CLBLM_NE2A0 DSP_L_X48Y175/DSP_1_B14 DSP_L_X48Y175/DSP_IMUX40_3 DSP_L_X48Y180/DSP_0_B14 DSP_L_X48Y180/DSP_1_A14 DSP_L_X48Y180/DSP_1_B14 DSP_L_X48Y180/DSP_ER1BEG1_3 DSP_L_X48Y180/DSP_IMUX40_3 DSP_L_X48Y180/DSP_IMUX42_3 DSP_L_X48Y180/DSP_IMUX44_3 DSP_L_X48Y180/DSP_NE2A0_4 DSP_L_X48Y180/DSP_SE4BEG0_3 DSP_R_X35Y175/DSP_1_B14 DSP_R_X35Y175/DSP_IMUX40_3 DSP_R_X35Y175/DSP_SW4END0_4 DSP_R_X35Y180/DSP_1_B14 DSP_R_X35Y180/DSP_IMUX40_3 DSP_R_X35Y180/DSP_WL1END0_3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_IMUX40 INT_INTERFACE_L_X48Y183/INT_INTERFACE_ER1BEG1 INT_INTERFACE_L_X48Y183/INT_INTERFACE_IMUX40 INT_INTERFACE_L_X48Y183/INT_INTERFACE_IMUX42 INT_INTERFACE_L_X48Y183/INT_INTERFACE_IMUX44 INT_INTERFACE_L_X48Y183/INT_INTERFACE_SE4BEG0 INT_INTERFACE_L_X48Y184/INT_INTERFACE_NE2A0 INT_INTERFACE_R_X35Y178/INT_INTERFACE_IMUX40 INT_INTERFACE_R_X35Y179/INT_INTERFACE_SW4END0 INT_INTERFACE_R_X35Y183/INT_INTERFACE_IMUX40 INT_INTERFACE_R_X35Y183/INT_INTERFACE_WL1END0 INT_L_X36Y179/SW6E0 INT_L_X36Y180/SW6D0 INT_L_X36Y181/SW6C0 INT_L_X36Y182/SW6B0 INT_L_X36Y183/SW6A0 INT_L_X36Y183/WL1BEG0 INT_L_X36Y183/WR1END2 INT_L_X38Y183/WW4C1 INT_L_X40Y183/WW4A1 INT_L_X42Y183/WW4C1 INT_L_X44Y183/WW4A1 INT_L_X46Y183/WW2A0 INT_L_X48Y178/IMUX_L40 INT_L_X48Y178/SW2END0 INT_L_X48Y179/SE6E0 INT_L_X48Y180/SE6D0 INT_L_X48Y181/SE6C0 INT_L_X48Y182/SE6B0 INT_L_X48Y183/BYP_ALT0 INT_L_X48Y183/BYP_BOUNCE0 INT_L_X48Y183/ER1END1 INT_L_X48Y183/IMUX_L40 INT_L_X48Y183/IMUX_L42 INT_L_X48Y183/IMUX_L44 INT_L_X48Y183/NE2END_S3_0 INT_L_X48Y183/SE6A0 INT_L_X48Y183/SL1END0 INT_L_X48Y184/NE2END0 INT_L_X48Y184/SL1BEG0 INT_R_X35Y177/NR1BEG0 INT_R_X35Y177/SS2END0 INT_R_X35Y178/IMUX40 INT_R_X35Y178/NR1END0 INT_R_X35Y178/SS2A0 INT_R_X35Y179/SS2BEG0 INT_R_X35Y179/SW6END0 INT_R_X35Y183/IMUX40 INT_R_X35Y183/WL1END0 INT_R_X37Y183/SW6BEG0 INT_R_X37Y183/WR1BEG2 INT_R_X37Y183/WW4END1 INT_R_X39Y183/WW4B1 INT_R_X41Y183/WW4BEG1 INT_R_X41Y183/WW4END1 INT_R_X43Y183/WW4B1 INT_R_X45Y183/WW2END0 INT_R_X45Y183/WW4BEG1 INT_R_X47Y183/ER1BEG1 INT_R_X47Y183/LOGIC_OUTS22 INT_R_X47Y183/NE2BEG0 INT_R_X47Y183/SE6BEG0 INT_R_X47Y183/WW2BEG0 INT_R_X47Y184/NE2A0 INT_R_X49Y178/SW2A0 INT_R_X49Y179/SE6END0 INT_R_X49Y179/SW2BEG0 VBRK_X113Y191/VBRK_WW2END0 VBRK_X118Y191/VBRK_ER1BEG1 VBRK_X118Y191/VBRK_SE4BEG0 VBRK_X118Y192/VBRK_NE2A0 VBRK_X89Y187/VBRK_SW4END0 VBRK_X89Y191/VBRK_WL1END0 VBRK_X99Y191/VBRK_WW4B1 
pips: CLBLM_R_X47Y183/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_L_X48Y175/DSP_L.DSP_IMUX40_3->DSP_1_B14 DSP_L_X48Y180/DSP_L.DSP_IMUX40_3->DSP_1_B14 DSP_L_X48Y180/DSP_L.DSP_IMUX42_3->DSP_0_B14 DSP_L_X48Y180/DSP_L.DSP_IMUX44_3->DSP_1_A14 DSP_R_X35Y175/DSP_R.DSP_IMUX40_3->DSP_1_B14 DSP_R_X35Y180/DSP_R.DSP_IMUX40_3->DSP_1_B14 INT_L_X36Y183/INT_L.WR1END2->>WL1BEG0 INT_L_X48Y178/INT_L.SW2END0->>IMUX_L40 INT_L_X48Y183/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X48Y183/INT_L.BYP_BOUNCE0->>IMUX_L44 INT_L_X48Y183/INT_L.ER1END1->>IMUX_L42 INT_L_X48Y183/INT_L.SL1END0->>BYP_ALT0 INT_L_X48Y183/INT_L.SL1END0->>IMUX_L40 INT_L_X48Y184/INT_L.NE2END0->>SL1BEG0 INT_R_X35Y177/INT_R.SS2END0->>NR1BEG0 INT_R_X35Y178/INT_R.NR1END0->>IMUX40 INT_R_X35Y179/INT_R.SW6END0->>SS2BEG0 INT_R_X35Y183/INT_R.WL1END0->>IMUX40 INT_R_X37Y183/INT_R.WW4END1->>SW6BEG0 INT_R_X37Y183/INT_R.WW4END1->>WR1BEG2 INT_R_X41Y183/INT_R.WW4END1->>WW4BEG1 INT_R_X45Y183/INT_R.WW2END0->>WW4BEG1 INT_R_X47Y183/INT_R.LOGIC_OUTS22->>ER1BEG1 INT_R_X47Y183/INT_R.LOGIC_OUTS22->>NE2BEG0 INT_R_X47Y183/INT_R.LOGIC_OUTS22->>SE6BEG0 INT_R_X47Y183/INT_R.LOGIC_OUTS22->>WW2BEG0 INT_R_X49Y179/INT_R.SE6END0->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[30] - 
wires: BRAM_INT_INTERFACE_L_X38Y177/INT_INTERFACE_WW2END3 BRAM_INT_INTERFACE_L_X44Y178/INT_INTERFACE_WW4END0 BRAM_L_X38Y175/BRAM_WW2END3_2 BRAM_L_X44Y175/BRAM_WW4END0_3 CLBLL_L_X40Y178/CLBLL_WW4END0 CLBLL_L_X42Y178/CLBLL_WW4B0 CLBLL_R_X45Y178/CLBLL_WW4B0 CLBLM_L_X36Y178/CLBLM_WR1END0 CLBLM_L_X36Y182/CLBLM_NW4END0 CLBLM_L_X46Y178/CLBLM_WW4B0 CLBLM_R_X37Y177/CLBLM_WW2END3 CLBLM_R_X39Y178/CLBLM_WW4END0 CLBLM_R_X41Y178/CLBLM_WW4B0 CLBLM_R_X43Y178/CLBLM_WW4END0 CLBLM_R_X47Y178/CLBLM_ER1BEG0 CLBLM_R_X47Y183/CLBLM_EL1BEG2 CLBLM_R_X47Y183/CLBLM_ER1BEG0 CLBLM_R_X47Y183/CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y183/CLBLM_M_BMUX DSP_L_X48Y175/DSP_1_B13 DSP_L_X48Y175/DSP_ER1BEG0_3 DSP_L_X48Y175/DSP_IMUX1_3 DSP_L_X48Y180/DSP_0_B13 DSP_L_X48Y180/DSP_1_A13 DSP_L_X48Y180/DSP_1_B13 DSP_L_X48Y180/DSP_EL1BEG2_3 DSP_L_X48Y180/DSP_ER1BEG0_3 DSP_L_X48Y180/DSP_IMUX1_3 DSP_L_X48Y180/DSP_IMUX3_3 DSP_L_X48Y180/DSP_IMUX5_3 DSP_R_X35Y175/DSP_1_B13 DSP_R_X35Y175/DSP_IMUX1_3 DSP_R_X35Y175/DSP_WR1END0_3 DSP_R_X35Y180/DSP_1_B13 DSP_R_X35Y180/DSP_IMUX1_3 DSP_R_X35Y180/DSP_NW4END0_2 INT_INTERFACE_L_X48Y178/INT_INTERFACE_ER1BEG0 INT_INTERFACE_L_X48Y178/INT_INTERFACE_IMUX1 INT_INTERFACE_L_X48Y183/INT_INTERFACE_EL1BEG2 INT_INTERFACE_L_X48Y183/INT_INTERFACE_ER1BEG0 INT_INTERFACE_L_X48Y183/INT_INTERFACE_IMUX1 INT_INTERFACE_L_X48Y183/INT_INTERFACE_IMUX3 INT_INTERFACE_L_X48Y183/INT_INTERFACE_IMUX5 INT_INTERFACE_R_X35Y178/INT_INTERFACE_IMUX1 INT_INTERFACE_R_X35Y178/INT_INTERFACE_WR1END0 INT_INTERFACE_R_X35Y182/INT_INTERFACE_NW4END0 INT_INTERFACE_R_X35Y183/INT_INTERFACE_IMUX1 INT_L_X36Y177/WL1END2 INT_L_X36Y177/WR1BEG_S0 INT_L_X36Y178/NW6A0 INT_L_X36Y178/WR1BEG0 INT_L_X36Y179/NW6B0 INT_L_X36Y180/NW6C0 INT_L_X36Y181/NW6D0 INT_L_X36Y182/NW6E0 INT_L_X38Y177/WW2A3 INT_L_X40Y178/WW4C0 INT_L_X42Y178/WW4A0 INT_L_X44Y178/WW4C0 INT_L_X46Y178/WW4A0 INT_L_X48Y178/ER1END0 INT_L_X48Y178/IMUX_L1 INT_L_X48Y183/EL1END2 INT_L_X48Y183/ER1END0 INT_L_X48Y183/FAN_ALT5 INT_L_X48Y183/FAN_BOUNCE5 INT_L_X48Y183/IMUX_L1 INT_L_X48Y183/IMUX_L3 INT_L_X48Y183/IMUX_L5 INT_R_X35Y177/WR1END_S1_0 INT_R_X35Y178/IMUX1 INT_R_X35Y178/WR1END0 INT_R_X35Y181/NW6END_S0_0 INT_R_X35Y182/NN2BEG0 INT_R_X35Y182/NW6END0 INT_R_X35Y183/IMUX1 INT_R_X35Y183/NN2A0 INT_R_X35Y183/NN2END_S2_0 INT_R_X35Y183/SR1BEG_S0 INT_R_X35Y184/NN2END0 INT_R_X37Y177/WL1BEG2 INT_R_X37Y177/WW2END3 INT_R_X37Y178/NW6BEG0 INT_R_X37Y178/WW2END_N0_3 INT_R_X39Y177/WW2BEG3 INT_R_X39Y177/WW4END_S0_0 INT_R_X39Y178/WW4END0 INT_R_X41Y178/WW4B0 INT_R_X43Y177/WW4END_S0_0 INT_R_X43Y178/WW4BEG0 INT_R_X43Y178/WW4END0 INT_R_X45Y178/WW4B0 INT_R_X47Y177/ER1BEG_S0 INT_R_X47Y177/SS6END3 INT_R_X47Y178/ER1BEG0 INT_R_X47Y178/SS6E3 INT_R_X47Y178/SS6END_N0_3 INT_R_X47Y178/WW4BEG0 INT_R_X47Y179/SS6D3 INT_R_X47Y180/SS6C3 INT_R_X47Y181/SS6B3 INT_R_X47Y182/ER1BEG_S0 INT_R_X47Y182/SL1END3 INT_R_X47Y182/SS6A3 INT_R_X47Y183/EL1BEG2 INT_R_X47Y183/ER1BEG0 INT_R_X47Y183/LOGIC_OUTS21 INT_R_X47Y183/SL1BEG3 INT_R_X47Y183/SS6BEG3 VBRK_X113Y186/VBRK_WW4B0 VBRK_X118Y186/VBRK_ER1BEG0 VBRK_X118Y191/VBRK_EL1BEG2 VBRK_X118Y191/VBRK_ER1BEG0 VBRK_X89Y186/VBRK_WR1END0 VBRK_X89Y190/VBRK_NW4END0 VBRK_X99Y186/VBRK_WW4END0 
pips: CLBLM_R_X47Y183/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_L_X48Y175/DSP_L.DSP_IMUX1_3->DSP_1_B13 DSP_L_X48Y180/DSP_L.DSP_IMUX1_3->DSP_1_B13 DSP_L_X48Y180/DSP_L.DSP_IMUX3_3->DSP_0_B13 DSP_L_X48Y180/DSP_L.DSP_IMUX5_3->DSP_1_A13 DSP_R_X35Y175/DSP_R.DSP_IMUX1_3->DSP_1_B13 DSP_R_X35Y180/DSP_R.DSP_IMUX1_3->DSP_1_B13 INT_L_X36Y177/INT_L.WL1END2->>WR1BEG_S0 INT_L_X48Y178/INT_L.ER1END0->>IMUX_L1 INT_L_X48Y183/INT_L.EL1END2->>FAN_ALT5 INT_L_X48Y183/INT_L.EL1END2->>IMUX_L5 INT_L_X48Y183/INT_L.ER1END0->>IMUX_L1 INT_L_X48Y183/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X48Y183/INT_L.FAN_BOUNCE5->>IMUX_L3 INT_R_X35Y178/INT_R.WR1END0->>IMUX1 INT_R_X35Y182/INT_R.NW6END0->>NN2BEG0 INT_R_X35Y183/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X35Y183/INT_R.SR1BEG_S0->>IMUX1 INT_R_X37Y177/INT_R.WW2END3->>WL1BEG2 INT_R_X37Y178/INT_R.WW2END_N0_3->>NW6BEG0 INT_R_X39Y177/INT_R.WW4END_S0_0->>WW2BEG3 INT_R_X43Y178/INT_R.WW4END0->>WW4BEG0 INT_R_X47Y177/INT_R.SS6END3->>ER1BEG_S0 INT_R_X47Y178/INT_R.SS6END_N0_3->>WW4BEG0 INT_R_X47Y182/INT_R.SL1END3->>ER1BEG_S0 INT_R_X47Y183/INT_R.LOGIC_OUTS21->>EL1BEG2 INT_R_X47Y183/INT_R.LOGIC_OUTS21->>SL1BEG3 INT_R_X47Y183/INT_R.LOGIC_OUTS21->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[29] - 
wires: BRAM_INT_INTERFACE_L_X38Y178/INT_INTERFACE_WR1END1 BRAM_INT_INTERFACE_L_X44Y177/INT_INTERFACE_WW4END3 BRAM_L_X38Y175/BRAM_WR1END1_3 BRAM_L_X44Y175/BRAM_WW4END3_2 CLBLL_L_X40Y177/CLBLL_WW4END3 CLBLL_L_X42Y177/CLBLL_WW4B3 CLBLL_R_X45Y177/CLBLL_WW4B3 CLBLM_L_X36Y178/CLBLM_WW2END0 CLBLM_L_X46Y177/CLBLM_WW4B3 CLBLM_R_X37Y178/CLBLM_WR1END1 CLBLM_R_X39Y177/CLBLM_WW4END3 CLBLM_R_X41Y177/CLBLM_WW4B3 CLBLM_R_X43Y177/CLBLM_WW4END3 CLBLM_R_X47Y178/CLBLM_EL1BEG1 CLBLM_R_X47Y183/CLBLM_EL1BEG1 CLBLM_R_X47Y183/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y183/CLBLM_M_AMUX DSP_L_X48Y175/DSP_1_B12 DSP_L_X48Y175/DSP_EL1BEG1_3 DSP_L_X48Y175/DSP_IMUX41_3 DSP_L_X48Y180/DSP_0_B12 DSP_L_X48Y180/DSP_1_A12 DSP_L_X48Y180/DSP_1_B12 DSP_L_X48Y180/DSP_EL1BEG1_3 DSP_L_X48Y180/DSP_IMUX41_3 DSP_L_X48Y180/DSP_IMUX43_3 DSP_L_X48Y180/DSP_IMUX45_3 DSP_R_X35Y175/DSP_1_B12 DSP_R_X35Y175/DSP_IMUX41_3 DSP_R_X35Y175/DSP_WW2END0_3 DSP_R_X35Y180/DSP_1_B12 DSP_R_X35Y180/DSP_IMUX41_3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_EL1BEG1 INT_INTERFACE_L_X48Y178/INT_INTERFACE_IMUX41 INT_INTERFACE_L_X48Y183/INT_INTERFACE_EL1BEG1 INT_INTERFACE_L_X48Y183/INT_INTERFACE_IMUX41 INT_INTERFACE_L_X48Y183/INT_INTERFACE_IMUX43 INT_INTERFACE_L_X48Y183/INT_INTERFACE_IMUX45 INT_INTERFACE_R_X35Y178/INT_INTERFACE_IMUX41 INT_INTERFACE_R_X35Y178/INT_INTERFACE_WW2END0 INT_INTERFACE_R_X35Y183/INT_INTERFACE_IMUX41 INT_L_X36Y178/WW2A0 INT_L_X38Y177/WR1END_S1_0 INT_L_X38Y178/WR1BEG1 INT_L_X38Y178/WR1END0 INT_L_X40Y177/WW4C3 INT_L_X42Y177/WW4A3 INT_L_X44Y177/WW4C3 INT_L_X46Y177/WW4A3 INT_L_X48Y178/EL1END1 INT_L_X48Y178/IMUX_L41 INT_L_X48Y183/BYP_ALT1 INT_L_X48Y183/BYP_BOUNCE1 INT_L_X48Y183/EL1END1 INT_L_X48Y183/IMUX_L41 INT_L_X48Y183/IMUX_L43 INT_L_X48Y183/IMUX_L45 INT_R_X35Y178/IMUX41 INT_R_X35Y178/NN2BEG1 INT_R_X35Y178/WW2END0 INT_R_X35Y179/NN2A1 INT_R_X35Y180/NN2END1 INT_R_X35Y180/NR1BEG1 INT_R_X35Y181/NN2BEG1 INT_R_X35Y181/NR1END1 INT_R_X35Y182/NN2A1 INT_R_X35Y183/IMUX41 INT_R_X35Y183/NN2END1 INT_R_X37Y178/WR1END1 INT_R_X37Y178/WW2BEG0 INT_R_X39Y177/WR1BEG_S0 INT_R_X39Y177/WW4END3 INT_R_X39Y178/WR1BEG0 INT_R_X41Y177/WW4B3 INT_R_X43Y177/WW4BEG3 INT_R_X43Y177/WW4END3 INT_R_X45Y177/WW4B3 INT_R_X47Y177/NR1BEG2 INT_R_X47Y177/SS6END2 INT_R_X47Y177/WW4BEG3 INT_R_X47Y178/EL1BEG1 INT_R_X47Y178/NR1END2 INT_R_X47Y178/SS6E2 INT_R_X47Y179/SS6D2 INT_R_X47Y180/SS6C2 INT_R_X47Y181/SS6B2 INT_R_X47Y182/SS6A2 INT_R_X47Y183/EL1BEG1 INT_R_X47Y183/LOGIC_OUTS20 INT_R_X47Y183/SS6BEG2 VBRK_X113Y185/VBRK_WW4B3 VBRK_X118Y186/VBRK_EL1BEG1 VBRK_X118Y191/VBRK_EL1BEG1 VBRK_X89Y186/VBRK_WW2END0 VBRK_X99Y185/VBRK_WW4END3 
pips: CLBLM_R_X47Y183/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_L_X48Y175/DSP_L.DSP_IMUX41_3->DSP_1_B12 DSP_L_X48Y180/DSP_L.DSP_IMUX41_3->DSP_1_B12 DSP_L_X48Y180/DSP_L.DSP_IMUX43_3->DSP_0_B12 DSP_L_X48Y180/DSP_L.DSP_IMUX45_3->DSP_1_A12 DSP_R_X35Y175/DSP_R.DSP_IMUX41_3->DSP_1_B12 DSP_R_X35Y180/DSP_R.DSP_IMUX41_3->DSP_1_B12 INT_L_X38Y178/INT_L.WR1END0->>WR1BEG1 INT_L_X48Y178/INT_L.EL1END1->>IMUX_L41 INT_L_X48Y183/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X48Y183/INT_L.BYP_BOUNCE1->>IMUX_L43 INT_L_X48Y183/INT_L.BYP_BOUNCE1->>IMUX_L45 INT_L_X48Y183/INT_L.EL1END1->>BYP_ALT1 INT_L_X48Y183/INT_L.EL1END1->>IMUX_L41 INT_R_X35Y178/INT_R.WW2END0->>IMUX41 INT_R_X35Y178/INT_R.WW2END0->>NN2BEG1 INT_R_X35Y180/INT_R.NN2END1->>NR1BEG1 INT_R_X35Y181/INT_R.NR1END1->>NN2BEG1 INT_R_X35Y183/INT_R.NN2END1->>IMUX41 INT_R_X37Y178/INT_R.WR1END1->>WW2BEG0 INT_R_X39Y177/INT_R.WW4END3->>WR1BEG_S0 INT_R_X43Y177/INT_R.WW4END3->>WW4BEG3 INT_R_X47Y177/INT_R.SS6END2->>NR1BEG2 INT_R_X47Y177/INT_R.SS6END2->>WW4BEG3 INT_R_X47Y178/INT_R.NR1END2->>EL1BEG1 INT_R_X47Y183/INT_R.LOGIC_OUTS20->>EL1BEG1 INT_R_X47Y183/INT_R.LOGIC_OUTS20->>SS6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[28] - 
wires: BRAM_INT_INTERFACE_L_X38Y177/INT_INTERFACE_WW2A0 BRAM_INT_INTERFACE_L_X44Y177/INT_INTERFACE_WW4C1 BRAM_L_X38Y175/BRAM_WW2A0_2 BRAM_L_X44Y175/BRAM_WW4C1_2 CLBLL_L_X40Y177/CLBLL_WW4C1 CLBLL_L_X42Y177/CLBLL_WW4A1 CLBLL_R_X45Y177/CLBLL_WW4A1 CLBLM_L_X36Y176/CLBLM_WL1END3 CLBLM_L_X36Y177/CLBLM_NW4A1 CLBLM_L_X46Y177/CLBLM_WW4A1 CLBLM_R_X37Y177/CLBLM_WW2A0 CLBLM_R_X39Y177/CLBLM_WW4C1 CLBLM_R_X41Y177/CLBLM_WW4A1 CLBLM_R_X43Y177/CLBLM_WW4C1 CLBLM_R_X47Y177/CLBLM_EE2A0 CLBLM_R_X47Y182/CLBLM_EL1BEG0 CLBLM_R_X47Y182/CLBLM_LOGIC_OUTS23 CLBLM_R_X47Y182/CLBLM_M_DMUX DSP_L_X48Y175/DSP_1_B11 DSP_L_X48Y175/DSP_EE2A0_2 DSP_L_X48Y175/DSP_IMUX8_2 DSP_L_X48Y180/DSP_0_B11 DSP_L_X48Y180/DSP_1_A11 DSP_L_X48Y180/DSP_1_B11 DSP_L_X48Y180/DSP_EL1BEG0_2 DSP_L_X48Y180/DSP_IMUX16_2 DSP_L_X48Y180/DSP_IMUX8_2 DSP_L_X48Y180/DSP_IMUX9_2 DSP_R_X35Y175/DSP_1_B11 DSP_R_X35Y175/DSP_IMUX8_2 DSP_R_X35Y175/DSP_NW4A1_2 DSP_R_X35Y175/DSP_WL1END3_1 DSP_R_X35Y180/DSP_1_B11 DSP_R_X35Y180/DSP_IMUX8_2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_EE2A0 INT_INTERFACE_L_X48Y177/INT_INTERFACE_IMUX8 INT_INTERFACE_L_X48Y182/INT_INTERFACE_EL1BEG0 INT_INTERFACE_L_X48Y182/INT_INTERFACE_IMUX16 INT_INTERFACE_L_X48Y182/INT_INTERFACE_IMUX8 INT_INTERFACE_L_X48Y182/INT_INTERFACE_IMUX9 INT_INTERFACE_R_X35Y176/INT_INTERFACE_WL1END3 INT_INTERFACE_R_X35Y177/INT_INTERFACE_IMUX8 INT_INTERFACE_R_X35Y177/INT_INTERFACE_NW4A1 INT_INTERFACE_R_X35Y182/INT_INTERFACE_IMUX8 INT_L_X34Y181/NE2BEG1 INT_L_X34Y181/NW6END1 INT_L_X34Y182/NE2A1 INT_L_X36Y176/WL1BEG3 INT_L_X36Y177/NW6BEG1 INT_L_X36Y177/WL1BEG_N3 INT_L_X36Y177/WW2END0 INT_L_X38Y177/WW2BEG0 INT_L_X38Y177/WW4END1 INT_L_X40Y177/WW4B1 INT_L_X42Y177/WW4BEG1 INT_L_X42Y177/WW4END1 INT_L_X44Y177/WW4B1 INT_L_X46Y177/EE2BEG0 INT_L_X46Y177/SS6END0 INT_L_X46Y177/WW4BEG1 INT_L_X46Y178/SS6E0 INT_L_X46Y179/SS6D0 INT_L_X46Y180/SS6C0 INT_L_X46Y181/SS6B0 INT_L_X46Y182/SS6A0 INT_L_X46Y183/NW2END1 INT_L_X46Y183/SS6BEG0 INT_L_X48Y177/EE2END0 INT_L_X48Y177/IMUX_L8 INT_L_X48Y181/EL1END_S3_0 INT_L_X48Y182/EL1END0 INT_L_X48Y182/IMUX_L16 INT_L_X48Y182/IMUX_L8 INT_L_X48Y182/IMUX_L9 INT_R_X35Y176/WL1END3 INT_R_X35Y177/IMUX8 INT_R_X35Y177/NW6A1 INT_R_X35Y177/WL1END_N1_3 INT_R_X35Y178/NW6B1 INT_R_X35Y179/NW6C1 INT_R_X35Y180/NW6D1 INT_R_X35Y181/FAN_BOUNCE_S3_2 INT_R_X35Y181/NW6E1 INT_R_X35Y182/FAN_ALT2 INT_R_X35Y182/FAN_BOUNCE2 INT_R_X35Y182/IMUX8 INT_R_X35Y182/NE2END1 INT_R_X37Y177/WW2A0 INT_R_X39Y177/WW4C1 INT_R_X41Y177/WW4A1 INT_R_X43Y177/WW4C1 INT_R_X45Y177/WW4A1 INT_R_X47Y177/EE2A0 INT_R_X47Y182/EL1BEG0 INT_R_X47Y182/LOGIC_OUTS23 INT_R_X47Y182/NW2BEG1 INT_R_X47Y183/NW2A1 VBRK_X113Y185/VBRK_WW4A1 VBRK_X118Y185/VBRK_EE2A0 VBRK_X118Y190/VBRK_EL1BEG0 VBRK_X89Y184/VBRK_WL1END3 VBRK_X89Y185/VBRK_NW4A1 VBRK_X99Y185/VBRK_WW4C1 
pips: CLBLM_R_X47Y182/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_L_X48Y175/DSP_L.DSP_IMUX8_2->DSP_1_B11 DSP_L_X48Y180/DSP_L.DSP_IMUX16_2->DSP_0_B11 DSP_L_X48Y180/DSP_L.DSP_IMUX8_2->DSP_1_B11 DSP_L_X48Y180/DSP_L.DSP_IMUX9_2->DSP_1_A11 DSP_R_X35Y175/DSP_R.DSP_IMUX8_2->DSP_1_B11 DSP_R_X35Y180/DSP_R.DSP_IMUX8_2->DSP_1_B11 INT_L_X34Y181/INT_L.NW6END1->>NE2BEG1 INT_L_X36Y177/INT_L.WW2END0->>NW6BEG1 INT_L_X36Y177/INT_L.WW2END0->>WL1BEG_N3 INT_L_X38Y177/INT_L.WW4END1->>WW2BEG0 INT_L_X42Y177/INT_L.WW4END1->>WW4BEG1 INT_L_X46Y177/INT_L.SS6END0->>EE2BEG0 INT_L_X46Y177/INT_L.SS6END0->>WW4BEG1 INT_L_X46Y183/INT_L.NW2END1->>SS6BEG0 INT_L_X48Y177/INT_L.EE2END0->>IMUX_L8 INT_L_X48Y182/INT_L.EL1END0->>IMUX_L16 INT_L_X48Y182/INT_L.EL1END0->>IMUX_L8 INT_L_X48Y182/INT_L.EL1END0->>IMUX_L9 INT_R_X35Y177/INT_R.WL1END_N1_3->>IMUX8 INT_R_X35Y182/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X35Y182/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X35Y182/INT_R.NE2END1->>FAN_ALT2 INT_R_X47Y182/INT_R.LOGIC_OUTS23->>EL1BEG0 INT_R_X47Y182/INT_R.LOGIC_OUTS23->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[27] - 
wires: BRAM_INT_INTERFACE_L_X38Y182/INT_INTERFACE_WW2A0 BRAM_INT_INTERFACE_L_X44Y182/INT_INTERFACE_WW4END0 BRAM_L_X38Y180/BRAM_WW2A0_2 BRAM_L_X44Y180/BRAM_WW4END0_2 CLBLL_L_X40Y182/CLBLL_WW4END0 CLBLL_L_X42Y182/CLBLL_WW4B0 CLBLL_R_X45Y182/CLBLL_WW4B0 CLBLM_L_X36Y182/CLBLM_SW4A0 CLBLM_L_X36Y182/CLBLM_WR1END2 CLBLM_L_X46Y182/CLBLM_WW4B0 CLBLM_R_X37Y182/CLBLM_WW2A0 CLBLM_R_X39Y182/CLBLM_WW4END0 CLBLM_R_X41Y182/CLBLM_WW4B0 CLBLM_R_X43Y182/CLBLM_WW4END0 CLBLM_R_X47Y181/CLBLM_SE2A0 CLBLM_R_X47Y182/CLBLM_ER1BEG1 CLBLM_R_X47Y182/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y182/CLBLM_M_CMUX CLBLM_R_X47Y182/CLBLM_SE4BEG0 DSP_L_X48Y175/DSP_1_B10 DSP_L_X48Y175/DSP_IMUX44_2 DSP_L_X48Y180/DSP_0_B10 DSP_L_X48Y180/DSP_1_A10 DSP_L_X48Y180/DSP_1_B10 DSP_L_X48Y180/DSP_ER1BEG1_2 DSP_L_X48Y180/DSP_IMUX13_2 DSP_L_X48Y180/DSP_IMUX36_2 DSP_L_X48Y180/DSP_IMUX44_2 DSP_L_X48Y180/DSP_SE2A0_1 DSP_L_X48Y180/DSP_SE4BEG0_2 DSP_R_X35Y175/DSP_1_B10 DSP_R_X35Y175/DSP_IMUX44_2 DSP_R_X35Y180/DSP_1_B10 DSP_R_X35Y180/DSP_IMUX44_2 DSP_R_X35Y180/DSP_SW4A0_2 DSP_R_X35Y180/DSP_WR1END2_2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_IMUX44 INT_INTERFACE_L_X48Y181/INT_INTERFACE_SE2A0 INT_INTERFACE_L_X48Y182/INT_INTERFACE_ER1BEG1 INT_INTERFACE_L_X48Y182/INT_INTERFACE_IMUX13 INT_INTERFACE_L_X48Y182/INT_INTERFACE_IMUX36 INT_INTERFACE_L_X48Y182/INT_INTERFACE_IMUX44 INT_INTERFACE_L_X48Y182/INT_INTERFACE_SE4BEG0 INT_INTERFACE_R_X35Y177/INT_INTERFACE_IMUX44 INT_INTERFACE_R_X35Y182/INT_INTERFACE_IMUX44 INT_INTERFACE_R_X35Y182/INT_INTERFACE_SW4A0 INT_INTERFACE_R_X35Y182/INT_INTERFACE_WR1END2 INT_L_X34Y177/SE2A0 INT_L_X34Y178/SE2BEG0 INT_L_X34Y178/SW6END0 INT_L_X36Y182/SW6BEG0 INT_L_X36Y182/WR1BEG2 INT_L_X36Y182/WW2END0 INT_L_X38Y182/WR1END1 INT_L_X38Y182/WW2BEG0 INT_L_X40Y182/WW4C0 INT_L_X42Y182/WW4A0 INT_L_X44Y182/WW4C0 INT_L_X46Y182/WW4A0 INT_L_X48Y177/BYP_ALT0 INT_L_X48Y177/BYP_BOUNCE0 INT_L_X48Y177/IMUX_L44 INT_L_X48Y177/SW2END0 INT_L_X48Y178/SE6E0 INT_L_X48Y179/SE6D0 INT_L_X48Y180/SE6C0 INT_L_X48Y181/NR1BEG0 INT_L_X48Y181/SE2END0 INT_L_X48Y181/SE6B0 INT_L_X48Y182/BYP_ALT0 INT_L_X48Y182/BYP_ALT4 INT_L_X48Y182/BYP_BOUNCE0 INT_L_X48Y182/BYP_BOUNCE4 INT_L_X48Y182/ER1END1 INT_L_X48Y182/IMUX_L13 INT_L_X48Y182/IMUX_L36 INT_L_X48Y182/IMUX_L44 INT_L_X48Y182/NL1BEG_N3 INT_L_X48Y182/NR1END0 INT_L_X48Y182/SE6A0 INT_R_X35Y177/BYP_ALT0 INT_R_X35Y177/BYP_BOUNCE0 INT_R_X35Y177/IMUX44 INT_R_X35Y177/SE2END0 INT_R_X35Y178/SW6E0 INT_R_X35Y179/SW6D0 INT_R_X35Y180/SW6C0 INT_R_X35Y181/SW6B0 INT_R_X35Y182/IMUX44 INT_R_X35Y182/SW6A0 INT_R_X35Y182/WR1END2 INT_R_X37Y182/WW2A0 INT_R_X39Y181/WW4END_S0_0 INT_R_X39Y182/WR1BEG1 INT_R_X39Y182/WW4END0 INT_R_X41Y182/WW4B0 INT_R_X43Y181/WW4END_S0_0 INT_R_X43Y182/WW4BEG0 INT_R_X43Y182/WW4END0 INT_R_X45Y182/WW4B0 INT_R_X47Y181/SE2A0 INT_R_X47Y182/ER1BEG1 INT_R_X47Y182/LOGIC_OUTS22 INT_R_X47Y182/SE2BEG0 INT_R_X47Y182/SE6BEG0 INT_R_X47Y182/WW4BEG0 INT_R_X49Y177/SW2A0 INT_R_X49Y178/SE6END0 INT_R_X49Y178/SW2BEG0 VBRK_X113Y190/VBRK_WW4B0 VBRK_X118Y189/VBRK_SE2A0 VBRK_X118Y190/VBRK_ER1BEG1 VBRK_X118Y190/VBRK_SE4BEG0 VBRK_X89Y190/VBRK_SW4A0 VBRK_X89Y190/VBRK_WR1END2 VBRK_X99Y190/VBRK_WW4END0 
pips: CLBLM_R_X47Y182/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_L_X48Y175/DSP_L.DSP_IMUX44_2->DSP_1_B10 DSP_L_X48Y180/DSP_L.DSP_IMUX13_2->DSP_1_A10 DSP_L_X48Y180/DSP_L.DSP_IMUX36_2->DSP_0_B10 DSP_L_X48Y180/DSP_L.DSP_IMUX44_2->DSP_1_B10 DSP_R_X35Y175/DSP_R.DSP_IMUX44_2->DSP_1_B10 DSP_R_X35Y180/DSP_R.DSP_IMUX44_2->DSP_1_B10 INT_L_X34Y178/INT_L.SW6END0->>SE2BEG0 INT_L_X36Y182/INT_L.WW2END0->>SW6BEG0 INT_L_X36Y182/INT_L.WW2END0->>WR1BEG2 INT_L_X38Y182/INT_L.WR1END1->>WW2BEG0 INT_L_X48Y177/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X48Y177/INT_L.BYP_BOUNCE0->>IMUX_L44 INT_L_X48Y177/INT_L.SW2END0->>BYP_ALT0 INT_L_X48Y181/INT_L.SE2END0->>NR1BEG0 INT_L_X48Y182/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X48Y182/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X48Y182/INT_L.BYP_BOUNCE0->>IMUX_L44 INT_L_X48Y182/INT_L.BYP_BOUNCE4->>IMUX_L36 INT_L_X48Y182/INT_L.ER1END1->>BYP_ALT4 INT_L_X48Y182/INT_L.NL1BEG_N3->>IMUX_L13 INT_L_X48Y182/INT_L.NR1END0->>BYP_ALT0 INT_L_X48Y182/INT_L.NR1END0->>NL1BEG_N3 INT_R_X35Y177/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X35Y177/INT_R.BYP_BOUNCE0->>IMUX44 INT_R_X35Y177/INT_R.SE2END0->>BYP_ALT0 INT_R_X35Y182/INT_R.WR1END2->>IMUX44 INT_R_X39Y182/INT_R.WW4END0->>WR1BEG1 INT_R_X43Y182/INT_R.WW4END0->>WW4BEG0 INT_R_X47Y182/INT_R.LOGIC_OUTS22->>ER1BEG1 INT_R_X47Y182/INT_R.LOGIC_OUTS22->>SE2BEG0 INT_R_X47Y182/INT_R.LOGIC_OUTS22->>SE6BEG0 INT_R_X47Y182/INT_R.LOGIC_OUTS22->>WW4BEG0 INT_R_X49Y178/INT_R.SE6END0->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[26] - 
wires: BRAM_INT_INTERFACE_L_X38Y182/INT_INTERFACE_WW4END1 BRAM_INT_INTERFACE_L_X44Y182/INT_INTERFACE_WW4B1 BRAM_L_X38Y180/BRAM_WW4END1_2 BRAM_L_X44Y180/BRAM_WW4B1_2 CLBLL_L_X40Y182/CLBLL_WW4B1 CLBLL_L_X42Y182/CLBLL_WW4END1 CLBLL_R_X45Y182/CLBLL_WW2END0 CLBLM_L_X36Y178/CLBLM_SW4END0 CLBLM_L_X36Y182/CLBLM_WW2END0 CLBLM_L_X46Y182/CLBLM_WW2END0 CLBLM_R_X37Y182/CLBLM_WW4END1 CLBLM_R_X39Y182/CLBLM_WW4B1 CLBLM_R_X41Y182/CLBLM_WW4END1 CLBLM_R_X43Y182/CLBLM_WW4B1 CLBLM_R_X47Y182/CLBLM_EE2BEG3 CLBLM_R_X47Y182/CLBLM_ER1BEG0 CLBLM_R_X47Y182/CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y182/CLBLM_M_BMUX CLBLM_R_X47Y182/CLBLM_SE4BEG3 DSP_L_X48Y175/DSP_1_B9 DSP_L_X48Y175/DSP_IMUX42_2 DSP_L_X48Y180/DSP_0_B9 DSP_L_X48Y180/DSP_1_A9 DSP_L_X48Y180/DSP_1_B9 DSP_L_X48Y180/DSP_EE2BEG3_2 DSP_L_X48Y180/DSP_ER1BEG0_2 DSP_L_X48Y180/DSP_IMUX11_2 DSP_L_X48Y180/DSP_IMUX18_2 DSP_L_X48Y180/DSP_IMUX42_2 DSP_L_X48Y180/DSP_SE4BEG3_2 DSP_R_X35Y175/DSP_1_B9 DSP_R_X35Y175/DSP_IMUX42_2 DSP_R_X35Y175/DSP_SW4END0_3 DSP_R_X35Y180/DSP_1_B9 DSP_R_X35Y180/DSP_IMUX42_2 DSP_R_X35Y180/DSP_WW2END0_2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_IMUX42 INT_INTERFACE_L_X48Y182/INT_INTERFACE_EE2BEG3 INT_INTERFACE_L_X48Y182/INT_INTERFACE_ER1BEG0 INT_INTERFACE_L_X48Y182/INT_INTERFACE_IMUX11 INT_INTERFACE_L_X48Y182/INT_INTERFACE_IMUX18 INT_INTERFACE_L_X48Y182/INT_INTERFACE_IMUX42 INT_INTERFACE_L_X48Y182/INT_INTERFACE_SE4BEG3 INT_INTERFACE_R_X35Y177/INT_INTERFACE_IMUX42 INT_INTERFACE_R_X35Y178/INT_INTERFACE_SW4END0 INT_INTERFACE_R_X35Y182/INT_INTERFACE_IMUX42 INT_INTERFACE_R_X35Y182/INT_INTERFACE_WW2END0 INT_L_X34Y177/ER1BEG1 INT_L_X34Y177/SW2END0 INT_L_X36Y178/SW6E0 INT_L_X36Y179/SW6D0 INT_L_X36Y180/SW6C0 INT_L_X36Y181/SW6B0 INT_L_X36Y182/SW6A0 INT_L_X36Y182/WW2A0 INT_L_X38Y182/WW4C1 INT_L_X40Y182/WW4A1 INT_L_X42Y182/WW4C1 INT_L_X44Y182/WW4A1 INT_L_X46Y182/WW2A0 INT_L_X48Y177/IMUX_L42 INT_L_X48Y177/SR1BEG_S0 INT_L_X48Y177/SW2END3 INT_L_X48Y178/SE6E3 INT_L_X48Y178/SW2END_N0_3 INT_L_X48Y179/SE6D3 INT_L_X48Y180/SE6C3 INT_L_X48Y181/SE6B3 INT_L_X48Y182/BYP_ALT1 INT_L_X48Y182/BYP_BOUNCE1 INT_L_X48Y182/EE2A3 INT_L_X48Y182/ER1END0 INT_L_X48Y182/IMUX_L11 INT_L_X48Y182/IMUX_L18 INT_L_X48Y182/IMUX_L42 INT_L_X48Y182/SE6A3 INT_L_X48Y182/SR1BEG_S0 INT_L_X48Y182/WR1END_S1_0 INT_L_X48Y183/WR1END0 INT_R_X35Y177/ER1END1 INT_R_X35Y177/IMUX42 INT_R_X35Y177/SW2A0 INT_R_X35Y178/SW2BEG0 INT_R_X35Y178/SW6END0 INT_R_X35Y182/IMUX42 INT_R_X35Y182/WW2END0 INT_R_X37Y182/SW6BEG0 INT_R_X37Y182/WW2BEG0 INT_R_X37Y182/WW4END1 INT_R_X39Y182/WW4B1 INT_R_X41Y182/WW4BEG1 INT_R_X41Y182/WW4END1 INT_R_X43Y182/WW4B1 INT_R_X45Y182/WW2END0 INT_R_X45Y182/WW4BEG1 INT_R_X47Y181/ER1BEG_S0 INT_R_X47Y181/SL1END3 INT_R_X47Y182/EE2BEG3 INT_R_X47Y182/ER1BEG0 INT_R_X47Y182/LOGIC_OUTS21 INT_R_X47Y182/SE6BEG3 INT_R_X47Y182/SL1BEG3 INT_R_X47Y182/SR1BEG_S0 INT_R_X47Y182/WW2BEG0 INT_R_X49Y177/SW2A3 INT_R_X49Y178/SE6END3 INT_R_X49Y178/SW2BEG3 INT_R_X49Y182/EE2END3 INT_R_X49Y182/WR1BEG_S0 INT_R_X49Y183/WR1BEG0 VBRK_X113Y190/VBRK_WW2END0 VBRK_X118Y190/VBRK_EE2BEG3 VBRK_X118Y190/VBRK_ER1BEG0 VBRK_X118Y190/VBRK_SE4BEG3 VBRK_X89Y186/VBRK_SW4END0 VBRK_X89Y190/VBRK_WW2END0 VBRK_X99Y190/VBRK_WW4B1 
pips: CLBLM_R_X47Y182/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_L_X48Y175/DSP_L.DSP_IMUX42_2->DSP_1_B9 DSP_L_X48Y180/DSP_L.DSP_IMUX11_2->DSP_1_A9 DSP_L_X48Y180/DSP_L.DSP_IMUX18_2->DSP_0_B9 DSP_L_X48Y180/DSP_L.DSP_IMUX42_2->DSP_1_B9 DSP_R_X35Y175/DSP_R.DSP_IMUX42_2->DSP_1_B9 DSP_R_X35Y180/DSP_R.DSP_IMUX42_2->DSP_1_B9 INT_L_X34Y177/INT_L.SW2END0->>ER1BEG1 INT_L_X48Y177/INT_L.SR1BEG_S0->>IMUX_L42 INT_L_X48Y177/INT_L.SW2END3->>SR1BEG_S0 INT_L_X48Y182/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X48Y182/INT_L.BYP_BOUNCE1->>IMUX_L11 INT_L_X48Y182/INT_L.ER1END0->>BYP_ALT1 INT_L_X48Y182/INT_L.ER1END0->>IMUX_L18 INT_L_X48Y182/INT_L.SR1BEG_S0->>IMUX_L42 INT_L_X48Y182/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X35Y177/INT_R.ER1END1->>IMUX42 INT_R_X35Y178/INT_R.SW6END0->>SW2BEG0 INT_R_X35Y182/INT_R.WW2END0->>IMUX42 INT_R_X37Y182/INT_R.WW4END1->>SW6BEG0 INT_R_X37Y182/INT_R.WW4END1->>WW2BEG0 INT_R_X41Y182/INT_R.WW4END1->>WW4BEG1 INT_R_X45Y182/INT_R.WW2END0->>WW4BEG1 INT_R_X47Y181/INT_R.SL1END3->>ER1BEG_S0 INT_R_X47Y182/INT_R.LOGIC_OUTS21->>EE2BEG3 INT_R_X47Y182/INT_R.LOGIC_OUTS21->>SE6BEG3 INT_R_X47Y182/INT_R.LOGIC_OUTS21->>SL1BEG3 INT_R_X47Y182/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X47Y182/INT_R.SR1BEG_S0->>WW2BEG0 INT_R_X49Y178/INT_R.SE6END3->>SW2BEG3 INT_R_X49Y182/INT_R.EE2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[25] - 
wires: BRAM_INT_INTERFACE_L_X38Y181/INT_INTERFACE_WW4C3 BRAM_INT_INTERFACE_L_X44Y182/INT_INTERFACE_WW4B3 BRAM_L_X38Y180/BRAM_WW4C3_1 BRAM_L_X44Y180/BRAM_WW4B3_2 CLBLL_L_X40Y181/CLBLL_WW4A3 CLBLL_L_X42Y182/CLBLL_WW4END3 CLBLL_R_X45Y182/CLBLL_WW2END2 CLBLM_L_X36Y177/CLBLM_SW2A2 CLBLM_L_X36Y182/CLBLM_NW2A3 CLBLM_L_X46Y182/CLBLM_WW2END2 CLBLM_R_X37Y181/CLBLM_WW4C3 CLBLM_R_X39Y181/CLBLM_WW4A3 CLBLM_R_X41Y182/CLBLM_WW4END3 CLBLM_R_X43Y182/CLBLM_WW4B3 CLBLM_R_X47Y182/CLBLM_EE2BEG2 CLBLM_R_X47Y182/CLBLM_ER1BEG3 CLBLM_R_X47Y182/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y182/CLBLM_M_AMUX CLBLM_R_X47Y182/CLBLM_SE4BEG2 DSP_L_X48Y175/DSP_1_B8 DSP_L_X48Y175/DSP_IMUX14_2 DSP_L_X48Y180/DSP_0_B8 DSP_L_X48Y180/DSP_1_A8 DSP_L_X48Y180/DSP_1_B8 DSP_L_X48Y180/DSP_EE2BEG2_2 DSP_L_X48Y180/DSP_ER1BEG3_2 DSP_L_X48Y180/DSP_IMUX14_2 DSP_L_X48Y180/DSP_IMUX15_2 DSP_L_X48Y180/DSP_IMUX22_2 DSP_L_X48Y180/DSP_SE4BEG2_2 DSP_R_X35Y175/DSP_1_B8 DSP_R_X35Y175/DSP_IMUX14_2 DSP_R_X35Y175/DSP_SW2A2_2 DSP_R_X35Y180/DSP_1_B8 DSP_R_X35Y180/DSP_IMUX14_2 DSP_R_X35Y180/DSP_NW2A3_2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_IMUX14 INT_INTERFACE_L_X48Y182/INT_INTERFACE_EE2BEG2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_ER1BEG3 INT_INTERFACE_L_X48Y182/INT_INTERFACE_IMUX14 INT_INTERFACE_L_X48Y182/INT_INTERFACE_IMUX15 INT_INTERFACE_L_X48Y182/INT_INTERFACE_IMUX22 INT_INTERFACE_L_X48Y182/INT_INTERFACE_SE4BEG2 INT_INTERFACE_R_X35Y177/INT_INTERFACE_IMUX14 INT_INTERFACE_R_X35Y177/INT_INTERFACE_SW2A2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_IMUX14 INT_INTERFACE_R_X35Y182/INT_INTERFACE_NW2A3 INT_L_X36Y177/SW2A2 INT_L_X36Y178/SL1END2 INT_L_X36Y178/SW2BEG2 INT_L_X36Y179/SL1BEG2 INT_L_X36Y179/SS2END2 INT_L_X36Y180/SS2A2 INT_L_X36Y181/NW2BEG3 INT_L_X36Y181/SS2BEG2 INT_L_X36Y181/WW4END3 INT_L_X36Y182/NW2A3 INT_L_X38Y181/WW4B3 INT_L_X40Y181/SW2END2 INT_L_X40Y181/WW4BEG3 INT_L_X42Y182/WW4C3 INT_L_X44Y182/WW4A3 INT_L_X46Y182/WW2A2 INT_L_X48Y177/IMUX_L14 INT_L_X48Y177/SW2END2 INT_L_X48Y178/SE6E2 INT_L_X48Y179/SE6D2 INT_L_X48Y180/SE6C2 INT_L_X48Y181/SE6B2 INT_L_X48Y182/EE2A2 INT_L_X48Y182/ER1END3 INT_L_X48Y182/IMUX_L14 INT_L_X48Y182/IMUX_L15 INT_L_X48Y182/IMUX_L22 INT_L_X48Y182/SE6A2 INT_L_X48Y182/WR1END3 INT_L_X48Y183/ER1END_N3_3 INT_R_X35Y177/IMUX14 INT_R_X35Y177/SW2END2 INT_R_X35Y182/IMUX14 INT_R_X35Y182/NW2END3 INT_R_X37Y181/WW4C3 INT_R_X39Y181/WW4A3 INT_R_X41Y181/SW2A2 INT_R_X41Y182/SW2BEG2 INT_R_X41Y182/WW4END3 INT_R_X43Y182/WW4B3 INT_R_X45Y182/WW2END2 INT_R_X45Y182/WW4BEG3 INT_R_X47Y182/EE2BEG2 INT_R_X47Y182/ER1BEG3 INT_R_X47Y182/LOGIC_OUTS20 INT_R_X47Y182/SE6BEG2 INT_R_X47Y182/WW2BEG2 INT_R_X49Y177/SW2A2 INT_R_X49Y178/SE6END2 INT_R_X49Y178/SW2BEG2 INT_R_X49Y182/EE2END2 INT_R_X49Y182/WR1BEG3 VBRK_X113Y190/VBRK_WW2END2 VBRK_X118Y190/VBRK_EE2BEG2 VBRK_X118Y190/VBRK_ER1BEG3 VBRK_X118Y190/VBRK_SE4BEG2 VBRK_X89Y185/VBRK_SW2A2 VBRK_X89Y190/VBRK_NW2A3 VBRK_X99Y189/VBRK_WW4A3 
pips: CLBLM_R_X47Y182/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_L_X48Y175/DSP_L.DSP_IMUX14_2->DSP_1_B8 DSP_L_X48Y180/DSP_L.DSP_IMUX14_2->DSP_1_B8 DSP_L_X48Y180/DSP_L.DSP_IMUX15_2->DSP_1_A8 DSP_L_X48Y180/DSP_L.DSP_IMUX22_2->DSP_0_B8 DSP_R_X35Y175/DSP_R.DSP_IMUX14_2->DSP_1_B8 DSP_R_X35Y180/DSP_R.DSP_IMUX14_2->DSP_1_B8 INT_L_X36Y178/INT_L.SL1END2->>SW2BEG2 INT_L_X36Y179/INT_L.SS2END2->>SL1BEG2 INT_L_X36Y181/INT_L.WW4END3->>NW2BEG3 INT_L_X36Y181/INT_L.WW4END3->>SS2BEG2 INT_L_X40Y181/INT_L.SW2END2->>WW4BEG3 INT_L_X48Y177/INT_L.SW2END2->>IMUX_L14 INT_L_X48Y182/INT_L.ER1END3->>IMUX_L15 INT_L_X48Y182/INT_L.WR1END3->>IMUX_L14 INT_L_X48Y182/INT_L.WR1END3->>IMUX_L22 INT_R_X35Y177/INT_R.SW2END2->>IMUX14 INT_R_X35Y182/INT_R.NW2END3->>IMUX14 INT_R_X41Y182/INT_R.WW4END3->>SW2BEG2 INT_R_X45Y182/INT_R.WW2END2->>WW4BEG3 INT_R_X47Y182/INT_R.LOGIC_OUTS20->>EE2BEG2 INT_R_X47Y182/INT_R.LOGIC_OUTS20->>ER1BEG3 INT_R_X47Y182/INT_R.LOGIC_OUTS20->>SE6BEG2 INT_R_X47Y182/INT_R.LOGIC_OUTS20->>WW2BEG2 INT_R_X49Y178/INT_R.SE6END2->>SW2BEG2 INT_R_X49Y182/INT_R.EE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[24] - 
wires: BRAM_INT_INTERFACE_L_X38Y181/INT_INTERFACE_WW4B1 BRAM_INT_INTERFACE_L_X44Y181/INT_INTERFACE_WW4END1 BRAM_L_X38Y180/BRAM_WW4B1_1 BRAM_L_X44Y180/BRAM_WW4END1_1 CLBLL_L_X40Y181/CLBLL_WW4END1 CLBLL_L_X42Y181/CLBLL_WW4B1 CLBLL_R_X45Y181/CLBLL_WW4B1 CLBLM_L_X36Y181/CLBLM_WW4END1 CLBLM_L_X46Y181/CLBLM_WW4B1 CLBLM_R_X37Y181/CLBLM_WW4B1 CLBLM_R_X39Y181/CLBLM_WW4END1 CLBLM_R_X41Y181/CLBLM_WW4B1 CLBLM_R_X43Y181/CLBLM_WW4END1 CLBLM_R_X47Y176/CLBLM_EE2A0 CLBLM_R_X47Y181/CLBLM_EL1BEG0 CLBLM_R_X47Y181/CLBLM_LOGIC_OUTS23 CLBLM_R_X47Y181/CLBLM_M_DMUX DSP_L_X48Y175/DSP_1_B7 DSP_L_X48Y175/DSP_EE2A0_1 DSP_L_X48Y175/DSP_IMUX8_1 DSP_L_X48Y180/DSP_0_B7 DSP_L_X48Y180/DSP_1_A7 DSP_L_X48Y180/DSP_1_B7 DSP_L_X48Y180/DSP_EL1BEG0_1 DSP_L_X48Y180/DSP_IMUX16_1 DSP_L_X48Y180/DSP_IMUX8_1 DSP_L_X48Y180/DSP_IMUX9_1 DSP_R_X35Y175/DSP_1_B7 DSP_R_X35Y175/DSP_IMUX8_1 DSP_R_X35Y180/DSP_1_B7 DSP_R_X35Y180/DSP_IMUX8_1 DSP_R_X35Y180/DSP_WW4END1_1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_EE2A0 INT_INTERFACE_L_X48Y176/INT_INTERFACE_IMUX8 INT_INTERFACE_L_X48Y181/INT_INTERFACE_EL1BEG0 INT_INTERFACE_L_X48Y181/INT_INTERFACE_IMUX16 INT_INTERFACE_L_X48Y181/INT_INTERFACE_IMUX8 INT_INTERFACE_L_X48Y181/INT_INTERFACE_IMUX9 INT_INTERFACE_R_X35Y176/INT_INTERFACE_IMUX8 INT_INTERFACE_R_X35Y181/INT_INTERFACE_IMUX8 INT_INTERFACE_R_X35Y181/INT_INTERFACE_WW4END1 INT_L_X34Y182/EL1BEG0 INT_L_X34Y182/NW2END1 INT_L_X36Y181/WW4C1 INT_L_X38Y181/WW4A1 INT_L_X40Y181/WW4C1 INT_L_X42Y181/WW4A1 INT_L_X44Y181/WW4C1 INT_L_X46Y176/EE2BEG0 INT_L_X46Y176/SS6END0 INT_L_X46Y177/SS6E0 INT_L_X46Y178/SS6D0 INT_L_X46Y179/SS6C0 INT_L_X46Y180/SS6B0 INT_L_X46Y181/SS6A0 INT_L_X46Y181/WW4A1 INT_L_X46Y182/NW2END1 INT_L_X46Y182/SS6BEG0 INT_L_X48Y176/EE2END0 INT_L_X48Y176/IMUX_L8 INT_L_X48Y180/EL1END_S3_0 INT_L_X48Y181/EL1END0 INT_L_X48Y181/IMUX_L16 INT_L_X48Y181/IMUX_L8 INT_L_X48Y181/IMUX_L9 INT_R_X35Y175/NR1BEG0 INT_R_X35Y175/SS6END0 INT_R_X35Y176/IMUX8 INT_R_X35Y176/NR1END0 INT_R_X35Y176/SS6E0 INT_R_X35Y177/SS6D0 INT_R_X35Y178/SS6C0 INT_R_X35Y179/SS6B0 INT_R_X35Y180/SS6A0 INT_R_X35Y181/EL1END_S3_0 INT_R_X35Y181/IMUX8 INT_R_X35Y181/NW2BEG1 INT_R_X35Y181/SL1END0 INT_R_X35Y181/SS6BEG0 INT_R_X35Y181/WW4END1 INT_R_X35Y182/EL1END0 INT_R_X35Y182/NW2A1 INT_R_X35Y182/SL1BEG0 INT_R_X37Y181/WW4B1 INT_R_X39Y181/WW4BEG1 INT_R_X39Y181/WW4END1 INT_R_X41Y181/WW4B1 INT_R_X43Y181/WW4BEG1 INT_R_X43Y181/WW4END1 INT_R_X45Y181/WW4B1 INT_R_X47Y176/EE2A0 INT_R_X47Y181/EL1BEG0 INT_R_X47Y181/LOGIC_OUTS23 INT_R_X47Y181/NW2BEG1 INT_R_X47Y181/WW4BEG1 INT_R_X47Y182/NW2A1 VBRK_X113Y189/VBRK_WW4B1 VBRK_X118Y184/VBRK_EE2A0 VBRK_X118Y189/VBRK_EL1BEG0 VBRK_X89Y189/VBRK_WW4END1 VBRK_X99Y189/VBRK_WW4END1 
pips: CLBLM_R_X47Y181/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_L_X48Y175/DSP_L.DSP_IMUX8_1->DSP_1_B7 DSP_L_X48Y180/DSP_L.DSP_IMUX16_1->DSP_0_B7 DSP_L_X48Y180/DSP_L.DSP_IMUX8_1->DSP_1_B7 DSP_L_X48Y180/DSP_L.DSP_IMUX9_1->DSP_1_A7 DSP_R_X35Y175/DSP_R.DSP_IMUX8_1->DSP_1_B7 DSP_R_X35Y180/DSP_R.DSP_IMUX8_1->DSP_1_B7 INT_L_X34Y182/INT_L.NW2END1->>EL1BEG0 INT_L_X46Y176/INT_L.SS6END0->>EE2BEG0 INT_L_X46Y182/INT_L.NW2END1->>SS6BEG0 INT_L_X48Y176/INT_L.EE2END0->>IMUX_L8 INT_L_X48Y181/INT_L.EL1END0->>IMUX_L16 INT_L_X48Y181/INT_L.EL1END0->>IMUX_L8 INT_L_X48Y181/INT_L.EL1END0->>IMUX_L9 INT_R_X35Y175/INT_R.SS6END0->>NR1BEG0 INT_R_X35Y176/INT_R.NR1END0->>IMUX8 INT_R_X35Y181/INT_R.SL1END0->>IMUX8 INT_R_X35Y181/INT_R.WW4END1->>NW2BEG1 INT_R_X35Y181/INT_R.WW4END1->>SS6BEG0 INT_R_X35Y182/INT_R.EL1END0->>SL1BEG0 INT_R_X39Y181/INT_R.WW4END1->>WW4BEG1 INT_R_X43Y181/INT_R.WW4END1->>WW4BEG1 INT_R_X47Y181/INT_R.LOGIC_OUTS23->>EL1BEG0 INT_R_X47Y181/INT_R.LOGIC_OUTS23->>NW2BEG1 INT_R_X47Y181/INT_R.LOGIC_OUTS23->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[23] - 
wires: BRAM_INT_INTERFACE_L_X38Y176/INT_INTERFACE_WW4C1 BRAM_INT_INTERFACE_L_X44Y176/INT_INTERFACE_WW4A1 BRAM_L_X38Y175/BRAM_WW4C1_1 BRAM_L_X44Y175/BRAM_WW4A1_1 CLBLL_L_X40Y176/CLBLL_WW4A1 CLBLL_L_X42Y176/CLBLL_WW4C1 CLBLL_R_X45Y176/CLBLL_WW4C1 CLBLM_L_X36Y176/CLBLM_WR1END2 CLBLM_L_X46Y176/CLBLM_WW4C1 CLBLM_R_X37Y176/CLBLM_WW4C1 CLBLM_R_X39Y176/CLBLM_WW4A1 CLBLM_R_X41Y176/CLBLM_WW4C1 CLBLM_R_X43Y176/CLBLM_WW4A1 CLBLM_R_X47Y176/CLBLM_WW4A1 CLBLM_R_X47Y181/CLBLM_EL1BEG2 CLBLM_R_X47Y181/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y181/CLBLM_M_CMUX CLBLM_R_X47Y181/CLBLM_SE4BEG0 DSP_L_X48Y175/DSP_1_B6 DSP_L_X48Y175/DSP_IMUX28_1 DSP_L_X48Y175/DSP_WW4A1_1 DSP_L_X48Y180/DSP_0_B6 DSP_L_X48Y180/DSP_1_A6 DSP_L_X48Y180/DSP_1_B6 DSP_L_X48Y180/DSP_EL1BEG2_1 DSP_L_X48Y180/DSP_IMUX13_1 DSP_L_X48Y180/DSP_IMUX28_1 DSP_L_X48Y180/DSP_IMUX36_1 DSP_L_X48Y180/DSP_SE4BEG0_1 DSP_R_X35Y175/DSP_1_B6 DSP_R_X35Y175/DSP_IMUX28_1 DSP_R_X35Y175/DSP_WR1END2_1 DSP_R_X35Y180/DSP_1_B6 DSP_R_X35Y180/DSP_IMUX28_1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_IMUX28 INT_INTERFACE_L_X48Y176/INT_INTERFACE_WW4A1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_EL1BEG2 INT_INTERFACE_L_X48Y181/INT_INTERFACE_IMUX13 INT_INTERFACE_L_X48Y181/INT_INTERFACE_IMUX28 INT_INTERFACE_L_X48Y181/INT_INTERFACE_IMUX36 INT_INTERFACE_L_X48Y181/INT_INTERFACE_SE4BEG0 INT_INTERFACE_R_X35Y176/INT_INTERFACE_IMUX28 INT_INTERFACE_R_X35Y176/INT_INTERFACE_WR1END2 INT_INTERFACE_R_X35Y181/INT_INTERFACE_IMUX28 INT_L_X36Y176/WR1BEG2 INT_L_X36Y176/WW4END1 INT_L_X38Y176/WW4B1 INT_L_X40Y176/WW4BEG1 INT_L_X40Y176/WW4END1 INT_L_X42Y176/WW4B1 INT_L_X44Y176/WW4BEG1 INT_L_X44Y176/WW4END1 INT_L_X46Y176/WW4B1 INT_L_X48Y176/BYP_ALT0 INT_L_X48Y176/BYP_BOUNCE0 INT_L_X48Y176/IMUX_L28 INT_L_X48Y176/SW2END0 INT_L_X48Y176/WW4BEG1 INT_L_X48Y177/SE6E0 INT_L_X48Y178/SE6D0 INT_L_X48Y179/SE6C0 INT_L_X48Y180/SE6B0 INT_L_X48Y181/EL1END2 INT_L_X48Y181/IMUX_L13 INT_L_X48Y181/IMUX_L28 INT_L_X48Y181/IMUX_L36 INT_L_X48Y181/SE6A0 INT_R_X35Y176/IMUX28 INT_R_X35Y176/NN2BEG2 INT_R_X35Y176/WR1END2 INT_R_X35Y177/NN2A2 INT_R_X35Y178/NN2BEG2 INT_R_X35Y178/NN2END2 INT_R_X35Y179/NN2A2 INT_R_X35Y180/NN2END2 INT_R_X35Y180/NR1BEG2 INT_R_X35Y181/IMUX28 INT_R_X35Y181/NR1END2 INT_R_X37Y176/WW4C1 INT_R_X39Y176/WW4A1 INT_R_X41Y176/WW4C1 INT_R_X43Y176/WW4A1 INT_R_X45Y176/WW4C1 INT_R_X47Y176/WW4A1 INT_R_X47Y181/EL1BEG2 INT_R_X47Y181/LOGIC_OUTS22 INT_R_X47Y181/NL1BEG_N3 INT_R_X47Y181/SE6BEG0 INT_R_X49Y176/SW2A0 INT_R_X49Y177/SE6END0 INT_R_X49Y177/SW2BEG0 VBRK_X113Y184/VBRK_WW4C1 VBRK_X118Y184/VBRK_WW4A1 VBRK_X118Y189/VBRK_EL1BEG2 VBRK_X118Y189/VBRK_SE4BEG0 VBRK_X89Y184/VBRK_WR1END2 VBRK_X99Y184/VBRK_WW4A1 
pips: CLBLM_R_X47Y181/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_L_X48Y175/DSP_L.DSP_IMUX28_1->DSP_1_B6 DSP_L_X48Y180/DSP_L.DSP_IMUX13_1->DSP_1_A6 DSP_L_X48Y180/DSP_L.DSP_IMUX28_1->DSP_1_B6 DSP_L_X48Y180/DSP_L.DSP_IMUX36_1->DSP_0_B6 DSP_R_X35Y175/DSP_R.DSP_IMUX28_1->DSP_1_B6 DSP_R_X35Y180/DSP_R.DSP_IMUX28_1->DSP_1_B6 INT_L_X36Y176/INT_L.WW4END1->>WR1BEG2 INT_L_X40Y176/INT_L.WW4END1->>WW4BEG1 INT_L_X44Y176/INT_L.WW4END1->>WW4BEG1 INT_L_X48Y176/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X48Y176/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X48Y176/INT_L.SW2END0->>BYP_ALT0 INT_L_X48Y176/INT_L.SW2END0->>WW4BEG1 INT_L_X48Y181/INT_L.EL1END2->>IMUX_L13 INT_L_X48Y181/INT_L.EL1END2->>IMUX_L28 INT_L_X48Y181/INT_L.EL1END2->>IMUX_L36 INT_R_X35Y176/INT_R.WR1END2->>IMUX28 INT_R_X35Y176/INT_R.WR1END2->>NN2BEG2 INT_R_X35Y178/INT_R.NN2END2->>NN2BEG2 INT_R_X35Y180/INT_R.NN2END2->>NR1BEG2 INT_R_X35Y181/INT_R.NR1END2->>IMUX28 INT_R_X47Y181/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X47Y181/INT_R.LOGIC_OUTS22->>SE6BEG0 INT_R_X47Y181/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X49Y177/INT_R.SE6END0->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[22] - 
wires: BRAM_INT_INTERFACE_L_X38Y181/INT_INTERFACE_WW4END1 BRAM_INT_INTERFACE_L_X44Y181/INT_INTERFACE_WW4B1 BRAM_L_X38Y180/BRAM_WW4END1_1 BRAM_L_X44Y180/BRAM_WW4B1_1 CLBLL_L_X40Y181/CLBLL_WW4B1 CLBLL_L_X42Y181/CLBLL_WW4END1 CLBLL_R_X45Y181/CLBLL_WW2END0 CLBLM_L_X34Y177/CLBLM_ER1BEG1 CLBLM_L_X34Y177/CLBLM_SW4END0 CLBLM_L_X36Y181/CLBLM_WW2END0 CLBLM_L_X46Y181/CLBLM_WW2END0 CLBLM_R_X33Y177/CLBLM_ER1BEG1 CLBLM_R_X33Y177/CLBLM_SW4END0 CLBLM_R_X37Y181/CLBLM_WW4END1 CLBLM_R_X39Y181/CLBLM_WW4B1 CLBLM_R_X41Y181/CLBLM_WW4END1 CLBLM_R_X43Y181/CLBLM_WW4B1 CLBLM_R_X47Y176/CLBLM_ER1BEG0 CLBLM_R_X47Y181/CLBLM_ER1BEG0 CLBLM_R_X47Y181/CLBLM_ER1BEG1 CLBLM_R_X47Y181/CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y181/CLBLM_M_BMUX DSP_L_X48Y175/DSP_1_B5 DSP_L_X48Y175/DSP_ER1BEG0_1 DSP_L_X48Y175/DSP_IMUX10_1 DSP_L_X48Y180/DSP_0_B5 DSP_L_X48Y180/DSP_1_A5 DSP_L_X48Y180/DSP_1_B5 DSP_L_X48Y180/DSP_ER1BEG0_1 DSP_L_X48Y180/DSP_ER1BEG1_1 DSP_L_X48Y180/DSP_IMUX10_1 DSP_L_X48Y180/DSP_IMUX11_1 DSP_L_X48Y180/DSP_IMUX18_1 DSP_R_X35Y175/DSP_1_B5 DSP_R_X35Y175/DSP_IMUX10_1 DSP_R_X35Y180/DSP_1_B5 DSP_R_X35Y180/DSP_IMUX10_1 DSP_R_X35Y180/DSP_WW2END0_1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_ER1BEG0 INT_INTERFACE_L_X48Y176/INT_INTERFACE_IMUX10 INT_INTERFACE_L_X48Y181/INT_INTERFACE_ER1BEG0 INT_INTERFACE_L_X48Y181/INT_INTERFACE_ER1BEG1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_IMUX10 INT_INTERFACE_L_X48Y181/INT_INTERFACE_IMUX11 INT_INTERFACE_L_X48Y181/INT_INTERFACE_IMUX18 INT_INTERFACE_R_X35Y176/INT_INTERFACE_IMUX10 INT_INTERFACE_R_X35Y181/INT_INTERFACE_IMUX10 INT_INTERFACE_R_X35Y181/INT_INTERFACE_WW2END0 INT_L_X34Y176/SE2A1 INT_L_X34Y177/ER1END1 INT_L_X34Y177/SE2BEG1 INT_L_X34Y177/SW6E0 INT_L_X34Y178/SW6D0 INT_L_X34Y179/SW6C0 INT_L_X34Y180/SW6B0 INT_L_X34Y181/SW6A0 INT_L_X36Y181/WW2A0 INT_L_X38Y181/WW4C1 INT_L_X40Y181/WW4A1 INT_L_X42Y181/WW4C1 INT_L_X44Y181/WW4A1 INT_L_X46Y181/WW2A0 INT_L_X48Y176/ER1END0 INT_L_X48Y176/IMUX_L10 INT_L_X48Y181/ER1END0 INT_L_X48Y181/ER1END1 INT_L_X48Y181/IMUX_L10 INT_L_X48Y181/IMUX_L11 INT_L_X48Y181/IMUX_L18 INT_R_X33Y177/ER1BEG1 INT_R_X33Y177/SW6END0 INT_R_X35Y176/IMUX10 INT_R_X35Y176/SE2END1 INT_R_X35Y181/IMUX10 INT_R_X35Y181/SW6BEG0 INT_R_X35Y181/WW2END0 INT_R_X37Y181/WW2BEG0 INT_R_X37Y181/WW4END1 INT_R_X39Y181/WW4B1 INT_R_X41Y181/WW4BEG1 INT_R_X41Y181/WW4END1 INT_R_X43Y181/WW4B1 INT_R_X45Y181/WW2END0 INT_R_X45Y181/WW4BEG1 INT_R_X47Y175/ER1BEG_S0 INT_R_X47Y175/SS6END3 INT_R_X47Y176/ER1BEG0 INT_R_X47Y176/SS6E3 INT_R_X47Y176/SS6END_N0_3 INT_R_X47Y177/SS6D3 INT_R_X47Y178/SS6C3 INT_R_X47Y179/SS6B3 INT_R_X47Y180/ER1BEG_S0 INT_R_X47Y180/SL1END3 INT_R_X47Y180/SS6A3 INT_R_X47Y181/ER1BEG0 INT_R_X47Y181/ER1BEG1 INT_R_X47Y181/LOGIC_OUTS21 INT_R_X47Y181/SL1BEG3 INT_R_X47Y181/SR1BEG_S0 INT_R_X47Y181/SS6BEG3 INT_R_X47Y181/WW2BEG0 VBRK_X113Y189/VBRK_WW2END0 VBRK_X118Y184/VBRK_ER1BEG0 VBRK_X118Y189/VBRK_ER1BEG0 VBRK_X118Y189/VBRK_ER1BEG1 VBRK_X89Y189/VBRK_WW2END0 VBRK_X99Y189/VBRK_WW4B1 
pips: CLBLM_R_X47Y181/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_L_X48Y175/DSP_L.DSP_IMUX10_1->DSP_1_B5 DSP_L_X48Y180/DSP_L.DSP_IMUX10_1->DSP_1_B5 DSP_L_X48Y180/DSP_L.DSP_IMUX11_1->DSP_1_A5 DSP_L_X48Y180/DSP_L.DSP_IMUX18_1->DSP_0_B5 DSP_R_X35Y175/DSP_R.DSP_IMUX10_1->DSP_1_B5 DSP_R_X35Y180/DSP_R.DSP_IMUX10_1->DSP_1_B5 INT_L_X34Y177/INT_L.ER1END1->>SE2BEG1 INT_L_X48Y176/INT_L.ER1END0->>IMUX_L10 INT_L_X48Y181/INT_L.ER1END0->>IMUX_L10 INT_L_X48Y181/INT_L.ER1END0->>IMUX_L18 INT_L_X48Y181/INT_L.ER1END1->>IMUX_L11 INT_R_X33Y177/INT_R.SW6END0->>ER1BEG1 INT_R_X35Y176/INT_R.SE2END1->>IMUX10 INT_R_X35Y181/INT_R.WW2END0->>IMUX10 INT_R_X35Y181/INT_R.WW2END0->>SW6BEG0 INT_R_X37Y181/INT_R.WW4END1->>WW2BEG0 INT_R_X41Y181/INT_R.WW4END1->>WW4BEG1 INT_R_X45Y181/INT_R.WW2END0->>WW4BEG1 INT_R_X47Y175/INT_R.SS6END3->>ER1BEG_S0 INT_R_X47Y180/INT_R.SL1END3->>ER1BEG_S0 INT_R_X47Y181/INT_R.LOGIC_OUTS21->>SL1BEG3 INT_R_X47Y181/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X47Y181/INT_R.LOGIC_OUTS21->>SS6BEG3 INT_R_X47Y181/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X47Y181/INT_R.SR1BEG_S0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[21] - 
wires: BRAM_INT_INTERFACE_L_X38Y181/INT_INTERFACE_WW4END3 BRAM_INT_INTERFACE_L_X44Y181/INT_INTERFACE_WW4B3 BRAM_L_X38Y180/BRAM_WW4END3_1 BRAM_L_X44Y180/BRAM_WW4B3_1 CLBLL_L_X40Y181/CLBLL_WW4B3 CLBLL_L_X42Y181/CLBLL_WW4END3 CLBLL_R_X45Y181/CLBLL_WW2END2 CLBLM_L_X36Y177/CLBLM_SW4END2 CLBLM_L_X36Y181/CLBLM_WR1END3 CLBLM_L_X46Y181/CLBLM_WW2END2 CLBLM_R_X37Y181/CLBLM_WW4END3 CLBLM_R_X39Y181/CLBLM_WW4B3 CLBLM_R_X41Y181/CLBLM_WW4END3 CLBLM_R_X43Y181/CLBLM_WW4B3 CLBLM_R_X47Y175/CLBLM_ER1BEG3 CLBLM_R_X47Y181/CLBLM_ER1BEG3 CLBLM_R_X47Y181/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y181/CLBLM_M_AMUX DSP_L_X48Y175/DSP_1_B4 DSP_L_X48Y175/DSP_ER1BEG3_0 DSP_L_X48Y175/DSP_IMUX30_1 DSP_L_X48Y180/DSP_0_B4 DSP_L_X48Y180/DSP_1_A4 DSP_L_X48Y180/DSP_1_B4 DSP_L_X48Y180/DSP_ER1BEG3_1 DSP_L_X48Y180/DSP_IMUX15_1 DSP_L_X48Y180/DSP_IMUX30_1 DSP_L_X48Y180/DSP_IMUX38_1 DSP_R_X35Y175/DSP_1_B4 DSP_R_X35Y175/DSP_IMUX30_1 DSP_R_X35Y175/DSP_SW4END2_2 DSP_R_X35Y180/DSP_1_B4 DSP_R_X35Y180/DSP_IMUX30_1 DSP_R_X35Y180/DSP_WR1END3_1 INT_INTERFACE_L_X48Y175/INT_INTERFACE_ER1BEG3 INT_INTERFACE_L_X48Y176/INT_INTERFACE_IMUX30 INT_INTERFACE_L_X48Y181/INT_INTERFACE_ER1BEG3 INT_INTERFACE_L_X48Y181/INT_INTERFACE_IMUX15 INT_INTERFACE_L_X48Y181/INT_INTERFACE_IMUX30 INT_INTERFACE_L_X48Y181/INT_INTERFACE_IMUX38 INT_INTERFACE_R_X35Y176/INT_INTERFACE_IMUX30 INT_INTERFACE_R_X35Y177/INT_INTERFACE_SW4END2 INT_INTERFACE_R_X35Y181/INT_INTERFACE_IMUX30 INT_INTERFACE_R_X35Y181/INT_INTERFACE_WR1END3 INT_L_X34Y176/ER1BEG3 INT_L_X34Y176/SW2END2 INT_L_X36Y177/SW6E2 INT_L_X36Y178/SW6D2 INT_L_X36Y179/SW6C2 INT_L_X36Y180/SW6B2 INT_L_X36Y181/SW6A2 INT_L_X36Y181/WL1END1 INT_L_X36Y181/WR1BEG3 INT_L_X38Y181/WW4C3 INT_L_X40Y181/WW4A3 INT_L_X42Y181/WW4C3 INT_L_X44Y181/WW4A3 INT_L_X46Y181/WW2A2 INT_L_X48Y175/ER1END3 INT_L_X48Y175/NR1BEG3 INT_L_X48Y176/ER1END_N3_3 INT_L_X48Y176/IMUX_L30 INT_L_X48Y176/NR1END3 INT_L_X48Y181/ER1END3 INT_L_X48Y181/IMUX_L15 INT_L_X48Y181/IMUX_L30 INT_L_X48Y181/IMUX_L38 INT_L_X48Y182/ER1END_N3_3 INT_R_X35Y176/ER1END3 INT_R_X35Y176/IMUX30 INT_R_X35Y176/SW2A2 INT_R_X35Y177/ER1END_N3_3 INT_R_X35Y177/SW2BEG2 INT_R_X35Y177/SW6END2 INT_R_X35Y181/IMUX30 INT_R_X35Y181/WR1END3 INT_R_X37Y181/SW6BEG2 INT_R_X37Y181/WL1BEG1 INT_R_X37Y181/WW4END3 INT_R_X39Y181/WW4B3 INT_R_X41Y181/WW4BEG3 INT_R_X41Y181/WW4END3 INT_R_X43Y181/WW4B3 INT_R_X45Y181/WW2END2 INT_R_X45Y181/WW4BEG3 INT_R_X47Y175/ER1BEG3 INT_R_X47Y175/SS6END2 INT_R_X47Y176/SS6E2 INT_R_X47Y177/SS6D2 INT_R_X47Y178/SS6C2 INT_R_X47Y179/SS6B2 INT_R_X47Y180/SS6A2 INT_R_X47Y181/ER1BEG3 INT_R_X47Y181/LOGIC_OUTS20 INT_R_X47Y181/SS6BEG2 INT_R_X47Y181/WW2BEG2 VBRK_X113Y189/VBRK_WW2END2 VBRK_X118Y183/VBRK_ER1BEG3 VBRK_X118Y189/VBRK_ER1BEG3 VBRK_X89Y185/VBRK_SW4END2 VBRK_X89Y189/VBRK_WR1END3 VBRK_X99Y189/VBRK_WW4B3 
pips: CLBLM_R_X47Y181/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_L_X48Y175/DSP_L.DSP_IMUX30_1->DSP_1_B4 DSP_L_X48Y180/DSP_L.DSP_IMUX15_1->DSP_1_A4 DSP_L_X48Y180/DSP_L.DSP_IMUX30_1->DSP_1_B4 DSP_L_X48Y180/DSP_L.DSP_IMUX38_1->DSP_0_B4 DSP_R_X35Y175/DSP_R.DSP_IMUX30_1->DSP_1_B4 DSP_R_X35Y180/DSP_R.DSP_IMUX30_1->DSP_1_B4 INT_L_X34Y176/INT_L.SW2END2->>ER1BEG3 INT_L_X36Y181/INT_L.WL1END1->>WR1BEG3 INT_L_X48Y175/INT_L.ER1END3->>NR1BEG3 INT_L_X48Y176/INT_L.NR1END3->>IMUX_L30 INT_L_X48Y181/INT_L.ER1END3->>IMUX_L15 INT_L_X48Y181/INT_L.ER1END3->>IMUX_L30 INT_L_X48Y181/INT_L.ER1END3->>IMUX_L38 INT_R_X35Y176/INT_R.ER1END3->>IMUX30 INT_R_X35Y177/INT_R.SW6END2->>SW2BEG2 INT_R_X35Y181/INT_R.WR1END3->>IMUX30 INT_R_X37Y181/INT_R.WW4END3->>SW6BEG2 INT_R_X37Y181/INT_R.WW4END3->>WL1BEG1 INT_R_X41Y181/INT_R.WW4END3->>WW4BEG3 INT_R_X45Y181/INT_R.WW2END2->>WW4BEG3 INT_R_X47Y175/INT_R.SS6END2->>ER1BEG3 INT_R_X47Y181/INT_R.LOGIC_OUTS20->>ER1BEG3 INT_R_X47Y181/INT_R.LOGIC_OUTS20->>SS6BEG2 INT_R_X47Y181/INT_R.LOGIC_OUTS20->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[20] - 
wires: BRAM_INT_INTERFACE_L_X38Y180/INT_INTERFACE_WW4B1 BRAM_INT_INTERFACE_L_X44Y180/INT_INTERFACE_WW4END1 BRAM_L_X38Y180/BRAM_WW4B1_0 BRAM_L_X44Y180/BRAM_WW4END1_0 CLBLL_L_X40Y180/CLBLL_WW4END1 CLBLL_L_X42Y180/CLBLL_WW4B1 CLBLL_R_X45Y180/CLBLL_WW4B1 CLBLM_L_X36Y180/CLBLM_WW4END1 CLBLM_L_X46Y180/CLBLM_WW4B1 CLBLM_R_X37Y180/CLBLM_WW4B1 CLBLM_R_X39Y180/CLBLM_WW4END1 CLBLM_R_X41Y180/CLBLM_WW4B1 CLBLM_R_X43Y180/CLBLM_WW4END1 CLBLM_R_X47Y180/CLBLM_EL1BEG0 CLBLM_R_X47Y180/CLBLM_LOGIC_OUTS23 CLBLM_R_X47Y180/CLBLM_M_DMUX DSP_L_X48Y175/DSP_1_B3 DSP_L_X48Y175/DSP_IMUX0_0 DSP_L_X48Y180/DSP_0_B3 DSP_L_X48Y180/DSP_1_A3 DSP_L_X48Y180/DSP_1_B3 DSP_L_X48Y180/DSP_EL1BEG0_0 DSP_L_X48Y180/DSP_IMUX0_0 DSP_L_X48Y180/DSP_IMUX40_0 DSP_L_X48Y180/DSP_IMUX9_0 DSP_R_X35Y175/DSP_1_B3 DSP_R_X35Y175/DSP_IMUX0_0 DSP_R_X35Y180/DSP_1_B3 DSP_R_X35Y180/DSP_IMUX0_0 DSP_R_X35Y180/DSP_WW4END1_0 HCLK_R_X86Y182/HCLK_NR1BEG0 HCLK_R_X86Y182/HCLK_SS6END0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_IMUX0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_EL1BEG0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_IMUX0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_IMUX40 INT_INTERFACE_L_X48Y180/INT_INTERFACE_IMUX9 INT_INTERFACE_R_X35Y175/INT_INTERFACE_IMUX0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_IMUX0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_WW4END1 INT_L_X36Y180/WW4C1 INT_L_X38Y180/WW4A1 INT_L_X40Y180/WW4C1 INT_L_X42Y180/WW4A1 INT_L_X44Y180/WW4C1 INT_L_X46Y180/WW4A1 INT_L_X48Y175/IMUX_L0 INT_L_X48Y175/SL1END0 INT_L_X48Y176/SL1BEG0 INT_L_X48Y176/SS2END0 INT_L_X48Y177/SS2A0 INT_L_X48Y178/SS2BEG0 INT_L_X48Y178/SS2END0 INT_L_X48Y179/EL1END_S3_0 INT_L_X48Y179/SS2A0 INT_L_X48Y180/EL1END0 INT_L_X48Y180/IMUX_L0 INT_L_X48Y180/IMUX_L40 INT_L_X48Y180/IMUX_L9 INT_L_X48Y180/SS2BEG0 INT_R_X35Y174/NR1BEG0 INT_R_X35Y174/SS6END0 INT_R_X35Y175/IMUX0 INT_R_X35Y175/NR1END0 INT_R_X35Y175/SS6E0 INT_R_X35Y176/SS6D0 INT_R_X35Y177/SS6C0 INT_R_X35Y178/SS6B0 INT_R_X35Y179/SS6A0 INT_R_X35Y180/GFAN0 INT_R_X35Y180/IMUX0 INT_R_X35Y180/SS6BEG0 INT_R_X35Y180/WW4END1 INT_R_X37Y180/WW4B1 INT_R_X39Y180/WW4BEG1 INT_R_X39Y180/WW4END1 INT_R_X41Y180/WW4B1 INT_R_X43Y180/WW4BEG1 INT_R_X43Y180/WW4END1 INT_R_X45Y180/WW4B1 INT_R_X47Y180/EL1BEG0 INT_R_X47Y180/LOGIC_OUTS23 INT_R_X47Y180/WW4BEG1 VBRK_X113Y188/VBRK_WW4B1 VBRK_X118Y188/VBRK_EL1BEG0 VBRK_X89Y188/VBRK_WW4END1 VBRK_X99Y188/VBRK_WW4END1 
pips: CLBLM_R_X47Y180/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_L_X48Y175/DSP_L.DSP_IMUX0_0->DSP_1_B3 DSP_L_X48Y180/DSP_L.DSP_IMUX0_0->DSP_1_B3 DSP_L_X48Y180/DSP_L.DSP_IMUX40_0->DSP_0_B3 DSP_L_X48Y180/DSP_L.DSP_IMUX9_0->DSP_1_A3 DSP_R_X35Y175/DSP_R.DSP_IMUX0_0->DSP_1_B3 DSP_R_X35Y180/DSP_R.DSP_IMUX0_0->DSP_1_B3 INT_L_X48Y175/INT_L.SL1END0->>IMUX_L0 INT_L_X48Y176/INT_L.SS2END0->>SL1BEG0 INT_L_X48Y178/INT_L.SS2END0->>SS2BEG0 INT_L_X48Y180/INT_L.EL1END0->>IMUX_L0 INT_L_X48Y180/INT_L.EL1END0->>IMUX_L40 INT_L_X48Y180/INT_L.EL1END0->>IMUX_L9 INT_L_X48Y180/INT_L.EL1END0->>SS2BEG0 INT_R_X35Y174/INT_R.SS6END0->>NR1BEG0 INT_R_X35Y175/INT_R.NR1END0->>IMUX0 INT_R_X35Y180/INT_R.GFAN0->>IMUX0 INT_R_X35Y180/INT_R.WW4END1->>GFAN0 INT_R_X35Y180/INT_R.WW4END1->>SS6BEG0 INT_R_X39Y180/INT_R.WW4END1->>WW4BEG1 INT_R_X43Y180/INT_R.WW4END1->>WW4BEG1 INT_R_X47Y180/INT_R.LOGIC_OUTS23->>EL1BEG0 INT_R_X47Y180/INT_R.LOGIC_OUTS23->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[19] - 
wires: BRAM_INT_INTERFACE_L_X38Y175/INT_INTERFACE_WW4C1 BRAM_INT_INTERFACE_L_X44Y175/INT_INTERFACE_WW4A1 BRAM_L_X38Y175/BRAM_WW4C1_0 BRAM_L_X44Y175/BRAM_WW4A1_0 CLBLL_L_X40Y175/CLBLL_WW4A1 CLBLL_L_X42Y175/CLBLL_WW4C1 CLBLL_R_X45Y175/CLBLL_WW4C1 CLBLM_L_X36Y175/CLBLM_NW4A1 CLBLM_L_X36Y175/CLBLM_WR1END2 CLBLM_L_X46Y175/CLBLM_WW4C1 CLBLM_R_X37Y175/CLBLM_WW4C1 CLBLM_R_X39Y175/CLBLM_WW4A1 CLBLM_R_X41Y175/CLBLM_WW4C1 CLBLM_R_X43Y175/CLBLM_WW4A1 CLBLM_R_X47Y175/CLBLM_WW4A1 CLBLM_R_X47Y180/CLBLM_EL1BEG2 CLBLM_R_X47Y180/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y180/CLBLM_M_CMUX CLBLM_R_X47Y180/CLBLM_SE4BEG0 DSP_L_X48Y175/DSP_1_B2 DSP_L_X48Y175/DSP_IMUX28_0 DSP_L_X48Y175/DSP_WW4A1_0 DSP_L_X48Y180/DSP_0_B2 DSP_L_X48Y180/DSP_1_A2 DSP_L_X48Y180/DSP_1_B2 DSP_L_X48Y180/DSP_EL1BEG2_0 DSP_L_X48Y180/DSP_IMUX13_0 DSP_L_X48Y180/DSP_IMUX28_0 DSP_L_X48Y180/DSP_IMUX36_0 DSP_L_X48Y180/DSP_SE4BEG0_0 DSP_R_X35Y175/DSP_1_B2 DSP_R_X35Y175/DSP_IMUX28_0 DSP_R_X35Y175/DSP_NW4A1_0 DSP_R_X35Y175/DSP_WR1END2_0 DSP_R_X35Y180/DSP_1_B2 DSP_R_X35Y180/DSP_IMUX28_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_IMUX28 INT_INTERFACE_L_X48Y175/INT_INTERFACE_WW4A1 INT_INTERFACE_L_X48Y180/INT_INTERFACE_EL1BEG2 INT_INTERFACE_L_X48Y180/INT_INTERFACE_IMUX13 INT_INTERFACE_L_X48Y180/INT_INTERFACE_IMUX28 INT_INTERFACE_L_X48Y180/INT_INTERFACE_IMUX36 INT_INTERFACE_L_X48Y180/INT_INTERFACE_SE4BEG0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_IMUX28 INT_INTERFACE_R_X35Y175/INT_INTERFACE_NW4A1 INT_INTERFACE_R_X35Y175/INT_INTERFACE_WR1END2 INT_INTERFACE_R_X35Y180/INT_INTERFACE_IMUX28 INT_L_X34Y179/NE2BEG1 INT_L_X34Y179/NW6END1 INT_L_X34Y180/NE2A1 INT_L_X36Y175/NW6BEG1 INT_L_X36Y175/WR1BEG2 INT_L_X36Y175/WW4END1 INT_L_X38Y175/WW4B1 INT_L_X40Y175/WW4BEG1 INT_L_X40Y175/WW4END1 INT_L_X42Y175/WW4B1 INT_L_X44Y175/WW4BEG1 INT_L_X44Y175/WW4END1 INT_L_X46Y175/WW4B1 INT_L_X48Y175/BYP_ALT0 INT_L_X48Y175/BYP_BOUNCE0 INT_L_X48Y175/IMUX_L28 INT_L_X48Y175/SW2END0 INT_L_X48Y175/WW4BEG1 INT_L_X48Y176/SE6E0 INT_L_X48Y177/SE6D0 INT_L_X48Y178/SE6C0 INT_L_X48Y179/SE6B0 INT_L_X48Y180/EL1END2 INT_L_X48Y180/IMUX_L13 INT_L_X48Y180/IMUX_L28 INT_L_X48Y180/IMUX_L36 INT_L_X48Y180/SE6A0 INT_R_X35Y175/IMUX28 INT_R_X35Y175/NW6A1 INT_R_X35Y175/WR1END2 INT_R_X35Y176/NW6B1 INT_R_X35Y177/NW6C1 INT_R_X35Y178/NW6D1 INT_R_X35Y179/NW6E1 INT_R_X35Y180/BYP_ALT4 INT_R_X35Y180/BYP_BOUNCE4 INT_R_X35Y180/IMUX28 INT_R_X35Y180/NE2END1 INT_R_X37Y175/WW4C1 INT_R_X39Y175/WW4A1 INT_R_X41Y175/WW4C1 INT_R_X43Y175/WW4A1 INT_R_X45Y175/WW4C1 INT_R_X47Y175/WW4A1 INT_R_X47Y180/EL1BEG2 INT_R_X47Y180/LOGIC_OUTS22 INT_R_X47Y180/NL1BEG_N3 INT_R_X47Y180/SE6BEG0 INT_R_X49Y175/SW2A0 INT_R_X49Y176/SE6END0 INT_R_X49Y176/SW2BEG0 VBRK_X113Y183/VBRK_WW4C1 VBRK_X118Y183/VBRK_WW4A1 VBRK_X118Y188/VBRK_EL1BEG2 VBRK_X118Y188/VBRK_SE4BEG0 VBRK_X89Y183/VBRK_NW4A1 VBRK_X89Y183/VBRK_WR1END2 VBRK_X99Y183/VBRK_WW4A1 
pips: CLBLM_R_X47Y180/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_L_X48Y175/DSP_L.DSP_IMUX28_0->DSP_1_B2 DSP_L_X48Y180/DSP_L.DSP_IMUX13_0->DSP_1_A2 DSP_L_X48Y180/DSP_L.DSP_IMUX28_0->DSP_1_B2 DSP_L_X48Y180/DSP_L.DSP_IMUX36_0->DSP_0_B2 DSP_R_X35Y175/DSP_R.DSP_IMUX28_0->DSP_1_B2 DSP_R_X35Y180/DSP_R.DSP_IMUX28_0->DSP_1_B2 INT_L_X34Y179/INT_L.NW6END1->>NE2BEG1 INT_L_X36Y175/INT_L.WW4END1->>NW6BEG1 INT_L_X36Y175/INT_L.WW4END1->>WR1BEG2 INT_L_X40Y175/INT_L.WW4END1->>WW4BEG1 INT_L_X44Y175/INT_L.WW4END1->>WW4BEG1 INT_L_X48Y175/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X48Y175/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X48Y175/INT_L.SW2END0->>BYP_ALT0 INT_L_X48Y175/INT_L.SW2END0->>WW4BEG1 INT_L_X48Y180/INT_L.EL1END2->>IMUX_L13 INT_L_X48Y180/INT_L.EL1END2->>IMUX_L28 INT_L_X48Y180/INT_L.EL1END2->>IMUX_L36 INT_R_X35Y175/INT_R.WR1END2->>IMUX28 INT_R_X35Y180/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X35Y180/INT_R.BYP_BOUNCE4->>IMUX28 INT_R_X35Y180/INT_R.NE2END1->>BYP_ALT4 INT_R_X47Y180/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X47Y180/INT_R.LOGIC_OUTS22->>SE6BEG0 INT_R_X47Y180/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X49Y176/INT_R.SE6END0->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[18] - 
wires: BRAM_INT_INTERFACE_L_X38Y180/INT_INTERFACE_WW4END1 BRAM_INT_INTERFACE_L_X44Y180/INT_INTERFACE_WW4B1 BRAM_L_X38Y180/BRAM_WW4END1_0 BRAM_L_X44Y180/BRAM_WW4B1_0 CLBLL_L_X40Y180/CLBLL_WW4B1 CLBLL_L_X42Y180/CLBLL_WW4END1 CLBLL_R_X45Y180/CLBLL_WW2END0 CLBLM_L_X36Y176/CLBLM_SW4END0 CLBLM_L_X36Y180/CLBLM_WW2END0 CLBLM_L_X46Y180/CLBLM_WW2END0 CLBLM_R_X37Y180/CLBLM_WW4END1 CLBLM_R_X39Y180/CLBLM_WW4B1 CLBLM_R_X41Y180/CLBLM_WW4END1 CLBLM_R_X43Y180/CLBLM_WW4B1 CLBLM_R_X47Y180/CLBLM_ER1BEG1 CLBLM_R_X47Y180/CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y180/CLBLM_M_BMUX CLBLM_R_X47Y180/CLBLM_SE4BEG3 DSP_L_X48Y175/DSP_1_B1 DSP_L_X48Y175/DSP_IMUX26_0 DSP_L_X48Y180/DSP_0_B1 DSP_L_X48Y180/DSP_1_A1 DSP_L_X48Y180/DSP_1_B1 DSP_L_X48Y180/DSP_ER1BEG1_0 DSP_L_X48Y180/DSP_IMUX11_0 DSP_L_X48Y180/DSP_IMUX26_0 DSP_L_X48Y180/DSP_IMUX34_0 DSP_L_X48Y180/DSP_SE4BEG3_0 DSP_R_X35Y175/DSP_1_B1 DSP_R_X35Y175/DSP_IMUX26_0 DSP_R_X35Y175/DSP_SW4END0_1 DSP_R_X35Y180/DSP_1_B1 DSP_R_X35Y180/DSP_IMUX26_0 DSP_R_X35Y180/DSP_WW2END0_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_IMUX26 INT_INTERFACE_L_X48Y180/INT_INTERFACE_ER1BEG1 INT_INTERFACE_L_X48Y180/INT_INTERFACE_IMUX11 INT_INTERFACE_L_X48Y180/INT_INTERFACE_IMUX26 INT_INTERFACE_L_X48Y180/INT_INTERFACE_IMUX34 INT_INTERFACE_L_X48Y180/INT_INTERFACE_SE4BEG3 INT_INTERFACE_R_X35Y175/INT_INTERFACE_IMUX26 INT_INTERFACE_R_X35Y176/INT_INTERFACE_SW4END0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_IMUX26 INT_INTERFACE_R_X35Y180/INT_INTERFACE_WW2END0 INT_L_X34Y175/ER1BEG1 INT_L_X34Y175/SW2END0 INT_L_X36Y176/SW6E0 INT_L_X36Y177/SW6D0 INT_L_X36Y178/SW6C0 INT_L_X36Y179/SW6B0 INT_L_X36Y180/SW6A0 INT_L_X36Y180/WW2A0 INT_L_X38Y180/WW4C1 INT_L_X40Y180/WW4A1 INT_L_X42Y180/WW4C1 INT_L_X44Y180/WW4A1 INT_L_X46Y180/WW2A0 INT_L_X48Y175/IMUX_L26 INT_L_X48Y175/SR1BEG_S0 INT_L_X48Y175/SW2END3 INT_L_X48Y176/SE6E3 INT_L_X48Y176/SW2END_N0_3 INT_L_X48Y177/SE6D3 INT_L_X48Y178/SE6C3 INT_L_X48Y179/SE6B3 INT_L_X48Y180/ER1END1 INT_L_X48Y180/IMUX_L11 INT_L_X48Y180/IMUX_L26 INT_L_X48Y180/IMUX_L34 INT_L_X48Y180/SE6A3 INT_R_X35Y175/ER1END1 INT_R_X35Y175/IMUX26 INT_R_X35Y175/SW2A0 INT_R_X35Y176/SW2BEG0 INT_R_X35Y176/SW6END0 INT_R_X35Y180/IMUX26 INT_R_X35Y180/WW2END0 INT_R_X37Y180/SW6BEG0 INT_R_X37Y180/WW2BEG0 INT_R_X37Y180/WW4END1 INT_R_X39Y180/WW4B1 INT_R_X41Y180/WW4BEG1 INT_R_X41Y180/WW4END1 INT_R_X43Y180/WW4B1 INT_R_X45Y180/WW2END0 INT_R_X45Y180/WW4BEG1 INT_R_X47Y180/ER1BEG1 INT_R_X47Y180/LOGIC_OUTS21 INT_R_X47Y180/SE6BEG3 INT_R_X47Y180/SR1BEG_S0 INT_R_X47Y180/WW2BEG0 INT_R_X49Y175/SW2A3 INT_R_X49Y176/SE6END3 INT_R_X49Y176/SW2BEG3 VBRK_X113Y188/VBRK_WW2END0 VBRK_X118Y188/VBRK_ER1BEG1 VBRK_X118Y188/VBRK_SE4BEG3 VBRK_X89Y184/VBRK_SW4END0 VBRK_X89Y188/VBRK_WW2END0 VBRK_X99Y188/VBRK_WW4B1 
pips: CLBLM_R_X47Y180/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_L_X48Y175/DSP_L.DSP_IMUX26_0->DSP_1_B1 DSP_L_X48Y180/DSP_L.DSP_IMUX11_0->DSP_1_A1 DSP_L_X48Y180/DSP_L.DSP_IMUX26_0->DSP_1_B1 DSP_L_X48Y180/DSP_L.DSP_IMUX34_0->DSP_0_B1 DSP_R_X35Y175/DSP_R.DSP_IMUX26_0->DSP_1_B1 DSP_R_X35Y180/DSP_R.DSP_IMUX26_0->DSP_1_B1 INT_L_X34Y175/INT_L.SW2END0->>ER1BEG1 INT_L_X48Y175/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X48Y175/INT_L.SW2END3->>SR1BEG_S0 INT_L_X48Y180/INT_L.ER1END1->>IMUX_L11 INT_L_X48Y180/INT_L.ER1END1->>IMUX_L26 INT_L_X48Y180/INT_L.ER1END1->>IMUX_L34 INT_R_X35Y175/INT_R.ER1END1->>IMUX26 INT_R_X35Y176/INT_R.SW6END0->>SW2BEG0 INT_R_X35Y180/INT_R.WW2END0->>IMUX26 INT_R_X37Y180/INT_R.WW4END1->>SW6BEG0 INT_R_X37Y180/INT_R.WW4END1->>WW2BEG0 INT_R_X41Y180/INT_R.WW4END1->>WW4BEG1 INT_R_X45Y180/INT_R.WW2END0->>WW4BEG1 INT_R_X47Y180/INT_R.LOGIC_OUTS21->>SE6BEG3 INT_R_X47Y180/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X47Y180/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X47Y180/INT_R.SR1BEG_S0->>WW2BEG0 INT_R_X49Y176/INT_R.SE6END3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

r_reg[1]0[17] - 
wires: BRAM_INT_INTERFACE_L_X38Y175/INT_INTERFACE_WW4C3 BRAM_INT_INTERFACE_L_X44Y175/INT_INTERFACE_WW4A3 BRAM_L_X38Y175/BRAM_WW4C3_0 BRAM_L_X44Y175/BRAM_WW4A3_0 CLBLL_L_X40Y175/CLBLL_WW4A3 CLBLL_L_X42Y175/CLBLL_WW4C3 CLBLL_R_X45Y175/CLBLL_WW4C3 CLBLM_L_X36Y175/CLBLM_NW4A3 CLBLM_L_X36Y175/CLBLM_WL1END1 CLBLM_L_X46Y175/CLBLM_WW4C3 CLBLM_R_X37Y175/CLBLM_WW4C3 CLBLM_R_X39Y175/CLBLM_WW4A3 CLBLM_R_X41Y175/CLBLM_WW4C3 CLBLM_R_X43Y175/CLBLM_WW4A3 CLBLM_R_X47Y175/CLBLM_WW4A3 CLBLM_R_X47Y180/CLBLM_EE2BEG2 CLBLM_R_X47Y180/CLBLM_ER1BEG3 CLBLM_R_X47Y180/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y180/CLBLM_M_AMUX CLBLM_R_X47Y180/CLBLM_SE4BEG2 DSP_L_X48Y175/DSP_1_B0 DSP_L_X48Y175/DSP_IMUX14_0 DSP_L_X48Y175/DSP_WW4A3_0 DSP_L_X48Y180/DSP_0_B0 DSP_L_X48Y180/DSP_1_A0 DSP_L_X48Y180/DSP_1_B0 DSP_L_X48Y180/DSP_EE2BEG2_0 DSP_L_X48Y180/DSP_ER1BEG3_0 DSP_L_X48Y180/DSP_IMUX14_0 DSP_L_X48Y180/DSP_IMUX15_0 DSP_L_X48Y180/DSP_IMUX22_0 DSP_L_X48Y180/DSP_SE4BEG2_0 DSP_R_X35Y175/DSP_1_B0 DSP_R_X35Y175/DSP_IMUX14_0 DSP_R_X35Y175/DSP_NW4A3_0 DSP_R_X35Y175/DSP_WL1END1_0 DSP_R_X35Y180/DSP_1_B0 DSP_R_X35Y180/DSP_IMUX14_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_IMUX14 INT_INTERFACE_L_X48Y175/INT_INTERFACE_WW4A3 INT_INTERFACE_L_X48Y180/INT_INTERFACE_EE2BEG2 INT_INTERFACE_L_X48Y180/INT_INTERFACE_ER1BEG3 INT_INTERFACE_L_X48Y180/INT_INTERFACE_IMUX14 INT_INTERFACE_L_X48Y180/INT_INTERFACE_IMUX15 INT_INTERFACE_L_X48Y180/INT_INTERFACE_IMUX22 INT_INTERFACE_L_X48Y180/INT_INTERFACE_SE4BEG2 INT_INTERFACE_R_X35Y175/INT_INTERFACE_IMUX14 INT_INTERFACE_R_X35Y175/INT_INTERFACE_NW4A3 INT_INTERFACE_R_X35Y175/INT_INTERFACE_WL1END1 INT_INTERFACE_R_X35Y180/INT_INTERFACE_IMUX14 INT_L_X34Y179/NE2BEG3 INT_L_X34Y179/NW6END3 INT_L_X34Y180/NE2A3 INT_L_X36Y175/NW6BEG3 INT_L_X36Y175/WL1BEG1 INT_L_X36Y175/WW4END3 INT_L_X38Y175/WW4B3 INT_L_X40Y175/WW4BEG3 INT_L_X40Y175/WW4END3 INT_L_X42Y175/WW4B3 INT_L_X44Y175/WW4BEG3 INT_L_X44Y175/WW4END3 INT_L_X46Y175/WW4B3 INT_L_X48Y175/IMUX_L14 INT_L_X48Y175/SW2END2 INT_L_X48Y175/WW4BEG3 INT_L_X48Y176/SE6E2 INT_L_X48Y177/SE6D2 INT_L_X48Y178/SE6C2 INT_L_X48Y179/SE6B2 INT_L_X48Y180/EE2A2 INT_L_X48Y180/ER1END3 INT_L_X48Y180/IMUX_L14 INT_L_X48Y180/IMUX_L15 INT_L_X48Y180/IMUX_L22 INT_L_X48Y180/SE6A2 INT_L_X48Y180/WR1END3 INT_L_X48Y181/ER1END_N3_3 INT_R_X35Y175/BYP_ALT4 INT_R_X35Y175/BYP_BOUNCE4 INT_R_X35Y175/IMUX14 INT_R_X35Y175/NW6A3 INT_R_X35Y175/WL1END1 INT_R_X35Y176/NW6B3 INT_R_X35Y177/NW6C3 INT_R_X35Y178/NW6D3 INT_R_X35Y179/NW6E3 INT_R_X35Y180/IMUX14 INT_R_X35Y180/NE2END3 INT_R_X37Y175/WW4C3 INT_R_X39Y175/WW4A3 INT_R_X41Y175/WW4C3 INT_R_X43Y175/WW4A3 INT_R_X45Y175/WW4C3 INT_R_X47Y175/WW4A3 INT_R_X47Y180/EE2BEG2 INT_R_X47Y180/ER1BEG3 INT_R_X47Y180/LOGIC_OUTS20 INT_R_X47Y180/SE6BEG2 INT_R_X49Y175/SW2A2 INT_R_X49Y176/SE6END2 INT_R_X49Y176/SW2BEG2 INT_R_X49Y180/EE2END2 INT_R_X49Y180/WR1BEG3 VBRK_X113Y183/VBRK_WW4C3 VBRK_X118Y183/VBRK_WW4A3 VBRK_X118Y188/VBRK_EE2BEG2 VBRK_X118Y188/VBRK_ER1BEG3 VBRK_X118Y188/VBRK_SE4BEG2 VBRK_X89Y183/VBRK_NW4A3 VBRK_X89Y183/VBRK_WL1END1 VBRK_X99Y183/VBRK_WW4A3 
pips: CLBLM_R_X47Y180/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_L_X48Y175/DSP_L.DSP_IMUX14_0->DSP_1_B0 DSP_L_X48Y180/DSP_L.DSP_IMUX14_0->DSP_1_B0 DSP_L_X48Y180/DSP_L.DSP_IMUX15_0->DSP_1_A0 DSP_L_X48Y180/DSP_L.DSP_IMUX22_0->DSP_0_B0 DSP_R_X35Y175/DSP_R.DSP_IMUX14_0->DSP_1_B0 DSP_R_X35Y180/DSP_R.DSP_IMUX14_0->DSP_1_B0 INT_L_X34Y179/INT_L.NW6END3->>NE2BEG3 INT_L_X36Y175/INT_L.WW4END3->>NW6BEG3 INT_L_X36Y175/INT_L.WW4END3->>WL1BEG1 INT_L_X40Y175/INT_L.WW4END3->>WW4BEG3 INT_L_X44Y175/INT_L.WW4END3->>WW4BEG3 INT_L_X48Y175/INT_L.SW2END2->>IMUX_L14 INT_L_X48Y175/INT_L.SW2END2->>WW4BEG3 INT_L_X48Y180/INT_L.ER1END3->>IMUX_L15 INT_L_X48Y180/INT_L.WR1END3->>IMUX_L14 INT_L_X48Y180/INT_L.WR1END3->>IMUX_L22 INT_R_X35Y175/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X35Y175/INT_R.BYP_BOUNCE4->>IMUX14 INT_R_X35Y175/INT_R.WL1END1->>BYP_ALT4 INT_R_X35Y180/INT_R.NE2END3->>IMUX14 INT_R_X47Y180/INT_R.LOGIC_OUTS20->>EE2BEG2 INT_R_X47Y180/INT_R.LOGIC_OUTS20->>ER1BEG3 INT_R_X47Y180/INT_R.LOGIC_OUTS20->>SE6BEG2 INT_R_X49Y176/INT_R.SE6END2->>SW2BEG2 INT_R_X49Y180/INT_R.EE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

n_reg[2]0__1_n_24 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT29 DSP_R_X35Y175/DSP_1_ACIN29 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT29->DSP_1_ACIN29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_25 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT28 DSP_R_X35Y175/DSP_1_ACIN28 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT28->DSP_1_ACIN28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_26 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT27 DSP_R_X35Y175/DSP_1_ACIN27 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT27->DSP_1_ACIN27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_27 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT26 DSP_R_X35Y175/DSP_1_ACIN26 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT26->DSP_1_ACIN26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_28 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT25 DSP_R_X35Y175/DSP_1_ACIN25 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT25->DSP_1_ACIN25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_29 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT24 DSP_R_X35Y175/DSP_1_ACIN24 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT24->DSP_1_ACIN24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_30 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT23 DSP_R_X35Y175/DSP_1_ACIN23 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT23->DSP_1_ACIN23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_31 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT22 DSP_R_X35Y175/DSP_1_ACIN22 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT22->DSP_1_ACIN22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_32 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT21 DSP_R_X35Y175/DSP_1_ACIN21 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT21->DSP_1_ACIN21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_33 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT20 DSP_R_X35Y175/DSP_1_ACIN20 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT20->DSP_1_ACIN20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_34 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT19 DSP_R_X35Y175/DSP_1_ACIN19 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT19->DSP_1_ACIN19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_35 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT18 DSP_R_X35Y175/DSP_1_ACIN18 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT18->DSP_1_ACIN18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_36 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT17 DSP_R_X35Y175/DSP_1_ACIN17 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT17->DSP_1_ACIN17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_37 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT16 DSP_R_X35Y175/DSP_1_ACIN16 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT16->DSP_1_ACIN16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_38 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT15 DSP_R_X35Y175/DSP_1_ACIN15 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT15->DSP_1_ACIN15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_39 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT14 DSP_R_X35Y175/DSP_1_ACIN14 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT14->DSP_1_ACIN14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_40 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT13 DSP_R_X35Y175/DSP_1_ACIN13 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT13->DSP_1_ACIN13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_41 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT12 DSP_R_X35Y175/DSP_1_ACIN12 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT12->DSP_1_ACIN12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_42 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT11 DSP_R_X35Y175/DSP_1_ACIN11 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT11->DSP_1_ACIN11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_43 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT10 DSP_R_X35Y175/DSP_1_ACIN10 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT10->DSP_1_ACIN10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_44 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT9 DSP_R_X35Y175/DSP_1_ACIN9 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT9->DSP_1_ACIN9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_45 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT8 DSP_R_X35Y175/DSP_1_ACIN8 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT8->DSP_1_ACIN8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_46 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT7 DSP_R_X35Y175/DSP_1_ACIN7 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT7->DSP_1_ACIN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_47 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT6 DSP_R_X35Y175/DSP_1_ACIN6 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT6->DSP_1_ACIN6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_48 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT5 DSP_R_X35Y175/DSP_1_ACIN5 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT5->DSP_1_ACIN5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_49 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT4 DSP_R_X35Y175/DSP_1_ACIN4 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT4->DSP_1_ACIN4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_50 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT3 DSP_R_X35Y175/DSP_1_ACIN3 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT3->DSP_1_ACIN3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_51 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT2 DSP_R_X35Y175/DSP_1_ACIN2 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT2->DSP_1_ACIN2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_52 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT1 DSP_R_X35Y175/DSP_1_ACIN1 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT1->DSP_1_ACIN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_53 - 
wires: DSP_R_X35Y175/DSP_0_ACOUT0 DSP_R_X35Y175/DSP_1_ACIN0 
pips: DSP_R_X35Y175/DSP_R.DSP_0_ACOUT0->DSP_1_ACIN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_106 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT47 DSP_R_X35Y175/DSP_1_PCIN47 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT47->DSP_1_PCIN47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_107 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT46 DSP_R_X35Y175/DSP_1_PCIN46 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT46->DSP_1_PCIN46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_108 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT45 DSP_R_X35Y175/DSP_1_PCIN45 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT45->DSP_1_PCIN45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_109 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT44 DSP_R_X35Y175/DSP_1_PCIN44 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT44->DSP_1_PCIN44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_110 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT43 DSP_R_X35Y175/DSP_1_PCIN43 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT43->DSP_1_PCIN43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_111 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT42 DSP_R_X35Y175/DSP_1_PCIN42 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT42->DSP_1_PCIN42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_112 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT41 DSP_R_X35Y175/DSP_1_PCIN41 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT41->DSP_1_PCIN41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_113 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT40 DSP_R_X35Y175/DSP_1_PCIN40 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT40->DSP_1_PCIN40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_114 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT39 DSP_R_X35Y175/DSP_1_PCIN39 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT39->DSP_1_PCIN39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_115 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT38 DSP_R_X35Y175/DSP_1_PCIN38 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT38->DSP_1_PCIN38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_116 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT37 DSP_R_X35Y175/DSP_1_PCIN37 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT37->DSP_1_PCIN37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_117 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT36 DSP_R_X35Y175/DSP_1_PCIN36 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT36->DSP_1_PCIN36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_118 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT35 DSP_R_X35Y175/DSP_1_PCIN35 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT35->DSP_1_PCIN35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_119 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT34 DSP_R_X35Y175/DSP_1_PCIN34 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT34->DSP_1_PCIN34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_120 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT33 DSP_R_X35Y175/DSP_1_PCIN33 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT33->DSP_1_PCIN33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_121 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT32 DSP_R_X35Y175/DSP_1_PCIN32 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT32->DSP_1_PCIN32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_122 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT31 DSP_R_X35Y175/DSP_1_PCIN31 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT31->DSP_1_PCIN31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_123 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT30 DSP_R_X35Y175/DSP_1_PCIN30 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT30->DSP_1_PCIN30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_124 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT29 DSP_R_X35Y175/DSP_1_PCIN29 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT29->DSP_1_PCIN29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_125 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT28 DSP_R_X35Y175/DSP_1_PCIN28 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT28->DSP_1_PCIN28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_126 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT27 DSP_R_X35Y175/DSP_1_PCIN27 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT27->DSP_1_PCIN27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_127 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT26 DSP_R_X35Y175/DSP_1_PCIN26 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT26->DSP_1_PCIN26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_128 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT25 DSP_R_X35Y175/DSP_1_PCIN25 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT25->DSP_1_PCIN25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_129 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT24 DSP_R_X35Y175/DSP_1_PCIN24 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT24->DSP_1_PCIN24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_130 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT23 DSP_R_X35Y175/DSP_1_PCIN23 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT23->DSP_1_PCIN23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_131 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT22 DSP_R_X35Y175/DSP_1_PCIN22 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT22->DSP_1_PCIN22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_132 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT21 DSP_R_X35Y175/DSP_1_PCIN21 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT21->DSP_1_PCIN21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_133 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT20 DSP_R_X35Y175/DSP_1_PCIN20 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT20->DSP_1_PCIN20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_134 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT19 DSP_R_X35Y175/DSP_1_PCIN19 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT19->DSP_1_PCIN19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_135 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT18 DSP_R_X35Y175/DSP_1_PCIN18 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT18->DSP_1_PCIN18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_136 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT17 DSP_R_X35Y175/DSP_1_PCIN17 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT17->DSP_1_PCIN17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_137 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT16 DSP_R_X35Y175/DSP_1_PCIN16 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT16->DSP_1_PCIN16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_138 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT15 DSP_R_X35Y175/DSP_1_PCIN15 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT15->DSP_1_PCIN15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_139 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT14 DSP_R_X35Y175/DSP_1_PCIN14 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT14->DSP_1_PCIN14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_140 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT13 DSP_R_X35Y175/DSP_1_PCIN13 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT13->DSP_1_PCIN13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_141 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT12 DSP_R_X35Y175/DSP_1_PCIN12 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT12->DSP_1_PCIN12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_142 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT11 DSP_R_X35Y175/DSP_1_PCIN11 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT11->DSP_1_PCIN11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_143 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT10 DSP_R_X35Y175/DSP_1_PCIN10 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT10->DSP_1_PCIN10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_144 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT9 DSP_R_X35Y175/DSP_1_PCIN9 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT9->DSP_1_PCIN9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_145 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT8 DSP_R_X35Y175/DSP_1_PCIN8 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT8->DSP_1_PCIN8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_146 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT7 DSP_R_X35Y175/DSP_1_PCIN7 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT7->DSP_1_PCIN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_147 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT6 DSP_R_X35Y175/DSP_1_PCIN6 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT6->DSP_1_PCIN6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_148 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT5 DSP_R_X35Y175/DSP_1_PCIN5 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT5->DSP_1_PCIN5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_149 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT4 DSP_R_X35Y175/DSP_1_PCIN4 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT4->DSP_1_PCIN4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_150 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT3 DSP_R_X35Y175/DSP_1_PCIN3 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT3->DSP_1_PCIN3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_151 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT2 DSP_R_X35Y175/DSP_1_PCIN2 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT2->DSP_1_PCIN2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_152 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT1 DSP_R_X35Y175/DSP_1_PCIN1 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT1->DSP_1_PCIN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_153 - 
wires: DSP_R_X35Y175/DSP_0_PCOUT0 DSP_R_X35Y175/DSP_1_PCIN0 
pips: DSP_R_X35Y175/DSP_R.DSP_0_PCOUT0->DSP_1_PCIN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__1_n_89 - 
wires: CLBLM_L_X36Y175/CLBLM_IMUX4 CLBLM_L_X36Y175/CLBLM_M_A6 CLBLM_L_X36Y179/CLBLM_SE4BEG3 DSP_R_X35Y175/DSP_0_P16 DSP_R_X35Y175/DSP_LOGIC_OUTS_B21_4 DSP_R_X35Y175/DSP_SE4BEG3_4 INT_INTERFACE_R_X35Y179/INT_INTERFACE_LOGIC_OUTS21 INT_INTERFACE_R_X35Y179/INT_INTERFACE_LOGIC_OUTS_B21 INT_INTERFACE_R_X35Y179/INT_INTERFACE_SE4BEG3 INT_L_X36Y175/FAN_ALT1 INT_L_X36Y175/FAN_BOUNCE1 INT_L_X36Y175/IMUX_L4 INT_L_X36Y175/SE6E3 INT_L_X36Y175/WL1END2 INT_L_X36Y176/SE6D3 INT_L_X36Y177/SE6C3 INT_L_X36Y178/SE6B3 INT_L_X36Y179/SE6A3 INT_R_X35Y179/LOGIC_OUTS21 INT_R_X35Y179/SE6BEG3 INT_R_X37Y175/SE6END3 INT_R_X37Y175/WL1BEG2 VBRK_X89Y187/VBRK_SE4BEG3 
pips: CLBLM_L_X36Y175/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 DSP_R_X35Y175/DSP_R.DSP_0_P16->DSP_LOGIC_OUTS_B21_4 INT_INTERFACE_R_X35Y179/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B21->>INT_INTERFACE_LOGIC_OUTS21 INT_L_X36Y175/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X36Y175/INT_L.FAN_BOUNCE1->>IMUX_L4 INT_L_X36Y175/INT_L.WL1END2->>FAN_ALT1 INT_R_X35Y179/INT_R.LOGIC_OUTS21->>SE6BEG3 INT_R_X37Y175/INT_R.SE6END3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[1][16] - 
wires: CLBLM_L_X34Y172/CLBLM_LOGIC_OUTS19 CLBLM_L_X34Y172/CLBLM_L_DMUX DSP_R_X35Y175/DSP_0_A16 DSP_R_X35Y175/DSP_IMUX47_4 HCLK_L_X85Y182/HCLK_NN6B1 INT_INTERFACE_R_X35Y179/INT_INTERFACE_IMUX47 INT_L_X34Y172/LOGIC_OUTS_L19 INT_L_X34Y172/NN6BEG1 INT_L_X34Y173/NN6A1 INT_L_X34Y174/NN6B1 INT_L_X34Y175/NN6C1 INT_L_X34Y176/NN6D1 INT_L_X34Y177/NN6E1 INT_L_X34Y178/EL1BEG3 INT_L_X34Y178/NL1BEG0 INT_L_X34Y178/NL1END_S3_0 INT_L_X34Y178/NN6END1 INT_L_X34Y179/EL1BEG_N3 INT_L_X34Y179/NL1END0 INT_R_X35Y178/EL1END3 INT_R_X35Y178/NR1BEG3 INT_R_X35Y179/IMUX47 INT_R_X35Y179/NR1END3 
pips: CLBLM_L_X34Y172/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 DSP_R_X35Y175/DSP_R.DSP_IMUX47_4->DSP_0_A16 INT_L_X34Y172/INT_L.LOGIC_OUTS_L19->>NN6BEG1 INT_L_X34Y178/INT_L.NN6END1->>NL1BEG0 INT_L_X34Y179/INT_L.NL1END0->>EL1BEG_N3 INT_R_X35Y178/INT_R.EL1END3->>NR1BEG3 INT_R_X35Y179/INT_R.NR1END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[1][15] - 
wires: CLBLM_L_X34Y172/CLBLM_LOGIC_OUTS18 CLBLM_L_X34Y172/CLBLM_L_CMUX DSP_R_X35Y175/DSP_0_A15 DSP_R_X35Y175/DSP_IMUX6_3 HCLK_L_X85Y182/HCLK_NN6B0 INT_INTERFACE_R_X35Y178/INT_INTERFACE_IMUX6 INT_L_X34Y172/LOGIC_OUTS_L18 INT_L_X34Y172/NN6BEG0 INT_L_X34Y173/NN6A0 INT_L_X34Y174/NN6B0 INT_L_X34Y175/NN6C0 INT_L_X34Y176/NN6D0 INT_L_X34Y177/EL1BEG3 INT_L_X34Y177/NN6E0 INT_L_X34Y177/NN6END_S1_0 INT_L_X34Y178/EL1BEG_N3 INT_L_X34Y178/NN6END0 INT_R_X35Y177/EL1END3 INT_R_X35Y177/NR1BEG3 INT_R_X35Y178/IMUX6 INT_R_X35Y178/NR1END3 
pips: CLBLM_L_X34Y172/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_R_X35Y175/DSP_R.DSP_IMUX6_3->DSP_0_A15 INT_L_X34Y172/INT_L.LOGIC_OUTS_L18->>NN6BEG0 INT_L_X34Y178/INT_L.NN6END0->>EL1BEG_N3 INT_R_X35Y177/INT_R.EL1END3->>NR1BEG3 INT_R_X35Y178/INT_R.NR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[1][14] - 
wires: CLBLM_L_X34Y172/CLBLM_LOGIC_OUTS17 CLBLM_L_X34Y172/CLBLM_L_BMUX DSP_R_X35Y175/DSP_0_A14 DSP_R_X35Y175/DSP_IMUX46_3 HCLK_L_X85Y182/HCLK_NN6B3 INT_INTERFACE_R_X35Y178/INT_INTERFACE_IMUX46 INT_L_X34Y172/LOGIC_OUTS_L17 INT_L_X34Y172/NN6BEG3 INT_L_X34Y173/NN6A3 INT_L_X34Y174/NN6B3 INT_L_X34Y175/NN6C3 INT_L_X34Y176/NN6D3 INT_L_X34Y177/NN6E3 INT_L_X34Y178/NE2BEG3 INT_L_X34Y178/NN6END3 INT_L_X34Y179/NE2A3 INT_R_X35Y178/IMUX46 INT_R_X35Y178/SL1END3 INT_R_X35Y179/NE2END3 INT_R_X35Y179/SL1BEG3 
pips: CLBLM_L_X34Y172/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 DSP_R_X35Y175/DSP_R.DSP_IMUX46_3->DSP_0_A14 INT_L_X34Y172/INT_L.LOGIC_OUTS_L17->>NN6BEG3 INT_L_X34Y178/INT_L.NN6END3->>NE2BEG3 INT_R_X35Y178/INT_R.SL1END3->>IMUX46 INT_R_X35Y179/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[1][13] - 
wires: CLBLM_L_X34Y172/CLBLM_LOGIC_OUTS16 CLBLM_L_X34Y172/CLBLM_L_AMUX CLBLM_L_X36Y178/CLBLM_EE2A2 CLBLM_L_X36Y178/CLBLM_WR1END3 DSP_R_X35Y175/DSP_0_A13 DSP_R_X35Y175/DSP_EE2A2_3 DSP_R_X35Y175/DSP_IMUX7_3 DSP_R_X35Y175/DSP_WR1END3_3 HCLK_L_X85Y182/HCLK_NN6B2 INT_INTERFACE_R_X35Y178/INT_INTERFACE_EE2A2 INT_INTERFACE_R_X35Y178/INT_INTERFACE_IMUX7 INT_INTERFACE_R_X35Y178/INT_INTERFACE_WR1END3 INT_L_X34Y172/LOGIC_OUTS_L16 INT_L_X34Y172/NN6BEG2 INT_L_X34Y173/NN6A2 INT_L_X34Y174/NN6B2 INT_L_X34Y175/NN6C2 INT_L_X34Y176/NN6D2 INT_L_X34Y177/NN6E2 INT_L_X34Y178/EE2BEG2 INT_L_X34Y178/NN6END2 INT_L_X36Y178/EE2END2 INT_L_X36Y178/WR1BEG3 INT_R_X35Y178/EE2A2 INT_R_X35Y178/IMUX7 INT_R_X35Y178/WR1END3 VBRK_X89Y186/VBRK_EE2A2 VBRK_X89Y186/VBRK_WR1END3 
pips: CLBLM_L_X34Y172/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_R_X35Y175/DSP_R.DSP_IMUX7_3->DSP_0_A13 INT_L_X34Y172/INT_L.LOGIC_OUTS_L16->>NN6BEG2 INT_L_X34Y178/INT_L.NN6END2->>EE2BEG2 INT_L_X36Y178/INT_L.EE2END2->>WR1BEG3 INT_R_X35Y178/INT_R.WR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[1][12] - 
wires: CLBLM_L_X34Y171/CLBLM_LOGIC_OUTS19 CLBLM_L_X34Y171/CLBLM_L_DMUX DSP_R_X35Y175/DSP_0_A12 DSP_R_X35Y175/DSP_IMUX47_3 HCLK_L_X85Y182/HCLK_NN6C1 INT_INTERFACE_R_X35Y178/INT_INTERFACE_IMUX47 INT_L_X34Y171/LOGIC_OUTS_L19 INT_L_X34Y171/NN6BEG1 INT_L_X34Y172/NN6A1 INT_L_X34Y173/NN6B1 INT_L_X34Y174/NN6C1 INT_L_X34Y175/NN6D1 INT_L_X34Y176/NN6E1 INT_L_X34Y177/NN2BEG1 INT_L_X34Y177/NN6END1 INT_L_X34Y178/NN2A1 INT_L_X34Y179/EL1BEG0 INT_L_X34Y179/NN2END1 INT_R_X35Y178/EL1END_S3_0 INT_R_X35Y178/IMUX47 INT_R_X35Y179/EL1END0 
pips: CLBLM_L_X34Y171/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 DSP_R_X35Y175/DSP_R.DSP_IMUX47_3->DSP_0_A12 INT_L_X34Y171/INT_L.LOGIC_OUTS_L19->>NN6BEG1 INT_L_X34Y177/INT_L.NN6END1->>NN2BEG1 INT_L_X34Y179/INT_L.NN2END1->>EL1BEG0 INT_R_X35Y178/INT_R.EL1END_S3_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[1][11] - 
wires: CLBLM_L_X34Y171/CLBLM_LOGIC_OUTS18 CLBLM_L_X34Y171/CLBLM_L_CMUX DSP_R_X35Y175/DSP_0_A11 DSP_R_X35Y175/DSP_IMUX17_2 HCLK_R_X86Y182/HCLK_NN6D0 INT_INTERFACE_R_X35Y177/INT_INTERFACE_IMUX17 INT_L_X34Y170/SE2A0 INT_L_X34Y171/LOGIC_OUTS_L18 INT_L_X34Y171/SE2BEG0 INT_R_X35Y170/NN6BEG0 INT_R_X35Y170/SE2END0 INT_R_X35Y171/NN6A0 INT_R_X35Y172/NN6B0 INT_R_X35Y173/NN6C0 INT_R_X35Y174/NN6D0 INT_R_X35Y175/NN6E0 INT_R_X35Y175/NN6END_S1_0 INT_R_X35Y176/NN6END0 INT_R_X35Y176/NR1BEG0 INT_R_X35Y177/IMUX17 INT_R_X35Y177/NR1END0 
pips: CLBLM_L_X34Y171/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_R_X35Y175/DSP_R.DSP_IMUX17_2->DSP_0_A11 INT_L_X34Y171/INT_L.LOGIC_OUTS_L18->>SE2BEG0 INT_R_X35Y170/INT_R.SE2END0->>NN6BEG0 INT_R_X35Y176/INT_R.NN6END0->>NR1BEG0 INT_R_X35Y177/INT_R.NR1END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[1][10] - 
wires: CLBLM_L_X34Y171/CLBLM_LOGIC_OUTS17 CLBLM_L_X34Y171/CLBLM_L_BMUX DSP_R_X35Y175/DSP_0_A10 DSP_R_X35Y175/DSP_IMUX21_2 HCLK_L_X85Y182/HCLK_NN6C3 INT_INTERFACE_R_X35Y177/INT_INTERFACE_IMUX21 INT_L_X34Y171/LOGIC_OUTS_L17 INT_L_X34Y171/NN6BEG3 INT_L_X34Y172/NN6A3 INT_L_X34Y173/NN6B3 INT_L_X34Y174/NN6C3 INT_L_X34Y175/NN6D3 INT_L_X34Y176/NN6E3 INT_L_X34Y177/EL1BEG2 INT_L_X34Y177/NN6END3 INT_R_X35Y177/EL1END2 INT_R_X35Y177/IMUX21 
pips: CLBLM_L_X34Y171/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 DSP_R_X35Y175/DSP_R.DSP_IMUX21_2->DSP_0_A10 INT_L_X34Y171/INT_L.LOGIC_OUTS_L17->>NN6BEG3 INT_L_X34Y177/INT_L.NN6END3->>EL1BEG2 INT_R_X35Y177/INT_R.EL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[1][9] - 
wires: CLBLM_L_X34Y171/CLBLM_LOGIC_OUTS16 CLBLM_L_X34Y171/CLBLM_L_AMUX DSP_R_X35Y175/DSP_0_A9 DSP_R_X35Y175/DSP_IMUX19_2 HCLK_L_X85Y182/HCLK_NN6C2 INT_INTERFACE_R_X35Y177/INT_INTERFACE_IMUX19 INT_L_X34Y171/LOGIC_OUTS_L16 INT_L_X34Y171/NN6BEG2 INT_L_X34Y172/NN6A2 INT_L_X34Y173/NN6B2 INT_L_X34Y174/NN6C2 INT_L_X34Y175/NN6D2 INT_L_X34Y176/NN6E2 INT_L_X34Y177/EL1BEG1 INT_L_X34Y177/NN6END2 INT_R_X35Y177/EL1END1 INT_R_X35Y177/IMUX19 
pips: CLBLM_L_X34Y171/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_R_X35Y175/DSP_R.DSP_IMUX19_2->DSP_0_A9 INT_L_X34Y171/INT_L.LOGIC_OUTS_L16->>NN6BEG2 INT_L_X34Y177/INT_L.NN6END2->>EL1BEG1 INT_R_X35Y177/INT_R.EL1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[1][8] - 
wires: CLBLM_L_X34Y170/CLBLM_LOGIC_OUTS19 CLBLM_L_X34Y170/CLBLM_L_DMUX DSP_R_X35Y175/DSP_0_A8 DSP_R_X35Y175/DSP_IMUX23_2 HCLK_L_X85Y182/HCLK_NN6D1 INT_INTERFACE_R_X35Y177/INT_INTERFACE_IMUX23 INT_L_X34Y170/LOGIC_OUTS_L19 INT_L_X34Y170/NN6BEG1 INT_L_X34Y171/NN6A1 INT_L_X34Y172/NN6B1 INT_L_X34Y173/NN6C1 INT_L_X34Y174/NN6D1 INT_L_X34Y175/NN6E1 INT_L_X34Y176/EL1BEG3 INT_L_X34Y176/NL1BEG0 INT_L_X34Y176/NL1END_S3_0 INT_L_X34Y176/NN6END1 INT_L_X34Y177/EL1BEG_N3 INT_L_X34Y177/NL1END0 INT_R_X35Y176/EL1END3 INT_R_X35Y176/NR1BEG3 INT_R_X35Y177/IMUX23 INT_R_X35Y177/NR1END3 
pips: CLBLM_L_X34Y170/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 DSP_R_X35Y175/DSP_R.DSP_IMUX23_2->DSP_0_A8 INT_L_X34Y170/INT_L.LOGIC_OUTS_L19->>NN6BEG1 INT_L_X34Y176/INT_L.NN6END1->>NL1BEG0 INT_L_X34Y177/INT_L.NL1END0->>EL1BEG_N3 INT_R_X35Y176/INT_R.EL1END3->>NR1BEG3 INT_R_X35Y177/INT_R.NR1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[1][7] - 
wires: CLBLM_L_X34Y170/CLBLM_LOGIC_OUTS18 CLBLM_L_X34Y170/CLBLM_L_CMUX DSP_R_X35Y175/DSP_0_A7 DSP_R_X35Y175/DSP_IMUX17_1 HCLK_L_X85Y182/HCLK_NN6D0 INT_INTERFACE_R_X35Y176/INT_INTERFACE_IMUX17 INT_L_X34Y170/LOGIC_OUTS_L18 INT_L_X34Y170/NN6BEG0 INT_L_X34Y171/NN6A0 INT_L_X34Y172/NN6B0 INT_L_X34Y173/NN6C0 INT_L_X34Y174/NN6D0 INT_L_X34Y175/NN6E0 INT_L_X34Y175/NN6END_S1_0 INT_L_X34Y176/NE2BEG0 INT_L_X34Y176/NN6END0 INT_L_X34Y177/NE2A0 INT_R_X35Y176/IMUX17 INT_R_X35Y176/NE2END_S3_0 INT_R_X35Y176/SL1END0 INT_R_X35Y177/NE2END0 INT_R_X35Y177/SL1BEG0 
pips: CLBLM_L_X34Y170/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_R_X35Y175/DSP_R.DSP_IMUX17_1->DSP_0_A7 INT_L_X34Y170/INT_L.LOGIC_OUTS_L18->>NN6BEG0 INT_L_X34Y176/INT_L.NN6END0->>NE2BEG0 INT_R_X35Y176/INT_R.SL1END0->>IMUX17 INT_R_X35Y177/INT_R.NE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[1][6] - 
wires: CLBLM_L_X34Y170/CLBLM_LOGIC_OUTS17 CLBLM_L_X34Y170/CLBLM_L_BMUX DSP_R_X35Y175/DSP_0_A6 DSP_R_X35Y175/DSP_IMUX21_1 HCLK_L_X85Y182/HCLK_NN6D3 INT_INTERFACE_R_X35Y176/INT_INTERFACE_IMUX21 INT_L_X34Y170/LOGIC_OUTS_L17 INT_L_X34Y170/NN6BEG3 INT_L_X34Y171/NN6A3 INT_L_X34Y172/NN6B3 INT_L_X34Y173/NN6C3 INT_L_X34Y174/NN6D3 INT_L_X34Y175/NN6E3 INT_L_X34Y176/EL1BEG2 INT_L_X34Y176/NN6END3 INT_R_X35Y176/EL1END2 INT_R_X35Y176/IMUX21 
pips: CLBLM_L_X34Y170/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 DSP_R_X35Y175/DSP_R.DSP_IMUX21_1->DSP_0_A6 INT_L_X34Y170/INT_L.LOGIC_OUTS_L17->>NN6BEG3 INT_L_X34Y176/INT_L.NN6END3->>EL1BEG2 INT_R_X35Y176/INT_R.EL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[1][5] - 
wires: CLBLM_L_X34Y170/CLBLM_LOGIC_OUTS16 CLBLM_L_X34Y170/CLBLM_L_AMUX DSP_R_X35Y175/DSP_0_A5 DSP_R_X35Y175/DSP_IMUX19_1 HCLK_L_X85Y182/HCLK_NN6D2 INT_INTERFACE_R_X35Y176/INT_INTERFACE_IMUX19 INT_L_X34Y170/LOGIC_OUTS_L16 INT_L_X34Y170/NN6BEG2 INT_L_X34Y171/NN6A2 INT_L_X34Y172/NN6B2 INT_L_X34Y173/NN6C2 INT_L_X34Y174/NN6D2 INT_L_X34Y175/NN6E2 INT_L_X34Y176/EL1BEG1 INT_L_X34Y176/NN6END2 INT_R_X35Y176/EL1END1 INT_R_X35Y176/IMUX19 
pips: CLBLM_L_X34Y170/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_R_X35Y175/DSP_R.DSP_IMUX19_1->DSP_0_A5 INT_L_X34Y170/INT_L.LOGIC_OUTS_L16->>NN6BEG2 INT_L_X34Y176/INT_L.NN6END2->>EL1BEG1 INT_R_X35Y176/INT_R.EL1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[1][4] - 
wires: CLBLM_L_X34Y169/CLBLM_LOGIC_OUTS19 CLBLM_L_X34Y169/CLBLM_L_DMUX DSP_R_X35Y175/DSP_0_A4 DSP_R_X35Y175/DSP_IMUX23_1 HCLK_L_X85Y182/HCLK_NN6E1 INT_INTERFACE_R_X35Y176/INT_INTERFACE_IMUX23 INT_L_X34Y169/LOGIC_OUTS_L19 INT_L_X34Y169/NN6BEG1 INT_L_X34Y170/NN6A1 INT_L_X34Y171/NN6B1 INT_L_X34Y172/NN6C1 INT_L_X34Y173/NN6D1 INT_L_X34Y174/NN6E1 INT_L_X34Y175/EL1BEG3 INT_L_X34Y175/NL1BEG0 INT_L_X34Y175/NL1END_S3_0 INT_L_X34Y175/NN6END1 INT_L_X34Y176/EL1BEG_N3 INT_L_X34Y176/NL1END0 INT_R_X35Y175/EL1END3 INT_R_X35Y175/NR1BEG3 INT_R_X35Y176/IMUX23 INT_R_X35Y176/NR1END3 
pips: CLBLM_L_X34Y169/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 DSP_R_X35Y175/DSP_R.DSP_IMUX23_1->DSP_0_A4 INT_L_X34Y169/INT_L.LOGIC_OUTS_L19->>NN6BEG1 INT_L_X34Y175/INT_L.NN6END1->>NL1BEG0 INT_L_X34Y176/INT_L.NL1END0->>EL1BEG_N3 INT_R_X35Y175/INT_R.EL1END3->>NR1BEG3 INT_R_X35Y176/INT_R.NR1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[1][3] - 
wires: CLBLM_L_X34Y169/CLBLM_LOGIC_OUTS18 CLBLM_L_X34Y169/CLBLM_L_CMUX DSP_R_X35Y175/DSP_0_A3 DSP_R_X35Y175/DSP_IMUX17_0 HCLK_L_X85Y182/HCLK_NN6E0 HCLK_L_X85Y182/HCLK_NN6END_S1_0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_IMUX17 INT_L_X34Y169/LOGIC_OUTS_L18 INT_L_X34Y169/NN6BEG0 INT_L_X34Y170/NN6A0 INT_L_X34Y171/NN6B0 INT_L_X34Y172/NN6C0 INT_L_X34Y173/NN6D0 INT_L_X34Y174/NN6E0 INT_L_X34Y174/NN6END_S1_0 INT_L_X34Y175/NE2BEG0 INT_L_X34Y175/NN6END0 INT_L_X34Y176/NE2A0 INT_R_X35Y175/IMUX17 INT_R_X35Y175/NE2END_S3_0 INT_R_X35Y175/SL1END0 INT_R_X35Y176/NE2END0 INT_R_X35Y176/SL1BEG0 
pips: CLBLM_L_X34Y169/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_R_X35Y175/DSP_R.DSP_IMUX17_0->DSP_0_A3 INT_L_X34Y169/INT_L.LOGIC_OUTS_L18->>NN6BEG0 INT_L_X34Y175/INT_L.NN6END0->>NE2BEG0 INT_R_X35Y175/INT_R.SL1END0->>IMUX17 INT_R_X35Y176/INT_R.NE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[1][2] - 
wires: CLBLM_L_X34Y169/CLBLM_LOGIC_OUTS17 CLBLM_L_X34Y169/CLBLM_L_BMUX DSP_R_X35Y175/DSP_0_A2 DSP_R_X35Y175/DSP_IMUX21_0 HCLK_L_X85Y182/HCLK_NN6E3 INT_INTERFACE_R_X35Y175/INT_INTERFACE_IMUX21 INT_L_X34Y169/LOGIC_OUTS_L17 INT_L_X34Y169/NN6BEG3 INT_L_X34Y170/NN6A3 INT_L_X34Y171/NN6B3 INT_L_X34Y172/NN6C3 INT_L_X34Y173/NN6D3 INT_L_X34Y174/NN6E3 INT_L_X34Y175/EL1BEG2 INT_L_X34Y175/NN6END3 INT_R_X35Y175/EL1END2 INT_R_X35Y175/IMUX21 
pips: CLBLM_L_X34Y169/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 DSP_R_X35Y175/DSP_R.DSP_IMUX21_0->DSP_0_A2 INT_L_X34Y169/INT_L.LOGIC_OUTS_L17->>NN6BEG3 INT_L_X34Y175/INT_L.NN6END3->>EL1BEG2 INT_R_X35Y175/INT_R.EL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[1][1] - 
wires: CLBLM_L_X34Y169/CLBLM_LOGIC_OUTS16 CLBLM_L_X34Y169/CLBLM_L_AMUX DSP_R_X35Y175/DSP_0_A1 DSP_R_X35Y175/DSP_IMUX19_0 HCLK_L_X85Y182/HCLK_NN6E2 INT_INTERFACE_R_X35Y175/INT_INTERFACE_IMUX19 INT_L_X34Y169/LOGIC_OUTS_L16 INT_L_X34Y169/NN6BEG2 INT_L_X34Y170/NN6A2 INT_L_X34Y171/NN6B2 INT_L_X34Y172/NN6C2 INT_L_X34Y173/NN6D2 INT_L_X34Y174/NN6E2 INT_L_X34Y175/EL1BEG1 INT_L_X34Y175/NN6END2 INT_R_X35Y175/EL1END1 INT_R_X35Y175/IMUX19 
pips: CLBLM_L_X34Y169/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_R_X35Y175/DSP_R.DSP_IMUX19_0->DSP_0_A1 INT_L_X34Y169/INT_L.LOGIC_OUTS_L16->>NN6BEG2 INT_L_X34Y175/INT_L.NN6END2->>EL1BEG1 INT_R_X35Y175/INT_R.EL1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[1][0] - 
wires: CLBLM_L_X34Y168/CLBLM_LOGIC_OUTS19 CLBLM_L_X34Y168/CLBLM_L_DMUX CLBLM_L_X34Y169/CLBLM_NW2A1 CLBLM_L_X34Y175/CLBLM_EE2BEG1 CLBLM_R_X33Y169/CLBLM_NW2A1 CLBLM_R_X33Y175/CLBLM_EE2BEG1 DSP_R_X35Y175/DSP_0_A0 DSP_R_X35Y175/DSP_IMUX23_0 HCLK_R_X82Y182/HCLK_NN6E1 INT_INTERFACE_R_X35Y175/INT_INTERFACE_IMUX23 INT_L_X34Y168/LOGIC_OUTS_L19 INT_L_X34Y168/NW2BEG1 INT_L_X34Y169/NW2A1 INT_L_X34Y175/EE2A1 INT_R_X33Y169/NN6BEG1 INT_R_X33Y169/NW2END1 INT_R_X33Y170/NN6A1 INT_R_X33Y171/NN6B1 INT_R_X33Y172/NN6C1 INT_R_X33Y173/NN6D1 INT_R_X33Y174/NN6E1 INT_R_X33Y175/EE2BEG1 INT_R_X33Y175/NN6END1 INT_R_X35Y175/BYP_ALT5 INT_R_X35Y175/BYP_BOUNCE5 INT_R_X35Y175/EE2END1 INT_R_X35Y175/IMUX23 
pips: CLBLM_L_X34Y168/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 DSP_R_X35Y175/DSP_R.DSP_IMUX23_0->DSP_0_A0 INT_L_X34Y168/INT_L.LOGIC_OUTS_L19->>NW2BEG1 INT_R_X33Y169/INT_R.NW2END1->>NN6BEG1 INT_R_X33Y175/INT_R.NN6END1->>EE2BEG1 INT_R_X35Y175/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X35Y175/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X35Y175/INT_R.EE2END1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__2_n_60 - 
wires: CLBLM_L_X36Y186/CLBLM_IMUX22 CLBLM_L_X36Y186/CLBLM_M_C3 CLBLM_L_X36Y186/CLBLM_NE2A3 DSP_R_X35Y175/DSP_1_P45 DSP_R_X35Y175/DSP_LOGIC_OUTS_B11_4 DSP_R_X35Y185/DSP_NE2A3_1 INT_INTERFACE_R_X35Y179/INT_INTERFACE_LOGIC_OUTS11 INT_INTERFACE_R_X35Y179/INT_INTERFACE_LOGIC_OUTS_B11 INT_INTERFACE_R_X35Y186/INT_INTERFACE_NE2A3 INT_L_X36Y186/IMUX_L22 INT_L_X36Y186/NE2END3 INT_R_X35Y179/LOGIC_OUTS11 INT_R_X35Y179/NN6BEG3 INT_R_X35Y180/NN6A3 INT_R_X35Y181/NN6B3 INT_R_X35Y182/NN6C3 INT_R_X35Y183/NN6D3 INT_R_X35Y184/NN6E3 INT_R_X35Y185/NE2BEG3 INT_R_X35Y185/NN6END3 INT_R_X35Y186/NE2A3 VBRK_X89Y194/VBRK_NE2A3 
pips: CLBLM_L_X36Y186/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 DSP_R_X35Y175/DSP_R.DSP_1_P45->DSP_LOGIC_OUTS_B11_4 INT_INTERFACE_R_X35Y179/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B11->>INT_INTERFACE_LOGIC_OUTS11 INT_L_X36Y186/INT_L.NE2END3->>IMUX_L22 INT_R_X35Y179/INT_R.LOGIC_OUTS11->>NN6BEG3 INT_R_X35Y185/INT_R.NN6END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0__2_n_61 - 
wires: CLBLM_L_X36Y179/CLBLM_EE2BEG0 CLBLM_L_X36Y186/CLBLM_BYP4 CLBLM_L_X36Y186/CLBLM_IMUX18 CLBLM_L_X36Y186/CLBLM_M_B2 CLBLM_L_X36Y186/CLBLM_M_BX DSP_R_X35Y175/DSP_1_P44 DSP_R_X35Y175/DSP_EE2BEG0_4 DSP_R_X35Y175/DSP_LOGIC_OUTS_B12_4 INT_INTERFACE_R_X35Y179/INT_INTERFACE_EE2BEG0 INT_INTERFACE_R_X35Y179/INT_INTERFACE_LOGIC_OUTS12 INT_INTERFACE_R_X35Y179/INT_INTERFACE_LOGIC_OUTS_B12 INT_L_X36Y179/EE2A0 INT_L_X36Y186/BYP_ALT4 INT_L_X36Y186/BYP_L4 INT_L_X36Y186/IMUX_L18 INT_L_X36Y186/WR1END1 INT_R_X35Y179/EE2BEG0 INT_R_X35Y179/LOGIC_OUTS12 INT_R_X37Y179/EE2END0 INT_R_X37Y179/NN6BEG0 INT_R_X37Y180/NN6A0 INT_R_X37Y181/NN6B0 INT_R_X37Y182/NN6C0 INT_R_X37Y183/NN6D0 INT_R_X37Y184/NN6E0 INT_R_X37Y184/NN6END_S1_0 INT_R_X37Y185/NN6END0 INT_R_X37Y185/NR1BEG0 INT_R_X37Y186/NR1END0 INT_R_X37Y186/WR1BEG1 VBRK_X89Y187/VBRK_EE2BEG0 
pips: CLBLM_L_X36Y186/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X36Y186/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 DSP_R_X35Y175/DSP_R.DSP_1_P44->DSP_LOGIC_OUTS_B12_4 INT_INTERFACE_R_X35Y179/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B12->>INT_INTERFACE_LOGIC_OUTS12 INT_L_X36Y186/INT_L.BYP_ALT4->>BYP_L4 INT_L_X36Y186/INT_L.WR1END1->>BYP_ALT4 INT_L_X36Y186/INT_L.WR1END1->>IMUX_L18 INT_R_X35Y179/INT_R.LOGIC_OUTS12->>EE2BEG0 INT_R_X37Y179/INT_R.EE2END0->>NN6BEG0 INT_R_X37Y185/INT_R.NN6END0->>NR1BEG0 INT_R_X37Y186/INT_R.NR1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_62 - 
wires: CLBLM_L_X36Y181/CLBLM_NE4BEG2 CLBLM_L_X36Y186/CLBLM_BYP1 CLBLM_L_X36Y186/CLBLM_IMUX11 CLBLM_L_X36Y186/CLBLM_M_A4 CLBLM_L_X36Y186/CLBLM_M_AX DSP_R_X35Y175/DSP_1_P43 DSP_R_X35Y175/DSP_LOGIC_OUTS_B14_0 DSP_R_X35Y180/DSP_NE4BEG2_1 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS14 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS_B14 INT_INTERFACE_R_X35Y181/INT_INTERFACE_NE4BEG2 INT_L_X36Y181/NE6A2 INT_L_X36Y182/NE6B2 INT_L_X36Y183/NE6C2 INT_L_X36Y184/NE6D2 INT_L_X36Y185/FAN_BOUNCE_S3_6 INT_L_X36Y185/NE6E2 INT_L_X36Y186/BYP_ALT1 INT_L_X36Y186/BYP_L1 INT_L_X36Y186/FAN_ALT6 INT_L_X36Y186/FAN_BOUNCE6 INT_L_X36Y186/IMUX_L11 INT_L_X36Y186/NW2END2 INT_R_X35Y175/LOGIC_OUTS14 INT_R_X35Y175/NN6BEG2 INT_R_X35Y176/NN6A2 INT_R_X35Y177/NN6B2 INT_R_X35Y178/NN6C2 INT_R_X35Y179/NN6D2 INT_R_X35Y180/NN6E2 INT_R_X35Y181/NE6BEG2 INT_R_X35Y181/NN6END2 INT_R_X37Y185/NE6END2 INT_R_X37Y185/NW2BEG2 INT_R_X37Y186/NW2A2 VBRK_X89Y189/VBRK_NE4BEG2 
pips: CLBLM_L_X36Y186/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X36Y186/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 DSP_R_X35Y175/DSP_R.DSP_1_P43->DSP_LOGIC_OUTS_B14_0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B14->>INT_INTERFACE_LOGIC_OUTS14 INT_L_X36Y186/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y186/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X36Y186/INT_L.FAN_BOUNCE6->>BYP_ALT1 INT_L_X36Y186/INT_L.NW2END2->>FAN_ALT6 INT_L_X36Y186/INT_L.NW2END2->>IMUX_L11 INT_R_X35Y175/INT_R.LOGIC_OUTS14->>NN6BEG2 INT_R_X35Y181/INT_R.NN6END2->>NE6BEG2 INT_R_X37Y185/INT_R.NE6END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_63 - 
wires: CLBLM_L_X36Y176/CLBLM_NE2A2 CLBLM_L_X36Y185/CLBLM_BYP6 CLBLM_L_X36Y185/CLBLM_IMUX44 CLBLM_L_X36Y185/CLBLM_M_D4 CLBLM_L_X36Y185/CLBLM_M_DX DSP_R_X35Y175/DSP_1_P42 DSP_R_X35Y175/DSP_LOGIC_OUTS_B10_0 DSP_R_X35Y175/DSP_NE2A2_1 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS10 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS_B10 INT_INTERFACE_R_X35Y176/INT_INTERFACE_NE2A2 INT_L_X36Y176/NE2END2 INT_L_X36Y176/NN6BEG2 INT_L_X36Y177/NN6A2 INT_L_X36Y178/NN6B2 INT_L_X36Y179/NN6C2 INT_L_X36Y180/NN6D2 INT_L_X36Y181/NN6E2 INT_L_X36Y182/NN2BEG2 INT_L_X36Y182/NN6END2 INT_L_X36Y183/NN2A2 INT_L_X36Y184/NE2BEG2 INT_L_X36Y184/NN2END2 INT_L_X36Y184/NR1BEG2 INT_L_X36Y185/BYP_ALT6 INT_L_X36Y185/BYP_L6 INT_L_X36Y185/IMUX_L44 INT_L_X36Y185/NE2A2 INT_L_X36Y185/NR1END2 INT_L_X36Y185/WR1END3 INT_R_X35Y175/LOGIC_OUTS10 INT_R_X35Y175/NE2BEG2 INT_R_X35Y176/NE2A2 INT_R_X37Y185/NE2END2 INT_R_X37Y185/WR1BEG3 VBRK_X89Y184/VBRK_NE2A2 
pips: CLBLM_L_X36Y185/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X36Y185/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 DSP_R_X35Y175/DSP_R.DSP_1_P42->DSP_LOGIC_OUTS_B10_0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B10->>INT_INTERFACE_LOGIC_OUTS10 INT_L_X36Y176/INT_L.NE2END2->>NN6BEG2 INT_L_X36Y182/INT_L.NN6END2->>NN2BEG2 INT_L_X36Y184/INT_L.NN2END2->>NE2BEG2 INT_L_X36Y184/INT_L.NN2END2->>NR1BEG2 INT_L_X36Y185/INT_L.BYP_ALT6->>BYP_L6 INT_L_X36Y185/INT_L.NR1END2->>IMUX_L44 INT_L_X36Y185/INT_L.WR1END3->>BYP_ALT6 INT_R_X35Y175/INT_R.LOGIC_OUTS10->>NE2BEG2 INT_R_X37Y185/INT_R.NE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_64 - 
wires: CLBLM_L_X36Y185/CLBLM_BYP3 CLBLM_L_X36Y185/CLBLM_IMUX28 CLBLM_L_X36Y185/CLBLM_M_C4 CLBLM_L_X36Y185/CLBLM_M_CX CLBLM_L_X36Y185/CLBLM_NE2A2 CLBLM_L_X36Y185/CLBLM_NE2A3 DSP_R_X35Y175/DSP_1_P41 DSP_R_X35Y175/DSP_LOGIC_OUTS_B11_0 DSP_R_X35Y185/DSP_NE2A2_0 DSP_R_X35Y185/DSP_NE2A3_0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS11 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS_B11 INT_INTERFACE_R_X35Y185/INT_INTERFACE_NE2A2 INT_INTERFACE_R_X35Y185/INT_INTERFACE_NE2A3 INT_L_X36Y185/BYP_ALT3 INT_L_X36Y185/BYP_L3 INT_L_X36Y185/IMUX_L28 INT_L_X36Y185/NE2END2 INT_L_X36Y185/NE2END3 INT_R_X35Y175/LOGIC_OUTS11 INT_R_X35Y175/NN2BEG3 INT_R_X35Y176/NN2A3 INT_R_X35Y177/NN2END3 INT_R_X35Y177/NN6BEG3 INT_R_X35Y178/NN6A3 INT_R_X35Y179/NN6B3 INT_R_X35Y180/NN6C3 INT_R_X35Y181/NN6D3 INT_R_X35Y182/NN6E3 INT_R_X35Y183/NL1BEG2 INT_R_X35Y183/NN6END3 INT_R_X35Y183/NR1BEG3 INT_R_X35Y184/NE2BEG2 INT_R_X35Y184/NE2BEG3 INT_R_X35Y184/NL1END2 INT_R_X35Y184/NR1END3 INT_R_X35Y185/NE2A2 INT_R_X35Y185/NE2A3 VBRK_X89Y193/VBRK_NE2A2 VBRK_X89Y193/VBRK_NE2A3 
pips: CLBLM_L_X36Y185/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X36Y185/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 DSP_R_X35Y175/DSP_R.DSP_1_P41->DSP_LOGIC_OUTS_B11_0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B11->>INT_INTERFACE_LOGIC_OUTS11 INT_L_X36Y185/INT_L.BYP_ALT3->>BYP_L3 INT_L_X36Y185/INT_L.NE2END2->>IMUX_L28 INT_L_X36Y185/INT_L.NE2END3->>BYP_ALT3 INT_R_X35Y175/INT_R.LOGIC_OUTS11->>NN2BEG3 INT_R_X35Y177/INT_R.NN2END3->>NN6BEG3 INT_R_X35Y183/INT_R.NN6END3->>NL1BEG2 INT_R_X35Y183/INT_R.NN6END3->>NR1BEG3 INT_R_X35Y184/INT_R.NL1END2->>NE2BEG2 INT_R_X35Y184/INT_R.NR1END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_65 - 
wires: CLBLM_L_X36Y181/CLBLM_NE4BEG3 CLBLM_L_X36Y185/CLBLM_BYP4 CLBLM_L_X36Y185/CLBLM_IMUX18 CLBLM_L_X36Y185/CLBLM_M_B2 CLBLM_L_X36Y185/CLBLM_M_BX DSP_R_X35Y175/DSP_1_P40 DSP_R_X35Y175/DSP_LOGIC_OUTS_B15_0 DSP_R_X35Y180/DSP_NE4BEG3_1 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS15 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS_B15 INT_INTERFACE_R_X35Y181/INT_INTERFACE_NE4BEG3 INT_L_X36Y181/NE6A3 INT_L_X36Y182/NE6B3 INT_L_X36Y183/NE6C3 INT_L_X36Y184/NE6D3 INT_L_X36Y185/BYP_ALT4 INT_L_X36Y185/BYP_L4 INT_L_X36Y185/IMUX_L18 INT_L_X36Y185/NE6E3 INT_L_X36Y185/SR1BEG_S0 INT_L_X36Y185/SR1END3 INT_L_X36Y186/NW2END3 INT_L_X36Y186/SR1BEG3 INT_L_X36Y186/SR1END_N3_3 INT_R_X35Y175/LOGIC_OUTS15 INT_R_X35Y175/NN6BEG3 INT_R_X35Y176/NN6A3 INT_R_X35Y177/NN6B3 INT_R_X35Y178/NN6C3 INT_R_X35Y179/NN6D3 INT_R_X35Y180/NN6E3 INT_R_X35Y181/NE6BEG3 INT_R_X35Y181/NN6END3 INT_R_X37Y185/NE6END3 INT_R_X37Y185/NW2BEG3 INT_R_X37Y186/NW2A3 VBRK_X89Y189/VBRK_NE4BEG3 
pips: CLBLM_L_X36Y185/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X36Y185/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 DSP_R_X35Y175/DSP_R.DSP_1_P40->DSP_LOGIC_OUTS_B15_0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B15->>INT_INTERFACE_LOGIC_OUTS15 INT_L_X36Y185/INT_L.BYP_ALT4->>BYP_L4 INT_L_X36Y185/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X36Y185/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X36Y185/INT_L.SR1END3->>SR1BEG_S0 INT_L_X36Y186/INT_L.NW2END3->>SR1BEG3 INT_R_X35Y175/INT_R.LOGIC_OUTS15->>NN6BEG3 INT_R_X35Y181/INT_R.NN6END3->>NE6BEG3 INT_R_X37Y185/INT_R.NE6END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_66 - 
wires: CLBLM_L_X36Y185/CLBLM_BYP1 CLBLM_L_X36Y185/CLBLM_EL1BEG0 CLBLM_L_X36Y185/CLBLM_IMUX1 CLBLM_L_X36Y185/CLBLM_M_A3 CLBLM_L_X36Y185/CLBLM_M_AX CLBLM_L_X36Y186/CLBLM_EL1BEG0 DSP_R_X35Y175/DSP_1_P39 DSP_R_X35Y175/DSP_LOGIC_OUTS_B5_4 DSP_R_X35Y185/DSP_EL1BEG0_0 DSP_R_X35Y185/DSP_EL1BEG0_1 INT_INTERFACE_R_X35Y179/INT_INTERFACE_LOGIC_OUTS5 INT_INTERFACE_R_X35Y179/INT_INTERFACE_LOGIC_OUTS_B5 INT_INTERFACE_R_X35Y185/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X35Y186/INT_INTERFACE_EL1BEG0 INT_L_X36Y184/EL1END_S3_0 INT_L_X36Y185/BYP_ALT1 INT_L_X36Y185/BYP_L1 INT_L_X36Y185/EL1END0 INT_L_X36Y185/EL1END_S3_0 INT_L_X36Y185/IMUX_L1 INT_L_X36Y185/SL1END0 INT_L_X36Y186/EL1END0 INT_L_X36Y186/SL1BEG0 INT_R_X35Y179/LOGIC_OUTS5 INT_R_X35Y179/NN6BEG1 INT_R_X35Y180/NN6A1 INT_R_X35Y181/NN6B1 INT_R_X35Y182/NN6C1 INT_R_X35Y183/NN6D1 INT_R_X35Y184/NN6E1 INT_R_X35Y185/EL1BEG0 INT_R_X35Y185/NN6END1 INT_R_X35Y185/NR1BEG1 INT_R_X35Y186/EL1BEG0 INT_R_X35Y186/NR1END1 VBRK_X89Y193/VBRK_EL1BEG0 VBRK_X89Y194/VBRK_EL1BEG0 
pips: CLBLM_L_X36Y185/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X36Y185/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 DSP_R_X35Y175/DSP_R.DSP_1_P39->DSP_LOGIC_OUTS_B5_4 INT_INTERFACE_R_X35Y179/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B5->>INT_INTERFACE_LOGIC_OUTS5 INT_L_X36Y185/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y185/INT_L.EL1END0->>IMUX_L1 INT_L_X36Y185/INT_L.SL1END0->>BYP_ALT1 INT_L_X36Y186/INT_L.EL1END0->>SL1BEG0 INT_R_X35Y179/INT_R.LOGIC_OUTS5->>NN6BEG1 INT_R_X35Y185/INT_R.NN6END1->>EL1BEG0 INT_R_X35Y185/INT_R.NN6END1->>NR1BEG1 INT_R_X35Y186/INT_R.NR1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_67 - 
wires: CLBLM_L_X36Y179/CLBLM_NE4BEG2 CLBLM_L_X36Y184/CLBLM_BYP6 CLBLM_L_X36Y184/CLBLM_IMUX44 CLBLM_L_X36Y184/CLBLM_M_D4 CLBLM_L_X36Y184/CLBLM_M_DX DSP_R_X35Y175/DSP_1_P38 DSP_R_X35Y175/DSP_LOGIC_OUTS_B2_4 DSP_R_X35Y175/DSP_NE4BEG2_4 INT_INTERFACE_R_X35Y179/INT_INTERFACE_LOGIC_OUTS2 INT_INTERFACE_R_X35Y179/INT_INTERFACE_LOGIC_OUTS_B2 INT_INTERFACE_R_X35Y179/INT_INTERFACE_NE4BEG2 INT_L_X36Y179/NE6A2 INT_L_X36Y180/NE6B2 INT_L_X36Y181/NE6C2 INT_L_X36Y182/NE6D2 INT_L_X36Y183/NE6E2 INT_L_X36Y184/BYP_ALT5 INT_L_X36Y184/BYP_ALT6 INT_L_X36Y184/BYP_BOUNCE5 INT_L_X36Y184/BYP_L6 INT_L_X36Y184/IMUX_L44 INT_L_X36Y184/NW2END2 INT_R_X35Y179/LOGIC_OUTS2 INT_R_X35Y179/NE6BEG2 INT_R_X37Y183/NE6END2 INT_R_X37Y183/NW2BEG2 INT_R_X37Y184/NW2A2 VBRK_X89Y187/VBRK_NE4BEG2 
pips: CLBLM_L_X36Y184/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X36Y184/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 DSP_R_X35Y175/DSP_R.DSP_1_P38->DSP_LOGIC_OUTS_B2_4 INT_INTERFACE_R_X35Y179/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B2->>INT_INTERFACE_LOGIC_OUTS2 INT_L_X36Y184/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X36Y184/INT_L.BYP_ALT6->>BYP_L6 INT_L_X36Y184/INT_L.BYP_BOUNCE5->>BYP_ALT6 INT_L_X36Y184/INT_L.NW2END2->>BYP_ALT5 INT_L_X36Y184/INT_L.NW2END2->>IMUX_L44 INT_R_X35Y179/INT_R.LOGIC_OUTS2->>NE6BEG2 INT_R_X37Y183/INT_R.NE6END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_68 - 
wires: CLBLM_L_X36Y179/CLBLM_NE4BEG0 CLBLM_L_X36Y184/CLBLM_BYP3 CLBLM_L_X36Y184/CLBLM_IMUX32 CLBLM_L_X36Y184/CLBLM_M_C1 CLBLM_L_X36Y184/CLBLM_M_CX DSP_R_X35Y175/DSP_1_P37 DSP_R_X35Y175/DSP_LOGIC_OUTS_B0_4 DSP_R_X35Y175/DSP_NE4BEG0_4 INT_INTERFACE_R_X35Y179/INT_INTERFACE_LOGIC_OUTS0 INT_INTERFACE_R_X35Y179/INT_INTERFACE_LOGIC_OUTS_B0 INT_INTERFACE_R_X35Y179/INT_INTERFACE_NE4BEG0 INT_L_X36Y179/NE6A0 INT_L_X36Y180/NE6B0 INT_L_X36Y181/NE6C0 INT_L_X36Y182/NE6D0 INT_L_X36Y183/NE6E0 INT_L_X36Y183/NW2END_S0_0 INT_L_X36Y184/BYP_ALT3 INT_L_X36Y184/BYP_L3 INT_L_X36Y184/IMUX_L32 INT_L_X36Y184/NW2END0 INT_L_X36Y184/NW2END3 INT_R_X35Y179/LOGIC_OUTS0 INT_R_X35Y179/NE6BEG0 INT_R_X37Y183/NE6END0 INT_R_X37Y183/NL1BEG_N3 INT_R_X37Y183/NW2BEG0 INT_R_X37Y183/NW2BEG3 INT_R_X37Y184/NW2A0 INT_R_X37Y184/NW2A3 VBRK_X89Y187/VBRK_NE4BEG0 
pips: CLBLM_L_X36Y184/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X36Y184/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 DSP_R_X35Y175/DSP_R.DSP_1_P37->DSP_LOGIC_OUTS_B0_4 INT_INTERFACE_R_X35Y179/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B0->>INT_INTERFACE_LOGIC_OUTS0 INT_L_X36Y184/INT_L.BYP_ALT3->>BYP_L3 INT_L_X36Y184/INT_L.NW2END0->>IMUX_L32 INT_L_X36Y184/INT_L.NW2END3->>BYP_ALT3 INT_R_X35Y179/INT_R.LOGIC_OUTS0->>NE6BEG0 INT_R_X37Y183/INT_R.NE6END0->>NL1BEG_N3 INT_R_X37Y183/INT_R.NE6END0->>NW2BEG0 INT_R_X37Y183/INT_R.NL1BEG_N3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_69 - 
wires: CLBLM_L_X36Y179/CLBLM_NE4BEG3 CLBLM_L_X36Y184/CLBLM_BYP4 CLBLM_L_X36Y184/CLBLM_IMUX17 CLBLM_L_X36Y184/CLBLM_M_B3 CLBLM_L_X36Y184/CLBLM_M_BX DSP_R_X35Y175/DSP_1_P36 DSP_R_X35Y175/DSP_LOGIC_OUTS_B7_4 DSP_R_X35Y175/DSP_NE4BEG3_4 INT_INTERFACE_R_X35Y179/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y179/INT_INTERFACE_LOGIC_OUTS_B7 INT_INTERFACE_R_X35Y179/INT_INTERFACE_NE4BEG3 INT_L_X36Y179/NE6A3 INT_L_X36Y180/NE6B3 INT_L_X36Y181/NE6C3 INT_L_X36Y182/NE6D3 INT_L_X36Y183/BYP_ALT7 INT_L_X36Y183/BYP_BOUNCE7 INT_L_X36Y183/NE6E3 INT_L_X36Y183/WR1END_S1_0 INT_L_X36Y184/BYP_ALT4 INT_L_X36Y184/BYP_BOUNCE_N3_7 INT_L_X36Y184/BYP_L4 INT_L_X36Y184/IMUX_L17 INT_L_X36Y184/WR1END0 INT_R_X35Y179/LOGIC_OUTS7 INT_R_X35Y179/NE6BEG3 INT_R_X37Y183/NE6END3 INT_R_X37Y183/WR1BEG_S0 INT_R_X37Y184/WR1BEG0 VBRK_X89Y187/VBRK_NE4BEG3 
pips: CLBLM_L_X36Y184/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X36Y184/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 DSP_R_X35Y175/DSP_R.DSP_1_P36->DSP_LOGIC_OUTS_B7_4 INT_INTERFACE_R_X35Y179/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X36Y183/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X36Y183/INT_L.WR1END_S1_0->>BYP_ALT7 INT_L_X36Y184/INT_L.BYP_ALT4->>BYP_L4 INT_L_X36Y184/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT4 INT_L_X36Y184/INT_L.WR1END0->>IMUX_L17 INT_R_X35Y179/INT_R.LOGIC_OUTS7->>NE6BEG3 INT_R_X37Y183/INT_R.NE6END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_70 - 
wires: CLBLM_L_X36Y183/CLBLM_EL1BEG3 CLBLM_L_X36Y184/CLBLM_BYP1 CLBLM_L_X36Y184/CLBLM_EE2BEG0 CLBLM_L_X36Y184/CLBLM_IMUX7 CLBLM_L_X36Y184/CLBLM_M_A1 CLBLM_L_X36Y184/CLBLM_M_AX DSP_R_X35Y175/DSP_1_P35 DSP_R_X35Y175/DSP_LOGIC_OUTS_B0_3 DSP_R_X35Y180/DSP_EE2BEG0_4 DSP_R_X35Y180/DSP_EL1BEG3_3 INT_INTERFACE_R_X35Y178/INT_INTERFACE_LOGIC_OUTS0 INT_INTERFACE_R_X35Y178/INT_INTERFACE_LOGIC_OUTS_B0 INT_INTERFACE_R_X35Y183/INT_INTERFACE_EL1BEG3 INT_INTERFACE_R_X35Y184/INT_INTERFACE_EE2BEG0 INT_L_X36Y183/EL1END3 INT_L_X36Y183/NR1BEG3 INT_L_X36Y184/BYP_ALT1 INT_L_X36Y184/BYP_L1 INT_L_X36Y184/EE2A0 INT_L_X36Y184/IMUX_L7 INT_L_X36Y184/NR1END3 INT_L_X36Y184/WR1END1 INT_R_X35Y178/LOGIC_OUTS0 INT_R_X35Y178/NN6BEG0 INT_R_X35Y179/NN6A0 INT_R_X35Y180/NN6B0 INT_R_X35Y181/NN6C0 INT_R_X35Y182/NN6D0 INT_R_X35Y183/EL1BEG3 INT_R_X35Y183/NN6E0 INT_R_X35Y183/NN6END_S1_0 INT_R_X35Y184/EE2BEG0 INT_R_X35Y184/EL1BEG_N3 INT_R_X35Y184/NN6END0 INT_R_X37Y184/EE2END0 INT_R_X37Y184/WR1BEG1 VBRK_X89Y191/VBRK_EL1BEG3 VBRK_X89Y192/VBRK_EE2BEG0 
pips: CLBLM_L_X36Y184/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X36Y184/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 DSP_R_X35Y175/DSP_R.DSP_1_P35->DSP_LOGIC_OUTS_B0_3 INT_INTERFACE_R_X35Y178/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B0->>INT_INTERFACE_LOGIC_OUTS0 INT_L_X36Y183/INT_L.EL1END3->>NR1BEG3 INT_L_X36Y184/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y184/INT_L.NR1END3->>IMUX_L7 INT_L_X36Y184/INT_L.WR1END1->>BYP_ALT1 INT_R_X35Y178/INT_R.LOGIC_OUTS0->>NN6BEG0 INT_R_X35Y184/INT_R.NN6END0->>EE2BEG0 INT_R_X35Y184/INT_R.NN6END0->>EL1BEG_N3 INT_R_X37Y184/INT_R.EE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_71 - 
wires: CLBLM_L_X36Y178/CLBLM_NE4BEG2 CLBLM_L_X36Y183/CLBLM_BYP6 CLBLM_L_X36Y183/CLBLM_IMUX44 CLBLM_L_X36Y183/CLBLM_M_D4 CLBLM_L_X36Y183/CLBLM_M_DX DSP_R_X35Y175/DSP_1_P34 DSP_R_X35Y175/DSP_LOGIC_OUTS_B2_3 DSP_R_X35Y175/DSP_NE4BEG2_3 INT_INTERFACE_R_X35Y178/INT_INTERFACE_LOGIC_OUTS2 INT_INTERFACE_R_X35Y178/INT_INTERFACE_LOGIC_OUTS_B2 INT_INTERFACE_R_X35Y178/INT_INTERFACE_NE4BEG2 INT_L_X36Y178/NE6A2 INT_L_X36Y179/NE6B2 INT_L_X36Y180/NE6C2 INT_L_X36Y181/NE6D2 INT_L_X36Y182/NE6E2 INT_L_X36Y183/BYP_ALT5 INT_L_X36Y183/BYP_ALT6 INT_L_X36Y183/BYP_BOUNCE5 INT_L_X36Y183/BYP_L6 INT_L_X36Y183/IMUX_L44 INT_L_X36Y183/NW2END2 INT_R_X35Y178/LOGIC_OUTS2 INT_R_X35Y178/NE6BEG2 INT_R_X37Y182/NE6END2 INT_R_X37Y182/NW2BEG2 INT_R_X37Y183/NW2A2 VBRK_X89Y186/VBRK_NE4BEG2 
pips: CLBLM_L_X36Y183/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X36Y183/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 DSP_R_X35Y175/DSP_R.DSP_1_P34->DSP_LOGIC_OUTS_B2_3 INT_INTERFACE_R_X35Y178/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B2->>INT_INTERFACE_LOGIC_OUTS2 INT_L_X36Y183/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X36Y183/INT_L.BYP_ALT6->>BYP_L6 INT_L_X36Y183/INT_L.BYP_BOUNCE5->>BYP_ALT6 INT_L_X36Y183/INT_L.NW2END2->>BYP_ALT5 INT_L_X36Y183/INT_L.NW2END2->>IMUX_L44 INT_R_X35Y178/INT_R.LOGIC_OUTS2->>NE6BEG2 INT_R_X37Y182/INT_R.NE6END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_72 - 
wires: CLBLM_L_X36Y183/CLBLM_BYP3 CLBLM_L_X36Y183/CLBLM_IMUX31 CLBLM_L_X36Y183/CLBLM_M_C5 CLBLM_L_X36Y183/CLBLM_M_CX CLBLM_L_X36Y184/CLBLM_EL1BEG0 DSP_R_X35Y175/DSP_1_P33 DSP_R_X35Y175/DSP_LOGIC_OUTS_B5_3 DSP_R_X35Y180/DSP_EL1BEG0_4 INT_INTERFACE_R_X35Y178/INT_INTERFACE_LOGIC_OUTS5 INT_INTERFACE_R_X35Y178/INT_INTERFACE_LOGIC_OUTS_B5 INT_INTERFACE_R_X35Y184/INT_INTERFACE_EL1BEG0 INT_L_X36Y183/BYP_ALT3 INT_L_X36Y183/BYP_L3 INT_L_X36Y183/EL1END_S3_0 INT_L_X36Y183/FAN_BOUNCE_S3_4 INT_L_X36Y183/IMUX_L31 INT_L_X36Y184/EL1END0 INT_L_X36Y184/FAN_ALT4 INT_L_X36Y184/FAN_BOUNCE4 INT_R_X35Y178/LOGIC_OUTS5 INT_R_X35Y178/NN6BEG1 INT_R_X35Y179/NN6A1 INT_R_X35Y180/NN6B1 INT_R_X35Y181/NN6C1 INT_R_X35Y182/NN6D1 INT_R_X35Y183/NN6E1 INT_R_X35Y184/EL1BEG0 INT_R_X35Y184/NN6END1 VBRK_X89Y192/VBRK_EL1BEG0 
pips: CLBLM_L_X36Y183/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X36Y183/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 DSP_R_X35Y175/DSP_R.DSP_1_P33->DSP_LOGIC_OUTS_B5_3 INT_INTERFACE_R_X35Y178/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B5->>INT_INTERFACE_LOGIC_OUTS5 INT_L_X36Y183/INT_L.BYP_ALT3->>BYP_L3 INT_L_X36Y183/INT_L.EL1END_S3_0->>IMUX_L31 INT_L_X36Y183/INT_L.FAN_BOUNCE_S3_4->>BYP_ALT3 INT_L_X36Y184/INT_L.EL1END0->>FAN_ALT4 INT_L_X36Y184/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_R_X35Y178/INT_R.LOGIC_OUTS5->>NN6BEG1 INT_R_X35Y184/INT_R.NN6END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_73 - 
wires: CLBLM_L_X36Y178/CLBLM_NE4BEG3 CLBLM_L_X36Y183/CLBLM_BYP4 CLBLM_L_X36Y183/CLBLM_IMUX17 CLBLM_L_X36Y183/CLBLM_M_B3 CLBLM_L_X36Y183/CLBLM_M_BX DSP_R_X35Y175/DSP_1_P32 DSP_R_X35Y175/DSP_LOGIC_OUTS_B7_3 DSP_R_X35Y175/DSP_NE4BEG3_3 INT_INTERFACE_R_X35Y178/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y178/INT_INTERFACE_LOGIC_OUTS_B7 INT_INTERFACE_R_X35Y178/INT_INTERFACE_NE4BEG3 INT_L_X36Y178/NE6A3 INT_L_X36Y179/NE6B3 INT_L_X36Y180/NE6C3 INT_L_X36Y181/NE6D3 INT_L_X36Y182/NE6E3 INT_L_X36Y182/WR1END_S1_0 INT_L_X36Y183/BYP_ALT4 INT_L_X36Y183/BYP_L4 INT_L_X36Y183/FAN_ALT1 INT_L_X36Y183/FAN_BOUNCE1 INT_L_X36Y183/IMUX_L17 INT_L_X36Y183/NL1BEG_N3 INT_L_X36Y183/WR1END0 INT_R_X35Y178/LOGIC_OUTS7 INT_R_X35Y178/NE6BEG3 INT_R_X37Y182/NE6END3 INT_R_X37Y182/WR1BEG_S0 INT_R_X37Y183/WR1BEG0 VBRK_X89Y186/VBRK_NE4BEG3 
pips: CLBLM_L_X36Y183/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X36Y183/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 DSP_R_X35Y175/DSP_R.DSP_1_P32->DSP_LOGIC_OUTS_B7_3 INT_INTERFACE_R_X35Y178/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X36Y183/INT_L.BYP_ALT4->>BYP_L4 INT_L_X36Y183/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X36Y183/INT_L.FAN_BOUNCE1->>BYP_ALT4 INT_L_X36Y183/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X36Y183/INT_L.WR1END0->>IMUX_L17 INT_L_X36Y183/INT_L.WR1END0->>NL1BEG_N3 INT_R_X35Y178/INT_R.LOGIC_OUTS7->>NE6BEG3 INT_R_X37Y182/INT_R.NE6END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_74 - 
wires: CLBLM_L_X36Y182/CLBLM_EL1BEG3 CLBLM_L_X36Y183/CLBLM_BYP1 CLBLM_L_X36Y183/CLBLM_EE2BEG0 CLBLM_L_X36Y183/CLBLM_IMUX7 CLBLM_L_X36Y183/CLBLM_M_A1 CLBLM_L_X36Y183/CLBLM_M_AX DSP_R_X35Y175/DSP_1_P31 DSP_R_X35Y175/DSP_LOGIC_OUTS_B0_2 DSP_R_X35Y180/DSP_EE2BEG0_3 DSP_R_X35Y180/DSP_EL1BEG3_2 INT_INTERFACE_R_X35Y177/INT_INTERFACE_LOGIC_OUTS0 INT_INTERFACE_R_X35Y177/INT_INTERFACE_LOGIC_OUTS_B0 INT_INTERFACE_R_X35Y182/INT_INTERFACE_EL1BEG3 INT_INTERFACE_R_X35Y183/INT_INTERFACE_EE2BEG0 INT_L_X36Y182/EL1END3 INT_L_X36Y182/NR1BEG3 INT_L_X36Y183/BYP_ALT1 INT_L_X36Y183/BYP_L1 INT_L_X36Y183/EE2A0 INT_L_X36Y183/IMUX_L7 INT_L_X36Y183/NR1END3 INT_L_X36Y183/WR1END1 INT_R_X35Y177/LOGIC_OUTS0 INT_R_X35Y177/NN6BEG0 INT_R_X35Y178/NN6A0 INT_R_X35Y179/NN6B0 INT_R_X35Y180/NN6C0 INT_R_X35Y181/NN6D0 INT_R_X35Y182/EL1BEG3 INT_R_X35Y182/NN6E0 INT_R_X35Y182/NN6END_S1_0 INT_R_X35Y183/EE2BEG0 INT_R_X35Y183/EL1BEG_N3 INT_R_X35Y183/NN6END0 INT_R_X37Y183/EE2END0 INT_R_X37Y183/WR1BEG1 VBRK_X89Y190/VBRK_EL1BEG3 VBRK_X89Y191/VBRK_EE2BEG0 
pips: CLBLM_L_X36Y183/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X36Y183/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 DSP_R_X35Y175/DSP_R.DSP_1_P31->DSP_LOGIC_OUTS_B0_2 INT_INTERFACE_R_X35Y177/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B0->>INT_INTERFACE_LOGIC_OUTS0 INT_L_X36Y182/INT_L.EL1END3->>NR1BEG3 INT_L_X36Y183/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y183/INT_L.NR1END3->>IMUX_L7 INT_L_X36Y183/INT_L.WR1END1->>BYP_ALT1 INT_R_X35Y177/INT_R.LOGIC_OUTS0->>NN6BEG0 INT_R_X35Y183/INT_R.NN6END0->>EE2BEG0 INT_R_X35Y183/INT_R.NN6END0->>EL1BEG_N3 INT_R_X37Y183/INT_R.EE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_75 - 
wires: CLBLM_L_X36Y177/CLBLM_NE4BEG2 CLBLM_L_X36Y182/CLBLM_BYP6 CLBLM_L_X36Y182/CLBLM_IMUX44 CLBLM_L_X36Y182/CLBLM_M_D4 CLBLM_L_X36Y182/CLBLM_M_DX DSP_R_X35Y175/DSP_1_P30 DSP_R_X35Y175/DSP_LOGIC_OUTS_B2_2 DSP_R_X35Y175/DSP_NE4BEG2_2 INT_INTERFACE_R_X35Y177/INT_INTERFACE_LOGIC_OUTS2 INT_INTERFACE_R_X35Y177/INT_INTERFACE_LOGIC_OUTS_B2 INT_INTERFACE_R_X35Y177/INT_INTERFACE_NE4BEG2 INT_L_X36Y177/NE6A2 INT_L_X36Y178/NE6B2 INT_L_X36Y179/NE6C2 INT_L_X36Y180/NE6D2 INT_L_X36Y181/NE6E2 INT_L_X36Y182/BYP_ALT5 INT_L_X36Y182/BYP_ALT6 INT_L_X36Y182/BYP_BOUNCE5 INT_L_X36Y182/BYP_L6 INT_L_X36Y182/IMUX_L44 INT_L_X36Y182/NW2END2 INT_R_X35Y177/LOGIC_OUTS2 INT_R_X35Y177/NE6BEG2 INT_R_X37Y181/NE6END2 INT_R_X37Y181/NW2BEG2 INT_R_X37Y182/NW2A2 VBRK_X89Y185/VBRK_NE4BEG2 
pips: CLBLM_L_X36Y182/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X36Y182/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 DSP_R_X35Y175/DSP_R.DSP_1_P30->DSP_LOGIC_OUTS_B2_2 INT_INTERFACE_R_X35Y177/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B2->>INT_INTERFACE_LOGIC_OUTS2 INT_L_X36Y182/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X36Y182/INT_L.BYP_ALT6->>BYP_L6 INT_L_X36Y182/INT_L.BYP_BOUNCE5->>BYP_ALT6 INT_L_X36Y182/INT_L.NW2END2->>BYP_ALT5 INT_L_X36Y182/INT_L.NW2END2->>IMUX_L44 INT_R_X35Y177/INT_R.LOGIC_OUTS2->>NE6BEG2 INT_R_X37Y181/INT_R.NE6END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_76 - 
wires: CLBLM_L_X36Y182/CLBLM_BYP3 CLBLM_L_X36Y182/CLBLM_ER1BEG2 CLBLM_L_X36Y182/CLBLM_IMUX31 CLBLM_L_X36Y182/CLBLM_M_C5 CLBLM_L_X36Y182/CLBLM_M_CX CLBLM_L_X36Y183/CLBLM_EL1BEG0 DSP_R_X35Y175/DSP_1_P29 DSP_R_X35Y175/DSP_LOGIC_OUTS_B5_2 DSP_R_X35Y180/DSP_EL1BEG0_3 DSP_R_X35Y180/DSP_ER1BEG2_2 INT_INTERFACE_R_X35Y177/INT_INTERFACE_LOGIC_OUTS5 INT_INTERFACE_R_X35Y177/INT_INTERFACE_LOGIC_OUTS_B5 INT_INTERFACE_R_X35Y182/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X35Y183/INT_INTERFACE_EL1BEG0 INT_L_X36Y182/BYP_ALT3 INT_L_X36Y182/BYP_L3 INT_L_X36Y182/EL1END_S3_0 INT_L_X36Y182/ER1END2 INT_L_X36Y182/IMUX_L31 INT_L_X36Y183/EL1END0 INT_R_X35Y177/LOGIC_OUTS5 INT_R_X35Y177/NN6BEG1 INT_R_X35Y178/NN6A1 INT_R_X35Y179/NN6B1 INT_R_X35Y180/NN6C1 INT_R_X35Y181/NN6D1 INT_R_X35Y182/ER1BEG2 INT_R_X35Y182/NN6E1 INT_R_X35Y182/SR1END1 INT_R_X35Y183/EL1BEG0 INT_R_X35Y183/NN6END1 INT_R_X35Y183/SR1BEG1 VBRK_X89Y190/VBRK_ER1BEG2 VBRK_X89Y191/VBRK_EL1BEG0 
pips: CLBLM_L_X36Y182/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X36Y182/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 DSP_R_X35Y175/DSP_R.DSP_1_P29->DSP_LOGIC_OUTS_B5_2 INT_INTERFACE_R_X35Y177/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B5->>INT_INTERFACE_LOGIC_OUTS5 INT_L_X36Y182/INT_L.BYP_ALT3->>BYP_L3 INT_L_X36Y182/INT_L.EL1END_S3_0->>IMUX_L31 INT_L_X36Y182/INT_L.ER1END2->>BYP_ALT3 INT_R_X35Y177/INT_R.LOGIC_OUTS5->>NN6BEG1 INT_R_X35Y182/INT_R.SR1END1->>ER1BEG2 INT_R_X35Y183/INT_R.NN6END1->>EL1BEG0 INT_R_X35Y183/INT_R.NN6END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_77 - 
wires: CLBLM_L_X36Y177/CLBLM_NE4BEG3 CLBLM_L_X36Y182/CLBLM_BYP4 CLBLM_L_X36Y182/CLBLM_IMUX17 CLBLM_L_X36Y182/CLBLM_M_B3 CLBLM_L_X36Y182/CLBLM_M_BX DSP_R_X35Y175/DSP_1_P28 DSP_R_X35Y175/DSP_LOGIC_OUTS_B7_2 DSP_R_X35Y175/DSP_NE4BEG3_2 INT_INTERFACE_R_X35Y177/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y177/INT_INTERFACE_LOGIC_OUTS_B7 INT_INTERFACE_R_X35Y177/INT_INTERFACE_NE4BEG3 INT_L_X36Y177/NE6A3 INT_L_X36Y178/NE6B3 INT_L_X36Y179/NE6C3 INT_L_X36Y180/NE6D3 INT_L_X36Y181/NE6E3 INT_L_X36Y181/WR1END_S1_0 INT_L_X36Y182/BYP_ALT4 INT_L_X36Y182/BYP_L4 INT_L_X36Y182/FAN_ALT1 INT_L_X36Y182/FAN_BOUNCE1 INT_L_X36Y182/IMUX_L17 INT_L_X36Y182/NL1BEG_N3 INT_L_X36Y182/WR1END0 INT_R_X35Y177/LOGIC_OUTS7 INT_R_X35Y177/NE6BEG3 INT_R_X37Y181/NE6END3 INT_R_X37Y181/WR1BEG_S0 INT_R_X37Y182/WR1BEG0 VBRK_X89Y185/VBRK_NE4BEG3 
pips: CLBLM_L_X36Y182/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X36Y182/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 DSP_R_X35Y175/DSP_R.DSP_1_P28->DSP_LOGIC_OUTS_B7_2 INT_INTERFACE_R_X35Y177/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X36Y182/INT_L.BYP_ALT4->>BYP_L4 INT_L_X36Y182/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X36Y182/INT_L.FAN_BOUNCE1->>BYP_ALT4 INT_L_X36Y182/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X36Y182/INT_L.WR1END0->>IMUX_L17 INT_L_X36Y182/INT_L.WR1END0->>NL1BEG_N3 INT_R_X35Y177/INT_R.LOGIC_OUTS7->>NE6BEG3 INT_R_X37Y181/INT_R.NE6END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_78 - 
wires: CLBLM_L_X36Y181/CLBLM_EL1BEG3 CLBLM_L_X36Y182/CLBLM_BYP1 CLBLM_L_X36Y182/CLBLM_EE2BEG0 CLBLM_L_X36Y182/CLBLM_IMUX7 CLBLM_L_X36Y182/CLBLM_M_A1 CLBLM_L_X36Y182/CLBLM_M_AX DSP_R_X35Y175/DSP_1_P27 DSP_R_X35Y175/DSP_LOGIC_OUTS_B0_1 DSP_R_X35Y180/DSP_EE2BEG0_2 DSP_R_X35Y180/DSP_EL1BEG3_1 INT_INTERFACE_R_X35Y176/INT_INTERFACE_LOGIC_OUTS0 INT_INTERFACE_R_X35Y176/INT_INTERFACE_LOGIC_OUTS_B0 INT_INTERFACE_R_X35Y181/INT_INTERFACE_EL1BEG3 INT_INTERFACE_R_X35Y182/INT_INTERFACE_EE2BEG0 INT_L_X36Y181/EL1END3 INT_L_X36Y181/NR1BEG3 INT_L_X36Y182/BYP_ALT1 INT_L_X36Y182/BYP_L1 INT_L_X36Y182/EE2A0 INT_L_X36Y182/IMUX_L7 INT_L_X36Y182/NR1END3 INT_L_X36Y182/WR1END1 INT_R_X35Y176/LOGIC_OUTS0 INT_R_X35Y176/NN6BEG0 INT_R_X35Y177/NN6A0 INT_R_X35Y178/NN6B0 INT_R_X35Y179/NN6C0 INT_R_X35Y180/NN6D0 INT_R_X35Y181/EL1BEG3 INT_R_X35Y181/NN6E0 INT_R_X35Y181/NN6END_S1_0 INT_R_X35Y182/EE2BEG0 INT_R_X35Y182/EL1BEG_N3 INT_R_X35Y182/NN6END0 INT_R_X37Y182/EE2END0 INT_R_X37Y182/WR1BEG1 VBRK_X89Y189/VBRK_EL1BEG3 VBRK_X89Y190/VBRK_EE2BEG0 
pips: CLBLM_L_X36Y182/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X36Y182/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 DSP_R_X35Y175/DSP_R.DSP_1_P27->DSP_LOGIC_OUTS_B0_1 INT_INTERFACE_R_X35Y176/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B0->>INT_INTERFACE_LOGIC_OUTS0 INT_L_X36Y181/INT_L.EL1END3->>NR1BEG3 INT_L_X36Y182/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y182/INT_L.NR1END3->>IMUX_L7 INT_L_X36Y182/INT_L.WR1END1->>BYP_ALT1 INT_R_X35Y176/INT_R.LOGIC_OUTS0->>NN6BEG0 INT_R_X35Y182/INT_R.NN6END0->>EE2BEG0 INT_R_X35Y182/INT_R.NN6END0->>EL1BEG_N3 INT_R_X37Y182/INT_R.EE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_79 - 
wires: CLBLM_L_X36Y176/CLBLM_NE4BEG2 CLBLM_L_X36Y181/CLBLM_BYP6 CLBLM_L_X36Y181/CLBLM_IMUX44 CLBLM_L_X36Y181/CLBLM_M_D4 CLBLM_L_X36Y181/CLBLM_M_DX DSP_R_X35Y175/DSP_1_P26 DSP_R_X35Y175/DSP_LOGIC_OUTS_B2_1 DSP_R_X35Y175/DSP_NE4BEG2_1 INT_INTERFACE_R_X35Y176/INT_INTERFACE_LOGIC_OUTS2 INT_INTERFACE_R_X35Y176/INT_INTERFACE_LOGIC_OUTS_B2 INT_INTERFACE_R_X35Y176/INT_INTERFACE_NE4BEG2 INT_L_X36Y176/NE6A2 INT_L_X36Y177/NE6B2 INT_L_X36Y178/NE6C2 INT_L_X36Y179/NE6D2 INT_L_X36Y180/NE6E2 INT_L_X36Y181/BYP_ALT5 INT_L_X36Y181/BYP_ALT6 INT_L_X36Y181/BYP_BOUNCE5 INT_L_X36Y181/BYP_L6 INT_L_X36Y181/IMUX_L44 INT_L_X36Y181/NW2END2 INT_R_X35Y176/LOGIC_OUTS2 INT_R_X35Y176/NE6BEG2 INT_R_X37Y180/NE6END2 INT_R_X37Y180/NW2BEG2 INT_R_X37Y181/NW2A2 VBRK_X89Y184/VBRK_NE4BEG2 
pips: CLBLM_L_X36Y181/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X36Y181/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 DSP_R_X35Y175/DSP_R.DSP_1_P26->DSP_LOGIC_OUTS_B2_1 INT_INTERFACE_R_X35Y176/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B2->>INT_INTERFACE_LOGIC_OUTS2 INT_L_X36Y181/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X36Y181/INT_L.BYP_ALT6->>BYP_L6 INT_L_X36Y181/INT_L.BYP_BOUNCE5->>BYP_ALT6 INT_L_X36Y181/INT_L.NW2END2->>BYP_ALT5 INT_L_X36Y181/INT_L.NW2END2->>IMUX_L44 INT_R_X35Y176/INT_R.LOGIC_OUTS2->>NE6BEG2 INT_R_X37Y180/INT_R.NE6END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_80 - 
wires: CLBLM_L_X36Y181/CLBLM_BYP3 CLBLM_L_X36Y181/CLBLM_ER1BEG2 CLBLM_L_X36Y181/CLBLM_IMUX31 CLBLM_L_X36Y181/CLBLM_M_C5 CLBLM_L_X36Y181/CLBLM_M_CX CLBLM_L_X36Y182/CLBLM_EL1BEG0 DSP_R_X35Y175/DSP_1_P25 DSP_R_X35Y175/DSP_LOGIC_OUTS_B5_1 DSP_R_X35Y180/DSP_EL1BEG0_2 DSP_R_X35Y180/DSP_ER1BEG2_1 INT_INTERFACE_R_X35Y176/INT_INTERFACE_LOGIC_OUTS5 INT_INTERFACE_R_X35Y176/INT_INTERFACE_LOGIC_OUTS_B5 INT_INTERFACE_R_X35Y181/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X35Y182/INT_INTERFACE_EL1BEG0 INT_L_X36Y181/BYP_ALT3 INT_L_X36Y181/BYP_L3 INT_L_X36Y181/EL1END_S3_0 INT_L_X36Y181/ER1END2 INT_L_X36Y181/IMUX_L31 INT_L_X36Y182/EL1END0 INT_R_X35Y176/LOGIC_OUTS5 INT_R_X35Y176/NN6BEG1 INT_R_X35Y177/NN6A1 INT_R_X35Y178/NN6B1 INT_R_X35Y179/NN6C1 INT_R_X35Y180/NN6D1 INT_R_X35Y181/ER1BEG2 INT_R_X35Y181/NN6E1 INT_R_X35Y181/SR1END1 INT_R_X35Y182/EL1BEG0 INT_R_X35Y182/NN6END1 INT_R_X35Y182/SR1BEG1 VBRK_X89Y189/VBRK_ER1BEG2 VBRK_X89Y190/VBRK_EL1BEG0 
pips: CLBLM_L_X36Y181/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X36Y181/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 DSP_R_X35Y175/DSP_R.DSP_1_P25->DSP_LOGIC_OUTS_B5_1 INT_INTERFACE_R_X35Y176/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B5->>INT_INTERFACE_LOGIC_OUTS5 INT_L_X36Y181/INT_L.BYP_ALT3->>BYP_L3 INT_L_X36Y181/INT_L.EL1END_S3_0->>IMUX_L31 INT_L_X36Y181/INT_L.ER1END2->>BYP_ALT3 INT_R_X35Y176/INT_R.LOGIC_OUTS5->>NN6BEG1 INT_R_X35Y181/INT_R.SR1END1->>ER1BEG2 INT_R_X35Y182/INT_R.NN6END1->>EL1BEG0 INT_R_X35Y182/INT_R.NN6END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_81 - 
wires: CLBLM_L_X36Y176/CLBLM_NE4BEG3 CLBLM_L_X36Y181/CLBLM_BYP4 CLBLM_L_X36Y181/CLBLM_IMUX17 CLBLM_L_X36Y181/CLBLM_M_B3 CLBLM_L_X36Y181/CLBLM_M_BX DSP_R_X35Y175/DSP_1_P24 DSP_R_X35Y175/DSP_LOGIC_OUTS_B7_1 DSP_R_X35Y175/DSP_NE4BEG3_1 INT_INTERFACE_R_X35Y176/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y176/INT_INTERFACE_LOGIC_OUTS_B7 INT_INTERFACE_R_X35Y176/INT_INTERFACE_NE4BEG3 INT_L_X36Y176/NE6A3 INT_L_X36Y177/NE6B3 INT_L_X36Y178/NE6C3 INT_L_X36Y179/NE6D3 INT_L_X36Y180/NE6E3 INT_L_X36Y180/WR1END_S1_0 INT_L_X36Y181/BYP_ALT4 INT_L_X36Y181/BYP_L4 INT_L_X36Y181/FAN_ALT1 INT_L_X36Y181/FAN_BOUNCE1 INT_L_X36Y181/IMUX_L17 INT_L_X36Y181/NL1BEG_N3 INT_L_X36Y181/WR1END0 INT_R_X35Y176/LOGIC_OUTS7 INT_R_X35Y176/NE6BEG3 INT_R_X37Y180/NE6END3 INT_R_X37Y180/WR1BEG_S0 INT_R_X37Y181/WR1BEG0 VBRK_X89Y184/VBRK_NE4BEG3 
pips: CLBLM_L_X36Y181/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X36Y181/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 DSP_R_X35Y175/DSP_R.DSP_1_P24->DSP_LOGIC_OUTS_B7_1 INT_INTERFACE_R_X35Y176/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X36Y181/INT_L.BYP_ALT4->>BYP_L4 INT_L_X36Y181/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X36Y181/INT_L.FAN_BOUNCE1->>BYP_ALT4 INT_L_X36Y181/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X36Y181/INT_L.WR1END0->>IMUX_L17 INT_L_X36Y181/INT_L.WR1END0->>NL1BEG_N3 INT_R_X35Y176/INT_R.LOGIC_OUTS7->>NE6BEG3 INT_R_X37Y180/INT_R.NE6END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_82 - 
wires: CLBLM_L_X36Y180/CLBLM_EL1BEG3 CLBLM_L_X36Y181/CLBLM_BYP1 CLBLM_L_X36Y181/CLBLM_EE2BEG0 CLBLM_L_X36Y181/CLBLM_IMUX7 CLBLM_L_X36Y181/CLBLM_M_A1 CLBLM_L_X36Y181/CLBLM_M_AX DSP_R_X35Y175/DSP_1_P23 DSP_R_X35Y175/DSP_LOGIC_OUTS_B0_0 DSP_R_X35Y180/DSP_EE2BEG0_1 DSP_R_X35Y180/DSP_EL1BEG3_0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS_B0 INT_INTERFACE_R_X35Y180/INT_INTERFACE_EL1BEG3 INT_INTERFACE_R_X35Y181/INT_INTERFACE_EE2BEG0 INT_L_X36Y180/EL1END3 INT_L_X36Y180/NR1BEG3 INT_L_X36Y181/BYP_ALT1 INT_L_X36Y181/BYP_L1 INT_L_X36Y181/EE2A0 INT_L_X36Y181/IMUX_L7 INT_L_X36Y181/NR1END3 INT_L_X36Y181/WR1END1 INT_R_X35Y175/LOGIC_OUTS0 INT_R_X35Y175/NN6BEG0 INT_R_X35Y176/NN6A0 INT_R_X35Y177/NN6B0 INT_R_X35Y178/NN6C0 INT_R_X35Y179/NN6D0 INT_R_X35Y180/EL1BEG3 INT_R_X35Y180/NN6E0 INT_R_X35Y180/NN6END_S1_0 INT_R_X35Y181/EE2BEG0 INT_R_X35Y181/EL1BEG_N3 INT_R_X35Y181/NN6END0 INT_R_X37Y181/EE2END0 INT_R_X37Y181/WR1BEG1 VBRK_X89Y188/VBRK_EL1BEG3 VBRK_X89Y189/VBRK_EE2BEG0 
pips: CLBLM_L_X36Y181/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X36Y181/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 DSP_R_X35Y175/DSP_R.DSP_1_P23->DSP_LOGIC_OUTS_B0_0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B0->>INT_INTERFACE_LOGIC_OUTS0 INT_L_X36Y180/INT_L.EL1END3->>NR1BEG3 INT_L_X36Y181/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y181/INT_L.NR1END3->>IMUX_L7 INT_L_X36Y181/INT_L.WR1END1->>BYP_ALT1 INT_R_X35Y175/INT_R.LOGIC_OUTS0->>NN6BEG0 INT_R_X35Y181/INT_R.NN6END0->>EE2BEG0 INT_R_X35Y181/INT_R.NN6END0->>EL1BEG_N3 INT_R_X37Y181/INT_R.EE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_83 - 
wires: CLBLM_L_X36Y175/CLBLM_NE4BEG2 CLBLM_L_X36Y180/CLBLM_BYP6 CLBLM_L_X36Y180/CLBLM_IMUX44 CLBLM_L_X36Y180/CLBLM_M_D4 CLBLM_L_X36Y180/CLBLM_M_DX DSP_R_X35Y175/DSP_1_P22 DSP_R_X35Y175/DSP_LOGIC_OUTS_B2_0 DSP_R_X35Y175/DSP_NE4BEG2_0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS2 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS_B2 INT_INTERFACE_R_X35Y175/INT_INTERFACE_NE4BEG2 INT_L_X36Y175/NE6A2 INT_L_X36Y176/NE6B2 INT_L_X36Y177/NE6C2 INT_L_X36Y178/NE6D2 INT_L_X36Y179/NE6E2 INT_L_X36Y180/BYP_ALT5 INT_L_X36Y180/BYP_ALT6 INT_L_X36Y180/BYP_BOUNCE5 INT_L_X36Y180/BYP_L6 INT_L_X36Y180/IMUX_L44 INT_L_X36Y180/NW2END2 INT_R_X35Y175/LOGIC_OUTS2 INT_R_X35Y175/NE6BEG2 INT_R_X37Y179/NE6END2 INT_R_X37Y179/NW2BEG2 INT_R_X37Y180/NW2A2 VBRK_X89Y183/VBRK_NE4BEG2 
pips: CLBLM_L_X36Y180/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X36Y180/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 DSP_R_X35Y175/DSP_R.DSP_1_P22->DSP_LOGIC_OUTS_B2_0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B2->>INT_INTERFACE_LOGIC_OUTS2 INT_L_X36Y180/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X36Y180/INT_L.BYP_ALT6->>BYP_L6 INT_L_X36Y180/INT_L.BYP_BOUNCE5->>BYP_ALT6 INT_L_X36Y180/INT_L.NW2END2->>BYP_ALT5 INT_L_X36Y180/INT_L.NW2END2->>IMUX_L44 INT_R_X35Y175/INT_R.LOGIC_OUTS2->>NE6BEG2 INT_R_X37Y179/INT_R.NE6END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_84 - 
wires: CLBLM_L_X36Y180/CLBLM_BYP3 CLBLM_L_X36Y180/CLBLM_ER1BEG2 CLBLM_L_X36Y180/CLBLM_IMUX31 CLBLM_L_X36Y180/CLBLM_M_C5 CLBLM_L_X36Y180/CLBLM_M_CX CLBLM_L_X36Y181/CLBLM_EL1BEG0 DSP_R_X35Y175/DSP_1_P21 DSP_R_X35Y175/DSP_LOGIC_OUTS_B5_0 DSP_R_X35Y180/DSP_EL1BEG0_1 DSP_R_X35Y180/DSP_ER1BEG2_0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS5 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS_B5 INT_INTERFACE_R_X35Y180/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X35Y181/INT_INTERFACE_EL1BEG0 INT_L_X36Y180/BYP_ALT3 INT_L_X36Y180/BYP_L3 INT_L_X36Y180/EL1END_S3_0 INT_L_X36Y180/ER1END2 INT_L_X36Y180/IMUX_L31 INT_L_X36Y181/EL1END0 INT_R_X35Y175/LOGIC_OUTS5 INT_R_X35Y175/NN6BEG1 INT_R_X35Y176/NN6A1 INT_R_X35Y177/NN6B1 INT_R_X35Y178/NN6C1 INT_R_X35Y179/NN6D1 INT_R_X35Y180/ER1BEG2 INT_R_X35Y180/NN6E1 INT_R_X35Y180/SR1END1 INT_R_X35Y181/EL1BEG0 INT_R_X35Y181/NN6END1 INT_R_X35Y181/SR1BEG1 VBRK_X89Y188/VBRK_ER1BEG2 VBRK_X89Y189/VBRK_EL1BEG0 
pips: CLBLM_L_X36Y180/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X36Y180/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 DSP_R_X35Y175/DSP_R.DSP_1_P21->DSP_LOGIC_OUTS_B5_0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B5->>INT_INTERFACE_LOGIC_OUTS5 INT_L_X36Y180/INT_L.BYP_ALT3->>BYP_L3 INT_L_X36Y180/INT_L.EL1END_S3_0->>IMUX_L31 INT_L_X36Y180/INT_L.ER1END2->>BYP_ALT3 INT_R_X35Y175/INT_R.LOGIC_OUTS5->>NN6BEG1 INT_R_X35Y180/INT_R.SR1END1->>ER1BEG2 INT_R_X35Y181/INT_R.NN6END1->>EL1BEG0 INT_R_X35Y181/INT_R.NN6END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_85 - 
wires: CLBLM_L_X36Y175/CLBLM_NE4BEG3 CLBLM_L_X36Y180/CLBLM_BYP4 CLBLM_L_X36Y180/CLBLM_IMUX17 CLBLM_L_X36Y180/CLBLM_M_B3 CLBLM_L_X36Y180/CLBLM_M_BX DSP_R_X35Y175/DSP_1_P20 DSP_R_X35Y175/DSP_LOGIC_OUTS_B7_0 DSP_R_X35Y175/DSP_NE4BEG3_0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS7 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS_B7 INT_INTERFACE_R_X35Y175/INT_INTERFACE_NE4BEG3 INT_L_X36Y175/NE6A3 INT_L_X36Y176/NE6B3 INT_L_X36Y177/NE6C3 INT_L_X36Y178/NE6D3 INT_L_X36Y179/NE6E3 INT_L_X36Y179/WR1END_S1_0 INT_L_X36Y180/BYP_ALT4 INT_L_X36Y180/BYP_L4 INT_L_X36Y180/FAN_ALT1 INT_L_X36Y180/FAN_BOUNCE1 INT_L_X36Y180/IMUX_L17 INT_L_X36Y180/NL1BEG_N3 INT_L_X36Y180/WR1END0 INT_R_X35Y175/LOGIC_OUTS7 INT_R_X35Y175/NE6BEG3 INT_R_X37Y179/NE6END3 INT_R_X37Y179/WR1BEG_S0 INT_R_X37Y180/WR1BEG0 VBRK_X89Y183/VBRK_NE4BEG3 
pips: CLBLM_L_X36Y180/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X36Y180/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 DSP_R_X35Y175/DSP_R.DSP_1_P20->DSP_LOGIC_OUTS_B7_0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B7->>INT_INTERFACE_LOGIC_OUTS7 INT_L_X36Y180/INT_L.BYP_ALT4->>BYP_L4 INT_L_X36Y180/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X36Y180/INT_L.FAN_BOUNCE1->>BYP_ALT4 INT_L_X36Y180/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X36Y180/INT_L.WR1END0->>IMUX_L17 INT_L_X36Y180/INT_L.WR1END0->>NL1BEG_N3 INT_R_X35Y175/INT_R.LOGIC_OUTS7->>NE6BEG3 INT_R_X37Y179/INT_R.NE6END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_86 - 
wires: CLBLM_L_X36Y180/CLBLM_BYP1 CLBLM_L_X36Y180/CLBLM_IMUX1 CLBLM_L_X36Y180/CLBLM_M_A3 CLBLM_L_X36Y180/CLBLM_M_AX CLBLM_L_X36Y180/CLBLM_NE2A0 DSP_R_X35Y175/DSP_1_P19 DSP_R_X35Y175/DSP_LOGIC_OUTS_B4_4 DSP_R_X35Y180/DSP_NE2A0_0 INT_INTERFACE_R_X35Y179/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y179/INT_INTERFACE_LOGIC_OUTS_B4 INT_INTERFACE_R_X35Y180/INT_INTERFACE_NE2A0 INT_L_X36Y179/NE2END_S3_0 INT_L_X36Y180/BYP_ALT0 INT_L_X36Y180/BYP_ALT1 INT_L_X36Y180/BYP_BOUNCE0 INT_L_X36Y180/BYP_L1 INT_L_X36Y180/IMUX_L1 INT_L_X36Y180/NE2END0 INT_R_X35Y179/LOGIC_OUTS4 INT_R_X35Y179/NE2BEG0 INT_R_X35Y180/NE2A0 VBRK_X89Y188/VBRK_NE2A0 
pips: CLBLM_L_X36Y180/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X36Y180/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 DSP_R_X35Y175/DSP_R.DSP_1_P19->DSP_LOGIC_OUTS_B4_4 INT_INTERFACE_R_X35Y179/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X36Y180/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X36Y180/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y180/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X36Y180/INT_L.NE2END0->>BYP_ALT0 INT_L_X36Y180/INT_L.NE2END0->>IMUX_L1 INT_R_X35Y179/INT_R.LOGIC_OUTS4->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_87 - 
wires: CLBLM_L_X36Y179/CLBLM_BYP6 CLBLM_L_X36Y179/CLBLM_ER1BEG3 CLBLM_L_X36Y179/CLBLM_IMUX38 CLBLM_L_X36Y179/CLBLM_M_D3 CLBLM_L_X36Y179/CLBLM_M_DX DSP_R_X35Y175/DSP_1_P18 DSP_R_X35Y175/DSP_ER1BEG3_4 DSP_R_X35Y175/DSP_LOGIC_OUTS_B6_4 INT_INTERFACE_R_X35Y179/INT_INTERFACE_ER1BEG3 INT_INTERFACE_R_X35Y179/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y179/INT_INTERFACE_LOGIC_OUTS_B6 INT_L_X36Y179/BYP_ALT6 INT_L_X36Y179/BYP_L6 INT_L_X36Y179/ER1END3 INT_L_X36Y179/IMUX_L38 INT_L_X36Y180/ER1END_N3_3 INT_R_X35Y179/ER1BEG3 INT_R_X35Y179/LOGIC_OUTS6 VBRK_X89Y187/VBRK_ER1BEG3 
pips: CLBLM_L_X36Y179/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X36Y179/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 DSP_R_X35Y175/DSP_R.DSP_1_P18->DSP_LOGIC_OUTS_B6_4 INT_INTERFACE_R_X35Y179/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X36Y179/INT_L.BYP_ALT6->>BYP_L6 INT_L_X36Y179/INT_L.ER1END3->>BYP_ALT6 INT_L_X36Y179/INT_L.ER1END3->>IMUX_L38 INT_R_X35Y179/INT_R.LOGIC_OUTS6->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_88 - 
wires: CLBLM_L_X36Y179/CLBLM_BYP3 CLBLM_L_X36Y179/CLBLM_EL1BEG0 CLBLM_L_X36Y179/CLBLM_ER1BEG2 CLBLM_L_X36Y179/CLBLM_IMUX32 CLBLM_L_X36Y179/CLBLM_M_C1 CLBLM_L_X36Y179/CLBLM_M_CX DSP_R_X35Y175/DSP_1_P17 DSP_R_X35Y175/DSP_EL1BEG0_4 DSP_R_X35Y175/DSP_ER1BEG2_4 DSP_R_X35Y175/DSP_LOGIC_OUTS_B1_4 INT_INTERFACE_R_X35Y179/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X35Y179/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X35Y179/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y179/INT_INTERFACE_LOGIC_OUTS_B1 INT_L_X36Y178/EL1END_S3_0 INT_L_X36Y179/BYP_ALT3 INT_L_X36Y179/BYP_L3 INT_L_X36Y179/EL1END0 INT_L_X36Y179/ER1END2 INT_L_X36Y179/IMUX_L32 INT_R_X35Y179/EL1BEG0 INT_R_X35Y179/ER1BEG2 INT_R_X35Y179/LOGIC_OUTS1 VBRK_X89Y187/VBRK_EL1BEG0 VBRK_X89Y187/VBRK_ER1BEG2 
pips: CLBLM_L_X36Y179/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X36Y179/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 DSP_R_X35Y175/DSP_R.DSP_1_P17->DSP_LOGIC_OUTS_B1_4 INT_INTERFACE_R_X35Y179/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X36Y179/INT_L.BYP_ALT3->>BYP_L3 INT_L_X36Y179/INT_L.EL1END0->>IMUX_L32 INT_L_X36Y179/INT_L.ER1END2->>BYP_ALT3 INT_R_X35Y179/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X35Y179/INT_R.LOGIC_OUTS1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_89 - 
wires: CLBLM_L_X36Y179/CLBLM_BYP4 CLBLM_L_X36Y179/CLBLM_EL1BEG2 CLBLM_L_X36Y179/CLBLM_IMUX27 CLBLM_L_X36Y179/CLBLM_M_B4 CLBLM_L_X36Y179/CLBLM_M_BX DSP_R_X35Y175/DSP_1_P16 DSP_R_X35Y175/DSP_EL1BEG2_4 DSP_R_X35Y175/DSP_LOGIC_OUTS_B3_4 INT_INTERFACE_R_X35Y179/INT_INTERFACE_EL1BEG2 INT_INTERFACE_R_X35Y179/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y179/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X36Y179/BYP_ALT4 INT_L_X36Y179/BYP_L4 INT_L_X36Y179/EL1END2 INT_L_X36Y179/FAN_ALT7 INT_L_X36Y179/FAN_BOUNCE7 INT_L_X36Y179/IMUX_L27 INT_R_X35Y179/EL1BEG2 INT_R_X35Y179/LOGIC_OUTS3 VBRK_X89Y187/VBRK_EL1BEG2 
pips: CLBLM_L_X36Y179/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X36Y179/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 DSP_R_X35Y175/DSP_R.DSP_1_P16->DSP_LOGIC_OUTS_B3_4 INT_INTERFACE_R_X35Y179/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X36Y179/INT_L.BYP_ALT4->>BYP_L4 INT_L_X36Y179/INT_L.EL1END2->>FAN_ALT7 INT_L_X36Y179/INT_L.EL1END2->>IMUX_L27 INT_L_X36Y179/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X36Y179/INT_L.FAN_BOUNCE7->>BYP_ALT4 INT_R_X35Y179/INT_R.LOGIC_OUTS3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_90 - 
wires: CLBLM_L_X36Y179/CLBLM_BYP1 CLBLM_L_X36Y179/CLBLM_IMUX1 CLBLM_L_X36Y179/CLBLM_M_A3 CLBLM_L_X36Y179/CLBLM_M_AX CLBLM_L_X36Y179/CLBLM_NE2A0 DSP_R_X35Y175/DSP_1_P15 DSP_R_X35Y175/DSP_LOGIC_OUTS_B4_3 DSP_R_X35Y175/DSP_NE2A0_4 INT_INTERFACE_R_X35Y178/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y178/INT_INTERFACE_LOGIC_OUTS_B4 INT_INTERFACE_R_X35Y179/INT_INTERFACE_NE2A0 INT_L_X36Y178/NE2END_S3_0 INT_L_X36Y179/BYP_ALT0 INT_L_X36Y179/BYP_ALT1 INT_L_X36Y179/BYP_BOUNCE0 INT_L_X36Y179/BYP_L1 INT_L_X36Y179/IMUX_L1 INT_L_X36Y179/NE2END0 INT_R_X35Y178/LOGIC_OUTS4 INT_R_X35Y178/NE2BEG0 INT_R_X35Y179/NE2A0 VBRK_X89Y187/VBRK_NE2A0 
pips: CLBLM_L_X36Y179/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X36Y179/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 DSP_R_X35Y175/DSP_R.DSP_1_P15->DSP_LOGIC_OUTS_B4_3 INT_INTERFACE_R_X35Y178/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X36Y179/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X36Y179/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y179/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X36Y179/INT_L.NE2END0->>BYP_ALT0 INT_L_X36Y179/INT_L.NE2END0->>IMUX_L1 INT_R_X35Y178/INT_R.LOGIC_OUTS4->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_91 - 
wires: CLBLM_L_X36Y178/CLBLM_BYP6 CLBLM_L_X36Y178/CLBLM_ER1BEG3 CLBLM_L_X36Y178/CLBLM_IMUX38 CLBLM_L_X36Y178/CLBLM_M_D3 CLBLM_L_X36Y178/CLBLM_M_DX DSP_R_X35Y175/DSP_1_P14 DSP_R_X35Y175/DSP_ER1BEG3_3 DSP_R_X35Y175/DSP_LOGIC_OUTS_B6_3 INT_INTERFACE_R_X35Y178/INT_INTERFACE_ER1BEG3 INT_INTERFACE_R_X35Y178/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y178/INT_INTERFACE_LOGIC_OUTS_B6 INT_L_X36Y178/BYP_ALT6 INT_L_X36Y178/BYP_L6 INT_L_X36Y178/ER1END3 INT_L_X36Y178/IMUX_L38 INT_L_X36Y179/ER1END_N3_3 INT_R_X35Y178/ER1BEG3 INT_R_X35Y178/LOGIC_OUTS6 VBRK_X89Y186/VBRK_ER1BEG3 
pips: CLBLM_L_X36Y178/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X36Y178/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 DSP_R_X35Y175/DSP_R.DSP_1_P14->DSP_LOGIC_OUTS_B6_3 INT_INTERFACE_R_X35Y178/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X36Y178/INT_L.BYP_ALT6->>BYP_L6 INT_L_X36Y178/INT_L.ER1END3->>BYP_ALT6 INT_L_X36Y178/INT_L.ER1END3->>IMUX_L38 INT_R_X35Y178/INT_R.LOGIC_OUTS6->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_92 - 
wires: CLBLM_L_X36Y178/CLBLM_BYP3 CLBLM_L_X36Y178/CLBLM_EL1BEG0 CLBLM_L_X36Y178/CLBLM_ER1BEG2 CLBLM_L_X36Y178/CLBLM_IMUX32 CLBLM_L_X36Y178/CLBLM_M_C1 CLBLM_L_X36Y178/CLBLM_M_CX DSP_R_X35Y175/DSP_1_P13 DSP_R_X35Y175/DSP_EL1BEG0_3 DSP_R_X35Y175/DSP_ER1BEG2_3 DSP_R_X35Y175/DSP_LOGIC_OUTS_B1_3 INT_INTERFACE_R_X35Y178/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X35Y178/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X35Y178/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y178/INT_INTERFACE_LOGIC_OUTS_B1 INT_L_X36Y177/EL1END_S3_0 INT_L_X36Y178/BYP_ALT3 INT_L_X36Y178/BYP_L3 INT_L_X36Y178/EL1END0 INT_L_X36Y178/ER1END2 INT_L_X36Y178/IMUX_L32 INT_R_X35Y178/EL1BEG0 INT_R_X35Y178/ER1BEG2 INT_R_X35Y178/LOGIC_OUTS1 VBRK_X89Y186/VBRK_EL1BEG0 VBRK_X89Y186/VBRK_ER1BEG2 
pips: CLBLM_L_X36Y178/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X36Y178/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 DSP_R_X35Y175/DSP_R.DSP_1_P13->DSP_LOGIC_OUTS_B1_3 INT_INTERFACE_R_X35Y178/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X36Y178/INT_L.BYP_ALT3->>BYP_L3 INT_L_X36Y178/INT_L.EL1END0->>IMUX_L32 INT_L_X36Y178/INT_L.ER1END2->>BYP_ALT3 INT_R_X35Y178/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X35Y178/INT_R.LOGIC_OUTS1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_93 - 
wires: CLBLM_L_X36Y178/CLBLM_BYP4 CLBLM_L_X36Y178/CLBLM_EL1BEG2 CLBLM_L_X36Y178/CLBLM_IMUX27 CLBLM_L_X36Y178/CLBLM_M_B4 CLBLM_L_X36Y178/CLBLM_M_BX DSP_R_X35Y175/DSP_1_P12 DSP_R_X35Y175/DSP_EL1BEG2_3 DSP_R_X35Y175/DSP_LOGIC_OUTS_B3_3 INT_INTERFACE_R_X35Y178/INT_INTERFACE_EL1BEG2 INT_INTERFACE_R_X35Y178/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y178/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X36Y178/BYP_ALT4 INT_L_X36Y178/BYP_L4 INT_L_X36Y178/EL1END2 INT_L_X36Y178/FAN_ALT7 INT_L_X36Y178/FAN_BOUNCE7 INT_L_X36Y178/IMUX_L27 INT_R_X35Y178/EL1BEG2 INT_R_X35Y178/LOGIC_OUTS3 VBRK_X89Y186/VBRK_EL1BEG2 
pips: CLBLM_L_X36Y178/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X36Y178/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 DSP_R_X35Y175/DSP_R.DSP_1_P12->DSP_LOGIC_OUTS_B3_3 INT_INTERFACE_R_X35Y178/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X36Y178/INT_L.BYP_ALT4->>BYP_L4 INT_L_X36Y178/INT_L.EL1END2->>FAN_ALT7 INT_L_X36Y178/INT_L.EL1END2->>IMUX_L27 INT_L_X36Y178/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X36Y178/INT_L.FAN_BOUNCE7->>BYP_ALT4 INT_R_X35Y178/INT_R.LOGIC_OUTS3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_94 - 
wires: CLBLM_L_X36Y178/CLBLM_BYP1 CLBLM_L_X36Y178/CLBLM_IMUX1 CLBLM_L_X36Y178/CLBLM_M_A3 CLBLM_L_X36Y178/CLBLM_M_AX CLBLM_L_X36Y178/CLBLM_NE2A0 DSP_R_X35Y175/DSP_1_P11 DSP_R_X35Y175/DSP_LOGIC_OUTS_B4_2 DSP_R_X35Y175/DSP_NE2A0_3 INT_INTERFACE_R_X35Y177/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y177/INT_INTERFACE_LOGIC_OUTS_B4 INT_INTERFACE_R_X35Y178/INT_INTERFACE_NE2A0 INT_L_X36Y177/NE2END_S3_0 INT_L_X36Y178/BYP_ALT0 INT_L_X36Y178/BYP_ALT1 INT_L_X36Y178/BYP_BOUNCE0 INT_L_X36Y178/BYP_L1 INT_L_X36Y178/IMUX_L1 INT_L_X36Y178/NE2END0 INT_R_X35Y177/LOGIC_OUTS4 INT_R_X35Y177/NE2BEG0 INT_R_X35Y178/NE2A0 VBRK_X89Y186/VBRK_NE2A0 
pips: CLBLM_L_X36Y178/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X36Y178/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 DSP_R_X35Y175/DSP_R.DSP_1_P11->DSP_LOGIC_OUTS_B4_2 INT_INTERFACE_R_X35Y177/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X36Y178/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X36Y178/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y178/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X36Y178/INT_L.NE2END0->>BYP_ALT0 INT_L_X36Y178/INT_L.NE2END0->>IMUX_L1 INT_R_X35Y177/INT_R.LOGIC_OUTS4->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_95 - 
wires: CLBLM_L_X36Y177/CLBLM_BYP6 CLBLM_L_X36Y177/CLBLM_ER1BEG3 CLBLM_L_X36Y177/CLBLM_IMUX38 CLBLM_L_X36Y177/CLBLM_M_D3 CLBLM_L_X36Y177/CLBLM_M_DX DSP_R_X35Y175/DSP_1_P10 DSP_R_X35Y175/DSP_ER1BEG3_2 DSP_R_X35Y175/DSP_LOGIC_OUTS_B6_2 INT_INTERFACE_R_X35Y177/INT_INTERFACE_ER1BEG3 INT_INTERFACE_R_X35Y177/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y177/INT_INTERFACE_LOGIC_OUTS_B6 INT_L_X36Y177/BYP_ALT6 INT_L_X36Y177/BYP_L6 INT_L_X36Y177/ER1END3 INT_L_X36Y177/IMUX_L38 INT_L_X36Y178/ER1END_N3_3 INT_R_X35Y177/ER1BEG3 INT_R_X35Y177/LOGIC_OUTS6 VBRK_X89Y185/VBRK_ER1BEG3 
pips: CLBLM_L_X36Y177/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X36Y177/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 DSP_R_X35Y175/DSP_R.DSP_1_P10->DSP_LOGIC_OUTS_B6_2 INT_INTERFACE_R_X35Y177/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X36Y177/INT_L.BYP_ALT6->>BYP_L6 INT_L_X36Y177/INT_L.ER1END3->>BYP_ALT6 INT_L_X36Y177/INT_L.ER1END3->>IMUX_L38 INT_R_X35Y177/INT_R.LOGIC_OUTS6->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_96 - 
wires: CLBLM_L_X36Y177/CLBLM_BYP3 CLBLM_L_X36Y177/CLBLM_EL1BEG0 CLBLM_L_X36Y177/CLBLM_ER1BEG2 CLBLM_L_X36Y177/CLBLM_IMUX32 CLBLM_L_X36Y177/CLBLM_M_C1 CLBLM_L_X36Y177/CLBLM_M_CX DSP_R_X35Y175/DSP_1_P9 DSP_R_X35Y175/DSP_EL1BEG0_2 DSP_R_X35Y175/DSP_ER1BEG2_2 DSP_R_X35Y175/DSP_LOGIC_OUTS_B1_2 INT_INTERFACE_R_X35Y177/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X35Y177/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X35Y177/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y177/INT_INTERFACE_LOGIC_OUTS_B1 INT_L_X36Y176/EL1END_S3_0 INT_L_X36Y177/BYP_ALT3 INT_L_X36Y177/BYP_L3 INT_L_X36Y177/EL1END0 INT_L_X36Y177/ER1END2 INT_L_X36Y177/IMUX_L32 INT_R_X35Y177/EL1BEG0 INT_R_X35Y177/ER1BEG2 INT_R_X35Y177/LOGIC_OUTS1 VBRK_X89Y185/VBRK_EL1BEG0 VBRK_X89Y185/VBRK_ER1BEG2 
pips: CLBLM_L_X36Y177/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X36Y177/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 DSP_R_X35Y175/DSP_R.DSP_1_P9->DSP_LOGIC_OUTS_B1_2 INT_INTERFACE_R_X35Y177/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X36Y177/INT_L.BYP_ALT3->>BYP_L3 INT_L_X36Y177/INT_L.EL1END0->>IMUX_L32 INT_L_X36Y177/INT_L.ER1END2->>BYP_ALT3 INT_R_X35Y177/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X35Y177/INT_R.LOGIC_OUTS1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_97 - 
wires: CLBLM_L_X36Y177/CLBLM_BYP4 CLBLM_L_X36Y177/CLBLM_EL1BEG2 CLBLM_L_X36Y177/CLBLM_IMUX27 CLBLM_L_X36Y177/CLBLM_M_B4 CLBLM_L_X36Y177/CLBLM_M_BX DSP_R_X35Y175/DSP_1_P8 DSP_R_X35Y175/DSP_EL1BEG2_2 DSP_R_X35Y175/DSP_LOGIC_OUTS_B3_2 INT_INTERFACE_R_X35Y177/INT_INTERFACE_EL1BEG2 INT_INTERFACE_R_X35Y177/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y177/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X36Y177/BYP_ALT4 INT_L_X36Y177/BYP_L4 INT_L_X36Y177/EL1END2 INT_L_X36Y177/FAN_ALT7 INT_L_X36Y177/FAN_BOUNCE7 INT_L_X36Y177/IMUX_L27 INT_R_X35Y177/EL1BEG2 INT_R_X35Y177/LOGIC_OUTS3 VBRK_X89Y185/VBRK_EL1BEG2 
pips: CLBLM_L_X36Y177/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X36Y177/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 DSP_R_X35Y175/DSP_R.DSP_1_P8->DSP_LOGIC_OUTS_B3_2 INT_INTERFACE_R_X35Y177/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X36Y177/INT_L.BYP_ALT4->>BYP_L4 INT_L_X36Y177/INT_L.EL1END2->>FAN_ALT7 INT_L_X36Y177/INT_L.EL1END2->>IMUX_L27 INT_L_X36Y177/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X36Y177/INT_L.FAN_BOUNCE7->>BYP_ALT4 INT_R_X35Y177/INT_R.LOGIC_OUTS3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_98 - 
wires: CLBLM_L_X36Y177/CLBLM_BYP1 CLBLM_L_X36Y177/CLBLM_IMUX1 CLBLM_L_X36Y177/CLBLM_M_A3 CLBLM_L_X36Y177/CLBLM_M_AX CLBLM_L_X36Y177/CLBLM_NE2A0 DSP_R_X35Y175/DSP_1_P7 DSP_R_X35Y175/DSP_LOGIC_OUTS_B4_1 DSP_R_X35Y175/DSP_NE2A0_2 INT_INTERFACE_R_X35Y176/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y176/INT_INTERFACE_LOGIC_OUTS_B4 INT_INTERFACE_R_X35Y177/INT_INTERFACE_NE2A0 INT_L_X36Y176/NE2END_S3_0 INT_L_X36Y177/BYP_ALT0 INT_L_X36Y177/BYP_ALT1 INT_L_X36Y177/BYP_BOUNCE0 INT_L_X36Y177/BYP_L1 INT_L_X36Y177/IMUX_L1 INT_L_X36Y177/NE2END0 INT_R_X35Y176/LOGIC_OUTS4 INT_R_X35Y176/NE2BEG0 INT_R_X35Y177/NE2A0 VBRK_X89Y185/VBRK_NE2A0 
pips: CLBLM_L_X36Y177/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X36Y177/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 DSP_R_X35Y175/DSP_R.DSP_1_P7->DSP_LOGIC_OUTS_B4_1 INT_INTERFACE_R_X35Y176/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X36Y177/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X36Y177/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y177/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X36Y177/INT_L.NE2END0->>BYP_ALT0 INT_L_X36Y177/INT_L.NE2END0->>IMUX_L1 INT_R_X35Y176/INT_R.LOGIC_OUTS4->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_99 - 
wires: CLBLM_L_X36Y176/CLBLM_BYP6 CLBLM_L_X36Y176/CLBLM_ER1BEG3 CLBLM_L_X36Y176/CLBLM_IMUX38 CLBLM_L_X36Y176/CLBLM_M_D3 CLBLM_L_X36Y176/CLBLM_M_DX DSP_R_X35Y175/DSP_1_P6 DSP_R_X35Y175/DSP_ER1BEG3_1 DSP_R_X35Y175/DSP_LOGIC_OUTS_B6_1 INT_INTERFACE_R_X35Y176/INT_INTERFACE_ER1BEG3 INT_INTERFACE_R_X35Y176/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y176/INT_INTERFACE_LOGIC_OUTS_B6 INT_L_X36Y176/BYP_ALT6 INT_L_X36Y176/BYP_L6 INT_L_X36Y176/ER1END3 INT_L_X36Y176/IMUX_L38 INT_L_X36Y177/ER1END_N3_3 INT_R_X35Y176/ER1BEG3 INT_R_X35Y176/LOGIC_OUTS6 VBRK_X89Y184/VBRK_ER1BEG3 
pips: CLBLM_L_X36Y176/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X36Y176/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 DSP_R_X35Y175/DSP_R.DSP_1_P6->DSP_LOGIC_OUTS_B6_1 INT_INTERFACE_R_X35Y176/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X36Y176/INT_L.BYP_ALT6->>BYP_L6 INT_L_X36Y176/INT_L.ER1END3->>BYP_ALT6 INT_L_X36Y176/INT_L.ER1END3->>IMUX_L38 INT_R_X35Y176/INT_R.LOGIC_OUTS6->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_100 - 
wires: CLBLM_L_X36Y176/CLBLM_BYP3 CLBLM_L_X36Y176/CLBLM_EL1BEG0 CLBLM_L_X36Y176/CLBLM_ER1BEG2 CLBLM_L_X36Y176/CLBLM_IMUX32 CLBLM_L_X36Y176/CLBLM_M_C1 CLBLM_L_X36Y176/CLBLM_M_CX DSP_R_X35Y175/DSP_1_P5 DSP_R_X35Y175/DSP_EL1BEG0_1 DSP_R_X35Y175/DSP_ER1BEG2_1 DSP_R_X35Y175/DSP_LOGIC_OUTS_B1_1 INT_INTERFACE_R_X35Y176/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X35Y176/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X35Y176/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y176/INT_INTERFACE_LOGIC_OUTS_B1 INT_L_X36Y175/EL1END_S3_0 INT_L_X36Y176/BYP_ALT3 INT_L_X36Y176/BYP_L3 INT_L_X36Y176/EL1END0 INT_L_X36Y176/ER1END2 INT_L_X36Y176/IMUX_L32 INT_R_X35Y176/EL1BEG0 INT_R_X35Y176/ER1BEG2 INT_R_X35Y176/LOGIC_OUTS1 VBRK_X89Y184/VBRK_EL1BEG0 VBRK_X89Y184/VBRK_ER1BEG2 
pips: CLBLM_L_X36Y176/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X36Y176/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 DSP_R_X35Y175/DSP_R.DSP_1_P5->DSP_LOGIC_OUTS_B1_1 INT_INTERFACE_R_X35Y176/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X36Y176/INT_L.BYP_ALT3->>BYP_L3 INT_L_X36Y176/INT_L.EL1END0->>IMUX_L32 INT_L_X36Y176/INT_L.ER1END2->>BYP_ALT3 INT_R_X35Y176/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X35Y176/INT_R.LOGIC_OUTS1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_101 - 
wires: CLBLM_L_X36Y176/CLBLM_BYP4 CLBLM_L_X36Y176/CLBLM_EL1BEG2 CLBLM_L_X36Y176/CLBLM_IMUX27 CLBLM_L_X36Y176/CLBLM_M_B4 CLBLM_L_X36Y176/CLBLM_M_BX DSP_R_X35Y175/DSP_1_P4 DSP_R_X35Y175/DSP_EL1BEG2_1 DSP_R_X35Y175/DSP_LOGIC_OUTS_B3_1 INT_INTERFACE_R_X35Y176/INT_INTERFACE_EL1BEG2 INT_INTERFACE_R_X35Y176/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y176/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X36Y176/BYP_ALT4 INT_L_X36Y176/BYP_L4 INT_L_X36Y176/EL1END2 INT_L_X36Y176/FAN_ALT7 INT_L_X36Y176/FAN_BOUNCE7 INT_L_X36Y176/IMUX_L27 INT_R_X35Y176/EL1BEG2 INT_R_X35Y176/LOGIC_OUTS3 VBRK_X89Y184/VBRK_EL1BEG2 
pips: CLBLM_L_X36Y176/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X36Y176/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 DSP_R_X35Y175/DSP_R.DSP_1_P4->DSP_LOGIC_OUTS_B3_1 INT_INTERFACE_R_X35Y176/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X36Y176/INT_L.BYP_ALT4->>BYP_L4 INT_L_X36Y176/INT_L.EL1END2->>FAN_ALT7 INT_L_X36Y176/INT_L.EL1END2->>IMUX_L27 INT_L_X36Y176/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X36Y176/INT_L.FAN_BOUNCE7->>BYP_ALT4 INT_R_X35Y176/INT_R.LOGIC_OUTS3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_102 - 
wires: CLBLM_L_X36Y176/CLBLM_BYP1 CLBLM_L_X36Y176/CLBLM_IMUX1 CLBLM_L_X36Y176/CLBLM_M_A3 CLBLM_L_X36Y176/CLBLM_M_AX CLBLM_L_X36Y176/CLBLM_NE2A0 DSP_R_X35Y175/DSP_1_P3 DSP_R_X35Y175/DSP_LOGIC_OUTS_B4_0 DSP_R_X35Y175/DSP_NE2A0_1 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS4 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS_B4 INT_INTERFACE_R_X35Y176/INT_INTERFACE_NE2A0 INT_L_X36Y175/NE2END_S3_0 INT_L_X36Y176/BYP_ALT0 INT_L_X36Y176/BYP_ALT1 INT_L_X36Y176/BYP_BOUNCE0 INT_L_X36Y176/BYP_L1 INT_L_X36Y176/IMUX_L1 INT_L_X36Y176/NE2END0 INT_R_X35Y175/LOGIC_OUTS4 INT_R_X35Y175/NE2BEG0 INT_R_X35Y176/NE2A0 VBRK_X89Y184/VBRK_NE2A0 
pips: CLBLM_L_X36Y176/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X36Y176/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 DSP_R_X35Y175/DSP_R.DSP_1_P3->DSP_LOGIC_OUTS_B4_0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B4->>INT_INTERFACE_LOGIC_OUTS4 INT_L_X36Y176/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X36Y176/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y176/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X36Y176/INT_L.NE2END0->>BYP_ALT0 INT_L_X36Y176/INT_L.NE2END0->>IMUX_L1 INT_R_X35Y175/INT_R.LOGIC_OUTS4->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_103 - 
wires: CLBLM_L_X36Y175/CLBLM_BYP6 CLBLM_L_X36Y175/CLBLM_ER1BEG3 CLBLM_L_X36Y175/CLBLM_IMUX38 CLBLM_L_X36Y175/CLBLM_M_D3 CLBLM_L_X36Y175/CLBLM_M_DX DSP_R_X35Y175/DSP_1_P2 DSP_R_X35Y175/DSP_ER1BEG3_0 DSP_R_X35Y175/DSP_LOGIC_OUTS_B6_0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_ER1BEG3 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS6 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS_B6 INT_L_X36Y175/BYP_ALT6 INT_L_X36Y175/BYP_L6 INT_L_X36Y175/ER1END3 INT_L_X36Y175/IMUX_L38 INT_L_X36Y176/ER1END_N3_3 INT_R_X35Y175/ER1BEG3 INT_R_X35Y175/LOGIC_OUTS6 VBRK_X89Y183/VBRK_ER1BEG3 
pips: CLBLM_L_X36Y175/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X36Y175/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 DSP_R_X35Y175/DSP_R.DSP_1_P2->DSP_LOGIC_OUTS_B6_0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B6->>INT_INTERFACE_LOGIC_OUTS6 INT_L_X36Y175/INT_L.BYP_ALT6->>BYP_L6 INT_L_X36Y175/INT_L.ER1END3->>BYP_ALT6 INT_L_X36Y175/INT_L.ER1END3->>IMUX_L38 INT_R_X35Y175/INT_R.LOGIC_OUTS6->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_104 - 
wires: CLBLM_L_X36Y175/CLBLM_BYP3 CLBLM_L_X36Y175/CLBLM_EL1BEG0 CLBLM_L_X36Y175/CLBLM_ER1BEG2 CLBLM_L_X36Y175/CLBLM_IMUX32 CLBLM_L_X36Y175/CLBLM_M_C1 CLBLM_L_X36Y175/CLBLM_M_CX DSP_R_X35Y175/DSP_1_P1 DSP_R_X35Y175/DSP_EL1BEG0_0 DSP_R_X35Y175/DSP_ER1BEG2_0 DSP_R_X35Y175/DSP_LOGIC_OUTS_B1_0 HCLK_L_X91Y182/HCLK_EL1END_S3_0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS1 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS_B1 INT_L_X36Y174/EL1END_S3_0 INT_L_X36Y175/BYP_ALT3 INT_L_X36Y175/BYP_L3 INT_L_X36Y175/EL1END0 INT_L_X36Y175/ER1END2 INT_L_X36Y175/IMUX_L32 INT_R_X35Y175/EL1BEG0 INT_R_X35Y175/ER1BEG2 INT_R_X35Y175/LOGIC_OUTS1 VBRK_X89Y183/VBRK_EL1BEG0 VBRK_X89Y183/VBRK_ER1BEG2 
pips: CLBLM_L_X36Y175/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X36Y175/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 DSP_R_X35Y175/DSP_R.DSP_1_P1->DSP_LOGIC_OUTS_B1_0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B1->>INT_INTERFACE_LOGIC_OUTS1 INT_L_X36Y175/INT_L.BYP_ALT3->>BYP_L3 INT_L_X36Y175/INT_L.EL1END0->>IMUX_L32 INT_L_X36Y175/INT_L.ER1END2->>BYP_ALT3 INT_R_X35Y175/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X35Y175/INT_R.LOGIC_OUTS1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0__2_n_105 - 
wires: CLBLM_L_X36Y175/CLBLM_BYP4 CLBLM_L_X36Y175/CLBLM_EL1BEG2 CLBLM_L_X36Y175/CLBLM_IMUX27 CLBLM_L_X36Y175/CLBLM_M_B4 CLBLM_L_X36Y175/CLBLM_M_BX DSP_R_X35Y175/DSP_1_P0 DSP_R_X35Y175/DSP_EL1BEG2_0 DSP_R_X35Y175/DSP_LOGIC_OUTS_B3_0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_EL1BEG2 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS3 INT_INTERFACE_R_X35Y175/INT_INTERFACE_LOGIC_OUTS_B3 INT_L_X36Y175/BYP_ALT4 INT_L_X36Y175/BYP_L4 INT_L_X36Y175/EL1END2 INT_L_X36Y175/FAN_ALT7 INT_L_X36Y175/FAN_BOUNCE7 INT_L_X36Y175/IMUX_L27 INT_R_X35Y175/EL1BEG2 INT_R_X35Y175/LOGIC_OUTS3 VBRK_X89Y183/VBRK_EL1BEG2 
pips: CLBLM_L_X36Y175/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X36Y175/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 DSP_R_X35Y175/DSP_R.DSP_1_P0->DSP_LOGIC_OUTS_B3_0 INT_INTERFACE_R_X35Y175/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B3->>INT_INTERFACE_LOGIC_OUTS3 INT_L_X36Y175/INT_L.BYP_ALT4->>BYP_L4 INT_L_X36Y175/INT_L.EL1END2->>FAN_ALT7 INT_L_X36Y175/INT_L.EL1END2->>IMUX_L27 INT_L_X36Y175/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X36Y175/INT_L.FAN_BOUNCE7->>BYP_ALT4 INT_R_X35Y175/INT_R.LOGIC_OUTS3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[2]0_i_1_n_0 - 
wires: CLBLM_L_X34Y172/CLBLM_L_COUT CLBLM_L_X34Y172/CLBLM_L_COUT_N CLBLM_L_X34Y173/CLBLM_L_CIN 
pips: CLBLM_L_X34Y172/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_2_n_0 - 
wires: CLBLM_L_X34Y171/CLBLM_L_COUT CLBLM_L_X34Y171/CLBLM_L_COUT_N CLBLM_L_X34Y172/CLBLM_L_CIN 
pips: CLBLM_L_X34Y171/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_10__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_11__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_12__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_13__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_14__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_15__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_16__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_17__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_18__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_19__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_2__0_n_0 - 
wires: CLBLM_L_X34Y175/CLBLM_L_COUT CLBLM_L_X34Y175/CLBLM_L_COUT_N CLBLM_L_X34Y176/CLBLM_L_CIN 
pips: CLBLM_L_X34Y175/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_5__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_6__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_7__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_3_n_0 - 
wires: CLBLM_L_X34Y170/CLBLM_L_COUT CLBLM_L_X34Y170/CLBLM_L_COUT_N CLBLM_L_X34Y171/CLBLM_L_CIN 
pips: CLBLM_L_X34Y170/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_22_n_0 - 
wires: CLBLM_L_X34Y167/CLBLM_L_COUT CLBLM_L_X34Y167/CLBLM_L_COUT_N CLBLM_L_X34Y168/CLBLM_L_CIN 
pips: CLBLM_L_X34Y167/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_27_n_0 - 
wires: CLBLM_L_X34Y166/CLBLM_L_COUT CLBLM_L_X34Y166/CLBLM_L_COUT_N CLBLM_L_X34Y167/CLBLM_L_CIN 
pips: CLBLM_L_X34Y166/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_32_n_0 - 
wires: CLBLM_L_X34Y165/CLBLM_L_COUT CLBLM_L_X34Y165/CLBLM_L_COUT_N CLBLM_L_X34Y166/CLBLM_L_CIN 
pips: CLBLM_L_X34Y165/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_35_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_36_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_3__0_n_0 - 
wires: CLBLM_L_X34Y174/CLBLM_L_COUT CLBLM_L_X34Y174/CLBLM_L_COUT_N CLBLM_L_X34Y175/CLBLM_L_CIN HCLK_CLB_X84Y182/HCLK_CLB_COUT1_L 
pips: CLBLM_L_X34Y174/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_8__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_9__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_4_n_0 - 
wires: CLBLM_L_X34Y169/CLBLM_L_COUT CLBLM_L_X34Y169/CLBLM_L_COUT_N CLBLM_L_X34Y170/CLBLM_L_CIN 
pips: CLBLM_L_X34Y169/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_37_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_38_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_39_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_4__0_n_0 - 
wires: CLBLM_L_X34Y173/CLBLM_L_COUT CLBLM_L_X34Y173/CLBLM_L_COUT_N CLBLM_L_X34Y174/CLBLM_L_CIN 
pips: CLBLM_L_X34Y173/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[2]0_i_5_n_0 - 
wires: CLBLM_L_X34Y168/CLBLM_L_COUT CLBLM_L_X34Y168/CLBLM_L_COUT_N CLBLM_L_X34Y169/CLBLM_L_CIN 
pips: CLBLM_L_X34Y168/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_106 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT47 DSP_R_X35Y185/DSP_1_PCIN47 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT47->DSP_1_PCIN47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_107 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT46 DSP_R_X35Y185/DSP_1_PCIN46 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT46->DSP_1_PCIN46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_108 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT45 DSP_R_X35Y185/DSP_1_PCIN45 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT45->DSP_1_PCIN45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_109 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT44 DSP_R_X35Y185/DSP_1_PCIN44 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT44->DSP_1_PCIN44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_110 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT43 DSP_R_X35Y185/DSP_1_PCIN43 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT43->DSP_1_PCIN43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_111 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT42 DSP_R_X35Y185/DSP_1_PCIN42 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT42->DSP_1_PCIN42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_112 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT41 DSP_R_X35Y185/DSP_1_PCIN41 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT41->DSP_1_PCIN41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_113 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT40 DSP_R_X35Y185/DSP_1_PCIN40 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT40->DSP_1_PCIN40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_114 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT39 DSP_R_X35Y185/DSP_1_PCIN39 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT39->DSP_1_PCIN39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_115 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT38 DSP_R_X35Y185/DSP_1_PCIN38 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT38->DSP_1_PCIN38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_116 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT37 DSP_R_X35Y185/DSP_1_PCIN37 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT37->DSP_1_PCIN37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_117 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT36 DSP_R_X35Y185/DSP_1_PCIN36 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT36->DSP_1_PCIN36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_118 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT35 DSP_R_X35Y185/DSP_1_PCIN35 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT35->DSP_1_PCIN35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_119 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT34 DSP_R_X35Y185/DSP_1_PCIN34 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT34->DSP_1_PCIN34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_120 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT33 DSP_R_X35Y185/DSP_1_PCIN33 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT33->DSP_1_PCIN33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_121 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT32 DSP_R_X35Y185/DSP_1_PCIN32 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT32->DSP_1_PCIN32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_122 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT31 DSP_R_X35Y185/DSP_1_PCIN31 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT31->DSP_1_PCIN31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_123 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT30 DSP_R_X35Y185/DSP_1_PCIN30 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT30->DSP_1_PCIN30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_124 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT29 DSP_R_X35Y185/DSP_1_PCIN29 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT29->DSP_1_PCIN29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_125 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT28 DSP_R_X35Y185/DSP_1_PCIN28 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT28->DSP_1_PCIN28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_126 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT27 DSP_R_X35Y185/DSP_1_PCIN27 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT27->DSP_1_PCIN27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_127 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT26 DSP_R_X35Y185/DSP_1_PCIN26 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT26->DSP_1_PCIN26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_128 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT25 DSP_R_X35Y185/DSP_1_PCIN25 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT25->DSP_1_PCIN25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_129 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT24 DSP_R_X35Y185/DSP_1_PCIN24 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT24->DSP_1_PCIN24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_130 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT23 DSP_R_X35Y185/DSP_1_PCIN23 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT23->DSP_1_PCIN23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_131 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT22 DSP_R_X35Y185/DSP_1_PCIN22 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT22->DSP_1_PCIN22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_132 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT21 DSP_R_X35Y185/DSP_1_PCIN21 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT21->DSP_1_PCIN21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_133 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT20 DSP_R_X35Y185/DSP_1_PCIN20 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT20->DSP_1_PCIN20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_134 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT19 DSP_R_X35Y185/DSP_1_PCIN19 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT19->DSP_1_PCIN19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_135 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT18 DSP_R_X35Y185/DSP_1_PCIN18 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT18->DSP_1_PCIN18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_136 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT17 DSP_R_X35Y185/DSP_1_PCIN17 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT17->DSP_1_PCIN17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_137 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT16 DSP_R_X35Y185/DSP_1_PCIN16 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT16->DSP_1_PCIN16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_138 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT15 DSP_R_X35Y185/DSP_1_PCIN15 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT15->DSP_1_PCIN15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_139 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT14 DSP_R_X35Y185/DSP_1_PCIN14 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT14->DSP_1_PCIN14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_140 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT13 DSP_R_X35Y185/DSP_1_PCIN13 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT13->DSP_1_PCIN13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_141 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT12 DSP_R_X35Y185/DSP_1_PCIN12 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT12->DSP_1_PCIN12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_142 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT11 DSP_R_X35Y185/DSP_1_PCIN11 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT11->DSP_1_PCIN11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_143 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT10 DSP_R_X35Y185/DSP_1_PCIN10 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT10->DSP_1_PCIN10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_144 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT9 DSP_R_X35Y185/DSP_1_PCIN9 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT9->DSP_1_PCIN9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_145 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT8 DSP_R_X35Y185/DSP_1_PCIN8 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT8->DSP_1_PCIN8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_146 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT7 DSP_R_X35Y185/DSP_1_PCIN7 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT7->DSP_1_PCIN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_147 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT6 DSP_R_X35Y185/DSP_1_PCIN6 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT6->DSP_1_PCIN6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_148 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT5 DSP_R_X35Y185/DSP_1_PCIN5 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT5->DSP_1_PCIN5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_149 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT4 DSP_R_X35Y185/DSP_1_PCIN4 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT4->DSP_1_PCIN4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_150 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT3 DSP_R_X35Y185/DSP_1_PCIN3 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT3->DSP_1_PCIN3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_151 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT2 DSP_R_X35Y185/DSP_1_PCIN2 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT2->DSP_1_PCIN2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_152 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT1 DSP_R_X35Y185/DSP_1_PCIN1 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT1->DSP_1_PCIN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_n_153 - 
wires: DSP_R_X35Y185/DSP_0_PCOUT0 DSP_R_X35Y185/DSP_1_PCIN0 
pips: DSP_R_X35Y185/DSP_R.DSP_0_PCOUT0->DSP_1_PCIN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]0[16] - 
wires: BRAM_INT_INTERFACE_L_X38Y195/INT_INTERFACE_NW4END1 BRAM_L_X38Y195/BRAM_NW4END1_0 CLBLM_L_X36Y189/CLBLM_WW2END0 CLBLM_L_X36Y194/CLBLM_SW2A1 CLBLM_R_X37Y195/CLBLM_NW4END1 CLBLM_R_X39Y191/CLBLM_LOGIC_OUTS23 CLBLM_R_X39Y191/CLBLM_M_DMUX DSP_R_X35Y185/DSP_0_A16 DSP_R_X35Y185/DSP_IMUX47_4 DSP_R_X35Y185/DSP_WW2END0_4 DSP_R_X35Y190/DSP_0_B16 DSP_R_X35Y190/DSP_IMUX43_4 DSP_R_X35Y190/DSP_SW2A1_4 INT_INTERFACE_R_X35Y189/INT_INTERFACE_IMUX47 INT_INTERFACE_R_X35Y189/INT_INTERFACE_WW2END0 INT_INTERFACE_R_X35Y194/INT_INTERFACE_IMUX43 INT_INTERFACE_R_X35Y194/INT_INTERFACE_SW2A1 INT_L_X36Y189/WW2A0 INT_L_X36Y194/SW2A1 INT_L_X36Y195/SW2BEG1 INT_L_X36Y195/WR1END2 INT_L_X38Y191/NW6A1 INT_L_X38Y192/NW6B1 INT_L_X38Y193/NW6C1 INT_L_X38Y194/NW6D1 INT_L_X38Y195/NW6E1 INT_R_X35Y189/IMUX47 INT_R_X35Y189/NL1BEG0 INT_R_X35Y189/NL1END_S3_0 INT_R_X35Y189/WW2END0 INT_R_X35Y190/NL1END0 INT_R_X35Y194/IMUX43 INT_R_X35Y194/SW2END1 INT_R_X37Y189/SS6END0 INT_R_X37Y189/WW2BEG0 INT_R_X37Y190/SS6E0 INT_R_X37Y191/SS6D0 INT_R_X37Y192/SS6C0 INT_R_X37Y193/SS6B0 INT_R_X37Y194/SS6A0 INT_R_X37Y195/NW6END1 INT_R_X37Y195/SS6BEG0 INT_R_X37Y195/WR1BEG2 INT_R_X39Y191/LOGIC_OUTS23 INT_R_X39Y191/NW6BEG1 VBRK_X89Y197/VBRK_WW2END0 VBRK_X89Y202/VBRK_SW2A1 
pips: CLBLM_R_X39Y191/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_R_X35Y185/DSP_R.DSP_IMUX47_4->DSP_0_A16 DSP_R_X35Y190/DSP_R.DSP_IMUX43_4->DSP_0_B16 INT_L_X36Y195/INT_L.WR1END2->>SW2BEG1 INT_R_X35Y189/INT_R.NL1END_S3_0->>IMUX47 INT_R_X35Y189/INT_R.WW2END0->>NL1BEG0 INT_R_X35Y194/INT_R.SW2END1->>IMUX43 INT_R_X37Y189/INT_R.SS6END0->>WW2BEG0 INT_R_X37Y195/INT_R.NW6END1->>SS6BEG0 INT_R_X37Y195/INT_R.NW6END1->>WR1BEG2 INT_R_X39Y191/INT_R.LOGIC_OUTS23->>NW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[15] - 
wires: BRAM_INT_INTERFACE_L_X38Y189/INT_INTERFACE_WL1END3 BRAM_INT_INTERFACE_L_X38Y190/INT_INTERFACE_NW4A1 BRAM_L_X38Y185/BRAM_WL1END3_4 BRAM_L_X38Y190/BRAM_NW4A1_0 CLBLM_L_X36Y188/CLBLM_SW2A2 CLBLM_L_X36Y193/CLBLM_SW2A0 CLBLM_R_X37Y189/CLBLM_WL1END3 CLBLM_R_X37Y190/CLBLM_NW4A1 CLBLM_R_X39Y191/CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y191/CLBLM_M_CMUX DSP_R_X35Y185/DSP_0_A15 DSP_R_X35Y185/DSP_IMUX6_3 DSP_R_X35Y185/DSP_SW2A2_3 DSP_R_X35Y190/DSP_0_B15 DSP_R_X35Y190/DSP_IMUX2_3 DSP_R_X35Y190/DSP_SW2A0_3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_IMUX6 INT_INTERFACE_R_X35Y188/INT_INTERFACE_SW2A2 INT_INTERFACE_R_X35Y193/INT_INTERFACE_IMUX2 INT_INTERFACE_R_X35Y193/INT_INTERFACE_SW2A0 INT_L_X36Y188/SW2A2 INT_L_X36Y189/SW2BEG2 INT_L_X36Y189/WL1END2 INT_L_X36Y193/SW2A0 INT_L_X36Y194/NW6END1 INT_L_X36Y194/SW2BEG0 INT_L_X38Y189/WL1BEG3 INT_L_X38Y190/NW6BEG1 INT_L_X38Y190/SW2END0 INT_L_X38Y190/WL1BEG_N3 INT_R_X35Y188/IMUX6 INT_R_X35Y188/SW2END2 INT_R_X35Y193/IMUX2 INT_R_X35Y193/SW2END0 INT_R_X37Y189/WL1BEG2 INT_R_X37Y189/WL1END3 INT_R_X37Y190/NW6A1 INT_R_X37Y190/WL1END_N1_3 INT_R_X37Y191/NW6B1 INT_R_X37Y192/NW6C1 INT_R_X37Y193/NW6D1 INT_R_X37Y194/NW6E1 INT_R_X39Y190/SW2A0 INT_R_X39Y191/LOGIC_OUTS22 INT_R_X39Y191/SW2BEG0 VBRK_X89Y196/VBRK_SW2A2 VBRK_X89Y201/VBRK_SW2A0 
pips: CLBLM_R_X39Y191/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y185/DSP_R.DSP_IMUX6_3->DSP_0_A15 DSP_R_X35Y190/DSP_R.DSP_IMUX2_3->DSP_0_B15 INT_L_X36Y189/INT_L.WL1END2->>SW2BEG2 INT_L_X36Y194/INT_L.NW6END1->>SW2BEG0 INT_L_X38Y190/INT_L.SW2END0->>NW6BEG1 INT_L_X38Y190/INT_L.SW2END0->>WL1BEG_N3 INT_R_X35Y188/INT_R.SW2END2->>IMUX6 INT_R_X35Y193/INT_R.SW2END0->>IMUX2 INT_R_X37Y189/INT_R.WL1END3->>WL1BEG2 INT_R_X39Y191/INT_R.LOGIC_OUTS22->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[14] - 
wires: BRAM_INT_INTERFACE_L_X38Y191/INT_INTERFACE_WW4B3 BRAM_L_X38Y190/BRAM_WW4B3_1 CLBLM_L_X36Y191/CLBLM_WW4END3 CLBLM_R_X37Y191/CLBLM_WW4B3 CLBLM_R_X39Y191/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y191/CLBLM_M_BMUX DSP_R_X35Y185/DSP_0_A14 DSP_R_X35Y185/DSP_IMUX46_3 DSP_R_X35Y190/DSP_0_B14 DSP_R_X35Y190/DSP_IMUX42_3 DSP_R_X35Y190/DSP_WW4END3_1 INT_INTERFACE_R_X35Y188/INT_INTERFACE_IMUX46 INT_INTERFACE_R_X35Y191/INT_INTERFACE_WW4END3 INT_INTERFACE_R_X35Y193/INT_INTERFACE_IMUX42 INT_L_X34Y188/ER1BEG3 INT_L_X34Y188/SW2END2 INT_L_X36Y191/WW4C3 INT_L_X38Y191/WW4A3 INT_R_X35Y188/ER1END3 INT_R_X35Y188/IMUX46 INT_R_X35Y188/SW2A2 INT_R_X35Y189/ER1END_N3_3 INT_R_X35Y189/SS2END2 INT_R_X35Y189/SW2BEG2 INT_R_X35Y190/SS2A2 INT_R_X35Y191/NL1BEG2 INT_R_X35Y191/SS2BEG2 INT_R_X35Y191/WW4END3 INT_R_X35Y192/NL1BEG1 INT_R_X35Y192/NL1END2 INT_R_X35Y193/IMUX42 INT_R_X35Y193/NL1END1 INT_R_X37Y191/WW4B3 INT_R_X39Y191/LOGIC_OUTS21 INT_R_X39Y191/WW4BEG3 VBRK_X89Y199/VBRK_WW4END3 
pips: CLBLM_R_X39Y191/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_R_X35Y185/DSP_R.DSP_IMUX46_3->DSP_0_A14 DSP_R_X35Y190/DSP_R.DSP_IMUX42_3->DSP_0_B14 INT_L_X34Y188/INT_L.SW2END2->>ER1BEG3 INT_R_X35Y188/INT_R.ER1END3->>IMUX46 INT_R_X35Y189/INT_R.SS2END2->>SW2BEG2 INT_R_X35Y191/INT_R.WW4END3->>NL1BEG2 INT_R_X35Y191/INT_R.WW4END3->>SS2BEG2 INT_R_X35Y192/INT_R.NL1END2->>NL1BEG1 INT_R_X35Y193/INT_R.NL1END1->>IMUX42 INT_R_X39Y191/INT_R.LOGIC_OUTS21->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[13] - 
wires: BRAM_INT_INTERFACE_L_X38Y192/INT_INTERFACE_WW2A1 BRAM_L_X38Y190/BRAM_WW2A1_2 CLBLM_L_X36Y192/CLBLM_SW4A1 CLBLM_L_X36Y193/CLBLM_NW2A2 CLBLM_R_X37Y192/CLBLM_WW2A1 CLBLM_R_X39Y191/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y191/CLBLM_M_AMUX DSP_R_X35Y185/DSP_0_A13 DSP_R_X35Y185/DSP_IMUX7_3 DSP_R_X35Y190/DSP_0_B13 DSP_R_X35Y190/DSP_IMUX3_3 DSP_R_X35Y190/DSP_NW2A2_3 DSP_R_X35Y190/DSP_SW4A1_2 INT_INTERFACE_R_X35Y188/INT_INTERFACE_IMUX7 INT_INTERFACE_R_X35Y192/INT_INTERFACE_SW4A1 INT_INTERFACE_R_X35Y193/INT_INTERFACE_IMUX3 INT_INTERFACE_R_X35Y193/INT_INTERFACE_NW2A2 INT_L_X34Y188/ER1BEG2 INT_L_X34Y188/SW6END1 INT_L_X36Y192/NW2BEG2 INT_L_X36Y192/SW6BEG1 INT_L_X36Y192/WW2END1 INT_L_X36Y193/NW2A2 INT_L_X38Y192/NW2END2 INT_L_X38Y192/WW2BEG1 INT_R_X35Y188/BYP_ALT3 INT_R_X35Y188/BYP_BOUNCE3 INT_R_X35Y188/ER1END2 INT_R_X35Y188/IMUX7 INT_R_X35Y188/SW6E1 INT_R_X35Y189/BYP_BOUNCE_N3_3 INT_R_X35Y189/SW6D1 INT_R_X35Y190/SW6C1 INT_R_X35Y191/SW6B1 INT_R_X35Y192/SW6A1 INT_R_X35Y193/IMUX3 INT_R_X35Y193/NW2END2 INT_R_X37Y192/WW2A1 INT_R_X39Y191/LOGIC_OUTS20 INT_R_X39Y191/NW2BEG2 INT_R_X39Y192/NW2A2 VBRK_X89Y200/VBRK_SW4A1 VBRK_X89Y201/VBRK_NW2A2 
pips: CLBLM_R_X39Y191/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y185/DSP_R.DSP_IMUX7_3->DSP_0_A13 DSP_R_X35Y190/DSP_R.DSP_IMUX3_3->DSP_0_B13 INT_L_X34Y188/INT_L.SW6END1->>ER1BEG2 INT_L_X36Y192/INT_L.WW2END1->>NW2BEG2 INT_L_X36Y192/INT_L.WW2END1->>SW6BEG1 INT_L_X38Y192/INT_L.NW2END2->>WW2BEG1 INT_R_X35Y188/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X35Y188/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X35Y188/INT_R.ER1END2->>BYP_ALT3 INT_R_X35Y193/INT_R.NW2END2->>IMUX3 INT_R_X39Y191/INT_R.LOGIC_OUTS20->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[12] - 
wires: BRAM_INT_INTERFACE_L_X38Y190/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X38Y194/INT_INTERFACE_NW4END1 BRAM_L_X38Y190/BRAM_NW4END1_4 BRAM_L_X38Y190/BRAM_WW2END1_0 CLBLM_L_X36Y188/CLBLM_WW2END3 CLBLM_L_X36Y193/CLBLM_WW2END1 CLBLM_R_X37Y190/CLBLM_WW2END1 CLBLM_R_X37Y194/CLBLM_NW4END1 CLBLM_R_X39Y190/CLBLM_LOGIC_OUTS23 CLBLM_R_X39Y190/CLBLM_M_DMUX DSP_R_X35Y185/DSP_0_A12 DSP_R_X35Y185/DSP_IMUX47_3 DSP_R_X35Y185/DSP_WW2END3_3 DSP_R_X35Y190/DSP_0_B12 DSP_R_X35Y190/DSP_IMUX43_3 DSP_R_X35Y190/DSP_WW2END1_3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_IMUX47 INT_INTERFACE_R_X35Y188/INT_INTERFACE_WW2END3 INT_INTERFACE_R_X35Y193/INT_INTERFACE_IMUX43 INT_INTERFACE_R_X35Y193/INT_INTERFACE_WW2END1 INT_L_X36Y188/WW2A3 INT_L_X36Y193/WW2A1 INT_L_X38Y190/NW6A1 INT_L_X38Y190/WW2A1 INT_L_X38Y191/NW6B1 INT_L_X38Y192/NW6C1 INT_L_X38Y193/NW6D1 INT_L_X38Y194/NW6E1 INT_R_X35Y188/IMUX47 INT_R_X35Y188/WW2END3 INT_R_X35Y189/WW2END_N0_3 INT_R_X35Y193/IMUX43 INT_R_X35Y193/WW2END1 INT_R_X37Y188/SR1END3 INT_R_X37Y188/WW2BEG3 INT_R_X37Y189/SR1BEG3 INT_R_X37Y189/SR1END2 INT_R_X37Y189/SR1END_N3_3 INT_R_X37Y190/SR1BEG2 INT_R_X37Y190/WW2END1 INT_R_X37Y193/SR1END1 INT_R_X37Y193/WW2BEG1 INT_R_X37Y194/NW6END1 INT_R_X37Y194/SR1BEG1 INT_R_X39Y190/LOGIC_OUTS23 INT_R_X39Y190/NW6BEG1 INT_R_X39Y190/WW2BEG1 VBRK_X89Y196/VBRK_WW2END3 VBRK_X89Y201/VBRK_WW2END1 
pips: CLBLM_R_X39Y190/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_R_X35Y185/DSP_R.DSP_IMUX47_3->DSP_0_A12 DSP_R_X35Y190/DSP_R.DSP_IMUX43_3->DSP_0_B12 INT_R_X35Y188/INT_R.WW2END3->>IMUX47 INT_R_X35Y193/INT_R.WW2END1->>IMUX43 INT_R_X37Y188/INT_R.SR1END3->>WW2BEG3 INT_R_X37Y189/INT_R.SR1END2->>SR1BEG3 INT_R_X37Y190/INT_R.WW2END1->>SR1BEG2 INT_R_X37Y193/INT_R.SR1END1->>WW2BEG1 INT_R_X37Y194/INT_R.NW6END1->>SR1BEG1 INT_R_X39Y190/INT_R.LOGIC_OUTS23->>NW6BEG1 INT_R_X39Y190/INT_R.LOGIC_OUTS23->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[11] - 
wires: BRAM_INT_INTERFACE_L_X38Y191/INT_INTERFACE_WW4C0 BRAM_L_X38Y190/BRAM_WW4C0_1 CLBLL_L_X40Y191/CLBLL_NE2A0 CLBLL_L_X40Y191/CLBLL_WW4A0 CLBLM_L_X36Y189/CLBLM_SW2A3 CLBLM_L_X36Y192/CLBLM_NW2A0 CLBLM_R_X37Y191/CLBLM_WW4C0 CLBLM_R_X39Y190/CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y190/CLBLM_M_CMUX CLBLM_R_X39Y191/CLBLM_NE2A0 CLBLM_R_X39Y191/CLBLM_WW4A0 DSP_R_X35Y185/DSP_0_A11 DSP_R_X35Y185/DSP_IMUX17_2 DSP_R_X35Y185/DSP_SW2A3_4 DSP_R_X35Y190/DSP_0_B11 DSP_R_X35Y190/DSP_IMUX16_2 DSP_R_X35Y190/DSP_NW2A0_2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_IMUX17 INT_INTERFACE_R_X35Y189/INT_INTERFACE_SW2A3 INT_INTERFACE_R_X35Y192/INT_INTERFACE_IMUX16 INT_INTERFACE_R_X35Y192/INT_INTERFACE_NW2A0 INT_L_X36Y189/SW2A3 INT_L_X36Y190/SW2BEG3 INT_L_X36Y190/WW4END_S0_0 INT_L_X36Y191/NW2BEG0 INT_L_X36Y191/WW4END0 INT_L_X36Y192/NW2A0 INT_L_X38Y191/WW4B0 INT_L_X40Y190/NE2END_S3_0 INT_L_X40Y191/NE2END0 INT_L_X40Y191/WW4BEG0 INT_R_X35Y187/IMUX17 INT_R_X35Y187/SR1BEG_S0 INT_R_X35Y187/SS2END3 INT_R_X35Y188/SS2A3 INT_R_X35Y188/SS2END_N0_3 INT_R_X35Y189/SS2BEG3 INT_R_X35Y189/SW2END3 INT_R_X35Y190/SW2END_N0_3 INT_R_X35Y191/NW2END_S0_0 INT_R_X35Y192/IMUX16 INT_R_X35Y192/NW2END0 INT_R_X37Y191/WW4C0 INT_R_X39Y190/LOGIC_OUTS22 INT_R_X39Y190/NE2BEG0 INT_R_X39Y191/NE2A0 INT_R_X39Y191/WW4A0 VBRK_X89Y197/VBRK_SW2A3 VBRK_X89Y200/VBRK_NW2A0 VBRK_X99Y199/VBRK_NE2A0 VBRK_X99Y199/VBRK_WW4A0 
pips: CLBLM_R_X39Y190/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y185/DSP_R.DSP_IMUX17_2->DSP_0_A11 DSP_R_X35Y190/DSP_R.DSP_IMUX16_2->DSP_0_B11 INT_L_X36Y190/INT_L.WW4END_S0_0->>SW2BEG3 INT_L_X36Y191/INT_L.WW4END0->>NW2BEG0 INT_L_X40Y191/INT_L.NE2END0->>WW4BEG0 INT_R_X35Y187/INT_R.SR1BEG_S0->>IMUX17 INT_R_X35Y187/INT_R.SS2END3->>SR1BEG_S0 INT_R_X35Y189/INT_R.SW2END3->>SS2BEG3 INT_R_X35Y192/INT_R.NW2END0->>IMUX16 INT_R_X39Y190/INT_R.LOGIC_OUTS22->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[10] - 
wires: BRAM_INT_INTERFACE_L_X38Y190/INT_INTERFACE_WW4B3 BRAM_L_X38Y190/BRAM_WW4B3_0 CLBLM_L_X36Y190/CLBLM_WW4END3 CLBLM_R_X37Y190/CLBLM_WW4B3 CLBLM_R_X39Y190/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y190/CLBLM_M_BMUX DSP_R_X35Y185/DSP_0_A10 DSP_R_X35Y185/DSP_IMUX21_2 DSP_R_X35Y190/DSP_0_B10 DSP_R_X35Y190/DSP_IMUX36_2 DSP_R_X35Y190/DSP_WW4END3_0 INT_INTERFACE_R_X35Y187/INT_INTERFACE_IMUX21 INT_INTERFACE_R_X35Y190/INT_INTERFACE_WW4END3 INT_INTERFACE_R_X35Y192/INT_INTERFACE_IMUX36 INT_L_X36Y190/WW4C3 INT_L_X38Y190/WW4A3 INT_R_X35Y187/IMUX21 INT_R_X35Y187/SL1END2 INT_R_X35Y188/SL1BEG2 INT_R_X35Y188/SS2END2 INT_R_X35Y189/SS2A2 INT_R_X35Y190/NN2BEG3 INT_R_X35Y190/SS2BEG2 INT_R_X35Y190/WW4END3 INT_R_X35Y191/NN2A3 INT_R_X35Y192/FAN_ALT1 INT_R_X35Y192/FAN_BOUNCE1 INT_R_X35Y192/IMUX36 INT_R_X35Y192/NN2END3 INT_R_X37Y190/WW4B3 INT_R_X39Y190/LOGIC_OUTS21 INT_R_X39Y190/WW4BEG3 VBRK_X89Y198/VBRK_WW4END3 
pips: CLBLM_R_X39Y190/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_R_X35Y185/DSP_R.DSP_IMUX21_2->DSP_0_A10 DSP_R_X35Y190/DSP_R.DSP_IMUX36_2->DSP_0_B10 INT_R_X35Y187/INT_R.SL1END2->>IMUX21 INT_R_X35Y188/INT_R.SS2END2->>SL1BEG2 INT_R_X35Y190/INT_R.WW4END3->>NN2BEG3 INT_R_X35Y190/INT_R.WW4END3->>SS2BEG2 INT_R_X35Y192/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X35Y192/INT_R.FAN_BOUNCE1->>IMUX36 INT_R_X35Y192/INT_R.NN2END3->>FAN_ALT1 INT_R_X39Y190/INT_R.LOGIC_OUTS21->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[9] - 
wires: BRAM_INT_INTERFACE_L_X38Y190/INT_INTERFACE_WW4B2 BRAM_L_X38Y190/BRAM_WW4B2_0 CLBLM_L_X36Y190/CLBLM_WW4END2 CLBLM_R_X37Y190/CLBLM_WW4B2 CLBLM_R_X39Y190/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y190/CLBLM_M_AMUX DSP_R_X35Y185/DSP_0_A9 DSP_R_X35Y185/DSP_IMUX19_2 DSP_R_X35Y190/DSP_0_B9 DSP_R_X35Y190/DSP_IMUX18_2 DSP_R_X35Y190/DSP_WW4END2_0 INT_INTERFACE_R_X35Y187/INT_INTERFACE_IMUX19 INT_INTERFACE_R_X35Y190/INT_INTERFACE_WW4END2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_IMUX18 INT_L_X36Y190/WW4C2 INT_L_X38Y190/WW4A2 INT_R_X35Y187/IMUX19 INT_R_X35Y187/SL1END1 INT_R_X35Y188/SL1BEG1 INT_R_X35Y188/SS2END1 INT_R_X35Y189/SS2A1 INT_R_X35Y190/NN2BEG2 INT_R_X35Y190/SS2BEG1 INT_R_X35Y190/WW4END2 INT_R_X35Y191/NN2A2 INT_R_X35Y192/FAN_ALT7 INT_R_X35Y192/FAN_BOUNCE7 INT_R_X35Y192/IMUX18 INT_R_X35Y192/NN2END2 INT_R_X37Y190/WW4B2 INT_R_X39Y190/LOGIC_OUTS20 INT_R_X39Y190/WW4BEG2 VBRK_X89Y198/VBRK_WW4END2 
pips: CLBLM_R_X39Y190/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y185/DSP_R.DSP_IMUX19_2->DSP_0_A9 DSP_R_X35Y190/DSP_R.DSP_IMUX18_2->DSP_0_B9 INT_R_X35Y187/INT_R.SL1END1->>IMUX19 INT_R_X35Y188/INT_R.SS2END1->>SL1BEG1 INT_R_X35Y190/INT_R.WW4END2->>NN2BEG2 INT_R_X35Y190/INT_R.WW4END2->>SS2BEG1 INT_R_X35Y192/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X35Y192/INT_R.FAN_BOUNCE7->>IMUX18 INT_R_X35Y192/INT_R.NN2END2->>FAN_ALT7 INT_R_X39Y190/INT_R.LOGIC_OUTS20->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[8] - 
wires: BRAM_INT_INTERFACE_L_X38Y189/INT_INTERFACE_WW2END1 BRAM_L_X38Y185/BRAM_WW2END1_4 CLBLM_L_X36Y189/CLBLM_WW2END1 CLBLM_L_X36Y193/CLBLM_NW4END2 CLBLM_R_X37Y189/CLBLM_WW2END1 CLBLM_R_X39Y189/CLBLM_LOGIC_OUTS23 CLBLM_R_X39Y189/CLBLM_M_DMUX DSP_R_X35Y185/DSP_0_A8 DSP_R_X35Y185/DSP_IMUX23_2 DSP_R_X35Y185/DSP_WW2END1_4 DSP_R_X35Y190/DSP_0_B8 DSP_R_X35Y190/DSP_IMUX22_2 DSP_R_X35Y190/DSP_NW4END2_3 INT_INTERFACE_R_X35Y187/INT_INTERFACE_IMUX23 INT_INTERFACE_R_X35Y189/INT_INTERFACE_WW2END1 INT_INTERFACE_R_X35Y192/INT_INTERFACE_IMUX22 INT_INTERFACE_R_X35Y193/INT_INTERFACE_NW4END2 INT_L_X36Y189/NW6A2 INT_L_X36Y189/WW2A1 INT_L_X36Y190/NW6B2 INT_L_X36Y191/NW6C2 INT_L_X36Y192/NW6D2 INT_L_X36Y193/NW6E2 INT_L_X38Y189/WW2A1 INT_R_X35Y187/IMUX23 INT_R_X35Y187/SR1END3 INT_R_X35Y188/SR1BEG3 INT_R_X35Y188/SR1END2 INT_R_X35Y188/SR1END_N3_3 INT_R_X35Y189/SR1BEG2 INT_R_X35Y189/WW2END1 INT_R_X35Y192/IMUX22 INT_R_X35Y192/SR1END2 INT_R_X35Y193/NW6END2 INT_R_X35Y193/SR1BEG2 INT_R_X37Y189/NW6BEG2 INT_R_X37Y189/WW2BEG1 INT_R_X37Y189/WW2END1 INT_R_X39Y189/LOGIC_OUTS23 INT_R_X39Y189/WW2BEG1 VBRK_X89Y197/VBRK_WW2END1 VBRK_X89Y201/VBRK_NW4END2 
pips: CLBLM_R_X39Y189/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_R_X35Y185/DSP_R.DSP_IMUX23_2->DSP_0_A8 DSP_R_X35Y190/DSP_R.DSP_IMUX22_2->DSP_0_B8 INT_R_X35Y187/INT_R.SR1END3->>IMUX23 INT_R_X35Y188/INT_R.SR1END2->>SR1BEG3 INT_R_X35Y189/INT_R.WW2END1->>SR1BEG2 INT_R_X35Y192/INT_R.SR1END2->>IMUX22 INT_R_X35Y193/INT_R.NW6END2->>SR1BEG2 INT_R_X37Y189/INT_R.WW2END1->>NW6BEG2 INT_R_X37Y189/INT_R.WW2END1->>WW2BEG1 INT_R_X39Y189/INT_R.LOGIC_OUTS23->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[7] - 
wires: BRAM_INT_INTERFACE_L_X38Y189/INT_INTERFACE_WW4B0 BRAM_L_X38Y185/BRAM_WW4B0_4 CLBLM_L_X36Y189/CLBLM_WW4END0 CLBLM_R_X37Y189/CLBLM_WW4B0 CLBLM_R_X39Y189/CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y189/CLBLM_M_CMUX DSP_R_X35Y185/DSP_0_A7 DSP_R_X35Y185/DSP_IMUX17_1 DSP_R_X35Y185/DSP_WW4END0_4 DSP_R_X35Y190/DSP_0_B7 DSP_R_X35Y190/DSP_IMUX16_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_IMUX17 INT_INTERFACE_R_X35Y189/INT_INTERFACE_WW4END0 INT_INTERFACE_R_X35Y191/INT_INTERFACE_IMUX16 INT_L_X36Y189/WW4C0 INT_L_X38Y189/WW4A0 INT_R_X35Y186/IMUX17 INT_R_X35Y186/SR1BEG_S0 INT_R_X35Y186/SS2END3 INT_R_X35Y187/SS2A3 INT_R_X35Y187/SS2END_N0_3 INT_R_X35Y188/SS2BEG3 INT_R_X35Y188/WW4END_S0_0 INT_R_X35Y189/NN2BEG0 INT_R_X35Y189/WW4END0 INT_R_X35Y190/NN2A0 INT_R_X35Y190/NN2END_S2_0 INT_R_X35Y191/IMUX16 INT_R_X35Y191/NN2END0 INT_R_X37Y189/WW4B0 INT_R_X39Y189/LOGIC_OUTS22 INT_R_X39Y189/WW4BEG0 VBRK_X89Y197/VBRK_WW4END0 
pips: CLBLM_R_X39Y189/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y185/DSP_R.DSP_IMUX17_1->DSP_0_A7 DSP_R_X35Y190/DSP_R.DSP_IMUX16_1->DSP_0_B7 INT_R_X35Y186/INT_R.SR1BEG_S0->>IMUX17 INT_R_X35Y186/INT_R.SS2END3->>SR1BEG_S0 INT_R_X35Y188/INT_R.WW4END_S0_0->>SS2BEG3 INT_R_X35Y189/INT_R.WW4END0->>NN2BEG0 INT_R_X35Y191/INT_R.NN2END0->>IMUX16 INT_R_X39Y189/INT_R.LOGIC_OUTS22->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[6] - 
wires: BRAM_INT_INTERFACE_L_X38Y193/INT_INTERFACE_NW4END3 BRAM_L_X38Y190/BRAM_NW4END3_3 CLBLM_L_X36Y191/CLBLM_SW2A2 CLBLM_R_X37Y193/CLBLM_NW4END3 CLBLM_R_X39Y189/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y189/CLBLM_M_BMUX DSP_R_X35Y185/DSP_0_A6 DSP_R_X35Y185/DSP_IMUX21_1 DSP_R_X35Y190/DSP_0_B6 DSP_R_X35Y190/DSP_IMUX36_1 DSP_R_X35Y190/DSP_SW2A2_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_IMUX21 INT_INTERFACE_R_X35Y191/INT_INTERFACE_IMUX36 INT_INTERFACE_R_X35Y191/INT_INTERFACE_SW2A2 INT_L_X36Y191/SW2A2 INT_L_X36Y192/SW2BEG2 INT_L_X36Y192/SW2END2 INT_L_X38Y189/NW6A3 INT_L_X38Y190/NW6B3 INT_L_X38Y191/NW6C3 INT_L_X38Y192/NW6D3 INT_L_X38Y193/NW6E3 INT_R_X35Y185/NR1BEG2 INT_R_X35Y185/SS6END2 INT_R_X35Y186/IMUX21 INT_R_X35Y186/NR1END2 INT_R_X35Y186/SS6E2 INT_R_X35Y187/SS6D2 INT_R_X35Y188/SS6C2 INT_R_X35Y189/SS6B2 INT_R_X35Y190/SS6A2 INT_R_X35Y191/IMUX36 INT_R_X35Y191/SS6BEG2 INT_R_X35Y191/SW2END2 INT_R_X37Y192/SW2A2 INT_R_X37Y193/NW6END3 INT_R_X37Y193/SW2BEG2 INT_R_X39Y189/LOGIC_OUTS21 INT_R_X39Y189/NW6BEG3 VBRK_X89Y199/VBRK_SW2A2 
pips: CLBLM_R_X39Y189/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_R_X35Y185/DSP_R.DSP_IMUX21_1->DSP_0_A6 DSP_R_X35Y190/DSP_R.DSP_IMUX36_1->DSP_0_B6 INT_L_X36Y192/INT_L.SW2END2->>SW2BEG2 INT_R_X35Y185/INT_R.SS6END2->>NR1BEG2 INT_R_X35Y186/INT_R.NR1END2->>IMUX21 INT_R_X35Y191/INT_R.SW2END2->>IMUX36 INT_R_X35Y191/INT_R.SW2END2->>SS6BEG2 INT_R_X37Y193/INT_R.NW6END3->>SW2BEG2 INT_R_X39Y189/INT_R.LOGIC_OUTS21->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[5] - 
wires: BRAM_INT_INTERFACE_L_X38Y189/INT_INTERFACE_WW4B2 BRAM_L_X38Y185/BRAM_WW4B2_4 CLBLM_L_X36Y189/CLBLM_WW4END2 CLBLM_R_X37Y189/CLBLM_WW4B2 CLBLM_R_X39Y189/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y189/CLBLM_M_AMUX DSP_R_X35Y185/DSP_0_A5 DSP_R_X35Y185/DSP_IMUX19_1 DSP_R_X35Y185/DSP_WW4END2_4 DSP_R_X35Y190/DSP_0_B5 DSP_R_X35Y190/DSP_IMUX18_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_IMUX19 INT_INTERFACE_R_X35Y189/INT_INTERFACE_WW4END2 INT_INTERFACE_R_X35Y191/INT_INTERFACE_IMUX18 INT_L_X34Y187/SE2A1 INT_L_X34Y188/SE2BEG1 INT_L_X34Y188/SW2END1 INT_L_X36Y189/WW4C2 INT_L_X38Y189/WW4A2 INT_R_X35Y186/IMUX19 INT_R_X35Y186/SL1END1 INT_R_X35Y187/SE2END1 INT_R_X35Y187/SL1BEG1 INT_R_X35Y188/SW2A1 INT_R_X35Y189/NL1BEG1 INT_R_X35Y189/SW2BEG1 INT_R_X35Y189/WW4END2 INT_R_X35Y190/NL1END1 INT_R_X35Y190/NR1BEG1 INT_R_X35Y191/IMUX18 INT_R_X35Y191/NR1END1 INT_R_X37Y189/WW4B2 INT_R_X39Y189/LOGIC_OUTS20 INT_R_X39Y189/WW4BEG2 VBRK_X89Y197/VBRK_WW4END2 
pips: CLBLM_R_X39Y189/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y185/DSP_R.DSP_IMUX19_1->DSP_0_A5 DSP_R_X35Y190/DSP_R.DSP_IMUX18_1->DSP_0_B5 INT_L_X34Y188/INT_L.SW2END1->>SE2BEG1 INT_R_X35Y186/INT_R.SL1END1->>IMUX19 INT_R_X35Y187/INT_R.SE2END1->>SL1BEG1 INT_R_X35Y189/INT_R.WW4END2->>NL1BEG1 INT_R_X35Y189/INT_R.WW4END2->>SW2BEG1 INT_R_X35Y190/INT_R.NL1END1->>NR1BEG1 INT_R_X35Y191/INT_R.NR1END1->>IMUX18 INT_R_X39Y189/INT_R.LOGIC_OUTS20->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[4] - 
wires: BRAM_INT_INTERFACE_L_X38Y188/INT_INTERFACE_WW2END1 BRAM_L_X38Y185/BRAM_WW2END1_3 CLBLM_L_X36Y188/CLBLM_WW2END1 CLBLM_L_X36Y192/CLBLM_NW4END2 CLBLM_R_X37Y188/CLBLM_WW2END1 CLBLM_R_X39Y188/CLBLM_LOGIC_OUTS23 CLBLM_R_X39Y188/CLBLM_M_DMUX DSP_R_X35Y185/DSP_0_A4 DSP_R_X35Y185/DSP_IMUX23_1 DSP_R_X35Y185/DSP_WW2END1_3 DSP_R_X35Y190/DSP_0_B4 DSP_R_X35Y190/DSP_IMUX38_1 DSP_R_X35Y190/DSP_NW4END2_2 INT_INTERFACE_R_X35Y186/INT_INTERFACE_IMUX23 INT_INTERFACE_R_X35Y188/INT_INTERFACE_WW2END1 INT_INTERFACE_R_X35Y191/INT_INTERFACE_IMUX38 INT_INTERFACE_R_X35Y192/INT_INTERFACE_NW4END2 INT_L_X36Y188/NW6A2 INT_L_X36Y188/WW2A1 INT_L_X36Y189/NW6B2 INT_L_X36Y190/NW6C2 INT_L_X36Y191/NW6D2 INT_L_X36Y192/NW6E2 INT_L_X38Y188/WW2A1 INT_R_X35Y186/IMUX23 INT_R_X35Y186/SR1END3 INT_R_X35Y187/SR1BEG3 INT_R_X35Y187/SR1END2 INT_R_X35Y187/SR1END_N3_3 INT_R_X35Y188/SR1BEG2 INT_R_X35Y188/WW2END1 INT_R_X35Y191/IMUX38 INT_R_X35Y191/SR1END2 INT_R_X35Y192/NW6END2 INT_R_X35Y192/SR1BEG2 INT_R_X37Y188/NW6BEG2 INT_R_X37Y188/WW2BEG1 INT_R_X37Y188/WW2END1 INT_R_X39Y188/LOGIC_OUTS23 INT_R_X39Y188/WW2BEG1 VBRK_X89Y196/VBRK_WW2END1 VBRK_X89Y200/VBRK_NW4END2 
pips: CLBLM_R_X39Y188/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_R_X35Y185/DSP_R.DSP_IMUX23_1->DSP_0_A4 DSP_R_X35Y190/DSP_R.DSP_IMUX38_1->DSP_0_B4 INT_R_X35Y186/INT_R.SR1END3->>IMUX23 INT_R_X35Y187/INT_R.SR1END2->>SR1BEG3 INT_R_X35Y188/INT_R.WW2END1->>SR1BEG2 INT_R_X35Y191/INT_R.SR1END2->>IMUX38 INT_R_X35Y192/INT_R.NW6END2->>SR1BEG2 INT_R_X37Y188/INT_R.WW2END1->>NW6BEG2 INT_R_X37Y188/INT_R.WW2END1->>WW2BEG1 INT_R_X39Y188/INT_R.LOGIC_OUTS23->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[3] - 
wires: BRAM_INT_INTERFACE_L_X38Y188/INT_INTERFACE_WW4B0 BRAM_L_X38Y185/BRAM_WW4B0_3 CLBLM_L_X36Y188/CLBLM_WW4END0 CLBLM_R_X37Y188/CLBLM_WW4B0 CLBLM_R_X39Y188/CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y188/CLBLM_M_CMUX DSP_R_X35Y185/DSP_0_A3 DSP_R_X35Y185/DSP_IMUX17_0 DSP_R_X35Y185/DSP_WW4END0_3 DSP_R_X35Y190/DSP_0_B3 DSP_R_X35Y190/DSP_IMUX40_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_IMUX17 INT_INTERFACE_R_X35Y188/INT_INTERFACE_WW4END0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_IMUX40 INT_L_X36Y188/WW4C0 INT_L_X38Y188/WW4A0 INT_R_X35Y185/IMUX17 INT_R_X35Y185/SR1BEG_S0 INT_R_X35Y185/SS2END3 INT_R_X35Y186/SS2A3 INT_R_X35Y186/SS2END_N0_3 INT_R_X35Y187/SS2BEG3 INT_R_X35Y187/WW4END_S0_0 INT_R_X35Y188/NN2BEG0 INT_R_X35Y188/WW4END0 INT_R_X35Y189/NN2A0 INT_R_X35Y189/NN2END_S2_0 INT_R_X35Y190/IMUX40 INT_R_X35Y190/NN2END0 INT_R_X37Y188/WW4B0 INT_R_X39Y188/LOGIC_OUTS22 INT_R_X39Y188/WW4BEG0 VBRK_X89Y196/VBRK_WW4END0 
pips: CLBLM_R_X39Y188/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y185/DSP_R.DSP_IMUX17_0->DSP_0_A3 DSP_R_X35Y190/DSP_R.DSP_IMUX40_0->DSP_0_B3 INT_R_X35Y185/INT_R.SR1BEG_S0->>IMUX17 INT_R_X35Y185/INT_R.SS2END3->>SR1BEG_S0 INT_R_X35Y187/INT_R.WW4END_S0_0->>SS2BEG3 INT_R_X35Y188/INT_R.WW4END0->>NN2BEG0 INT_R_X35Y190/INT_R.NN2END0->>IMUX40 INT_R_X39Y188/INT_R.LOGIC_OUTS22->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[2] - 
wires: BRAM_INT_INTERFACE_L_X38Y188/INT_INTERFACE_WW4B3 BRAM_L_X38Y185/BRAM_WW4B3_3 CLBLM_L_X36Y188/CLBLM_WW4END3 CLBLM_R_X37Y188/CLBLM_WW4B3 CLBLM_R_X39Y188/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y188/CLBLM_M_BMUX DSP_R_X35Y185/DSP_0_A2 DSP_R_X35Y185/DSP_IMUX21_0 DSP_R_X35Y185/DSP_WW4END3_3 DSP_R_X35Y190/DSP_0_B2 DSP_R_X35Y190/DSP_IMUX36_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_IMUX21 INT_INTERFACE_R_X35Y188/INT_INTERFACE_WW4END3 INT_INTERFACE_R_X35Y190/INT_INTERFACE_IMUX36 INT_L_X36Y188/WW4C3 INT_L_X38Y188/WW4A3 INT_R_X35Y185/IMUX21 INT_R_X35Y185/SL1END2 INT_R_X35Y186/SL1BEG2 INT_R_X35Y186/SS2END2 INT_R_X35Y187/SS2A2 INT_R_X35Y188/NN2BEG3 INT_R_X35Y188/SS2BEG2 INT_R_X35Y188/WW4END3 INT_R_X35Y189/NN2A3 INT_R_X35Y190/FAN_ALT1 INT_R_X35Y190/FAN_BOUNCE1 INT_R_X35Y190/IMUX36 INT_R_X35Y190/NN2END3 INT_R_X37Y188/WW4B3 INT_R_X39Y188/LOGIC_OUTS21 INT_R_X39Y188/WW4BEG3 VBRK_X89Y196/VBRK_WW4END3 
pips: CLBLM_R_X39Y188/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_R_X35Y185/DSP_R.DSP_IMUX21_0->DSP_0_A2 DSP_R_X35Y190/DSP_R.DSP_IMUX36_0->DSP_0_B2 INT_R_X35Y185/INT_R.SL1END2->>IMUX21 INT_R_X35Y186/INT_R.SS2END2->>SL1BEG2 INT_R_X35Y188/INT_R.WW4END3->>NN2BEG3 INT_R_X35Y188/INT_R.WW4END3->>SS2BEG2 INT_R_X35Y190/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X35Y190/INT_R.FAN_BOUNCE1->>IMUX36 INT_R_X35Y190/INT_R.NN2END3->>FAN_ALT1 INT_R_X39Y188/INT_R.LOGIC_OUTS21->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[1] - 
wires: BRAM_INT_INTERFACE_L_X38Y188/INT_INTERFACE_WW4B2 BRAM_L_X38Y185/BRAM_WW4B2_3 CLBLM_L_X36Y188/CLBLM_WW4END2 CLBLM_R_X37Y188/CLBLM_WW4B2 CLBLM_R_X39Y188/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y188/CLBLM_M_AMUX DSP_R_X35Y185/DSP_0_A1 DSP_R_X35Y185/DSP_IMUX19_0 DSP_R_X35Y185/DSP_WW4END2_3 DSP_R_X35Y190/DSP_0_B1 DSP_R_X35Y190/DSP_IMUX34_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_IMUX19 INT_INTERFACE_R_X35Y188/INT_INTERFACE_WW4END2 INT_INTERFACE_R_X35Y190/INT_INTERFACE_IMUX34 INT_L_X36Y188/WW4C2 INT_L_X38Y188/WW4A2 INT_R_X35Y185/IMUX19 INT_R_X35Y185/SL1END1 INT_R_X35Y186/SL1BEG1 INT_R_X35Y186/SS2END1 INT_R_X35Y187/SS2A1 INT_R_X35Y188/NL1BEG1 INT_R_X35Y188/SS2BEG1 INT_R_X35Y188/WW4END2 INT_R_X35Y189/NL1END1 INT_R_X35Y189/NR1BEG1 INT_R_X35Y190/IMUX34 INT_R_X35Y190/NR1END1 INT_R_X37Y188/WW4B2 INT_R_X39Y188/LOGIC_OUTS20 INT_R_X39Y188/WW4BEG2 VBRK_X89Y196/VBRK_WW4END2 
pips: CLBLM_R_X39Y188/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y185/DSP_R.DSP_IMUX19_0->DSP_0_A1 DSP_R_X35Y190/DSP_R.DSP_IMUX34_0->DSP_0_B1 INT_R_X35Y185/INT_R.SL1END1->>IMUX19 INT_R_X35Y186/INT_R.SS2END1->>SL1BEG1 INT_R_X35Y188/INT_R.WW4END2->>NL1BEG1 INT_R_X35Y188/INT_R.WW4END2->>SS2BEG1 INT_R_X35Y189/INT_R.NL1END1->>NR1BEG1 INT_R_X35Y190/INT_R.NR1END1->>IMUX34 INT_R_X39Y188/INT_R.LOGIC_OUTS20->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_i_9__1_n_7 - 
wires: BRAM_INT_INTERFACE_L_X38Y185/INT_INTERFACE_LH9 BRAM_INT_INTERFACE_L_X44Y185/INT_INTERFACE_LH3 BRAM_INT_INTERFACE_L_X44Y188/INT_INTERFACE_WW4END3 BRAM_L_X38Y185/BRAM_LH9_0 BRAM_L_X44Y185/BRAM_LH3_0 BRAM_L_X44Y185/BRAM_WW4END3_3 CLBLL_L_X40Y185/CLBLL_LH7 CLBLL_L_X40Y188/CLBLL_WW2END2 CLBLL_L_X42Y185/CLBLL_LH5 CLBLL_L_X42Y188/CLBLL_WW2END2 CLBLL_R_X45Y185/CLBLL_LH1 CLBLL_R_X45Y188/CLBLL_WW4B3 CLBLM_L_X36Y185/CLBLM_LH11 CLBLM_L_X36Y186/CLBLM_SW4END3 CLBLM_L_X36Y190/CLBLM_EE2BEG3 CLBLM_L_X46Y185/CLBLM_LH1 CLBLM_L_X46Y188/CLBLM_WW4B3 CLBLM_R_X37Y185/CLBLM_LH9 CLBLM_R_X39Y185/CLBLM_LH7 CLBLM_R_X39Y188/CLBLM_IMUX5 CLBLM_R_X39Y188/CLBLM_L_A6 CLBLM_R_X39Y188/CLBLM_WW2END2 CLBLM_R_X41Y185/CLBLM_LH5 CLBLM_R_X41Y188/CLBLM_WW2END2 CLBLM_R_X43Y185/CLBLM_LH3 CLBLM_R_X43Y188/CLBLM_WW4END3 CLBLM_R_X47Y184/CLBLM_SW4END2 CLBLM_R_X47Y188/CLBLM_WW2END2 CLBLM_R_X49Y188/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y188/CLBLM_L_AMUX DSP_L_X48Y180/DSP_SW4END2_4 DSP_L_X48Y185/DSP_WW2END2_3 DSP_R_X35Y185/DSP_0_A0 DSP_R_X35Y185/DSP_IMUX23_0 DSP_R_X35Y185/DSP_LH11_0 DSP_R_X35Y185/DSP_SW4END3_1 DSP_R_X35Y190/DSP_0_B0 DSP_R_X35Y190/DSP_EE2BEG3_0 DSP_R_X35Y190/DSP_IMUX22_0 INT_INTERFACE_L_X48Y184/INT_INTERFACE_SW4END2 INT_INTERFACE_L_X48Y188/INT_INTERFACE_WW2END2 INT_INTERFACE_R_X35Y185/INT_INTERFACE_IMUX23 INT_INTERFACE_R_X35Y185/INT_INTERFACE_LH11 INT_INTERFACE_R_X35Y186/INT_INTERFACE_SW4END3 INT_INTERFACE_R_X35Y190/INT_INTERFACE_EE2BEG3 INT_INTERFACE_R_X35Y190/INT_INTERFACE_IMUX22 INT_L_X34Y185/LH12 INT_L_X34Y185/NN6BEG0 INT_L_X34Y186/NN6A0 INT_L_X34Y187/NN6B0 INT_L_X34Y188/NN6C0 INT_L_X34Y189/NN6D0 INT_L_X34Y190/EL1BEG3 INT_L_X34Y190/NN6E0 INT_L_X34Y190/NN6END_S1_0 INT_L_X34Y191/EL1BEG_N3 INT_L_X34Y191/NN6END0 INT_L_X36Y185/LH10 INT_L_X36Y186/SW6E3 INT_L_X36Y187/SW6D3 INT_L_X36Y188/SW6C3 INT_L_X36Y189/SW6B3 INT_L_X36Y190/EE2A3 INT_L_X36Y190/SW6A3 INT_L_X38Y185/LH8 INT_L_X40Y185/LH6 INT_L_X40Y188/WW2A2 INT_L_X42Y185/LH4 INT_L_X42Y188/WW2A2 INT_L_X44Y185/LH2 INT_L_X44Y188/WW4C3 INT_L_X46Y185/LH0 INT_L_X46Y185/NW2END3 INT_L_X46Y188/WW4A3 INT_L_X48Y184/SW6E2 INT_L_X48Y185/SW6D2 INT_L_X48Y186/SW6C2 INT_L_X48Y187/SW6B2 INT_L_X48Y188/SW6A2 INT_L_X48Y188/WW2A2 INT_R_X35Y185/IMUX23 INT_R_X35Y185/LH11 INT_R_X35Y185/SL1END3 INT_R_X35Y186/SL1BEG3 INT_R_X35Y186/SW6END3 INT_R_X35Y187/SW6END_N0_3 INT_R_X35Y190/EE2BEG3 INT_R_X35Y190/EL1END3 INT_R_X35Y190/IMUX22 INT_R_X37Y185/LH9 INT_R_X37Y190/EE2END3 INT_R_X37Y190/SW6BEG3 INT_R_X39Y185/LH7 INT_R_X39Y188/IMUX5 INT_R_X39Y188/WW2END2 INT_R_X41Y185/LH5 INT_R_X41Y188/WW2BEG2 INT_R_X41Y188/WW2END2 INT_R_X43Y185/LH3 INT_R_X43Y188/WW2BEG2 INT_R_X43Y188/WW4END3 INT_R_X45Y185/LH1 INT_R_X45Y188/WW4B3 INT_R_X47Y184/NW2BEG3 INT_R_X47Y184/SW6END2 INT_R_X47Y185/NW2A3 INT_R_X47Y188/WW2END2 INT_R_X47Y188/WW4BEG3 INT_R_X49Y188/LOGIC_OUTS16 INT_R_X49Y188/SW6BEG2 INT_R_X49Y188/WW2BEG2 VBRK_X113Y193/VBRK_LH1 VBRK_X113Y196/VBRK_WW4B3 VBRK_X118Y192/VBRK_SW4END2 VBRK_X118Y196/VBRK_WW2END2 VBRK_X89Y193/VBRK_LH11 VBRK_X89Y194/VBRK_SW4END3 VBRK_X89Y198/VBRK_EE2BEG3 VBRK_X99Y193/VBRK_LH7 VBRK_X99Y196/VBRK_WW2END2 
pips: CLBLM_R_X39Y188/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X49Y188/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_R_X35Y185/DSP_R.DSP_IMUX23_0->DSP_0_A0 DSP_R_X35Y190/DSP_R.DSP_IMUX22_0->DSP_0_B0 INT_L_X34Y185/INT_L.LH12->>NN6BEG0 INT_L_X34Y191/INT_L.NN6END0->>EL1BEG_N3 INT_L_X46Y185/INT_L.NW2END3->>LH0 INT_R_X35Y185/INT_R.SL1END3->>IMUX23 INT_R_X35Y186/INT_R.SW6END3->>SL1BEG3 INT_R_X35Y190/INT_R.EL1END3->>EE2BEG3 INT_R_X35Y190/INT_R.EL1END3->>IMUX22 INT_R_X37Y190/INT_R.EE2END3->>SW6BEG3 INT_R_X39Y188/INT_R.WW2END2->>IMUX5 INT_R_X41Y188/INT_R.WW2END2->>WW2BEG2 INT_R_X43Y188/INT_R.WW4END3->>WW2BEG2 INT_R_X47Y184/INT_R.SW6END2->>NW2BEG3 INT_R_X47Y188/INT_R.WW2END2->>WW4BEG3 INT_R_X49Y188/INT_R.LOGIC_OUTS16->>SW6BEG2 INT_R_X49Y188/INT_R.LOGIC_OUTS16->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

n_next[2][31] - 
wires: CLBLM_L_X36Y186/CLBLM_LOGIC_OUTS22 CLBLM_L_X36Y186/CLBLM_M_CMUX CLBLM_L_X36Y188/CLBLM_WR1END1 DSP_R_X35Y185/DSP_0_B14 DSP_R_X35Y185/DSP_1_A14 DSP_R_X35Y185/DSP_IMUX42_3 DSP_R_X35Y185/DSP_IMUX44_3 DSP_R_X35Y185/DSP_WR1END1_3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_IMUX42 INT_INTERFACE_R_X35Y188/INT_INTERFACE_IMUX44 INT_INTERFACE_R_X35Y188/INT_INTERFACE_WR1END1 INT_L_X36Y186/LOGIC_OUTS_L22 INT_L_X36Y186/NN2BEG0 INT_L_X36Y187/NN2A0 INT_L_X36Y187/NN2END_S2_0 INT_L_X36Y188/NN2END0 INT_L_X36Y188/WR1BEG1 INT_R_X35Y188/BYP_ALT4 INT_R_X35Y188/BYP_BOUNCE4 INT_R_X35Y188/IMUX42 INT_R_X35Y188/IMUX44 INT_R_X35Y188/WR1END1 VBRK_X89Y196/VBRK_WR1END1 
pips: CLBLM_L_X36Y186/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y185/DSP_R.DSP_IMUX42_3->DSP_0_B14 DSP_R_X35Y185/DSP_R.DSP_IMUX44_3->DSP_1_A14 INT_L_X36Y186/INT_L.LOGIC_OUTS_L22->>NN2BEG0 INT_L_X36Y188/INT_L.NN2END0->>WR1BEG1 INT_R_X35Y188/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X35Y188/INT_R.BYP_BOUNCE4->>IMUX44 INT_R_X35Y188/INT_R.WR1END1->>BYP_ALT4 INT_R_X35Y188/INT_R.WR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[2][30] - 
wires: CLBLM_L_X36Y186/CLBLM_LOGIC_OUTS21 CLBLM_L_X36Y186/CLBLM_M_BMUX CLBLM_L_X36Y188/CLBLM_NW2A2 DSP_R_X35Y185/DSP_0_B13 DSP_R_X35Y185/DSP_1_A13 DSP_R_X35Y185/DSP_IMUX3_3 DSP_R_X35Y185/DSP_IMUX5_3 DSP_R_X35Y185/DSP_NW2A2_3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_IMUX3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_IMUX5 INT_INTERFACE_R_X35Y188/INT_INTERFACE_NW2A2 INT_L_X36Y186/LOGIC_OUTS_L21 INT_L_X36Y186/NL1BEG2 INT_L_X36Y187/NL1END2 INT_L_X36Y187/NW2BEG2 INT_L_X36Y188/NW2A2 INT_R_X35Y188/BYP_ALT5 INT_R_X35Y188/BYP_BOUNCE5 INT_R_X35Y188/IMUX3 INT_R_X35Y188/IMUX5 INT_R_X35Y188/NW2END2 VBRK_X89Y196/VBRK_NW2A2 
pips: CLBLM_L_X36Y186/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_R_X35Y185/DSP_R.DSP_IMUX3_3->DSP_0_B13 DSP_R_X35Y185/DSP_R.DSP_IMUX5_3->DSP_1_A13 INT_L_X36Y186/INT_L.LOGIC_OUTS_L21->>NL1BEG2 INT_L_X36Y187/INT_L.NL1END2->>NW2BEG2 INT_R_X35Y188/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X35Y188/INT_R.BYP_BOUNCE5->>IMUX5 INT_R_X35Y188/INT_R.NW2END2->>BYP_ALT5 INT_R_X35Y188/INT_R.NW2END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[2][29] - 
wires: CLBLM_L_X36Y186/CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y186/CLBLM_M_AMUX CLBLM_L_X36Y186/CLBLM_WL1END1 CLBLM_L_X36Y188/CLBLM_WR1END3 DSP_R_X35Y185/DSP_0_B12 DSP_R_X35Y185/DSP_1_A12 DSP_R_X35Y185/DSP_IMUX43_3 DSP_R_X35Y185/DSP_IMUX45_3 DSP_R_X35Y185/DSP_WL1END1_1 DSP_R_X35Y185/DSP_WR1END3_3 INT_INTERFACE_R_X35Y186/INT_INTERFACE_WL1END1 INT_INTERFACE_R_X35Y188/INT_INTERFACE_IMUX43 INT_INTERFACE_R_X35Y188/INT_INTERFACE_IMUX45 INT_INTERFACE_R_X35Y188/INT_INTERFACE_WR1END3 INT_L_X36Y186/LOGIC_OUTS_L20 INT_L_X36Y186/NN2BEG2 INT_L_X36Y186/WL1BEG1 INT_L_X36Y187/NN2A2 INT_L_X36Y188/NN2END2 INT_L_X36Y188/WR1BEG3 INT_R_X35Y186/NN2BEG2 INT_R_X35Y186/WL1END1 INT_R_X35Y187/NN2A2 INT_R_X35Y188/IMUX43 INT_R_X35Y188/IMUX45 INT_R_X35Y188/NN2END2 INT_R_X35Y188/WR1END3 VBRK_X89Y194/VBRK_WL1END1 VBRK_X89Y196/VBRK_WR1END3 
pips: CLBLM_L_X36Y186/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y185/DSP_R.DSP_IMUX43_3->DSP_0_B12 DSP_R_X35Y185/DSP_R.DSP_IMUX45_3->DSP_1_A12 INT_L_X36Y186/INT_L.LOGIC_OUTS_L20->>NN2BEG2 INT_L_X36Y186/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_L_X36Y188/INT_L.NN2END2->>WR1BEG3 INT_R_X35Y186/INT_R.WL1END1->>NN2BEG2 INT_R_X35Y188/INT_R.NN2END2->>IMUX43 INT_R_X35Y188/INT_R.WR1END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[2][28] - 
wires: CLBLM_L_X36Y185/CLBLM_LOGIC_OUTS23 CLBLM_L_X36Y185/CLBLM_M_DMUX CLBLM_L_X36Y187/CLBLM_NW2A1 DSP_R_X35Y185/DSP_0_B11 DSP_R_X35Y185/DSP_1_A11 DSP_R_X35Y185/DSP_IMUX16_2 DSP_R_X35Y185/DSP_IMUX9_2 DSP_R_X35Y185/DSP_NW2A1_2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_IMUX16 INT_INTERFACE_R_X35Y187/INT_INTERFACE_IMUX9 INT_INTERFACE_R_X35Y187/INT_INTERFACE_NW2A1 INT_L_X36Y185/LOGIC_OUTS_L23 INT_L_X36Y185/NR1BEG1 INT_L_X36Y186/NR1END1 INT_L_X36Y186/NW2BEG1 INT_L_X36Y187/NW2A1 INT_R_X35Y186/FAN_BOUNCE_S3_2 INT_R_X35Y187/FAN_ALT2 INT_R_X35Y187/FAN_BOUNCE2 INT_R_X35Y187/IMUX16 INT_R_X35Y187/IMUX9 INT_R_X35Y187/NW2END1 VBRK_X89Y195/VBRK_NW2A1 
pips: CLBLM_L_X36Y185/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_R_X35Y185/DSP_R.DSP_IMUX16_2->DSP_0_B11 DSP_R_X35Y185/DSP_R.DSP_IMUX9_2->DSP_1_A11 INT_L_X36Y185/INT_L.LOGIC_OUTS_L23->>NR1BEG1 INT_L_X36Y186/INT_L.NR1END1->>NW2BEG1 INT_R_X35Y187/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X35Y187/INT_R.FAN_BOUNCE2->>IMUX16 INT_R_X35Y187/INT_R.NW2END1->>FAN_ALT2 INT_R_X35Y187/INT_R.NW2END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[2][27] - 
wires: CLBLM_L_X36Y184/CLBLM_WL1END3 CLBLM_L_X36Y185/CLBLM_LOGIC_OUTS22 CLBLM_L_X36Y185/CLBLM_M_CMUX DSP_R_X35Y180/DSP_WL1END3_4 DSP_R_X35Y185/DSP_0_B10 DSP_R_X35Y185/DSP_1_A10 DSP_R_X35Y185/DSP_IMUX13_2 DSP_R_X35Y185/DSP_IMUX36_2 INT_INTERFACE_R_X35Y184/INT_INTERFACE_WL1END3 INT_INTERFACE_R_X35Y187/INT_INTERFACE_IMUX13 INT_INTERFACE_R_X35Y187/INT_INTERFACE_IMUX36 INT_L_X36Y184/WL1BEG3 INT_L_X36Y185/LOGIC_OUTS_L22 INT_L_X36Y185/WL1BEG_N3 INT_R_X35Y184/WL1END3 INT_R_X35Y185/NN2BEG0 INT_R_X35Y185/WL1END_N1_3 INT_R_X35Y186/NN2A0 INT_R_X35Y186/NN2END_S2_0 INT_R_X35Y187/BYP_ALT0 INT_R_X35Y187/BYP_BOUNCE0 INT_R_X35Y187/IMUX13 INT_R_X35Y187/IMUX36 INT_R_X35Y187/NL1BEG_N3 INT_R_X35Y187/NN2END0 VBRK_X89Y192/VBRK_WL1END3 
pips: CLBLM_L_X36Y185/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y185/DSP_R.DSP_IMUX13_2->DSP_1_A10 DSP_R_X35Y185/DSP_R.DSP_IMUX36_2->DSP_0_B10 INT_L_X36Y185/INT_L.LOGIC_OUTS_L22->>WL1BEG_N3 INT_R_X35Y185/INT_R.WL1END_N1_3->>NN2BEG0 INT_R_X35Y187/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X35Y187/INT_R.BYP_BOUNCE0->>IMUX36 INT_R_X35Y187/INT_R.NL1BEG_N3->>IMUX13 INT_R_X35Y187/INT_R.NN2END0->>BYP_ALT0 INT_R_X35Y187/INT_R.NN2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[2][26] - 
wires: CLBLM_L_X36Y185/CLBLM_LOGIC_OUTS21 CLBLM_L_X36Y185/CLBLM_M_BMUX CLBLM_L_X36Y187/CLBLM_NW2A2 DSP_R_X35Y185/DSP_0_B9 DSP_R_X35Y185/DSP_1_A9 DSP_R_X35Y185/DSP_IMUX11_2 DSP_R_X35Y185/DSP_IMUX18_2 DSP_R_X35Y185/DSP_NW2A2_2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_IMUX11 INT_INTERFACE_R_X35Y187/INT_INTERFACE_IMUX18 INT_INTERFACE_R_X35Y187/INT_INTERFACE_NW2A2 INT_L_X36Y185/LOGIC_OUTS_L21 INT_L_X36Y185/NL1BEG2 INT_L_X36Y186/NL1END2 INT_L_X36Y186/NW2BEG2 INT_L_X36Y187/NW2A2 INT_R_X35Y187/FAN_ALT7 INT_R_X35Y187/FAN_BOUNCE7 INT_R_X35Y187/IMUX11 INT_R_X35Y187/IMUX18 INT_R_X35Y187/NW2END2 VBRK_X89Y195/VBRK_NW2A2 
pips: CLBLM_L_X36Y185/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_R_X35Y185/DSP_R.DSP_IMUX11_2->DSP_1_A9 DSP_R_X35Y185/DSP_R.DSP_IMUX18_2->DSP_0_B9 INT_L_X36Y185/INT_L.LOGIC_OUTS_L21->>NL1BEG2 INT_L_X36Y186/INT_L.NL1END2->>NW2BEG2 INT_R_X35Y187/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X35Y187/INT_R.FAN_BOUNCE7->>IMUX18 INT_R_X35Y187/INT_R.NW2END2->>FAN_ALT7 INT_R_X35Y187/INT_R.NW2END2->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[2][25] - 
wires: CLBLM_L_X36Y185/CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y185/CLBLM_M_AMUX CLBLM_L_X36Y187/CLBLM_WR1END3 DSP_R_X35Y185/DSP_0_B8 DSP_R_X35Y185/DSP_1_A8 DSP_R_X35Y185/DSP_IMUX15_2 DSP_R_X35Y185/DSP_IMUX22_2 DSP_R_X35Y185/DSP_WR1END3_2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_IMUX15 INT_INTERFACE_R_X35Y187/INT_INTERFACE_IMUX22 INT_INTERFACE_R_X35Y187/INT_INTERFACE_WR1END3 INT_L_X36Y185/LOGIC_OUTS_L20 INT_L_X36Y185/NN2BEG2 INT_L_X36Y186/NN2A2 INT_L_X36Y187/NN2END2 INT_L_X36Y187/WR1BEG3 INT_R_X35Y187/IMUX15 INT_R_X35Y187/IMUX22 INT_R_X35Y187/WR1END3 VBRK_X89Y195/VBRK_WR1END3 
pips: CLBLM_L_X36Y185/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y185/DSP_R.DSP_IMUX15_2->DSP_1_A8 DSP_R_X35Y185/DSP_R.DSP_IMUX22_2->DSP_0_B8 INT_L_X36Y185/INT_L.LOGIC_OUTS_L20->>NN2BEG2 INT_L_X36Y187/INT_L.NN2END2->>WR1BEG3 INT_R_X35Y187/INT_R.WR1END3->>IMUX15 INT_R_X35Y187/INT_R.WR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[2][24] - 
wires: CLBLM_L_X36Y184/CLBLM_LOGIC_OUTS23 CLBLM_L_X36Y184/CLBLM_M_DMUX CLBLM_L_X36Y186/CLBLM_NW2A0 CLBLM_L_X36Y186/CLBLM_WR1END0 DSP_R_X35Y185/DSP_0_B7 DSP_R_X35Y185/DSP_1_A7 DSP_R_X35Y185/DSP_IMUX16_1 DSP_R_X35Y185/DSP_IMUX9_1 DSP_R_X35Y185/DSP_NW2A0_1 DSP_R_X35Y185/DSP_WR1END0_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_IMUX16 INT_INTERFACE_R_X35Y186/INT_INTERFACE_IMUX9 INT_INTERFACE_R_X35Y186/INT_INTERFACE_NW2A0 INT_INTERFACE_R_X35Y186/INT_INTERFACE_WR1END0 INT_L_X36Y184/LOGIC_OUTS_L23 INT_L_X36Y184/NL1BEG0 INT_L_X36Y184/NL1END_S3_0 INT_L_X36Y185/NL1BEG_N3 INT_L_X36Y185/NL1END0 INT_L_X36Y185/NW2BEG0 INT_L_X36Y185/WR1BEG_S0 INT_L_X36Y186/NW2A0 INT_L_X36Y186/WR1BEG0 INT_R_X35Y185/NW2END_S0_0 INT_R_X35Y185/WR1END_S1_0 INT_R_X35Y186/IMUX16 INT_R_X35Y186/IMUX9 INT_R_X35Y186/NW2END0 INT_R_X35Y186/WR1END0 VBRK_X89Y194/VBRK_NW2A0 VBRK_X89Y194/VBRK_WR1END0 
pips: CLBLM_L_X36Y184/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_R_X35Y185/DSP_R.DSP_IMUX16_1->DSP_0_B7 DSP_R_X35Y185/DSP_R.DSP_IMUX9_1->DSP_1_A7 INT_L_X36Y184/INT_L.LOGIC_OUTS_L23->>NL1BEG0 INT_L_X36Y185/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_L_X36Y185/INT_L.NL1END0->>NL1BEG_N3 INT_L_X36Y185/INT_L.NL1END0->>NW2BEG0 INT_R_X35Y186/INT_R.NW2END0->>IMUX16 INT_R_X35Y186/INT_R.WR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[2][23] - 
wires: CLBLM_L_X36Y183/CLBLM_WL1END3 CLBLM_L_X36Y184/CLBLM_LOGIC_OUTS22 CLBLM_L_X36Y184/CLBLM_M_CMUX DSP_R_X35Y180/DSP_WL1END3_3 DSP_R_X35Y185/DSP_0_B6 DSP_R_X35Y185/DSP_1_A6 DSP_R_X35Y185/DSP_IMUX13_1 DSP_R_X35Y185/DSP_IMUX36_1 INT_INTERFACE_R_X35Y183/INT_INTERFACE_WL1END3 INT_INTERFACE_R_X35Y186/INT_INTERFACE_IMUX13 INT_INTERFACE_R_X35Y186/INT_INTERFACE_IMUX36 INT_L_X36Y183/WL1BEG3 INT_L_X36Y184/LOGIC_OUTS_L22 INT_L_X36Y184/WL1BEG_N3 INT_R_X35Y183/WL1END3 INT_R_X35Y184/NN2BEG0 INT_R_X35Y184/WL1END_N1_3 INT_R_X35Y185/NN2A0 INT_R_X35Y185/NN2END_S2_0 INT_R_X35Y186/BYP_ALT0 INT_R_X35Y186/BYP_BOUNCE0 INT_R_X35Y186/IMUX13 INT_R_X35Y186/IMUX36 INT_R_X35Y186/NL1BEG_N3 INT_R_X35Y186/NN2END0 VBRK_X89Y191/VBRK_WL1END3 
pips: CLBLM_L_X36Y184/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y185/DSP_R.DSP_IMUX13_1->DSP_1_A6 DSP_R_X35Y185/DSP_R.DSP_IMUX36_1->DSP_0_B6 INT_L_X36Y184/INT_L.LOGIC_OUTS_L22->>WL1BEG_N3 INT_R_X35Y184/INT_R.WL1END_N1_3->>NN2BEG0 INT_R_X35Y186/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X35Y186/INT_R.BYP_BOUNCE0->>IMUX36 INT_R_X35Y186/INT_R.NL1BEG_N3->>IMUX13 INT_R_X35Y186/INT_R.NN2END0->>BYP_ALT0 INT_R_X35Y186/INT_R.NN2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[2][22] - 
wires: CLBLM_L_X36Y184/CLBLM_LOGIC_OUTS21 CLBLM_L_X36Y184/CLBLM_M_BMUX CLBLM_L_X36Y186/CLBLM_NW2A2 DSP_R_X35Y185/DSP_0_B5 DSP_R_X35Y185/DSP_1_A5 DSP_R_X35Y185/DSP_IMUX11_1 DSP_R_X35Y185/DSP_IMUX18_1 DSP_R_X35Y185/DSP_NW2A2_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_IMUX11 INT_INTERFACE_R_X35Y186/INT_INTERFACE_IMUX18 INT_INTERFACE_R_X35Y186/INT_INTERFACE_NW2A2 INT_L_X36Y184/LOGIC_OUTS_L21 INT_L_X36Y184/NL1BEG2 INT_L_X36Y185/NL1END2 INT_L_X36Y185/NW2BEG2 INT_L_X36Y186/NW2A2 INT_R_X35Y186/FAN_ALT7 INT_R_X35Y186/FAN_BOUNCE7 INT_R_X35Y186/IMUX11 INT_R_X35Y186/IMUX18 INT_R_X35Y186/NW2END2 VBRK_X89Y194/VBRK_NW2A2 
pips: CLBLM_L_X36Y184/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_R_X35Y185/DSP_R.DSP_IMUX11_1->DSP_1_A5 DSP_R_X35Y185/DSP_R.DSP_IMUX18_1->DSP_0_B5 INT_L_X36Y184/INT_L.LOGIC_OUTS_L21->>NL1BEG2 INT_L_X36Y185/INT_L.NL1END2->>NW2BEG2 INT_R_X35Y186/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X35Y186/INT_R.FAN_BOUNCE7->>IMUX18 INT_R_X35Y186/INT_R.NW2END2->>FAN_ALT7 INT_R_X35Y186/INT_R.NW2END2->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[2][21] - 
wires: CLBLM_L_X36Y184/CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y184/CLBLM_M_AMUX CLBLM_L_X36Y186/CLBLM_WR1END3 DSP_R_X35Y185/DSP_0_B4 DSP_R_X35Y185/DSP_1_A4 DSP_R_X35Y185/DSP_IMUX15_1 DSP_R_X35Y185/DSP_IMUX38_1 DSP_R_X35Y185/DSP_WR1END3_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_IMUX15 INT_INTERFACE_R_X35Y186/INT_INTERFACE_IMUX38 INT_INTERFACE_R_X35Y186/INT_INTERFACE_WR1END3 INT_L_X36Y184/LOGIC_OUTS_L20 INT_L_X36Y184/NN2BEG2 INT_L_X36Y185/NN2A2 INT_L_X36Y186/NN2END2 INT_L_X36Y186/WR1BEG3 INT_R_X35Y186/IMUX15 INT_R_X35Y186/IMUX38 INT_R_X35Y186/WR1END3 VBRK_X89Y194/VBRK_WR1END3 
pips: CLBLM_L_X36Y184/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y185/DSP_R.DSP_IMUX15_1->DSP_1_A4 DSP_R_X35Y185/DSP_R.DSP_IMUX38_1->DSP_0_B4 INT_L_X36Y184/INT_L.LOGIC_OUTS_L20->>NN2BEG2 INT_L_X36Y186/INT_L.NN2END2->>WR1BEG3 INT_R_X35Y186/INT_R.WR1END3->>IMUX15 INT_R_X35Y186/INT_R.WR1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[2][20] - 
wires: CLBLM_L_X36Y183/CLBLM_LOGIC_OUTS23 CLBLM_L_X36Y183/CLBLM_M_DMUX CLBLM_L_X36Y185/CLBLM_NW2A0 CLBLM_L_X36Y185/CLBLM_NW2A1 DSP_R_X35Y185/DSP_0_B3 DSP_R_X35Y185/DSP_1_A3 DSP_R_X35Y185/DSP_IMUX40_0 DSP_R_X35Y185/DSP_IMUX9_0 DSP_R_X35Y185/DSP_NW2A0_0 DSP_R_X35Y185/DSP_NW2A1_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_IMUX40 INT_INTERFACE_R_X35Y185/INT_INTERFACE_IMUX9 INT_INTERFACE_R_X35Y185/INT_INTERFACE_NW2A0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_NW2A1 INT_L_X36Y183/LOGIC_OUTS_L23 INT_L_X36Y183/NL1BEG0 INT_L_X36Y183/NL1END_S3_0 INT_L_X36Y183/NR1BEG1 INT_L_X36Y184/NL1END0 INT_L_X36Y184/NR1END1 INT_L_X36Y184/NW2BEG0 INT_L_X36Y184/NW2BEG1 INT_L_X36Y185/NW2A0 INT_L_X36Y185/NW2A1 INT_R_X35Y184/NW2END_S0_0 INT_R_X35Y185/IMUX40 INT_R_X35Y185/IMUX9 INT_R_X35Y185/NW2END0 INT_R_X35Y185/NW2END1 VBRK_X89Y193/VBRK_NW2A0 VBRK_X89Y193/VBRK_NW2A1 
pips: CLBLM_L_X36Y183/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_R_X35Y185/DSP_R.DSP_IMUX40_0->DSP_0_B3 DSP_R_X35Y185/DSP_R.DSP_IMUX9_0->DSP_1_A3 INT_L_X36Y183/INT_L.LOGIC_OUTS_L23->>NL1BEG0 INT_L_X36Y183/INT_L.LOGIC_OUTS_L23->>NR1BEG1 INT_L_X36Y184/INT_L.NL1END0->>NW2BEG0 INT_L_X36Y184/INT_L.NR1END1->>NW2BEG1 INT_R_X35Y185/INT_R.NW2END0->>IMUX40 INT_R_X35Y185/INT_R.NW2END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[2][19] - 
wires: CLBLM_L_X36Y183/CLBLM_LOGIC_OUTS22 CLBLM_L_X36Y183/CLBLM_M_CMUX CLBLM_L_X36Y184/CLBLM_NW2A0 DSP_R_X35Y180/DSP_NW2A0_4 DSP_R_X35Y185/DSP_0_B2 DSP_R_X35Y185/DSP_1_A2 DSP_R_X35Y185/DSP_IMUX13_0 DSP_R_X35Y185/DSP_IMUX36_0 INT_INTERFACE_R_X35Y184/INT_INTERFACE_NW2A0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_IMUX13 INT_INTERFACE_R_X35Y185/INT_INTERFACE_IMUX36 INT_L_X34Y185/EL1BEG2 INT_L_X34Y185/NW2END3 INT_L_X36Y183/LOGIC_OUTS_L22 INT_L_X36Y183/NW2BEG0 INT_L_X36Y184/NW2A0 INT_R_X35Y183/NW2END_S0_0 INT_R_X35Y184/NL1BEG2 INT_R_X35Y184/NL1BEG_N3 INT_R_X35Y184/NW2BEG3 INT_R_X35Y184/NW2END0 INT_R_X35Y185/EL1END2 INT_R_X35Y185/IMUX13 INT_R_X35Y185/IMUX36 INT_R_X35Y185/NL1END2 INT_R_X35Y185/NW2A3 VBRK_X89Y192/VBRK_NW2A0 
pips: CLBLM_L_X36Y183/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y185/DSP_R.DSP_IMUX13_0->DSP_1_A2 DSP_R_X35Y185/DSP_R.DSP_IMUX36_0->DSP_0_B2 INT_L_X34Y185/INT_L.NW2END3->>EL1BEG2 INT_L_X36Y183/INT_L.LOGIC_OUTS_L22->>NW2BEG0 INT_R_X35Y184/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X35Y184/INT_R.NL1BEG_N3->>NW2BEG3 INT_R_X35Y184/INT_R.NW2END0->>NL1BEG_N3 INT_R_X35Y185/INT_R.EL1END2->>IMUX13 INT_R_X35Y185/INT_R.NL1END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[2][18] - 
wires: CLBLM_L_X36Y183/CLBLM_LOGIC_OUTS21 CLBLM_L_X36Y183/CLBLM_M_BMUX CLBLM_L_X36Y185/CLBLM_NW2A2 DSP_R_X35Y185/DSP_0_B1 DSP_R_X35Y185/DSP_1_A1 DSP_R_X35Y185/DSP_IMUX11_0 DSP_R_X35Y185/DSP_IMUX34_0 DSP_R_X35Y185/DSP_NW2A2_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_IMUX11 INT_INTERFACE_R_X35Y185/INT_INTERFACE_IMUX34 INT_INTERFACE_R_X35Y185/INT_INTERFACE_NW2A2 INT_L_X36Y183/LOGIC_OUTS_L21 INT_L_X36Y183/NL1BEG2 INT_L_X36Y184/NL1END2 INT_L_X36Y184/NW2BEG2 INT_L_X36Y185/NW2A2 INT_R_X35Y185/FAN_ALT7 INT_R_X35Y185/FAN_BOUNCE7 INT_R_X35Y185/IMUX11 INT_R_X35Y185/IMUX34 INT_R_X35Y185/NW2END2 VBRK_X89Y193/VBRK_NW2A2 
pips: CLBLM_L_X36Y183/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_R_X35Y185/DSP_R.DSP_IMUX11_0->DSP_1_A1 DSP_R_X35Y185/DSP_R.DSP_IMUX34_0->DSP_0_B1 INT_L_X36Y183/INT_L.LOGIC_OUTS_L21->>NL1BEG2 INT_L_X36Y184/INT_L.NL1END2->>NW2BEG2 INT_R_X35Y185/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X35Y185/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X35Y185/INT_R.NW2END2->>FAN_ALT7 INT_R_X35Y185/INT_R.NW2END2->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_next[2][17] - 
wires: CLBLM_L_X36Y183/CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y183/CLBLM_M_AMUX CLBLM_L_X36Y185/CLBLM_WR1END3 DSP_R_X35Y185/DSP_0_B0 DSP_R_X35Y185/DSP_1_A0 DSP_R_X35Y185/DSP_IMUX15_0 DSP_R_X35Y185/DSP_IMUX22_0 DSP_R_X35Y185/DSP_WR1END3_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_IMUX15 INT_INTERFACE_R_X35Y185/INT_INTERFACE_IMUX22 INT_INTERFACE_R_X35Y185/INT_INTERFACE_WR1END3 INT_L_X36Y183/LOGIC_OUTS_L20 INT_L_X36Y183/NN2BEG2 INT_L_X36Y184/NN2A2 INT_L_X36Y185/NN2END2 INT_L_X36Y185/WR1BEG3 INT_R_X35Y185/IMUX15 INT_R_X35Y185/IMUX22 INT_R_X35Y185/WR1END3 VBRK_X89Y193/VBRK_WR1END3 
pips: CLBLM_L_X36Y183/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y185/DSP_R.DSP_IMUX15_0->DSP_1_A0 DSP_R_X35Y185/DSP_R.DSP_IMUX22_0->DSP_0_B0 INT_L_X36Y183/INT_L.LOGIC_OUTS_L20->>NN2BEG2 INT_L_X36Y185/INT_L.NN2END2->>WR1BEG3 INT_R_X35Y185/INT_R.WR1END3->>IMUX15 INT_R_X35Y185/INT_R.WR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[31] - 
wires: BRAM_INT_INTERFACE_L_X38Y191/INT_INTERFACE_SW4END0 BRAM_INT_INTERFACE_L_X38Y195/INT_INTERFACE_WW4B0 BRAM_L_X38Y190/BRAM_SW4END0_1 BRAM_L_X38Y195/BRAM_WW4B0_0 CLBLM_L_X36Y187/CLBLM_SW4END0 CLBLM_L_X36Y195/CLBLM_WW4END0 CLBLM_R_X37Y191/CLBLM_SW4END0 CLBLM_R_X37Y195/CLBLM_WW4B0 CLBLM_R_X39Y195/CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y195/CLBLM_M_CMUX DSP_R_X35Y185/DSP_1_B14 DSP_R_X35Y185/DSP_IMUX40_3 DSP_R_X35Y185/DSP_SW4END0_2 DSP_R_X35Y190/DSP_1_B14 DSP_R_X35Y190/DSP_IMUX40_3 DSP_R_X35Y195/DSP_WW4END0_0 INT_INTERFACE_R_X35Y187/INT_INTERFACE_SW4END0 INT_INTERFACE_R_X35Y188/INT_INTERFACE_IMUX40 INT_INTERFACE_R_X35Y193/INT_INTERFACE_IMUX40 INT_INTERFACE_R_X35Y195/INT_INTERFACE_WW4END0 INT_L_X36Y187/SW6E0 INT_L_X36Y188/SW6D0 INT_L_X36Y189/SW6C0 INT_L_X36Y190/SW6B0 INT_L_X36Y191/SW6A0 INT_L_X36Y195/WW4C0 INT_L_X38Y191/SW6E0 INT_L_X38Y192/SW6D0 INT_L_X38Y193/SW6C0 INT_L_X38Y194/SW6B0 INT_L_X38Y195/SW6A0 INT_L_X38Y195/WW4A0 INT_R_X35Y187/NL1BEG0 INT_R_X35Y187/NL1END_S3_0 INT_R_X35Y187/SW6END0 INT_R_X35Y188/IMUX40 INT_R_X35Y188/NL1END0 INT_R_X35Y193/IMUX40 INT_R_X35Y193/SL1END0 INT_R_X35Y194/SL1BEG0 INT_R_X35Y194/SR1BEG_S0 INT_R_X35Y194/WW4END_S0_0 INT_R_X35Y195/WW4END0 INT_R_X37Y191/SW6BEG0 INT_R_X37Y191/SW6END0 INT_R_X37Y195/WW4B0 INT_R_X39Y195/LOGIC_OUTS22 INT_R_X39Y195/SW6BEG0 INT_R_X39Y195/WW4BEG0 VBRK_X89Y195/VBRK_SW4END0 VBRK_X89Y203/VBRK_WW4END0 
pips: CLBLM_R_X39Y195/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y185/DSP_R.DSP_IMUX40_3->DSP_1_B14 DSP_R_X35Y190/DSP_R.DSP_IMUX40_3->DSP_1_B14 INT_R_X35Y187/INT_R.SW6END0->>NL1BEG0 INT_R_X35Y188/INT_R.NL1END0->>IMUX40 INT_R_X35Y193/INT_R.SL1END0->>IMUX40 INT_R_X35Y194/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X35Y194/INT_R.WW4END_S0_0->>SR1BEG_S0 INT_R_X37Y191/INT_R.SW6END0->>SW6BEG0 INT_R_X39Y195/INT_R.LOGIC_OUTS22->>SW6BEG0 INT_R_X39Y195/INT_R.LOGIC_OUTS22->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[30] - 
wires: BRAM_INT_INTERFACE_L_X38Y190/INT_INTERFACE_WW4B0 BRAM_INT_INTERFACE_L_X38Y194/INT_INTERFACE_WW4B0 BRAM_L_X38Y190/BRAM_WW4B0_0 BRAM_L_X38Y190/BRAM_WW4B0_4 CLBLM_L_X36Y190/CLBLM_WW4END0 CLBLM_L_X36Y194/CLBLM_WW4END0 CLBLM_R_X37Y190/CLBLM_WW4B0 CLBLM_R_X37Y194/CLBLM_WW4B0 CLBLM_R_X39Y195/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y195/CLBLM_M_BMUX DSP_R_X35Y185/DSP_1_B13 DSP_R_X35Y185/DSP_IMUX1_3 DSP_R_X35Y190/DSP_1_B13 DSP_R_X35Y190/DSP_IMUX1_3 DSP_R_X35Y190/DSP_WW4END0_0 DSP_R_X35Y190/DSP_WW4END0_4 INT_INTERFACE_R_X35Y188/INT_INTERFACE_IMUX1 INT_INTERFACE_R_X35Y190/INT_INTERFACE_WW4END0 INT_INTERFACE_R_X35Y193/INT_INTERFACE_IMUX1 INT_INTERFACE_R_X35Y194/INT_INTERFACE_WW4END0 INT_L_X36Y190/WW4C0 INT_L_X36Y194/WW4C0 INT_L_X38Y190/WW4A0 INT_L_X38Y194/WW4A0 INT_R_X35Y188/IMUX1 INT_R_X35Y188/SL1END0 INT_R_X35Y189/SL1BEG0 INT_R_X35Y189/SR1BEG_S0 INT_R_X35Y189/WW4END_S0_0 INT_R_X35Y190/WW4END0 INT_R_X35Y193/IMUX1 INT_R_X35Y193/SR1BEG_S0 INT_R_X35Y193/WW4END_S0_0 INT_R_X35Y194/WW4END0 INT_R_X37Y190/WW4B0 INT_R_X37Y194/WW4B0 INT_R_X39Y189/SS6END3 INT_R_X39Y190/SS6E3 INT_R_X39Y190/SS6END_N0_3 INT_R_X39Y190/WW4BEG0 INT_R_X39Y191/SS6D3 INT_R_X39Y192/SS6C3 INT_R_X39Y193/SS2END3 INT_R_X39Y193/SS6B3 INT_R_X39Y194/SS2A3 INT_R_X39Y194/SS2END_N0_3 INT_R_X39Y194/SS6A3 INT_R_X39Y194/WW4BEG0 INT_R_X39Y195/LOGIC_OUTS21 INT_R_X39Y195/SS2BEG3 INT_R_X39Y195/SS6BEG3 VBRK_X89Y198/VBRK_WW4END0 VBRK_X89Y202/VBRK_WW4END0 
pips: CLBLM_R_X39Y195/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_R_X35Y185/DSP_R.DSP_IMUX1_3->DSP_1_B13 DSP_R_X35Y190/DSP_R.DSP_IMUX1_3->DSP_1_B13 INT_R_X35Y188/INT_R.SL1END0->>IMUX1 INT_R_X35Y189/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X35Y189/INT_R.WW4END_S0_0->>SR1BEG_S0 INT_R_X35Y193/INT_R.SR1BEG_S0->>IMUX1 INT_R_X35Y193/INT_R.WW4END_S0_0->>SR1BEG_S0 INT_R_X39Y190/INT_R.SS6END_N0_3->>WW4BEG0 INT_R_X39Y194/INT_R.SS2END_N0_3->>WW4BEG0 INT_R_X39Y195/INT_R.LOGIC_OUTS21->>SS2BEG3 INT_R_X39Y195/INT_R.LOGIC_OUTS21->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[29] - 
wires: BRAM_INT_INTERFACE_L_X38Y189/INT_INTERFACE_WW4B3 BRAM_INT_INTERFACE_L_X38Y193/INT_INTERFACE_SW2A2 BRAM_L_X38Y185/BRAM_WW4B3_4 BRAM_L_X38Y190/BRAM_SW2A2_3 CLBLM_L_X36Y189/CLBLM_WW4END3 CLBLM_L_X36Y193/CLBLM_WL1END0 CLBLM_R_X37Y189/CLBLM_WW4B3 CLBLM_R_X37Y193/CLBLM_SW2A2 CLBLM_R_X39Y195/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y195/CLBLM_M_AMUX DSP_R_X35Y185/DSP_1_B12 DSP_R_X35Y185/DSP_IMUX41_3 DSP_R_X35Y185/DSP_WW4END3_4 DSP_R_X35Y190/DSP_1_B12 DSP_R_X35Y190/DSP_IMUX41_3 DSP_R_X35Y190/DSP_WL1END0_3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_IMUX41 INT_INTERFACE_R_X35Y189/INT_INTERFACE_WW4END3 INT_INTERFACE_R_X35Y193/INT_INTERFACE_IMUX41 INT_INTERFACE_R_X35Y193/INT_INTERFACE_WL1END0 INT_L_X36Y189/WW4C3 INT_L_X36Y193/WL1BEG0 INT_L_X36Y193/WL1END1 INT_L_X38Y189/WW4A3 INT_L_X38Y193/SW2A2 INT_L_X38Y194/SW2BEG2 INT_L_X38Y194/SW2END2 INT_R_X35Y188/IMUX41 INT_R_X35Y188/SR1BEG_S0 INT_R_X35Y188/SR1END3 INT_R_X35Y189/SR1BEG3 INT_R_X35Y189/SR1END_N3_3 INT_R_X35Y189/WW4END3 INT_R_X35Y193/IMUX41 INT_R_X35Y193/WL1END0 INT_R_X37Y189/WW4B3 INT_R_X37Y193/SW2END2 INT_R_X37Y193/WL1BEG1 INT_R_X39Y189/SS6END2 INT_R_X39Y189/WW4BEG3 INT_R_X39Y190/SS6E2 INT_R_X39Y191/SS6D2 INT_R_X39Y192/SS6C2 INT_R_X39Y193/SS6B2 INT_R_X39Y194/SS6A2 INT_R_X39Y194/SW2A2 INT_R_X39Y195/LOGIC_OUTS20 INT_R_X39Y195/SS6BEG2 INT_R_X39Y195/SW2BEG2 VBRK_X89Y197/VBRK_WW4END3 VBRK_X89Y201/VBRK_WL1END0 
pips: CLBLM_R_X39Y195/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y185/DSP_R.DSP_IMUX41_3->DSP_1_B12 DSP_R_X35Y190/DSP_R.DSP_IMUX41_3->DSP_1_B12 INT_L_X36Y193/INT_L.WL1END1->>WL1BEG0 INT_L_X38Y194/INT_L.SW2END2->>SW2BEG2 INT_R_X35Y188/INT_R.SR1BEG_S0->>IMUX41 INT_R_X35Y188/INT_R.SR1END3->>SR1BEG_S0 INT_R_X35Y189/INT_R.WW4END3->>SR1BEG3 INT_R_X35Y193/INT_R.WL1END0->>IMUX41 INT_R_X37Y193/INT_R.SW2END2->>WL1BEG1 INT_R_X39Y189/INT_R.SS6END2->>WW4BEG3 INT_R_X39Y195/INT_R.LOGIC_OUTS20->>SS6BEG2 INT_R_X39Y195/INT_R.LOGIC_OUTS20->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[28] - 
wires: BRAM_INT_INTERFACE_L_X38Y194/INT_INTERFACE_WW4B1 BRAM_L_X38Y190/BRAM_WW4B1_4 CLBLM_L_X36Y194/CLBLM_WW4END1 CLBLM_R_X37Y194/CLBLM_WW4B1 CLBLM_R_X39Y194/CLBLM_LOGIC_OUTS23 CLBLM_R_X39Y194/CLBLM_M_DMUX DSP_R_X35Y185/DSP_1_B11 DSP_R_X35Y185/DSP_IMUX8_2 DSP_R_X35Y190/DSP_1_B11 DSP_R_X35Y190/DSP_IMUX8_2 DSP_R_X35Y190/DSP_WW4END1_4 INT_INTERFACE_R_X35Y187/INT_INTERFACE_IMUX8 INT_INTERFACE_R_X35Y192/INT_INTERFACE_IMUX8 INT_INTERFACE_R_X35Y194/INT_INTERFACE_WW4END1 INT_L_X34Y192/SE2A0 INT_L_X34Y193/SE2BEG0 INT_L_X34Y193/SW2END0 INT_L_X36Y194/WW4C1 INT_L_X38Y194/WW4A1 INT_R_X35Y187/IMUX8 INT_R_X35Y187/SL1END0 INT_R_X35Y188/SL1BEG0 INT_R_X35Y188/SS6END0 INT_R_X35Y189/SS6E0 INT_R_X35Y190/SS6D0 INT_R_X35Y191/SS6C0 INT_R_X35Y192/IMUX8 INT_R_X35Y192/SE2END0 INT_R_X35Y192/SS6B0 INT_R_X35Y193/SS6A0 INT_R_X35Y193/SW2A0 INT_R_X35Y194/SS6BEG0 INT_R_X35Y194/SW2BEG0 INT_R_X35Y194/WW4END1 INT_R_X37Y194/WW4B1 INT_R_X39Y194/LOGIC_OUTS23 INT_R_X39Y194/WW4BEG1 VBRK_X89Y202/VBRK_WW4END1 
pips: CLBLM_R_X39Y194/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_R_X35Y185/DSP_R.DSP_IMUX8_2->DSP_1_B11 DSP_R_X35Y190/DSP_R.DSP_IMUX8_2->DSP_1_B11 INT_L_X34Y193/INT_L.SW2END0->>SE2BEG0 INT_R_X35Y187/INT_R.SL1END0->>IMUX8 INT_R_X35Y188/INT_R.SS6END0->>SL1BEG0 INT_R_X35Y192/INT_R.SE2END0->>IMUX8 INT_R_X35Y194/INT_R.WW4END1->>SS6BEG0 INT_R_X35Y194/INT_R.WW4END1->>SW2BEG0 INT_R_X39Y194/INT_R.LOGIC_OUTS23->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[27] - 
wires: BRAM_INT_INTERFACE_L_X38Y187/INT_INTERFACE_WW2A3 BRAM_INT_INTERFACE_L_X38Y193/INT_INTERFACE_WW2END0 BRAM_L_X38Y185/BRAM_WW2A3_2 BRAM_L_X38Y190/BRAM_WW2END0_3 CLBLM_L_X36Y187/CLBLM_WL1END2 CLBLM_L_X36Y192/CLBLM_WL1END2 CLBLM_R_X37Y187/CLBLM_WW2A3 CLBLM_R_X37Y193/CLBLM_WW2END0 CLBLM_R_X39Y194/CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y194/CLBLM_M_CMUX DSP_R_X35Y185/DSP_1_B10 DSP_R_X35Y185/DSP_IMUX44_2 DSP_R_X35Y185/DSP_WL1END2_2 DSP_R_X35Y190/DSP_1_B10 DSP_R_X35Y190/DSP_IMUX44_2 DSP_R_X35Y190/DSP_WL1END2_2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_IMUX44 INT_INTERFACE_R_X35Y187/INT_INTERFACE_WL1END2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_IMUX44 INT_INTERFACE_R_X35Y192/INT_INTERFACE_WL1END2 INT_L_X36Y187/WL1BEG2 INT_L_X36Y187/WW2END3 INT_L_X36Y188/WW2END_N0_3 INT_L_X36Y192/WL1BEG2 INT_L_X36Y192/WL1END3 INT_L_X36Y193/WL1END_N1_3 INT_L_X38Y187/WL1END3 INT_L_X38Y187/WW2BEG3 INT_L_X38Y188/WL1END_N1_3 INT_L_X38Y193/WW2A0 INT_R_X35Y187/IMUX44 INT_R_X35Y187/WL1END2 INT_R_X35Y192/IMUX44 INT_R_X35Y192/WL1END2 INT_R_X37Y187/WW2A3 INT_R_X37Y192/WL1BEG3 INT_R_X37Y193/WL1BEG_N3 INT_R_X37Y193/WW2END0 INT_R_X39Y187/WL1BEG3 INT_R_X39Y188/SS6END0 INT_R_X39Y188/WL1BEG_N3 INT_R_X39Y189/SS6E0 INT_R_X39Y190/SS6D0 INT_R_X39Y191/SS6C0 INT_R_X39Y192/SS6B0 INT_R_X39Y193/SL1END0 INT_R_X39Y193/SS6A0 INT_R_X39Y193/WW2BEG0 INT_R_X39Y194/LOGIC_OUTS22 INT_R_X39Y194/SL1BEG0 INT_R_X39Y194/SS6BEG0 VBRK_X89Y195/VBRK_WL1END2 VBRK_X89Y200/VBRK_WL1END2 
pips: CLBLM_R_X39Y194/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y185/DSP_R.DSP_IMUX44_2->DSP_1_B10 DSP_R_X35Y190/DSP_R.DSP_IMUX44_2->DSP_1_B10 INT_L_X36Y187/INT_L.WW2END3->>WL1BEG2 INT_L_X36Y192/INT_L.WL1END3->>WL1BEG2 INT_L_X38Y187/INT_L.WL1END3->>WW2BEG3 INT_R_X35Y187/INT_R.WL1END2->>IMUX44 INT_R_X35Y192/INT_R.WL1END2->>IMUX44 INT_R_X37Y193/INT_R.WW2END0->>WL1BEG_N3 INT_R_X39Y188/INT_R.SS6END0->>WL1BEG_N3 INT_R_X39Y193/INT_R.SL1END0->>WW2BEG0 INT_R_X39Y194/INT_R.LOGIC_OUTS22->>SL1BEG0 INT_R_X39Y194/INT_R.LOGIC_OUTS22->>SS6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[26] - 
wires: BRAM_INT_INTERFACE_L_X38Y193/INT_INTERFACE_WW4B0 BRAM_INT_INTERFACE_L_X38Y194/INT_INTERFACE_WW4B3 BRAM_L_X38Y190/BRAM_WW4B0_3 BRAM_L_X38Y190/BRAM_WW4B3_4 CLBLM_L_X36Y187/CLBLM_SE2A2 CLBLM_L_X36Y187/CLBLM_WL1END1 CLBLM_L_X36Y193/CLBLM_WW4END0 CLBLM_L_X36Y194/CLBLM_WW4END3 CLBLM_R_X37Y193/CLBLM_WW4B0 CLBLM_R_X37Y194/CLBLM_WW4B3 CLBLM_R_X39Y194/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y194/CLBLM_M_BMUX DSP_R_X35Y185/DSP_1_B9 DSP_R_X35Y185/DSP_IMUX42_2 DSP_R_X35Y185/DSP_SE2A2_2 DSP_R_X35Y185/DSP_WL1END1_2 DSP_R_X35Y190/DSP_1_B9 DSP_R_X35Y190/DSP_IMUX42_2 DSP_R_X35Y190/DSP_WW4END0_3 DSP_R_X35Y190/DSP_WW4END3_4 INT_INTERFACE_R_X35Y187/INT_INTERFACE_IMUX42 INT_INTERFACE_R_X35Y187/INT_INTERFACE_SE2A2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_WL1END1 INT_INTERFACE_R_X35Y192/INT_INTERFACE_IMUX42 INT_INTERFACE_R_X35Y193/INT_INTERFACE_WW4END0 INT_INTERFACE_R_X35Y194/INT_INTERFACE_WW4END3 INT_L_X36Y187/SE2END2 INT_L_X36Y187/WL1BEG1 INT_L_X36Y193/WW4C0 INT_L_X36Y194/WW4C3 INT_L_X38Y193/WW4A0 INT_L_X38Y194/WW4A3 INT_R_X35Y187/IMUX42 INT_R_X35Y187/SE2A2 INT_R_X35Y187/WL1END1 INT_R_X35Y188/SE2BEG2 INT_R_X35Y188/SS6END2 INT_R_X35Y189/SS6E2 INT_R_X35Y190/SS6D2 INT_R_X35Y191/SS6C2 INT_R_X35Y192/IMUX42 INT_R_X35Y192/SR1BEG_S0 INT_R_X35Y192/SS6B2 INT_R_X35Y192/WW4END_S0_0 INT_R_X35Y193/SS6A2 INT_R_X35Y193/WW4END0 INT_R_X35Y194/SS6BEG2 INT_R_X35Y194/WW4END3 INT_R_X37Y193/WW4B0 INT_R_X37Y194/WW4B3 INT_R_X39Y192/SS2END3 INT_R_X39Y193/SS2A3 INT_R_X39Y193/SS2END_N0_3 INT_R_X39Y193/WW4BEG0 INT_R_X39Y194/LOGIC_OUTS21 INT_R_X39Y194/SS2BEG3 INT_R_X39Y194/WW4BEG3 VBRK_X89Y195/VBRK_SE2A2 VBRK_X89Y195/VBRK_WL1END1 VBRK_X89Y201/VBRK_WW4END0 VBRK_X89Y202/VBRK_WW4END3 
pips: CLBLM_R_X39Y194/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_R_X35Y185/DSP_R.DSP_IMUX42_2->DSP_1_B9 DSP_R_X35Y190/DSP_R.DSP_IMUX42_2->DSP_1_B9 INT_L_X36Y187/INT_L.SE2END2->>WL1BEG1 INT_R_X35Y187/INT_R.WL1END1->>IMUX42 INT_R_X35Y188/INT_R.SS6END2->>SE2BEG2 INT_R_X35Y192/INT_R.SR1BEG_S0->>IMUX42 INT_R_X35Y192/INT_R.WW4END_S0_0->>SR1BEG_S0 INT_R_X35Y194/INT_R.WW4END3->>SS6BEG2 INT_R_X39Y193/INT_R.SS2END_N0_3->>WW4BEG0 INT_R_X39Y194/INT_R.LOGIC_OUTS21->>SS2BEG3 INT_R_X39Y194/INT_R.LOGIC_OUTS21->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[25] - 
wires: BRAM_INT_INTERFACE_L_X38Y194/INT_INTERFACE_WW2END2 BRAM_L_X38Y190/BRAM_WW2END2_4 CLBLM_L_X36Y190/CLBLM_SW4END2 CLBLM_L_X36Y194/CLBLM_WW2END2 CLBLM_R_X37Y194/CLBLM_WW2END2 CLBLM_R_X39Y194/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y194/CLBLM_M_AMUX DSP_R_X35Y185/DSP_1_B8 DSP_R_X35Y185/DSP_IMUX14_2 DSP_R_X35Y190/DSP_1_B8 DSP_R_X35Y190/DSP_IMUX14_2 DSP_R_X35Y190/DSP_SW4END2_0 DSP_R_X35Y190/DSP_WW2END2_4 INT_INTERFACE_R_X35Y187/INT_INTERFACE_IMUX14 INT_INTERFACE_R_X35Y190/INT_INTERFACE_SW4END2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_IMUX14 INT_INTERFACE_R_X35Y194/INT_INTERFACE_WW2END2 INT_L_X36Y190/SW6E2 INT_L_X36Y191/SW6D2 INT_L_X36Y192/SW6C2 INT_L_X36Y193/SW6B2 INT_L_X36Y194/SW6A2 INT_L_X36Y194/WW2A2 INT_L_X38Y194/WW2A2 INT_R_X35Y187/IMUX14 INT_R_X35Y187/SS2END2 INT_R_X35Y188/SS2A2 INT_R_X35Y189/SL1END2 INT_R_X35Y189/SS2BEG2 INT_R_X35Y190/SL1BEG2 INT_R_X35Y190/SW6END2 INT_R_X35Y192/IMUX14 INT_R_X35Y192/SS2END2 INT_R_X35Y193/SS2A2 INT_R_X35Y194/SS2BEG2 INT_R_X35Y194/WW2END2 INT_R_X37Y194/SW6BEG2 INT_R_X37Y194/WW2BEG2 INT_R_X37Y194/WW2END2 INT_R_X39Y194/LOGIC_OUTS20 INT_R_X39Y194/WW2BEG2 VBRK_X89Y198/VBRK_SW4END2 VBRK_X89Y202/VBRK_WW2END2 
pips: CLBLM_R_X39Y194/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y185/DSP_R.DSP_IMUX14_2->DSP_1_B8 DSP_R_X35Y190/DSP_R.DSP_IMUX14_2->DSP_1_B8 INT_R_X35Y187/INT_R.SS2END2->>IMUX14 INT_R_X35Y189/INT_R.SL1END2->>SS2BEG2 INT_R_X35Y190/INT_R.SW6END2->>SL1BEG2 INT_R_X35Y192/INT_R.SS2END2->>IMUX14 INT_R_X35Y194/INT_R.WW2END2->>SS2BEG2 INT_R_X37Y194/INT_R.WW2END2->>SW6BEG2 INT_R_X37Y194/INT_R.WW2END2->>WW2BEG2 INT_R_X39Y194/INT_R.LOGIC_OUTS20->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[24] - 
wires: BRAM_INT_INTERFACE_L_X38Y193/INT_INTERFACE_WW4B1 BRAM_L_X38Y190/BRAM_WW4B1_3 CLBLM_L_X36Y193/CLBLM_WW4END1 CLBLM_R_X37Y193/CLBLM_WW4B1 CLBLM_R_X39Y193/CLBLM_LOGIC_OUTS23 CLBLM_R_X39Y193/CLBLM_M_DMUX DSP_R_X35Y185/DSP_1_B7 DSP_R_X35Y185/DSP_IMUX8_1 DSP_R_X35Y190/DSP_1_B7 DSP_R_X35Y190/DSP_IMUX8_1 DSP_R_X35Y190/DSP_WW4END1_3 INT_INTERFACE_R_X35Y186/INT_INTERFACE_IMUX8 INT_INTERFACE_R_X35Y191/INT_INTERFACE_IMUX8 INT_INTERFACE_R_X35Y193/INT_INTERFACE_WW4END1 INT_L_X34Y191/SE2A0 INT_L_X34Y192/SE2BEG0 INT_L_X34Y192/SW2END0 INT_L_X36Y193/WW4C1 INT_L_X38Y193/WW4A1 INT_R_X35Y185/NR1BEG0 INT_R_X35Y185/SS6END0 INT_R_X35Y186/IMUX8 INT_R_X35Y186/NR1END0 INT_R_X35Y186/SS6E0 INT_R_X35Y187/SS6D0 INT_R_X35Y188/SS6C0 INT_R_X35Y189/SS6B0 INT_R_X35Y190/SS6A0 INT_R_X35Y191/IMUX8 INT_R_X35Y191/SE2END0 INT_R_X35Y191/SS2END0 INT_R_X35Y191/SS6BEG0 INT_R_X35Y192/SS2A0 INT_R_X35Y192/SW2A0 INT_R_X35Y193/SS2BEG0 INT_R_X35Y193/SW2BEG0 INT_R_X35Y193/WW4END1 INT_R_X37Y193/WW4B1 INT_R_X39Y193/LOGIC_OUTS23 INT_R_X39Y193/WW4BEG1 VBRK_X89Y201/VBRK_WW4END1 
pips: CLBLM_R_X39Y193/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_R_X35Y185/DSP_R.DSP_IMUX8_1->DSP_1_B7 DSP_R_X35Y190/DSP_R.DSP_IMUX8_1->DSP_1_B7 INT_L_X34Y192/INT_L.SW2END0->>SE2BEG0 INT_R_X35Y185/INT_R.SS6END0->>NR1BEG0 INT_R_X35Y186/INT_R.NR1END0->>IMUX8 INT_R_X35Y191/INT_R.SE2END0->>IMUX8 INT_R_X35Y191/INT_R.SS2END0->>SS6BEG0 INT_R_X35Y193/INT_R.WW4END1->>SS2BEG0 INT_R_X35Y193/INT_R.WW4END1->>SW2BEG0 INT_R_X39Y193/INT_R.LOGIC_OUTS23->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[23] - 
wires: BRAM_INT_INTERFACE_L_X38Y187/INT_INTERFACE_WW4B1 BRAM_INT_INTERFACE_L_X38Y192/INT_INTERFACE_WW2END0 BRAM_L_X38Y185/BRAM_WW4B1_2 BRAM_L_X38Y190/BRAM_WW2END0_2 CLBLM_L_X36Y187/CLBLM_WW4END1 CLBLM_L_X36Y192/CLBLM_WW2END0 CLBLM_R_X37Y187/CLBLM_WW4B1 CLBLM_R_X37Y192/CLBLM_WW2END0 CLBLM_R_X39Y193/CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y193/CLBLM_M_CMUX DSP_R_X35Y185/DSP_1_B6 DSP_R_X35Y185/DSP_IMUX28_1 DSP_R_X35Y185/DSP_WW4END1_2 DSP_R_X35Y190/DSP_1_B6 DSP_R_X35Y190/DSP_IMUX28_1 DSP_R_X35Y190/DSP_WW2END0_2 INT_INTERFACE_R_X35Y186/INT_INTERFACE_IMUX28 INT_INTERFACE_R_X35Y187/INT_INTERFACE_WW4END1 INT_INTERFACE_R_X35Y191/INT_INTERFACE_IMUX28 INT_INTERFACE_R_X35Y192/INT_INTERFACE_WW2END0 INT_L_X36Y187/WW4C1 INT_L_X36Y192/WW2A0 INT_L_X38Y187/WW4A1 INT_L_X38Y192/WW2A0 INT_R_X35Y186/IMUX28 INT_R_X35Y186/SR1END1 INT_R_X35Y187/SR1BEG1 INT_R_X35Y187/WW4END1 INT_R_X35Y191/IMUX28 INT_R_X35Y191/SR1END1 INT_R_X35Y192/SR1BEG1 INT_R_X35Y192/WW2END0 INT_R_X37Y187/WW4B1 INT_R_X37Y192/WW2BEG0 INT_R_X37Y192/WW2END0 INT_R_X39Y187/SS6END0 INT_R_X39Y187/WW4BEG1 INT_R_X39Y188/SS6E0 INT_R_X39Y189/SS6D0 INT_R_X39Y190/SS6C0 INT_R_X39Y191/SS6B0 INT_R_X39Y192/SL1END0 INT_R_X39Y192/SS6A0 INT_R_X39Y192/WW2BEG0 INT_R_X39Y193/LOGIC_OUTS22 INT_R_X39Y193/SL1BEG0 INT_R_X39Y193/SS6BEG0 VBRK_X89Y195/VBRK_WW4END1 VBRK_X89Y200/VBRK_WW2END0 
pips: CLBLM_R_X39Y193/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y185/DSP_R.DSP_IMUX28_1->DSP_1_B6 DSP_R_X35Y190/DSP_R.DSP_IMUX28_1->DSP_1_B6 INT_R_X35Y186/INT_R.SR1END1->>IMUX28 INT_R_X35Y187/INT_R.WW4END1->>SR1BEG1 INT_R_X35Y191/INT_R.SR1END1->>IMUX28 INT_R_X35Y192/INT_R.WW2END0->>SR1BEG1 INT_R_X37Y192/INT_R.WW2END0->>WW2BEG0 INT_R_X39Y187/INT_R.SS6END0->>WW4BEG1 INT_R_X39Y192/INT_R.SL1END0->>WW2BEG0 INT_R_X39Y193/INT_R.LOGIC_OUTS22->>SL1BEG0 INT_R_X39Y193/INT_R.LOGIC_OUTS22->>SS6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[22] - 
wires: BRAM_INT_INTERFACE_L_X38Y193/INT_INTERFACE_WL1END1 BRAM_INT_INTERFACE_L_X38Y193/INT_INTERFACE_WW4B3 BRAM_L_X38Y190/BRAM_WL1END1_3 BRAM_L_X38Y190/BRAM_WW4B3_3 CLBLM_L_X36Y186/CLBLM_WL1END0 CLBLM_L_X36Y193/CLBLM_WW4END3 CLBLM_R_X37Y193/CLBLM_WL1END1 CLBLM_R_X37Y193/CLBLM_WW4B3 CLBLM_R_X39Y193/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y193/CLBLM_M_BMUX DSP_R_X35Y185/DSP_1_B5 DSP_R_X35Y185/DSP_IMUX10_1 DSP_R_X35Y185/DSP_WL1END0_1 DSP_R_X35Y190/DSP_1_B5 DSP_R_X35Y190/DSP_IMUX10_1 DSP_R_X35Y190/DSP_WW4END3_3 INT_INTERFACE_R_X35Y186/INT_INTERFACE_IMUX10 INT_INTERFACE_R_X35Y186/INT_INTERFACE_WL1END0 INT_INTERFACE_R_X35Y191/INT_INTERFACE_IMUX10 INT_INTERFACE_R_X35Y193/INT_INTERFACE_WW4END3 INT_L_X36Y186/SS6END1 INT_L_X36Y186/WL1BEG0 INT_L_X36Y187/SS6E1 INT_L_X36Y188/SS6D1 INT_L_X36Y189/SS6C1 INT_L_X36Y190/SS6B1 INT_L_X36Y191/SS6A1 INT_L_X36Y192/SS6BEG1 INT_L_X36Y192/SW2END1 INT_L_X36Y193/WW4C3 INT_L_X38Y193/WL1BEG1 INT_L_X38Y193/WL1END2 INT_L_X38Y193/WW4A3 INT_R_X35Y186/IMUX10 INT_R_X35Y186/WL1END0 INT_R_X35Y191/FAN_ALT1 INT_R_X35Y191/FAN_BOUNCE1 INT_R_X35Y191/IMUX10 INT_R_X35Y191/SS2END2 INT_R_X35Y192/SS2A2 INT_R_X35Y193/SS2BEG2 INT_R_X35Y193/WW4END3 INT_R_X37Y192/SW2A1 INT_R_X37Y193/SW2BEG1 INT_R_X37Y193/WL1END1 INT_R_X37Y193/WW4B3 INT_R_X39Y193/LOGIC_OUTS21 INT_R_X39Y193/WL1BEG2 INT_R_X39Y193/WW4BEG3 VBRK_X89Y194/VBRK_WL1END0 VBRK_X89Y201/VBRK_WW4END3 
pips: CLBLM_R_X39Y193/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_R_X35Y185/DSP_R.DSP_IMUX10_1->DSP_1_B5 DSP_R_X35Y190/DSP_R.DSP_IMUX10_1->DSP_1_B5 INT_L_X36Y186/INT_L.SS6END1->>WL1BEG0 INT_L_X36Y192/INT_L.SW2END1->>SS6BEG1 INT_L_X38Y193/INT_L.WL1END2->>WL1BEG1 INT_R_X35Y186/INT_R.WL1END0->>IMUX10 INT_R_X35Y191/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X35Y191/INT_R.FAN_BOUNCE1->>IMUX10 INT_R_X35Y191/INT_R.SS2END2->>FAN_ALT1 INT_R_X35Y193/INT_R.WW4END3->>SS2BEG2 INT_R_X37Y193/INT_R.WL1END1->>SW2BEG1 INT_R_X39Y193/INT_R.LOGIC_OUTS21->>WL1BEG2 INT_R_X39Y193/INT_R.LOGIC_OUTS21->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[21] - 
wires: BRAM_INT_INTERFACE_L_X38Y191/INT_INTERFACE_SW2A2 BRAM_INT_INTERFACE_L_X38Y193/INT_INTERFACE_WW4B2 BRAM_L_X38Y190/BRAM_SW2A2_1 BRAM_L_X38Y190/BRAM_WW4B2_3 CLBLM_L_X36Y191/CLBLM_WW2END2 CLBLM_L_X36Y193/CLBLM_WW4END2 CLBLM_R_X37Y191/CLBLM_SW2A2 CLBLM_R_X37Y193/CLBLM_WW4B2 CLBLM_R_X39Y193/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y193/CLBLM_M_AMUX DSP_R_X35Y185/DSP_1_B4 DSP_R_X35Y185/DSP_IMUX30_1 DSP_R_X35Y190/DSP_1_B4 DSP_R_X35Y190/DSP_IMUX30_1 DSP_R_X35Y190/DSP_WW2END2_1 DSP_R_X35Y190/DSP_WW4END2_3 INT_INTERFACE_R_X35Y186/INT_INTERFACE_IMUX30 INT_INTERFACE_R_X35Y191/INT_INTERFACE_IMUX30 INT_INTERFACE_R_X35Y191/INT_INTERFACE_WW2END2 INT_INTERFACE_R_X35Y193/INT_INTERFACE_WW4END2 INT_L_X36Y191/WW2A2 INT_L_X36Y193/WW4C2 INT_L_X38Y191/SW2A2 INT_L_X38Y192/SW2BEG2 INT_L_X38Y192/SW2END2 INT_L_X38Y193/WW4A2 INT_R_X35Y186/IMUX30 INT_R_X35Y186/SR1END2 INT_R_X35Y187/SR1BEG2 INT_R_X35Y187/SS6END1 INT_R_X35Y188/SS6E1 INT_R_X35Y189/SS6D1 INT_R_X35Y190/SS6C1 INT_R_X35Y191/IMUX30 INT_R_X35Y191/SS6B1 INT_R_X35Y191/WW2END2 INT_R_X35Y192/SS6A1 INT_R_X35Y193/SS6BEG1 INT_R_X35Y193/WW4END2 INT_R_X37Y191/SW2END2 INT_R_X37Y191/WW2BEG2 INT_R_X37Y193/WW4B2 INT_R_X39Y192/SW2A2 INT_R_X39Y193/LOGIC_OUTS20 INT_R_X39Y193/SW2BEG2 INT_R_X39Y193/WW4BEG2 VBRK_X89Y199/VBRK_WW2END2 VBRK_X89Y201/VBRK_WW4END2 
pips: CLBLM_R_X39Y193/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y185/DSP_R.DSP_IMUX30_1->DSP_1_B4 DSP_R_X35Y190/DSP_R.DSP_IMUX30_1->DSP_1_B4 INT_L_X38Y192/INT_L.SW2END2->>SW2BEG2 INT_R_X35Y186/INT_R.SR1END2->>IMUX30 INT_R_X35Y187/INT_R.SS6END1->>SR1BEG2 INT_R_X35Y191/INT_R.WW2END2->>IMUX30 INT_R_X35Y193/INT_R.WW4END2->>SS6BEG1 INT_R_X37Y191/INT_R.SW2END2->>WW2BEG2 INT_R_X39Y193/INT_R.LOGIC_OUTS20->>SW2BEG2 INT_R_X39Y193/INT_R.LOGIC_OUTS20->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[20] - 
wires: BRAM_INT_INTERFACE_L_X38Y192/INT_INTERFACE_WW4B1 BRAM_L_X38Y190/BRAM_WW4B1_2 CLBLM_L_X36Y192/CLBLM_WW4END1 CLBLM_R_X37Y192/CLBLM_WW4B1 CLBLM_R_X39Y192/CLBLM_LOGIC_OUTS23 CLBLM_R_X39Y192/CLBLM_M_DMUX DSP_R_X35Y185/DSP_1_B3 DSP_R_X35Y185/DSP_IMUX0_0 DSP_R_X35Y190/DSP_1_B3 DSP_R_X35Y190/DSP_IMUX0_0 DSP_R_X35Y190/DSP_WW4END1_2 INT_INTERFACE_R_X35Y185/INT_INTERFACE_IMUX0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_IMUX0 INT_INTERFACE_R_X35Y192/INT_INTERFACE_WW4END1 INT_L_X34Y190/SE2A0 INT_L_X34Y191/SE2BEG0 INT_L_X34Y191/SW2END0 INT_L_X36Y192/WW4C1 INT_L_X38Y192/WW4A1 INT_R_X35Y184/NR1BEG0 INT_R_X35Y184/SS6END0 INT_R_X35Y185/IMUX0 INT_R_X35Y185/NR1END0 INT_R_X35Y185/SS6E0 INT_R_X35Y186/SS6D0 INT_R_X35Y187/SS6C0 INT_R_X35Y188/SS6B0 INT_R_X35Y189/SS6A0 INT_R_X35Y190/IMUX0 INT_R_X35Y190/SE2END0 INT_R_X35Y190/SS2END0 INT_R_X35Y190/SS6BEG0 INT_R_X35Y191/SS2A0 INT_R_X35Y191/SW2A0 INT_R_X35Y192/SS2BEG0 INT_R_X35Y192/SW2BEG0 INT_R_X35Y192/WW4END1 INT_R_X37Y192/WW4B1 INT_R_X39Y192/LOGIC_OUTS23 INT_R_X39Y192/WW4BEG1 VBRK_X89Y200/VBRK_WW4END1 
pips: CLBLM_R_X39Y192/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_R_X35Y185/DSP_R.DSP_IMUX0_0->DSP_1_B3 DSP_R_X35Y190/DSP_R.DSP_IMUX0_0->DSP_1_B3 INT_L_X34Y191/INT_L.SW2END0->>SE2BEG0 INT_R_X35Y184/INT_R.SS6END0->>NR1BEG0 INT_R_X35Y185/INT_R.NR1END0->>IMUX0 INT_R_X35Y190/INT_R.SE2END0->>IMUX0 INT_R_X35Y190/INT_R.SS2END0->>SS6BEG0 INT_R_X35Y192/INT_R.WW4END1->>SS2BEG0 INT_R_X35Y192/INT_R.WW4END1->>SW2BEG0 INT_R_X39Y192/INT_R.LOGIC_OUTS23->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[19] - 
wires: BRAM_INT_INTERFACE_L_X38Y186/INT_INTERFACE_WW4B1 BRAM_INT_INTERFACE_L_X38Y191/INT_INTERFACE_WL1END3 BRAM_L_X38Y185/BRAM_WW4B1_1 BRAM_L_X38Y190/BRAM_WL1END3_1 CLBLM_L_X36Y186/CLBLM_WW4END1 CLBLM_L_X36Y190/CLBLM_SW2A2 CLBLM_R_X37Y186/CLBLM_WW4B1 CLBLM_R_X37Y191/CLBLM_WL1END3 CLBLM_R_X39Y192/CLBLM_LOGIC_OUTS22 CLBLM_R_X39Y192/CLBLM_M_CMUX DSP_R_X35Y185/DSP_1_B2 DSP_R_X35Y185/DSP_IMUX28_0 DSP_R_X35Y185/DSP_WW4END1_1 DSP_R_X35Y190/DSP_1_B2 DSP_R_X35Y190/DSP_IMUX28_0 DSP_R_X35Y190/DSP_SW2A2_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_IMUX28 INT_INTERFACE_R_X35Y186/INT_INTERFACE_WW4END1 INT_INTERFACE_R_X35Y190/INT_INTERFACE_IMUX28 INT_INTERFACE_R_X35Y190/INT_INTERFACE_SW2A2 INT_L_X36Y186/WW4C1 INT_L_X36Y190/SW2A2 INT_L_X36Y191/SW2BEG2 INT_L_X36Y191/WL1END2 INT_L_X38Y186/WW4A1 INT_L_X38Y191/WL1BEG3 INT_L_X38Y192/WL1BEG_N3 INT_L_X38Y192/WR1END1 INT_R_X35Y185/IMUX28 INT_R_X35Y185/SR1END1 INT_R_X35Y186/SR1BEG1 INT_R_X35Y186/WW4END1 INT_R_X35Y190/IMUX28 INT_R_X35Y190/SW2END2 INT_R_X37Y186/WW4B1 INT_R_X37Y191/WL1BEG2 INT_R_X37Y191/WL1END3 INT_R_X37Y192/WL1END_N1_3 INT_R_X39Y186/SS6END0 INT_R_X39Y186/WW4BEG1 INT_R_X39Y187/SS6E0 INT_R_X39Y188/SS6D0 INT_R_X39Y189/SS6C0 INT_R_X39Y190/SS6B0 INT_R_X39Y191/SS6A0 INT_R_X39Y192/LOGIC_OUTS22 INT_R_X39Y192/SS6BEG0 INT_R_X39Y192/WR1BEG1 VBRK_X89Y194/VBRK_WW4END1 VBRK_X89Y198/VBRK_SW2A2 
pips: CLBLM_R_X39Y192/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y185/DSP_R.DSP_IMUX28_0->DSP_1_B2 DSP_R_X35Y190/DSP_R.DSP_IMUX28_0->DSP_1_B2 INT_L_X36Y191/INT_L.WL1END2->>SW2BEG2 INT_L_X38Y192/INT_L.WR1END1->>WL1BEG_N3 INT_R_X35Y185/INT_R.SR1END1->>IMUX28 INT_R_X35Y186/INT_R.WW4END1->>SR1BEG1 INT_R_X35Y190/INT_R.SW2END2->>IMUX28 INT_R_X37Y191/INT_R.WL1END3->>WL1BEG2 INT_R_X39Y186/INT_R.SS6END0->>WW4BEG1 INT_R_X39Y192/INT_R.LOGIC_OUTS22->>SS6BEG0 INT_R_X39Y192/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[18] - 
wires: BRAM_INT_INTERFACE_L_X38Y188/INT_INTERFACE_SW4END3 BRAM_INT_INTERFACE_L_X38Y191/INT_INTERFACE_WW4B0 BRAM_L_X38Y185/BRAM_SW4END3_3 BRAM_L_X38Y190/BRAM_WW4B0_1 CLBLM_L_X36Y184/CLBLM_SW4END3 CLBLM_L_X36Y191/CLBLM_WW4END0 CLBLM_R_X37Y188/CLBLM_SW4END3 CLBLM_R_X37Y191/CLBLM_WW4B0 CLBLM_R_X39Y192/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y192/CLBLM_M_BMUX DSP_R_X35Y180/DSP_SW4END3_4 DSP_R_X35Y185/DSP_1_B1 DSP_R_X35Y185/DSP_IMUX26_0 DSP_R_X35Y190/DSP_1_B1 DSP_R_X35Y190/DSP_IMUX26_0 DSP_R_X35Y190/DSP_WW4END0_1 INT_INTERFACE_R_X35Y184/INT_INTERFACE_SW4END3 INT_INTERFACE_R_X35Y185/INT_INTERFACE_IMUX26 INT_INTERFACE_R_X35Y190/INT_INTERFACE_IMUX26 INT_INTERFACE_R_X35Y191/INT_INTERFACE_WW4END0 INT_L_X36Y184/SW6E3 INT_L_X36Y185/SW6D3 INT_L_X36Y186/SW6C3 INT_L_X36Y187/SW6B3 INT_L_X36Y188/SW6A3 INT_L_X36Y191/WW4C0 INT_L_X38Y188/SW6E3 INT_L_X38Y189/SW6D3 INT_L_X38Y190/SW6C3 INT_L_X38Y191/SW6B3 INT_L_X38Y191/WW4A0 INT_L_X38Y192/SW6A3 INT_R_X35Y184/SW6END3 INT_R_X35Y185/FAN_ALT1 INT_R_X35Y185/FAN_BOUNCE1 INT_R_X35Y185/IMUX26 INT_R_X35Y185/NL1BEG_N3 INT_R_X35Y185/SW6END_N0_3 INT_R_X35Y190/IMUX26 INT_R_X35Y190/SR1BEG_S0 INT_R_X35Y190/WW4END_S0_0 INT_R_X35Y191/WW4END0 INT_R_X37Y188/SW6BEG3 INT_R_X37Y188/SW6END3 INT_R_X37Y189/SW6END_N0_3 INT_R_X37Y191/WW4B0 INT_R_X39Y190/SS2END3 INT_R_X39Y191/SS2A3 INT_R_X39Y191/SS2END_N0_3 INT_R_X39Y191/WW4BEG0 INT_R_X39Y192/LOGIC_OUTS21 INT_R_X39Y192/SS2BEG3 INT_R_X39Y192/SW6BEG3 VBRK_X89Y192/VBRK_SW4END3 VBRK_X89Y199/VBRK_WW4END0 
pips: CLBLM_R_X39Y192/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_R_X35Y185/DSP_R.DSP_IMUX26_0->DSP_1_B1 DSP_R_X35Y190/DSP_R.DSP_IMUX26_0->DSP_1_B1 INT_R_X35Y185/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X35Y185/INT_R.FAN_BOUNCE1->>IMUX26 INT_R_X35Y185/INT_R.NL1BEG_N3->>FAN_ALT1 INT_R_X35Y185/INT_R.SW6END_N0_3->>NL1BEG_N3 INT_R_X35Y190/INT_R.SR1BEG_S0->>IMUX26 INT_R_X35Y190/INT_R.WW4END_S0_0->>SR1BEG_S0 INT_R_X37Y188/INT_R.SW6END3->>SW6BEG3 INT_R_X39Y191/INT_R.SS2END_N0_3->>WW4BEG0 INT_R_X39Y192/INT_R.LOGIC_OUTS21->>SS2BEG3 INT_R_X39Y192/INT_R.LOGIC_OUTS21->>SW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]0[17] - 
wires: BRAM_INT_INTERFACE_L_X38Y186/INT_INTERFACE_SW4END2 BRAM_INT_INTERFACE_L_X38Y190/INT_INTERFACE_WW2END2 BRAM_L_X38Y185/BRAM_SW4END2_1 BRAM_L_X38Y190/BRAM_WW2END2_0 CLBLM_L_X36Y185/CLBLM_WW2END2 CLBLM_L_X36Y190/CLBLM_WW2END2 CLBLM_R_X37Y186/CLBLM_SW4END2 CLBLM_R_X37Y190/CLBLM_WW2END2 CLBLM_R_X39Y192/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y192/CLBLM_M_AMUX DSP_R_X35Y185/DSP_1_B0 DSP_R_X35Y185/DSP_IMUX14_0 DSP_R_X35Y185/DSP_WW2END2_0 DSP_R_X35Y190/DSP_1_B0 DSP_R_X35Y190/DSP_IMUX14_0 DSP_R_X35Y190/DSP_WW2END2_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_IMUX14 INT_INTERFACE_R_X35Y185/INT_INTERFACE_WW2END2 INT_INTERFACE_R_X35Y190/INT_INTERFACE_IMUX14 INT_INTERFACE_R_X35Y190/INT_INTERFACE_WW2END2 INT_L_X36Y185/WW2A2 INT_L_X36Y190/WW2A2 INT_L_X38Y186/SW6E2 INT_L_X38Y187/SW6D2 INT_L_X38Y188/SW6C2 INT_L_X38Y189/SW6B2 INT_L_X38Y190/SW6A2 INT_L_X38Y190/WW2A2 INT_R_X35Y185/IMUX14 INT_R_X35Y185/WW2END2 INT_R_X35Y190/IMUX14 INT_R_X35Y190/WW2END2 INT_R_X37Y185/SL1END2 INT_R_X37Y185/WW2BEG2 INT_R_X37Y186/SL1BEG2 INT_R_X37Y186/SW6END2 INT_R_X37Y190/WW2BEG2 INT_R_X37Y190/WW2END2 INT_R_X39Y190/SS2END2 INT_R_X39Y190/SW6BEG2 INT_R_X39Y190/WW2BEG2 INT_R_X39Y191/SS2A2 INT_R_X39Y192/LOGIC_OUTS20 INT_R_X39Y192/SS2BEG2 VBRK_X89Y193/VBRK_WW2END2 VBRK_X89Y198/VBRK_WW2END2 
pips: CLBLM_R_X39Y192/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y185/DSP_R.DSP_IMUX14_0->DSP_1_B0 DSP_R_X35Y190/DSP_R.DSP_IMUX14_0->DSP_1_B0 INT_R_X35Y185/INT_R.WW2END2->>IMUX14 INT_R_X35Y190/INT_R.WW2END2->>IMUX14 INT_R_X37Y185/INT_R.SL1END2->>WW2BEG2 INT_R_X37Y186/INT_R.SW6END2->>SL1BEG2 INT_R_X37Y190/INT_R.WW2END2->>WW2BEG2 INT_R_X39Y190/INT_R.SS2END2->>SW6BEG2 INT_R_X39Y190/INT_R.SS2END2->>WW2BEG2 INT_R_X39Y192/INT_R.LOGIC_OUTS20->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0__1_n_24 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT29 DSP_R_X35Y190/DSP_1_ACIN29 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT29->DSP_1_ACIN29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_25 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT28 DSP_R_X35Y190/DSP_1_ACIN28 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT28->DSP_1_ACIN28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_26 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT27 DSP_R_X35Y190/DSP_1_ACIN27 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT27->DSP_1_ACIN27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_27 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT26 DSP_R_X35Y190/DSP_1_ACIN26 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT26->DSP_1_ACIN26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_28 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT25 DSP_R_X35Y190/DSP_1_ACIN25 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT25->DSP_1_ACIN25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_29 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT24 DSP_R_X35Y190/DSP_1_ACIN24 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT24->DSP_1_ACIN24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_30 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT23 DSP_R_X35Y190/DSP_1_ACIN23 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT23->DSP_1_ACIN23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_31 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT22 DSP_R_X35Y190/DSP_1_ACIN22 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT22->DSP_1_ACIN22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_32 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT21 DSP_R_X35Y190/DSP_1_ACIN21 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT21->DSP_1_ACIN21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_33 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT20 DSP_R_X35Y190/DSP_1_ACIN20 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT20->DSP_1_ACIN20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_34 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT19 DSP_R_X35Y190/DSP_1_ACIN19 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT19->DSP_1_ACIN19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_35 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT18 DSP_R_X35Y190/DSP_1_ACIN18 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT18->DSP_1_ACIN18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_36 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT17 DSP_R_X35Y190/DSP_1_ACIN17 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT17->DSP_1_ACIN17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_37 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT16 DSP_R_X35Y190/DSP_1_ACIN16 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT16->DSP_1_ACIN16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_38 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT15 DSP_R_X35Y190/DSP_1_ACIN15 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT15->DSP_1_ACIN15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_39 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT14 DSP_R_X35Y190/DSP_1_ACIN14 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT14->DSP_1_ACIN14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_40 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT13 DSP_R_X35Y190/DSP_1_ACIN13 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT13->DSP_1_ACIN13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_41 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT12 DSP_R_X35Y190/DSP_1_ACIN12 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT12->DSP_1_ACIN12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_42 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT11 DSP_R_X35Y190/DSP_1_ACIN11 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT11->DSP_1_ACIN11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_43 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT10 DSP_R_X35Y190/DSP_1_ACIN10 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT10->DSP_1_ACIN10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_44 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT9 DSP_R_X35Y190/DSP_1_ACIN9 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT9->DSP_1_ACIN9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_45 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT8 DSP_R_X35Y190/DSP_1_ACIN8 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT8->DSP_1_ACIN8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_46 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT7 DSP_R_X35Y190/DSP_1_ACIN7 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT7->DSP_1_ACIN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_47 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT6 DSP_R_X35Y190/DSP_1_ACIN6 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT6->DSP_1_ACIN6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_48 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT5 DSP_R_X35Y190/DSP_1_ACIN5 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT5->DSP_1_ACIN5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_49 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT4 DSP_R_X35Y190/DSP_1_ACIN4 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT4->DSP_1_ACIN4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_50 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT3 DSP_R_X35Y190/DSP_1_ACIN3 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT3->DSP_1_ACIN3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_51 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT2 DSP_R_X35Y190/DSP_1_ACIN2 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT2->DSP_1_ACIN2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_52 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT1 DSP_R_X35Y190/DSP_1_ACIN1 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT1->DSP_1_ACIN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_53 - 
wires: DSP_R_X35Y190/DSP_0_ACOUT0 DSP_R_X35Y190/DSP_1_ACIN0 
pips: DSP_R_X35Y190/DSP_R.DSP_0_ACOUT0->DSP_1_ACIN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_106 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT47 DSP_R_X35Y190/DSP_1_PCIN47 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT47->DSP_1_PCIN47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_107 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT46 DSP_R_X35Y190/DSP_1_PCIN46 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT46->DSP_1_PCIN46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_108 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT45 DSP_R_X35Y190/DSP_1_PCIN45 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT45->DSP_1_PCIN45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_109 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT44 DSP_R_X35Y190/DSP_1_PCIN44 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT44->DSP_1_PCIN44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_110 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT43 DSP_R_X35Y190/DSP_1_PCIN43 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT43->DSP_1_PCIN43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_111 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT42 DSP_R_X35Y190/DSP_1_PCIN42 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT42->DSP_1_PCIN42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_112 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT41 DSP_R_X35Y190/DSP_1_PCIN41 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT41->DSP_1_PCIN41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_113 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT40 DSP_R_X35Y190/DSP_1_PCIN40 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT40->DSP_1_PCIN40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_114 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT39 DSP_R_X35Y190/DSP_1_PCIN39 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT39->DSP_1_PCIN39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_115 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT38 DSP_R_X35Y190/DSP_1_PCIN38 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT38->DSP_1_PCIN38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_116 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT37 DSP_R_X35Y190/DSP_1_PCIN37 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT37->DSP_1_PCIN37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_117 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT36 DSP_R_X35Y190/DSP_1_PCIN36 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT36->DSP_1_PCIN36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_118 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT35 DSP_R_X35Y190/DSP_1_PCIN35 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT35->DSP_1_PCIN35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_119 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT34 DSP_R_X35Y190/DSP_1_PCIN34 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT34->DSP_1_PCIN34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_120 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT33 DSP_R_X35Y190/DSP_1_PCIN33 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT33->DSP_1_PCIN33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_121 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT32 DSP_R_X35Y190/DSP_1_PCIN32 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT32->DSP_1_PCIN32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_122 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT31 DSP_R_X35Y190/DSP_1_PCIN31 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT31->DSP_1_PCIN31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_123 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT30 DSP_R_X35Y190/DSP_1_PCIN30 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT30->DSP_1_PCIN30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_124 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT29 DSP_R_X35Y190/DSP_1_PCIN29 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT29->DSP_1_PCIN29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_125 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT28 DSP_R_X35Y190/DSP_1_PCIN28 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT28->DSP_1_PCIN28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_126 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT27 DSP_R_X35Y190/DSP_1_PCIN27 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT27->DSP_1_PCIN27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_127 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT26 DSP_R_X35Y190/DSP_1_PCIN26 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT26->DSP_1_PCIN26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_128 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT25 DSP_R_X35Y190/DSP_1_PCIN25 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT25->DSP_1_PCIN25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_129 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT24 DSP_R_X35Y190/DSP_1_PCIN24 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT24->DSP_1_PCIN24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_130 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT23 DSP_R_X35Y190/DSP_1_PCIN23 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT23->DSP_1_PCIN23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_131 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT22 DSP_R_X35Y190/DSP_1_PCIN22 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT22->DSP_1_PCIN22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_132 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT21 DSP_R_X35Y190/DSP_1_PCIN21 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT21->DSP_1_PCIN21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_133 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT20 DSP_R_X35Y190/DSP_1_PCIN20 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT20->DSP_1_PCIN20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_134 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT19 DSP_R_X35Y190/DSP_1_PCIN19 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT19->DSP_1_PCIN19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_135 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT18 DSP_R_X35Y190/DSP_1_PCIN18 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT18->DSP_1_PCIN18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_136 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT17 DSP_R_X35Y190/DSP_1_PCIN17 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT17->DSP_1_PCIN17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_137 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT16 DSP_R_X35Y190/DSP_1_PCIN16 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT16->DSP_1_PCIN16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_138 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT15 DSP_R_X35Y190/DSP_1_PCIN15 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT15->DSP_1_PCIN15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_139 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT14 DSP_R_X35Y190/DSP_1_PCIN14 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT14->DSP_1_PCIN14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_140 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT13 DSP_R_X35Y190/DSP_1_PCIN13 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT13->DSP_1_PCIN13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_141 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT12 DSP_R_X35Y190/DSP_1_PCIN12 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT12->DSP_1_PCIN12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_142 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT11 DSP_R_X35Y190/DSP_1_PCIN11 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT11->DSP_1_PCIN11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_143 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT10 DSP_R_X35Y190/DSP_1_PCIN10 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT10->DSP_1_PCIN10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_144 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT9 DSP_R_X35Y190/DSP_1_PCIN9 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT9->DSP_1_PCIN9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_145 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT8 DSP_R_X35Y190/DSP_1_PCIN8 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT8->DSP_1_PCIN8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_146 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT7 DSP_R_X35Y190/DSP_1_PCIN7 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT7->DSP_1_PCIN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_147 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT6 DSP_R_X35Y190/DSP_1_PCIN6 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT6->DSP_1_PCIN6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_148 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT5 DSP_R_X35Y190/DSP_1_PCIN5 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT5->DSP_1_PCIN5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_149 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT4 DSP_R_X35Y190/DSP_1_PCIN4 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT4->DSP_1_PCIN4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_150 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT3 DSP_R_X35Y190/DSP_1_PCIN3 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT3->DSP_1_PCIN3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_151 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT2 DSP_R_X35Y190/DSP_1_PCIN2 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT2->DSP_1_PCIN2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_152 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT1 DSP_R_X35Y190/DSP_1_PCIN1 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT1->DSP_1_PCIN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_153 - 
wires: DSP_R_X35Y190/DSP_0_PCOUT0 DSP_R_X35Y190/DSP_1_PCIN0 
pips: DSP_R_X35Y190/DSP_R.DSP_0_PCOUT0->DSP_1_PCIN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0__1_n_89 - 
wires: CLBLM_L_X36Y185/CLBLM_IMUX5 CLBLM_L_X36Y185/CLBLM_L_A6 CLBLM_L_X36Y193/CLBLM_SE2A3 DSP_R_X35Y190/DSP_0_P16 DSP_R_X35Y190/DSP_LOGIC_OUTS_B21_4 DSP_R_X35Y190/DSP_SE2A3_3 INT_INTERFACE_R_X35Y193/INT_INTERFACE_SE2A3 INT_INTERFACE_R_X35Y194/INT_INTERFACE_LOGIC_OUTS21 INT_INTERFACE_R_X35Y194/INT_INTERFACE_LOGIC_OUTS_B21 INT_L_X36Y185/FAN_ALT3 INT_L_X36Y185/FAN_BOUNCE3 INT_L_X36Y185/IMUX_L5 INT_L_X36Y185/SS2END3 INT_L_X36Y186/SS2A3 INT_L_X36Y186/SS2END_N0_3 INT_L_X36Y187/SS2BEG3 INT_L_X36Y187/SS6END3 INT_L_X36Y188/SS6E3 INT_L_X36Y188/SS6END_N0_3 INT_L_X36Y189/SS6D3 INT_L_X36Y190/SS6C3 INT_L_X36Y191/SS6B3 INT_L_X36Y192/SS6A3 INT_L_X36Y193/SE2END3 INT_L_X36Y193/SS6BEG3 INT_R_X35Y193/SE2A3 INT_R_X35Y194/LOGIC_OUTS21 INT_R_X35Y194/SE2BEG3 VBRK_X89Y201/VBRK_SE2A3 
pips: CLBLM_L_X36Y185/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 DSP_R_X35Y190/DSP_R.DSP_0_P16->DSP_LOGIC_OUTS_B21_4 INT_INTERFACE_R_X35Y194/INT_INTERFACE_R.INT_INTERFACE_LOGIC_OUTS_B21->>INT_INTERFACE_LOGIC_OUTS21 INT_L_X36Y185/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X36Y185/INT_L.FAN_BOUNCE3->>IMUX_L5 INT_L_X36Y185/INT_L.SS2END3->>FAN_ALT3 INT_L_X36Y187/INT_L.SS6END3->>SS2BEG3 INT_L_X36Y193/INT_L.SE2END3->>SS6BEG3 INT_R_X35Y194/INT_R.LOGIC_OUTS21->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[2][16] - 
wires: CLBLM_L_X36Y182/CLBLM_LOGIC_OUTS23 CLBLM_L_X36Y182/CLBLM_M_DMUX CLBLM_L_X36Y194/CLBLM_WW2A0 DSP_R_X35Y190/DSP_0_A16 DSP_R_X35Y190/DSP_IMUX47_4 DSP_R_X35Y190/DSP_WW2A0_4 INT_INTERFACE_R_X35Y194/INT_INTERFACE_IMUX47 INT_INTERFACE_R_X35Y194/INT_INTERFACE_WW2A0 INT_L_X34Y194/ER1BEG1 INT_L_X34Y194/WW2END0 INT_L_X36Y182/LOGIC_OUTS_L23 INT_L_X36Y182/NN6BEG1 INT_L_X36Y183/NN6A1 INT_L_X36Y184/NN6B1 INT_L_X36Y185/NN6C1 INT_L_X36Y186/NN6D1 INT_L_X36Y187/NN6E1 INT_L_X36Y188/NN6BEG1 INT_L_X36Y188/NN6END1 INT_L_X36Y189/NN6A1 INT_L_X36Y190/NN6B1 INT_L_X36Y191/NN6C1 INT_L_X36Y192/NN6D1 INT_L_X36Y193/NN6E1 INT_L_X36Y194/NN6END1 INT_L_X36Y194/WW2BEG0 INT_R_X35Y194/BYP_ALT5 INT_R_X35Y194/BYP_BOUNCE5 INT_R_X35Y194/ER1END1 INT_R_X35Y194/IMUX47 INT_R_X35Y194/WW2A0 VBRK_X89Y202/VBRK_WW2A0 
pips: CLBLM_L_X36Y182/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_R_X35Y190/DSP_R.DSP_IMUX47_4->DSP_0_A16 INT_L_X34Y194/INT_L.WW2END0->>ER1BEG1 INT_L_X36Y182/INT_L.LOGIC_OUTS_L23->>NN6BEG1 INT_L_X36Y188/INT_L.NN6END1->>NN6BEG1 INT_L_X36Y194/INT_L.NN6END1->>WW2BEG0 INT_R_X35Y194/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X35Y194/INT_R.BYP_BOUNCE5->>IMUX47 INT_R_X35Y194/INT_R.ER1END1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[2][15] - 
wires: CLBLM_L_X36Y182/CLBLM_LOGIC_OUTS22 CLBLM_L_X36Y182/CLBLM_M_CMUX CLBLM_L_X36Y188/CLBLM_NW4A0 DSP_R_X35Y185/DSP_NW4A0_3 DSP_R_X35Y190/DSP_0_A15 DSP_R_X35Y190/DSP_IMUX6_3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_NW4A0 INT_INTERFACE_R_X35Y193/INT_INTERFACE_IMUX6 INT_L_X34Y191/NW6END_S0_0 INT_L_X34Y192/NE2BEG0 INT_L_X34Y192/NW6END0 INT_L_X34Y193/NE2A0 INT_L_X36Y182/LOGIC_OUTS_L22 INT_L_X36Y182/NN6BEG0 INT_L_X36Y183/NN6A0 INT_L_X36Y184/NN6B0 INT_L_X36Y185/NN6C0 INT_L_X36Y186/NN6D0 INT_L_X36Y187/NN6E0 INT_L_X36Y187/NN6END_S1_0 INT_L_X36Y188/NN6END0 INT_L_X36Y188/NW6BEG0 INT_R_X35Y188/NW6A0 INT_R_X35Y189/NW6B0 INT_R_X35Y190/NW6C0 INT_R_X35Y191/NW6D0 INT_R_X35Y192/NE2END_S3_0 INT_R_X35Y192/NW6E0 INT_R_X35Y193/IMUX6 INT_R_X35Y193/NE2END0 INT_R_X35Y193/NL1BEG_N3 VBRK_X89Y196/VBRK_NW4A0 
pips: CLBLM_L_X36Y182/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y190/DSP_R.DSP_IMUX6_3->DSP_0_A15 INT_L_X34Y192/INT_L.NW6END0->>NE2BEG0 INT_L_X36Y182/INT_L.LOGIC_OUTS_L22->>NN6BEG0 INT_L_X36Y188/INT_L.NN6END0->>NW6BEG0 INT_R_X35Y193/INT_R.NE2END0->>NL1BEG_N3 INT_R_X35Y193/INT_R.NL1BEG_N3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[2][14] - 
wires: CLBLM_L_X36Y182/CLBLM_LOGIC_OUTS21 CLBLM_L_X36Y182/CLBLM_M_BMUX CLBLM_L_X36Y188/CLBLM_NW4A3 DSP_R_X35Y185/DSP_NW4A3_3 DSP_R_X35Y190/DSP_0_A14 DSP_R_X35Y190/DSP_IMUX46_3 INT_INTERFACE_R_X35Y188/INT_INTERFACE_NW4A3 INT_INTERFACE_R_X35Y193/INT_INTERFACE_IMUX46 INT_L_X34Y192/NE2BEG3 INT_L_X34Y192/NW6END3 INT_L_X34Y193/NE2A3 INT_L_X36Y182/LOGIC_OUTS_L21 INT_L_X36Y182/NN6BEG3 INT_L_X36Y183/NN6A3 INT_L_X36Y184/NN6B3 INT_L_X36Y185/NN6C3 INT_L_X36Y186/NN6D3 INT_L_X36Y187/NN6E3 INT_L_X36Y188/NN6END3 INT_L_X36Y188/NW6BEG3 INT_R_X35Y188/NW6A3 INT_R_X35Y189/NW6B3 INT_R_X35Y190/NW6C3 INT_R_X35Y191/NW6D3 INT_R_X35Y192/NW6E3 INT_R_X35Y193/IMUX46 INT_R_X35Y193/NE2END3 VBRK_X89Y196/VBRK_NW4A3 
pips: CLBLM_L_X36Y182/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_R_X35Y190/DSP_R.DSP_IMUX46_3->DSP_0_A14 INT_L_X34Y192/INT_L.NW6END3->>NE2BEG3 INT_L_X36Y182/INT_L.LOGIC_OUTS_L21->>NN6BEG3 INT_L_X36Y188/INT_L.NN6END3->>NW6BEG3 INT_R_X35Y193/INT_R.NE2END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[2][13] - 
wires: CLBLM_L_X36Y182/CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y182/CLBLM_M_AMUX CLBLM_L_X36Y194/CLBLM_WR1END3 DSP_R_X35Y190/DSP_0_A13 DSP_R_X35Y190/DSP_IMUX7_3 DSP_R_X35Y190/DSP_WR1END3_4 INT_INTERFACE_R_X35Y193/INT_INTERFACE_IMUX7 INT_INTERFACE_R_X35Y194/INT_INTERFACE_WR1END3 INT_L_X36Y182/LOGIC_OUTS_L20 INT_L_X36Y182/NN6BEG2 INT_L_X36Y183/NN6A2 INT_L_X36Y184/NN6B2 INT_L_X36Y185/NN6C2 INT_L_X36Y186/NN6D2 INT_L_X36Y187/NN6E2 INT_L_X36Y188/NN6BEG2 INT_L_X36Y188/NN6END2 INT_L_X36Y189/NN6A2 INT_L_X36Y190/NN6B2 INT_L_X36Y191/NN6C2 INT_L_X36Y192/NN6D2 INT_L_X36Y193/NN6E2 INT_L_X36Y194/NN6END2 INT_L_X36Y194/WR1BEG3 INT_R_X35Y193/IMUX7 INT_R_X35Y193/SR1END3 INT_R_X35Y194/SR1BEG3 INT_R_X35Y194/SR1END_N3_3 INT_R_X35Y194/WR1END3 VBRK_X89Y202/VBRK_WR1END3 
pips: CLBLM_L_X36Y182/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y190/DSP_R.DSP_IMUX7_3->DSP_0_A13 INT_L_X36Y182/INT_L.LOGIC_OUTS_L20->>NN6BEG2 INT_L_X36Y188/INT_L.NN6END2->>NN6BEG2 INT_L_X36Y194/INT_L.NN6END2->>WR1BEG3 INT_R_X35Y193/INT_R.SR1END3->>IMUX7 INT_R_X35Y194/INT_R.WR1END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[2][12] - 
wires: CLBLM_L_X36Y181/CLBLM_LOGIC_OUTS23 CLBLM_L_X36Y181/CLBLM_M_DMUX CLBLM_L_X36Y193/CLBLM_WR1END2 DSP_R_X35Y190/DSP_0_A12 DSP_R_X35Y190/DSP_IMUX47_3 DSP_R_X35Y190/DSP_WR1END2_3 INT_INTERFACE_R_X35Y193/INT_INTERFACE_IMUX47 INT_INTERFACE_R_X35Y193/INT_INTERFACE_WR1END2 INT_L_X36Y181/LOGIC_OUTS_L23 INT_L_X36Y181/NN6BEG1 INT_L_X36Y182/NN6A1 INT_L_X36Y183/NN6B1 INT_L_X36Y184/NN6C1 INT_L_X36Y185/NN6D1 INT_L_X36Y186/NN6E1 INT_L_X36Y187/NN6BEG1 INT_L_X36Y187/NN6END1 INT_L_X36Y188/NN6A1 INT_L_X36Y189/NN6B1 INT_L_X36Y190/NN6C1 INT_L_X36Y191/NN6D1 INT_L_X36Y192/NN6E1 INT_L_X36Y193/NN6END1 INT_L_X36Y193/WR1BEG2 INT_R_X35Y193/BYP_ALT5 INT_R_X35Y193/BYP_BOUNCE5 INT_R_X35Y193/IMUX47 INT_R_X35Y193/WR1END2 VBRK_X89Y201/VBRK_WR1END2 
pips: CLBLM_L_X36Y181/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_R_X35Y190/DSP_R.DSP_IMUX47_3->DSP_0_A12 INT_L_X36Y181/INT_L.LOGIC_OUTS_L23->>NN6BEG1 INT_L_X36Y187/INT_L.NN6END1->>NN6BEG1 INT_L_X36Y193/INT_L.NN6END1->>WR1BEG2 INT_R_X35Y193/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X35Y193/INT_R.BYP_BOUNCE5->>IMUX47 INT_R_X35Y193/INT_R.WR1END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[2][11] - 
wires: CLBLM_L_X36Y181/CLBLM_LOGIC_OUTS22 CLBLM_L_X36Y181/CLBLM_M_CMUX CLBLM_L_X36Y187/CLBLM_NW4A0 DSP_R_X35Y185/DSP_NW4A0_2 DSP_R_X35Y190/DSP_0_A11 DSP_R_X35Y190/DSP_IMUX17_2 INT_INTERFACE_R_X35Y187/INT_INTERFACE_NW4A0 INT_INTERFACE_R_X35Y192/INT_INTERFACE_IMUX17 INT_L_X34Y190/NW6END_S0_0 INT_L_X34Y191/NE2BEG0 INT_L_X34Y191/NW6END0 INT_L_X34Y192/NE2A0 INT_L_X36Y181/LOGIC_OUTS_L22 INT_L_X36Y181/NN6BEG0 INT_L_X36Y182/NN6A0 INT_L_X36Y183/NN6B0 INT_L_X36Y184/NN6C0 INT_L_X36Y185/NN6D0 INT_L_X36Y186/NN6E0 INT_L_X36Y186/NN6END_S1_0 INT_L_X36Y187/NN6END0 INT_L_X36Y187/NW6BEG0 INT_R_X35Y187/NW6A0 INT_R_X35Y188/NW6B0 INT_R_X35Y189/NW6C0 INT_R_X35Y190/NW6D0 INT_R_X35Y191/NE2END_S3_0 INT_R_X35Y191/NW6E0 INT_R_X35Y192/IMUX17 INT_R_X35Y192/NE2END0 VBRK_X89Y195/VBRK_NW4A0 
pips: CLBLM_L_X36Y181/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y190/DSP_R.DSP_IMUX17_2->DSP_0_A11 INT_L_X34Y191/INT_L.NW6END0->>NE2BEG0 INT_L_X36Y181/INT_L.LOGIC_OUTS_L22->>NN6BEG0 INT_L_X36Y187/INT_L.NN6END0->>NW6BEG0 INT_R_X35Y192/INT_R.NE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[2][10] - 
wires: CLBLM_L_X36Y181/CLBLM_LOGIC_OUTS21 CLBLM_L_X36Y181/CLBLM_M_BMUX CLBLM_L_X36Y181/CLBLM_NW4A3 DSP_R_X35Y180/DSP_NW4A3_1 DSP_R_X35Y190/DSP_0_A10 DSP_R_X35Y190/DSP_IMUX21_2 INT_INTERFACE_R_X35Y181/INT_INTERFACE_NW4A3 INT_INTERFACE_R_X35Y192/INT_INTERFACE_IMUX21 INT_L_X34Y185/NN6BEG3 INT_L_X34Y185/NW6END3 INT_L_X34Y186/NN6A3 INT_L_X34Y187/NN6B3 INT_L_X34Y188/NN6C3 INT_L_X34Y189/NN6D3 INT_L_X34Y190/NN6E3 INT_L_X34Y191/NN6END3 INT_L_X34Y191/NR1BEG3 INT_L_X34Y192/EL1BEG2 INT_L_X34Y192/NR1END3 INT_L_X36Y181/LOGIC_OUTS_L21 INT_L_X36Y181/NW6BEG3 INT_R_X35Y181/NW6A3 INT_R_X35Y182/NW6B3 INT_R_X35Y183/NW6C3 INT_R_X35Y184/NW6D3 INT_R_X35Y185/NW6E3 INT_R_X35Y192/EL1END2 INT_R_X35Y192/IMUX21 VBRK_X89Y189/VBRK_NW4A3 
pips: CLBLM_L_X36Y181/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_R_X35Y190/DSP_R.DSP_IMUX21_2->DSP_0_A10 INT_L_X34Y185/INT_L.NW6END3->>NN6BEG3 INT_L_X34Y191/INT_L.NN6END3->>NR1BEG3 INT_L_X34Y192/INT_L.NR1END3->>EL1BEG2 INT_L_X36Y181/INT_L.LOGIC_OUTS_L21->>NW6BEG3 INT_R_X35Y192/INT_R.EL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[2][9] - 
wires: CLBLM_L_X36Y181/CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y181/CLBLM_M_AMUX CLBLM_L_X36Y192/CLBLM_WL1END1 DSP_R_X35Y190/DSP_0_A9 DSP_R_X35Y190/DSP_IMUX19_2 DSP_R_X35Y190/DSP_WL1END1_2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_IMUX19 INT_INTERFACE_R_X35Y192/INT_INTERFACE_WL1END1 INT_L_X36Y181/LOGIC_OUTS_L20 INT_L_X36Y181/NN6BEG2 INT_L_X36Y182/NN6A2 INT_L_X36Y183/NN6B2 INT_L_X36Y184/NN6C2 INT_L_X36Y185/NN6D2 INT_L_X36Y186/NN6E2 INT_L_X36Y187/NN6BEG2 INT_L_X36Y187/NN6END2 INT_L_X36Y188/NN6A2 INT_L_X36Y189/NN6B2 INT_L_X36Y190/NN6C2 INT_L_X36Y191/NN6D2 INT_L_X36Y192/NN6E2 INT_L_X36Y192/SR1END2 INT_L_X36Y192/WL1BEG1 INT_L_X36Y193/NN6END2 INT_L_X36Y193/SR1BEG2 INT_R_X35Y192/IMUX19 INT_R_X35Y192/WL1END1 VBRK_X89Y200/VBRK_WL1END1 
pips: CLBLM_L_X36Y181/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y190/DSP_R.DSP_IMUX19_2->DSP_0_A9 INT_L_X36Y181/INT_L.LOGIC_OUTS_L20->>NN6BEG2 INT_L_X36Y187/INT_L.NN6END2->>NN6BEG2 INT_L_X36Y192/INT_L.SR1END2->>WL1BEG1 INT_L_X36Y193/INT_L.NN6END2->>SR1BEG2 INT_R_X35Y192/INT_R.WL1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[2][8] - 
wires: CLBLM_L_X36Y180/CLBLM_LOGIC_OUTS23 CLBLM_L_X36Y180/CLBLM_M_DMUX CLBLM_L_X36Y180/CLBLM_WW2A1 CLBLM_L_X36Y192/CLBLM_EE2A2 CLBLM_L_X36Y192/CLBLM_WR1END3 DSP_R_X35Y180/DSP_WW2A1_0 DSP_R_X35Y190/DSP_0_A8 DSP_R_X35Y190/DSP_EE2A2_2 DSP_R_X35Y190/DSP_IMUX23_2 DSP_R_X35Y190/DSP_WR1END3_2 INT_INTERFACE_R_X35Y180/INT_INTERFACE_WW2A1 INT_INTERFACE_R_X35Y192/INT_INTERFACE_EE2A2 INT_INTERFACE_R_X35Y192/INT_INTERFACE_IMUX23 INT_INTERFACE_R_X35Y192/INT_INTERFACE_WR1END3 INT_L_X34Y180/NN6BEG2 INT_L_X34Y180/WW2END1 INT_L_X34Y181/NN6A2 INT_L_X34Y182/NN6B2 INT_L_X34Y183/NN6C2 INT_L_X34Y184/NN6D2 INT_L_X34Y185/NN6E2 INT_L_X34Y186/NN6BEG2 INT_L_X34Y186/NN6END2 INT_L_X34Y187/NN6A2 INT_L_X34Y188/NN6B2 INT_L_X34Y189/NN6C2 INT_L_X34Y190/NN6D2 INT_L_X34Y191/NN6E2 INT_L_X34Y192/EE2BEG2 INT_L_X34Y192/NN6END2 INT_L_X36Y180/LOGIC_OUTS_L23 INT_L_X36Y180/WW2BEG1 INT_L_X36Y192/EE2END2 INT_L_X36Y192/WR1BEG3 INT_R_X35Y180/WW2A1 INT_R_X35Y192/EE2A2 INT_R_X35Y192/IMUX23 INT_R_X35Y192/WR1END3 VBRK_X89Y188/VBRK_WW2A1 VBRK_X89Y200/VBRK_EE2A2 VBRK_X89Y200/VBRK_WR1END3 
pips: CLBLM_L_X36Y180/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_R_X35Y190/DSP_R.DSP_IMUX23_2->DSP_0_A8 INT_L_X34Y180/INT_L.WW2END1->>NN6BEG2 INT_L_X34Y186/INT_L.NN6END2->>NN6BEG2 INT_L_X34Y192/INT_L.NN6END2->>EE2BEG2 INT_L_X36Y180/INT_L.LOGIC_OUTS_L23->>WW2BEG1 INT_L_X36Y192/INT_L.EE2END2->>WR1BEG3 INT_R_X35Y192/INT_R.WR1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[2][7] - 
wires: CLBLM_L_X36Y180/CLBLM_LOGIC_OUTS22 CLBLM_L_X36Y180/CLBLM_M_CMUX CLBLM_L_X36Y186/CLBLM_NW4A0 DSP_R_X35Y185/DSP_NW4A0_1 DSP_R_X35Y190/DSP_0_A7 DSP_R_X35Y190/DSP_IMUX17_1 INT_INTERFACE_R_X35Y186/INT_INTERFACE_NW4A0 INT_INTERFACE_R_X35Y191/INT_INTERFACE_IMUX17 INT_L_X34Y189/NW6END_S0_0 INT_L_X34Y190/NE2BEG0 INT_L_X34Y190/NW6END0 INT_L_X34Y191/NE2A0 INT_L_X36Y180/LOGIC_OUTS_L22 INT_L_X36Y180/NN6BEG0 INT_L_X36Y181/NN6A0 INT_L_X36Y182/NN6B0 INT_L_X36Y183/NN6C0 INT_L_X36Y184/NN6D0 INT_L_X36Y185/NN6E0 INT_L_X36Y185/NN6END_S1_0 INT_L_X36Y186/NN6END0 INT_L_X36Y186/NW6BEG0 INT_R_X35Y186/NW6A0 INT_R_X35Y187/NW6B0 INT_R_X35Y188/NW6C0 INT_R_X35Y189/NW6D0 INT_R_X35Y190/NE2END_S3_0 INT_R_X35Y190/NW6E0 INT_R_X35Y191/IMUX17 INT_R_X35Y191/NE2END0 VBRK_X89Y194/VBRK_NW4A0 
pips: CLBLM_L_X36Y180/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y190/DSP_R.DSP_IMUX17_1->DSP_0_A7 INT_L_X34Y190/INT_L.NW6END0->>NE2BEG0 INT_L_X36Y180/INT_L.LOGIC_OUTS_L22->>NN6BEG0 INT_L_X36Y186/INT_L.NN6END0->>NW6BEG0 INT_R_X35Y191/INT_R.NE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[2][6] - 
wires: CLBLM_L_X36Y180/CLBLM_LOGIC_OUTS21 CLBLM_L_X36Y180/CLBLM_M_BMUX CLBLM_L_X36Y191/CLBLM_WL1END2 DSP_R_X35Y190/DSP_0_A6 DSP_R_X35Y190/DSP_IMUX21_1 DSP_R_X35Y190/DSP_WL1END2_1 INT_INTERFACE_R_X35Y191/INT_INTERFACE_IMUX21 INT_INTERFACE_R_X35Y191/INT_INTERFACE_WL1END2 INT_L_X36Y180/LOGIC_OUTS_L21 INT_L_X36Y180/NN6BEG3 INT_L_X36Y181/NN6A3 INT_L_X36Y182/NN6B3 INT_L_X36Y183/NN6C3 INT_L_X36Y184/NN6D3 INT_L_X36Y185/NN6E3 INT_L_X36Y186/NN6BEG3 INT_L_X36Y186/NN6END3 INT_L_X36Y187/NN6A3 INT_L_X36Y188/NN6B3 INT_L_X36Y189/NN6C3 INT_L_X36Y190/NN6D3 INT_L_X36Y191/NN6E3 INT_L_X36Y191/SR1END3 INT_L_X36Y191/WL1BEG2 INT_L_X36Y192/NN6END3 INT_L_X36Y192/SR1BEG3 INT_L_X36Y192/SR1END_N3_3 INT_R_X35Y191/IMUX21 INT_R_X35Y191/WL1END2 VBRK_X89Y199/VBRK_WL1END2 
pips: CLBLM_L_X36Y180/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_R_X35Y190/DSP_R.DSP_IMUX21_1->DSP_0_A6 INT_L_X36Y180/INT_L.LOGIC_OUTS_L21->>NN6BEG3 INT_L_X36Y186/INT_L.NN6END3->>NN6BEG3 INT_L_X36Y191/INT_L.SR1END3->>WL1BEG2 INT_L_X36Y192/INT_L.NN6END3->>SR1BEG3 INT_R_X35Y191/INT_R.WL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[2][5] - 
wires: CLBLM_L_X36Y180/CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y180/CLBLM_M_AMUX CLBLM_L_X36Y191/CLBLM_WL1END1 DSP_R_X35Y190/DSP_0_A5 DSP_R_X35Y190/DSP_IMUX19_1 DSP_R_X35Y190/DSP_WL1END1_1 INT_INTERFACE_R_X35Y191/INT_INTERFACE_IMUX19 INT_INTERFACE_R_X35Y191/INT_INTERFACE_WL1END1 INT_L_X36Y180/LOGIC_OUTS_L20 INT_L_X36Y180/NN6BEG2 INT_L_X36Y181/NN6A2 INT_L_X36Y182/NN6B2 INT_L_X36Y183/NN6C2 INT_L_X36Y184/NN6D2 INT_L_X36Y185/NN6E2 INT_L_X36Y186/NN6BEG2 INT_L_X36Y186/NN6END2 INT_L_X36Y187/NN6A2 INT_L_X36Y188/NN6B2 INT_L_X36Y189/NN6C2 INT_L_X36Y190/NN6D2 INT_L_X36Y191/NN6E2 INT_L_X36Y191/SR1END2 INT_L_X36Y191/WL1BEG1 INT_L_X36Y192/NN6END2 INT_L_X36Y192/SR1BEG2 INT_R_X35Y191/IMUX19 INT_R_X35Y191/WL1END1 VBRK_X89Y199/VBRK_WL1END1 
pips: CLBLM_L_X36Y180/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y190/DSP_R.DSP_IMUX19_1->DSP_0_A5 INT_L_X36Y180/INT_L.LOGIC_OUTS_L20->>NN6BEG2 INT_L_X36Y186/INT_L.NN6END2->>NN6BEG2 INT_L_X36Y191/INT_L.SR1END2->>WL1BEG1 INT_L_X36Y192/INT_L.NN6END2->>SR1BEG2 INT_R_X35Y191/INT_R.WL1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[2][4] - 
wires: CLBLM_L_X36Y179/CLBLM_LOGIC_OUTS23 CLBLM_L_X36Y179/CLBLM_M_DMUX CLBLM_L_X36Y191/CLBLM_WR1END2 DSP_R_X35Y190/DSP_0_A4 DSP_R_X35Y190/DSP_IMUX23_1 DSP_R_X35Y190/DSP_WR1END2_1 INT_INTERFACE_R_X35Y191/INT_INTERFACE_IMUX23 INT_INTERFACE_R_X35Y191/INT_INTERFACE_WR1END2 INT_L_X36Y179/LOGIC_OUTS_L23 INT_L_X36Y179/NN6BEG1 INT_L_X36Y180/NN6A1 INT_L_X36Y181/NN6B1 INT_L_X36Y182/NN6C1 INT_L_X36Y183/NN6D1 INT_L_X36Y184/NN6E1 INT_L_X36Y185/NN6BEG1 INT_L_X36Y185/NN6END1 INT_L_X36Y186/NN6A1 INT_L_X36Y187/NN6B1 INT_L_X36Y188/NN6C1 INT_L_X36Y189/NN6D1 INT_L_X36Y190/NN6E1 INT_L_X36Y191/NN6END1 INT_L_X36Y191/WR1BEG2 INT_R_X35Y191/BYP_ALT5 INT_R_X35Y191/BYP_BOUNCE5 INT_R_X35Y191/IMUX23 INT_R_X35Y191/WR1END2 VBRK_X89Y199/VBRK_WR1END2 
pips: CLBLM_L_X36Y179/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_R_X35Y190/DSP_R.DSP_IMUX23_1->DSP_0_A4 INT_L_X36Y179/INT_L.LOGIC_OUTS_L23->>NN6BEG1 INT_L_X36Y185/INT_L.NN6END1->>NN6BEG1 INT_L_X36Y191/INT_L.NN6END1->>WR1BEG2 INT_R_X35Y191/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X35Y191/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X35Y191/INT_R.WR1END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[2][3] - 
wires: CLBLM_L_X36Y179/CLBLM_LOGIC_OUTS22 CLBLM_L_X36Y179/CLBLM_M_CMUX CLBLM_L_X36Y185/CLBLM_NW4A0 DSP_R_X35Y185/DSP_NW4A0_0 DSP_R_X35Y190/DSP_0_A3 DSP_R_X35Y190/DSP_IMUX17_0 INT_INTERFACE_R_X35Y185/INT_INTERFACE_NW4A0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_IMUX17 INT_L_X34Y188/NW6END_S0_0 INT_L_X34Y189/NE2BEG0 INT_L_X34Y189/NW6END0 INT_L_X34Y190/NE2A0 INT_L_X36Y179/LOGIC_OUTS_L22 INT_L_X36Y179/NN6BEG0 INT_L_X36Y180/NN6A0 INT_L_X36Y181/NN6B0 INT_L_X36Y182/NN6C0 INT_L_X36Y183/NN6D0 INT_L_X36Y184/NN6E0 INT_L_X36Y184/NN6END_S1_0 INT_L_X36Y185/NN6END0 INT_L_X36Y185/NW6BEG0 INT_R_X35Y185/NW6A0 INT_R_X35Y186/NW6B0 INT_R_X35Y187/NW6C0 INT_R_X35Y188/NW6D0 INT_R_X35Y189/NE2END_S3_0 INT_R_X35Y189/NW6E0 INT_R_X35Y190/IMUX17 INT_R_X35Y190/NE2END0 VBRK_X89Y193/VBRK_NW4A0 
pips: CLBLM_L_X36Y179/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 DSP_R_X35Y190/DSP_R.DSP_IMUX17_0->DSP_0_A3 INT_L_X34Y189/INT_L.NW6END0->>NE2BEG0 INT_L_X36Y179/INT_L.LOGIC_OUTS_L22->>NN6BEG0 INT_L_X36Y185/INT_L.NN6END0->>NW6BEG0 INT_R_X35Y190/INT_R.NE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[2][2] - 
wires: CLBLM_L_X36Y179/CLBLM_LOGIC_OUTS21 CLBLM_L_X36Y179/CLBLM_M_BMUX CLBLM_L_X36Y190/CLBLM_WL1END2 DSP_R_X35Y190/DSP_0_A2 DSP_R_X35Y190/DSP_IMUX21_0 DSP_R_X35Y190/DSP_WL1END2_0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_IMUX21 INT_INTERFACE_R_X35Y190/INT_INTERFACE_WL1END2 INT_L_X36Y179/LOGIC_OUTS_L21 INT_L_X36Y179/NN6BEG3 INT_L_X36Y180/NN6A3 INT_L_X36Y181/NN6B3 INT_L_X36Y182/NN6C3 INT_L_X36Y183/NN6D3 INT_L_X36Y184/NN6E3 INT_L_X36Y185/NN6BEG3 INT_L_X36Y185/NN6END3 INT_L_X36Y186/NN6A3 INT_L_X36Y187/NN6B3 INT_L_X36Y188/NN6C3 INT_L_X36Y189/NN6D3 INT_L_X36Y190/NN6E3 INT_L_X36Y190/SR1END3 INT_L_X36Y190/WL1BEG2 INT_L_X36Y191/NN6END3 INT_L_X36Y191/SR1BEG3 INT_L_X36Y191/SR1END_N3_3 INT_R_X35Y190/IMUX21 INT_R_X35Y190/WL1END2 VBRK_X89Y198/VBRK_WL1END2 
pips: CLBLM_L_X36Y179/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 DSP_R_X35Y190/DSP_R.DSP_IMUX21_0->DSP_0_A2 INT_L_X36Y179/INT_L.LOGIC_OUTS_L21->>NN6BEG3 INT_L_X36Y185/INT_L.NN6END3->>NN6BEG3 INT_L_X36Y190/INT_L.SR1END3->>WL1BEG2 INT_L_X36Y191/INT_L.NN6END3->>SR1BEG3 INT_R_X35Y190/INT_R.WL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[2][1] - 
wires: CLBLM_L_X36Y179/CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y179/CLBLM_M_AMUX CLBLM_L_X36Y190/CLBLM_WL1END1 DSP_R_X35Y190/DSP_0_A1 DSP_R_X35Y190/DSP_IMUX19_0 DSP_R_X35Y190/DSP_WL1END1_0 INT_INTERFACE_R_X35Y190/INT_INTERFACE_IMUX19 INT_INTERFACE_R_X35Y190/INT_INTERFACE_WL1END1 INT_L_X36Y179/LOGIC_OUTS_L20 INT_L_X36Y179/NN6BEG2 INT_L_X36Y180/NN6A2 INT_L_X36Y181/NN6B2 INT_L_X36Y182/NN6C2 INT_L_X36Y183/NN6D2 INT_L_X36Y184/NN6E2 INT_L_X36Y185/NN6BEG2 INT_L_X36Y185/NN6END2 INT_L_X36Y186/NN6A2 INT_L_X36Y187/NN6B2 INT_L_X36Y188/NN6C2 INT_L_X36Y189/NN6D2 INT_L_X36Y190/NN6E2 INT_L_X36Y190/SR1END2 INT_L_X36Y190/WL1BEG1 INT_L_X36Y191/NN6END2 INT_L_X36Y191/SR1BEG2 INT_R_X35Y190/IMUX19 INT_R_X35Y190/WL1END1 VBRK_X89Y198/VBRK_WL1END1 
pips: CLBLM_L_X36Y179/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_R_X35Y190/DSP_R.DSP_IMUX19_0->DSP_0_A1 INT_L_X36Y179/INT_L.LOGIC_OUTS_L20->>NN6BEG2 INT_L_X36Y185/INT_L.NN6END2->>NN6BEG2 INT_L_X36Y190/INT_L.SR1END2->>WL1BEG1 INT_L_X36Y191/INT_L.NN6END2->>SR1BEG2 INT_R_X35Y190/INT_R.WL1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[2][0] - 
wires: CLBLM_L_X36Y178/CLBLM_LOGIC_OUTS23 CLBLM_L_X36Y178/CLBLM_M_DMUX CLBLM_L_X36Y178/CLBLM_WW2A1 CLBLM_L_X36Y190/CLBLM_EE2A2 CLBLM_L_X36Y190/CLBLM_WR1END3 DSP_R_X35Y175/DSP_WW2A1_3 DSP_R_X35Y190/DSP_0_A0 DSP_R_X35Y190/DSP_EE2A2_0 DSP_R_X35Y190/DSP_IMUX23_0 DSP_R_X35Y190/DSP_WR1END3_0 INT_INTERFACE_R_X35Y178/INT_INTERFACE_WW2A1 INT_INTERFACE_R_X35Y190/INT_INTERFACE_EE2A2 INT_INTERFACE_R_X35Y190/INT_INTERFACE_IMUX23 INT_INTERFACE_R_X35Y190/INT_INTERFACE_WR1END3 INT_L_X34Y178/NN6BEG2 INT_L_X34Y178/WW2END1 INT_L_X34Y179/NN6A2 INT_L_X34Y180/NN6B2 INT_L_X34Y181/NN6C2 INT_L_X34Y182/NN6D2 INT_L_X34Y183/NN6E2 INT_L_X34Y184/NN6BEG2 INT_L_X34Y184/NN6END2 INT_L_X34Y185/NN6A2 INT_L_X34Y186/NN6B2 INT_L_X34Y187/NN6C2 INT_L_X34Y188/NN6D2 INT_L_X34Y189/NN6E2 INT_L_X34Y190/EE2BEG2 INT_L_X34Y190/NN6END2 INT_L_X36Y178/LOGIC_OUTS_L23 INT_L_X36Y178/WW2BEG1 INT_L_X36Y190/EE2END2 INT_L_X36Y190/WR1BEG3 INT_R_X35Y178/WW2A1 INT_R_X35Y190/EE2A2 INT_R_X35Y190/IMUX23 INT_R_X35Y190/WR1END3 VBRK_X89Y186/VBRK_WW2A1 VBRK_X89Y198/VBRK_EE2A2 VBRK_X89Y198/VBRK_WR1END3 
pips: CLBLM_L_X36Y178/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 DSP_R_X35Y190/DSP_R.DSP_IMUX23_0->DSP_0_A0 INT_L_X34Y178/INT_L.WW2END1->>NN6BEG2 INT_L_X34Y184/INT_L.NN6END2->>NN6BEG2 INT_L_X34Y190/INT_L.NN6END2->>EE2BEG2 INT_L_X36Y178/INT_L.LOGIC_OUTS_L23->>WW2BEG1 INT_L_X36Y190/INT_L.EE2END2->>WR1BEG3 INT_R_X35Y190/INT_R.WR1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_1_n_0 - 
wires: CLBLM_L_X36Y182/CLBLM_M_COUT CLBLM_L_X36Y182/CLBLM_M_COUT_N CLBLM_L_X36Y183/CLBLM_M_CIN 
pips: CLBLM_L_X36Y182/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_2_n_0 - 
wires: CLBLM_L_X36Y181/CLBLM_M_COUT CLBLM_L_X36Y181/CLBLM_M_COUT_N CLBLM_L_X36Y182/CLBLM_M_CIN 
pips: CLBLM_L_X36Y181/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_10__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_10__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_21__1_n_5 - 
wires: BRAM_INT_INTERFACE_L_X44Y194/INT_INTERFACE_WW4B0 BRAM_L_X44Y190/BRAM_WW4B0_4 CLBLL_L_X40Y194/CLBLL_WR1END2 CLBLL_L_X42Y194/CLBLL_WW4END0 CLBLL_R_X45Y194/CLBLL_WW4END0 CLBLM_L_X46Y194/CLBLM_WW4END0 CLBLM_R_X39Y194/CLBLM_IMUX12 CLBLM_R_X39Y194/CLBLM_M_B6 CLBLM_R_X39Y194/CLBLM_WR1END2 CLBLM_R_X41Y194/CLBLM_WW4END0 CLBLM_R_X43Y194/CLBLM_WW4B0 CLBLM_R_X47Y194/CLBLM_WW4B0 CLBLM_R_X49Y194/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y194/CLBLM_L_CMUX DSP_L_X48Y190/DSP_WW4B0_4 INT_INTERFACE_L_X48Y194/INT_INTERFACE_WW4B0 INT_L_X40Y194/WR1BEG2 INT_L_X40Y194/WR1END1 INT_L_X42Y194/WW4C0 INT_L_X44Y194/WW4A0 INT_L_X46Y194/WW4C0 INT_L_X48Y194/WW4A0 INT_R_X39Y194/IMUX12 INT_R_X39Y194/WR1END2 INT_R_X41Y193/WW4END_S0_0 INT_R_X41Y194/WR1BEG1 INT_R_X41Y194/WW4END0 INT_R_X43Y194/WW4B0 INT_R_X45Y193/WW4END_S0_0 INT_R_X45Y194/WW4BEG0 INT_R_X45Y194/WW4END0 INT_R_X47Y194/WW4B0 INT_R_X49Y194/LOGIC_OUTS18 INT_R_X49Y194/WW4BEG0 VBRK_X113Y202/VBRK_WW4END0 VBRK_X118Y202/VBRK_WW4B0 VBRK_X99Y202/VBRK_WR1END2 
pips: CLBLM_R_X39Y194/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X49Y194/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X40Y194/INT_L.WR1END1->>WR1BEG2 INT_R_X39Y194/INT_R.WR1END2->>IMUX12 INT_R_X41Y194/INT_R.WW4END0->>WR1BEG1 INT_R_X45Y194/INT_R.WW4END0->>WW4BEG0 INT_R_X49Y194/INT_R.LOGIC_OUTS18->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_11__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_11__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_21__1_n_6 - 
wires: BRAM_INT_INTERFACE_L_X44Y194/INT_INTERFACE_WW4B3 BRAM_L_X44Y190/BRAM_WW4B3_4 CLBLL_L_X40Y194/CLBLL_WL1END0 CLBLL_L_X42Y194/CLBLL_WW4END3 CLBLL_R_X45Y194/CLBLL_WW4END3 CLBLM_L_X46Y194/CLBLM_WW4END3 CLBLM_R_X39Y194/CLBLM_IMUX1 CLBLM_R_X39Y194/CLBLM_M_A3 CLBLM_R_X39Y194/CLBLM_WL1END0 CLBLM_R_X41Y194/CLBLM_WW4END3 CLBLM_R_X43Y194/CLBLM_WW4B3 CLBLM_R_X47Y194/CLBLM_WW4B3 CLBLM_R_X49Y194/CLBLM_LOGIC_OUTS17 CLBLM_R_X49Y194/CLBLM_L_BMUX DSP_L_X48Y190/DSP_WW4B3_4 INT_INTERFACE_L_X48Y194/INT_INTERFACE_WW4B3 INT_L_X40Y194/WL1BEG0 INT_L_X40Y194/WL1END1 INT_L_X42Y194/WW4C3 INT_L_X44Y194/WW4A3 INT_L_X46Y194/WW4C3 INT_L_X48Y194/WW4A3 INT_R_X39Y194/IMUX1 INT_R_X39Y194/WL1END0 INT_R_X41Y194/WL1BEG1 INT_R_X41Y194/WW4END3 INT_R_X43Y194/WW4B3 INT_R_X45Y194/WW4BEG3 INT_R_X45Y194/WW4END3 INT_R_X47Y194/WW4B3 INT_R_X49Y194/LOGIC_OUTS17 INT_R_X49Y194/WW4BEG3 VBRK_X113Y202/VBRK_WW4END3 VBRK_X118Y202/VBRK_WW4B3 VBRK_X99Y202/VBRK_WL1END0 
pips: CLBLM_R_X39Y194/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X49Y194/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X40Y194/INT_L.WL1END1->>WL1BEG0 INT_R_X39Y194/INT_R.WL1END0->>IMUX1 INT_R_X41Y194/INT_R.WW4END3->>WL1BEG1 INT_R_X45Y194/INT_R.WW4END3->>WW4BEG3 INT_R_X49Y194/INT_R.LOGIC_OUTS17->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_12__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_12__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_21__1_n_7 - 
wires: BRAM_INT_INTERFACE_L_X44Y194/INT_INTERFACE_WW4B2 BRAM_L_X44Y190/BRAM_WW4B2_4 CLBLL_L_X40Y193/CLBLL_WL1END3 CLBLL_L_X42Y194/CLBLL_WW4END2 CLBLL_R_X45Y194/CLBLL_WW4END2 CLBLM_L_X46Y194/CLBLM_WW4END2 CLBLM_R_X39Y193/CLBLM_IMUX38 CLBLM_R_X39Y193/CLBLM_M_D3 CLBLM_R_X39Y193/CLBLM_WL1END3 CLBLM_R_X41Y194/CLBLM_WW4END2 CLBLM_R_X43Y194/CLBLM_WW4B2 CLBLM_R_X47Y194/CLBLM_WW4B2 CLBLM_R_X49Y194/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y194/CLBLM_L_AMUX DSP_L_X48Y190/DSP_WW4B2_4 INT_INTERFACE_L_X48Y194/INT_INTERFACE_WW4B2 INT_L_X40Y193/WL1BEG3 INT_L_X40Y194/WL1BEG_N3 INT_L_X40Y194/WL1END0 INT_L_X42Y194/WW4C2 INT_L_X44Y194/WW4A2 INT_L_X46Y194/WW4C2 INT_L_X48Y194/WW4A2 INT_R_X39Y193/IMUX38 INT_R_X39Y193/WL1END3 INT_R_X39Y194/WL1END_N1_3 INT_R_X41Y194/WL1BEG0 INT_R_X41Y194/WW4END2 INT_R_X43Y194/WW4B2 INT_R_X45Y194/WW4BEG2 INT_R_X45Y194/WW4END2 INT_R_X47Y194/WW4B2 INT_R_X49Y194/LOGIC_OUTS16 INT_R_X49Y194/WW4BEG2 VBRK_X113Y202/VBRK_WW4END2 VBRK_X118Y202/VBRK_WW4B2 VBRK_X99Y201/VBRK_WL1END3 
pips: CLBLM_R_X39Y193/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X49Y194/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X40Y194/INT_L.WL1END0->>WL1BEG_N3 INT_R_X39Y193/INT_R.WL1END3->>IMUX38 INT_R_X41Y194/INT_R.WW4END2->>WL1BEG0 INT_R_X45Y194/INT_R.WW4END2->>WW4BEG2 INT_R_X49Y194/INT_R.LOGIC_OUTS16->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_13__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_13__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_22__1_n_4 - 
wires: BRAM_INT_INTERFACE_L_X44Y193/INT_INTERFACE_WW4B1 BRAM_L_X44Y190/BRAM_WW4B1_3 CLBLL_L_X40Y193/CLBLL_WL1END0 CLBLL_L_X42Y193/CLBLL_WW4END1 CLBLL_R_X45Y193/CLBLL_WW4END1 CLBLM_L_X46Y193/CLBLM_WW4END1 CLBLM_R_X39Y193/CLBLM_IMUX32 CLBLM_R_X39Y193/CLBLM_M_C1 CLBLM_R_X39Y193/CLBLM_WL1END0 CLBLM_R_X41Y193/CLBLM_WW4END1 CLBLM_R_X43Y193/CLBLM_WW4B1 CLBLM_R_X47Y193/CLBLM_WW4B1 CLBLM_R_X49Y193/CLBLM_LOGIC_OUTS19 CLBLM_R_X49Y193/CLBLM_L_DMUX DSP_L_X48Y190/DSP_WW4B1_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_WW4B1 INT_L_X40Y193/WL1BEG0 INT_L_X40Y193/WR1END2 INT_L_X42Y193/WW4C1 INT_L_X44Y193/WW4A1 INT_L_X46Y193/WW4C1 INT_L_X48Y193/WW4A1 INT_R_X39Y193/IMUX32 INT_R_X39Y193/WL1END0 INT_R_X41Y193/WR1BEG2 INT_R_X41Y193/WW4END1 INT_R_X43Y193/WW4B1 INT_R_X45Y193/WW4BEG1 INT_R_X45Y193/WW4END1 INT_R_X47Y193/WW4B1 INT_R_X49Y193/LOGIC_OUTS19 INT_R_X49Y193/WW4BEG1 VBRK_X113Y201/VBRK_WW4END1 VBRK_X118Y201/VBRK_WW4B1 VBRK_X99Y201/VBRK_WL1END0 
pips: CLBLM_R_X39Y193/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X49Y193/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X40Y193/INT_L.WR1END2->>WL1BEG0 INT_R_X39Y193/INT_R.WL1END0->>IMUX32 INT_R_X41Y193/INT_R.WW4END1->>WR1BEG2 INT_R_X45Y193/INT_R.WW4END1->>WW4BEG1 INT_R_X49Y193/INT_R.LOGIC_OUTS19->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_14__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_14__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_22__1_n_5 - 
wires: BRAM_INT_INTERFACE_L_X44Y193/INT_INTERFACE_WW4B0 BRAM_L_X44Y190/BRAM_WW4B0_3 CLBLL_L_X40Y193/CLBLL_WR1END2 CLBLL_L_X42Y193/CLBLL_WW4END0 CLBLL_R_X45Y193/CLBLL_WW4END0 CLBLM_L_X46Y193/CLBLM_WW4END0 CLBLM_R_X39Y193/CLBLM_IMUX12 CLBLM_R_X39Y193/CLBLM_M_B6 CLBLM_R_X39Y193/CLBLM_WR1END2 CLBLM_R_X41Y193/CLBLM_WW4END0 CLBLM_R_X43Y193/CLBLM_WW4B0 CLBLM_R_X47Y193/CLBLM_WW4B0 CLBLM_R_X49Y193/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y193/CLBLM_L_CMUX DSP_L_X48Y190/DSP_WW4B0_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_WW4B0 INT_L_X40Y193/WR1BEG2 INT_L_X40Y193/WR1END1 INT_L_X42Y193/WW4C0 INT_L_X44Y193/WW4A0 INT_L_X46Y193/WW4C0 INT_L_X48Y193/WW4A0 INT_R_X39Y193/IMUX12 INT_R_X39Y193/WR1END2 INT_R_X41Y192/WW4END_S0_0 INT_R_X41Y193/WR1BEG1 INT_R_X41Y193/WW4END0 INT_R_X43Y193/WW4B0 INT_R_X45Y192/WW4END_S0_0 INT_R_X45Y193/WW4BEG0 INT_R_X45Y193/WW4END0 INT_R_X47Y193/WW4B0 INT_R_X49Y193/LOGIC_OUTS18 INT_R_X49Y193/WW4BEG0 VBRK_X113Y201/VBRK_WW4END0 VBRK_X118Y201/VBRK_WW4B0 VBRK_X99Y201/VBRK_WR1END2 
pips: CLBLM_R_X39Y193/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X49Y193/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X40Y193/INT_L.WR1END1->>WR1BEG2 INT_R_X39Y193/INT_R.WR1END2->>IMUX12 INT_R_X41Y193/INT_R.WW4END0->>WR1BEG1 INT_R_X45Y193/INT_R.WW4END0->>WW4BEG0 INT_R_X49Y193/INT_R.LOGIC_OUTS18->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_15__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_15__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_22__1_n_6 - 
wires: BRAM_INT_INTERFACE_L_X44Y193/INT_INTERFACE_WW4B3 BRAM_L_X44Y190/BRAM_WW4B3_3 CLBLL_L_X40Y193/CLBLL_WR1END3 CLBLL_L_X42Y193/CLBLL_WW4END3 CLBLL_R_X45Y193/CLBLL_WW4END3 CLBLM_L_X46Y193/CLBLM_WW4END3 CLBLM_R_X39Y193/CLBLM_IMUX7 CLBLM_R_X39Y193/CLBLM_M_A1 CLBLM_R_X39Y193/CLBLM_WR1END3 CLBLM_R_X41Y193/CLBLM_WW4END3 CLBLM_R_X43Y193/CLBLM_WW4B3 CLBLM_R_X47Y193/CLBLM_WW4B3 CLBLM_R_X49Y193/CLBLM_LOGIC_OUTS17 CLBLM_R_X49Y193/CLBLM_L_BMUX DSP_L_X48Y190/DSP_WW4B3_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_WW4B3 INT_L_X40Y193/WL1END1 INT_L_X40Y193/WR1BEG3 INT_L_X42Y193/WW4C3 INT_L_X44Y193/WW4A3 INT_L_X46Y193/WW4C3 INT_L_X48Y193/WW4A3 INT_R_X39Y193/IMUX7 INT_R_X39Y193/WR1END3 INT_R_X41Y193/WL1BEG1 INT_R_X41Y193/WW4END3 INT_R_X43Y193/WW4B3 INT_R_X45Y193/WW4BEG3 INT_R_X45Y193/WW4END3 INT_R_X47Y193/WW4B3 INT_R_X49Y193/LOGIC_OUTS17 INT_R_X49Y193/WW4BEG3 VBRK_X113Y201/VBRK_WW4END3 VBRK_X118Y201/VBRK_WW4B3 VBRK_X99Y201/VBRK_WR1END3 
pips: CLBLM_R_X39Y193/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X49Y193/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X40Y193/INT_L.WL1END1->>WR1BEG3 INT_R_X39Y193/INT_R.WR1END3->>IMUX7 INT_R_X41Y193/INT_R.WW4END3->>WL1BEG1 INT_R_X45Y193/INT_R.WW4END3->>WW4BEG3 INT_R_X49Y193/INT_R.LOGIC_OUTS17->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_16__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_16__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_22__1_n_7 - 
wires: BRAM_INT_INTERFACE_L_X44Y193/INT_INTERFACE_WW4B2 BRAM_L_X44Y190/BRAM_WW4B2_3 CLBLL_L_X40Y192/CLBLL_WL1END3 CLBLL_L_X42Y193/CLBLL_WW4END2 CLBLL_R_X45Y193/CLBLL_WW4END2 CLBLM_L_X46Y193/CLBLM_WW4END2 CLBLM_R_X39Y192/CLBLM_IMUX38 CLBLM_R_X39Y192/CLBLM_M_D3 CLBLM_R_X39Y192/CLBLM_WL1END3 CLBLM_R_X41Y193/CLBLM_WW4END2 CLBLM_R_X43Y193/CLBLM_WW4B2 CLBLM_R_X47Y193/CLBLM_WW4B2 CLBLM_R_X49Y193/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y193/CLBLM_L_AMUX DSP_L_X48Y190/DSP_WW4B2_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_WW4B2 INT_L_X40Y192/WL1BEG3 INT_L_X40Y193/WL1BEG_N3 INT_L_X40Y193/WL1END0 INT_L_X42Y193/WW4C2 INT_L_X44Y193/WW4A2 INT_L_X46Y193/WW4C2 INT_L_X48Y193/WW4A2 INT_R_X39Y192/IMUX38 INT_R_X39Y192/WL1END3 INT_R_X39Y193/WL1END_N1_3 INT_R_X41Y193/WL1BEG0 INT_R_X41Y193/WW4END2 INT_R_X43Y193/WW4B2 INT_R_X45Y193/WW4BEG2 INT_R_X45Y193/WW4END2 INT_R_X47Y193/WW4B2 INT_R_X49Y193/LOGIC_OUTS16 INT_R_X49Y193/WW4BEG2 VBRK_X113Y201/VBRK_WW4END2 VBRK_X118Y201/VBRK_WW4B2 VBRK_X99Y200/VBRK_WL1END3 
pips: CLBLM_R_X39Y192/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X49Y193/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X40Y193/INT_L.WL1END0->>WL1BEG_N3 INT_R_X39Y192/INT_R.WL1END3->>IMUX38 INT_R_X41Y193/INT_R.WW4END2->>WL1BEG0 INT_R_X45Y193/INT_R.WW4END2->>WW4BEG2 INT_R_X49Y193/INT_R.LOGIC_OUTS16->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_17__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_17__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_47_n_4 - 
wires: BRAM_INT_INTERFACE_L_X44Y192/INT_INTERFACE_WW4B1 BRAM_L_X44Y190/BRAM_WW4B1_2 CLBLL_L_X40Y192/CLBLL_WR1END3 CLBLL_L_X42Y192/CLBLL_WW4END1 CLBLL_R_X45Y192/CLBLL_WW4END1 CLBLM_L_X46Y192/CLBLM_WW4END1 CLBLM_R_X39Y192/CLBLM_IMUX22 CLBLM_R_X39Y192/CLBLM_M_C3 CLBLM_R_X39Y192/CLBLM_WR1END3 CLBLM_R_X41Y192/CLBLM_WW4END1 CLBLM_R_X43Y192/CLBLM_WW4B1 CLBLM_R_X47Y192/CLBLM_WW4B1 CLBLM_R_X49Y192/CLBLM_LOGIC_OUTS19 CLBLM_R_X49Y192/CLBLM_L_DMUX DSP_L_X48Y190/DSP_WW4B1_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_WW4B1 INT_L_X40Y192/WR1BEG3 INT_L_X40Y192/WR1END2 INT_L_X42Y192/WW4C1 INT_L_X44Y192/WW4A1 INT_L_X46Y192/WW4C1 INT_L_X48Y192/WW4A1 INT_R_X39Y192/IMUX22 INT_R_X39Y192/WR1END3 INT_R_X41Y192/WR1BEG2 INT_R_X41Y192/WW4END1 INT_R_X43Y192/WW4B1 INT_R_X45Y192/WW4BEG1 INT_R_X45Y192/WW4END1 INT_R_X47Y192/WW4B1 INT_R_X49Y192/LOGIC_OUTS19 INT_R_X49Y192/WW4BEG1 VBRK_X113Y200/VBRK_WW4END1 VBRK_X118Y200/VBRK_WW4B1 VBRK_X99Y200/VBRK_WR1END3 
pips: CLBLM_R_X39Y192/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X49Y192/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X40Y192/INT_L.WR1END2->>WR1BEG3 INT_R_X39Y192/INT_R.WR1END3->>IMUX22 INT_R_X41Y192/INT_R.WW4END1->>WR1BEG2 INT_R_X45Y192/INT_R.WW4END1->>WW4BEG1 INT_R_X49Y192/INT_R.LOGIC_OUTS19->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_18__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_18__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_47_n_5 - 
wires: BRAM_INT_INTERFACE_L_X44Y192/INT_INTERFACE_WW4B0 BRAM_L_X44Y190/BRAM_WW4B0_2 CLBLL_L_X40Y192/CLBLL_WR1END2 CLBLL_L_X42Y192/CLBLL_WW4END0 CLBLL_R_X45Y192/CLBLL_WW4END0 CLBLM_L_X46Y192/CLBLM_WW4END0 CLBLM_R_X39Y192/CLBLM_IMUX12 CLBLM_R_X39Y192/CLBLM_M_B6 CLBLM_R_X39Y192/CLBLM_WR1END2 CLBLM_R_X41Y192/CLBLM_WW4END0 CLBLM_R_X43Y192/CLBLM_WW4B0 CLBLM_R_X47Y192/CLBLM_WW4B0 CLBLM_R_X49Y192/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y192/CLBLM_L_CMUX DSP_L_X48Y190/DSP_WW4B0_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_WW4B0 INT_L_X40Y192/WR1BEG2 INT_L_X40Y192/WR1END1 INT_L_X42Y192/WW4C0 INT_L_X44Y192/WW4A0 INT_L_X46Y192/WW4C0 INT_L_X48Y192/WW4A0 INT_R_X39Y192/IMUX12 INT_R_X39Y192/WR1END2 INT_R_X41Y191/WW4END_S0_0 INT_R_X41Y192/WR1BEG1 INT_R_X41Y192/WW4END0 INT_R_X43Y192/WW4B0 INT_R_X45Y191/WW4END_S0_0 INT_R_X45Y192/WW4BEG0 INT_R_X45Y192/WW4END0 INT_R_X47Y192/WW4B0 INT_R_X49Y192/LOGIC_OUTS18 INT_R_X49Y192/WW4BEG0 VBRK_X113Y200/VBRK_WW4END0 VBRK_X118Y200/VBRK_WW4B0 VBRK_X99Y200/VBRK_WR1END2 
pips: CLBLM_R_X39Y192/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X49Y192/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X40Y192/INT_L.WR1END1->>WR1BEG2 INT_R_X39Y192/INT_R.WR1END2->>IMUX12 INT_R_X41Y192/INT_R.WW4END0->>WR1BEG1 INT_R_X45Y192/INT_R.WW4END0->>WW4BEG0 INT_R_X49Y192/INT_R.LOGIC_OUTS18->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_19__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_19__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_47_n_6 - 
wires: BRAM_INT_INTERFACE_L_X44Y192/INT_INTERFACE_WW4B3 BRAM_L_X44Y190/BRAM_WW4B3_2 CLBLL_L_X40Y192/CLBLL_WL1END0 CLBLL_L_X42Y192/CLBLL_WW4END3 CLBLL_R_X45Y192/CLBLL_WW4END3 CLBLM_L_X46Y192/CLBLM_WW4END3 CLBLM_R_X39Y192/CLBLM_IMUX1 CLBLM_R_X39Y192/CLBLM_M_A3 CLBLM_R_X39Y192/CLBLM_WL1END0 CLBLM_R_X41Y192/CLBLM_WW4END3 CLBLM_R_X43Y192/CLBLM_WW4B3 CLBLM_R_X47Y192/CLBLM_WW4B3 CLBLM_R_X49Y192/CLBLM_LOGIC_OUTS17 CLBLM_R_X49Y192/CLBLM_L_BMUX DSP_L_X48Y190/DSP_WW4B3_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_WW4B3 INT_L_X40Y192/WL1BEG0 INT_L_X40Y192/WL1END1 INT_L_X42Y192/WW4C3 INT_L_X44Y192/WW4A3 INT_L_X46Y192/WW4C3 INT_L_X48Y192/WW4A3 INT_R_X39Y192/IMUX1 INT_R_X39Y192/WL1END0 INT_R_X41Y192/WL1BEG1 INT_R_X41Y192/WW4END3 INT_R_X43Y192/WW4B3 INT_R_X45Y192/WW4BEG3 INT_R_X45Y192/WW4END3 INT_R_X47Y192/WW4B3 INT_R_X49Y192/LOGIC_OUTS17 INT_R_X49Y192/WW4BEG3 VBRK_X113Y200/VBRK_WW4END3 VBRK_X118Y200/VBRK_WW4B3 VBRK_X99Y200/VBRK_WL1END0 
pips: CLBLM_R_X39Y192/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X49Y192/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X40Y192/INT_L.WL1END1->>WL1BEG0 INT_R_X39Y192/INT_R.WL1END0->>IMUX1 INT_R_X41Y192/INT_R.WW4END3->>WL1BEG1 INT_R_X45Y192/INT_R.WW4END3->>WW4BEG3 INT_R_X49Y192/INT_R.LOGIC_OUTS17->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_2__0_n_0 - 
wires: CLBLM_L_X36Y185/CLBLM_M_COUT CLBLM_L_X36Y185/CLBLM_M_COUT_N CLBLM_L_X36Y186/CLBLM_M_CIN 
pips: CLBLM_L_X36Y185/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_2__1_n_0 - 
wires: CLBLM_R_X39Y194/CLBLM_M_COUT CLBLM_R_X39Y194/CLBLM_M_COUT_N CLBLM_R_X39Y195/CLBLM_M_CIN 
pips: CLBLM_R_X39Y194/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_5__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_20__1_n_5 - 
wires: BRAM_INT_INTERFACE_L_X44Y195/INT_INTERFACE_WW4B0 BRAM_L_X44Y195/BRAM_WW4B0_0 CLBLL_L_X40Y195/CLBLL_WR1END2 CLBLL_L_X42Y195/CLBLL_WW4END0 CLBLL_R_X45Y195/CLBLL_WW4END0 CLBLM_L_X46Y195/CLBLM_WW4END0 CLBLM_R_X39Y195/CLBLM_IMUX27 CLBLM_R_X39Y195/CLBLM_M_B4 CLBLM_R_X39Y195/CLBLM_WR1END2 CLBLM_R_X41Y195/CLBLM_WW4END0 CLBLM_R_X43Y195/CLBLM_WW4B0 CLBLM_R_X47Y195/CLBLM_WW4B0 CLBLM_R_X49Y195/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y195/CLBLM_L_CMUX DSP_L_X48Y195/DSP_WW4B0_0 INT_INTERFACE_L_X48Y195/INT_INTERFACE_WW4B0 INT_L_X40Y195/WR1BEG2 INT_L_X40Y195/WR1END1 INT_L_X42Y195/WW4C0 INT_L_X44Y195/WW4A0 INT_L_X46Y195/WW4C0 INT_L_X48Y195/WW4A0 INT_R_X39Y195/IMUX27 INT_R_X39Y195/WR1END2 INT_R_X41Y194/WW4END_S0_0 INT_R_X41Y195/WR1BEG1 INT_R_X41Y195/WW4END0 INT_R_X43Y195/WW4B0 INT_R_X45Y194/WW4END_S0_0 INT_R_X45Y195/WW4BEG0 INT_R_X45Y195/WW4END0 INT_R_X47Y195/WW4B0 INT_R_X49Y195/LOGIC_OUTS18 INT_R_X49Y195/WW4BEG0 VBRK_X113Y203/VBRK_WW4END0 VBRK_X118Y203/VBRK_WW4B0 VBRK_X99Y203/VBRK_WR1END2 
pips: CLBLM_R_X39Y195/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X49Y195/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X40Y195/INT_L.WR1END1->>WR1BEG2 INT_R_X39Y195/INT_R.WR1END2->>IMUX27 INT_R_X41Y195/INT_R.WW4END0->>WR1BEG1 INT_R_X45Y195/INT_R.WW4END0->>WW4BEG0 INT_R_X49Y195/INT_R.LOGIC_OUTS18->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_i_7__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_3_n_0 - 
wires: CLBLM_L_X36Y180/CLBLM_M_COUT CLBLM_L_X36Y180/CLBLM_M_COUT_N CLBLM_L_X36Y181/CLBLM_M_CIN 
pips: CLBLM_L_X36Y180/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_20__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_20__1_n_6 - 
wires: BRAM_INT_INTERFACE_L_X44Y195/INT_INTERFACE_WW4B3 BRAM_L_X44Y195/BRAM_WW4B3_0 CLBLL_L_X40Y195/CLBLL_WL1END0 CLBLL_L_X42Y195/CLBLL_WW4END3 CLBLL_R_X45Y195/CLBLL_WW4END3 CLBLM_L_X46Y195/CLBLM_WW4END3 CLBLM_R_X39Y195/CLBLM_IMUX1 CLBLM_R_X39Y195/CLBLM_M_A3 CLBLM_R_X39Y195/CLBLM_WL1END0 CLBLM_R_X41Y195/CLBLM_WW4END3 CLBLM_R_X43Y195/CLBLM_WW4B3 CLBLM_R_X47Y195/CLBLM_WW4B3 CLBLM_R_X49Y195/CLBLM_LOGIC_OUTS17 CLBLM_R_X49Y195/CLBLM_L_BMUX DSP_L_X48Y195/DSP_WW4B3_0 INT_INTERFACE_L_X48Y195/INT_INTERFACE_WW4B3 INT_L_X40Y195/WL1BEG0 INT_L_X40Y195/WL1END1 INT_L_X42Y195/WW4C3 INT_L_X44Y195/WW4A3 INT_L_X46Y195/WW4C3 INT_L_X48Y195/WW4A3 INT_R_X39Y195/IMUX1 INT_R_X39Y195/WL1END0 INT_R_X41Y195/WL1BEG1 INT_R_X41Y195/WW4END3 INT_R_X43Y195/WW4B3 INT_R_X45Y195/WW4BEG3 INT_R_X45Y195/WW4END3 INT_R_X47Y195/WW4B3 INT_R_X49Y195/LOGIC_OUTS17 INT_R_X49Y195/WW4BEG3 VBRK_X113Y203/VBRK_WW4END3 VBRK_X118Y203/VBRK_WW4B3 VBRK_X99Y203/VBRK_WL1END0 
pips: CLBLM_R_X39Y195/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X49Y195/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X40Y195/INT_L.WL1END1->>WL1BEG0 INT_R_X39Y195/INT_R.WL1END0->>IMUX1 INT_R_X41Y195/INT_R.WW4END3->>WL1BEG1 INT_R_X45Y195/INT_R.WW4END3->>WW4BEG3 INT_R_X49Y195/INT_R.LOGIC_OUTS17->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_20__1_n_7 - 
wires: BRAM_INT_INTERFACE_L_X44Y195/INT_INTERFACE_WW4B2 BRAM_L_X44Y195/BRAM_WW4B2_0 CLBLL_L_X40Y194/CLBLL_WL1END3 CLBLL_L_X42Y195/CLBLL_WW4END2 CLBLL_R_X45Y195/CLBLL_WW4END2 CLBLM_L_X46Y195/CLBLM_WW4END2 CLBLM_R_X39Y194/CLBLM_IMUX38 CLBLM_R_X39Y194/CLBLM_M_D3 CLBLM_R_X39Y194/CLBLM_WL1END3 CLBLM_R_X41Y195/CLBLM_WW4END2 CLBLM_R_X43Y195/CLBLM_WW4B2 CLBLM_R_X47Y195/CLBLM_WW4B2 CLBLM_R_X49Y195/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y195/CLBLM_L_AMUX DSP_L_X48Y195/DSP_WW4B2_0 INT_INTERFACE_L_X48Y195/INT_INTERFACE_WW4B2 INT_L_X40Y194/WL1BEG3 INT_L_X40Y195/WL1BEG_N3 INT_L_X40Y195/WL1END0 INT_L_X42Y195/WW4C2 INT_L_X44Y195/WW4A2 INT_L_X46Y195/WW4C2 INT_L_X48Y195/WW4A2 INT_R_X39Y194/IMUX38 INT_R_X39Y194/WL1END3 INT_R_X39Y195/WL1END_N1_3 INT_R_X41Y195/WL1BEG0 INT_R_X41Y195/WW4END2 INT_R_X43Y195/WW4B2 INT_R_X45Y195/WW4BEG2 INT_R_X45Y195/WW4END2 INT_R_X47Y195/WW4B2 INT_R_X49Y195/LOGIC_OUTS16 INT_R_X49Y195/WW4BEG2 VBRK_X113Y203/VBRK_WW4END2 VBRK_X118Y203/VBRK_WW4B2 VBRK_X99Y202/VBRK_WL1END3 
pips: CLBLM_R_X39Y194/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X49Y195/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X40Y195/INT_L.WL1END0->>WL1BEG_N3 INT_R_X39Y194/INT_R.WL1END3->>IMUX38 INT_R_X41Y195/INT_R.WW4END2->>WL1BEG0 INT_R_X45Y195/INT_R.WW4END2->>WW4BEG2 INT_R_X49Y195/INT_R.LOGIC_OUTS16->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_21__1_n_0 - 
wires: CLBLM_R_X49Y194/CLBLM_L_COUT CLBLM_R_X49Y194/CLBLM_L_COUT_N CLBLM_R_X49Y195/CLBLM_L_CIN 
pips: CLBLM_R_X49Y194/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__2_n_61 - 
wires: CLBLM_R_X49Y195/CLBLM_BYP5 CLBLM_R_X49Y195/CLBLM_IMUX19 CLBLM_R_X49Y195/CLBLM_L_B2 CLBLM_R_X49Y195/CLBLM_L_BX DSP_L_X48Y185/DSP_1_P44 DSP_L_X48Y185/DSP_LOGIC_OUTS_B12_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_LOGIC_OUTS_L12 INT_INTERFACE_L_X48Y189/INT_INTERFACE_LOGIC_OUTS_L_B12 INT_L_X48Y189/LOGIC_OUTS_L12 INT_L_X48Y189/NN6BEG0 INT_L_X48Y190/NN6A0 INT_L_X48Y191/NN6B0 INT_L_X48Y192/NN6C0 INT_L_X48Y193/NN6D0 INT_L_X48Y194/ER1BEG1 INT_L_X48Y194/NN6E0 INT_L_X48Y194/NN6END_S1_0 INT_L_X48Y194/SR1BEG_S0 INT_L_X48Y195/NN6END0 INT_R_X49Y194/ER1END1 INT_R_X49Y194/NR1BEG1 INT_R_X49Y195/BYP5 INT_R_X49Y195/BYP_ALT5 INT_R_X49Y195/IMUX19 INT_R_X49Y195/NR1END1 
pips: CLBLM_R_X49Y195/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X49Y195/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 DSP_L_X48Y185/DSP_L.DSP_1_P44->DSP_LOGIC_OUTS_B12_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B12->>INT_INTERFACE_LOGIC_OUTS_L12 INT_L_X48Y189/INT_L.LOGIC_OUTS_L12->>NN6BEG0 INT_L_X48Y194/INT_L.NN6END_S1_0->>SR1BEG_S0 INT_L_X48Y194/INT_L.SR1BEG_S0->>ER1BEG1 INT_R_X49Y194/INT_R.ER1END1->>NR1BEG1 INT_R_X49Y195/INT_R.BYP_ALT5->>BYP5 INT_R_X49Y195/INT_R.NR1END1->>BYP_ALT5 INT_R_X49Y195/INT_R.NR1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_62 - 
wires: CLBLM_R_X49Y195/CLBLM_BYP0 CLBLM_R_X49Y195/CLBLM_IMUX10 CLBLM_R_X49Y195/CLBLM_L_A4 CLBLM_R_X49Y195/CLBLM_L_AX DSP_L_X48Y185/DSP_1_P43 DSP_L_X48Y185/DSP_LOGIC_OUTS_B14_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L14 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L_B14 INT_L_X48Y185/LOGIC_OUTS_L14 INT_L_X48Y185/NN6BEG2 INT_L_X48Y186/NN6A2 INT_L_X48Y187/NN6B2 INT_L_X48Y188/NN6C2 INT_L_X48Y189/NN6D2 INT_L_X48Y190/NN6E2 INT_L_X48Y191/NE2BEG2 INT_L_X48Y191/NN6END2 INT_L_X48Y192/NE2A2 INT_R_X49Y192/NE2END2 INT_R_X49Y192/NL1BEG1 INT_R_X49Y193/NL1END1 INT_R_X49Y193/NN2BEG1 INT_R_X49Y194/FAN_BOUNCE_S3_2 INT_R_X49Y194/NN2A1 INT_R_X49Y195/BYP0 INT_R_X49Y195/BYP_ALT0 INT_R_X49Y195/FAN_ALT2 INT_R_X49Y195/FAN_BOUNCE2 INT_R_X49Y195/IMUX10 INT_R_X49Y195/NN2END1 
pips: CLBLM_R_X49Y195/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y195/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 DSP_L_X48Y185/DSP_L.DSP_1_P43->DSP_LOGIC_OUTS_B14_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B14->>INT_INTERFACE_LOGIC_OUTS_L14 INT_L_X48Y185/INT_L.LOGIC_OUTS_L14->>NN6BEG2 INT_L_X48Y191/INT_L.NN6END2->>NE2BEG2 INT_R_X49Y192/INT_R.NE2END2->>NL1BEG1 INT_R_X49Y193/INT_R.NL1END1->>NN2BEG1 INT_R_X49Y195/INT_R.BYP_ALT0->>BYP0 INT_R_X49Y195/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X49Y195/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X49Y195/INT_R.NN2END1->>FAN_ALT2 INT_R_X49Y195/INT_R.NN2END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_i_23__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_24__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_25__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_21__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_21__1_n_4 - 
wires: BRAM_INT_INTERFACE_L_X44Y194/INT_INTERFACE_WW4B1 BRAM_L_X44Y190/BRAM_WW4B1_4 CLBLL_L_X40Y194/CLBLL_WR1END3 CLBLL_L_X42Y194/CLBLL_WW4END1 CLBLL_R_X45Y194/CLBLL_WW4END1 CLBLM_L_X46Y194/CLBLM_WW4END1 CLBLM_R_X39Y194/CLBLM_IMUX22 CLBLM_R_X39Y194/CLBLM_M_C3 CLBLM_R_X39Y194/CLBLM_WR1END3 CLBLM_R_X41Y194/CLBLM_WW4END1 CLBLM_R_X43Y194/CLBLM_WW4B1 CLBLM_R_X47Y194/CLBLM_WW4B1 CLBLM_R_X49Y194/CLBLM_LOGIC_OUTS19 CLBLM_R_X49Y194/CLBLM_L_DMUX DSP_L_X48Y190/DSP_WW4B1_4 INT_INTERFACE_L_X48Y194/INT_INTERFACE_WW4B1 INT_L_X40Y194/WR1BEG3 INT_L_X40Y194/WR1END2 INT_L_X42Y194/WW4C1 INT_L_X44Y194/WW4A1 INT_L_X46Y194/WW4C1 INT_L_X48Y194/WW4A1 INT_R_X39Y194/IMUX22 INT_R_X39Y194/WR1END3 INT_R_X41Y194/WR1BEG2 INT_R_X41Y194/WW4END1 INT_R_X43Y194/WW4B1 INT_R_X45Y194/WW4BEG1 INT_R_X45Y194/WW4END1 INT_R_X47Y194/WW4B1 INT_R_X49Y194/LOGIC_OUTS19 INT_R_X49Y194/WW4BEG1 VBRK_X113Y202/VBRK_WW4END1 VBRK_X118Y202/VBRK_WW4B1 VBRK_X99Y202/VBRK_WR1END3 
pips: CLBLM_R_X39Y194/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X49Y194/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X40Y194/INT_L.WR1END2->>WR1BEG3 INT_R_X39Y194/INT_R.WR1END3->>IMUX22 INT_R_X41Y194/INT_R.WW4END1->>WR1BEG2 INT_R_X45Y194/INT_R.WW4END1->>WW4BEG1 INT_R_X49Y194/INT_R.LOGIC_OUTS19->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_22__1_n_0 - 
wires: CLBLM_R_X49Y193/CLBLM_L_COUT CLBLM_R_X49Y193/CLBLM_L_COUT_N CLBLM_R_X49Y194/CLBLM_L_CIN 
pips: CLBLM_R_X49Y193/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__2_n_63 - 
wires: CLBLM_R_X47Y186/CLBLM_NW2A2 CLBLM_R_X47Y187/CLBLM_NE2A2 CLBLM_R_X49Y194/CLBLM_BYP7 CLBLM_R_X49Y194/CLBLM_IMUX36 CLBLM_R_X49Y194/CLBLM_L_D2 CLBLM_R_X49Y194/CLBLM_L_DX DSP_L_X48Y185/DSP_1_P42 DSP_L_X48Y185/DSP_LOGIC_OUTS_B10_0 DSP_L_X48Y185/DSP_NE2A2_2 DSP_L_X48Y185/DSP_NW2A2_1 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L10 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L_B10 INT_INTERFACE_L_X48Y186/INT_INTERFACE_NW2A2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_NE2A2 INT_L_X48Y185/LOGIC_OUTS_L10 INT_L_X48Y185/NW2BEG2 INT_L_X48Y186/NW2A2 INT_L_X48Y187/NE2END2 INT_L_X48Y187/NN6BEG2 INT_L_X48Y188/NN6A2 INT_L_X48Y189/NN6B2 INT_L_X48Y190/NN6C2 INT_L_X48Y191/NN6D2 INT_L_X48Y192/NN6E2 INT_L_X48Y193/EL1BEG1 INT_L_X48Y193/NE2BEG2 INT_L_X48Y193/NN6END2 INT_L_X48Y194/NE2A2 INT_R_X47Y186/NE2BEG2 INT_R_X47Y186/NW2END2 INT_R_X47Y187/NE2A2 INT_R_X49Y193/EL1END1 INT_R_X49Y193/NR1BEG1 INT_R_X49Y194/BYP7 INT_R_X49Y194/BYP_ALT7 INT_R_X49Y194/GFAN1 INT_R_X49Y194/IMUX36 INT_R_X49Y194/NE2END2 INT_R_X49Y194/NR1END1 VBRK_X118Y194/VBRK_NW2A2 VBRK_X118Y195/VBRK_NE2A2 
pips: CLBLM_R_X49Y194/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X49Y194/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 DSP_L_X48Y185/DSP_L.DSP_1_P42->DSP_LOGIC_OUTS_B10_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B10->>INT_INTERFACE_LOGIC_OUTS_L10 INT_L_X48Y185/INT_L.LOGIC_OUTS_L10->>NW2BEG2 INT_L_X48Y187/INT_L.NE2END2->>NN6BEG2 INT_L_X48Y193/INT_L.NN6END2->>EL1BEG1 INT_L_X48Y193/INT_L.NN6END2->>NE2BEG2 INT_R_X47Y186/INT_R.NW2END2->>NE2BEG2 INT_R_X49Y193/INT_R.EL1END1->>NR1BEG1 INT_R_X49Y194/INT_R.BYP_ALT7->>BYP7 INT_R_X49Y194/INT_R.GFAN1->>BYP_ALT7 INT_R_X49Y194/INT_R.NE2END2->>IMUX36 INT_R_X49Y194/INT_R.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_64 - 
wires: CLBLM_R_X49Y194/CLBLM_BYP2 CLBLM_R_X49Y194/CLBLM_IMUX20 CLBLM_R_X49Y194/CLBLM_L_C2 CLBLM_R_X49Y194/CLBLM_L_CX DSP_L_X48Y185/DSP_1_P41 DSP_L_X48Y185/DSP_LOGIC_OUTS_B11_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L11 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L_B11 INT_L_X48Y185/LOGIC_OUTS_L11 INT_L_X48Y185/NN6BEG3 INT_L_X48Y186/NN6A3 INT_L_X48Y187/NN6B3 INT_L_X48Y188/NN6C3 INT_L_X48Y189/NN6D3 INT_L_X48Y190/NN6E3 INT_L_X48Y191/NL1BEG2 INT_L_X48Y191/NN6END3 INT_L_X48Y192/NE2BEG2 INT_L_X48Y192/NL1END2 INT_L_X48Y193/NE2A2 INT_R_X49Y193/NE2END2 INT_R_X49Y193/NR1BEG2 INT_R_X49Y194/BYP2 INT_R_X49Y194/BYP_ALT2 INT_R_X49Y194/IMUX20 INT_R_X49Y194/NR1END2 
pips: CLBLM_R_X49Y194/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X49Y194/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 DSP_L_X48Y185/DSP_L.DSP_1_P41->DSP_LOGIC_OUTS_B11_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B11->>INT_INTERFACE_LOGIC_OUTS_L11 INT_L_X48Y185/INT_L.LOGIC_OUTS_L11->>NN6BEG3 INT_L_X48Y191/INT_L.NN6END3->>NL1BEG2 INT_L_X48Y192/INT_L.NL1END2->>NE2BEG2 INT_R_X49Y193/INT_R.NE2END2->>NR1BEG2 INT_R_X49Y194/INT_R.BYP_ALT2->>BYP2 INT_R_X49Y194/INT_R.NR1END2->>BYP_ALT2 INT_R_X49Y194/INT_R.NR1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_65 - 
wires: CLBLM_R_X49Y194/CLBLM_BYP5 CLBLM_R_X49Y194/CLBLM_IMUX14 CLBLM_R_X49Y194/CLBLM_L_B1 CLBLM_R_X49Y194/CLBLM_L_BX DSP_L_X48Y185/DSP_1_P40 DSP_L_X48Y185/DSP_LOGIC_OUTS_B15_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L15 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L_B15 INT_L_X48Y185/LOGIC_OUTS_L15 INT_L_X48Y185/NN2BEG3 INT_L_X48Y186/NN2A3 INT_L_X48Y187/NN2END3 INT_L_X48Y187/NN6BEG3 INT_L_X48Y188/NN6A3 INT_L_X48Y189/NN6B3 INT_L_X48Y190/NN6C3 INT_L_X48Y191/NN6D3 INT_L_X48Y192/NN6E3 INT_L_X48Y193/NE2BEG3 INT_L_X48Y193/NN6END3 INT_L_X48Y194/NE2A3 INT_R_X49Y194/BYP5 INT_R_X49Y194/BYP_ALT5 INT_R_X49Y194/FAN_ALT3 INT_R_X49Y194/FAN_BOUNCE3 INT_R_X49Y194/IMUX14 INT_R_X49Y194/NE2END3 
pips: CLBLM_R_X49Y194/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X49Y194/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 DSP_L_X48Y185/DSP_L.DSP_1_P40->DSP_LOGIC_OUTS_B15_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B15->>INT_INTERFACE_LOGIC_OUTS_L15 INT_L_X48Y185/INT_L.LOGIC_OUTS_L15->>NN2BEG3 INT_L_X48Y187/INT_L.NN2END3->>NN6BEG3 INT_L_X48Y193/INT_L.NN6END3->>NE2BEG3 INT_R_X49Y194/INT_R.BYP_ALT5->>BYP5 INT_R_X49Y194/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X49Y194/INT_R.FAN_BOUNCE3->>BYP_ALT5 INT_R_X49Y194/INT_R.NE2END3->>FAN_ALT3 INT_R_X49Y194/INT_R.NE2END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_66 - 
wires: CLBLM_R_X49Y194/CLBLM_BYP0 CLBLM_R_X49Y194/CLBLM_IMUX10 CLBLM_R_X49Y194/CLBLM_L_A4 CLBLM_R_X49Y194/CLBLM_L_AX DSP_L_X48Y185/DSP_1_P39 DSP_L_X48Y185/DSP_LOGIC_OUTS_B5_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_LOGIC_OUTS_L5 INT_INTERFACE_L_X48Y189/INT_INTERFACE_LOGIC_OUTS_L_B5 INT_L_X48Y189/LOGIC_OUTS_L5 INT_L_X48Y189/NE2BEG1 INT_L_X48Y190/NE2A1 INT_R_X49Y190/NE2END1 INT_R_X49Y190/NN2BEG1 INT_R_X49Y191/NN2A1 INT_R_X49Y192/NN2BEG1 INT_R_X49Y192/NN2END1 INT_R_X49Y193/FAN_BOUNCE_S3_2 INT_R_X49Y193/NN2A1 INT_R_X49Y194/BYP0 INT_R_X49Y194/BYP_ALT0 INT_R_X49Y194/FAN_ALT2 INT_R_X49Y194/FAN_BOUNCE2 INT_R_X49Y194/IMUX10 INT_R_X49Y194/NN2END1 
pips: CLBLM_R_X49Y194/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y194/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 DSP_L_X48Y185/DSP_L.DSP_1_P39->DSP_LOGIC_OUTS_B5_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 INT_L_X48Y189/INT_L.LOGIC_OUTS_L5->>NE2BEG1 INT_R_X49Y190/INT_R.NE2END1->>NN2BEG1 INT_R_X49Y192/INT_R.NN2END1->>NN2BEG1 INT_R_X49Y194/INT_R.BYP_ALT0->>BYP0 INT_R_X49Y194/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X49Y194/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X49Y194/INT_R.NN2END1->>FAN_ALT2 INT_R_X49Y194/INT_R.NN2END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_i_26__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_27__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_28__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_29__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_22_n_0 - 
wires: CLBLM_L_X36Y177/CLBLM_M_COUT CLBLM_L_X36Y177/CLBLM_M_COUT_N CLBLM_L_X36Y178/CLBLM_M_CIN 
pips: CLBLM_L_X36Y177/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_27_n_0 - 
wires: CLBLM_L_X36Y176/CLBLM_M_COUT CLBLM_L_X36Y176/CLBLM_M_COUT_N CLBLM_L_X36Y177/CLBLM_M_CIN 
pips: CLBLM_L_X36Y176/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_22__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_47_n_0 - 
wires: CLBLM_R_X49Y192/CLBLM_L_COUT CLBLM_R_X49Y192/CLBLM_L_COUT_N CLBLM_R_X49Y193/CLBLM_L_CIN 
pips: CLBLM_R_X49Y192/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__2_n_67 - 
wires: CLBLM_R_X49Y193/CLBLM_BYP7 CLBLM_R_X49Y193/CLBLM_IMUX41 CLBLM_R_X49Y193/CLBLM_L_D1 CLBLM_R_X49Y193/CLBLM_L_DX DSP_L_X48Y185/DSP_1_P38 DSP_L_X48Y185/DSP_LOGIC_OUTS_B2_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_LOGIC_OUTS_L2 INT_INTERFACE_L_X48Y189/INT_INTERFACE_LOGIC_OUTS_L_B2 INT_L_X48Y189/LOGIC_OUTS_L2 INT_L_X48Y189/NE2BEG2 INT_L_X48Y190/NE2A2 INT_R_X49Y190/NE2END2 INT_R_X49Y190/NL1BEG1 INT_R_X49Y191/NL1END1 INT_R_X49Y191/NN2BEG1 INT_R_X49Y192/NN2A1 INT_R_X49Y193/BYP7 INT_R_X49Y193/BYP_ALT7 INT_R_X49Y193/IMUX41 INT_R_X49Y193/NL1BEG0 INT_R_X49Y193/NL1END_S3_0 INT_R_X49Y193/NN2END1 INT_R_X49Y194/NL1END0 
pips: CLBLM_R_X49Y193/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X49Y193/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 DSP_L_X48Y185/DSP_L.DSP_1_P38->DSP_LOGIC_OUTS_B2_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 INT_L_X48Y189/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_R_X49Y190/INT_R.NE2END2->>NL1BEG1 INT_R_X49Y191/INT_R.NL1END1->>NN2BEG1 INT_R_X49Y193/INT_R.BYP_ALT7->>BYP7 INT_R_X49Y193/INT_R.NL1END_S3_0->>BYP_ALT7 INT_R_X49Y193/INT_R.NN2END1->>IMUX41 INT_R_X49Y193/INT_R.NN2END1->>NL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_68 - 
wires: CLBLM_R_X47Y190/CLBLM_NE4BEG0 CLBLM_R_X47Y190/CLBLM_NW2A0 CLBLM_R_X49Y193/CLBLM_BYP2 CLBLM_R_X49Y193/CLBLM_IMUX33 CLBLM_R_X49Y193/CLBLM_L_C1 CLBLM_R_X49Y193/CLBLM_L_CX DSP_L_X48Y185/DSP_1_P37 DSP_L_X48Y185/DSP_LOGIC_OUTS_B0_4 DSP_L_X48Y190/DSP_NE4BEG0_0 DSP_L_X48Y190/DSP_NW2A0_0 INT_INTERFACE_L_X48Y189/INT_INTERFACE_LOGIC_OUTS_L0 INT_INTERFACE_L_X48Y189/INT_INTERFACE_LOGIC_OUTS_L_B0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_NE4BEG0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_NW2A0 INT_L_X48Y189/LOGIC_OUTS_L0 INT_L_X48Y189/NW2BEG0 INT_L_X48Y190/NE6A0 INT_L_X48Y190/NW2A0 INT_L_X48Y191/NE6B0 INT_L_X48Y192/NE6C0 INT_L_X48Y193/NE6D0 INT_L_X48Y194/NE6E0 INT_R_X47Y189/NW2END_S0_0 INT_R_X47Y190/NE6BEG0 INT_R_X47Y190/NW2END0 INT_R_X49Y193/BYP2 INT_R_X49Y193/BYP_ALT1 INT_R_X49Y193/BYP_ALT2 INT_R_X49Y193/BYP_BOUNCE1 INT_R_X49Y193/IMUX33 INT_R_X49Y193/SL1END0 INT_R_X49Y194/NE6END0 INT_R_X49Y194/SL1BEG0 VBRK_X118Y198/VBRK_NE4BEG0 VBRK_X118Y198/VBRK_NW2A0 
pips: CLBLM_R_X49Y193/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X49Y193/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 DSP_L_X48Y185/DSP_L.DSP_1_P37->DSP_LOGIC_OUTS_B0_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 INT_L_X48Y189/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_R_X47Y190/INT_R.NW2END0->>NE6BEG0 INT_R_X49Y193/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X49Y193/INT_R.BYP_ALT2->>BYP2 INT_R_X49Y193/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X49Y193/INT_R.SL1END0->>BYP_ALT1 INT_R_X49Y193/INT_R.SL1END0->>IMUX33 INT_R_X49Y194/INT_R.NE6END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_69 - 
wires: CLBLM_R_X49Y193/CLBLM_BYP5 CLBLM_R_X49Y193/CLBLM_IMUX16 CLBLM_R_X49Y193/CLBLM_L_B3 CLBLM_R_X49Y193/CLBLM_L_BX DSP_L_X48Y185/DSP_1_P36 DSP_L_X48Y185/DSP_LOGIC_OUTS_B7_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y189/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_L_X48Y189/ER1BEG_S0 INT_L_X48Y189/LOGIC_OUTS_L7 INT_L_X48Y190/ER1BEG0 INT_R_X49Y190/ER1END0 INT_R_X49Y190/NR1BEG0 INT_R_X49Y191/NN2BEG0 INT_R_X49Y191/NR1END0 INT_R_X49Y192/NN2A0 INT_R_X49Y192/NN2END_S2_0 INT_R_X49Y193/BYP5 INT_R_X49Y193/BYP_ALT5 INT_R_X49Y193/FAN_ALT5 INT_R_X49Y193/FAN_BOUNCE5 INT_R_X49Y193/IMUX16 INT_R_X49Y193/NL1BEG_N3 INT_R_X49Y193/NN2END0 
pips: CLBLM_R_X49Y193/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X49Y193/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 DSP_L_X48Y185/DSP_L.DSP_1_P36->DSP_LOGIC_OUTS_B7_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X48Y189/INT_L.LOGIC_OUTS_L7->>ER1BEG_S0 INT_R_X49Y190/INT_R.ER1END0->>NR1BEG0 INT_R_X49Y191/INT_R.NR1END0->>NN2BEG0 INT_R_X49Y193/INT_R.BYP_ALT5->>BYP5 INT_R_X49Y193/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X49Y193/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X49Y193/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X49Y193/INT_R.NN2END0->>IMUX16 INT_R_X49Y193/INT_R.NN2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_70 - 
wires: CLBLM_R_X49Y193/CLBLM_BYP0 CLBLM_R_X49Y193/CLBLM_IMUX6 CLBLM_R_X49Y193/CLBLM_L_A1 CLBLM_R_X49Y193/CLBLM_L_AX DSP_L_X48Y185/DSP_1_P35 DSP_L_X48Y185/DSP_LOGIC_OUTS_B0_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_LOGIC_OUTS_L0 INT_INTERFACE_L_X48Y188/INT_INTERFACE_LOGIC_OUTS_L_B0 INT_L_X48Y188/LOGIC_OUTS_L0 INT_L_X48Y188/NN6BEG0 INT_L_X48Y189/NN6A0 INT_L_X48Y190/NN6B0 INT_L_X48Y191/NN6C0 INT_L_X48Y192/NN6D0 INT_L_X48Y193/EL1BEG3 INT_L_X48Y193/NN6E0 INT_L_X48Y193/NN6END_S1_0 INT_L_X48Y194/EL1BEG_N3 INT_L_X48Y194/NN6END0 INT_R_X49Y193/BYP0 INT_R_X49Y193/BYP_ALT0 INT_R_X49Y193/EL1END3 INT_R_X49Y193/FAN_ALT3 INT_R_X49Y193/FAN_ALT7 INT_R_X49Y193/FAN_BOUNCE3 INT_R_X49Y193/FAN_BOUNCE7 INT_R_X49Y193/IMUX6 
pips: CLBLM_R_X49Y193/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y193/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 DSP_L_X48Y185/DSP_L.DSP_1_P35->DSP_LOGIC_OUTS_B0_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 INT_L_X48Y188/INT_L.LOGIC_OUTS_L0->>NN6BEG0 INT_L_X48Y194/INT_L.NN6END0->>EL1BEG_N3 INT_R_X49Y193/INT_R.BYP_ALT0->>BYP0 INT_R_X49Y193/INT_R.EL1END3->>FAN_ALT3 INT_R_X49Y193/INT_R.EL1END3->>IMUX6 INT_R_X49Y193/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X49Y193/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X49Y193/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X49Y193/INT_R.FAN_BOUNCE7->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_i_30__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_31__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_32__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_33__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_23__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__2_n_60 - 
wires: CLBLM_R_X47Y190/CLBLM_NE4BEG3 CLBLM_R_X47Y190/CLBLM_NW2A3 CLBLM_R_X49Y195/CLBLM_IMUX20 CLBLM_R_X49Y195/CLBLM_L_C2 DSP_L_X48Y185/DSP_1_P45 DSP_L_X48Y185/DSP_LOGIC_OUTS_B11_4 DSP_L_X48Y190/DSP_NE4BEG3_0 DSP_L_X48Y190/DSP_NW2A3_0 INT_INTERFACE_L_X48Y189/INT_INTERFACE_LOGIC_OUTS_L11 INT_INTERFACE_L_X48Y189/INT_INTERFACE_LOGIC_OUTS_L_B11 INT_INTERFACE_L_X48Y190/INT_INTERFACE_NE4BEG3 INT_INTERFACE_L_X48Y190/INT_INTERFACE_NW2A3 INT_L_X48Y189/LOGIC_OUTS_L11 INT_L_X48Y189/NW2BEG3 INT_L_X48Y190/NE6A3 INT_L_X48Y190/NW2A3 INT_L_X48Y191/NE6B3 INT_L_X48Y192/NE6C3 INT_L_X48Y193/NE6D3 INT_L_X48Y194/NE6E3 INT_R_X47Y190/NE6BEG3 INT_R_X47Y190/NW2END3 INT_R_X49Y194/NE6END3 INT_R_X49Y194/NL1BEG2 INT_R_X49Y195/IMUX20 INT_R_X49Y195/NL1END2 VBRK_X118Y198/VBRK_NE4BEG3 VBRK_X118Y198/VBRK_NW2A3 
pips: CLBLM_R_X49Y195/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 DSP_L_X48Y185/DSP_L.DSP_1_P45->DSP_LOGIC_OUTS_B11_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B11->>INT_INTERFACE_LOGIC_OUTS_L11 INT_L_X48Y189/INT_L.LOGIC_OUTS_L11->>NW2BEG3 INT_R_X47Y190/INT_R.NW2END3->>NE6BEG3 INT_R_X49Y194/INT_R.NE6END3->>NL1BEG2 INT_R_X49Y195/INT_R.NL1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_77 - 
wires: CLBLM_R_X49Y195/CLBLM_IMUX23 CLBLM_R_X49Y195/CLBLM_L_C3 DSP_L_X48Y190/DSP_1_P28 DSP_L_X48Y190/DSP_LOGIC_OUTS_B7_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y192/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_L_X48Y192/LOGIC_OUTS_L7 INT_L_X48Y192/NE2BEG3 INT_L_X48Y193/NE2A3 INT_R_X49Y193/NE2END3 INT_R_X49Y193/NN2BEG3 INT_R_X49Y194/NN2A3 INT_R_X49Y195/IMUX23 INT_R_X49Y195/NN2END3 
pips: CLBLM_R_X49Y195/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 DSP_L_X48Y190/DSP_L.DSP_1_P28->DSP_LOGIC_OUTS_B7_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X48Y192/INT_L.LOGIC_OUTS_L7->>NE2BEG3 INT_R_X49Y193/INT_R.NE2END3->>NN2BEG3 INT_R_X49Y195/INT_R.NN2END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_24__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_78 - 
wires: CLBLM_R_X49Y195/CLBLM_IMUX16 CLBLM_R_X49Y195/CLBLM_L_B3 DSP_L_X48Y190/DSP_1_P27 DSP_L_X48Y190/DSP_LOGIC_OUTS_B0_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L0 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L_B0 INT_L_X48Y191/LOGIC_OUTS_L0 INT_L_X48Y191/NE2BEG0 INT_L_X48Y192/NE2A0 INT_R_X49Y191/NE2END_S3_0 INT_R_X49Y192/NE2END0 INT_R_X49Y192/NN2BEG0 INT_R_X49Y193/NN2A0 INT_R_X49Y193/NN2END_S2_0 INT_R_X49Y194/NN2END0 INT_R_X49Y194/NR1BEG0 INT_R_X49Y195/IMUX16 INT_R_X49Y195/NR1END0 
pips: CLBLM_R_X49Y195/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 DSP_L_X48Y190/DSP_L.DSP_1_P27->DSP_LOGIC_OUTS_B0_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 INT_L_X48Y191/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_R_X49Y192/INT_R.NE2END0->>NN2BEG0 INT_R_X49Y194/INT_R.NN2END0->>NR1BEG0 INT_R_X49Y195/INT_R.NR1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_25__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_47_n_7 - 
wires: BRAM_INT_INTERFACE_L_X44Y192/INT_INTERFACE_WW4B2 BRAM_L_X44Y190/BRAM_WW4B2_2 CLBLL_L_X40Y191/CLBLL_WL1END3 CLBLL_L_X42Y192/CLBLL_WW4END2 CLBLL_R_X45Y192/CLBLL_WW4END2 CLBLM_L_X46Y192/CLBLM_WW4END2 CLBLM_R_X39Y191/CLBLM_IMUX38 CLBLM_R_X39Y191/CLBLM_M_D3 CLBLM_R_X39Y191/CLBLM_WL1END3 CLBLM_R_X41Y192/CLBLM_WW4END2 CLBLM_R_X43Y192/CLBLM_WW4B2 CLBLM_R_X47Y192/CLBLM_WW4B2 CLBLM_R_X49Y192/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y192/CLBLM_L_AMUX DSP_L_X48Y190/DSP_WW4B2_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_WW4B2 INT_L_X40Y191/WL1BEG3 INT_L_X40Y192/WL1BEG_N3 INT_L_X40Y192/WL1END0 INT_L_X42Y192/WW4C2 INT_L_X44Y192/WW4A2 INT_L_X46Y192/WW4C2 INT_L_X48Y192/WW4A2 INT_R_X39Y191/IMUX38 INT_R_X39Y191/WL1END3 INT_R_X39Y192/WL1END_N1_3 INT_R_X41Y192/WL1BEG0 INT_R_X41Y192/WW4END2 INT_R_X43Y192/WW4B2 INT_R_X45Y192/WW4BEG2 INT_R_X45Y192/WW4END2 INT_R_X47Y192/WW4B2 INT_R_X49Y192/LOGIC_OUTS16 INT_R_X49Y192/WW4BEG2 VBRK_X113Y200/VBRK_WW4END2 VBRK_X118Y200/VBRK_WW4B2 VBRK_X99Y199/VBRK_WL1END3 
pips: CLBLM_R_X39Y191/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X49Y192/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X40Y192/INT_L.WL1END0->>WL1BEG_N3 INT_R_X39Y191/INT_R.WL1END3->>IMUX38 INT_R_X41Y192/INT_R.WW4END2->>WL1BEG0 INT_R_X45Y192/INT_R.WW4END2->>WW4BEG2 INT_R_X49Y192/INT_R.LOGIC_OUTS16->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_79 - 
wires: CLBLM_R_X49Y195/CLBLM_IMUX3 CLBLM_R_X49Y195/CLBLM_L_A2 DSP_L_X48Y190/DSP_1_P26 DSP_L_X48Y190/DSP_LOGIC_OUTS_B2_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L2 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L_B2 INT_L_X48Y191/LOGIC_OUTS_L2 INT_L_X48Y191/NN2BEG2 INT_L_X48Y192/NN2A2 INT_L_X48Y193/NL1BEG1 INT_L_X48Y193/NN2END2 INT_L_X48Y194/NE2BEG1 INT_L_X48Y194/NL1END1 INT_L_X48Y195/NE2A1 INT_R_X49Y195/IMUX3 INT_R_X49Y195/NE2END1 
pips: CLBLM_R_X49Y195/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 DSP_L_X48Y190/DSP_L.DSP_1_P26->DSP_LOGIC_OUTS_B2_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 INT_L_X48Y191/INT_L.LOGIC_OUTS_L2->>NN2BEG2 INT_L_X48Y193/INT_L.NN2END2->>NL1BEG1 INT_L_X48Y194/INT_L.NL1END1->>NE2BEG1 INT_R_X49Y195/INT_R.NE2END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_26__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_48_n_4 - 
wires: BRAM_INT_INTERFACE_L_X44Y191/INT_INTERFACE_WW4B1 BRAM_L_X44Y190/BRAM_WW4B1_1 CLBLL_L_X40Y191/CLBLL_WR1END3 CLBLL_L_X42Y191/CLBLL_WW4END1 CLBLL_R_X45Y191/CLBLL_WW4END1 CLBLM_L_X46Y191/CLBLM_WW4END1 CLBLM_R_X39Y191/CLBLM_IMUX22 CLBLM_R_X39Y191/CLBLM_M_C3 CLBLM_R_X39Y191/CLBLM_WR1END3 CLBLM_R_X41Y191/CLBLM_WW4END1 CLBLM_R_X43Y191/CLBLM_WW4B1 CLBLM_R_X47Y191/CLBLM_WW4B1 CLBLM_R_X49Y191/CLBLM_LOGIC_OUTS19 CLBLM_R_X49Y191/CLBLM_L_DMUX DSP_L_X48Y190/DSP_WW4B1_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_WW4B1 INT_L_X40Y191/WR1BEG3 INT_L_X40Y191/WR1END2 INT_L_X42Y191/WW4C1 INT_L_X44Y191/WW4A1 INT_L_X46Y191/WW4C1 INT_L_X48Y191/WW4A1 INT_R_X39Y191/IMUX22 INT_R_X39Y191/WR1END3 INT_R_X41Y191/WR1BEG2 INT_R_X41Y191/WW4END1 INT_R_X43Y191/WW4B1 INT_R_X45Y191/WW4BEG1 INT_R_X45Y191/WW4END1 INT_R_X47Y191/WW4B1 INT_R_X49Y191/LOGIC_OUTS19 INT_R_X49Y191/WW4BEG1 VBRK_X113Y199/VBRK_WW4END1 VBRK_X118Y199/VBRK_WW4B1 VBRK_X99Y199/VBRK_WR1END3 
pips: CLBLM_R_X39Y191/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X49Y191/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X40Y191/INT_L.WR1END2->>WR1BEG3 INT_R_X39Y191/INT_R.WR1END3->>IMUX22 INT_R_X41Y191/INT_R.WW4END1->>WR1BEG2 INT_R_X45Y191/INT_R.WW4END1->>WW4BEG1 INT_R_X49Y191/INT_R.LOGIC_OUTS19->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_80 - 
wires: CLBLM_R_X49Y194/CLBLM_IMUX41 CLBLM_R_X49Y194/CLBLM_L_D1 DSP_L_X48Y190/DSP_1_P25 DSP_L_X48Y190/DSP_LOGIC_OUTS_B5_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L5 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L_B5 INT_L_X48Y191/LOGIC_OUTS_L5 INT_L_X48Y191/NN2BEG1 INT_L_X48Y192/NN2A1 INT_L_X48Y193/NE2BEG1 INT_L_X48Y193/NN2END1 INT_L_X48Y194/NE2A1 INT_R_X49Y194/IMUX41 INT_R_X49Y194/NE2END1 
pips: CLBLM_R_X49Y194/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 DSP_L_X48Y190/DSP_L.DSP_1_P25->DSP_LOGIC_OUTS_B5_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 INT_L_X48Y191/INT_L.LOGIC_OUTS_L5->>NN2BEG1 INT_L_X48Y193/INT_L.NN2END1->>NE2BEG1 INT_R_X49Y194/INT_R.NE2END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_32_n_0 - 
wires: CLBLM_L_X36Y175/CLBLM_M_COUT CLBLM_L_X36Y175/CLBLM_M_COUT_N CLBLM_L_X36Y176/CLBLM_M_CIN 
pips: CLBLM_L_X36Y175/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_35_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_36_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_27__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_48_n_5 - 
wires: BRAM_INT_INTERFACE_L_X44Y191/INT_INTERFACE_WW4B0 BRAM_L_X44Y190/BRAM_WW4B0_1 CLBLL_L_X40Y191/CLBLL_WR1END2 CLBLL_L_X42Y191/CLBLL_WW4END0 CLBLL_R_X45Y191/CLBLL_WW4END0 CLBLM_L_X46Y191/CLBLM_WW4END0 CLBLM_R_X39Y191/CLBLM_IMUX12 CLBLM_R_X39Y191/CLBLM_M_B6 CLBLM_R_X39Y191/CLBLM_WR1END2 CLBLM_R_X41Y191/CLBLM_WW4END0 CLBLM_R_X43Y191/CLBLM_WW4B0 CLBLM_R_X47Y191/CLBLM_WW4B0 CLBLM_R_X49Y191/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y191/CLBLM_L_CMUX DSP_L_X48Y190/DSP_WW4B0_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_WW4B0 INT_L_X40Y191/WR1BEG2 INT_L_X40Y191/WR1END1 INT_L_X42Y191/WW4C0 INT_L_X44Y191/WW4A0 INT_L_X46Y191/WW4C0 INT_L_X48Y191/WW4A0 INT_R_X39Y191/IMUX12 INT_R_X39Y191/WR1END2 INT_R_X41Y190/WW4END_S0_0 INT_R_X41Y191/WR1BEG1 INT_R_X41Y191/WW4END0 INT_R_X43Y191/WW4B0 INT_R_X45Y190/WW4END_S0_0 INT_R_X45Y191/WW4BEG0 INT_R_X45Y191/WW4END0 INT_R_X47Y191/WW4B0 INT_R_X49Y191/LOGIC_OUTS18 INT_R_X49Y191/WW4BEG0 VBRK_X113Y199/VBRK_WW4END0 VBRK_X118Y199/VBRK_WW4B0 VBRK_X99Y199/VBRK_WR1END2 
pips: CLBLM_R_X39Y191/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X49Y191/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X40Y191/INT_L.WR1END1->>WR1BEG2 INT_R_X39Y191/INT_R.WR1END2->>IMUX12 INT_R_X41Y191/INT_R.WW4END0->>WR1BEG1 INT_R_X45Y191/INT_R.WW4END0->>WW4BEG0 INT_R_X49Y191/INT_R.LOGIC_OUTS18->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_81 - 
wires: CLBLM_R_X49Y194/CLBLM_IMUX30 CLBLM_R_X49Y194/CLBLM_L_C5 DSP_L_X48Y190/DSP_1_P24 DSP_L_X48Y190/DSP_LOGIC_OUTS_B7_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_L_X48Y191/LOGIC_OUTS_L7 INT_L_X48Y191/NE2BEG3 INT_L_X48Y192/NE2A3 INT_R_X49Y192/NE2END3 INT_R_X49Y192/NN2BEG3 INT_R_X49Y193/NN2A3 INT_R_X49Y194/IMUX30 INT_R_X49Y194/NN2END3 
pips: CLBLM_R_X49Y194/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 DSP_L_X48Y190/DSP_L.DSP_1_P24->DSP_LOGIC_OUTS_B7_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X48Y191/INT_L.LOGIC_OUTS_L7->>NE2BEG3 INT_R_X49Y192/INT_R.NE2END3->>NN2BEG3 INT_R_X49Y194/INT_R.NN2END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_28__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_48_n_6 - 
wires: BRAM_INT_INTERFACE_L_X44Y191/INT_INTERFACE_WW4B3 BRAM_L_X44Y190/BRAM_WW4B3_1 CLBLL_L_X40Y191/CLBLL_WL1END0 CLBLL_L_X42Y191/CLBLL_WW4END3 CLBLL_R_X45Y191/CLBLL_WW4END3 CLBLM_L_X46Y191/CLBLM_WW4END3 CLBLM_R_X39Y191/CLBLM_IMUX1 CLBLM_R_X39Y191/CLBLM_M_A3 CLBLM_R_X39Y191/CLBLM_WL1END0 CLBLM_R_X41Y191/CLBLM_WW4END3 CLBLM_R_X43Y191/CLBLM_WW4B3 CLBLM_R_X47Y191/CLBLM_WW4B3 CLBLM_R_X49Y191/CLBLM_LOGIC_OUTS17 CLBLM_R_X49Y191/CLBLM_L_BMUX DSP_L_X48Y190/DSP_WW4B3_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_WW4B3 INT_L_X40Y191/WL1BEG0 INT_L_X40Y191/WL1END1 INT_L_X42Y191/WW4C3 INT_L_X44Y191/WW4A3 INT_L_X46Y191/WW4C3 INT_L_X48Y191/WW4A3 INT_R_X39Y191/IMUX1 INT_R_X39Y191/WL1END0 INT_R_X41Y191/WL1BEG1 INT_R_X41Y191/WW4END3 INT_R_X43Y191/WW4B3 INT_R_X45Y191/WW4BEG3 INT_R_X45Y191/WW4END3 INT_R_X47Y191/WW4B3 INT_R_X49Y191/LOGIC_OUTS17 INT_R_X49Y191/WW4BEG3 VBRK_X113Y199/VBRK_WW4END3 VBRK_X118Y199/VBRK_WW4B3 VBRK_X99Y199/VBRK_WL1END0 
pips: CLBLM_R_X39Y191/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X49Y191/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X40Y191/INT_L.WL1END1->>WL1BEG0 INT_R_X39Y191/INT_R.WL1END0->>IMUX1 INT_R_X41Y191/INT_R.WW4END3->>WL1BEG1 INT_R_X45Y191/INT_R.WW4END3->>WW4BEG3 INT_R_X49Y191/INT_R.LOGIC_OUTS17->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_82 - 
wires: CLBLM_R_X47Y191/CLBLM_NE4BEG0 CLBLM_R_X47Y191/CLBLM_NW2A0 CLBLM_R_X49Y194/CLBLM_IMUX16 CLBLM_R_X49Y194/CLBLM_L_B3 DSP_L_X48Y190/DSP_1_P23 DSP_L_X48Y190/DSP_LOGIC_OUTS_B0_0 DSP_L_X48Y190/DSP_NE4BEG0_1 DSP_L_X48Y190/DSP_NW2A0_1 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L_B0 INT_INTERFACE_L_X48Y191/INT_INTERFACE_NE4BEG0 INT_INTERFACE_L_X48Y191/INT_INTERFACE_NW2A0 INT_L_X48Y190/LOGIC_OUTS_L0 INT_L_X48Y190/NW2BEG0 INT_L_X48Y191/NE6A0 INT_L_X48Y191/NW2A0 INT_L_X48Y192/NE6B0 INT_L_X48Y193/NE6C0 INT_L_X48Y194/NE6D0 INT_L_X48Y195/NE6E0 INT_R_X47Y190/NW2END_S0_0 INT_R_X47Y191/NE6BEG0 INT_R_X47Y191/NW2END0 INT_R_X49Y194/IMUX16 INT_R_X49Y194/SL1END0 INT_R_X49Y195/NE6END0 INT_R_X49Y195/SL1BEG0 VBRK_X118Y199/VBRK_NE4BEG0 VBRK_X118Y199/VBRK_NW2A0 
pips: CLBLM_R_X49Y194/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 DSP_L_X48Y190/DSP_L.DSP_1_P23->DSP_LOGIC_OUTS_B0_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 INT_L_X48Y190/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_R_X47Y191/INT_R.NW2END0->>NE6BEG0 INT_R_X49Y194/INT_R.SL1END0->>IMUX16 INT_R_X49Y195/INT_R.NE6END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_29__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_48_n_7 - 
wires: BRAM_INT_INTERFACE_L_X44Y191/INT_INTERFACE_WW4B2 BRAM_L_X44Y190/BRAM_WW4B2_1 CLBLL_L_X40Y190/CLBLL_WL1END3 CLBLL_L_X42Y191/CLBLL_WW4END2 CLBLL_R_X45Y191/CLBLL_WW4END2 CLBLM_L_X46Y191/CLBLM_WW4END2 CLBLM_R_X39Y190/CLBLM_IMUX38 CLBLM_R_X39Y190/CLBLM_M_D3 CLBLM_R_X39Y190/CLBLM_WL1END3 CLBLM_R_X41Y191/CLBLM_WW4END2 CLBLM_R_X43Y191/CLBLM_WW4B2 CLBLM_R_X47Y191/CLBLM_WW4B2 CLBLM_R_X49Y191/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y191/CLBLM_L_AMUX DSP_L_X48Y190/DSP_WW4B2_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_WW4B2 INT_L_X40Y190/WL1BEG3 INT_L_X40Y191/WL1BEG_N3 INT_L_X40Y191/WL1END0 INT_L_X42Y191/WW4C2 INT_L_X44Y191/WW4A2 INT_L_X46Y191/WW4C2 INT_L_X48Y191/WW4A2 INT_R_X39Y190/IMUX38 INT_R_X39Y190/WL1END3 INT_R_X39Y191/WL1END_N1_3 INT_R_X41Y191/WL1BEG0 INT_R_X41Y191/WW4END2 INT_R_X43Y191/WW4B2 INT_R_X45Y191/WW4BEG2 INT_R_X45Y191/WW4END2 INT_R_X47Y191/WW4B2 INT_R_X49Y191/LOGIC_OUTS16 INT_R_X49Y191/WW4BEG2 VBRK_X113Y199/VBRK_WW4END2 VBRK_X118Y199/VBRK_WW4B2 VBRK_X99Y198/VBRK_WL1END3 
pips: CLBLM_R_X39Y190/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X49Y191/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X40Y191/INT_L.WL1END0->>WL1BEG_N3 INT_R_X39Y190/INT_R.WL1END3->>IMUX38 INT_R_X41Y191/INT_R.WW4END2->>WL1BEG0 INT_R_X45Y191/INT_R.WW4END2->>WW4BEG2 INT_R_X49Y191/INT_R.LOGIC_OUTS16->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_83 - 
wires: CLBLM_R_X49Y194/CLBLM_IMUX9 CLBLM_R_X49Y194/CLBLM_L_A5 DSP_L_X48Y190/DSP_1_P22 DSP_L_X48Y190/DSP_LOGIC_OUTS_B2_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L2 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L_B2 INT_L_X48Y190/LOGIC_OUTS_L2 INT_L_X48Y190/NE2BEG2 INT_L_X48Y191/NE2A2 INT_R_X49Y191/NE2END2 INT_R_X49Y191/NN2BEG2 INT_R_X49Y192/NN2A2 INT_R_X49Y193/NL1BEG1 INT_R_X49Y193/NN2END2 INT_R_X49Y194/IMUX9 INT_R_X49Y194/NL1END1 
pips: CLBLM_R_X49Y194/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 DSP_L_X48Y190/DSP_L.DSP_1_P22->DSP_LOGIC_OUTS_B2_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 INT_L_X48Y190/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_R_X49Y191/INT_R.NE2END2->>NN2BEG2 INT_R_X49Y193/INT_R.NN2END2->>NL1BEG1 INT_R_X49Y194/INT_R.NL1END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_3__0_n_0 - 
wires: CLBLM_L_X36Y184/CLBLM_M_COUT CLBLM_L_X36Y184/CLBLM_M_COUT_N CLBLM_L_X36Y185/CLBLM_M_CIN 
pips: CLBLM_L_X36Y184/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_3__1_n_0 - 
wires: CLBLM_R_X39Y193/CLBLM_M_COUT CLBLM_R_X39Y193/CLBLM_M_COUT_N CLBLM_R_X39Y194/CLBLM_M_CIN 
pips: CLBLM_R_X39Y193/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_8__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_9__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_4_n_0 - 
wires: CLBLM_L_X36Y179/CLBLM_M_COUT CLBLM_L_X36Y179/CLBLM_M_COUT_N CLBLM_L_X36Y180/CLBLM_M_CIN 
pips: CLBLM_L_X36Y179/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_30__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_49_n_4 - 
wires: BRAM_INT_INTERFACE_L_X44Y190/INT_INTERFACE_WW4B1 BRAM_L_X44Y190/BRAM_WW4B1_0 CLBLL_L_X40Y190/CLBLL_WR1END3 CLBLL_L_X42Y190/CLBLL_WW4END1 CLBLL_R_X45Y190/CLBLL_WW4END1 CLBLM_L_X46Y190/CLBLM_WW4END1 CLBLM_R_X39Y190/CLBLM_IMUX22 CLBLM_R_X39Y190/CLBLM_M_C3 CLBLM_R_X39Y190/CLBLM_WR1END3 CLBLM_R_X41Y190/CLBLM_WW4END1 CLBLM_R_X43Y190/CLBLM_WW4B1 CLBLM_R_X47Y190/CLBLM_WW4B1 CLBLM_R_X49Y190/CLBLM_LOGIC_OUTS19 CLBLM_R_X49Y190/CLBLM_L_DMUX DSP_L_X48Y190/DSP_WW4B1_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_WW4B1 INT_L_X40Y190/WR1BEG3 INT_L_X40Y190/WR1END2 INT_L_X42Y190/WW4C1 INT_L_X44Y190/WW4A1 INT_L_X46Y190/WW4C1 INT_L_X48Y190/WW4A1 INT_R_X39Y190/IMUX22 INT_R_X39Y190/WR1END3 INT_R_X41Y190/WR1BEG2 INT_R_X41Y190/WW4END1 INT_R_X43Y190/WW4B1 INT_R_X45Y190/WW4BEG1 INT_R_X45Y190/WW4END1 INT_R_X47Y190/WW4B1 INT_R_X49Y190/LOGIC_OUTS19 INT_R_X49Y190/WW4BEG1 VBRK_X113Y198/VBRK_WW4END1 VBRK_X118Y198/VBRK_WW4B1 VBRK_X99Y198/VBRK_WR1END3 
pips: CLBLM_R_X39Y190/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X49Y190/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X40Y190/INT_L.WR1END2->>WR1BEG3 INT_R_X39Y190/INT_R.WR1END3->>IMUX22 INT_R_X41Y190/INT_R.WW4END1->>WR1BEG2 INT_R_X45Y190/INT_R.WW4END1->>WW4BEG1 INT_R_X49Y190/INT_R.LOGIC_OUTS19->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_84 - 
wires: CLBLM_R_X49Y193/CLBLM_IMUX42 CLBLM_R_X49Y193/CLBLM_L_D6 DSP_L_X48Y190/DSP_1_P21 DSP_L_X48Y190/DSP_LOGIC_OUTS_B5_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L5 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L_B5 INT_L_X48Y190/LOGIC_OUTS_L5 INT_L_X48Y190/NN2BEG1 INT_L_X48Y191/NN2A1 INT_L_X48Y192/NE2BEG1 INT_L_X48Y192/NN2END1 INT_L_X48Y193/NE2A1 INT_R_X49Y193/IMUX42 INT_R_X49Y193/NE2END1 
pips: CLBLM_R_X49Y193/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 DSP_L_X48Y190/DSP_L.DSP_1_P21->DSP_LOGIC_OUTS_B5_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 INT_L_X48Y190/INT_L.LOGIC_OUTS_L5->>NN2BEG1 INT_L_X48Y192/INT_L.NN2END1->>NE2BEG1 INT_R_X49Y193/INT_R.NE2END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_31__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_49_n_5 - 
wires: BRAM_INT_INTERFACE_L_X44Y190/INT_INTERFACE_WW4B0 BRAM_L_X44Y190/BRAM_WW4B0_0 CLBLL_L_X40Y190/CLBLL_WR1END2 CLBLL_L_X42Y190/CLBLL_WW4END0 CLBLL_R_X45Y190/CLBLL_WW4END0 CLBLM_L_X46Y190/CLBLM_WW4END0 CLBLM_R_X39Y190/CLBLM_IMUX12 CLBLM_R_X39Y190/CLBLM_M_B6 CLBLM_R_X39Y190/CLBLM_WR1END2 CLBLM_R_X41Y190/CLBLM_WW4END0 CLBLM_R_X43Y190/CLBLM_WW4B0 CLBLM_R_X47Y190/CLBLM_WW4B0 CLBLM_R_X49Y190/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y190/CLBLM_L_CMUX DSP_L_X48Y190/DSP_WW4B0_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_WW4B0 INT_L_X40Y190/WR1BEG2 INT_L_X40Y190/WR1END1 INT_L_X42Y190/WW4C0 INT_L_X44Y190/WW4A0 INT_L_X46Y190/WW4C0 INT_L_X48Y190/WW4A0 INT_R_X39Y190/IMUX12 INT_R_X39Y190/WR1END2 INT_R_X41Y189/WW4END_S0_0 INT_R_X41Y190/WR1BEG1 INT_R_X41Y190/WW4END0 INT_R_X43Y190/WW4B0 INT_R_X45Y189/WW4END_S0_0 INT_R_X45Y190/WW4BEG0 INT_R_X45Y190/WW4END0 INT_R_X47Y190/WW4B0 INT_R_X49Y190/LOGIC_OUTS18 INT_R_X49Y190/WW4BEG0 VBRK_X113Y198/VBRK_WW4END0 VBRK_X118Y198/VBRK_WW4B0 VBRK_X99Y198/VBRK_WR1END2 
pips: CLBLM_R_X39Y190/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X49Y190/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X40Y190/INT_L.WR1END1->>WR1BEG2 INT_R_X39Y190/INT_R.WR1END2->>IMUX12 INT_R_X41Y190/INT_R.WW4END0->>WR1BEG1 INT_R_X45Y190/INT_R.WW4END0->>WW4BEG0 INT_R_X49Y190/INT_R.LOGIC_OUTS18->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_85 - 
wires: CLBLM_R_X49Y193/CLBLM_IMUX23 CLBLM_R_X49Y193/CLBLM_L_C3 DSP_L_X48Y190/DSP_1_P20 DSP_L_X48Y190/DSP_LOGIC_OUTS_B7_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_L_X48Y190/LOGIC_OUTS_L7 INT_L_X48Y190/NE2BEG3 INT_L_X48Y191/NE2A3 INT_R_X49Y191/NE2END3 INT_R_X49Y191/NN2BEG3 INT_R_X49Y192/NN2A3 INT_R_X49Y193/IMUX23 INT_R_X49Y193/NN2END3 
pips: CLBLM_R_X49Y193/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 DSP_L_X48Y190/DSP_L.DSP_1_P20->DSP_LOGIC_OUTS_B7_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X48Y190/INT_L.LOGIC_OUTS_L7->>NE2BEG3 INT_R_X49Y191/INT_R.NE2END3->>NN2BEG3 INT_R_X49Y193/INT_R.NN2END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_37_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_38_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_39_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_32__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_49_n_6 - 
wires: BRAM_INT_INTERFACE_L_X44Y190/INT_INTERFACE_WW4B3 BRAM_L_X44Y190/BRAM_WW4B3_0 CLBLL_L_X40Y190/CLBLL_WL1END0 CLBLL_L_X42Y190/CLBLL_WW4END3 CLBLL_R_X45Y190/CLBLL_WW4END3 CLBLM_L_X46Y190/CLBLM_WW4END3 CLBLM_R_X39Y190/CLBLM_IMUX1 CLBLM_R_X39Y190/CLBLM_M_A3 CLBLM_R_X39Y190/CLBLM_WL1END0 CLBLM_R_X41Y190/CLBLM_WW4END3 CLBLM_R_X43Y190/CLBLM_WW4B3 CLBLM_R_X47Y190/CLBLM_WW4B3 CLBLM_R_X49Y190/CLBLM_LOGIC_OUTS17 CLBLM_R_X49Y190/CLBLM_L_BMUX DSP_L_X48Y190/DSP_WW4B3_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_WW4B3 INT_L_X40Y190/WL1BEG0 INT_L_X40Y190/WL1END1 INT_L_X42Y190/WW4C3 INT_L_X44Y190/WW4A3 INT_L_X46Y190/WW4C3 INT_L_X48Y190/WW4A3 INT_R_X39Y190/IMUX1 INT_R_X39Y190/WL1END0 INT_R_X41Y190/WL1BEG1 INT_R_X41Y190/WW4END3 INT_R_X43Y190/WW4B3 INT_R_X45Y190/WW4BEG3 INT_R_X45Y190/WW4END3 INT_R_X47Y190/WW4B3 INT_R_X49Y190/LOGIC_OUTS17 INT_R_X49Y190/WW4BEG3 VBRK_X113Y198/VBRK_WW4END3 VBRK_X118Y198/VBRK_WW4B3 VBRK_X99Y198/VBRK_WL1END0 
pips: CLBLM_R_X39Y190/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X49Y190/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X40Y190/INT_L.WL1END1->>WL1BEG0 INT_R_X39Y190/INT_R.WL1END0->>IMUX1 INT_R_X41Y190/INT_R.WW4END3->>WL1BEG1 INT_R_X45Y190/INT_R.WW4END3->>WW4BEG3 INT_R_X49Y190/INT_R.LOGIC_OUTS17->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_86 - 
wires: CLBLM_R_X49Y193/CLBLM_IMUX25 CLBLM_R_X49Y193/CLBLM_L_B5 DSP_L_X48Y190/DSP_1_P19 DSP_L_X48Y190/DSP_LOGIC_OUTS_B4_4 INT_INTERFACE_L_X48Y194/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y194/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_L_X48Y193/SE2A0 INT_L_X48Y194/LOGIC_OUTS_L4 INT_L_X48Y194/SE2BEG0 INT_R_X49Y193/IMUX25 INT_R_X49Y193/SE2END0 
pips: CLBLM_R_X49Y193/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 DSP_L_X48Y190/DSP_L.DSP_1_P19->DSP_LOGIC_OUTS_B4_4 INT_INTERFACE_L_X48Y194/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y194/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_R_X49Y193/INT_R.SE2END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_33__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_49_n_7 - 
wires: BRAM_INT_INTERFACE_L_X44Y190/INT_INTERFACE_WW4B2 BRAM_L_X44Y190/BRAM_WW4B2_0 CLBLL_L_X40Y189/CLBLL_WL1END3 CLBLL_L_X42Y190/CLBLL_WW4END2 CLBLL_R_X45Y190/CLBLL_WW4END2 CLBLM_L_X46Y190/CLBLM_WW4END2 CLBLM_R_X39Y189/CLBLM_IMUX38 CLBLM_R_X39Y189/CLBLM_M_D3 CLBLM_R_X39Y189/CLBLM_WL1END3 CLBLM_R_X41Y190/CLBLM_WW4END2 CLBLM_R_X43Y190/CLBLM_WW4B2 CLBLM_R_X47Y190/CLBLM_WW4B2 CLBLM_R_X49Y190/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y190/CLBLM_L_AMUX DSP_L_X48Y190/DSP_WW4B2_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_WW4B2 INT_L_X40Y189/WL1BEG3 INT_L_X40Y190/WL1BEG_N3 INT_L_X40Y190/WL1END0 INT_L_X42Y190/WW4C2 INT_L_X44Y190/WW4A2 INT_L_X46Y190/WW4C2 INT_L_X48Y190/WW4A2 INT_R_X39Y189/IMUX38 INT_R_X39Y189/WL1END3 INT_R_X39Y190/WL1END_N1_3 INT_R_X41Y190/WL1BEG0 INT_R_X41Y190/WW4END2 INT_R_X43Y190/WW4B2 INT_R_X45Y190/WW4BEG2 INT_R_X45Y190/WW4END2 INT_R_X47Y190/WW4B2 INT_R_X49Y190/LOGIC_OUTS16 INT_R_X49Y190/WW4BEG2 VBRK_X113Y198/VBRK_WW4END2 VBRK_X118Y198/VBRK_WW4B2 VBRK_X99Y197/VBRK_WL1END3 
pips: CLBLM_R_X39Y189/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X49Y190/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X40Y190/INT_L.WL1END0->>WL1BEG_N3 INT_R_X39Y189/INT_R.WL1END3->>IMUX38 INT_R_X41Y190/INT_R.WW4END2->>WL1BEG0 INT_R_X45Y190/INT_R.WW4END2->>WW4BEG2 INT_R_X49Y190/INT_R.LOGIC_OUTS16->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_87 - 
wires: CLBLM_R_X49Y193/CLBLM_IMUX5 CLBLM_R_X49Y193/CLBLM_L_A6 DSP_L_X48Y190/DSP_1_P18 DSP_L_X48Y190/DSP_LOGIC_OUTS_B6_4 INT_INTERFACE_L_X48Y194/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y194/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_L_X48Y193/SE2A2 INT_L_X48Y194/LOGIC_OUTS_L6 INT_L_X48Y194/SE2BEG2 INT_R_X49Y193/IMUX5 INT_R_X49Y193/SE2END2 
pips: CLBLM_R_X49Y193/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 DSP_L_X48Y190/DSP_L.DSP_1_P18->DSP_LOGIC_OUTS_B6_4 INT_INTERFACE_L_X48Y194/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y194/INT_L.LOGIC_OUTS_L6->>SE2BEG2 INT_R_X49Y193/INT_R.SE2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_34__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_50_n_4 - 
wires: BRAM_INT_INTERFACE_L_X44Y189/INT_INTERFACE_WW4B1 BRAM_L_X44Y185/BRAM_WW4B1_4 CLBLL_L_X40Y189/CLBLL_WR1END3 CLBLL_L_X42Y189/CLBLL_WW4END1 CLBLL_R_X45Y189/CLBLL_WW4END1 CLBLM_L_X46Y189/CLBLM_WW4END1 CLBLM_R_X39Y189/CLBLM_IMUX22 CLBLM_R_X39Y189/CLBLM_M_C3 CLBLM_R_X39Y189/CLBLM_WR1END3 CLBLM_R_X41Y189/CLBLM_WW4END1 CLBLM_R_X43Y189/CLBLM_WW4B1 CLBLM_R_X47Y189/CLBLM_WW4B1 CLBLM_R_X49Y189/CLBLM_LOGIC_OUTS19 CLBLM_R_X49Y189/CLBLM_L_DMUX DSP_L_X48Y185/DSP_WW4B1_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_WW4B1 INT_L_X40Y189/WR1BEG3 INT_L_X40Y189/WR1END2 INT_L_X42Y189/WW4C1 INT_L_X44Y189/WW4A1 INT_L_X46Y189/WW4C1 INT_L_X48Y189/WW4A1 INT_R_X39Y189/IMUX22 INT_R_X39Y189/WR1END3 INT_R_X41Y189/WR1BEG2 INT_R_X41Y189/WW4END1 INT_R_X43Y189/WW4B1 INT_R_X45Y189/WW4BEG1 INT_R_X45Y189/WW4END1 INT_R_X47Y189/WW4B1 INT_R_X49Y189/LOGIC_OUTS19 INT_R_X49Y189/WW4BEG1 VBRK_X113Y197/VBRK_WW4END1 VBRK_X118Y197/VBRK_WW4B1 VBRK_X99Y197/VBRK_WR1END3 
pips: CLBLM_R_X39Y189/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X49Y189/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X40Y189/INT_L.WR1END2->>WR1BEG3 INT_R_X39Y189/INT_R.WR1END3->>IMUX22 INT_R_X41Y189/INT_R.WW4END1->>WR1BEG2 INT_R_X45Y189/INT_R.WW4END1->>WW4BEG1 INT_R_X49Y189/INT_R.LOGIC_OUTS19->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_35__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_50_n_5 - 
wires: BRAM_INT_INTERFACE_L_X44Y189/INT_INTERFACE_WW4B0 BRAM_L_X44Y185/BRAM_WW4B0_4 CLBLL_L_X40Y189/CLBLL_WR1END2 CLBLL_L_X42Y189/CLBLL_WW4END0 CLBLL_R_X45Y189/CLBLL_WW4END0 CLBLM_L_X46Y189/CLBLM_WW4END0 CLBLM_R_X39Y189/CLBLM_IMUX12 CLBLM_R_X39Y189/CLBLM_M_B6 CLBLM_R_X39Y189/CLBLM_WR1END2 CLBLM_R_X41Y189/CLBLM_WW4END0 CLBLM_R_X43Y189/CLBLM_WW4B0 CLBLM_R_X47Y189/CLBLM_WW4B0 CLBLM_R_X49Y189/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y189/CLBLM_L_CMUX DSP_L_X48Y185/DSP_WW4B0_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_WW4B0 INT_L_X40Y189/WR1BEG2 INT_L_X40Y189/WR1END1 INT_L_X42Y189/WW4C0 INT_L_X44Y189/WW4A0 INT_L_X46Y189/WW4C0 INT_L_X48Y189/WW4A0 INT_R_X39Y189/IMUX12 INT_R_X39Y189/WR1END2 INT_R_X41Y188/WW4END_S0_0 INT_R_X41Y189/WR1BEG1 INT_R_X41Y189/WW4END0 INT_R_X43Y189/WW4B0 INT_R_X45Y188/WW4END_S0_0 INT_R_X45Y189/WW4BEG0 INT_R_X45Y189/WW4END0 INT_R_X47Y189/WW4B0 INT_R_X49Y189/LOGIC_OUTS18 INT_R_X49Y189/WW4BEG0 VBRK_X113Y197/VBRK_WW4END0 VBRK_X118Y197/VBRK_WW4B0 VBRK_X99Y197/VBRK_WR1END2 
pips: CLBLM_R_X39Y189/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X49Y189/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X40Y189/INT_L.WR1END1->>WR1BEG2 INT_R_X39Y189/INT_R.WR1END2->>IMUX12 INT_R_X41Y189/INT_R.WW4END0->>WR1BEG1 INT_R_X45Y189/INT_R.WW4END0->>WW4BEG0 INT_R_X49Y189/INT_R.LOGIC_OUTS18->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_36__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_50_n_6 - 
wires: BRAM_INT_INTERFACE_L_X44Y189/INT_INTERFACE_WW4B3 BRAM_L_X44Y185/BRAM_WW4B3_4 CLBLL_L_X40Y189/CLBLL_WL1END0 CLBLL_L_X42Y189/CLBLL_WW4END3 CLBLL_R_X45Y189/CLBLL_WW4END3 CLBLM_L_X46Y189/CLBLM_WW4END3 CLBLM_R_X39Y189/CLBLM_IMUX1 CLBLM_R_X39Y189/CLBLM_M_A3 CLBLM_R_X39Y189/CLBLM_WL1END0 CLBLM_R_X41Y189/CLBLM_WW4END3 CLBLM_R_X43Y189/CLBLM_WW4B3 CLBLM_R_X47Y189/CLBLM_WW4B3 CLBLM_R_X49Y189/CLBLM_LOGIC_OUTS17 CLBLM_R_X49Y189/CLBLM_L_BMUX DSP_L_X48Y185/DSP_WW4B3_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_WW4B3 INT_L_X40Y189/WL1BEG0 INT_L_X40Y189/WL1END1 INT_L_X42Y189/WW4C3 INT_L_X44Y189/WW4A3 INT_L_X46Y189/WW4C3 INT_L_X48Y189/WW4A3 INT_R_X39Y189/IMUX1 INT_R_X39Y189/WL1END0 INT_R_X41Y189/WL1BEG1 INT_R_X41Y189/WW4END3 INT_R_X43Y189/WW4B3 INT_R_X45Y189/WW4BEG3 INT_R_X45Y189/WW4END3 INT_R_X47Y189/WW4B3 INT_R_X49Y189/LOGIC_OUTS17 INT_R_X49Y189/WW4BEG3 VBRK_X113Y197/VBRK_WW4END3 VBRK_X118Y197/VBRK_WW4B3 VBRK_X99Y197/VBRK_WL1END0 
pips: CLBLM_R_X39Y189/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X49Y189/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X40Y189/INT_L.WL1END1->>WL1BEG0 INT_R_X39Y189/INT_R.WL1END0->>IMUX1 INT_R_X41Y189/INT_R.WW4END3->>WL1BEG1 INT_R_X45Y189/INT_R.WW4END3->>WW4BEG3 INT_R_X49Y189/INT_R.LOGIC_OUTS17->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_37__0_n_0 - 
wires: CLBLM_R_X39Y188/CLBLM_BYP1 CLBLM_R_X39Y188/CLBLM_LOGIC_OUTS8 CLBLM_R_X39Y188/CLBLM_L_A CLBLM_R_X39Y188/CLBLM_M_AX INT_R_X39Y188/BYP1 INT_R_X39Y188/BYP_ALT1 INT_R_X39Y188/LOGIC_OUTS8 
pips: CLBLM_R_X39Y188/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X39Y188/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X39Y188/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y188/INT_R.LOGIC_OUTS8->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_38__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_50_n_7 - 
wires: BRAM_INT_INTERFACE_L_X44Y189/INT_INTERFACE_WW4B2 BRAM_L_X44Y185/BRAM_WW4B2_4 CLBLL_L_X40Y188/CLBLL_WL1END3 CLBLL_L_X42Y189/CLBLL_WW4END2 CLBLL_R_X45Y189/CLBLL_WW4END2 CLBLM_L_X46Y189/CLBLM_WW4END2 CLBLM_R_X39Y188/CLBLM_IMUX38 CLBLM_R_X39Y188/CLBLM_M_D3 CLBLM_R_X39Y188/CLBLM_WL1END3 CLBLM_R_X41Y189/CLBLM_WW4END2 CLBLM_R_X43Y189/CLBLM_WW4B2 CLBLM_R_X47Y189/CLBLM_WW4B2 CLBLM_R_X49Y189/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y189/CLBLM_L_AMUX DSP_L_X48Y185/DSP_WW4B2_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_WW4B2 INT_L_X40Y188/WL1BEG3 INT_L_X40Y189/WL1BEG_N3 INT_L_X40Y189/WL1END0 INT_L_X42Y189/WW4C2 INT_L_X44Y189/WW4A2 INT_L_X46Y189/WW4C2 INT_L_X48Y189/WW4A2 INT_R_X39Y188/IMUX38 INT_R_X39Y188/WL1END3 INT_R_X39Y189/WL1END_N1_3 INT_R_X41Y189/WL1BEG0 INT_R_X41Y189/WW4END2 INT_R_X43Y189/WW4B2 INT_R_X45Y189/WW4BEG2 INT_R_X45Y189/WW4END2 INT_R_X47Y189/WW4B2 INT_R_X49Y189/LOGIC_OUTS16 INT_R_X49Y189/WW4BEG2 VBRK_X113Y197/VBRK_WW4END2 VBRK_X118Y197/VBRK_WW4B2 VBRK_X99Y196/VBRK_WL1END3 
pips: CLBLM_R_X39Y188/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X49Y189/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X40Y189/INT_L.WL1END0->>WL1BEG_N3 INT_R_X39Y188/INT_R.WL1END3->>IMUX38 INT_R_X41Y189/INT_R.WW4END2->>WL1BEG0 INT_R_X45Y189/INT_R.WW4END2->>WW4BEG2 INT_R_X49Y189/INT_R.LOGIC_OUTS16->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_39__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_9__1_n_4 - 
wires: BRAM_INT_INTERFACE_L_X44Y188/INT_INTERFACE_WW4B1 BRAM_L_X44Y185/BRAM_WW4B1_3 CLBLL_L_X40Y188/CLBLL_WL1END0 CLBLL_L_X42Y188/CLBLL_WW4END1 CLBLL_R_X45Y188/CLBLL_WW4END1 CLBLM_L_X46Y188/CLBLM_WW4END1 CLBLM_R_X39Y188/CLBLM_IMUX32 CLBLM_R_X39Y188/CLBLM_M_C1 CLBLM_R_X39Y188/CLBLM_WL1END0 CLBLM_R_X41Y188/CLBLM_WW4END1 CLBLM_R_X43Y188/CLBLM_WW4B1 CLBLM_R_X47Y188/CLBLM_WW4B1 CLBLM_R_X49Y188/CLBLM_LOGIC_OUTS19 CLBLM_R_X49Y188/CLBLM_L_DMUX DSP_L_X48Y185/DSP_WW4B1_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_WW4B1 INT_L_X40Y188/WL1BEG0 INT_L_X40Y188/WR1END2 INT_L_X42Y188/WW4C1 INT_L_X44Y188/WW4A1 INT_L_X46Y188/WW4C1 INT_L_X48Y188/WW4A1 INT_R_X39Y188/IMUX32 INT_R_X39Y188/WL1END0 INT_R_X41Y188/WR1BEG2 INT_R_X41Y188/WW4END1 INT_R_X43Y188/WW4B1 INT_R_X45Y188/WW4BEG1 INT_R_X45Y188/WW4END1 INT_R_X47Y188/WW4B1 INT_R_X49Y188/LOGIC_OUTS19 INT_R_X49Y188/WW4BEG1 VBRK_X113Y196/VBRK_WW4END1 VBRK_X118Y196/VBRK_WW4B1 VBRK_X99Y196/VBRK_WL1END0 
pips: CLBLM_R_X39Y188/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X49Y188/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X40Y188/INT_L.WR1END2->>WL1BEG0 INT_R_X39Y188/INT_R.WL1END0->>IMUX32 INT_R_X41Y188/INT_R.WW4END1->>WR1BEG2 INT_R_X45Y188/INT_R.WW4END1->>WW4BEG1 INT_R_X49Y188/INT_R.LOGIC_OUTS19->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_4__0_n_0 - 
wires: CLBLM_L_X36Y183/CLBLM_M_COUT CLBLM_L_X36Y183/CLBLM_M_COUT_N CLBLM_L_X36Y184/CLBLM_M_CIN 
pips: CLBLM_L_X36Y183/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_4__1_n_0 - 
wires: CLBLM_R_X39Y192/CLBLM_M_COUT CLBLM_R_X39Y192/CLBLM_M_COUT_N CLBLM_R_X39Y193/CLBLM_M_CIN 
pips: CLBLM_R_X39Y192/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_5_n_0 - 
wires: CLBLM_L_X36Y178/CLBLM_M_COUT CLBLM_L_X36Y178/CLBLM_M_COUT_N CLBLM_L_X36Y179/CLBLM_M_CIN 
pips: CLBLM_L_X36Y178/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_40_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_9__1_n_5 - 
wires: BRAM_INT_INTERFACE_L_X44Y188/INT_INTERFACE_WW4B0 BRAM_L_X44Y185/BRAM_WW4B0_3 CLBLL_L_X40Y188/CLBLL_WR1END2 CLBLL_L_X42Y188/CLBLL_WW4END0 CLBLL_R_X45Y188/CLBLL_WW4END0 CLBLM_L_X46Y188/CLBLM_WW4END0 CLBLM_R_X39Y188/CLBLM_IMUX12 CLBLM_R_X39Y188/CLBLM_M_B6 CLBLM_R_X39Y188/CLBLM_WR1END2 CLBLM_R_X41Y188/CLBLM_WW4END0 CLBLM_R_X43Y188/CLBLM_WW4B0 CLBLM_R_X47Y188/CLBLM_WW4B0 CLBLM_R_X49Y188/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y188/CLBLM_L_CMUX DSP_L_X48Y185/DSP_WW4B0_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_WW4B0 INT_L_X40Y188/WR1BEG2 INT_L_X40Y188/WR1END1 INT_L_X42Y188/WW4C0 INT_L_X44Y188/WW4A0 INT_L_X46Y188/WW4C0 INT_L_X48Y188/WW4A0 INT_R_X39Y188/IMUX12 INT_R_X39Y188/WR1END2 INT_R_X41Y187/WW4END_S0_0 INT_R_X41Y188/WR1BEG1 INT_R_X41Y188/WW4END0 INT_R_X43Y188/WW4B0 INT_R_X45Y187/WW4END_S0_0 INT_R_X45Y188/WW4BEG0 INT_R_X45Y188/WW4END0 INT_R_X47Y188/WW4B0 INT_R_X49Y188/LOGIC_OUTS18 INT_R_X49Y188/WW4BEG0 VBRK_X113Y196/VBRK_WW4END0 VBRK_X118Y196/VBRK_WW4B0 VBRK_X99Y196/VBRK_WR1END2 
pips: CLBLM_R_X39Y188/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X49Y188/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X40Y188/INT_L.WR1END1->>WR1BEG2 INT_R_X39Y188/INT_R.WR1END2->>IMUX12 INT_R_X41Y188/INT_R.WW4END0->>WR1BEG1 INT_R_X45Y188/INT_R.WW4END0->>WW4BEG0 INT_R_X49Y188/INT_R.LOGIC_OUTS18->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_41_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_9__1_n_6 - 
wires: BRAM_INT_INTERFACE_L_X44Y187/INT_INTERFACE_WW4A3 BRAM_L_X44Y185/BRAM_WW4A3_2 CLBLL_L_X40Y188/CLBLL_WR1END0 CLBLL_L_X42Y187/CLBLL_WW4C3 CLBLL_R_X45Y188/CLBLL_WW4END3 CLBLM_L_X46Y188/CLBLM_WW4END3 CLBLM_R_X39Y188/CLBLM_IMUX8 CLBLM_R_X39Y188/CLBLM_M_A5 CLBLM_R_X39Y188/CLBLM_WR1END0 CLBLM_R_X41Y187/CLBLM_WW4C3 CLBLM_R_X43Y187/CLBLM_WW4A3 CLBLM_R_X47Y188/CLBLM_WW4B3 CLBLM_R_X49Y188/CLBLM_LOGIC_OUTS17 CLBLM_R_X49Y188/CLBLM_L_BMUX DSP_L_X48Y185/DSP_WW4B3_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_WW4B3 INT_L_X40Y187/WR1BEG_S0 INT_L_X40Y187/WW4END3 INT_L_X40Y188/WR1BEG0 INT_L_X42Y187/WW4B3 INT_L_X44Y187/SW2END2 INT_L_X44Y187/WW4BEG3 INT_L_X46Y188/WW4C3 INT_L_X48Y188/WW4A3 INT_R_X39Y187/WR1END_S1_0 INT_R_X39Y188/IMUX8 INT_R_X39Y188/WR1END0 INT_R_X41Y187/WW4C3 INT_R_X43Y187/WW4A3 INT_R_X45Y187/SW2A2 INT_R_X45Y188/SW2BEG2 INT_R_X45Y188/WW4END3 INT_R_X47Y188/WW4B3 INT_R_X49Y188/LOGIC_OUTS17 INT_R_X49Y188/WW4BEG3 VBRK_X113Y196/VBRK_WW4END3 VBRK_X118Y196/VBRK_WW4B3 VBRK_X99Y196/VBRK_WR1END0 
pips: CLBLM_R_X39Y188/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X49Y188/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X40Y187/INT_L.WW4END3->>WR1BEG_S0 INT_L_X44Y187/INT_L.SW2END2->>WW4BEG3 INT_R_X39Y188/INT_R.WR1END0->>IMUX8 INT_R_X45Y188/INT_R.WW4END3->>SW2BEG2 INT_R_X49Y188/INT_R.LOGIC_OUTS17->>WW4BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_42_n_0 - 
wires: CLBLM_R_X49Y187/CLBLM_L_COUT CLBLM_R_X49Y187/CLBLM_L_COUT_N CLBLM_R_X49Y188/CLBLM_L_CIN 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_51_n_0 - 
wires: CLBLM_R_X49Y186/CLBLM_L_COUT CLBLM_R_X49Y186/CLBLM_L_COUT_N CLBLM_R_X49Y187/CLBLM_L_CIN 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__2_n_91 - 
wires: CLBLM_R_X49Y187/CLBLM_IMUX36 CLBLM_R_X49Y187/CLBLM_L_D2 DSP_L_X48Y185/DSP_1_P14 DSP_L_X48Y185/DSP_LOGIC_OUTS_B6_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y188/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_L_X48Y187/SE2A2 INT_L_X48Y188/LOGIC_OUTS_L6 INT_L_X48Y188/SE2BEG2 INT_R_X49Y187/IMUX36 INT_R_X49Y187/SE2END2 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 DSP_L_X48Y185/DSP_L.DSP_1_P14->DSP_LOGIC_OUTS_B6_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y188/INT_L.LOGIC_OUTS_L6->>SE2BEG2 INT_R_X49Y187/INT_R.SE2END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_92 - 
wires: CLBLM_R_X49Y187/CLBLM_IMUX33 CLBLM_R_X49Y187/CLBLM_L_C1 DSP_L_X48Y185/DSP_1_P13 DSP_L_X48Y185/DSP_LOGIC_OUTS_B1_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y188/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y187/SE2A1 INT_L_X48Y188/LOGIC_OUTS_L1 INT_L_X48Y188/SE2BEG1 INT_R_X49Y186/FAN_BOUNCE_S3_6 INT_R_X49Y187/FAN_ALT6 INT_R_X49Y187/FAN_BOUNCE6 INT_R_X49Y187/IMUX33 INT_R_X49Y187/SE2END1 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 DSP_L_X48Y185/DSP_L.DSP_1_P13->DSP_LOGIC_OUTS_B1_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y188/INT_L.LOGIC_OUTS_L1->>SE2BEG1 INT_R_X49Y187/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X49Y187/INT_R.FAN_BOUNCE6->>IMUX33 INT_R_X49Y187/INT_R.SE2END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_93 - 
wires: CLBLM_R_X49Y187/CLBLM_BYP5 CLBLM_R_X49Y187/CLBLM_IMUX13 CLBLM_R_X49Y187/CLBLM_L_B6 CLBLM_R_X49Y187/CLBLM_L_BX DSP_L_X48Y185/DSP_1_P12 DSP_L_X48Y185/DSP_LOGIC_OUTS_B3_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y187/SE2A3 INT_L_X48Y188/LOGIC_OUTS_L3 INT_L_X48Y188/SE2BEG3 INT_R_X49Y187/BYP5 INT_R_X49Y187/BYP_ALT5 INT_R_X49Y187/FAN_ALT3 INT_R_X49Y187/FAN_BOUNCE3 INT_R_X49Y187/IMUX13 INT_R_X49Y187/SE2END3 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X49Y187/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 DSP_L_X48Y185/DSP_L.DSP_1_P12->DSP_LOGIC_OUTS_B3_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y188/INT_L.LOGIC_OUTS_L3->>SE2BEG3 INT_R_X49Y187/INT_R.BYP_ALT5->>BYP5 INT_R_X49Y187/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X49Y187/INT_R.FAN_BOUNCE3->>BYP_ALT5 INT_R_X49Y187/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X49Y187/INT_R.SE2END3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_94 - 
wires: CLBLM_R_X49Y187/CLBLM_IMUX3 CLBLM_R_X49Y187/CLBLM_L_A2 DSP_L_X48Y185/DSP_1_P11 DSP_L_X48Y185/DSP_LOGIC_OUTS_B4_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y187/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_L_X48Y187/ER1BEG1 INT_L_X48Y187/LOGIC_OUTS_L4 INT_R_X49Y187/ER1END1 INT_R_X49Y187/IMUX3 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 DSP_L_X48Y185/DSP_L.DSP_1_P11->DSP_LOGIC_OUTS_B4_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y187/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_R_X49Y187/INT_R.ER1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_i_52_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_53_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_54_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_55_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__2_n_87 - 
wires: CLBLM_R_X49Y188/CLBLM_BYP7 CLBLM_R_X49Y188/CLBLM_IMUX36 CLBLM_R_X49Y188/CLBLM_L_D2 CLBLM_R_X49Y188/CLBLM_L_DX DSP_L_X48Y185/DSP_1_P18 DSP_L_X48Y185/DSP_LOGIC_OUTS_B6_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y189/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_L_X48Y188/ER1BEG3 INT_L_X48Y188/SE2A2 INT_L_X48Y188/SL1END2 INT_L_X48Y189/LOGIC_OUTS_L6 INT_L_X48Y189/SE2BEG2 INT_L_X48Y189/SL1BEG2 INT_R_X49Y188/BYP7 INT_R_X49Y188/BYP_ALT7 INT_R_X49Y188/ER1END3 INT_R_X49Y188/IMUX36 INT_R_X49Y188/SE2END2 INT_R_X49Y189/ER1END_N3_3 
pips: CLBLM_R_X49Y188/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X49Y188/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 DSP_L_X48Y185/DSP_L.DSP_1_P18->DSP_LOGIC_OUTS_B6_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y188/INT_L.SL1END2->>ER1BEG3 INT_L_X48Y189/INT_L.LOGIC_OUTS_L6->>SE2BEG2 INT_L_X48Y189/INT_L.LOGIC_OUTS_L6->>SL1BEG2 INT_R_X49Y188/INT_R.BYP_ALT7->>BYP7 INT_R_X49Y188/INT_R.ER1END3->>BYP_ALT7 INT_R_X49Y188/INT_R.SE2END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__0_n_104 - 
wires: CLBLM_R_X49Y188/CLBLM_IMUX41 CLBLM_R_X49Y188/CLBLM_L_D1 DSP_L_X48Y190/DSP_1_P1 DSP_L_X48Y190/DSP_LOGIC_OUTS_B1_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y190/EL1BEG0 INT_L_X48Y190/LOGIC_OUTS_L1 INT_R_X49Y188/IMUX41 INT_R_X49Y188/SS2END0 INT_R_X49Y189/EL1END_S3_0 INT_R_X49Y189/SS2A0 INT_R_X49Y190/EL1END0 INT_R_X49Y190/SS2BEG0 
pips: CLBLM_R_X49Y188/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 DSP_L_X48Y190/DSP_L.DSP_1_P1->DSP_LOGIC_OUTS_B1_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y190/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_R_X49Y188/INT_R.SS2END0->>IMUX41 INT_R_X49Y190/INT_R.EL1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_44_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__2_n_88 - 
wires: CLBLM_R_X49Y188/CLBLM_BYP2 CLBLM_R_X49Y188/CLBLM_IMUX34 CLBLM_R_X49Y188/CLBLM_L_C6 CLBLM_R_X49Y188/CLBLM_L_CX DSP_L_X48Y185/DSP_1_P17 DSP_L_X48Y185/DSP_LOGIC_OUTS_B1_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y189/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y188/SE2A1 INT_L_X48Y189/ER1BEG2 INT_L_X48Y189/LOGIC_OUTS_L1 INT_L_X48Y189/SE2BEG1 INT_R_X49Y188/BYP2 INT_R_X49Y188/BYP_ALT2 INT_R_X49Y188/IMUX34 INT_R_X49Y188/SE2END1 INT_R_X49Y188/SL1END2 INT_R_X49Y189/ER1END2 INT_R_X49Y189/SL1BEG2 
pips: CLBLM_R_X49Y188/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X49Y188/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 DSP_L_X48Y185/DSP_L.DSP_1_P17->DSP_LOGIC_OUTS_B1_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y189/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_L_X48Y189/INT_L.LOGIC_OUTS_L1->>SE2BEG1 INT_R_X49Y188/INT_R.BYP_ALT2->>BYP2 INT_R_X49Y188/INT_R.SE2END1->>IMUX34 INT_R_X49Y188/INT_R.SL1END2->>BYP_ALT2 INT_R_X49Y189/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__0_n_105 - 
wires: CLBLM_R_X49Y188/CLBLM_IMUX21 CLBLM_R_X49Y188/CLBLM_L_C4 DSP_L_X48Y190/DSP_1_P0 DSP_L_X48Y190/DSP_LOGIC_OUTS_B3_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y190/EL1BEG2 INT_L_X48Y190/LOGIC_OUTS_L3 INT_R_X49Y188/IMUX21 INT_R_X49Y188/SS2END2 INT_R_X49Y189/SS2A2 INT_R_X49Y190/EL1END2 INT_R_X49Y190/SS2BEG2 
pips: CLBLM_R_X49Y188/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 DSP_L_X48Y190/DSP_L.DSP_1_P0->DSP_LOGIC_OUTS_B3_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y190/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_R_X49Y188/INT_R.SS2END2->>IMUX21 INT_R_X49Y190/INT_R.EL1END2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_45_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__2_n_89 - 
wires: CLBLM_R_X49Y188/CLBLM_BYP5 CLBLM_R_X49Y188/CLBLM_IMUX13 CLBLM_R_X49Y188/CLBLM_L_B6 CLBLM_R_X49Y188/CLBLM_L_BX DSP_L_X48Y185/DSP_1_P16 DSP_L_X48Y185/DSP_LOGIC_OUTS_B3_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y189/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y188/SE2A3 INT_L_X48Y189/LOGIC_OUTS_L3 INT_L_X48Y189/SE2BEG3 INT_R_X49Y188/BYP5 INT_R_X49Y188/BYP_ALT5 INT_R_X49Y188/FAN_ALT3 INT_R_X49Y188/FAN_BOUNCE3 INT_R_X49Y188/IMUX13 INT_R_X49Y188/SE2END3 
pips: CLBLM_R_X49Y188/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X49Y188/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 DSP_L_X48Y185/DSP_L.DSP_1_P16->DSP_LOGIC_OUTS_B3_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y189/INT_L.LOGIC_OUTS_L3->>SE2BEG3 INT_R_X49Y188/INT_R.BYP_ALT5->>BYP5 INT_R_X49Y188/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X49Y188/INT_R.FAN_BOUNCE3->>BYP_ALT5 INT_R_X49Y188/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X49Y188/INT_R.SE2END3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1_n_89 - 
wires: CLBLM_R_X49Y188/CLBLM_IMUX14 CLBLM_R_X49Y188/CLBLM_L_B1 DSP_L_X48Y190/DSP_0_P16 DSP_L_X48Y190/DSP_LOGIC_OUTS_B21_4 INT_INTERFACE_L_X48Y194/INT_INTERFACE_LOGIC_OUTS_L21 INT_INTERFACE_L_X48Y194/INT_INTERFACE_LOGIC_OUTS_L_B21 INT_L_X48Y193/SE2A3 INT_L_X48Y194/LOGIC_OUTS_L21 INT_L_X48Y194/SE2BEG3 INT_R_X49Y187/NR1BEG3 INT_R_X49Y187/SS6END3 INT_R_X49Y188/IMUX14 INT_R_X49Y188/NR1END3 INT_R_X49Y188/SS6E3 INT_R_X49Y188/SS6END_N0_3 INT_R_X49Y189/SS6D3 INT_R_X49Y190/SS6C3 INT_R_X49Y191/SS6B3 INT_R_X49Y192/SS6A3 INT_R_X49Y193/SE2END3 INT_R_X49Y193/SS6BEG3 
pips: CLBLM_R_X49Y188/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 DSP_L_X48Y190/DSP_L.DSP_0_P16->DSP_LOGIC_OUTS_B21_4 INT_INTERFACE_L_X48Y194/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B21->>INT_INTERFACE_LOGIC_OUTS_L21 INT_L_X48Y194/INT_L.LOGIC_OUTS_L21->>SE2BEG3 INT_R_X49Y187/INT_R.SS6END3->>NR1BEG3 INT_R_X49Y188/INT_R.NR1END3->>IMUX14 INT_R_X49Y193/INT_R.SE2END3->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_46_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__2_n_90 - 
wires: CLBLM_R_X49Y188/CLBLM_BYP0 CLBLM_R_X49Y188/CLBLM_IMUX3 CLBLM_R_X49Y188/CLBLM_L_A2 CLBLM_R_X49Y188/CLBLM_L_AX DSP_L_X48Y185/DSP_1_P15 DSP_L_X48Y185/DSP_LOGIC_OUTS_B4_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y188/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_L_X48Y188/ER1BEG1 INT_L_X48Y188/LOGIC_OUTS_L4 INT_R_X49Y188/BYP0 INT_R_X49Y188/BYP_ALT0 INT_R_X49Y188/ER1END1 INT_R_X49Y188/FAN_ALT7 INT_R_X49Y188/FAN_BOUNCE7 INT_R_X49Y188/IMUX3 
pips: CLBLM_R_X49Y188/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y188/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 DSP_L_X48Y185/DSP_L.DSP_1_P15->DSP_LOGIC_OUTS_B4_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y188/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_R_X49Y188/INT_R.BYP_ALT0->>BYP0 INT_R_X49Y188/INT_R.ER1END1->>FAN_ALT7 INT_R_X49Y188/INT_R.ER1END1->>IMUX3 INT_R_X49Y188/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X49Y188/INT_R.FAN_BOUNCE7->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1_n_90 - 
wires: CLBLM_R_X49Y188/CLBLM_IMUX0 CLBLM_R_X49Y188/CLBLM_L_A3 DSP_L_X48Y190/DSP_0_P15 DSP_L_X48Y190/DSP_LOGIC_OUTS_B18_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_LOGIC_OUTS_L18 INT_INTERFACE_L_X48Y193/INT_INTERFACE_LOGIC_OUTS_L_B18 INT_L_X48Y188/SE2A0 INT_L_X48Y189/SE2BEG0 INT_L_X48Y189/SS2END0 INT_L_X48Y190/SS2A0 INT_L_X48Y191/SS2BEG0 INT_L_X48Y191/SS2END0 INT_L_X48Y192/SS2A0 INT_L_X48Y193/LOGIC_OUTS_L18 INT_L_X48Y193/SS2BEG0 INT_R_X49Y188/IMUX0 INT_R_X49Y188/SE2END0 
pips: CLBLM_R_X49Y188/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 DSP_L_X48Y190/DSP_L.DSP_0_P15->DSP_LOGIC_OUTS_B18_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X48Y189/INT_L.SS2END0->>SE2BEG0 INT_L_X48Y191/INT_L.SS2END0->>SS2BEG0 INT_L_X48Y193/INT_L.LOGIC_OUTS_L18->>SS2BEG0 INT_R_X49Y188/INT_R.SE2END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_48_n_0 - 
wires: CLBLM_R_X49Y191/CLBLM_L_COUT CLBLM_R_X49Y191/CLBLM_L_COUT_N CLBLM_R_X49Y192/CLBLM_L_CIN 
pips: CLBLM_R_X49Y191/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__2_n_71 - 
wires: CLBLM_R_X49Y192/CLBLM_BYP7 CLBLM_R_X49Y192/CLBLM_IMUX42 CLBLM_R_X49Y192/CLBLM_L_D6 CLBLM_R_X49Y192/CLBLM_L_DX DSP_L_X48Y185/DSP_1_P34 DSP_L_X48Y185/DSP_LOGIC_OUTS_B2_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_LOGIC_OUTS_L2 INT_INTERFACE_L_X48Y188/INT_INTERFACE_LOGIC_OUTS_L_B2 INT_L_X48Y188/LOGIC_OUTS_L2 INT_L_X48Y188/NE2BEG2 INT_L_X48Y189/NE2A2 INT_R_X49Y189/NE2END2 INT_R_X49Y189/NN2BEG2 INT_R_X49Y190/NN2A2 INT_R_X49Y191/NL1BEG1 INT_R_X49Y191/NN2END2 INT_R_X49Y192/BYP7 INT_R_X49Y192/BYP_ALT7 INT_R_X49Y192/IMUX42 INT_R_X49Y192/NL1BEG0 INT_R_X49Y192/NL1END1 INT_R_X49Y192/NL1END_S3_0 INT_R_X49Y193/NL1END0 
pips: CLBLM_R_X49Y192/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X49Y192/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 DSP_L_X48Y185/DSP_L.DSP_1_P34->DSP_LOGIC_OUTS_B2_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 INT_L_X48Y188/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_R_X49Y189/INT_R.NE2END2->>NN2BEG2 INT_R_X49Y191/INT_R.NN2END2->>NL1BEG1 INT_R_X49Y192/INT_R.BYP_ALT7->>BYP7 INT_R_X49Y192/INT_R.NL1END1->>IMUX42 INT_R_X49Y192/INT_R.NL1END1->>NL1BEG0 INT_R_X49Y192/INT_R.NL1END_S3_0->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_72 - 
wires: CLBLM_R_X49Y192/CLBLM_BYP2 CLBLM_R_X49Y192/CLBLM_IMUX34 CLBLM_R_X49Y192/CLBLM_L_C6 CLBLM_R_X49Y192/CLBLM_L_CX DSP_L_X48Y185/DSP_1_P33 DSP_L_X48Y185/DSP_LOGIC_OUTS_B5_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_LOGIC_OUTS_L5 INT_INTERFACE_L_X48Y188/INT_INTERFACE_LOGIC_OUTS_L_B5 INT_L_X48Y188/LOGIC_OUTS_L5 INT_L_X48Y188/NE2BEG1 INT_L_X48Y189/NE2A1 INT_R_X49Y189/NE2END1 INT_R_X49Y189/NN2BEG1 INT_R_X49Y190/NN2A1 INT_R_X49Y191/NN2END1 INT_R_X49Y191/NR1BEG1 INT_R_X49Y192/BYP2 INT_R_X49Y192/BYP_ALT2 INT_R_X49Y192/GFAN1 INT_R_X49Y192/IMUX34 INT_R_X49Y192/NR1END1 
pips: CLBLM_R_X49Y192/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X49Y192/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 DSP_L_X48Y185/DSP_L.DSP_1_P33->DSP_LOGIC_OUTS_B5_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 INT_L_X48Y188/INT_L.LOGIC_OUTS_L5->>NE2BEG1 INT_R_X49Y189/INT_R.NE2END1->>NN2BEG1 INT_R_X49Y191/INT_R.NN2END1->>NR1BEG1 INT_R_X49Y192/INT_R.BYP_ALT2->>BYP2 INT_R_X49Y192/INT_R.GFAN1->>BYP_ALT2 INT_R_X49Y192/INT_R.NR1END1->>GFAN1 INT_R_X49Y192/INT_R.NR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_73 - 
wires: CLBLM_R_X49Y192/CLBLM_BYP5 CLBLM_R_X49Y192/CLBLM_IMUX16 CLBLM_R_X49Y192/CLBLM_L_B3 CLBLM_R_X49Y192/CLBLM_L_BX DSP_L_X48Y185/DSP_1_P32 DSP_L_X48Y185/DSP_LOGIC_OUTS_B7_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y188/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_L_X48Y188/ER1BEG_S0 INT_L_X48Y188/LOGIC_OUTS_L7 INT_L_X48Y189/ER1BEG0 INT_R_X49Y189/ER1END0 INT_R_X49Y189/NR1BEG0 INT_R_X49Y190/NN2BEG0 INT_R_X49Y190/NR1END0 INT_R_X49Y191/NN2A0 INT_R_X49Y191/NN2END_S2_0 INT_R_X49Y192/BYP5 INT_R_X49Y192/BYP_ALT5 INT_R_X49Y192/FAN_ALT5 INT_R_X49Y192/FAN_BOUNCE5 INT_R_X49Y192/IMUX16 INT_R_X49Y192/NL1BEG_N3 INT_R_X49Y192/NN2END0 
pips: CLBLM_R_X49Y192/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X49Y192/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 DSP_L_X48Y185/DSP_L.DSP_1_P32->DSP_LOGIC_OUTS_B7_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X48Y188/INT_L.LOGIC_OUTS_L7->>ER1BEG_S0 INT_R_X49Y189/INT_R.ER1END0->>NR1BEG0 INT_R_X49Y190/INT_R.NR1END0->>NN2BEG0 INT_R_X49Y192/INT_R.BYP_ALT5->>BYP5 INT_R_X49Y192/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X49Y192/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X49Y192/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X49Y192/INT_R.NN2END0->>IMUX16 INT_R_X49Y192/INT_R.NN2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_74 - 
wires: CLBLM_R_X49Y192/CLBLM_BYP0 CLBLM_R_X49Y192/CLBLM_IMUX6 CLBLM_R_X49Y192/CLBLM_L_A1 CLBLM_R_X49Y192/CLBLM_L_AX DSP_L_X48Y185/DSP_1_P31 DSP_L_X48Y185/DSP_LOGIC_OUTS_B0_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_LOGIC_OUTS_L0 INT_INTERFACE_L_X48Y187/INT_INTERFACE_LOGIC_OUTS_L_B0 INT_L_X48Y187/LOGIC_OUTS_L0 INT_L_X48Y187/NN6BEG0 INT_L_X48Y188/NN6A0 INT_L_X48Y189/NN6B0 INT_L_X48Y190/NN6C0 INT_L_X48Y191/NN6D0 INT_L_X48Y192/EL1BEG3 INT_L_X48Y192/NN6E0 INT_L_X48Y192/NN6END_S1_0 INT_L_X48Y193/EL1BEG_N3 INT_L_X48Y193/NN6END0 INT_R_X49Y192/BYP0 INT_R_X49Y192/BYP_ALT0 INT_R_X49Y192/EL1END3 INT_R_X49Y192/FAN_ALT3 INT_R_X49Y192/FAN_ALT7 INT_R_X49Y192/FAN_BOUNCE3 INT_R_X49Y192/FAN_BOUNCE7 INT_R_X49Y192/IMUX6 
pips: CLBLM_R_X49Y192/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y192/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 DSP_L_X48Y185/DSP_L.DSP_1_P31->DSP_LOGIC_OUTS_B0_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 INT_L_X48Y187/INT_L.LOGIC_OUTS_L0->>NN6BEG0 INT_L_X48Y193/INT_L.NN6END0->>EL1BEG_N3 INT_R_X49Y192/INT_R.BYP_ALT0->>BYP0 INT_R_X49Y192/INT_R.EL1END3->>FAN_ALT3 INT_R_X49Y192/INT_R.EL1END3->>IMUX6 INT_R_X49Y192/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X49Y192/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X49Y192/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X49Y192/INT_R.FAN_BOUNCE7->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_i_56_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_57_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_58_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_59_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_49_n_0 - 
wires: CLBLM_R_X49Y190/CLBLM_L_COUT CLBLM_R_X49Y190/CLBLM_L_COUT_N CLBLM_R_X49Y191/CLBLM_L_CIN 
pips: CLBLM_R_X49Y190/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__2_n_75 - 
wires: CLBLM_R_X49Y191/CLBLM_BYP7 CLBLM_R_X49Y191/CLBLM_IMUX42 CLBLM_R_X49Y191/CLBLM_L_D6 CLBLM_R_X49Y191/CLBLM_L_DX DSP_L_X48Y185/DSP_1_P30 DSP_L_X48Y185/DSP_LOGIC_OUTS_B2_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_LOGIC_OUTS_L2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_LOGIC_OUTS_L_B2 INT_L_X48Y187/LOGIC_OUTS_L2 INT_L_X48Y187/NN2BEG2 INT_L_X48Y188/NN2A2 INT_L_X48Y189/NL1BEG1 INT_L_X48Y189/NN2END2 INT_L_X48Y190/NE2BEG1 INT_L_X48Y190/NL1END1 INT_L_X48Y191/NE2A1 INT_R_X49Y191/BYP7 INT_R_X49Y191/BYP_ALT7 INT_R_X49Y191/IMUX42 INT_R_X49Y191/NE2END1 INT_R_X49Y191/NL1BEG0 INT_R_X49Y191/NL1END_S3_0 INT_R_X49Y192/NL1END0 
pips: CLBLM_R_X49Y191/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X49Y191/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 DSP_L_X48Y185/DSP_L.DSP_1_P30->DSP_LOGIC_OUTS_B2_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 INT_L_X48Y187/INT_L.LOGIC_OUTS_L2->>NN2BEG2 INT_L_X48Y189/INT_L.NN2END2->>NL1BEG1 INT_L_X48Y190/INT_L.NL1END1->>NE2BEG1 INT_R_X49Y191/INT_R.BYP_ALT7->>BYP7 INT_R_X49Y191/INT_R.NE2END1->>IMUX42 INT_R_X49Y191/INT_R.NE2END1->>NL1BEG0 INT_R_X49Y191/INT_R.NL1END_S3_0->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_76 - 
wires: CLBLM_R_X49Y191/CLBLM_BYP2 CLBLM_R_X49Y191/CLBLM_IMUX34 CLBLM_R_X49Y191/CLBLM_L_C6 CLBLM_R_X49Y191/CLBLM_L_CX DSP_L_X48Y185/DSP_1_P29 DSP_L_X48Y185/DSP_LOGIC_OUTS_B5_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_LOGIC_OUTS_L5 INT_INTERFACE_L_X48Y187/INT_INTERFACE_LOGIC_OUTS_L_B5 INT_L_X48Y187/LOGIC_OUTS_L5 INT_L_X48Y187/NN6BEG1 INT_L_X48Y188/NN6A1 INT_L_X48Y189/NN6B1 INT_L_X48Y190/NN6C1 INT_L_X48Y191/NN6D1 INT_L_X48Y191/SE2A1 INT_L_X48Y192/ER1BEG2 INT_L_X48Y192/NN6E1 INT_L_X48Y192/SE2BEG1 INT_L_X48Y192/SR1END1 INT_L_X48Y193/NN6END1 INT_L_X48Y193/SR1BEG1 INT_R_X49Y191/BYP2 INT_R_X49Y191/BYP_ALT2 INT_R_X49Y191/IMUX34 INT_R_X49Y191/SE2END1 INT_R_X49Y191/SL1END2 INT_R_X49Y192/ER1END2 INT_R_X49Y192/SL1BEG2 
pips: CLBLM_R_X49Y191/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X49Y191/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 DSP_L_X48Y185/DSP_L.DSP_1_P29->DSP_LOGIC_OUTS_B5_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 INT_L_X48Y187/INT_L.LOGIC_OUTS_L5->>NN6BEG1 INT_L_X48Y192/INT_L.SR1END1->>ER1BEG2 INT_L_X48Y192/INT_L.SR1END1->>SE2BEG1 INT_L_X48Y193/INT_L.NN6END1->>SR1BEG1 INT_R_X49Y191/INT_R.BYP_ALT2->>BYP2 INT_R_X49Y191/INT_R.SE2END1->>IMUX34 INT_R_X49Y191/INT_R.SL1END2->>BYP_ALT2 INT_R_X49Y192/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_77 - 
wires: CLBLM_R_X49Y191/CLBLM_BYP5 CLBLM_R_X49Y191/CLBLM_IMUX16 CLBLM_R_X49Y191/CLBLM_L_B3 CLBLM_R_X49Y191/CLBLM_L_BX DSP_L_X48Y185/DSP_1_P28 DSP_L_X48Y185/DSP_LOGIC_OUTS_B7_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y187/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_L_X48Y187/ER1BEG_S0 INT_L_X48Y187/LOGIC_OUTS_L7 INT_L_X48Y188/ER1BEG0 INT_R_X49Y188/ER1END0 INT_R_X49Y188/NR1BEG0 INT_R_X49Y189/NN2BEG0 INT_R_X49Y189/NR1END0 INT_R_X49Y190/NN2A0 INT_R_X49Y190/NN2END_S2_0 INT_R_X49Y191/BYP5 INT_R_X49Y191/BYP_ALT5 INT_R_X49Y191/FAN_ALT5 INT_R_X49Y191/FAN_BOUNCE5 INT_R_X49Y191/IMUX16 INT_R_X49Y191/NL1BEG_N3 INT_R_X49Y191/NN2END0 
pips: CLBLM_R_X49Y191/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X49Y191/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 DSP_L_X48Y185/DSP_L.DSP_1_P28->DSP_LOGIC_OUTS_B7_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X48Y187/INT_L.LOGIC_OUTS_L7->>ER1BEG_S0 INT_R_X49Y188/INT_R.ER1END0->>NR1BEG0 INT_R_X49Y189/INT_R.NR1END0->>NN2BEG0 INT_R_X49Y191/INT_R.BYP_ALT5->>BYP5 INT_R_X49Y191/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X49Y191/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X49Y191/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X49Y191/INT_R.NN2END0->>IMUX16 INT_R_X49Y191/INT_R.NN2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_78 - 
wires: CLBLM_R_X49Y191/CLBLM_BYP0 CLBLM_R_X49Y191/CLBLM_IMUX6 CLBLM_R_X49Y191/CLBLM_L_A1 CLBLM_R_X49Y191/CLBLM_L_AX DSP_L_X48Y185/DSP_1_P27 DSP_L_X48Y185/DSP_LOGIC_OUTS_B0_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_LOGIC_OUTS_L0 INT_INTERFACE_L_X48Y186/INT_INTERFACE_LOGIC_OUTS_L_B0 INT_L_X48Y186/LOGIC_OUTS_L0 INT_L_X48Y186/NN6BEG0 INT_L_X48Y187/NN6A0 INT_L_X48Y188/NN6B0 INT_L_X48Y189/NN6C0 INT_L_X48Y190/NN6D0 INT_L_X48Y191/EL1BEG3 INT_L_X48Y191/NN6E0 INT_L_X48Y191/NN6END_S1_0 INT_L_X48Y192/EL1BEG_N3 INT_L_X48Y192/NN6END0 INT_R_X49Y191/BYP0 INT_R_X49Y191/BYP_ALT0 INT_R_X49Y191/EL1END3 INT_R_X49Y191/FAN_ALT3 INT_R_X49Y191/FAN_ALT7 INT_R_X49Y191/FAN_BOUNCE3 INT_R_X49Y191/FAN_BOUNCE7 INT_R_X49Y191/IMUX6 
pips: CLBLM_R_X49Y191/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y191/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 DSP_L_X48Y185/DSP_L.DSP_1_P27->DSP_LOGIC_OUTS_B0_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 INT_L_X48Y186/INT_L.LOGIC_OUTS_L0->>NN6BEG0 INT_L_X48Y192/INT_L.NN6END0->>EL1BEG_N3 INT_R_X49Y191/INT_R.BYP_ALT0->>BYP0 INT_R_X49Y191/INT_R.EL1END3->>FAN_ALT3 INT_R_X49Y191/INT_R.EL1END3->>IMUX6 INT_R_X49Y191/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X49Y191/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X49Y191/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X49Y191/INT_R.FAN_BOUNCE7->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_i_60_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_61_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_62_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_63_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_50_n_0 - 
wires: CLBLM_R_X49Y189/CLBLM_L_COUT CLBLM_R_X49Y189/CLBLM_L_COUT_N CLBLM_R_X49Y190/CLBLM_L_CIN 
pips: CLBLM_R_X49Y189/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__2_n_79 - 
wires: CLBLM_R_X49Y190/CLBLM_BYP7 CLBLM_R_X49Y190/CLBLM_IMUX42 CLBLM_R_X49Y190/CLBLM_L_D6 CLBLM_R_X49Y190/CLBLM_L_DX DSP_L_X48Y185/DSP_1_P26 DSP_L_X48Y185/DSP_LOGIC_OUTS_B2_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_LOGIC_OUTS_L2 INT_INTERFACE_L_X48Y186/INT_INTERFACE_LOGIC_OUTS_L_B2 INT_L_X48Y186/LOGIC_OUTS_L2 INT_L_X48Y186/NN6BEG2 INT_L_X48Y187/NN6A2 INT_L_X48Y188/NN6B2 INT_L_X48Y189/NN6C2 INT_L_X48Y190/NN6D2 INT_L_X48Y191/ER1BEG3 INT_L_X48Y191/NN6E2 INT_L_X48Y191/SR1END2 INT_L_X48Y192/EL1BEG1 INT_L_X48Y192/NN6END2 INT_L_X48Y192/SR1BEG2 INT_R_X49Y190/BYP7 INT_R_X49Y190/BYP_ALT7 INT_R_X49Y190/IMUX42 INT_R_X49Y190/SL1END3 INT_R_X49Y190/SS2END1 INT_R_X49Y191/ER1END3 INT_R_X49Y191/SL1BEG3 INT_R_X49Y191/SS2A1 INT_R_X49Y192/EL1END1 INT_R_X49Y192/ER1END_N3_3 INT_R_X49Y192/SS2BEG1 
pips: CLBLM_R_X49Y190/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X49Y190/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 DSP_L_X48Y185/DSP_L.DSP_1_P26->DSP_LOGIC_OUTS_B2_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 INT_L_X48Y186/INT_L.LOGIC_OUTS_L2->>NN6BEG2 INT_L_X48Y191/INT_L.SR1END2->>ER1BEG3 INT_L_X48Y192/INT_L.NN6END2->>EL1BEG1 INT_L_X48Y192/INT_L.NN6END2->>SR1BEG2 INT_R_X49Y190/INT_R.BYP_ALT7->>BYP7 INT_R_X49Y190/INT_R.SL1END3->>BYP_ALT7 INT_R_X49Y190/INT_R.SS2END1->>IMUX42 INT_R_X49Y191/INT_R.ER1END3->>SL1BEG3 INT_R_X49Y192/INT_R.EL1END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_80 - 
wires: CLBLM_R_X49Y190/CLBLM_BYP2 CLBLM_R_X49Y190/CLBLM_IMUX34 CLBLM_R_X49Y190/CLBLM_L_C6 CLBLM_R_X49Y190/CLBLM_L_CX DSP_L_X48Y185/DSP_1_P25 DSP_L_X48Y185/DSP_LOGIC_OUTS_B5_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_LOGIC_OUTS_L5 INT_INTERFACE_L_X48Y186/INT_INTERFACE_LOGIC_OUTS_L_B5 INT_L_X48Y186/LOGIC_OUTS_L5 INT_L_X48Y186/NN6BEG1 INT_L_X48Y187/NN6A1 INT_L_X48Y188/NN6B1 INT_L_X48Y189/NN6C1 INT_L_X48Y190/NN6D1 INT_L_X48Y190/SE2A1 INT_L_X48Y191/ER1BEG2 INT_L_X48Y191/NN6E1 INT_L_X48Y191/SE2BEG1 INT_L_X48Y191/SR1END1 INT_L_X48Y192/NN6END1 INT_L_X48Y192/SR1BEG1 INT_R_X49Y190/BYP2 INT_R_X49Y190/BYP_ALT2 INT_R_X49Y190/IMUX34 INT_R_X49Y190/SE2END1 INT_R_X49Y190/SL1END2 INT_R_X49Y191/ER1END2 INT_R_X49Y191/SL1BEG2 
pips: CLBLM_R_X49Y190/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X49Y190/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 DSP_L_X48Y185/DSP_L.DSP_1_P25->DSP_LOGIC_OUTS_B5_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 INT_L_X48Y186/INT_L.LOGIC_OUTS_L5->>NN6BEG1 INT_L_X48Y191/INT_L.SR1END1->>ER1BEG2 INT_L_X48Y191/INT_L.SR1END1->>SE2BEG1 INT_L_X48Y192/INT_L.NN6END1->>SR1BEG1 INT_R_X49Y190/INT_R.BYP_ALT2->>BYP2 INT_R_X49Y190/INT_R.SE2END1->>IMUX34 INT_R_X49Y190/INT_R.SL1END2->>BYP_ALT2 INT_R_X49Y191/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_81 - 
wires: CLBLM_R_X49Y190/CLBLM_BYP5 CLBLM_R_X49Y190/CLBLM_IMUX19 CLBLM_R_X49Y190/CLBLM_L_B2 CLBLM_R_X49Y190/CLBLM_L_BX DSP_L_X48Y185/DSP_1_P24 DSP_L_X48Y185/DSP_LOGIC_OUTS_B7_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y186/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_L_X48Y186/LOGIC_OUTS_L7 INT_L_X48Y186/NN2BEG3 INT_L_X48Y187/NN2A3 INT_L_X48Y188/NE2BEG3 INT_L_X48Y188/NN2END3 INT_L_X48Y189/NE2A3 INT_R_X49Y189/NE2END3 INT_R_X49Y189/NL1BEG2 INT_R_X49Y190/BYP5 INT_R_X49Y190/BYP_ALT5 INT_R_X49Y190/IMUX19 INT_R_X49Y190/NL1END2 
pips: CLBLM_R_X49Y190/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X49Y190/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 DSP_L_X48Y185/DSP_L.DSP_1_P24->DSP_LOGIC_OUTS_B7_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X48Y186/INT_L.LOGIC_OUTS_L7->>NN2BEG3 INT_L_X48Y188/INT_L.NN2END3->>NE2BEG3 INT_R_X49Y189/INT_R.NE2END3->>NL1BEG2 INT_R_X49Y190/INT_R.BYP_ALT5->>BYP5 INT_R_X49Y190/INT_R.NL1END2->>BYP_ALT5 INT_R_X49Y190/INT_R.NL1END2->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_82 - 
wires: CLBLM_R_X49Y190/CLBLM_BYP0 CLBLM_R_X49Y190/CLBLM_IMUX6 CLBLM_R_X49Y190/CLBLM_L_A1 CLBLM_R_X49Y190/CLBLM_L_AX DSP_L_X48Y185/DSP_1_P23 DSP_L_X48Y185/DSP_LOGIC_OUTS_B0_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L_B0 INT_L_X48Y185/LOGIC_OUTS_L0 INT_L_X48Y185/NN6BEG0 INT_L_X48Y186/NN6A0 INT_L_X48Y187/NN6B0 INT_L_X48Y188/NN6C0 INT_L_X48Y189/NN6D0 INT_L_X48Y190/EL1BEG3 INT_L_X48Y190/NN6E0 INT_L_X48Y190/NN6END_S1_0 INT_L_X48Y191/EL1BEG_N3 INT_L_X48Y191/NN6END0 INT_R_X49Y190/BYP0 INT_R_X49Y190/BYP_ALT0 INT_R_X49Y190/EL1END3 INT_R_X49Y190/FAN_ALT3 INT_R_X49Y190/FAN_ALT7 INT_R_X49Y190/FAN_BOUNCE3 INT_R_X49Y190/FAN_BOUNCE7 INT_R_X49Y190/IMUX6 
pips: CLBLM_R_X49Y190/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y190/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 DSP_L_X48Y185/DSP_L.DSP_1_P23->DSP_LOGIC_OUTS_B0_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 INT_L_X48Y185/INT_L.LOGIC_OUTS_L0->>NN6BEG0 INT_L_X48Y191/INT_L.NN6END0->>EL1BEG_N3 INT_R_X49Y190/INT_R.BYP_ALT0->>BYP0 INT_R_X49Y190/INT_R.EL1END3->>FAN_ALT3 INT_R_X49Y190/INT_R.EL1END3->>IMUX6 INT_R_X49Y190/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X49Y190/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X49Y190/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X49Y190/INT_R.FAN_BOUNCE7->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_i_64_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_65_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_66_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_67_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_5__1_n_0 - 
wires: CLBLM_R_X39Y191/CLBLM_M_COUT CLBLM_R_X39Y191/CLBLM_M_COUT_N CLBLM_R_X39Y192/CLBLM_M_CIN 
pips: CLBLM_R_X39Y191/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_9__1_n_0 - 
wires: CLBLM_R_X49Y188/CLBLM_L_COUT CLBLM_R_X49Y188/CLBLM_L_COUT_N CLBLM_R_X49Y189/CLBLM_L_CIN 
pips: CLBLM_R_X49Y188/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__2_n_83 - 
wires: CLBLM_R_X47Y185/CLBLM_NW4A2 CLBLM_R_X47Y189/CLBLM_EE2BEG1 CLBLM_R_X47Y189/CLBLM_ER1BEG2 CLBLM_R_X49Y189/CLBLM_BYP7 CLBLM_R_X49Y189/CLBLM_IMUX42 CLBLM_R_X49Y189/CLBLM_L_D6 CLBLM_R_X49Y189/CLBLM_L_DX DSP_L_X48Y185/DSP_1_P22 DSP_L_X48Y185/DSP_EE2BEG1_4 DSP_L_X48Y185/DSP_ER1BEG2_4 DSP_L_X48Y185/DSP_LOGIC_OUTS_B2_0 DSP_L_X48Y185/DSP_NW4A2_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L2 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L_B2 INT_INTERFACE_L_X48Y185/INT_INTERFACE_NW4A2 INT_INTERFACE_L_X48Y189/INT_INTERFACE_EE2BEG1 INT_INTERFACE_L_X48Y189/INT_INTERFACE_ER1BEG2 INT_L_X46Y189/EL1BEG1 INT_L_X46Y189/NW6END2 INT_L_X48Y185/LOGIC_OUTS_L2 INT_L_X48Y185/NW6BEG2 INT_L_X48Y189/EE2A1 INT_L_X48Y189/ER1BEG3 INT_L_X48Y189/ER1END2 INT_R_X47Y185/NW6A2 INT_R_X47Y186/NW6B2 INT_R_X47Y187/NW6C2 INT_R_X47Y188/NW6D2 INT_R_X47Y189/EE2BEG1 INT_R_X47Y189/EL1END1 INT_R_X47Y189/ER1BEG2 INT_R_X47Y189/NW6E2 INT_R_X49Y189/BYP7 INT_R_X49Y189/BYP_ALT7 INT_R_X49Y189/EE2END1 INT_R_X49Y189/ER1END3 INT_R_X49Y189/IMUX42 INT_R_X49Y190/ER1END_N3_3 VBRK_X118Y193/VBRK_NW4A2 VBRK_X118Y197/VBRK_EE2BEG1 VBRK_X118Y197/VBRK_ER1BEG2 
pips: CLBLM_R_X49Y189/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X49Y189/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 DSP_L_X48Y185/DSP_L.DSP_1_P22->DSP_LOGIC_OUTS_B2_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 INT_L_X46Y189/INT_L.NW6END2->>EL1BEG1 INT_L_X48Y185/INT_L.LOGIC_OUTS_L2->>NW6BEG2 INT_L_X48Y189/INT_L.ER1END2->>ER1BEG3 INT_R_X47Y189/INT_R.EL1END1->>EE2BEG1 INT_R_X47Y189/INT_R.EL1END1->>ER1BEG2 INT_R_X49Y189/INT_R.BYP_ALT7->>BYP7 INT_R_X49Y189/INT_R.EE2END1->>IMUX42 INT_R_X49Y189/INT_R.ER1END3->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_84 - 
wires: CLBLM_R_X49Y189/CLBLM_BYP2 CLBLM_R_X49Y189/CLBLM_IMUX34 CLBLM_R_X49Y189/CLBLM_L_C6 CLBLM_R_X49Y189/CLBLM_L_CX DSP_L_X48Y185/DSP_1_P21 DSP_L_X48Y185/DSP_LOGIC_OUTS_B5_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L5 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L_B5 INT_L_X48Y185/LOGIC_OUTS_L5 INT_L_X48Y185/NN6BEG1 INT_L_X48Y186/NN6A1 INT_L_X48Y187/NN6B1 INT_L_X48Y188/NN6C1 INT_L_X48Y189/NN6D1 INT_L_X48Y189/SE2A1 INT_L_X48Y190/ER1BEG2 INT_L_X48Y190/NN6E1 INT_L_X48Y190/SE2BEG1 INT_L_X48Y190/SR1END1 INT_L_X48Y191/NN6END1 INT_L_X48Y191/SR1BEG1 INT_R_X49Y189/BYP2 INT_R_X49Y189/BYP_ALT2 INT_R_X49Y189/IMUX34 INT_R_X49Y189/SE2END1 INT_R_X49Y189/SL1END2 INT_R_X49Y190/ER1END2 INT_R_X49Y190/SL1BEG2 
pips: CLBLM_R_X49Y189/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X49Y189/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 DSP_L_X48Y185/DSP_L.DSP_1_P21->DSP_LOGIC_OUTS_B5_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 INT_L_X48Y185/INT_L.LOGIC_OUTS_L5->>NN6BEG1 INT_L_X48Y190/INT_L.SR1END1->>ER1BEG2 INT_L_X48Y190/INT_L.SR1END1->>SE2BEG1 INT_L_X48Y191/INT_L.NN6END1->>SR1BEG1 INT_R_X49Y189/INT_R.BYP_ALT2->>BYP2 INT_R_X49Y189/INT_R.SE2END1->>IMUX34 INT_R_X49Y189/INT_R.SL1END2->>BYP_ALT2 INT_R_X49Y190/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_85 - 
wires: CLBLM_R_X49Y189/CLBLM_BYP5 CLBLM_R_X49Y189/CLBLM_IMUX13 CLBLM_R_X49Y189/CLBLM_L_B6 CLBLM_R_X49Y189/CLBLM_L_BX DSP_L_X48Y185/DSP_1_P20 DSP_L_X48Y185/DSP_LOGIC_OUTS_B7_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_L_X48Y185/LOGIC_OUTS_L7 INT_L_X48Y185/NR1BEG3 INT_L_X48Y186/NE2BEG3 INT_L_X48Y186/NR1END3 INT_L_X48Y187/NE2A3 INT_R_X49Y187/NE2END3 INT_R_X49Y187/NN2BEG3 INT_R_X49Y188/NN2A3 INT_R_X49Y189/BYP5 INT_R_X49Y189/BYP_ALT5 INT_R_X49Y189/FAN_ALT3 INT_R_X49Y189/FAN_BOUNCE3 INT_R_X49Y189/IMUX13 INT_R_X49Y189/NN2END3 
pips: CLBLM_R_X49Y189/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X49Y189/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 DSP_L_X48Y185/DSP_L.DSP_1_P20->DSP_LOGIC_OUTS_B7_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X48Y185/INT_L.LOGIC_OUTS_L7->>NR1BEG3 INT_L_X48Y186/INT_L.NR1END3->>NE2BEG3 INT_R_X49Y187/INT_R.NE2END3->>NN2BEG3 INT_R_X49Y189/INT_R.BYP_ALT5->>BYP5 INT_R_X49Y189/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X49Y189/INT_R.FAN_BOUNCE3->>BYP_ALT5 INT_R_X49Y189/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X49Y189/INT_R.NN2END3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_86 - 
wires: CLBLM_R_X49Y189/CLBLM_BYP0 CLBLM_R_X49Y189/CLBLM_IMUX3 CLBLM_R_X49Y189/CLBLM_L_A2 CLBLM_R_X49Y189/CLBLM_L_AX DSP_L_X48Y185/DSP_1_P19 DSP_L_X48Y185/DSP_LOGIC_OUTS_B4_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_L_X48Y189/ER1BEG1 INT_L_X48Y189/LOGIC_OUTS_L4 INT_R_X49Y189/BYP0 INT_R_X49Y189/BYP_ALT0 INT_R_X49Y189/ER1END1 INT_R_X49Y189/FAN_ALT7 INT_R_X49Y189/FAN_BOUNCE7 INT_R_X49Y189/IMUX3 
pips: CLBLM_R_X49Y189/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y189/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 DSP_L_X48Y185/DSP_L.DSP_1_P19->DSP_LOGIC_OUTS_B4_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y189/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_R_X49Y189/INT_R.BYP_ALT0->>BYP0 INT_R_X49Y189/INT_R.ER1END1->>FAN_ALT7 INT_R_X49Y189/INT_R.ER1END1->>IMUX3 INT_R_X49Y189/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X49Y189/INT_R.FAN_BOUNCE7->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_i_68_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_69_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_70_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_71_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_72_n_0 - 
wires: CLBLM_R_X49Y185/CLBLM_L_COUT CLBLM_R_X49Y185/CLBLM_L_COUT_N CLBLM_R_X49Y186/CLBLM_L_CIN 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__2_n_95 - 
wires: CLBLM_R_X49Y186/CLBLM_BYP7 CLBLM_R_X49Y186/CLBLM_IMUX36 CLBLM_R_X49Y186/CLBLM_L_D2 CLBLM_R_X49Y186/CLBLM_L_DX DSP_L_X48Y185/DSP_1_P10 DSP_L_X48Y185/DSP_LOGIC_OUTS_B6_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y187/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_L_X48Y186/SE2A2 INT_L_X48Y187/LOGIC_OUTS_L6 INT_L_X48Y187/NE2BEG2 INT_L_X48Y187/SE2BEG2 INT_L_X48Y188/NE2A2 INT_R_X49Y186/BYP7 INT_R_X49Y186/BYP_ALT7 INT_R_X49Y186/IMUX36 INT_R_X49Y186/SE2END2 INT_R_X49Y186/SR1END3 INT_R_X49Y187/SL1END2 INT_R_X49Y187/SR1BEG3 INT_R_X49Y187/SR1END_N3_3 INT_R_X49Y188/NE2END2 INT_R_X49Y188/SL1BEG2 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X49Y186/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 DSP_L_X48Y185/DSP_L.DSP_1_P10->DSP_LOGIC_OUTS_B6_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y187/INT_L.LOGIC_OUTS_L6->>NE2BEG2 INT_L_X48Y187/INT_L.LOGIC_OUTS_L6->>SE2BEG2 INT_R_X49Y186/INT_R.BYP_ALT7->>BYP7 INT_R_X49Y186/INT_R.SE2END2->>IMUX36 INT_R_X49Y186/INT_R.SR1END3->>BYP_ALT7 INT_R_X49Y187/INT_R.SL1END2->>SR1BEG3 INT_R_X49Y188/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_96 - 
wires: CLBLM_R_X49Y186/CLBLM_IMUX33 CLBLM_R_X49Y186/CLBLM_L_C1 DSP_L_X48Y185/DSP_1_P9 DSP_L_X48Y185/DSP_LOGIC_OUTS_B1_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y187/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y186/SE2A1 INT_L_X48Y187/LOGIC_OUTS_L1 INT_L_X48Y187/SE2BEG1 INT_R_X49Y185/FAN_BOUNCE_S3_6 INT_R_X49Y186/FAN_ALT6 INT_R_X49Y186/FAN_BOUNCE6 INT_R_X49Y186/IMUX33 INT_R_X49Y186/SE2END1 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 DSP_L_X48Y185/DSP_L.DSP_1_P9->DSP_LOGIC_OUTS_B1_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y187/INT_L.LOGIC_OUTS_L1->>SE2BEG1 INT_R_X49Y186/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X49Y186/INT_R.FAN_BOUNCE6->>IMUX33 INT_R_X49Y186/INT_R.SE2END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_97 - 
wires: CLBLM_R_X49Y186/CLBLM_IMUX14 CLBLM_R_X49Y186/CLBLM_L_B1 DSP_L_X48Y185/DSP_1_P8 DSP_L_X48Y185/DSP_LOGIC_OUTS_B3_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y187/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y186/SE2A3 INT_L_X48Y187/LOGIC_OUTS_L3 INT_L_X48Y187/SE2BEG3 INT_R_X49Y186/IMUX14 INT_R_X49Y186/SE2END3 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 DSP_L_X48Y185/DSP_L.DSP_1_P8->DSP_LOGIC_OUTS_B3_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y187/INT_L.LOGIC_OUTS_L3->>SE2BEG3 INT_R_X49Y186/INT_R.SE2END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_98 - 
wires: CLBLM_R_X49Y186/CLBLM_IMUX3 CLBLM_R_X49Y186/CLBLM_L_A2 DSP_L_X48Y185/DSP_1_P7 DSP_L_X48Y185/DSP_LOGIC_OUTS_B4_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y186/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_L_X48Y186/ER1BEG1 INT_L_X48Y186/LOGIC_OUTS_L4 INT_R_X49Y186/ER1END1 INT_R_X49Y186/IMUX3 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 DSP_L_X48Y185/DSP_L.DSP_1_P7->DSP_LOGIC_OUTS_B4_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y186/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_R_X49Y186/INT_R.ER1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_i_73_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_74_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_75_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_76_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_91 - 
wires: CLBLM_R_X49Y187/CLBLM_IMUX39 CLBLM_R_X49Y187/CLBLM_L_D3 DSP_L_X48Y190/DSP_0_P14 DSP_L_X48Y190/DSP_LOGIC_OUTS_B16_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_LOGIC_OUTS_L16 INT_INTERFACE_L_X48Y193/INT_INTERFACE_LOGIC_OUTS_L_B16 INT_L_X48Y187/ER1BEG3 INT_L_X48Y187/SS6END2 INT_L_X48Y188/SS6E2 INT_L_X48Y189/SS6D2 INT_L_X48Y190/SS6C2 INT_L_X48Y191/SS6B2 INT_L_X48Y192/SS6A2 INT_L_X48Y193/LOGIC_OUTS_L16 INT_L_X48Y193/SS6BEG2 INT_R_X49Y187/ER1END3 INT_R_X49Y187/IMUX39 INT_R_X49Y188/ER1END_N3_3 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 DSP_L_X48Y190/DSP_L.DSP_0_P14->DSP_LOGIC_OUTS_B16_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B16->>INT_INTERFACE_LOGIC_OUTS_L16 INT_L_X48Y187/INT_L.SS6END2->>ER1BEG3 INT_L_X48Y193/INT_L.LOGIC_OUTS_L16->>SS6BEG2 INT_R_X49Y187/INT_R.ER1END3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_92 - 
wires: CLBLM_R_X49Y187/CLBLM_IMUX21 CLBLM_R_X49Y187/CLBLM_L_C4 DSP_L_X48Y190/DSP_0_P13 DSP_L_X48Y190/DSP_LOGIC_OUTS_B23_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_LOGIC_OUTS_L23 INT_INTERFACE_L_X48Y193/INT_INTERFACE_LOGIC_OUTS_L_B23 INT_L_X48Y187/ER1BEG2 INT_L_X48Y187/SS6END1 INT_L_X48Y188/SS6E1 INT_L_X48Y189/SS6D1 INT_L_X48Y190/SS6C1 INT_L_X48Y191/SS6B1 INT_L_X48Y192/SS6A1 INT_L_X48Y193/LOGIC_OUTS_L23 INT_L_X48Y193/SS6BEG1 INT_R_X49Y187/ER1END2 INT_R_X49Y187/IMUX21 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 DSP_L_X48Y190/DSP_L.DSP_0_P13->DSP_LOGIC_OUTS_B23_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B23->>INT_INTERFACE_LOGIC_OUTS_L23 INT_L_X48Y187/INT_L.SS6END1->>ER1BEG2 INT_L_X48Y193/INT_L.LOGIC_OUTS_L23->>SS6BEG1 INT_R_X49Y187/INT_R.ER1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_93 - 
wires: CLBLM_R_X47Y192/CLBLM_SE4BEG3 CLBLM_R_X47Y192/CLBLM_SW2A3 CLBLM_R_X49Y187/CLBLM_IMUX14 CLBLM_R_X49Y187/CLBLM_L_B1 DSP_L_X48Y190/DSP_0_P12 DSP_L_X48Y190/DSP_LOGIC_OUTS_B21_3 DSP_L_X48Y190/DSP_SE4BEG3_2 DSP_L_X48Y190/DSP_SW2A3_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_SE4BEG3 INT_INTERFACE_L_X48Y192/INT_INTERFACE_SW2A3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_LOGIC_OUTS_L21 INT_INTERFACE_L_X48Y193/INT_INTERFACE_LOGIC_OUTS_L_B21 INT_L_X48Y188/SE6E3 INT_L_X48Y189/SE6D3 INT_L_X48Y190/SE6C3 INT_L_X48Y191/SE6B3 INT_L_X48Y192/SE6A3 INT_L_X48Y192/SW2A3 INT_L_X48Y193/LOGIC_OUTS_L21 INT_L_X48Y193/SW2BEG3 INT_R_X47Y192/SE6BEG3 INT_R_X47Y192/SW2END3 INT_R_X47Y193/SW2END_N0_3 INT_R_X49Y187/IMUX14 INT_R_X49Y187/SL1END3 INT_R_X49Y188/SE6END3 INT_R_X49Y188/SL1BEG3 VBRK_X118Y200/VBRK_SE4BEG3 VBRK_X118Y200/VBRK_SW2A3 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 DSP_L_X48Y190/DSP_L.DSP_0_P12->DSP_LOGIC_OUTS_B21_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B21->>INT_INTERFACE_LOGIC_OUTS_L21 INT_L_X48Y193/INT_L.LOGIC_OUTS_L21->>SW2BEG3 INT_R_X47Y192/INT_R.SW2END3->>SE6BEG3 INT_R_X49Y187/INT_R.SL1END3->>IMUX14 INT_R_X49Y188/INT_R.SE6END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_94 - 
wires: CLBLM_R_X49Y187/CLBLM_IMUX10 CLBLM_R_X49Y187/CLBLM_L_A4 DSP_L_X48Y190/DSP_0_P11 DSP_L_X48Y190/DSP_LOGIC_OUTS_B18_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_LOGIC_OUTS_L18 INT_INTERFACE_L_X48Y192/INT_INTERFACE_LOGIC_OUTS_L_B18 INT_L_X48Y189/SE2A0 INT_L_X48Y190/SE2BEG0 INT_L_X48Y190/SS2END0 INT_L_X48Y191/SS2A0 INT_L_X48Y192/LOGIC_OUTS_L18 INT_L_X48Y192/SS2BEG0 INT_R_X49Y187/IMUX10 INT_R_X49Y187/SS2END0 INT_R_X49Y188/SS2A0 INT_R_X49Y189/SE2END0 INT_R_X49Y189/SS2BEG0 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 DSP_L_X48Y190/DSP_L.DSP_0_P11->DSP_LOGIC_OUTS_B18_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X48Y190/INT_L.SS2END0->>SE2BEG0 INT_L_X48Y192/INT_L.LOGIC_OUTS_L18->>SS2BEG0 INT_R_X49Y187/INT_R.SS2END0->>IMUX10 INT_R_X49Y189/INT_R.SE2END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_88 - 
wires: CLBLM_R_X49Y192/CLBLM_IMUX41 CLBLM_R_X49Y192/CLBLM_L_D1 DSP_L_X48Y190/DSP_1_P17 DSP_L_X48Y190/DSP_LOGIC_OUTS_B1_4 INT_INTERFACE_L_X48Y194/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y194/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y194/EL1BEG0 INT_L_X48Y194/LOGIC_OUTS_L1 INT_R_X49Y192/IMUX41 INT_R_X49Y192/SS2END0 INT_R_X49Y193/EL1END_S3_0 INT_R_X49Y193/SS2A0 INT_R_X49Y194/EL1END0 INT_R_X49Y194/SS2BEG0 
pips: CLBLM_R_X49Y192/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 DSP_L_X48Y190/DSP_L.DSP_1_P17->DSP_LOGIC_OUTS_B1_4 INT_INTERFACE_L_X48Y194/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y194/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_R_X49Y192/INT_R.SS2END0->>IMUX41 INT_R_X49Y194/INT_R.EL1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_89 - 
wires: CLBLM_R_X49Y192/CLBLM_IMUX21 CLBLM_R_X49Y192/CLBLM_L_C4 DSP_L_X48Y190/DSP_1_P16 DSP_L_X48Y190/DSP_LOGIC_OUTS_B3_4 INT_INTERFACE_L_X48Y194/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y194/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y194/EL1BEG2 INT_L_X48Y194/LOGIC_OUTS_L3 INT_R_X49Y192/IMUX21 INT_R_X49Y192/SS2END2 INT_R_X49Y193/SS2A2 INT_R_X49Y194/EL1END2 INT_R_X49Y194/SS2BEG2 
pips: CLBLM_R_X49Y192/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 DSP_L_X48Y190/DSP_L.DSP_1_P16->DSP_LOGIC_OUTS_B3_4 INT_INTERFACE_L_X48Y194/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y194/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_R_X49Y192/INT_R.SS2END2->>IMUX21 INT_R_X49Y194/INT_R.EL1END2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_90 - 
wires: CLBLM_R_X49Y192/CLBLM_IMUX25 CLBLM_R_X49Y192/CLBLM_L_B5 DSP_L_X48Y190/DSP_1_P15 DSP_L_X48Y190/DSP_LOGIC_OUTS_B4_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y193/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_L_X48Y192/SE2A0 INT_L_X48Y193/LOGIC_OUTS_L4 INT_L_X48Y193/SE2BEG0 INT_R_X49Y192/IMUX25 INT_R_X49Y192/SE2END0 
pips: CLBLM_R_X49Y192/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 DSP_L_X48Y190/DSP_L.DSP_1_P15->DSP_LOGIC_OUTS_B4_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y193/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_R_X49Y192/INT_R.SE2END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_91 - 
wires: CLBLM_R_X49Y192/CLBLM_IMUX5 CLBLM_R_X49Y192/CLBLM_L_A6 DSP_L_X48Y190/DSP_1_P14 DSP_L_X48Y190/DSP_LOGIC_OUTS_B6_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y193/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_L_X48Y192/SE2A2 INT_L_X48Y193/LOGIC_OUTS_L6 INT_L_X48Y193/SE2BEG2 INT_R_X49Y192/IMUX5 INT_R_X49Y192/SE2END2 
pips: CLBLM_R_X49Y192/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 DSP_L_X48Y190/DSP_L.DSP_1_P14->DSP_LOGIC_OUTS_B6_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y193/INT_L.LOGIC_OUTS_L6->>SE2BEG2 INT_R_X49Y192/INT_R.SE2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_6__0_n_0 - 
wires: CLBLM_R_X39Y190/CLBLM_M_COUT CLBLM_R_X39Y190/CLBLM_M_COUT_N CLBLM_R_X39Y191/CLBLM_M_CIN 
pips: CLBLM_R_X39Y190/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_92 - 
wires: CLBLM_R_X49Y191/CLBLM_IMUX41 CLBLM_R_X49Y191/CLBLM_L_D1 DSP_L_X48Y190/DSP_1_P13 DSP_L_X48Y190/DSP_LOGIC_OUTS_B1_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y193/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y193/EL1BEG0 INT_L_X48Y193/LOGIC_OUTS_L1 INT_R_X49Y191/IMUX41 INT_R_X49Y191/SS2END0 INT_R_X49Y192/EL1END_S3_0 INT_R_X49Y192/SS2A0 INT_R_X49Y193/EL1END0 INT_R_X49Y193/SS2BEG0 
pips: CLBLM_R_X49Y191/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 DSP_L_X48Y190/DSP_L.DSP_1_P13->DSP_LOGIC_OUTS_B1_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y193/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_R_X49Y191/INT_R.SS2END0->>IMUX41 INT_R_X49Y193/INT_R.EL1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_93 - 
wires: CLBLM_R_X49Y191/CLBLM_IMUX21 CLBLM_R_X49Y191/CLBLM_L_C4 DSP_L_X48Y190/DSP_1_P12 DSP_L_X48Y190/DSP_LOGIC_OUTS_B3_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y193/EL1BEG2 INT_L_X48Y193/LOGIC_OUTS_L3 INT_R_X49Y191/IMUX21 INT_R_X49Y191/SS2END2 INT_R_X49Y192/SS2A2 INT_R_X49Y193/EL1END2 INT_R_X49Y193/SS2BEG2 
pips: CLBLM_R_X49Y191/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 DSP_L_X48Y190/DSP_L.DSP_1_P12->DSP_LOGIC_OUTS_B3_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y193/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_R_X49Y191/INT_R.SS2END2->>IMUX21 INT_R_X49Y193/INT_R.EL1END2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_94 - 
wires: CLBLM_R_X49Y191/CLBLM_IMUX25 CLBLM_R_X49Y191/CLBLM_L_B5 DSP_L_X48Y190/DSP_1_P11 DSP_L_X48Y190/DSP_LOGIC_OUTS_B4_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y192/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_L_X48Y191/SE2A0 INT_L_X48Y192/LOGIC_OUTS_L4 INT_L_X48Y192/SE2BEG0 INT_R_X49Y191/IMUX25 INT_R_X49Y191/SE2END0 
pips: CLBLM_R_X49Y191/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 DSP_L_X48Y190/DSP_L.DSP_1_P11->DSP_LOGIC_OUTS_B4_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y192/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_R_X49Y191/INT_R.SE2END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_95 - 
wires: CLBLM_R_X49Y191/CLBLM_IMUX5 CLBLM_R_X49Y191/CLBLM_L_A6 DSP_L_X48Y190/DSP_1_P10 DSP_L_X48Y190/DSP_LOGIC_OUTS_B6_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y192/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_L_X48Y191/SE2A2 INT_L_X48Y192/LOGIC_OUTS_L6 INT_L_X48Y192/SE2BEG2 INT_R_X49Y191/IMUX5 INT_R_X49Y191/SE2END2 
pips: CLBLM_R_X49Y191/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 DSP_L_X48Y190/DSP_L.DSP_1_P10->DSP_LOGIC_OUTS_B6_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y192/INT_L.LOGIC_OUTS_L6->>SE2BEG2 INT_R_X49Y191/INT_R.SE2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_96 - 
wires: CLBLM_R_X49Y190/CLBLM_IMUX41 CLBLM_R_X49Y190/CLBLM_L_D1 DSP_L_X48Y190/DSP_1_P9 DSP_L_X48Y190/DSP_LOGIC_OUTS_B1_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y192/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y192/EL1BEG0 INT_L_X48Y192/LOGIC_OUTS_L1 INT_R_X49Y190/IMUX41 INT_R_X49Y190/SS2END0 INT_R_X49Y191/EL1END_S3_0 INT_R_X49Y191/SS2A0 INT_R_X49Y192/EL1END0 INT_R_X49Y192/SS2BEG0 
pips: CLBLM_R_X49Y190/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 DSP_L_X48Y190/DSP_L.DSP_1_P9->DSP_LOGIC_OUTS_B1_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y192/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_R_X49Y190/INT_R.SS2END0->>IMUX41 INT_R_X49Y192/INT_R.EL1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_97 - 
wires: CLBLM_R_X49Y190/CLBLM_IMUX21 CLBLM_R_X49Y190/CLBLM_L_C4 DSP_L_X48Y190/DSP_1_P8 DSP_L_X48Y190/DSP_LOGIC_OUTS_B3_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y192/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y192/EL1BEG2 INT_L_X48Y192/LOGIC_OUTS_L3 INT_R_X49Y190/IMUX21 INT_R_X49Y190/SS2END2 INT_R_X49Y191/SS2A2 INT_R_X49Y192/EL1END2 INT_R_X49Y192/SS2BEG2 
pips: CLBLM_R_X49Y190/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 DSP_L_X48Y190/DSP_L.DSP_1_P8->DSP_LOGIC_OUTS_B3_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y192/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_R_X49Y190/INT_R.SS2END2->>IMUX21 INT_R_X49Y192/INT_R.EL1END2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_98 - 
wires: CLBLM_R_X49Y190/CLBLM_IMUX25 CLBLM_R_X49Y190/CLBLM_L_B5 DSP_L_X48Y190/DSP_1_P7 DSP_L_X48Y190/DSP_LOGIC_OUTS_B4_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_L_X48Y190/SE2A0 INT_L_X48Y191/LOGIC_OUTS_L4 INT_L_X48Y191/SE2BEG0 INT_R_X49Y190/IMUX25 INT_R_X49Y190/SE2END0 
pips: CLBLM_R_X49Y190/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 DSP_L_X48Y190/DSP_L.DSP_1_P7->DSP_LOGIC_OUTS_B4_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y191/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_R_X49Y190/INT_R.SE2END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_99 - 
wires: CLBLM_R_X49Y190/CLBLM_IMUX5 CLBLM_R_X49Y190/CLBLM_L_A6 DSP_L_X48Y190/DSP_1_P6 DSP_L_X48Y190/DSP_LOGIC_OUTS_B6_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_L_X48Y190/SE2A2 INT_L_X48Y191/LOGIC_OUTS_L6 INT_L_X48Y191/SE2BEG2 INT_R_X49Y190/IMUX5 INT_R_X49Y190/SE2END2 
pips: CLBLM_R_X49Y190/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 DSP_L_X48Y190/DSP_L.DSP_1_P6->DSP_LOGIC_OUTS_B6_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y191/INT_L.LOGIC_OUTS_L6->>SE2BEG2 INT_R_X49Y190/INT_R.SE2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_100 - 
wires: CLBLM_R_X49Y189/CLBLM_IMUX41 CLBLM_R_X49Y189/CLBLM_L_D1 DSP_L_X48Y190/DSP_1_P5 DSP_L_X48Y190/DSP_LOGIC_OUTS_B1_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y191/EL1BEG0 INT_L_X48Y191/LOGIC_OUTS_L1 INT_R_X49Y189/IMUX41 INT_R_X49Y189/SS2END0 INT_R_X49Y190/EL1END_S3_0 INT_R_X49Y190/SS2A0 INT_R_X49Y191/EL1END0 INT_R_X49Y191/SS2BEG0 
pips: CLBLM_R_X49Y189/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 DSP_L_X48Y190/DSP_L.DSP_1_P5->DSP_LOGIC_OUTS_B1_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y191/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_R_X49Y189/INT_R.SS2END0->>IMUX41 INT_R_X49Y191/INT_R.EL1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_101 - 
wires: CLBLM_R_X49Y189/CLBLM_IMUX21 CLBLM_R_X49Y189/CLBLM_L_C4 DSP_L_X48Y190/DSP_1_P4 DSP_L_X48Y190/DSP_LOGIC_OUTS_B3_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y191/EL1BEG2 INT_L_X48Y191/LOGIC_OUTS_L3 INT_R_X49Y189/IMUX21 INT_R_X49Y189/SS2END2 INT_R_X49Y190/SS2A2 INT_R_X49Y191/EL1END2 INT_R_X49Y191/SS2BEG2 
pips: CLBLM_R_X49Y189/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 DSP_L_X48Y190/DSP_L.DSP_1_P4->DSP_LOGIC_OUTS_B3_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y191/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_R_X49Y189/INT_R.SS2END2->>IMUX21 INT_R_X49Y191/INT_R.EL1END2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_7__1_n_0 - 
wires: CLBLM_R_X39Y189/CLBLM_M_COUT CLBLM_R_X39Y189/CLBLM_M_COUT_N CLBLM_R_X39Y190/CLBLM_M_CIN 
pips: CLBLM_R_X39Y189/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_102 - 
wires: CLBLM_R_X49Y189/CLBLM_IMUX14 CLBLM_R_X49Y189/CLBLM_L_B1 DSP_L_X48Y190/DSP_1_P3 DSP_L_X48Y190/DSP_LOGIC_OUTS_B4_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_L_X48Y189/EL1BEG3 INT_L_X48Y190/EL1BEG_N3 INT_L_X48Y190/LOGIC_OUTS_L4 INT_R_X49Y189/EL1END3 INT_R_X49Y189/IMUX14 
pips: CLBLM_R_X49Y189/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 DSP_L_X48Y190/DSP_L.DSP_1_P3->DSP_LOGIC_OUTS_B4_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y190/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_R_X49Y189/INT_R.EL1END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__0_n_103 - 
wires: CLBLM_R_X49Y189/CLBLM_IMUX5 CLBLM_R_X49Y189/CLBLM_L_A6 DSP_L_X48Y190/DSP_1_P2 DSP_L_X48Y190/DSP_LOGIC_OUTS_B6_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_L_X48Y189/SE2A2 INT_L_X48Y190/LOGIC_OUTS_L6 INT_L_X48Y190/SE2BEG2 INT_R_X49Y189/IMUX5 INT_R_X49Y189/SE2END2 
pips: CLBLM_R_X49Y189/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 DSP_L_X48Y190/DSP_L.DSP_1_P2->DSP_LOGIC_OUTS_B6_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y190/INT_L.LOGIC_OUTS_L6->>SE2BEG2 INT_R_X49Y189/INT_R.SE2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_77_n_0 - 
wires: CLBLM_R_X49Y184/CLBLM_L_COUT CLBLM_R_X49Y184/CLBLM_L_COUT_N CLBLM_R_X49Y185/CLBLM_L_CIN 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__2_n_99 - 
wires: CLBLM_R_X49Y185/CLBLM_IMUX36 CLBLM_R_X49Y185/CLBLM_L_D2 DSP_L_X48Y185/DSP_1_P6 DSP_L_X48Y185/DSP_LOGIC_OUTS_B6_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y186/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_L_X48Y185/SE2A2 INT_L_X48Y186/LOGIC_OUTS_L6 INT_L_X48Y186/SE2BEG2 INT_R_X49Y185/IMUX36 INT_R_X49Y185/SE2END2 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 DSP_L_X48Y185/DSP_L.DSP_1_P6->DSP_LOGIC_OUTS_B6_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y186/INT_L.LOGIC_OUTS_L6->>SE2BEG2 INT_R_X49Y185/INT_R.SE2END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_100 - 
wires: CLBLM_R_X49Y185/CLBLM_IMUX33 CLBLM_R_X49Y185/CLBLM_L_C1 DSP_L_X48Y185/DSP_1_P5 DSP_L_X48Y185/DSP_LOGIC_OUTS_B1_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y185/SE2A1 INT_L_X48Y186/LOGIC_OUTS_L1 INT_L_X48Y186/SE2BEG1 INT_R_X49Y184/FAN_BOUNCE_S3_6 INT_R_X49Y185/FAN_ALT6 INT_R_X49Y185/FAN_BOUNCE6 INT_R_X49Y185/IMUX33 INT_R_X49Y185/SE2END1 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 DSP_L_X48Y185/DSP_L.DSP_1_P5->DSP_LOGIC_OUTS_B1_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y186/INT_L.LOGIC_OUTS_L1->>SE2BEG1 INT_R_X49Y185/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X49Y185/INT_R.FAN_BOUNCE6->>IMUX33 INT_R_X49Y185/INT_R.SE2END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_101 - 
wires: CLBLM_R_X49Y185/CLBLM_IMUX14 CLBLM_R_X49Y185/CLBLM_L_B1 DSP_L_X48Y185/DSP_1_P4 DSP_L_X48Y185/DSP_LOGIC_OUTS_B3_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y186/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y185/SE2A3 INT_L_X48Y186/LOGIC_OUTS_L3 INT_L_X48Y186/SE2BEG3 INT_R_X49Y185/IMUX14 INT_R_X49Y185/SE2END3 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 DSP_L_X48Y185/DSP_L.DSP_1_P4->DSP_LOGIC_OUTS_B3_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y186/INT_L.LOGIC_OUTS_L3->>SE2BEG3 INT_R_X49Y185/INT_R.SE2END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_102 - 
wires: CLBLM_R_X49Y185/CLBLM_IMUX3 CLBLM_R_X49Y185/CLBLM_L_A2 DSP_L_X48Y185/DSP_1_P3 DSP_L_X48Y185/DSP_LOGIC_OUTS_B4_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_L_X48Y185/ER1BEG1 INT_L_X48Y185/LOGIC_OUTS_L4 INT_R_X49Y185/ER1END1 INT_R_X49Y185/IMUX3 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 DSP_L_X48Y185/DSP_L.DSP_1_P3->DSP_LOGIC_OUTS_B4_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y185/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_R_X49Y185/INT_R.ER1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_i_78_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_79_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_80_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_81_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_95 - 
wires: CLBLM_R_X49Y186/CLBLM_IMUX39 CLBLM_R_X49Y186/CLBLM_L_D3 DSP_L_X48Y190/DSP_0_P10 DSP_L_X48Y190/DSP_LOGIC_OUTS_B16_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_LOGIC_OUTS_L16 INT_INTERFACE_L_X48Y192/INT_INTERFACE_LOGIC_OUTS_L_B16 INT_L_X48Y186/ER1BEG3 INT_L_X48Y186/SS6END2 INT_L_X48Y187/SS6E2 INT_L_X48Y188/SS6D2 INT_L_X48Y189/SS6C2 INT_L_X48Y190/SS6B2 INT_L_X48Y191/SS6A2 INT_L_X48Y192/LOGIC_OUTS_L16 INT_L_X48Y192/SS6BEG2 INT_R_X49Y186/ER1END3 INT_R_X49Y186/IMUX39 INT_R_X49Y187/ER1END_N3_3 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 DSP_L_X48Y190/DSP_L.DSP_0_P10->DSP_LOGIC_OUTS_B16_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B16->>INT_INTERFACE_LOGIC_OUTS_L16 INT_L_X48Y186/INT_L.SS6END2->>ER1BEG3 INT_L_X48Y192/INT_L.LOGIC_OUTS_L16->>SS6BEG2 INT_R_X49Y186/INT_R.ER1END3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_96 - 
wires: CLBLM_R_X49Y186/CLBLM_IMUX21 CLBLM_R_X49Y186/CLBLM_L_C4 DSP_L_X48Y190/DSP_0_P9 DSP_L_X48Y190/DSP_LOGIC_OUTS_B23_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_LOGIC_OUTS_L23 INT_INTERFACE_L_X48Y192/INT_INTERFACE_LOGIC_OUTS_L_B23 INT_L_X48Y186/ER1BEG2 INT_L_X48Y186/SS6END1 INT_L_X48Y187/SS6E1 INT_L_X48Y188/SS6D1 INT_L_X48Y189/SS6C1 INT_L_X48Y190/SS6B1 INT_L_X48Y191/SS6A1 INT_L_X48Y192/LOGIC_OUTS_L23 INT_L_X48Y192/SS6BEG1 INT_R_X49Y186/ER1END2 INT_R_X49Y186/IMUX21 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 DSP_L_X48Y190/DSP_L.DSP_0_P9->DSP_LOGIC_OUTS_B23_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B23->>INT_INTERFACE_LOGIC_OUTS_L23 INT_L_X48Y186/INT_L.SS6END1->>ER1BEG2 INT_L_X48Y192/INT_L.LOGIC_OUTS_L23->>SS6BEG1 INT_R_X49Y186/INT_R.ER1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_97 - 
wires: CLBLM_R_X47Y191/CLBLM_SE4BEG3 CLBLM_R_X47Y191/CLBLM_SW2A3 CLBLM_R_X49Y186/CLBLM_IMUX26 CLBLM_R_X49Y186/CLBLM_L_B4 DSP_L_X48Y190/DSP_0_P8 DSP_L_X48Y190/DSP_LOGIC_OUTS_B21_2 DSP_L_X48Y190/DSP_SE4BEG3_1 DSP_L_X48Y190/DSP_SW2A3_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_SE4BEG3 INT_INTERFACE_L_X48Y191/INT_INTERFACE_SW2A3 INT_INTERFACE_L_X48Y192/INT_INTERFACE_LOGIC_OUTS_L21 INT_INTERFACE_L_X48Y192/INT_INTERFACE_LOGIC_OUTS_L_B21 INT_L_X48Y187/SE6E3 INT_L_X48Y188/SE6D3 INT_L_X48Y189/SE6C3 INT_L_X48Y190/SE6B3 INT_L_X48Y191/SE6A3 INT_L_X48Y191/SW2A3 INT_L_X48Y192/LOGIC_OUTS_L21 INT_L_X48Y192/SW2BEG3 INT_R_X47Y191/SE6BEG3 INT_R_X47Y191/SW2END3 INT_R_X47Y192/SW2END_N0_3 INT_R_X49Y186/IMUX26 INT_R_X49Y186/SL1END3 INT_R_X49Y186/SR1BEG_S0 INT_R_X49Y187/SE6END3 INT_R_X49Y187/SL1BEG3 VBRK_X118Y199/VBRK_SE4BEG3 VBRK_X118Y199/VBRK_SW2A3 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 DSP_L_X48Y190/DSP_L.DSP_0_P8->DSP_LOGIC_OUTS_B21_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B21->>INT_INTERFACE_LOGIC_OUTS_L21 INT_L_X48Y192/INT_L.LOGIC_OUTS_L21->>SW2BEG3 INT_R_X47Y191/INT_R.SW2END3->>SE6BEG3 INT_R_X49Y186/INT_R.SL1END3->>SR1BEG_S0 INT_R_X49Y186/INT_R.SR1BEG_S0->>IMUX26 INT_R_X49Y187/INT_R.SE6END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_98 - 
wires: CLBLM_R_X47Y186/CLBLM_EE2BEG0 CLBLM_R_X47Y191/CLBLM_SW4A0 CLBLM_R_X49Y186/CLBLM_IMUX0 CLBLM_R_X49Y186/CLBLM_L_A3 DSP_L_X48Y185/DSP_EE2BEG0_1 DSP_L_X48Y190/DSP_0_P7 DSP_L_X48Y190/DSP_LOGIC_OUTS_B18_1 DSP_L_X48Y190/DSP_SW4A0_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_EE2BEG0 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L18 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L_B18 INT_INTERFACE_L_X48Y191/INT_INTERFACE_SW4A0 INT_L_X46Y186/SE2A0 INT_L_X46Y187/SE2BEG0 INT_L_X46Y187/SW6END0 INT_L_X48Y186/EE2A0 INT_L_X48Y191/LOGIC_OUTS_L18 INT_L_X48Y191/SW6BEG0 INT_R_X47Y186/EE2BEG0 INT_R_X47Y186/SE2END0 INT_R_X47Y187/SW6E0 INT_R_X47Y188/SW6D0 INT_R_X47Y189/SW6C0 INT_R_X47Y190/SW6B0 INT_R_X47Y191/SW6A0 INT_R_X49Y186/EE2END0 INT_R_X49Y186/IMUX0 VBRK_X118Y194/VBRK_EE2BEG0 VBRK_X118Y199/VBRK_SW4A0 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 DSP_L_X48Y190/DSP_L.DSP_0_P7->DSP_LOGIC_OUTS_B18_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X46Y187/INT_L.SW6END0->>SE2BEG0 INT_L_X48Y191/INT_L.LOGIC_OUTS_L18->>SW6BEG0 INT_R_X47Y186/INT_R.SE2END0->>EE2BEG0 INT_R_X49Y186/INT_R.EE2END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__2_n_103 - 
wires: CLBLM_R_X49Y184/CLBLM_IMUX36 CLBLM_R_X49Y184/CLBLM_L_D2 DSP_L_X48Y185/DSP_1_P2 DSP_L_X48Y185/DSP_LOGIC_OUTS_B6_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_L_X48Y184/SE2A2 INT_L_X48Y185/LOGIC_OUTS_L6 INT_L_X48Y185/SE2BEG2 INT_R_X49Y184/IMUX36 INT_R_X49Y184/SE2END2 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 DSP_L_X48Y185/DSP_L.DSP_1_P2->DSP_LOGIC_OUTS_B6_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y185/INT_L.LOGIC_OUTS_L6->>SE2BEG2 INT_R_X49Y184/INT_R.SE2END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_104 - 
wires: CLBLM_R_X49Y184/CLBLM_IMUX30 CLBLM_R_X49Y184/CLBLM_L_C5 DSP_L_X48Y185/DSP_1_P1 DSP_L_X48Y185/DSP_LOGIC_OUTS_B1_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y185/LOGIC_OUTS_L1 INT_L_X48Y185/NR1BEG1 INT_L_X48Y186/EL1BEG3 INT_L_X48Y186/NL1BEG0 INT_L_X48Y186/NL1END_S3_0 INT_L_X48Y186/NR1END1 INT_L_X48Y187/EL1BEG_N3 INT_L_X48Y187/NL1END0 INT_R_X49Y184/IMUX30 INT_R_X49Y184/SS2END3 INT_R_X49Y185/SS2A3 INT_R_X49Y185/SS2END_N0_3 INT_R_X49Y186/EL1END3 INT_R_X49Y186/SS2BEG3 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 DSP_L_X48Y185/DSP_L.DSP_1_P1->DSP_LOGIC_OUTS_B1_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y185/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X48Y186/INT_L.NR1END1->>NL1BEG0 INT_L_X48Y187/INT_L.NL1END0->>EL1BEG_N3 INT_R_X49Y184/INT_R.SS2END3->>IMUX30 INT_R_X49Y186/INT_R.EL1END3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1__2_n_105 - 
wires: CLBLM_R_X49Y184/CLBLM_IMUX14 CLBLM_R_X49Y184/CLBLM_L_B1 DSP_L_X48Y185/DSP_1_P0 DSP_L_X48Y185/DSP_LOGIC_OUTS_B3_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y185/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y184/SE2A3 INT_L_X48Y185/LOGIC_OUTS_L3 INT_L_X48Y185/SE2BEG3 INT_R_X49Y184/IMUX14 INT_R_X49Y184/SE2END3 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 DSP_L_X48Y185/DSP_L.DSP_1_P0->DSP_LOGIC_OUTS_B3_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y185/INT_L.LOGIC_OUTS_L3->>SE2BEG3 INT_R_X49Y184/INT_R.SE2END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

n_reg[3]0_i_82_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_83_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_84_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_89 - 
wires: CLBLM_R_X49Y184/CLBLM_IMUX10 CLBLM_R_X49Y184/CLBLM_L_A4 DSP_L_X48Y185/DSP_0_P16 DSP_L_X48Y185/DSP_LOGIC_OUTS_B21_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_LOGIC_OUTS_L21 INT_INTERFACE_L_X48Y189/INT_INTERFACE_LOGIC_OUTS_L_B21 INT_L_X48Y183/ER1BEG_S0 INT_L_X48Y183/SS6END3 INT_L_X48Y184/ER1BEG0 INT_L_X48Y184/SS6E3 INT_L_X48Y184/SS6END_N0_3 INT_L_X48Y185/SS6D3 INT_L_X48Y186/SS6C3 INT_L_X48Y187/SS6B3 INT_L_X48Y188/SS6A3 INT_L_X48Y189/LOGIC_OUTS_L21 INT_L_X48Y189/SS6BEG3 INT_R_X49Y184/ER1END0 INT_R_X49Y184/IMUX10 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 DSP_L_X48Y185/DSP_L.DSP_0_P16->DSP_LOGIC_OUTS_B21_4 INT_INTERFACE_L_X48Y189/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B21->>INT_INTERFACE_LOGIC_OUTS_L21 INT_L_X48Y183/INT_L.SS6END3->>ER1BEG_S0 INT_L_X48Y189/INT_L.LOGIC_OUTS_L21->>SS6BEG3 INT_R_X49Y184/INT_R.ER1END0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_99 - 
wires: CLBLM_R_X49Y185/CLBLM_IMUX39 CLBLM_R_X49Y185/CLBLM_L_D3 DSP_L_X48Y190/DSP_0_P6 DSP_L_X48Y190/DSP_LOGIC_OUTS_B16_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L16 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L_B16 INT_L_X48Y185/ER1BEG3 INT_L_X48Y185/SS6END2 INT_L_X48Y186/SS6E2 INT_L_X48Y187/SS6D2 INT_L_X48Y188/SS6C2 INT_L_X48Y189/SS6B2 INT_L_X48Y190/SS6A2 INT_L_X48Y191/LOGIC_OUTS_L16 INT_L_X48Y191/SS6BEG2 INT_R_X49Y185/ER1END3 INT_R_X49Y185/IMUX39 INT_R_X49Y186/ER1END_N3_3 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 DSP_L_X48Y190/DSP_L.DSP_0_P6->DSP_LOGIC_OUTS_B16_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B16->>INT_INTERFACE_LOGIC_OUTS_L16 INT_L_X48Y185/INT_L.SS6END2->>ER1BEG3 INT_L_X48Y191/INT_L.LOGIC_OUTS_L16->>SS6BEG2 INT_R_X49Y185/INT_R.ER1END3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_100 - 
wires: CLBLM_R_X49Y185/CLBLM_IMUX21 CLBLM_R_X49Y185/CLBLM_L_C4 DSP_L_X48Y190/DSP_0_P5 DSP_L_X48Y190/DSP_LOGIC_OUTS_B23_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L23 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L_B23 INT_L_X48Y185/ER1BEG2 INT_L_X48Y185/SS6END1 INT_L_X48Y186/SS6E1 INT_L_X48Y187/SS6D1 INT_L_X48Y188/SS6C1 INT_L_X48Y189/SS6B1 INT_L_X48Y190/SS6A1 INT_L_X48Y191/LOGIC_OUTS_L23 INT_L_X48Y191/SS6BEG1 INT_R_X49Y185/ER1END2 INT_R_X49Y185/IMUX21 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 DSP_L_X48Y190/DSP_L.DSP_0_P5->DSP_LOGIC_OUTS_B23_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B23->>INT_INTERFACE_LOGIC_OUTS_L23 INT_L_X48Y185/INT_L.SS6END1->>ER1BEG2 INT_L_X48Y191/INT_L.LOGIC_OUTS_L23->>SS6BEG1 INT_R_X49Y185/INT_R.ER1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3]0_i_8__1_n_0 - 
wires: CLBLM_R_X39Y188/CLBLM_M_COUT CLBLM_R_X39Y188/CLBLM_M_COUT_N CLBLM_R_X39Y189/CLBLM_M_CIN 
pips: CLBLM_R_X39Y188/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_101 - 
wires: CLBLM_R_X49Y185/CLBLM_IMUX16 CLBLM_R_X49Y185/CLBLM_L_B3 DSP_L_X48Y190/DSP_0_P4 DSP_L_X48Y190/DSP_LOGIC_OUTS_B21_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L21 INT_INTERFACE_L_X48Y191/INT_INTERFACE_LOGIC_OUTS_L_B21 INT_L_X48Y185/ER1BEG_S0 INT_L_X48Y185/SS6END3 INT_L_X48Y186/ER1BEG0 INT_L_X48Y186/SS6E3 INT_L_X48Y186/SS6END_N0_3 INT_L_X48Y187/SS6D3 INT_L_X48Y188/SS6C3 INT_L_X48Y189/SS6B3 INT_L_X48Y190/SS6A3 INT_L_X48Y191/LOGIC_OUTS_L21 INT_L_X48Y191/SS6BEG3 INT_R_X49Y185/IMUX16 INT_R_X49Y185/SL1END0 INT_R_X49Y186/ER1END0 INT_R_X49Y186/SL1BEG0 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 DSP_L_X48Y190/DSP_L.DSP_0_P4->DSP_LOGIC_OUTS_B21_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B21->>INT_INTERFACE_LOGIC_OUTS_L21 INT_L_X48Y185/INT_L.SS6END3->>ER1BEG_S0 INT_L_X48Y191/INT_L.LOGIC_OUTS_L21->>SS6BEG3 INT_R_X49Y185/INT_R.SL1END0->>IMUX16 INT_R_X49Y186/INT_R.ER1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_102 - 
wires: CLBLM_R_X49Y185/CLBLM_IMUX10 CLBLM_R_X49Y185/CLBLM_L_A4 DSP_L_X48Y190/DSP_0_P3 DSP_L_X48Y190/DSP_LOGIC_OUTS_B18_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L18 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L_B18 INT_L_X48Y184/ER1BEG1 INT_L_X48Y184/SS6END0 INT_L_X48Y185/SS6E0 INT_L_X48Y186/SS6D0 INT_L_X48Y187/SS6C0 INT_L_X48Y188/SS6B0 INT_L_X48Y189/SS6A0 INT_L_X48Y190/LOGIC_OUTS_L18 INT_L_X48Y190/SS6BEG0 INT_R_X49Y184/ER1END1 INT_R_X49Y184/NR1BEG1 INT_R_X49Y185/IMUX10 INT_R_X49Y185/NR1END1 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 DSP_L_X48Y190/DSP_L.DSP_0_P3->DSP_LOGIC_OUTS_B18_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X48Y184/INT_L.SS6END0->>ER1BEG1 INT_L_X48Y190/INT_L.LOGIC_OUTS_L18->>SS6BEG0 INT_R_X49Y184/INT_R.ER1END1->>NR1BEG1 INT_R_X49Y185/INT_R.NR1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_103 - 
wires: CLBLM_R_X47Y189/CLBLM_SE4BEG2 CLBLM_R_X47Y189/CLBLM_SW2A2 CLBLM_R_X49Y184/CLBLM_IMUX37 CLBLM_R_X49Y184/CLBLM_L_D4 DSP_L_X48Y185/DSP_SE4BEG2_4 DSP_L_X48Y185/DSP_SW2A2_4 DSP_L_X48Y190/DSP_0_P2 DSP_L_X48Y190/DSP_LOGIC_OUTS_B16_0 INT_INTERFACE_L_X48Y189/INT_INTERFACE_SE4BEG2 INT_INTERFACE_L_X48Y189/INT_INTERFACE_SW2A2 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L16 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L_B16 INT_L_X48Y185/SE6E2 INT_L_X48Y186/SE6D2 INT_L_X48Y187/SE6C2 INT_L_X48Y188/SE6B2 INT_L_X48Y189/SE6A2 INT_L_X48Y189/SW2A2 INT_L_X48Y190/LOGIC_OUTS_L16 INT_L_X48Y190/SW2BEG2 INT_R_X47Y189/SE6BEG2 INT_R_X47Y189/SW2END2 INT_R_X49Y184/IMUX37 INT_R_X49Y184/SL1END2 INT_R_X49Y185/SE6END2 INT_R_X49Y185/SL1BEG2 VBRK_X118Y197/VBRK_SE4BEG2 VBRK_X118Y197/VBRK_SW2A2 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 DSP_L_X48Y190/DSP_L.DSP_0_P2->DSP_LOGIC_OUTS_B16_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B16->>INT_INTERFACE_LOGIC_OUTS_L16 INT_L_X48Y190/INT_L.LOGIC_OUTS_L16->>SW2BEG2 INT_R_X47Y189/INT_R.SW2END2->>SE6BEG2 INT_R_X49Y184/INT_R.SL1END2->>IMUX37 INT_R_X49Y185/INT_R.SE6END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_104 - 
wires: CLBLM_R_X49Y184/CLBLM_IMUX21 CLBLM_R_X49Y184/CLBLM_L_C4 DSP_L_X48Y190/DSP_0_P1 DSP_L_X48Y190/DSP_LOGIC_OUTS_B23_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L23 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L_B23 INT_L_X48Y184/ER1BEG2 INT_L_X48Y184/SS6END1 INT_L_X48Y185/SS6E1 INT_L_X48Y186/SS6D1 INT_L_X48Y187/SS6C1 INT_L_X48Y188/SS6B1 INT_L_X48Y189/SS6A1 INT_L_X48Y190/LOGIC_OUTS_L23 INT_L_X48Y190/SS6BEG1 INT_R_X49Y184/ER1END2 INT_R_X49Y184/IMUX21 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 DSP_L_X48Y190/DSP_L.DSP_0_P1->DSP_LOGIC_OUTS_B23_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B23->>INT_INTERFACE_LOGIC_OUTS_L23 INT_L_X48Y184/INT_L.SS6END1->>ER1BEG2 INT_L_X48Y190/INT_L.LOGIC_OUTS_L23->>SS6BEG1 INT_R_X49Y184/INT_R.ER1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_105 - 
wires: CLBLM_R_X49Y184/CLBLM_IMUX16 CLBLM_R_X49Y184/CLBLM_L_B3 DSP_L_X48Y190/DSP_0_P0 DSP_L_X48Y190/DSP_LOGIC_OUTS_B21_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L21 INT_INTERFACE_L_X48Y190/INT_INTERFACE_LOGIC_OUTS_L_B21 INT_L_X48Y184/ER1BEG_S0 INT_L_X48Y184/SS6END3 INT_L_X48Y185/ER1BEG0 INT_L_X48Y185/SS6E3 INT_L_X48Y185/SS6END_N0_3 INT_L_X48Y186/SS6D3 INT_L_X48Y187/SS6C3 INT_L_X48Y188/SS6B3 INT_L_X48Y189/SS6A3 INT_L_X48Y190/LOGIC_OUTS_L21 INT_L_X48Y190/SS6BEG3 INT_R_X49Y184/IMUX16 INT_R_X49Y184/SL1END0 INT_R_X49Y185/ER1END0 INT_R_X49Y185/SL1BEG0 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 DSP_L_X48Y190/DSP_L.DSP_0_P0->DSP_LOGIC_OUTS_B21_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B21->>INT_INTERFACE_LOGIC_OUTS_L21 INT_L_X48Y184/INT_L.SS6END3->>ER1BEG_S0 INT_L_X48Y190/INT_L.LOGIC_OUTS_L21->>SS6BEG3 INT_R_X49Y184/INT_R.SL1END0->>IMUX16 INT_R_X49Y185/INT_R.ER1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3][0]_i_1_n_0 - 
wires: CLBLM_L_X36Y188/CLBLM_L_COUT CLBLM_L_X36Y188/CLBLM_L_COUT_N CLBLM_L_X36Y189/CLBLM_L_CIN 
pips: CLBLM_L_X36Y188/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3][0]_i_2_n_0 - 
wires: CLBLM_L_X36Y187/CLBLM_L_COUT CLBLM_L_X36Y187/CLBLM_L_COUT_N CLBLM_L_X36Y188/CLBLM_L_CIN 
pips: CLBLM_L_X36Y187/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3][0]_i_12_n_0 - 
wires: CLBLM_L_X36Y185/CLBLM_L_COUT CLBLM_L_X36Y185/CLBLM_L_COUT_N CLBLM_L_X36Y186/CLBLM_L_CIN 
pips: CLBLM_L_X36Y185/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3][0]_i_7_n_0 - 
wires: CLBLM_L_X36Y186/CLBLM_L_COUT CLBLM_L_X36Y186/CLBLM_L_COUT_N CLBLM_L_X36Y187/CLBLM_L_CIN 
pips: CLBLM_L_X36Y186/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][10] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][11] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][12] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3][12]_i_1_n_0 - 
wires: CLBLM_L_X36Y191/CLBLM_L_COUT CLBLM_L_X36Y191/CLBLM_L_COUT_N CLBLM_L_X36Y192/CLBLM_L_CIN 
pips: CLBLM_L_X36Y191/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][9] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3][8]_i_1_n_0 - 
wires: CLBLM_L_X36Y190/CLBLM_L_COUT CLBLM_L_X36Y190/CLBLM_L_COUT_N CLBLM_L_X36Y191/CLBLM_L_CIN 
pips: CLBLM_L_X36Y190/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][13] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][14] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][15] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][16] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3][16]_i_1_n_0 - 
wires: CLBLM_L_X36Y192/CLBLM_L_COUT CLBLM_L_X36Y192/CLBLM_L_COUT_N CLBLM_L_X36Y193/CLBLM_L_CIN 
pips: CLBLM_L_X36Y192/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][17] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][18] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][19] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][20] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3][20]_i_1_n_0 - 
wires: CLBLM_L_X36Y193/CLBLM_L_COUT CLBLM_L_X36Y193/CLBLM_L_COUT_N CLBLM_L_X36Y194/CLBLM_L_CIN 
pips: CLBLM_L_X36Y193/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][21] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][22] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][23] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][24] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3][24]_i_1_n_0 - 
wires: CLBLM_L_X36Y194/CLBLM_L_COUT CLBLM_L_X36Y194/CLBLM_L_COUT_N CLBLM_L_X36Y195/CLBLM_L_CIN 
pips: CLBLM_L_X36Y194/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][25] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][26] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][27] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][28] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3][28]_i_1_n_0 - 
wires: CLBLM_L_X36Y195/CLBLM_L_COUT CLBLM_L_X36Y195/CLBLM_L_COUT_N CLBLM_L_X36Y196/CLBLM_L_CIN 
pips: CLBLM_L_X36Y195/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][29] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][30] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][31] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_reg[3][4]_i_1_n_0 - 
wires: CLBLM_L_X36Y189/CLBLM_L_COUT CLBLM_L_X36Y189/CLBLM_L_COUT_N CLBLM_L_X36Y190/CLBLM_L_CIN 
pips: CLBLM_L_X36Y189/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

n_next[3][8] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n - 
wires: CLBLM_R_X49Y187/CLBLM_LOGIC_OUTS6 CLBLM_R_X49Y187/CLBLM_M_CQ DSP_L_X48Y190/DSP_1_B14 DSP_L_X48Y190/DSP_IMUX40_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_IMUX40 INT_L_X48Y192/SR1END3 INT_L_X48Y193/IMUX_L40 INT_L_X48Y193/SR1BEG3 INT_L_X48Y193/SR1END_N3_3 INT_L_X48Y193/WR1END3 INT_R_X49Y187/LOGIC_OUTS6 INT_R_X49Y187/NN6BEG2 INT_R_X49Y188/NN6A2 INT_R_X49Y189/NN6B2 INT_R_X49Y190/NN6C2 INT_R_X49Y191/NN6D2 INT_R_X49Y192/NN6E2 INT_R_X49Y193/NN6END2 INT_R_X49Y193/WR1BEG3 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 DSP_L_X48Y190/DSP_L.DSP_IMUX40_3->DSP_1_B14 INT_L_X48Y193/INT_L.SR1END_N3_3->>IMUX_L40 INT_L_X48Y193/INT_L.WR1END3->>SR1BEG3 INT_R_X49Y187/INT_R.LOGIC_OUTS6->>NN6BEG2 INT_R_X49Y193/INT_R.NN6END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][31] - 
wires: CLBLM_R_X49Y187/CLBLM_BYP0 CLBLM_R_X49Y187/CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y187/CLBLM_L_AX CLBLM_R_X49Y187/CLBLM_M_CMUX INT_R_X49Y187/BYP0 INT_R_X49Y187/BYP_ALT0 INT_R_X49Y187/LOGIC_OUTS22 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y187/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X49Y187/INT_R.BYP_ALT0->>BYP0 INT_R_X49Y187/INT_R.LOGIC_OUTS22->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_1 - 
wires: CLBLM_R_X47Y191/CLBLM_NW4END1 CLBLM_R_X47Y193/CLBLM_NE2A0 CLBLM_R_X49Y187/CLBLM_LOGIC_OUTS5 CLBLM_R_X49Y187/CLBLM_M_BQ DSP_L_X48Y190/DSP_1_B13 DSP_L_X48Y190/DSP_IMUX1_3 DSP_L_X48Y190/DSP_NE2A0_3 DSP_L_X48Y190/DSP_NW4END1_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_NW4END1 INT_INTERFACE_L_X48Y193/INT_INTERFACE_IMUX1 INT_INTERFACE_L_X48Y193/INT_INTERFACE_NE2A0 INT_L_X48Y187/NW6A1 INT_L_X48Y188/NW6B1 INT_L_X48Y189/NW6C1 INT_L_X48Y190/NW6D1 INT_L_X48Y191/NW6E1 INT_L_X48Y192/NE2END_S3_0 INT_L_X48Y193/IMUX_L1 INT_L_X48Y193/NE2END0 INT_R_X47Y191/NL1BEG0 INT_R_X47Y191/NL1END_S3_0 INT_R_X47Y191/NW6END1 INT_R_X47Y192/NE2BEG0 INT_R_X47Y192/NL1END0 INT_R_X47Y193/NE2A0 INT_R_X49Y187/LOGIC_OUTS5 INT_R_X49Y187/NW6BEG1 VBRK_X118Y199/VBRK_NW4END1 VBRK_X118Y201/VBRK_NE2A0 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 DSP_L_X48Y190/DSP_L.DSP_IMUX1_3->DSP_1_B13 INT_L_X48Y193/INT_L.NE2END0->>IMUX_L1 INT_R_X47Y191/INT_R.NW6END1->>NL1BEG0 INT_R_X47Y192/INT_R.NL1END0->>NE2BEG0 INT_R_X49Y187/INT_R.LOGIC_OUTS5->>NW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][30] - 
wires: CLBLM_R_X47Y187/CLBLM_WW2END3 CLBLM_R_X47Y188/CLBLM_BYP0 CLBLM_R_X47Y188/CLBLM_L_AX CLBLM_R_X49Y187/CLBLM_LOGIC_OUTS21 CLBLM_R_X49Y187/CLBLM_M_BMUX DSP_L_X48Y185/DSP_WW2END3_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_WW2END3 INT_L_X48Y187/WW2A3 INT_R_X47Y187/WW2END3 INT_R_X47Y188/BYP0 INT_R_X47Y188/BYP_ALT0 INT_R_X47Y188/WW2END_N0_3 INT_R_X49Y187/LOGIC_OUTS21 INT_R_X49Y187/WW2BEG3 VBRK_X118Y195/VBRK_WW2END3 
pips: CLBLM_R_X47Y188/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y187/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X47Y188/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y188/INT_R.WW2END_N0_3->>BYP_ALT0 INT_R_X49Y187/INT_R.LOGIC_OUTS21->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_10 - 
wires: CLBLM_R_X49Y185/CLBLM_LOGIC_OUTS4 CLBLM_R_X49Y185/CLBLM_M_AQ DSP_L_X48Y190/DSP_1_B4 DSP_L_X48Y190/DSP_IMUX30_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_IMUX30 INT_L_X48Y191/BYP_ALT4 INT_L_X48Y191/BYP_BOUNCE4 INT_L_X48Y191/IMUX_L30 INT_L_X48Y191/WR1END1 INT_R_X49Y185/LOGIC_OUTS4 INT_R_X49Y185/NN6BEG0 INT_R_X49Y186/NN6A0 INT_R_X49Y187/NN6B0 INT_R_X49Y188/NN6C0 INT_R_X49Y189/NN6D0 INT_R_X49Y190/NN6E0 INT_R_X49Y190/NN6END_S1_0 INT_R_X49Y191/NN6END0 INT_R_X49Y191/WR1BEG1 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 DSP_L_X48Y190/DSP_L.DSP_IMUX30_1->DSP_1_B4 INT_L_X48Y191/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X48Y191/INT_L.BYP_BOUNCE4->>IMUX_L30 INT_L_X48Y191/INT_L.WR1END1->>BYP_ALT4 INT_R_X49Y185/INT_R.LOGIC_OUTS4->>NN6BEG0 INT_R_X49Y191/INT_R.NN6END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][21] - 
wires: CLBLM_R_X49Y185/CLBLM_BYP2 CLBLM_R_X49Y185/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y185/CLBLM_L_CX CLBLM_R_X49Y185/CLBLM_M_AMUX INT_R_X49Y185/BYP2 INT_R_X49Y185/BYP_ALT2 INT_R_X49Y185/LOGIC_OUTS20 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X49Y185/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X49Y185/INT_R.BYP_ALT2->>BYP2 INT_R_X49Y185/INT_R.LOGIC_OUTS20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_11 - 
wires: CLBLM_R_X47Y188/CLBLM_NW4END3 CLBLM_R_X47Y190/CLBLM_EL1BEG0 CLBLM_R_X49Y184/CLBLM_LOGIC_OUTS7 CLBLM_R_X49Y184/CLBLM_M_DQ DSP_L_X48Y185/DSP_NW4END3_3 DSP_L_X48Y190/DSP_1_B3 DSP_L_X48Y190/DSP_EL1BEG0_0 DSP_L_X48Y190/DSP_IMUX0_0 INT_INTERFACE_L_X48Y188/INT_INTERFACE_NW4END3 INT_INTERFACE_L_X48Y190/INT_INTERFACE_EL1BEG0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_IMUX0 INT_L_X48Y184/NW6A3 INT_L_X48Y185/NW6B3 INT_L_X48Y186/NW6C3 INT_L_X48Y187/NW6D3 INT_L_X48Y188/NW6E3 INT_L_X48Y189/EL1END_S3_0 INT_L_X48Y190/EL1END0 INT_L_X48Y190/IMUX_L0 INT_R_X47Y188/NL1BEG2 INT_R_X47Y188/NW6END3 INT_R_X47Y189/NL1BEG1 INT_R_X47Y189/NL1END2 INT_R_X47Y190/EL1BEG0 INT_R_X47Y190/NL1END1 INT_R_X49Y184/LOGIC_OUTS7 INT_R_X49Y184/NW6BEG3 VBRK_X118Y196/VBRK_NW4END3 VBRK_X118Y198/VBRK_EL1BEG0 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 DSP_L_X48Y190/DSP_L.DSP_IMUX0_0->DSP_1_B3 INT_L_X48Y190/INT_L.EL1END0->>IMUX_L0 INT_R_X47Y188/INT_R.NW6END3->>NL1BEG2 INT_R_X47Y189/INT_R.NL1END2->>NL1BEG1 INT_R_X47Y190/INT_R.NL1END1->>EL1BEG0 INT_R_X49Y184/INT_R.LOGIC_OUTS7->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][20] - 
wires: CLBLM_R_X49Y184/CLBLM_BYP5 CLBLM_R_X49Y184/CLBLM_LOGIC_OUTS23 CLBLM_R_X49Y184/CLBLM_L_BX CLBLM_R_X49Y184/CLBLM_M_DMUX INT_R_X49Y184/BYP5 INT_R_X49Y184/BYP_ALT5 INT_R_X49Y184/LOGIC_OUTS23 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X49Y184/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X49Y184/INT_R.BYP_ALT5->>BYP5 INT_R_X49Y184/INT_R.LOGIC_OUTS23->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_12 - 
wires: CLBLM_R_X47Y190/CLBLM_ER1BEG2 CLBLM_R_X47Y190/CLBLM_WW2END1 CLBLM_R_X49Y184/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y184/CLBLM_L_AMUX DSP_L_X48Y190/DSP_1_B2 DSP_L_X48Y190/DSP_ER1BEG2_0 DSP_L_X48Y190/DSP_IMUX28_0 DSP_L_X48Y190/DSP_WW2END1_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_ER1BEG2 INT_INTERFACE_L_X48Y190/INT_INTERFACE_IMUX28 INT_INTERFACE_L_X48Y190/INT_INTERFACE_WW2END1 INT_L_X48Y190/ER1END2 INT_L_X48Y190/IMUX_L28 INT_L_X48Y190/WW2A1 INT_R_X47Y190/ER1BEG2 INT_R_X47Y190/WW2END1 INT_R_X49Y184/LOGIC_OUTS16 INT_R_X49Y184/NN6BEG2 INT_R_X49Y185/NN6A2 INT_R_X49Y186/NN6B2 INT_R_X49Y187/NN6C2 INT_R_X49Y188/NN6D2 INT_R_X49Y189/NN6E2 INT_R_X49Y190/NN6END2 INT_R_X49Y190/WW2BEG1 VBRK_X118Y198/VBRK_ER1BEG2 VBRK_X118Y198/VBRK_WW2END1 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_L_X48Y190/DSP_L.DSP_IMUX28_0->DSP_1_B2 INT_L_X48Y190/INT_L.ER1END2->>IMUX_L28 INT_R_X47Y190/INT_R.WW2END1->>ER1BEG2 INT_R_X49Y184/INT_R.LOGIC_OUTS16->>NN6BEG2 INT_R_X49Y190/INT_R.NN6END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][19] - 
wires: CLBLM_R_X49Y184/CLBLM_BYP0 CLBLM_R_X49Y184/CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y184/CLBLM_L_AX CLBLM_R_X49Y184/CLBLM_M_CMUX INT_R_X49Y184/BYP0 INT_R_X49Y184/BYP_ALT0 INT_R_X49Y184/LOGIC_OUTS22 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y184/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X49Y184/INT_R.BYP_ALT0->>BYP0 INT_R_X49Y184/INT_R.LOGIC_OUTS22->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_13 - 
wires: CLBLM_R_X47Y190/CLBLM_ER1BEG1 CLBLM_R_X47Y190/CLBLM_WW2END0 CLBLM_R_X49Y184/CLBLM_LOGIC_OUTS5 CLBLM_R_X49Y184/CLBLM_M_BQ DSP_L_X48Y190/DSP_1_B1 DSP_L_X48Y190/DSP_ER1BEG1_0 DSP_L_X48Y190/DSP_IMUX26_0 DSP_L_X48Y190/DSP_WW2END0_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_ER1BEG1 INT_INTERFACE_L_X48Y190/INT_INTERFACE_IMUX26 INT_INTERFACE_L_X48Y190/INT_INTERFACE_WW2END0 INT_L_X48Y190/ER1END1 INT_L_X48Y190/IMUX_L26 INT_L_X48Y190/WW2A0 INT_R_X47Y190/ER1BEG1 INT_R_X47Y190/WW2END0 INT_R_X49Y184/LOGIC_OUTS5 INT_R_X49Y184/NN6BEG1 INT_R_X49Y185/NN6A1 INT_R_X49Y186/NN6B1 INT_R_X49Y187/NN6C1 INT_R_X49Y188/NN6D1 INT_R_X49Y189/NN6E1 INT_R_X49Y190/NN6END1 INT_R_X49Y190/WW2BEG0 VBRK_X118Y198/VBRK_ER1BEG1 VBRK_X118Y198/VBRK_WW2END0 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 DSP_L_X48Y190/DSP_L.DSP_IMUX26_0->DSP_1_B1 INT_L_X48Y190/INT_L.ER1END1->>IMUX_L26 INT_R_X47Y190/INT_R.WW2END0->>ER1BEG1 INT_R_X49Y184/INT_R.LOGIC_OUTS5->>NN6BEG1 INT_R_X49Y190/INT_R.NN6END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][18] - 
wires: CLBLM_R_X47Y184/CLBLM_WW2END3 CLBLM_R_X47Y185/CLBLM_BYP0 CLBLM_R_X47Y185/CLBLM_L_AX CLBLM_R_X49Y184/CLBLM_LOGIC_OUTS21 CLBLM_R_X49Y184/CLBLM_M_BMUX DSP_L_X48Y180/DSP_WW2END3_4 INT_INTERFACE_L_X48Y184/INT_INTERFACE_WW2END3 INT_L_X48Y184/WW2A3 INT_R_X47Y184/WW2END3 INT_R_X47Y185/BYP0 INT_R_X47Y185/BYP_ALT0 INT_R_X47Y185/WW2END_N0_3 INT_R_X49Y184/LOGIC_OUTS21 INT_R_X49Y184/WW2BEG3 VBRK_X118Y192/VBRK_WW2END3 
pips: CLBLM_R_X47Y185/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y184/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X47Y185/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y185/INT_R.WW2END_N0_3->>BYP_ALT0 INT_R_X49Y184/INT_R.LOGIC_OUTS21->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_14 - 
wires: CLBLM_R_X49Y184/CLBLM_LOGIC_OUTS4 CLBLM_R_X49Y184/CLBLM_M_AQ DSP_L_X48Y190/DSP_1_B0 DSP_L_X48Y190/DSP_IMUX14_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_IMUX14 INT_L_X48Y190/BYP_ALT4 INT_L_X48Y190/BYP_BOUNCE4 INT_L_X48Y190/IMUX_L14 INT_L_X48Y190/WR1END1 INT_R_X49Y184/LOGIC_OUTS4 INT_R_X49Y184/NN6BEG0 INT_R_X49Y185/NN6A0 INT_R_X49Y186/NN6B0 INT_R_X49Y187/NN6C0 INT_R_X49Y188/NN6D0 INT_R_X49Y189/NN6E0 INT_R_X49Y189/NN6END_S1_0 INT_R_X49Y190/NN6END0 INT_R_X49Y190/WR1BEG1 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 DSP_L_X48Y190/DSP_L.DSP_IMUX14_0->DSP_1_B0 INT_L_X48Y190/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X48Y190/INT_L.BYP_BOUNCE4->>IMUX_L14 INT_L_X48Y190/INT_L.WR1END1->>BYP_ALT4 INT_R_X49Y184/INT_R.LOGIC_OUTS4->>NN6BEG0 INT_R_X49Y190/INT_R.NN6END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][17] - 
wires: CLBLM_R_X49Y184/CLBLM_BYP2 CLBLM_R_X49Y184/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y184/CLBLM_L_CX CLBLM_R_X49Y184/CLBLM_M_AMUX INT_R_X49Y184/BYP2 INT_R_X49Y184/BYP_ALT2 INT_R_X49Y184/LOGIC_OUTS20 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X49Y184/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X49Y184/INT_R.BYP_ALT2->>BYP2 INT_R_X49Y184/INT_R.LOGIC_OUTS20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_15 - 
wires: CLBLM_R_X49Y187/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y187/CLBLM_L_AMUX DSP_L_X48Y185/DSP_1_B14 DSP_L_X48Y185/DSP_IMUX40_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_IMUX40 INT_L_X48Y188/FAN_ALT7 INT_L_X48Y188/FAN_BOUNCE7 INT_L_X48Y188/IMUX_L40 INT_L_X48Y188/NW2END2 INT_R_X49Y187/LOGIC_OUTS16 INT_R_X49Y187/NW2BEG2 INT_R_X49Y188/NW2A2 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_L_X48Y185/DSP_L.DSP_IMUX40_3->DSP_1_B14 INT_L_X48Y188/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X48Y188/INT_L.FAN_BOUNCE7->>IMUX_L40 INT_L_X48Y188/INT_L.NW2END2->>FAN_ALT7 INT_R_X49Y187/INT_R.LOGIC_OUTS16->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_16 - 
wires: CLBLM_R_X47Y188/CLBLM_ER1BEG0 CLBLM_R_X47Y188/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y188/CLBLM_L_AMUX DSP_L_X48Y185/DSP_1_B13 DSP_L_X48Y185/DSP_ER1BEG0_3 DSP_L_X48Y185/DSP_IMUX1_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_ER1BEG0 INT_INTERFACE_L_X48Y188/INT_INTERFACE_IMUX1 INT_L_X48Y188/ER1END0 INT_L_X48Y188/IMUX_L1 INT_R_X47Y187/ER1BEG_S0 INT_R_X47Y187/SR1END3 INT_R_X47Y188/ER1BEG0 INT_R_X47Y188/LOGIC_OUTS16 INT_R_X47Y188/SR1BEG3 INT_R_X47Y188/SR1END_N3_3 VBRK_X118Y196/VBRK_ER1BEG0 
pips: CLBLM_R_X47Y188/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_L_X48Y185/DSP_L.DSP_IMUX1_3->DSP_1_B13 INT_L_X48Y188/INT_L.ER1END0->>IMUX_L1 INT_R_X47Y187/INT_R.SR1END3->>ER1BEG_S0 INT_R_X47Y188/INT_R.LOGIC_OUTS16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_17 - 
wires: CLBLM_R_X49Y187/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y187/CLBLM_L_CMUX DSP_L_X48Y185/DSP_1_B12 DSP_L_X48Y185/DSP_IMUX41_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_IMUX41 INT_L_X48Y188/IMUX_L41 INT_L_X48Y188/WR1END1 INT_R_X49Y187/LOGIC_OUTS18 INT_R_X49Y187/NR1BEG0 INT_R_X49Y188/NR1END0 INT_R_X49Y188/WR1BEG1 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_L_X48Y185/DSP_L.DSP_IMUX41_3->DSP_1_B12 INT_L_X48Y188/INT_L.WR1END1->>IMUX_L41 INT_R_X49Y187/INT_R.LOGIC_OUTS18->>NR1BEG0 INT_R_X49Y188/INT_R.NR1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][29] - 
wires: CLBLM_R_X49Y187/CLBLM_BYP2 CLBLM_R_X49Y187/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y187/CLBLM_L_CX CLBLM_R_X49Y187/CLBLM_M_AMUX INT_R_X49Y187/BYP2 INT_R_X49Y187/BYP_ALT2 INT_R_X49Y187/LOGIC_OUTS20 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X49Y187/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X49Y187/INT_R.BYP_ALT2->>BYP2 INT_R_X49Y187/INT_R.LOGIC_OUTS20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_18 - 
wires: CLBLM_R_X49Y186/CLBLM_LOGIC_OUTS17 CLBLM_R_X49Y186/CLBLM_L_BMUX DSP_L_X48Y185/DSP_1_B11 DSP_L_X48Y185/DSP_IMUX8_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_IMUX8 INT_L_X48Y186/WR1END_S1_0 INT_L_X48Y187/IMUX_L8 INT_L_X48Y187/WR1END0 INT_R_X49Y186/LOGIC_OUTS17 INT_R_X49Y186/WR1BEG_S0 INT_R_X49Y187/WR1BEG0 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 DSP_L_X48Y185/DSP_L.DSP_IMUX8_2->DSP_1_B11 INT_L_X48Y187/INT_L.WR1END0->>IMUX_L8 INT_R_X49Y186/INT_R.LOGIC_OUTS17->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][28] - 
wires: CLBLM_R_X49Y186/CLBLM_BYP5 CLBLM_R_X49Y186/CLBLM_LOGIC_OUTS23 CLBLM_R_X49Y186/CLBLM_L_BX CLBLM_R_X49Y186/CLBLM_M_DMUX INT_R_X49Y186/BYP5 INT_R_X49Y186/BYP_ALT5 INT_R_X49Y186/LOGIC_OUTS23 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X49Y186/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X49Y186/INT_R.BYP_ALT5->>BYP5 INT_R_X49Y186/INT_R.LOGIC_OUTS23->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_19 - 
wires: CLBLM_R_X49Y186/CLBLM_LOGIC_OUTS6 CLBLM_R_X49Y186/CLBLM_M_CQ DSP_L_X48Y185/DSP_1_B10 DSP_L_X48Y185/DSP_IMUX44_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_IMUX44 INT_L_X48Y187/IMUX_L44 INT_L_X48Y187/NW2END2 INT_R_X49Y186/LOGIC_OUTS6 INT_R_X49Y186/NW2BEG2 INT_R_X49Y187/NW2A2 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 DSP_L_X48Y185/DSP_L.DSP_IMUX44_2->DSP_1_B10 INT_L_X48Y187/INT_L.NW2END2->>IMUX_L44 INT_R_X49Y186/INT_R.LOGIC_OUTS6->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][27] - 
wires: CLBLM_R_X49Y186/CLBLM_BYP0 CLBLM_R_X49Y186/CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y186/CLBLM_L_AX CLBLM_R_X49Y186/CLBLM_M_CMUX INT_R_X49Y186/BYP0 INT_R_X49Y186/BYP_ALT0 INT_R_X49Y186/LOGIC_OUTS22 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y186/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X49Y186/INT_R.BYP_ALT0->>BYP0 INT_R_X49Y186/INT_R.LOGIC_OUTS22->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_2 - 
wires: CLBLM_R_X49Y187/CLBLM_LOGIC_OUTS4 CLBLM_R_X49Y187/CLBLM_M_AQ DSP_L_X48Y190/DSP_1_B12 DSP_L_X48Y190/DSP_IMUX41_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_IMUX41 INT_L_X48Y193/IMUX_L41 INT_L_X48Y193/WR1END1 INT_R_X49Y187/LOGIC_OUTS4 INT_R_X49Y187/NN6BEG0 INT_R_X49Y188/NN6A0 INT_R_X49Y189/NN6B0 INT_R_X49Y190/NN6C0 INT_R_X49Y191/NN6D0 INT_R_X49Y192/NN6E0 INT_R_X49Y192/NN6END_S1_0 INT_R_X49Y193/NN6END0 INT_R_X49Y193/WR1BEG1 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 DSP_L_X48Y190/DSP_L.DSP_IMUX41_3->DSP_1_B12 INT_L_X48Y193/INT_L.WR1END1->>IMUX_L41 INT_R_X49Y187/INT_R.LOGIC_OUTS4->>NN6BEG0 INT_R_X49Y193/INT_R.NN6END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_20 - 
wires: CLBLM_R_X49Y187/CLBLM_LOGIC_OUTS19 CLBLM_R_X49Y187/CLBLM_L_DMUX DSP_L_X48Y185/DSP_1_B9 DSP_L_X48Y185/DSP_IMUX42_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_IMUX42 INT_L_X48Y186/NL1BEG1 INT_L_X48Y186/SW2END1 INT_L_X48Y187/IMUX_L42 INT_L_X48Y187/NL1END1 INT_R_X49Y186/SW2A1 INT_R_X49Y187/LOGIC_OUTS19 INT_R_X49Y187/SW2BEG1 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 DSP_L_X48Y185/DSP_L.DSP_IMUX42_2->DSP_1_B9 INT_L_X48Y186/INT_L.SW2END1->>NL1BEG1 INT_L_X48Y187/INT_L.NL1END1->>IMUX_L42 INT_R_X49Y187/INT_R.LOGIC_OUTS19->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][26] - 
wires: CLBLM_R_X49Y186/CLBLM_LOGIC_OUTS21 CLBLM_R_X49Y186/CLBLM_M_BMUX CLBLM_R_X49Y187/CLBLM_BYP7 CLBLM_R_X49Y187/CLBLM_L_DX INT_R_X49Y186/LOGIC_OUTS21 INT_R_X49Y186/NR1BEG3 INT_R_X49Y187/BYP7 INT_R_X49Y187/BYP_ALT7 INT_R_X49Y187/NR1END3 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X49Y187/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX INT_R_X49Y186/INT_R.LOGIC_OUTS21->>NR1BEG3 INT_R_X49Y187/INT_R.BYP_ALT7->>BYP7 INT_R_X49Y187/INT_R.NR1END3->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_21 - 
wires: CLBLM_R_X47Y186/CLBLM_WW2END0 CLBLM_R_X47Y187/CLBLM_ER1BEG2 CLBLM_R_X49Y186/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y186/CLBLM_L_CMUX DSP_L_X48Y185/DSP_1_B8 DSP_L_X48Y185/DSP_ER1BEG2_2 DSP_L_X48Y185/DSP_IMUX14_2 DSP_L_X48Y185/DSP_WW2END0_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_WW2END0 INT_INTERFACE_L_X48Y187/INT_INTERFACE_ER1BEG2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_IMUX14 INT_L_X48Y186/WW2A0 INT_L_X48Y187/ER1END2 INT_L_X48Y187/IMUX_L14 INT_R_X47Y186/NN2BEG1 INT_R_X47Y186/WW2END0 INT_R_X47Y187/ER1BEG2 INT_R_X47Y187/NN2A1 INT_R_X47Y187/SR1END1 INT_R_X47Y188/NN2END1 INT_R_X47Y188/SR1BEG1 INT_R_X49Y186/LOGIC_OUTS18 INT_R_X49Y186/WW2BEG0 VBRK_X118Y194/VBRK_WW2END0 VBRK_X118Y195/VBRK_ER1BEG2 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_L_X48Y185/DSP_L.DSP_IMUX14_2->DSP_1_B8 INT_L_X48Y187/INT_L.ER1END2->>IMUX_L14 INT_R_X47Y186/INT_R.WW2END0->>NN2BEG1 INT_R_X47Y187/INT_R.SR1END1->>ER1BEG2 INT_R_X47Y188/INT_R.NN2END1->>SR1BEG1 INT_R_X49Y186/INT_R.LOGIC_OUTS18->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][25] - 
wires: CLBLM_R_X49Y186/CLBLM_BYP2 CLBLM_R_X49Y186/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y186/CLBLM_L_CX CLBLM_R_X49Y186/CLBLM_M_AMUX INT_R_X49Y186/BYP2 INT_R_X49Y186/BYP_ALT2 INT_R_X49Y186/LOGIC_OUTS20 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X49Y186/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X49Y186/INT_R.BYP_ALT2->>BYP2 INT_R_X49Y186/INT_R.LOGIC_OUTS20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_22 - 
wires: CLBLM_R_X49Y185/CLBLM_LOGIC_OUTS17 CLBLM_R_X49Y185/CLBLM_L_BMUX DSP_L_X48Y185/DSP_1_B7 DSP_L_X48Y185/DSP_IMUX8_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_IMUX8 INT_L_X48Y185/WR1END_S1_0 INT_L_X48Y186/IMUX_L8 INT_L_X48Y186/WR1END0 INT_R_X49Y185/LOGIC_OUTS17 INT_R_X49Y185/WR1BEG_S0 INT_R_X49Y186/WR1BEG0 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 DSP_L_X48Y185/DSP_L.DSP_IMUX8_1->DSP_1_B7 INT_L_X48Y186/INT_L.WR1END0->>IMUX_L8 INT_R_X49Y185/INT_R.LOGIC_OUTS17->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][24] - 
wires: CLBLM_R_X49Y185/CLBLM_BYP5 CLBLM_R_X49Y185/CLBLM_LOGIC_OUTS23 CLBLM_R_X49Y185/CLBLM_L_BX CLBLM_R_X49Y185/CLBLM_M_DMUX INT_R_X49Y185/BYP5 INT_R_X49Y185/BYP_ALT5 INT_R_X49Y185/LOGIC_OUTS23 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X49Y185/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X49Y185/INT_R.BYP_ALT5->>BYP5 INT_R_X49Y185/INT_R.LOGIC_OUTS23->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_23 - 
wires: CLBLM_R_X49Y185/CLBLM_LOGIC_OUTS6 CLBLM_R_X49Y185/CLBLM_M_CQ DSP_L_X48Y185/DSP_1_B6 DSP_L_X48Y185/DSP_IMUX28_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_IMUX28 INT_L_X48Y186/IMUX_L28 INT_L_X48Y186/NW2END2 INT_R_X49Y185/LOGIC_OUTS6 INT_R_X49Y185/NW2BEG2 INT_R_X49Y186/NW2A2 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 DSP_L_X48Y185/DSP_L.DSP_IMUX28_1->DSP_1_B6 INT_L_X48Y186/INT_L.NW2END2->>IMUX_L28 INT_R_X49Y185/INT_R.LOGIC_OUTS6->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][23] - 
wires: CLBLM_R_X49Y185/CLBLM_BYP0 CLBLM_R_X49Y185/CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y185/CLBLM_L_AX CLBLM_R_X49Y185/CLBLM_M_CMUX INT_R_X49Y185/BYP0 INT_R_X49Y185/BYP_ALT0 INT_R_X49Y185/LOGIC_OUTS22 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y185/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X49Y185/INT_R.BYP_ALT0->>BYP0 INT_R_X49Y185/INT_R.LOGIC_OUTS22->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_24 - 
wires: CLBLM_R_X49Y185/CLBLM_LOGIC_OUTS19 CLBLM_R_X49Y185/CLBLM_L_DMUX DSP_L_X48Y185/DSP_1_B5 DSP_L_X48Y185/DSP_IMUX10_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_IMUX10 INT_L_X48Y186/IMUX_L10 INT_L_X48Y186/NW2END1 INT_R_X49Y185/LOGIC_OUTS19 INT_R_X49Y185/NW2BEG1 INT_R_X49Y186/NW2A1 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 DSP_L_X48Y185/DSP_L.DSP_IMUX10_1->DSP_1_B5 INT_L_X48Y186/INT_L.NW2END1->>IMUX_L10 INT_R_X49Y185/INT_R.LOGIC_OUTS19->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][22] - 
wires: CLBLM_R_X49Y185/CLBLM_BYP7 CLBLM_R_X49Y185/CLBLM_LOGIC_OUTS21 CLBLM_R_X49Y185/CLBLM_L_DX CLBLM_R_X49Y185/CLBLM_M_BMUX INT_R_X49Y185/BYP7 INT_R_X49Y185/BYP_ALT7 INT_R_X49Y185/LOGIC_OUTS21 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X49Y185/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X49Y185/INT_R.BYP_ALT7->>BYP7 INT_R_X49Y185/INT_R.LOGIC_OUTS21->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_25 - 
wires: CLBLM_R_X49Y185/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y185/CLBLM_L_CMUX DSP_L_X48Y185/DSP_1_B4 DSP_L_X48Y185/DSP_IMUX30_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_IMUX30 INT_L_X48Y186/IMUX_L30 INT_L_X48Y186/NW2END3 INT_R_X49Y185/LOGIC_OUTS18 INT_R_X49Y185/NL1BEG_N3 INT_R_X49Y185/NW2BEG3 INT_R_X49Y186/NW2A3 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_L_X48Y185/DSP_L.DSP_IMUX30_1->DSP_1_B4 INT_L_X48Y186/INT_L.NW2END3->>IMUX_L30 INT_R_X49Y185/INT_R.LOGIC_OUTS18->>NL1BEG_N3 INT_R_X49Y185/INT_R.NL1BEG_N3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_26 - 
wires: CLBLM_R_X49Y184/CLBLM_LOGIC_OUTS17 CLBLM_R_X49Y184/CLBLM_L_BMUX DSP_L_X48Y185/DSP_1_B3 DSP_L_X48Y185/DSP_IMUX0_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_IMUX0 INT_L_X48Y184/WR1END_S1_0 INT_L_X48Y185/IMUX_L0 INT_L_X48Y185/WR1END0 INT_R_X49Y184/LOGIC_OUTS17 INT_R_X49Y184/WR1BEG_S0 INT_R_X49Y185/WR1BEG0 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 DSP_L_X48Y185/DSP_L.DSP_IMUX0_0->DSP_1_B3 INT_L_X48Y185/INT_L.WR1END0->>IMUX_L0 INT_R_X49Y184/INT_R.LOGIC_OUTS17->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_27 - 
wires: CLBLM_R_X49Y184/CLBLM_LOGIC_OUTS6 CLBLM_R_X49Y184/CLBLM_M_CQ DSP_L_X48Y185/DSP_1_B2 DSP_L_X48Y185/DSP_IMUX28_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_IMUX28 INT_L_X48Y185/IMUX_L28 INT_L_X48Y185/NW2END2 INT_R_X49Y184/LOGIC_OUTS6 INT_R_X49Y184/NW2BEG2 INT_R_X49Y185/NW2A2 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 DSP_L_X48Y185/DSP_L.DSP_IMUX28_0->DSP_1_B2 INT_L_X48Y185/INT_L.NW2END2->>IMUX_L28 INT_R_X49Y184/INT_R.LOGIC_OUTS6->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_28 - 
wires: CLBLM_R_X47Y185/CLBLM_EL1BEG1 CLBLM_R_X47Y185/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y185/CLBLM_L_AMUX DSP_L_X48Y185/DSP_1_B1 DSP_L_X48Y185/DSP_EL1BEG1_0 DSP_L_X48Y185/DSP_IMUX26_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_EL1BEG1 INT_INTERFACE_L_X48Y185/INT_INTERFACE_IMUX26 INT_L_X48Y185/EL1END1 INT_L_X48Y185/IMUX_L26 INT_R_X47Y185/EL1BEG1 INT_R_X47Y185/LOGIC_OUTS16 VBRK_X118Y193/VBRK_EL1BEG1 
pips: CLBLM_R_X47Y185/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_L_X48Y185/DSP_L.DSP_IMUX26_0->DSP_1_B1 INT_L_X48Y185/INT_L.EL1END1->>IMUX_L26 INT_R_X47Y185/INT_R.LOGIC_OUTS16->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_29 - 
wires: CLBLM_R_X49Y184/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y184/CLBLM_L_CMUX DSP_L_X48Y185/DSP_1_B0 DSP_L_X48Y185/DSP_IMUX14_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_IMUX14 INT_L_X48Y185/IMUX_L14 INT_L_X48Y185/NW2END3 INT_R_X49Y184/LOGIC_OUTS18 INT_R_X49Y184/NL1BEG_N3 INT_R_X49Y184/NW2BEG3 INT_R_X49Y185/NW2A3 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_L_X48Y185/DSP_L.DSP_IMUX14_0->DSP_1_B0 INT_L_X48Y185/INT_L.NW2END3->>IMUX_L14 INT_R_X49Y184/INT_R.LOGIC_OUTS18->>NL1BEG_N3 INT_R_X49Y184/INT_R.NL1BEG_N3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_3 - 
wires: CLBLM_R_X47Y186/CLBLM_WW2END3 CLBLM_R_X47Y192/CLBLM_NE2A0 CLBLM_R_X49Y186/CLBLM_LOGIC_OUTS7 CLBLM_R_X49Y186/CLBLM_M_DQ DSP_L_X48Y185/DSP_WW2END3_1 DSP_L_X48Y190/DSP_1_B11 DSP_L_X48Y190/DSP_IMUX8_2 DSP_L_X48Y190/DSP_NE2A0_2 INT_INTERFACE_L_X48Y186/INT_INTERFACE_WW2END3 INT_INTERFACE_L_X48Y192/INT_INTERFACE_IMUX8 INT_INTERFACE_L_X48Y192/INT_INTERFACE_NE2A0 INT_L_X48Y186/WW2A3 INT_L_X48Y191/NE2END_S3_0 INT_L_X48Y192/IMUX_L8 INT_L_X48Y192/NE2END0 INT_R_X47Y186/WW2END3 INT_R_X47Y187/NN2BEG0 INT_R_X47Y187/WW2END_N0_3 INT_R_X47Y188/NN2A0 INT_R_X47Y188/NN2END_S2_0 INT_R_X47Y189/NN2BEG0 INT_R_X47Y189/NN2END0 INT_R_X47Y190/NN2A0 INT_R_X47Y190/NN2END_S2_0 INT_R_X47Y191/NE2BEG0 INT_R_X47Y191/NN2END0 INT_R_X47Y192/NE2A0 INT_R_X49Y186/LOGIC_OUTS7 INT_R_X49Y186/WW2BEG3 VBRK_X118Y194/VBRK_WW2END3 VBRK_X118Y200/VBRK_NE2A0 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 DSP_L_X48Y190/DSP_L.DSP_IMUX8_2->DSP_1_B11 INT_L_X48Y192/INT_L.NE2END0->>IMUX_L8 INT_R_X47Y187/INT_R.WW2END_N0_3->>NN2BEG0 INT_R_X47Y189/INT_R.NN2END0->>NN2BEG0 INT_R_X47Y191/INT_R.NN2END0->>NE2BEG0 INT_R_X49Y186/INT_R.LOGIC_OUTS7->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_30 - 
wires: CLBLM_R_X47Y193/CLBLM_NW4END3 CLBLM_R_X47Y194/CLBLM_NE2A3 CLBLM_R_X49Y183/CLBLM_LOGIC_OUTS7 CLBLM_R_X49Y183/CLBLM_M_DQ DSP_L_X48Y190/DSP_0_A16 DSP_L_X48Y190/DSP_IMUX47_4 DSP_L_X48Y190/DSP_NE2A3_4 DSP_L_X48Y190/DSP_NW4END3_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_NW4END3 INT_INTERFACE_L_X48Y194/INT_INTERFACE_IMUX47 INT_INTERFACE_L_X48Y194/INT_INTERFACE_NE2A3 INT_L_X48Y189/NW6A3 INT_L_X48Y190/NW6B3 INT_L_X48Y191/NW6C3 INT_L_X48Y192/NW6D3 INT_L_X48Y193/NW6E3 INT_L_X48Y194/BYP_ALT3 INT_L_X48Y194/BYP_BOUNCE3 INT_L_X48Y194/IMUX_L47 INT_L_X48Y194/NE2END3 INT_L_X48Y195/BYP_BOUNCE_N3_3 INT_R_X47Y193/NE2BEG3 INT_R_X47Y193/NW6END3 INT_R_X47Y194/NE2A3 INT_R_X49Y183/LOGIC_OUTS7 INT_R_X49Y183/NN6BEG3 INT_R_X49Y184/NN6A3 INT_R_X49Y185/NN6B3 INT_R_X49Y186/NN6C3 INT_R_X49Y187/NN6D3 INT_R_X49Y188/NN6E3 INT_R_X49Y189/NN6END3 INT_R_X49Y189/NW6BEG3 VBRK_X118Y201/VBRK_NW4END3 VBRK_X118Y202/VBRK_NE2A3 
pips: CLBLM_R_X49Y183/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 DSP_L_X48Y190/DSP_L.DSP_IMUX47_4->DSP_0_A16 INT_L_X48Y194/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X48Y194/INT_L.BYP_BOUNCE3->>IMUX_L47 INT_L_X48Y194/INT_L.NE2END3->>BYP_ALT3 INT_R_X47Y193/INT_R.NW6END3->>NE2BEG3 INT_R_X49Y183/INT_R.LOGIC_OUTS7->>NN6BEG3 INT_R_X49Y189/INT_R.NN6END3->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][16] - 
wires: CLBLM_R_X49Y183/CLBLM_BYP5 CLBLM_R_X49Y183/CLBLM_LOGIC_OUTS23 CLBLM_R_X49Y183/CLBLM_L_BX CLBLM_R_X49Y183/CLBLM_M_DMUX INT_R_X49Y183/BYP5 INT_R_X49Y183/BYP_ALT5 INT_R_X49Y183/LOGIC_OUTS23 
pips: CLBLM_R_X49Y183/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X49Y183/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X49Y183/INT_R.BYP_ALT5->>BYP5 INT_R_X49Y183/INT_R.LOGIC_OUTS23->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_31 - 
wires: CLBLM_R_X47Y187/CLBLM_NE4BEG2 CLBLM_R_X47Y187/CLBLM_NW4END2 CLBLM_R_X49Y183/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y183/CLBLM_L_AMUX DSP_L_X48Y185/DSP_NE4BEG2_2 DSP_L_X48Y185/DSP_NW4END2_2 DSP_L_X48Y190/DSP_0_A15 DSP_L_X48Y190/DSP_IMUX6_3 INT_INTERFACE_L_X48Y187/INT_INTERFACE_NE4BEG2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_NW4END2 INT_INTERFACE_L_X48Y193/INT_INTERFACE_IMUX6 INT_L_X48Y183/NW6A2 INT_L_X48Y184/NW6B2 INT_L_X48Y185/NW6C2 INT_L_X48Y186/NW6D2 INT_L_X48Y187/NE6A2 INT_L_X48Y187/NW6E2 INT_L_X48Y188/NE6B2 INT_L_X48Y189/NE6C2 INT_L_X48Y190/NE6D2 INT_L_X48Y191/NE6E2 INT_L_X48Y191/NN2BEG3 INT_L_X48Y191/WR1END3 INT_L_X48Y192/NN2A3 INT_L_X48Y193/IMUX_L6 INT_L_X48Y193/NN2END3 INT_R_X47Y187/NE6BEG2 INT_R_X47Y187/NW6END2 INT_R_X49Y183/LOGIC_OUTS16 INT_R_X49Y183/NW6BEG2 INT_R_X49Y191/NE6END2 INT_R_X49Y191/WR1BEG3 VBRK_X118Y195/VBRK_NE4BEG2 VBRK_X118Y195/VBRK_NW4END2 
pips: CLBLM_R_X49Y183/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_L_X48Y190/DSP_L.DSP_IMUX6_3->DSP_0_A15 INT_L_X48Y191/INT_L.WR1END3->>NN2BEG3 INT_L_X48Y193/INT_L.NN2END3->>IMUX_L6 INT_R_X47Y187/INT_R.NW6END2->>NE6BEG2 INT_R_X49Y183/INT_R.LOGIC_OUTS16->>NW6BEG2 INT_R_X49Y191/INT_R.NE6END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][15] - 
wires: CLBLM_R_X49Y183/CLBLM_BYP0 CLBLM_R_X49Y183/CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y183/CLBLM_L_AX CLBLM_R_X49Y183/CLBLM_M_CMUX INT_R_X49Y183/BYP0 INT_R_X49Y183/BYP_ALT0 INT_R_X49Y183/LOGIC_OUTS22 
pips: CLBLM_R_X49Y183/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y183/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X49Y183/INT_R.BYP_ALT0->>BYP0 INT_R_X49Y183/INT_R.LOGIC_OUTS22->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_32 - 
wires: CLBLM_R_X47Y187/CLBLM_NW4END1 CLBLM_R_X47Y193/CLBLM_EL1BEG3 CLBLM_R_X49Y183/CLBLM_LOGIC_OUTS5 CLBLM_R_X49Y183/CLBLM_M_BQ DSP_L_X48Y185/DSP_NW4END1_2 DSP_L_X48Y190/DSP_0_A14 DSP_L_X48Y190/DSP_EL1BEG3_3 DSP_L_X48Y190/DSP_IMUX46_3 INT_INTERFACE_L_X48Y187/INT_INTERFACE_NW4END1 INT_INTERFACE_L_X48Y193/INT_INTERFACE_EL1BEG3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_IMUX46 INT_L_X48Y183/NW6A1 INT_L_X48Y184/NW6B1 INT_L_X48Y185/NW6C1 INT_L_X48Y186/NW6D1 INT_L_X48Y187/NW6E1 INT_L_X48Y193/EL1END3 INT_L_X48Y193/IMUX_L46 INT_R_X47Y187/NN6BEG1 INT_R_X47Y187/NW6END1 INT_R_X47Y188/NN6A1 INT_R_X47Y189/NN6B1 INT_R_X47Y190/NN6C1 INT_R_X47Y191/NN6D1 INT_R_X47Y192/NN6E1 INT_R_X47Y193/EL1BEG3 INT_R_X47Y193/NL1BEG0 INT_R_X47Y193/NL1END_S3_0 INT_R_X47Y193/NN6END1 INT_R_X47Y194/EL1BEG_N3 INT_R_X47Y194/NL1END0 INT_R_X49Y183/LOGIC_OUTS5 INT_R_X49Y183/NW6BEG1 VBRK_X118Y195/VBRK_NW4END1 VBRK_X118Y201/VBRK_EL1BEG3 
pips: CLBLM_R_X49Y183/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 DSP_L_X48Y190/DSP_L.DSP_IMUX46_3->DSP_0_A14 INT_L_X48Y193/INT_L.EL1END3->>IMUX_L46 INT_R_X47Y187/INT_R.NW6END1->>NN6BEG1 INT_R_X47Y193/INT_R.NN6END1->>NL1BEG0 INT_R_X47Y194/INT_R.NL1END0->>EL1BEG_N3 INT_R_X49Y183/INT_R.LOGIC_OUTS5->>NW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][14] - 
wires: CLBLM_R_X49Y183/CLBLM_LOGIC_OUTS21 CLBLM_R_X49Y183/CLBLM_M_BMUX CLBLM_R_X49Y184/CLBLM_BYP7 CLBLM_R_X49Y184/CLBLM_L_DX INT_R_X49Y183/LOGIC_OUTS21 INT_R_X49Y183/NR1BEG3 INT_R_X49Y184/BYP7 INT_R_X49Y184/BYP_ALT7 INT_R_X49Y184/NR1END3 
pips: CLBLM_R_X49Y183/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X49Y184/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX INT_R_X49Y183/INT_R.LOGIC_OUTS21->>NR1BEG3 INT_R_X49Y184/INT_R.BYP_ALT7->>BYP7 INT_R_X49Y184/INT_R.NR1END3->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_33 - 
wires: CLBLM_R_X47Y187/CLBLM_NW4END0 CLBLM_R_X47Y192/CLBLM_EL1BEG3 CLBLM_R_X49Y183/CLBLM_LOGIC_OUTS4 CLBLM_R_X49Y183/CLBLM_M_AQ DSP_L_X48Y185/DSP_NW4END0_2 DSP_L_X48Y190/DSP_0_A13 DSP_L_X48Y190/DSP_EL1BEG3_2 DSP_L_X48Y190/DSP_IMUX7_3 INT_INTERFACE_L_X48Y187/INT_INTERFACE_NW4END0 INT_INTERFACE_L_X48Y192/INT_INTERFACE_EL1BEG3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_IMUX7 INT_L_X48Y183/NW6A0 INT_L_X48Y184/NW6B0 INT_L_X48Y185/NW6C0 INT_L_X48Y186/NW6D0 INT_L_X48Y187/NW6E0 INT_L_X48Y192/EL1END3 INT_L_X48Y192/NR1BEG3 INT_L_X48Y193/IMUX_L7 INT_L_X48Y193/NR1END3 INT_R_X47Y186/NW6END_S0_0 INT_R_X47Y187/NN6BEG0 INT_R_X47Y187/NW6END0 INT_R_X47Y188/NN6A0 INT_R_X47Y189/NN6B0 INT_R_X47Y190/NN6C0 INT_R_X47Y191/NN6D0 INT_R_X47Y192/EL1BEG3 INT_R_X47Y192/NN6E0 INT_R_X47Y192/NN6END_S1_0 INT_R_X47Y193/EL1BEG_N3 INT_R_X47Y193/NN6END0 INT_R_X49Y183/LOGIC_OUTS4 INT_R_X49Y183/NW6BEG0 VBRK_X118Y195/VBRK_NW4END0 VBRK_X118Y200/VBRK_EL1BEG3 
pips: CLBLM_R_X49Y183/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 DSP_L_X48Y190/DSP_L.DSP_IMUX7_3->DSP_0_A13 INT_L_X48Y192/INT_L.EL1END3->>NR1BEG3 INT_L_X48Y193/INT_L.NR1END3->>IMUX_L7 INT_R_X47Y187/INT_R.NW6END0->>NN6BEG0 INT_R_X47Y193/INT_R.NN6END0->>EL1BEG_N3 INT_R_X49Y183/INT_R.LOGIC_OUTS4->>NW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][13] - 
wires: CLBLM_R_X49Y183/CLBLM_BYP2 CLBLM_R_X49Y183/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y183/CLBLM_L_CX CLBLM_R_X49Y183/CLBLM_M_AMUX INT_R_X49Y183/BYP2 INT_R_X49Y183/BYP_ALT2 INT_R_X49Y183/LOGIC_OUTS20 
pips: CLBLM_R_X49Y183/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X49Y183/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X49Y183/INT_R.BYP_ALT2->>BYP2 INT_R_X49Y183/INT_R.LOGIC_OUTS20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_34 - 
wires: CLBLM_R_X47Y186/CLBLM_NW4END3 CLBLM_R_X47Y193/CLBLM_NE2A3 CLBLM_R_X49Y182/CLBLM_LOGIC_OUTS7 CLBLM_R_X49Y182/CLBLM_M_DQ DSP_L_X48Y185/DSP_NW4END3_1 DSP_L_X48Y190/DSP_0_A12 DSP_L_X48Y190/DSP_IMUX47_3 DSP_L_X48Y190/DSP_NE2A3_3 INT_INTERFACE_L_X48Y186/INT_INTERFACE_NW4END3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_IMUX47 INT_INTERFACE_L_X48Y193/INT_INTERFACE_NE2A3 INT_L_X48Y182/NW6A3 INT_L_X48Y183/NW6B3 INT_L_X48Y184/NW6C3 INT_L_X48Y185/NW6D3 INT_L_X48Y186/NW6E3 INT_L_X48Y193/BYP_ALT3 INT_L_X48Y193/BYP_BOUNCE3 INT_L_X48Y193/IMUX_L47 INT_L_X48Y193/NE2END3 INT_L_X48Y194/BYP_BOUNCE_N3_3 INT_R_X47Y186/NN6BEG3 INT_R_X47Y186/NW6END3 INT_R_X47Y187/NN6A3 INT_R_X47Y188/NN6B3 INT_R_X47Y189/NN6C3 INT_R_X47Y190/NN6D3 INT_R_X47Y191/NN6E3 INT_R_X47Y192/NE2BEG3 INT_R_X47Y192/NN6END3 INT_R_X47Y193/NE2A3 INT_R_X49Y182/LOGIC_OUTS7 INT_R_X49Y182/NW6BEG3 VBRK_X118Y194/VBRK_NW4END3 VBRK_X118Y201/VBRK_NE2A3 
pips: CLBLM_R_X49Y182/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 DSP_L_X48Y190/DSP_L.DSP_IMUX47_3->DSP_0_A12 INT_L_X48Y193/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X48Y193/INT_L.BYP_BOUNCE3->>IMUX_L47 INT_L_X48Y193/INT_L.NE2END3->>BYP_ALT3 INT_R_X47Y186/INT_R.NW6END3->>NN6BEG3 INT_R_X47Y192/INT_R.NN6END3->>NE2BEG3 INT_R_X49Y182/INT_R.LOGIC_OUTS7->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][12] - 
wires: CLBLM_R_X49Y182/CLBLM_BYP5 CLBLM_R_X49Y182/CLBLM_LOGIC_OUTS23 CLBLM_R_X49Y182/CLBLM_L_BX CLBLM_R_X49Y182/CLBLM_M_DMUX INT_R_X49Y182/BYP5 INT_R_X49Y182/BYP_ALT5 INT_R_X49Y182/LOGIC_OUTS23 
pips: CLBLM_R_X49Y182/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X49Y182/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X49Y182/INT_R.BYP_ALT5->>BYP5 INT_R_X49Y182/INT_R.LOGIC_OUTS23->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_35 - 
wires: CLBLM_R_X47Y183/CLBLM_NW4A2 CLBLM_R_X47Y191/CLBLM_NE4C2 CLBLM_R_X49Y182/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y182/CLBLM_L_AMUX DSP_L_X48Y180/DSP_NW4A2_3 DSP_L_X48Y190/DSP_0_A11 DSP_L_X48Y190/DSP_IMUX17_2 DSP_L_X48Y190/DSP_NE4C2_1 INT_INTERFACE_L_X48Y183/INT_INTERFACE_NW4A2 INT_INTERFACE_L_X48Y191/INT_INTERFACE_NE4C2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_IMUX17 INT_L_X46Y187/NE6BEG2 INT_L_X46Y187/NW6END2 INT_L_X48Y183/NW2END2 INT_L_X48Y183/NW6BEG2 INT_L_X48Y191/NE6END2 INT_L_X48Y191/NL1BEG1 INT_L_X48Y192/IMUX_L17 INT_L_X48Y192/NL1END1 INT_R_X47Y183/NW6A2 INT_R_X47Y184/NW6B2 INT_R_X47Y185/NW6C2 INT_R_X47Y186/NW6D2 INT_R_X47Y187/NE6A2 INT_R_X47Y187/NW6E2 INT_R_X47Y188/NE6B2 INT_R_X47Y189/NE6C2 INT_R_X47Y190/NE6D2 INT_R_X47Y191/NE6E2 INT_R_X49Y182/LOGIC_OUTS16 INT_R_X49Y182/NW2BEG2 INT_R_X49Y183/NW2A2 VBRK_X118Y191/VBRK_NW4A2 VBRK_X118Y199/VBRK_NE4C2 
pips: CLBLM_R_X49Y182/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_L_X48Y190/DSP_L.DSP_IMUX17_2->DSP_0_A11 INT_L_X46Y187/INT_L.NW6END2->>NE6BEG2 INT_L_X48Y183/INT_L.NW2END2->>NW6BEG2 INT_L_X48Y191/INT_L.NE6END2->>NL1BEG1 INT_L_X48Y192/INT_L.NL1END1->>IMUX_L17 INT_R_X49Y182/INT_R.LOGIC_OUTS16->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][11] - 
wires: CLBLM_R_X49Y182/CLBLM_BYP0 CLBLM_R_X49Y182/CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y182/CLBLM_L_AX CLBLM_R_X49Y182/CLBLM_M_CMUX INT_R_X49Y182/BYP0 INT_R_X49Y182/BYP_ALT0 INT_R_X49Y182/LOGIC_OUTS22 
pips: CLBLM_R_X49Y182/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y182/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X49Y182/INT_R.BYP_ALT0->>BYP0 INT_R_X49Y182/INT_R.LOGIC_OUTS22->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_36 - 
wires: CLBLM_R_X47Y186/CLBLM_NW4END1 CLBLM_R_X47Y192/CLBLM_EE2BEG1 CLBLM_R_X49Y182/CLBLM_LOGIC_OUTS5 CLBLM_R_X49Y182/CLBLM_M_BQ DSP_L_X48Y185/DSP_NW4END1_1 DSP_L_X48Y190/DSP_0_A10 DSP_L_X48Y190/DSP_EE2BEG1_2 DSP_L_X48Y190/DSP_IMUX21_2 INT_INTERFACE_L_X48Y186/INT_INTERFACE_NW4END1 INT_INTERFACE_L_X48Y192/INT_INTERFACE_EE2BEG1 INT_INTERFACE_L_X48Y192/INT_INTERFACE_IMUX21 INT_L_X48Y182/NW6A1 INT_L_X48Y183/NW6B1 INT_L_X48Y184/NW6C1 INT_L_X48Y185/NW6D1 INT_L_X48Y186/NW6E1 INT_L_X48Y192/EE2A1 INT_L_X48Y192/IMUX_L21 INT_L_X48Y192/WR1END2 INT_R_X47Y186/NN6BEG1 INT_R_X47Y186/NW6END1 INT_R_X47Y187/NN6A1 INT_R_X47Y188/NN6B1 INT_R_X47Y189/NN6C1 INT_R_X47Y190/NN6D1 INT_R_X47Y191/NN6E1 INT_R_X47Y192/EE2BEG1 INT_R_X47Y192/NN6END1 INT_R_X49Y182/LOGIC_OUTS5 INT_R_X49Y182/NW6BEG1 INT_R_X49Y192/EE2END1 INT_R_X49Y192/WR1BEG2 VBRK_X118Y194/VBRK_NW4END1 VBRK_X118Y200/VBRK_EE2BEG1 
pips: CLBLM_R_X49Y182/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 DSP_L_X48Y190/DSP_L.DSP_IMUX21_2->DSP_0_A10 INT_L_X48Y192/INT_L.WR1END2->>IMUX_L21 INT_R_X47Y186/INT_R.NW6END1->>NN6BEG1 INT_R_X47Y192/INT_R.NN6END1->>EE2BEG1 INT_R_X49Y182/INT_R.LOGIC_OUTS5->>NW6BEG1 INT_R_X49Y192/INT_R.EE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][10] - 
wires: CLBLM_R_X49Y182/CLBLM_BYP7 CLBLM_R_X49Y182/CLBLM_LOGIC_OUTS21 CLBLM_R_X49Y182/CLBLM_L_DX CLBLM_R_X49Y182/CLBLM_M_BMUX INT_R_X49Y182/BYP7 INT_R_X49Y182/BYP_ALT7 INT_R_X49Y182/LOGIC_OUTS21 
pips: CLBLM_R_X49Y182/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X49Y182/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X49Y182/INT_R.BYP_ALT7->>BYP7 INT_R_X49Y182/INT_R.LOGIC_OUTS21->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_37 - 
wires: CLBLM_R_X49Y182/CLBLM_LOGIC_OUTS4 CLBLM_R_X49Y182/CLBLM_M_AQ DSP_L_X48Y190/DSP_0_A9 DSP_L_X48Y190/DSP_IMUX19_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_IMUX19 INT_L_X48Y192/IMUX_L19 INT_L_X48Y192/SL1END1 INT_L_X48Y193/SL1BEG1 INT_L_X48Y193/SR1END1 INT_L_X48Y194/SR1BEG1 INT_L_X48Y194/WR1END1 INT_R_X49Y182/LOGIC_OUTS4 INT_R_X49Y182/NN6BEG0 INT_R_X49Y183/NN6A0 INT_R_X49Y184/NN6B0 INT_R_X49Y185/NN6C0 INT_R_X49Y186/NN6D0 INT_R_X49Y187/NN6E0 INT_R_X49Y187/NN6END_S1_0 INT_R_X49Y188/NN6BEG0 INT_R_X49Y188/NN6END0 INT_R_X49Y189/NN6A0 INT_R_X49Y190/NN6B0 INT_R_X49Y191/NN6C0 INT_R_X49Y192/NN6D0 INT_R_X49Y193/NN6E0 INT_R_X49Y193/NN6END_S1_0 INT_R_X49Y194/NN6END0 INT_R_X49Y194/WR1BEG1 
pips: CLBLM_R_X49Y182/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 DSP_L_X48Y190/DSP_L.DSP_IMUX19_2->DSP_0_A9 INT_L_X48Y192/INT_L.SL1END1->>IMUX_L19 INT_L_X48Y193/INT_L.SR1END1->>SL1BEG1 INT_L_X48Y194/INT_L.WR1END1->>SR1BEG1 INT_R_X49Y182/INT_R.LOGIC_OUTS4->>NN6BEG0 INT_R_X49Y188/INT_R.NN6END0->>NN6BEG0 INT_R_X49Y194/INT_R.NN6END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][9] - 
wires: CLBLM_R_X49Y182/CLBLM_BYP2 CLBLM_R_X49Y182/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y182/CLBLM_L_CX CLBLM_R_X49Y182/CLBLM_M_AMUX INT_R_X49Y182/BYP2 INT_R_X49Y182/BYP_ALT2 INT_R_X49Y182/LOGIC_OUTS20 
pips: CLBLM_R_X49Y182/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X49Y182/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X49Y182/INT_R.BYP_ALT2->>BYP2 INT_R_X49Y182/INT_R.LOGIC_OUTS20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_38 - 
wires: CLBLM_R_X47Y191/CLBLM_NW4END3 CLBLM_R_X47Y192/CLBLM_NE2A3 CLBLM_R_X49Y181/CLBLM_LOGIC_OUTS7 CLBLM_R_X49Y181/CLBLM_M_DQ DSP_L_X48Y190/DSP_0_A8 DSP_L_X48Y190/DSP_IMUX23_2 DSP_L_X48Y190/DSP_NE2A3_2 DSP_L_X48Y190/DSP_NW4END3_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_NW4END3 INT_INTERFACE_L_X48Y192/INT_INTERFACE_IMUX23 INT_INTERFACE_L_X48Y192/INT_INTERFACE_NE2A3 INT_L_X48Y187/NW6A3 INT_L_X48Y188/NW6B3 INT_L_X48Y189/NW6C3 INT_L_X48Y190/NW6D3 INT_L_X48Y191/NW6E3 INT_L_X48Y192/IMUX_L23 INT_L_X48Y192/NE2END3 INT_R_X47Y191/NE2BEG3 INT_R_X47Y191/NW6END3 INT_R_X47Y192/NE2A3 INT_R_X49Y181/LOGIC_OUTS7 INT_R_X49Y181/NN6BEG3 INT_R_X49Y182/NN6A3 INT_R_X49Y183/NN6B3 INT_R_X49Y184/NN6C3 INT_R_X49Y185/NN6D3 INT_R_X49Y186/NN6E3 INT_R_X49Y187/NN6END3 INT_R_X49Y187/NW6BEG3 VBRK_X118Y199/VBRK_NW4END3 VBRK_X118Y200/VBRK_NE2A3 
pips: CLBLM_R_X49Y181/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 DSP_L_X48Y190/DSP_L.DSP_IMUX23_2->DSP_0_A8 INT_L_X48Y192/INT_L.NE2END3->>IMUX_L23 INT_R_X47Y191/INT_R.NW6END3->>NE2BEG3 INT_R_X49Y181/INT_R.LOGIC_OUTS7->>NN6BEG3 INT_R_X49Y187/INT_R.NN6END3->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][8] - 
wires: CLBLM_R_X49Y181/CLBLM_LOGIC_OUTS23 CLBLM_R_X49Y181/CLBLM_M_DMUX CLBLM_R_X49Y182/CLBLM_IMUX34 CLBLM_R_X49Y182/CLBLM_L_C6 INT_R_X49Y181/LOGIC_OUTS23 INT_R_X49Y181/NR1BEG1 INT_R_X49Y182/IMUX34 INT_R_X49Y182/NR1END1 
pips: CLBLM_R_X49Y181/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X49Y182/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_R_X49Y181/INT_R.LOGIC_OUTS23->>NR1BEG1 INT_R_X49Y182/INT_R.NR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_39 - 
wires: CLBLM_R_X47Y191/CLBLM_EL1BEG1 CLBLM_R_X47Y191/CLBLM_NW4END2 CLBLM_R_X49Y181/CLBLM_LOGIC_OUTS6 CLBLM_R_X49Y181/CLBLM_M_CQ DSP_L_X48Y190/DSP_0_A7 DSP_L_X48Y190/DSP_EL1BEG1_1 DSP_L_X48Y190/DSP_IMUX17_1 DSP_L_X48Y190/DSP_NW4END2_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_EL1BEG1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_IMUX17 INT_INTERFACE_L_X48Y191/INT_INTERFACE_NW4END2 INT_L_X48Y187/NW6A2 INT_L_X48Y188/NW6B2 INT_L_X48Y189/NW6C2 INT_L_X48Y190/FAN_BOUNCE_S3_6 INT_L_X48Y190/NW6D2 INT_L_X48Y191/EL1END1 INT_L_X48Y191/FAN_ALT6 INT_L_X48Y191/FAN_BOUNCE6 INT_L_X48Y191/IMUX_L17 INT_L_X48Y191/NW6E2 INT_R_X47Y191/EL1BEG1 INT_R_X47Y191/NW6END2 INT_R_X49Y181/LOGIC_OUTS6 INT_R_X49Y181/NN6BEG2 INT_R_X49Y182/NN6A2 INT_R_X49Y183/NN6B2 INT_R_X49Y184/NN6C2 INT_R_X49Y185/NN6D2 INT_R_X49Y186/NN6E2 INT_R_X49Y187/NN6END2 INT_R_X49Y187/NW6BEG2 VBRK_X118Y199/VBRK_EL1BEG1 VBRK_X118Y199/VBRK_NW4END2 
pips: CLBLM_R_X49Y181/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 DSP_L_X48Y190/DSP_L.DSP_IMUX17_1->DSP_0_A7 INT_L_X48Y191/INT_L.EL1END1->>FAN_ALT6 INT_L_X48Y191/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X48Y191/INT_L.FAN_BOUNCE6->>IMUX_L17 INT_R_X47Y191/INT_R.NW6END2->>EL1BEG1 INT_R_X49Y181/INT_R.LOGIC_OUTS6->>NN6BEG2 INT_R_X49Y187/INT_R.NN6END2->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][7] - 
wires: CLBLM_R_X49Y181/CLBLM_BYP0 CLBLM_R_X49Y181/CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y181/CLBLM_L_AX CLBLM_R_X49Y181/CLBLM_M_CMUX INT_R_X49Y181/BYP0 INT_R_X49Y181/BYP_ALT0 INT_R_X49Y181/LOGIC_OUTS22 
pips: CLBLM_R_X49Y181/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y181/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X49Y181/INT_R.BYP_ALT0->>BYP0 INT_R_X49Y181/INT_R.LOGIC_OUTS22->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_4 - 
wires: CLBLM_R_X47Y192/CLBLM_ER1BEG2 CLBLM_R_X47Y192/CLBLM_WW2END1 CLBLM_R_X49Y186/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y186/CLBLM_L_AMUX DSP_L_X48Y190/DSP_1_B10 DSP_L_X48Y190/DSP_ER1BEG2_2 DSP_L_X48Y190/DSP_IMUX44_2 DSP_L_X48Y190/DSP_WW2END1_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_ER1BEG2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_IMUX44 INT_INTERFACE_L_X48Y192/INT_INTERFACE_WW2END1 INT_L_X48Y192/ER1END2 INT_L_X48Y192/IMUX_L44 INT_L_X48Y192/WW2A1 INT_R_X47Y192/ER1BEG2 INT_R_X47Y192/WW2END1 INT_R_X49Y186/LOGIC_OUTS16 INT_R_X49Y186/NN6BEG2 INT_R_X49Y187/NN6A2 INT_R_X49Y188/NN6B2 INT_R_X49Y189/NN6C2 INT_R_X49Y190/NN6D2 INT_R_X49Y191/NN6E2 INT_R_X49Y192/NN6END2 INT_R_X49Y192/WW2BEG1 VBRK_X118Y200/VBRK_ER1BEG2 VBRK_X118Y200/VBRK_WW2END1 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_L_X48Y190/DSP_L.DSP_IMUX44_2->DSP_1_B10 INT_L_X48Y192/INT_L.ER1END2->>IMUX_L44 INT_R_X47Y192/INT_R.WW2END1->>ER1BEG2 INT_R_X49Y186/INT_R.LOGIC_OUTS16->>NN6BEG2 INT_R_X49Y192/INT_R.NN6END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_40 - 
wires: CLBLM_R_X47Y185/CLBLM_NW4END1 CLBLM_R_X47Y191/CLBLM_EE2BEG1 CLBLM_R_X49Y181/CLBLM_LOGIC_OUTS5 CLBLM_R_X49Y181/CLBLM_M_BQ DSP_L_X48Y185/DSP_NW4END1_0 DSP_L_X48Y190/DSP_0_A6 DSP_L_X48Y190/DSP_EE2BEG1_1 DSP_L_X48Y190/DSP_IMUX21_1 INT_INTERFACE_L_X48Y185/INT_INTERFACE_NW4END1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_EE2BEG1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_IMUX21 INT_L_X48Y181/NW6A1 INT_L_X48Y182/NW6B1 INT_L_X48Y183/NW6C1 INT_L_X48Y184/NW6D1 INT_L_X48Y185/NW6E1 INT_L_X48Y191/EE2A1 INT_L_X48Y191/IMUX_L21 INT_L_X48Y191/WR1END2 INT_R_X47Y185/NN6BEG1 INT_R_X47Y185/NW6END1 INT_R_X47Y186/NN6A1 INT_R_X47Y187/NN6B1 INT_R_X47Y188/NN6C1 INT_R_X47Y189/NN6D1 INT_R_X47Y190/NN6E1 INT_R_X47Y191/EE2BEG1 INT_R_X47Y191/NN6END1 INT_R_X49Y181/LOGIC_OUTS5 INT_R_X49Y181/NW6BEG1 INT_R_X49Y191/EE2END1 INT_R_X49Y191/WR1BEG2 VBRK_X118Y193/VBRK_NW4END1 VBRK_X118Y199/VBRK_EE2BEG1 
pips: CLBLM_R_X49Y181/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 DSP_L_X48Y190/DSP_L.DSP_IMUX21_1->DSP_0_A6 INT_L_X48Y191/INT_L.WR1END2->>IMUX_L21 INT_R_X47Y185/INT_R.NW6END1->>NN6BEG1 INT_R_X47Y191/INT_R.NN6END1->>EE2BEG1 INT_R_X49Y181/INT_R.LOGIC_OUTS5->>NW6BEG1 INT_R_X49Y191/INT_R.EE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][6] - 
wires: CLBLM_R_X47Y181/CLBLM_WW2END3 CLBLM_R_X47Y182/CLBLM_BYP0 CLBLM_R_X47Y182/CLBLM_L_AX CLBLM_R_X49Y181/CLBLM_LOGIC_OUTS21 CLBLM_R_X49Y181/CLBLM_M_BMUX DSP_L_X48Y180/DSP_WW2END3_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_WW2END3 INT_L_X48Y181/WW2A3 INT_R_X47Y181/WW2END3 INT_R_X47Y182/BYP0 INT_R_X47Y182/BYP_ALT0 INT_R_X47Y182/WW2END_N0_3 INT_R_X49Y181/LOGIC_OUTS21 INT_R_X49Y181/WW2BEG3 VBRK_X118Y189/VBRK_WW2END3 
pips: CLBLM_R_X47Y182/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y181/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X47Y182/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y182/INT_R.WW2END_N0_3->>BYP_ALT0 INT_R_X49Y181/INT_R.LOGIC_OUTS21->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_41 - 
wires: CLBLM_R_X49Y181/CLBLM_LOGIC_OUTS4 CLBLM_R_X49Y181/CLBLM_M_AQ DSP_L_X48Y190/DSP_0_A5 DSP_L_X48Y190/DSP_IMUX19_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_IMUX19 INT_L_X48Y187/NN2BEG1 INT_L_X48Y187/WR1END1 INT_L_X48Y188/NN2A1 INT_L_X48Y189/NN2BEG1 INT_L_X48Y189/NN2END1 INT_L_X48Y190/NN2A1 INT_L_X48Y191/IMUX_L19 INT_L_X48Y191/NN2END1 INT_R_X49Y181/LOGIC_OUTS4 INT_R_X49Y181/NN6BEG0 INT_R_X49Y182/NN6A0 INT_R_X49Y183/NN6B0 INT_R_X49Y184/NN6C0 INT_R_X49Y185/NN6D0 INT_R_X49Y186/NN6E0 INT_R_X49Y186/NN6END_S1_0 INT_R_X49Y187/NN6END0 INT_R_X49Y187/WR1BEG1 
pips: CLBLM_R_X49Y181/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 DSP_L_X48Y190/DSP_L.DSP_IMUX19_1->DSP_0_A5 INT_L_X48Y187/INT_L.WR1END1->>NN2BEG1 INT_L_X48Y189/INT_L.NN2END1->>NN2BEG1 INT_L_X48Y191/INT_L.NN2END1->>IMUX_L19 INT_R_X49Y181/INT_R.LOGIC_OUTS4->>NN6BEG0 INT_R_X49Y187/INT_R.NN6END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][5] - 
wires: CLBLM_R_X49Y181/CLBLM_BYP2 CLBLM_R_X49Y181/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y181/CLBLM_L_CX CLBLM_R_X49Y181/CLBLM_M_AMUX INT_R_X49Y181/BYP2 INT_R_X49Y181/BYP_ALT2 INT_R_X49Y181/LOGIC_OUTS20 
pips: CLBLM_R_X49Y181/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X49Y181/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X49Y181/INT_R.BYP_ALT2->>BYP2 INT_R_X49Y181/INT_R.LOGIC_OUTS20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_42 - 
wires: CLBLM_R_X47Y184/CLBLM_NW4END3 CLBLM_R_X47Y191/CLBLM_NE2A3 CLBLM_R_X49Y180/CLBLM_LOGIC_OUTS7 CLBLM_R_X49Y180/CLBLM_M_DQ DSP_L_X48Y180/DSP_NW4END3_4 DSP_L_X48Y190/DSP_0_A4 DSP_L_X48Y190/DSP_IMUX23_1 DSP_L_X48Y190/DSP_NE2A3_1 INT_INTERFACE_L_X48Y184/INT_INTERFACE_NW4END3 INT_INTERFACE_L_X48Y191/INT_INTERFACE_IMUX23 INT_INTERFACE_L_X48Y191/INT_INTERFACE_NE2A3 INT_L_X48Y180/NW6A3 INT_L_X48Y181/NW6B3 INT_L_X48Y182/NW6C3 INT_L_X48Y183/NW6D3 INT_L_X48Y184/NW6E3 INT_L_X48Y191/IMUX_L23 INT_L_X48Y191/NE2END3 INT_R_X47Y184/NN6BEG3 INT_R_X47Y184/NW6END3 INT_R_X47Y185/NN6A3 INT_R_X47Y186/NN6B3 INT_R_X47Y187/NN6C3 INT_R_X47Y188/NN6D3 INT_R_X47Y189/NN6E3 INT_R_X47Y190/NE2BEG3 INT_R_X47Y190/NN6END3 INT_R_X47Y191/NE2A3 INT_R_X49Y180/LOGIC_OUTS7 INT_R_X49Y180/NW6BEG3 VBRK_X118Y192/VBRK_NW4END3 VBRK_X118Y199/VBRK_NE2A3 
pips: CLBLM_R_X49Y180/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 DSP_L_X48Y190/DSP_L.DSP_IMUX23_1->DSP_0_A4 INT_L_X48Y191/INT_L.NE2END3->>IMUX_L23 INT_R_X47Y184/INT_R.NW6END3->>NN6BEG3 INT_R_X47Y190/INT_R.NN6END3->>NE2BEG3 INT_R_X49Y180/INT_R.LOGIC_OUTS7->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][4] - 
wires: CLBLM_R_X49Y180/CLBLM_BYP5 CLBLM_R_X49Y180/CLBLM_LOGIC_OUTS23 CLBLM_R_X49Y180/CLBLM_L_BX CLBLM_R_X49Y180/CLBLM_M_DMUX INT_R_X49Y180/BYP5 INT_R_X49Y180/BYP_ALT5 INT_R_X49Y180/LOGIC_OUTS23 
pips: CLBLM_R_X49Y180/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X49Y180/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X49Y180/INT_R.BYP_ALT5->>BYP5 INT_R_X49Y180/INT_R.LOGIC_OUTS23->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_43 - 
wires: CLBLM_R_X47Y184/CLBLM_NW4END2 CLBLM_R_X47Y190/CLBLM_EL1BEG1 CLBLM_R_X49Y180/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y180/CLBLM_L_AMUX DSP_L_X48Y180/DSP_NW4END2_4 DSP_L_X48Y190/DSP_0_A3 DSP_L_X48Y190/DSP_EL1BEG1_0 DSP_L_X48Y190/DSP_IMUX17_0 INT_INTERFACE_L_X48Y184/INT_INTERFACE_NW4END2 INT_INTERFACE_L_X48Y190/INT_INTERFACE_EL1BEG1 INT_INTERFACE_L_X48Y190/INT_INTERFACE_IMUX17 INT_L_X48Y180/NW6A2 INT_L_X48Y181/NW6B2 INT_L_X48Y182/NW6C2 INT_L_X48Y183/NW6D2 INT_L_X48Y184/NW6E2 INT_L_X48Y189/FAN_BOUNCE_S3_6 INT_L_X48Y190/EL1END1 INT_L_X48Y190/FAN_ALT6 INT_L_X48Y190/FAN_BOUNCE6 INT_L_X48Y190/IMUX_L17 INT_R_X47Y184/NN6BEG2 INT_R_X47Y184/NW6END2 INT_R_X47Y185/NN6A2 INT_R_X47Y186/NN6B2 INT_R_X47Y187/NN6C2 INT_R_X47Y188/NN6D2 INT_R_X47Y189/NN6E2 INT_R_X47Y190/EL1BEG1 INT_R_X47Y190/NN6END2 INT_R_X49Y180/LOGIC_OUTS16 INT_R_X49Y180/NW6BEG2 VBRK_X118Y192/VBRK_NW4END2 VBRK_X118Y198/VBRK_EL1BEG1 
pips: CLBLM_R_X49Y180/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_L_X48Y190/DSP_L.DSP_IMUX17_0->DSP_0_A3 INT_L_X48Y190/INT_L.EL1END1->>FAN_ALT6 INT_L_X48Y190/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X48Y190/INT_L.FAN_BOUNCE6->>IMUX_L17 INT_R_X47Y184/INT_R.NW6END2->>NN6BEG2 INT_R_X47Y190/INT_R.NN6END2->>EL1BEG1 INT_R_X49Y180/INT_R.LOGIC_OUTS16->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][3] - 
wires: CLBLM_R_X49Y180/CLBLM_BYP0 CLBLM_R_X49Y180/CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y180/CLBLM_L_AX CLBLM_R_X49Y180/CLBLM_M_CMUX INT_R_X49Y180/BYP0 INT_R_X49Y180/BYP_ALT0 INT_R_X49Y180/LOGIC_OUTS22 
pips: CLBLM_R_X49Y180/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y180/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X49Y180/INT_R.BYP_ALT0->>BYP0 INT_R_X49Y180/INT_R.LOGIC_OUTS22->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_44 - 
wires: CLBLM_R_X49Y180/CLBLM_LOGIC_OUTS5 CLBLM_R_X49Y180/CLBLM_M_BQ DSP_L_X48Y190/DSP_0_A2 DSP_L_X48Y190/DSP_IMUX21_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_IMUX21 INT_L_X48Y188/NN2BEG2 INT_L_X48Y188/WR1END2 INT_L_X48Y189/NN2A2 INT_L_X48Y190/IMUX_L21 INT_L_X48Y190/NN2END2 INT_R_X49Y180/LOGIC_OUTS5 INT_R_X49Y180/NN6BEG1 INT_R_X49Y181/NN6A1 INT_R_X49Y182/NN6B1 INT_R_X49Y183/NN6C1 INT_R_X49Y184/NN6D1 INT_R_X49Y185/NN6E1 INT_R_X49Y186/NN2BEG1 INT_R_X49Y186/NN6END1 INT_R_X49Y187/NN2A1 INT_R_X49Y188/NN2END1 INT_R_X49Y188/WR1BEG2 
pips: CLBLM_R_X49Y180/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 DSP_L_X48Y190/DSP_L.DSP_IMUX21_0->DSP_0_A2 INT_L_X48Y188/INT_L.WR1END2->>NN2BEG2 INT_L_X48Y190/INT_L.NN2END2->>IMUX_L21 INT_R_X49Y180/INT_R.LOGIC_OUTS5->>NN6BEG1 INT_R_X49Y186/INT_R.NN6END1->>NN2BEG1 INT_R_X49Y188/INT_R.NN2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][2] - 
wires: CLBLM_R_X49Y180/CLBLM_LOGIC_OUTS21 CLBLM_R_X49Y180/CLBLM_M_BMUX CLBLM_R_X49Y181/CLBLM_BYP7 CLBLM_R_X49Y181/CLBLM_L_DX INT_R_X49Y180/LOGIC_OUTS21 INT_R_X49Y180/NR1BEG3 INT_R_X49Y181/BYP7 INT_R_X49Y181/BYP_ALT7 INT_R_X49Y181/NR1END3 
pips: CLBLM_R_X49Y180/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X49Y181/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX INT_R_X49Y180/INT_R.LOGIC_OUTS21->>NR1BEG3 INT_R_X49Y181/INT_R.BYP_ALT7->>BYP7 INT_R_X49Y181/INT_R.NR1END3->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_45 - 
wires: CLBLM_R_X49Y180/CLBLM_LOGIC_OUTS4 CLBLM_R_X49Y180/CLBLM_M_AQ DSP_L_X48Y190/DSP_0_A1 DSP_L_X48Y190/DSP_IMUX19_0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_IMUX19 INT_L_X48Y186/NN2BEG1 INT_L_X48Y186/WR1END1 INT_L_X48Y187/NN2A1 INT_L_X48Y188/NN2BEG1 INT_L_X48Y188/NN2END1 INT_L_X48Y189/NN2A1 INT_L_X48Y190/IMUX_L19 INT_L_X48Y190/NN2END1 INT_R_X49Y180/LOGIC_OUTS4 INT_R_X49Y180/NN6BEG0 INT_R_X49Y181/NN6A0 INT_R_X49Y182/NN6B0 INT_R_X49Y183/NN6C0 INT_R_X49Y184/NN6D0 INT_R_X49Y185/NN6E0 INT_R_X49Y185/NN6END_S1_0 INT_R_X49Y186/NN6END0 INT_R_X49Y186/WR1BEG1 
pips: CLBLM_R_X49Y180/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 DSP_L_X48Y190/DSP_L.DSP_IMUX19_0->DSP_0_A1 INT_L_X48Y186/INT_L.WR1END1->>NN2BEG1 INT_L_X48Y188/INT_L.NN2END1->>NN2BEG1 INT_L_X48Y190/INT_L.NN2END1->>IMUX_L19 INT_R_X49Y180/INT_R.LOGIC_OUTS4->>NN6BEG0 INT_R_X49Y186/INT_R.NN6END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][1] - 
wires: CLBLM_R_X49Y180/CLBLM_BYP2 CLBLM_R_X49Y180/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y180/CLBLM_L_CX CLBLM_R_X49Y180/CLBLM_M_AMUX INT_R_X49Y180/BYP2 INT_R_X49Y180/BYP_ALT2 INT_R_X49Y180/LOGIC_OUTS20 
pips: CLBLM_R_X49Y180/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X49Y180/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X49Y180/INT_R.BYP_ALT2->>BYP2 INT_R_X49Y180/INT_R.LOGIC_OUTS20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_46 - 
wires: CLBLM_R_X47Y189/CLBLM_NW4END3 CLBLM_R_X47Y190/CLBLM_NE2A3 CLBLM_R_X49Y179/CLBLM_LOGIC_OUTS7 CLBLM_R_X49Y179/CLBLM_M_DQ DSP_L_X48Y185/DSP_NW4END3_4 DSP_L_X48Y190/DSP_0_A0 DSP_L_X48Y190/DSP_IMUX23_0 DSP_L_X48Y190/DSP_NE2A3_0 INT_INTERFACE_L_X48Y189/INT_INTERFACE_NW4END3 INT_INTERFACE_L_X48Y190/INT_INTERFACE_IMUX23 INT_INTERFACE_L_X48Y190/INT_INTERFACE_NE2A3 INT_L_X48Y185/NW6A3 INT_L_X48Y186/NW6B3 INT_L_X48Y187/NW6C3 INT_L_X48Y188/NW6D3 INT_L_X48Y189/NW6E3 INT_L_X48Y190/IMUX_L23 INT_L_X48Y190/NE2END3 INT_R_X47Y189/NE2BEG3 INT_R_X47Y189/NW6END3 INT_R_X47Y190/NE2A3 INT_R_X49Y179/LOGIC_OUTS7 INT_R_X49Y179/NN6BEG3 INT_R_X49Y180/NN6A3 INT_R_X49Y181/NN6B3 INT_R_X49Y182/NN6C3 INT_R_X49Y183/NN6D3 INT_R_X49Y184/NN6E3 INT_R_X49Y185/NN6END3 INT_R_X49Y185/NW6BEG3 VBRK_X118Y197/VBRK_NW4END3 VBRK_X118Y198/VBRK_NE2A3 
pips: CLBLM_R_X49Y179/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 DSP_L_X48Y190/DSP_L.DSP_IMUX23_0->DSP_0_A0 INT_L_X48Y190/INT_L.NE2END3->>IMUX_L23 INT_R_X47Y189/INT_R.NW6END3->>NE2BEG3 INT_R_X49Y179/INT_R.LOGIC_OUTS7->>NN6BEG3 INT_R_X49Y185/INT_R.NN6END3->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_next[1][0] - 
wires: CLBLM_R_X49Y179/CLBLM_BYP1 CLBLM_R_X49Y179/CLBLM_LOGIC_OUTS23 CLBLM_R_X49Y179/CLBLM_M_AX CLBLM_R_X49Y179/CLBLM_M_DMUX INT_R_X49Y178/FAN_BOUNCE_S3_6 INT_R_X49Y179/BYP1 INT_R_X49Y179/BYP_ALT1 INT_R_X49Y179/FAN_ALT6 INT_R_X49Y179/FAN_BOUNCE6 INT_R_X49Y179/LOGIC_OUTS23 
pips: CLBLM_R_X49Y179/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X49Y179/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X49Y179/INT_R.BYP_ALT1->>BYP1 INT_R_X49Y179/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X49Y179/INT_R.FAN_BOUNCE6->>BYP_ALT1 INT_R_X49Y179/INT_R.LOGIC_OUTS23->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

psdsp_n_47 - 
wires: CLBLM_R_X47Y187/CLBLM_NW4END3 CLBLM_R_X47Y189/CLBLM_NE2A2 CLBLM_R_X49Y183/CLBLM_LOGIC_OUTS17 CLBLM_R_X49Y183/CLBLM_L_BMUX DSP_L_X48Y185/DSP_0_B16 DSP_L_X48Y185/DSP_IMUX43_4 DSP_L_X48Y185/DSP_NE2A2_4 DSP_L_X48Y185/DSP_NW4END3_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_NW4END3 INT_INTERFACE_L_X48Y189/INT_INTERFACE_IMUX43 INT_INTERFACE_L_X48Y189/INT_INTERFACE_NE2A2 INT_L_X48Y183/NW6A3 INT_L_X48Y184/NW6B3 INT_L_X48Y185/NW6C3 INT_L_X48Y186/NW6D3 INT_L_X48Y187/NW6E3 INT_L_X48Y189/IMUX_L43 INT_L_X48Y189/NE2END2 INT_R_X47Y187/NL1BEG2 INT_R_X47Y187/NW6END3 INT_R_X47Y188/NE2BEG2 INT_R_X47Y188/NL1END2 INT_R_X47Y189/NE2A2 INT_R_X49Y183/LOGIC_OUTS17 INT_R_X49Y183/NW6BEG3 VBRK_X118Y195/VBRK_NW4END3 VBRK_X118Y197/VBRK_NE2A2 
pips: CLBLM_R_X49Y183/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 DSP_L_X48Y185/DSP_L.DSP_IMUX43_4->DSP_0_B16 INT_L_X48Y189/INT_L.NE2END2->>IMUX_L43 INT_R_X47Y187/INT_R.NW6END3->>NL1BEG2 INT_R_X47Y188/INT_R.NL1END2->>NE2BEG2 INT_R_X49Y183/INT_R.LOGIC_OUTS17->>NW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_48 - 
wires: CLBLM_R_X49Y183/CLBLM_LOGIC_OUTS6 CLBLM_R_X49Y183/CLBLM_M_CQ DSP_L_X48Y185/DSP_0_B15 DSP_L_X48Y185/DSP_IMUX2_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_IMUX2 INT_L_X48Y188/IMUX_L2 INT_L_X48Y188/SR1BEG_S0 INT_L_X48Y188/SR1END3 INT_L_X48Y189/SR1BEG3 INT_L_X48Y189/SR1END_N3_3 INT_L_X48Y189/WR1END3 INT_R_X49Y183/LOGIC_OUTS6 INT_R_X49Y183/NN6BEG2 INT_R_X49Y184/NN6A2 INT_R_X49Y185/NN6B2 INT_R_X49Y186/NN6C2 INT_R_X49Y187/NN6D2 INT_R_X49Y188/NN6E2 INT_R_X49Y189/NN6END2 INT_R_X49Y189/WR1BEG3 
pips: CLBLM_R_X49Y183/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 DSP_L_X48Y185/DSP_L.DSP_IMUX2_3->DSP_0_B15 INT_L_X48Y188/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X48Y188/INT_L.SR1END3->>SR1BEG_S0 INT_L_X48Y189/INT_L.WR1END3->>SR1BEG3 INT_R_X49Y183/INT_R.LOGIC_OUTS6->>NN6BEG2 INT_R_X49Y189/INT_R.NN6END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_49 - 
wires: CLBLM_R_X47Y188/CLBLM_NW4END1 CLBLM_R_X47Y189/CLBLM_NE2A1 CLBLM_R_X49Y184/CLBLM_LOGIC_OUTS19 CLBLM_R_X49Y184/CLBLM_L_DMUX DSP_L_X48Y185/DSP_0_B14 DSP_L_X48Y185/DSP_IMUX42_3 DSP_L_X48Y185/DSP_NE2A1_4 DSP_L_X48Y185/DSP_NW4END1_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_IMUX42 INT_INTERFACE_L_X48Y188/INT_INTERFACE_NW4END1 INT_INTERFACE_L_X48Y189/INT_INTERFACE_NE2A1 INT_L_X48Y184/NW6A1 INT_L_X48Y185/NW6B1 INT_L_X48Y186/NW6C1 INT_L_X48Y187/NW6D1 INT_L_X48Y188/IMUX_L42 INT_L_X48Y188/NW6E1 INT_L_X48Y188/SL1END1 INT_L_X48Y189/NE2END1 INT_L_X48Y189/SL1BEG1 INT_R_X47Y188/NE2BEG1 INT_R_X47Y188/NW6END1 INT_R_X47Y189/NE2A1 INT_R_X49Y184/LOGIC_OUTS19 INT_R_X49Y184/NW6BEG1 VBRK_X118Y196/VBRK_NW4END1 VBRK_X118Y197/VBRK_NE2A1 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 DSP_L_X48Y185/DSP_L.DSP_IMUX42_3->DSP_0_B14 INT_L_X48Y188/INT_L.SL1END1->>IMUX_L42 INT_L_X48Y189/INT_L.NE2END1->>SL1BEG1 INT_R_X47Y188/INT_R.NW6END1->>NE2BEG1 INT_R_X49Y184/INT_R.LOGIC_OUTS19->>NW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_5 - 
wires: CLBLM_R_X47Y192/CLBLM_ER1BEG1 CLBLM_R_X47Y192/CLBLM_WW2END0 CLBLM_R_X49Y186/CLBLM_LOGIC_OUTS5 CLBLM_R_X49Y186/CLBLM_M_BQ DSP_L_X48Y190/DSP_1_B9 DSP_L_X48Y190/DSP_ER1BEG1_2 DSP_L_X48Y190/DSP_IMUX42_2 DSP_L_X48Y190/DSP_WW2END0_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_ER1BEG1 INT_INTERFACE_L_X48Y192/INT_INTERFACE_IMUX42 INT_INTERFACE_L_X48Y192/INT_INTERFACE_WW2END0 INT_L_X48Y192/ER1END1 INT_L_X48Y192/IMUX_L42 INT_L_X48Y192/WW2A0 INT_R_X47Y192/ER1BEG1 INT_R_X47Y192/WW2END0 INT_R_X49Y186/LOGIC_OUTS5 INT_R_X49Y186/NN6BEG1 INT_R_X49Y187/NN6A1 INT_R_X49Y188/NN6B1 INT_R_X49Y189/NN6C1 INT_R_X49Y190/NN6D1 INT_R_X49Y191/NN6E1 INT_R_X49Y192/NN6END1 INT_R_X49Y192/WW2BEG0 VBRK_X118Y200/VBRK_ER1BEG1 VBRK_X118Y200/VBRK_WW2END0 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 DSP_L_X48Y190/DSP_L.DSP_IMUX42_2->DSP_1_B9 INT_L_X48Y192/INT_L.ER1END1->>IMUX_L42 INT_R_X47Y192/INT_R.WW2END0->>ER1BEG1 INT_R_X49Y186/INT_R.LOGIC_OUTS5->>NN6BEG1 INT_R_X49Y192/INT_R.NN6END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_50 - 
wires: CLBLM_R_X49Y183/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y183/CLBLM_L_CMUX DSP_L_X48Y185/DSP_0_B13 DSP_L_X48Y185/DSP_IMUX3_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_IMUX3 INT_L_X48Y188/IMUX_L3 INT_L_X48Y188/SR1END1 INT_L_X48Y189/SR1BEG1 INT_L_X48Y189/WR1END1 INT_R_X49Y183/LOGIC_OUTS18 INT_R_X49Y183/NN6BEG0 INT_R_X49Y184/NN6A0 INT_R_X49Y185/NN6B0 INT_R_X49Y186/NN6C0 INT_R_X49Y187/NN6D0 INT_R_X49Y188/NN6E0 INT_R_X49Y188/NN6END_S1_0 INT_R_X49Y189/NN6END0 INT_R_X49Y189/WR1BEG1 
pips: CLBLM_R_X49Y183/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_L_X48Y185/DSP_L.DSP_IMUX3_3->DSP_0_B13 INT_L_X48Y188/INT_L.SR1END1->>IMUX_L3 INT_L_X48Y189/INT_L.WR1END1->>SR1BEG1 INT_R_X49Y183/INT_R.LOGIC_OUTS18->>NN6BEG0 INT_R_X49Y189/INT_R.NN6END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_51 - 
wires: CLBLM_R_X49Y182/CLBLM_LOGIC_OUTS17 CLBLM_R_X49Y182/CLBLM_L_BMUX DSP_L_X48Y185/DSP_0_B12 DSP_L_X48Y185/DSP_IMUX43_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_IMUX43 INT_L_X48Y187/NL1BEG2 INT_L_X48Y187/WL1END2 INT_L_X48Y188/IMUX_L43 INT_L_X48Y188/NL1END2 INT_R_X49Y182/LOGIC_OUTS17 INT_R_X49Y182/NN6BEG3 INT_R_X49Y183/NN6A3 INT_R_X49Y184/NN6B3 INT_R_X49Y185/NN6C3 INT_R_X49Y186/NN6D3 INT_R_X49Y187/NN6E3 INT_R_X49Y187/SR1END3 INT_R_X49Y187/WL1BEG2 INT_R_X49Y188/NN6END3 INT_R_X49Y188/SR1BEG3 INT_R_X49Y188/SR1END_N3_3 
pips: CLBLM_R_X49Y182/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 DSP_L_X48Y185/DSP_L.DSP_IMUX43_3->DSP_0_B12 INT_L_X48Y187/INT_L.WL1END2->>NL1BEG2 INT_L_X48Y188/INT_L.NL1END2->>IMUX_L43 INT_R_X49Y182/INT_R.LOGIC_OUTS17->>NN6BEG3 INT_R_X49Y187/INT_R.SR1END3->>WL1BEG2 INT_R_X49Y188/INT_R.NN6END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_52 - 
wires: CLBLM_R_X47Y186/CLBLM_NW4END2 CLBLM_R_X47Y187/CLBLM_EL1BEG0 CLBLM_R_X49Y182/CLBLM_LOGIC_OUTS6 CLBLM_R_X49Y182/CLBLM_M_CQ DSP_L_X48Y185/DSP_0_B11 DSP_L_X48Y185/DSP_EL1BEG0_2 DSP_L_X48Y185/DSP_IMUX16_2 DSP_L_X48Y185/DSP_NW4END2_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_NW4END2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_EL1BEG0 INT_INTERFACE_L_X48Y187/INT_INTERFACE_IMUX16 INT_L_X48Y182/NW6A2 INT_L_X48Y183/NW6B2 INT_L_X48Y184/NW6C2 INT_L_X48Y185/NW6D2 INT_L_X48Y186/EL1END_S3_0 INT_L_X48Y186/NW6E2 INT_L_X48Y187/EL1END0 INT_L_X48Y187/IMUX_L16 INT_R_X47Y186/NL1BEG1 INT_R_X47Y186/NW6END2 INT_R_X47Y187/EL1BEG0 INT_R_X47Y187/NL1END1 INT_R_X49Y182/LOGIC_OUTS6 INT_R_X49Y182/NW6BEG2 VBRK_X118Y194/VBRK_NW4END2 VBRK_X118Y195/VBRK_EL1BEG0 
pips: CLBLM_R_X49Y182/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 DSP_L_X48Y185/DSP_L.DSP_IMUX16_2->DSP_0_B11 INT_L_X48Y187/INT_L.EL1END0->>IMUX_L16 INT_R_X47Y186/INT_R.NW6END2->>NL1BEG1 INT_R_X47Y187/INT_R.NL1END1->>EL1BEG0 INT_R_X49Y182/INT_R.LOGIC_OUTS6->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_53 - 
wires: CLBLM_R_X49Y182/CLBLM_LOGIC_OUTS19 CLBLM_R_X49Y182/CLBLM_L_DMUX DSP_L_X48Y185/DSP_0_B10 DSP_L_X48Y185/DSP_IMUX36_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_IMUX36 INT_L_X48Y184/NN2BEG2 INT_L_X48Y184/WR1END2 INT_L_X48Y185/NN2A2 INT_L_X48Y186/NN2END2 INT_L_X48Y186/NR1BEG2 INT_L_X48Y187/IMUX_L36 INT_L_X48Y187/NR1END2 INT_R_X49Y182/LOGIC_OUTS19 INT_R_X49Y182/NN2BEG1 INT_R_X49Y183/NN2A1 INT_R_X49Y184/NN2END1 INT_R_X49Y184/WR1BEG2 
pips: CLBLM_R_X49Y182/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 DSP_L_X48Y185/DSP_L.DSP_IMUX36_2->DSP_0_B10 INT_L_X48Y184/INT_L.WR1END2->>NN2BEG2 INT_L_X48Y186/INT_L.NN2END2->>NR1BEG2 INT_L_X48Y187/INT_L.NR1END2->>IMUX_L36 INT_R_X49Y182/INT_R.LOGIC_OUTS19->>NN2BEG1 INT_R_X49Y184/INT_R.NN2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_54 - 
wires: CLBLM_R_X47Y182/CLBLM_NE4BEG1 CLBLM_R_X47Y182/CLBLM_WW2END0 CLBLM_R_X49Y182/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y182/CLBLM_L_CMUX DSP_L_X48Y180/DSP_NE4BEG1_2 DSP_L_X48Y180/DSP_WW2END0_2 DSP_L_X48Y185/DSP_0_B9 DSP_L_X48Y185/DSP_IMUX18_2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_NE4BEG1 INT_INTERFACE_L_X48Y182/INT_INTERFACE_WW2END0 INT_INTERFACE_L_X48Y187/INT_INTERFACE_IMUX18 INT_L_X48Y182/NE6A1 INT_L_X48Y182/WW2A0 INT_L_X48Y183/NE6B1 INT_L_X48Y184/NE6C1 INT_L_X48Y185/NE6D1 INT_L_X48Y186/NE6E1 INT_L_X48Y187/IMUX_L18 INT_L_X48Y187/NW2END1 INT_R_X47Y182/NE6BEG1 INT_R_X47Y182/WW2END0 INT_R_X49Y182/LOGIC_OUTS18 INT_R_X49Y182/WW2BEG0 INT_R_X49Y186/NE6END1 INT_R_X49Y186/NW2BEG1 INT_R_X49Y187/NW2A1 VBRK_X118Y190/VBRK_NE4BEG1 VBRK_X118Y190/VBRK_WW2END0 
pips: CLBLM_R_X49Y182/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_L_X48Y185/DSP_L.DSP_IMUX18_2->DSP_0_B9 INT_L_X48Y187/INT_L.NW2END1->>IMUX_L18 INT_R_X47Y182/INT_R.WW2END0->>NE6BEG1 INT_R_X49Y182/INT_R.LOGIC_OUTS18->>WW2BEG0 INT_R_X49Y186/INT_R.NE6END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_55 - 
wires: CLBLM_R_X47Y182/CLBLM_NE4BEG3 CLBLM_R_X47Y182/CLBLM_WW2END2 CLBLM_R_X49Y182/CLBLM_LOGIC_OUTS2 CLBLM_R_X49Y182/CLBLM_L_CQ DSP_L_X48Y180/DSP_NE4BEG3_2 DSP_L_X48Y180/DSP_WW2END2_2 DSP_L_X48Y185/DSP_0_B8 DSP_L_X48Y185/DSP_IMUX22_2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_NE4BEG3 INT_INTERFACE_L_X48Y182/INT_INTERFACE_WW2END2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_IMUX22 INT_L_X48Y182/NE6A3 INT_L_X48Y182/WW2A2 INT_L_X48Y183/NE6B3 INT_L_X48Y184/NE6C3 INT_L_X48Y185/NE6D3 INT_L_X48Y186/NE6E3 INT_L_X48Y187/IMUX_L22 INT_L_X48Y187/NW2END3 INT_R_X47Y182/NE6BEG3 INT_R_X47Y182/WW2END2 INT_R_X49Y182/LOGIC_OUTS2 INT_R_X49Y182/WW2BEG2 INT_R_X49Y186/NE6END3 INT_R_X49Y186/NW2BEG3 INT_R_X49Y187/NW2A3 VBRK_X118Y190/VBRK_NE4BEG3 VBRK_X118Y190/VBRK_WW2END2 
pips: CLBLM_R_X49Y182/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 DSP_L_X48Y185/DSP_L.DSP_IMUX22_2->DSP_0_B8 INT_L_X48Y187/INT_L.NW2END3->>IMUX_L22 INT_R_X47Y182/INT_R.WW2END2->>NE6BEG3 INT_R_X49Y182/INT_R.LOGIC_OUTS2->>WW2BEG2 INT_R_X49Y186/INT_R.NE6END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_56 - 
wires: CLBLM_R_X49Y181/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y181/CLBLM_L_AMUX DSP_L_X48Y185/DSP_0_B7 DSP_L_X48Y185/DSP_IMUX16_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_IMUX16 INT_L_X48Y182/NN2BEG2 INT_L_X48Y182/NW2END2 INT_L_X48Y183/NN2A2 INT_L_X48Y184/NL1BEG1 INT_L_X48Y184/NN2END2 INT_L_X48Y185/NL1BEG0 INT_L_X48Y185/NL1END1 INT_L_X48Y185/NL1END_S3_0 INT_L_X48Y186/IMUX_L16 INT_L_X48Y186/NL1END0 INT_R_X49Y181/LOGIC_OUTS16 INT_R_X49Y181/NW2BEG2 INT_R_X49Y182/NW2A2 
pips: CLBLM_R_X49Y181/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_L_X48Y185/DSP_L.DSP_IMUX16_1->DSP_0_B7 INT_L_X48Y182/INT_L.NW2END2->>NN2BEG2 INT_L_X48Y184/INT_L.NN2END2->>NL1BEG1 INT_L_X48Y185/INT_L.NL1END1->>NL1BEG0 INT_L_X48Y186/INT_L.NL1END0->>IMUX_L16 INT_R_X49Y181/INT_R.LOGIC_OUTS16->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_57 - 
wires: CLBLM_R_X47Y182/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y182/CLBLM_L_AMUX CLBLM_R_X47Y183/CLBLM_NE2A2 DSP_L_X48Y180/DSP_NE2A2_3 DSP_L_X48Y185/DSP_0_B6 DSP_L_X48Y185/DSP_IMUX36_1 INT_INTERFACE_L_X48Y183/INT_INTERFACE_NE2A2 INT_INTERFACE_L_X48Y186/INT_INTERFACE_IMUX36 INT_L_X48Y183/NE2END2 INT_L_X48Y183/NN2BEG2 INT_L_X48Y184/NN2A2 INT_L_X48Y185/NN2END2 INT_L_X48Y185/NR1BEG2 INT_L_X48Y186/IMUX_L36 INT_L_X48Y186/NR1END2 INT_R_X47Y182/LOGIC_OUTS16 INT_R_X47Y182/NE2BEG2 INT_R_X47Y183/NE2A2 VBRK_X118Y191/VBRK_NE2A2 
pips: CLBLM_R_X47Y182/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_L_X48Y185/DSP_L.DSP_IMUX36_1->DSP_0_B6 INT_L_X48Y183/INT_L.NE2END2->>NN2BEG2 INT_L_X48Y185/INT_L.NN2END2->>NR1BEG2 INT_L_X48Y186/INT_L.NR1END2->>IMUX_L36 INT_R_X47Y182/INT_R.LOGIC_OUTS16->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_58 - 
wires: CLBLM_R_X47Y185/CLBLM_NW4END0 CLBLM_R_X47Y186/CLBLM_NE2A0 CLBLM_R_X49Y181/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y181/CLBLM_L_CMUX DSP_L_X48Y185/DSP_0_B5 DSP_L_X48Y185/DSP_IMUX18_1 DSP_L_X48Y185/DSP_NE2A0_1 DSP_L_X48Y185/DSP_NW4END0_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_NW4END0 INT_INTERFACE_L_X48Y186/INT_INTERFACE_IMUX18 INT_INTERFACE_L_X48Y186/INT_INTERFACE_NE2A0 INT_L_X48Y181/NW6A0 INT_L_X48Y182/NW6B0 INT_L_X48Y183/NW6C0 INT_L_X48Y184/NW6D0 INT_L_X48Y185/NE2END_S3_0 INT_L_X48Y185/NW6E0 INT_L_X48Y186/BYP_ALT0 INT_L_X48Y186/BYP_BOUNCE0 INT_L_X48Y186/IMUX_L18 INT_L_X48Y186/NE2END0 INT_R_X47Y184/NW6END_S0_0 INT_R_X47Y185/NE2BEG0 INT_R_X47Y185/NW6END0 INT_R_X47Y186/NE2A0 INT_R_X49Y181/LOGIC_OUTS18 INT_R_X49Y181/NW6BEG0 VBRK_X118Y193/VBRK_NW4END0 VBRK_X118Y194/VBRK_NE2A0 
pips: CLBLM_R_X49Y181/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_L_X48Y185/DSP_L.DSP_IMUX18_1->DSP_0_B5 INT_L_X48Y186/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X48Y186/INT_L.BYP_BOUNCE0->>IMUX_L18 INT_L_X48Y186/INT_L.NE2END0->>BYP_ALT0 INT_R_X47Y185/INT_R.NW6END0->>NE2BEG0 INT_R_X49Y181/INT_R.LOGIC_OUTS18->>NW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_59 - 
wires: CLBLM_R_X49Y180/CLBLM_LOGIC_OUTS17 CLBLM_R_X49Y180/CLBLM_L_BMUX DSP_L_X48Y185/DSP_0_B4 DSP_L_X48Y185/DSP_IMUX38_1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_IMUX38 INT_L_X48Y181/NN2BEG3 INT_L_X48Y181/NW2END3 INT_L_X48Y182/NN2A3 INT_L_X48Y183/NN2END3 INT_L_X48Y183/NR1BEG3 INT_L_X48Y184/NN2BEG3 INT_L_X48Y184/NR1END3 INT_L_X48Y185/NN2A3 INT_L_X48Y186/IMUX_L38 INT_L_X48Y186/NN2END3 INT_R_X49Y180/LOGIC_OUTS17 INT_R_X49Y180/NW2BEG3 INT_R_X49Y181/NW2A3 
pips: CLBLM_R_X49Y180/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 DSP_L_X48Y185/DSP_L.DSP_IMUX38_1->DSP_0_B4 INT_L_X48Y181/INT_L.NW2END3->>NN2BEG3 INT_L_X48Y183/INT_L.NN2END3->>NR1BEG3 INT_L_X48Y184/INT_L.NR1END3->>NN2BEG3 INT_L_X48Y186/INT_L.NN2END3->>IMUX_L38 INT_R_X49Y180/INT_R.LOGIC_OUTS17->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_6 - 
wires: CLBLM_R_X49Y186/CLBLM_LOGIC_OUTS4 CLBLM_R_X49Y186/CLBLM_M_AQ DSP_L_X48Y190/DSP_1_B8 DSP_L_X48Y190/DSP_IMUX14_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_IMUX14 INT_L_X48Y192/BYP_ALT4 INT_L_X48Y192/BYP_BOUNCE4 INT_L_X48Y192/IMUX_L14 INT_L_X48Y192/WR1END1 INT_R_X49Y186/LOGIC_OUTS4 INT_R_X49Y186/NN6BEG0 INT_R_X49Y187/NN6A0 INT_R_X49Y188/NN6B0 INT_R_X49Y189/NN6C0 INT_R_X49Y190/NN6D0 INT_R_X49Y191/NN6E0 INT_R_X49Y191/NN6END_S1_0 INT_R_X49Y192/NN6END0 INT_R_X49Y192/WR1BEG1 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 DSP_L_X48Y190/DSP_L.DSP_IMUX14_2->DSP_1_B8 INT_L_X48Y192/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X48Y192/INT_L.BYP_BOUNCE4->>IMUX_L14 INT_L_X48Y192/INT_L.WR1END1->>BYP_ALT4 INT_R_X49Y186/INT_R.LOGIC_OUTS4->>NN6BEG0 INT_R_X49Y192/INT_R.NN6END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_60 - 
wires: CLBLM_R_X49Y180/CLBLM_LOGIC_OUTS6 CLBLM_R_X49Y180/CLBLM_M_CQ DSP_L_X48Y185/DSP_0_B3 DSP_L_X48Y185/DSP_IMUX40_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_IMUX40 INT_L_X48Y182/NW2END_S0_0 INT_L_X48Y183/NN2BEG0 INT_L_X48Y183/NW2END0 INT_L_X48Y184/NN2A0 INT_L_X48Y184/NN2END_S2_0 INT_L_X48Y185/IMUX_L40 INT_L_X48Y185/NN2END0 INT_R_X49Y180/LOGIC_OUTS6 INT_R_X49Y180/NL1BEG1 INT_R_X49Y181/NL1BEG0 INT_R_X49Y181/NL1END1 INT_R_X49Y181/NL1END_S3_0 INT_R_X49Y182/NL1END0 INT_R_X49Y182/NW2BEG0 INT_R_X49Y183/NW2A0 
pips: CLBLM_R_X49Y180/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 DSP_L_X48Y185/DSP_L.DSP_IMUX40_0->DSP_0_B3 INT_L_X48Y183/INT_L.NW2END0->>NN2BEG0 INT_L_X48Y185/INT_L.NN2END0->>IMUX_L40 INT_R_X49Y180/INT_R.LOGIC_OUTS6->>NL1BEG1 INT_R_X49Y181/INT_R.NL1END1->>NL1BEG0 INT_R_X49Y182/INT_R.NL1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_61 - 
wires: CLBLM_R_X49Y181/CLBLM_LOGIC_OUTS19 CLBLM_R_X49Y181/CLBLM_L_DMUX DSP_L_X48Y185/DSP_0_B2 DSP_L_X48Y185/DSP_IMUX36_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_IMUX36 INT_L_X48Y185/IMUX_L36 INT_L_X48Y185/WR1END2 INT_R_X49Y181/LOGIC_OUTS19 INT_R_X49Y181/NN2BEG1 INT_R_X49Y182/NN2A1 INT_R_X49Y183/NN2BEG1 INT_R_X49Y183/NN2END1 INT_R_X49Y184/NN2A1 INT_R_X49Y185/NN2END1 INT_R_X49Y185/WR1BEG2 
pips: CLBLM_R_X49Y181/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 DSP_L_X48Y185/DSP_L.DSP_IMUX36_0->DSP_0_B2 INT_L_X48Y185/INT_L.WR1END2->>IMUX_L36 INT_R_X49Y181/INT_R.LOGIC_OUTS19->>NN2BEG1 INT_R_X49Y183/INT_R.NN2END1->>NN2BEG1 INT_R_X49Y185/INT_R.NN2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_62 - 
wires: CLBLM_R_X47Y180/CLBLM_NE4BEG1 CLBLM_R_X47Y180/CLBLM_WW2END0 CLBLM_R_X49Y180/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y180/CLBLM_L_CMUX DSP_L_X48Y180/DSP_NE4BEG1_0 DSP_L_X48Y180/DSP_WW2END0_0 DSP_L_X48Y185/DSP_0_B1 DSP_L_X48Y185/DSP_IMUX34_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_NE4BEG1 INT_INTERFACE_L_X48Y180/INT_INTERFACE_WW2END0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_IMUX34 INT_L_X48Y180/NE6A1 INT_L_X48Y180/WW2A0 INT_L_X48Y181/NE6B1 INT_L_X48Y182/NE6C1 INT_L_X48Y183/NE6D1 INT_L_X48Y184/NE6E1 INT_L_X48Y185/IMUX_L34 INT_L_X48Y185/NW2END1 INT_R_X47Y180/NE6BEG1 INT_R_X47Y180/WW2END0 INT_R_X49Y180/LOGIC_OUTS18 INT_R_X49Y180/WW2BEG0 INT_R_X49Y184/NE6END1 INT_R_X49Y184/NW2BEG1 INT_R_X49Y185/NW2A1 VBRK_X118Y188/VBRK_NE4BEG1 VBRK_X118Y188/VBRK_WW2END0 
pips: CLBLM_R_X49Y180/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 DSP_L_X48Y185/DSP_L.DSP_IMUX34_0->DSP_0_B1 INT_L_X48Y185/INT_L.NW2END1->>IMUX_L34 INT_R_X47Y180/INT_R.WW2END0->>NE6BEG1 INT_R_X49Y180/INT_R.LOGIC_OUTS18->>WW2BEG0 INT_R_X49Y184/INT_R.NE6END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_63 - 
wires: CLBLM_R_X49Y179/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y179/CLBLM_M_AMUX DSP_L_X48Y185/DSP_0_B0 DSP_L_X48Y185/DSP_IMUX22_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_IMUX22 INT_L_X48Y185/IMUX_L22 INT_L_X48Y185/WR1END3 INT_R_X49Y179/LOGIC_OUTS20 INT_R_X49Y179/NN6BEG2 INT_R_X49Y180/NN6A2 INT_R_X49Y181/NN6B2 INT_R_X49Y182/NN6C2 INT_R_X49Y183/NN6D2 INT_R_X49Y184/NN6E2 INT_R_X49Y185/NN6END2 INT_R_X49Y185/WR1BEG3 
pips: CLBLM_R_X49Y179/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 DSP_L_X48Y185/DSP_L.DSP_IMUX22_0->DSP_0_B0 INT_L_X48Y185/INT_L.WR1END3->>IMUX_L22 INT_R_X49Y179/INT_R.LOGIC_OUTS20->>NN6BEG2 INT_R_X49Y185/INT_R.NN6END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_7 - 
wires: CLBLM_R_X49Y185/CLBLM_LOGIC_OUTS7 CLBLM_R_X49Y185/CLBLM_M_DQ DSP_L_X48Y190/DSP_1_B7 DSP_L_X48Y190/DSP_IMUX8_1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_IMUX8 INT_L_X48Y187/WR1END_S1_0 INT_L_X48Y188/NN2BEG0 INT_L_X48Y188/WR1END0 INT_L_X48Y189/NN2A0 INT_L_X48Y189/NN2END_S2_0 INT_L_X48Y190/NN2END0 INT_L_X48Y190/NR1BEG0 INT_L_X48Y191/IMUX_L8 INT_L_X48Y191/NR1END0 INT_R_X49Y185/LOGIC_OUTS7 INT_R_X49Y185/NN2BEG3 INT_R_X49Y186/NN2A3 INT_R_X49Y187/NN2END3 INT_R_X49Y187/WR1BEG_S0 INT_R_X49Y188/WR1BEG0 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 DSP_L_X48Y190/DSP_L.DSP_IMUX8_1->DSP_1_B7 INT_L_X48Y188/INT_L.WR1END0->>NN2BEG0 INT_L_X48Y190/INT_L.NN2END0->>NR1BEG0 INT_L_X48Y191/INT_L.NR1END0->>IMUX_L8 INT_R_X49Y185/INT_R.LOGIC_OUTS7->>NN2BEG3 INT_R_X49Y187/INT_R.NN2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_8 - 
wires: CLBLM_R_X47Y185/CLBLM_WW2END2 CLBLM_R_X47Y191/CLBLM_EL1BEG2 CLBLM_R_X49Y185/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y185/CLBLM_L_AMUX DSP_L_X48Y185/DSP_WW2END2_0 DSP_L_X48Y190/DSP_1_B6 DSP_L_X48Y190/DSP_EL1BEG2_1 DSP_L_X48Y190/DSP_IMUX28_1 INT_INTERFACE_L_X48Y185/INT_INTERFACE_WW2END2 INT_INTERFACE_L_X48Y191/INT_INTERFACE_EL1BEG2 INT_INTERFACE_L_X48Y191/INT_INTERFACE_IMUX28 INT_L_X48Y185/WW2A2 INT_L_X48Y191/EL1END2 INT_L_X48Y191/IMUX_L28 INT_R_X47Y185/NN6BEG3 INT_R_X47Y185/WW2END2 INT_R_X47Y186/NN6A3 INT_R_X47Y187/NN6B3 INT_R_X47Y188/NN6C3 INT_R_X47Y189/NN6D3 INT_R_X47Y190/NN6E3 INT_R_X47Y191/EL1BEG2 INT_R_X47Y191/NN6END3 INT_R_X49Y185/LOGIC_OUTS16 INT_R_X49Y185/WW2BEG2 VBRK_X118Y193/VBRK_WW2END2 VBRK_X118Y199/VBRK_EL1BEG2 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 DSP_L_X48Y190/DSP_L.DSP_IMUX28_1->DSP_1_B6 INT_L_X48Y191/INT_L.EL1END2->>IMUX_L28 INT_R_X47Y185/INT_R.WW2END2->>NN6BEG3 INT_R_X47Y191/INT_R.NN6END3->>EL1BEG2 INT_R_X49Y185/INT_R.LOGIC_OUTS16->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psdsp_n_9 - 
wires: CLBLM_R_X47Y189/CLBLM_NW4END1 CLBLM_R_X47Y190/CLBLM_NE2A1 CLBLM_R_X49Y185/CLBLM_LOGIC_OUTS5 CLBLM_R_X49Y185/CLBLM_M_BQ DSP_L_X48Y185/DSP_NW4END1_4 DSP_L_X48Y190/DSP_1_B5 DSP_L_X48Y190/DSP_IMUX10_1 DSP_L_X48Y190/DSP_NE2A1_0 INT_INTERFACE_L_X48Y189/INT_INTERFACE_NW4END1 INT_INTERFACE_L_X48Y190/INT_INTERFACE_NE2A1 INT_INTERFACE_L_X48Y191/INT_INTERFACE_IMUX10 INT_L_X48Y185/NW6A1 INT_L_X48Y186/NW6B1 INT_L_X48Y187/NW6C1 INT_L_X48Y188/NW6D1 INT_L_X48Y189/NW6E1 INT_L_X48Y190/NE2END1 INT_L_X48Y190/NR1BEG1 INT_L_X48Y191/IMUX_L10 INT_L_X48Y191/NR1END1 INT_R_X47Y189/NE2BEG1 INT_R_X47Y189/NW6END1 INT_R_X47Y190/NE2A1 INT_R_X49Y185/LOGIC_OUTS5 INT_R_X49Y185/NW6BEG1 VBRK_X118Y197/VBRK_NW4END1 VBRK_X118Y198/VBRK_NE2A1 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 DSP_L_X48Y190/DSP_L.DSP_IMUX10_1->DSP_1_B5 INT_L_X48Y190/INT_L.NE2END1->>NR1BEG1 INT_L_X48Y191/INT_L.NR1END1->>IMUX_L10 INT_R_X47Y189/INT_R.NW6END1->>NE2BEG1 INT_R_X49Y185/INT_R.LOGIC_OUTS5->>NW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_106 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT47 DSP_L_X48Y190/DSP_1_PCIN47 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT47->DSP_1_PCIN47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_107 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT46 DSP_L_X48Y190/DSP_1_PCIN46 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT46->DSP_1_PCIN46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_108 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT45 DSP_L_X48Y190/DSP_1_PCIN45 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT45->DSP_1_PCIN45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_109 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT44 DSP_L_X48Y190/DSP_1_PCIN44 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT44->DSP_1_PCIN44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_110 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT43 DSP_L_X48Y190/DSP_1_PCIN43 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT43->DSP_1_PCIN43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_111 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT42 DSP_L_X48Y190/DSP_1_PCIN42 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT42->DSP_1_PCIN42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_112 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT41 DSP_L_X48Y190/DSP_1_PCIN41 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT41->DSP_1_PCIN41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_113 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT40 DSP_L_X48Y190/DSP_1_PCIN40 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT40->DSP_1_PCIN40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_114 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT39 DSP_L_X48Y190/DSP_1_PCIN39 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT39->DSP_1_PCIN39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_115 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT38 DSP_L_X48Y190/DSP_1_PCIN38 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT38->DSP_1_PCIN38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_116 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT37 DSP_L_X48Y190/DSP_1_PCIN37 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT37->DSP_1_PCIN37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_117 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT36 DSP_L_X48Y190/DSP_1_PCIN36 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT36->DSP_1_PCIN36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_118 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT35 DSP_L_X48Y190/DSP_1_PCIN35 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT35->DSP_1_PCIN35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_119 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT34 DSP_L_X48Y190/DSP_1_PCIN34 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT34->DSP_1_PCIN34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_120 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT33 DSP_L_X48Y190/DSP_1_PCIN33 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT33->DSP_1_PCIN33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_121 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT32 DSP_L_X48Y190/DSP_1_PCIN32 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT32->DSP_1_PCIN32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_122 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT31 DSP_L_X48Y190/DSP_1_PCIN31 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT31->DSP_1_PCIN31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_123 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT30 DSP_L_X48Y190/DSP_1_PCIN30 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT30->DSP_1_PCIN30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_124 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT29 DSP_L_X48Y190/DSP_1_PCIN29 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT29->DSP_1_PCIN29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_125 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT28 DSP_L_X48Y190/DSP_1_PCIN28 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT28->DSP_1_PCIN28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_126 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT27 DSP_L_X48Y190/DSP_1_PCIN27 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT27->DSP_1_PCIN27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_127 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT26 DSP_L_X48Y190/DSP_1_PCIN26 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT26->DSP_1_PCIN26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_128 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT25 DSP_L_X48Y190/DSP_1_PCIN25 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT25->DSP_1_PCIN25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_129 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT24 DSP_L_X48Y190/DSP_1_PCIN24 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT24->DSP_1_PCIN24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_130 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT23 DSP_L_X48Y190/DSP_1_PCIN23 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT23->DSP_1_PCIN23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_131 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT22 DSP_L_X48Y190/DSP_1_PCIN22 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT22->DSP_1_PCIN22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_132 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT21 DSP_L_X48Y190/DSP_1_PCIN21 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT21->DSP_1_PCIN21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_133 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT20 DSP_L_X48Y190/DSP_1_PCIN20 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT20->DSP_1_PCIN20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_134 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT19 DSP_L_X48Y190/DSP_1_PCIN19 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT19->DSP_1_PCIN19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_135 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT18 DSP_L_X48Y190/DSP_1_PCIN18 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT18->DSP_1_PCIN18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_136 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT17 DSP_L_X48Y190/DSP_1_PCIN17 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT17->DSP_1_PCIN17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_137 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT16 DSP_L_X48Y190/DSP_1_PCIN16 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT16->DSP_1_PCIN16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_138 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT15 DSP_L_X48Y190/DSP_1_PCIN15 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT15->DSP_1_PCIN15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_139 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT14 DSP_L_X48Y190/DSP_1_PCIN14 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT14->DSP_1_PCIN14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_140 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT13 DSP_L_X48Y190/DSP_1_PCIN13 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT13->DSP_1_PCIN13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_141 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT12 DSP_L_X48Y190/DSP_1_PCIN12 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT12->DSP_1_PCIN12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_142 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT11 DSP_L_X48Y190/DSP_1_PCIN11 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT11->DSP_1_PCIN11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_143 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT10 DSP_L_X48Y190/DSP_1_PCIN10 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT10->DSP_1_PCIN10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_144 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT9 DSP_L_X48Y190/DSP_1_PCIN9 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT9->DSP_1_PCIN9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_145 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT8 DSP_L_X48Y190/DSP_1_PCIN8 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT8->DSP_1_PCIN8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_146 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT7 DSP_L_X48Y190/DSP_1_PCIN7 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT7->DSP_1_PCIN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_147 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT6 DSP_L_X48Y190/DSP_1_PCIN6 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT6->DSP_1_PCIN6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_148 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT5 DSP_L_X48Y190/DSP_1_PCIN5 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT5->DSP_1_PCIN5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_149 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT4 DSP_L_X48Y190/DSP_1_PCIN4 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT4->DSP_1_PCIN4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_150 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT3 DSP_L_X48Y190/DSP_1_PCIN3 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT3->DSP_1_PCIN3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_151 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT2 DSP_L_X48Y190/DSP_1_PCIN2 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT2->DSP_1_PCIN2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_152 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT1 DSP_L_X48Y190/DSP_1_PCIN1 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT1->DSP_1_PCIN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_n_153 - 
wires: DSP_L_X48Y190/DSP_0_PCOUT0 DSP_L_X48Y190/DSP_1_PCIN0 
pips: DSP_L_X48Y190/DSP_L.DSP_0_PCOUT0->DSP_1_PCIN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_next[1][31] - 
wires: CLBLM_R_X47Y176/CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y176/CLBLM_L_CMUX CLBLM_R_X47Y183/CLBLM_IMUX24 CLBLM_R_X47Y183/CLBLM_M_B5 CLBLM_R_X47Y193/CLBLM_ER1BEG1 DSP_L_X48Y190/DSP_0_B14 DSP_L_X48Y190/DSP_1_A14 DSP_L_X48Y190/DSP_ER1BEG1_3 DSP_L_X48Y190/DSP_IMUX42_3 DSP_L_X48Y190/DSP_IMUX44_3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_ER1BEG1 INT_INTERFACE_L_X48Y193/INT_INTERFACE_IMUX42 INT_INTERFACE_L_X48Y193/INT_INTERFACE_IMUX44 INT_L_X48Y193/BYP_ALT4 INT_L_X48Y193/BYP_BOUNCE4 INT_L_X48Y193/ER1END1 INT_L_X48Y193/IMUX_L42 INT_L_X48Y193/IMUX_L44 INT_R_X47Y176/LOGIC_OUTS18 INT_R_X47Y176/NN6BEG0 INT_R_X47Y177/NN6A0 INT_R_X47Y178/NN6B0 INT_R_X47Y179/NN6C0 INT_R_X47Y180/NN6D0 INT_R_X47Y181/NN6E0 INT_R_X47Y181/NN6END_S1_0 INT_R_X47Y182/NN6BEG0 INT_R_X47Y182/NN6END0 INT_R_X47Y182/NR1BEG0 INT_R_X47Y183/IMUX24 INT_R_X47Y183/NN6A0 INT_R_X47Y183/NR1END0 INT_R_X47Y184/NN6B0 INT_R_X47Y185/NN6C0 INT_R_X47Y186/NN6D0 INT_R_X47Y187/NN6E0 INT_R_X47Y187/NN6END_S1_0 INT_R_X47Y188/NN6BEG0 INT_R_X47Y188/NN6END0 INT_R_X47Y189/NN6A0 INT_R_X47Y190/NN6B0 INT_R_X47Y191/NN6C0 INT_R_X47Y192/NN6D0 INT_R_X47Y193/ER1BEG1 INT_R_X47Y193/NN6E0 INT_R_X47Y193/NN6END_S1_0 INT_R_X47Y193/SR1BEG_S0 INT_R_X47Y194/NN6END0 VBRK_X118Y201/VBRK_ER1BEG1 
pips: CLBLM_R_X47Y176/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y183/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 DSP_L_X48Y190/DSP_L.DSP_IMUX42_3->DSP_0_B14 DSP_L_X48Y190/DSP_L.DSP_IMUX44_3->DSP_1_A14 INT_L_X48Y193/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X48Y193/INT_L.BYP_BOUNCE4->>IMUX_L44 INT_L_X48Y193/INT_L.ER1END1->>BYP_ALT4 INT_L_X48Y193/INT_L.ER1END1->>IMUX_L42 INT_R_X47Y176/INT_R.LOGIC_OUTS18->>NN6BEG0 INT_R_X47Y182/INT_R.NN6END0->>NN6BEG0 INT_R_X47Y182/INT_R.NN6END0->>NR1BEG0 INT_R_X47Y183/INT_R.NR1END0->>IMUX24 INT_R_X47Y188/INT_R.NN6END0->>NN6BEG0 INT_R_X47Y193/INT_R.NN6END_S1_0->>SR1BEG_S0 INT_R_X47Y193/INT_R.SR1BEG_S0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

d_next[1][30] - 
wires: CLBLM_R_X47Y176/CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y176/CLBLM_L_BMUX CLBLM_R_X47Y183/CLBLM_IMUX4 CLBLM_R_X47Y183/CLBLM_M_A6 CLBLM_R_X47Y188/CLBLM_NE4BEG3 DSP_L_X48Y185/DSP_NE4BEG3_3 DSP_L_X48Y190/DSP_0_B13 DSP_L_X48Y190/DSP_1_A13 DSP_L_X48Y190/DSP_IMUX3_3 DSP_L_X48Y190/DSP_IMUX5_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_NE4BEG3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_IMUX3 INT_INTERFACE_L_X48Y193/INT_INTERFACE_IMUX5 INT_L_X48Y188/NE6A3 INT_L_X48Y189/NE6B3 INT_L_X48Y190/NE6C3 INT_L_X48Y191/NE6D3 INT_L_X48Y192/NE6E3 INT_L_X48Y193/FAN_ALT5 INT_L_X48Y193/FAN_BOUNCE5 INT_L_X48Y193/IMUX_L3 INT_L_X48Y193/IMUX_L5 INT_L_X48Y193/NW2END3 INT_R_X47Y176/LOGIC_OUTS17 INT_R_X47Y176/NN6BEG3 INT_R_X47Y177/NN6A3 INT_R_X47Y178/NN6B3 INT_R_X47Y179/NN6C3 INT_R_X47Y180/NN6D3 INT_R_X47Y181/NN6E3 INT_R_X47Y182/NL1BEG2 INT_R_X47Y182/NN6BEG3 INT_R_X47Y182/NN6END3 INT_R_X47Y183/IMUX4 INT_R_X47Y183/NL1END2 INT_R_X47Y183/NN6A3 INT_R_X47Y184/NN6B3 INT_R_X47Y185/NN6C3 INT_R_X47Y186/NN6D3 INT_R_X47Y187/NN6E3 INT_R_X47Y188/NE6BEG3 INT_R_X47Y188/NN6END3 INT_R_X49Y192/NE6END3 INT_R_X49Y192/NW2BEG3 INT_R_X49Y193/NW2A3 VBRK_X118Y196/VBRK_NE4BEG3 
pips: CLBLM_R_X47Y176/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y183/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 DSP_L_X48Y190/DSP_L.DSP_IMUX3_3->DSP_0_B13 DSP_L_X48Y190/DSP_L.DSP_IMUX5_3->DSP_1_A13 INT_L_X48Y193/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X48Y193/INT_L.FAN_BOUNCE5->>IMUX_L3 INT_L_X48Y193/INT_L.NW2END3->>FAN_ALT5 INT_L_X48Y193/INT_L.NW2END3->>IMUX_L5 INT_R_X47Y176/INT_R.LOGIC_OUTS17->>NN6BEG3 INT_R_X47Y182/INT_R.NN6END3->>NL1BEG2 INT_R_X47Y182/INT_R.NN6END3->>NN6BEG3 INT_R_X47Y183/INT_R.NL1END2->>IMUX4 INT_R_X47Y188/INT_R.NN6END3->>NE6BEG3 INT_R_X49Y192/INT_R.NE6END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][29] - 
wires: CLBLL_R_X45Y180/CLBLL_NW4END2 CLBLL_R_X45Y181/CLBLL_NE2A2 CLBLM_L_X46Y180/CLBLM_NW4END2 CLBLM_L_X46Y181/CLBLM_NE2A2 CLBLM_R_X47Y176/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y176/CLBLM_L_AMUX CLBLM_R_X47Y182/CLBLM_IMUX43 CLBLM_R_X47Y182/CLBLM_M_D6 CLBLM_R_X47Y188/CLBLM_NE4BEG2 DSP_L_X48Y185/DSP_NE4BEG2_3 DSP_L_X48Y190/DSP_0_B12 DSP_L_X48Y190/DSP_1_A12 DSP_L_X48Y190/DSP_IMUX43_3 DSP_L_X48Y190/DSP_IMUX45_3 INT_INTERFACE_L_X48Y188/INT_INTERFACE_NE4BEG2 INT_INTERFACE_L_X48Y193/INT_INTERFACE_IMUX43 INT_INTERFACE_L_X48Y193/INT_INTERFACE_IMUX45 INT_L_X46Y176/NW6A2 INT_L_X46Y177/NW6B2 INT_L_X46Y178/NW6C2 INT_L_X46Y179/NW6D2 INT_L_X46Y180/NW6E2 INT_L_X46Y181/NE2BEG2 INT_L_X46Y181/NE2END2 INT_L_X46Y182/NE2A2 INT_L_X48Y188/NE6A2 INT_L_X48Y189/NE6B2 INT_L_X48Y190/NE6C2 INT_L_X48Y191/NE6D2 INT_L_X48Y192/NE6E2 INT_L_X48Y193/BYP_ALT5 INT_L_X48Y193/BYP_BOUNCE5 INT_L_X48Y193/IMUX_L43 INT_L_X48Y193/IMUX_L45 INT_L_X48Y193/NW2END2 INT_R_X45Y180/NE2BEG2 INT_R_X45Y180/NW6END2 INT_R_X45Y181/NE2A2 INT_R_X47Y176/LOGIC_OUTS16 INT_R_X47Y176/NW6BEG2 INT_R_X47Y182/IMUX43 INT_R_X47Y182/NE2END2 INT_R_X47Y182/NN6BEG2 INT_R_X47Y183/NN6A2 INT_R_X47Y184/NN6B2 INT_R_X47Y185/NN6C2 INT_R_X47Y186/NN6D2 INT_R_X47Y187/NN6E2 INT_R_X47Y188/NE6BEG2 INT_R_X47Y188/NN6END2 INT_R_X49Y192/NE6END2 INT_R_X49Y192/NW2BEG2 INT_R_X49Y193/NW2A2 VBRK_X113Y188/VBRK_NW4END2 VBRK_X113Y189/VBRK_NE2A2 VBRK_X118Y196/VBRK_NE4BEG2 
pips: CLBLM_R_X47Y176/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y182/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 DSP_L_X48Y190/DSP_L.DSP_IMUX43_3->DSP_0_B12 DSP_L_X48Y190/DSP_L.DSP_IMUX45_3->DSP_1_A12 INT_L_X46Y181/INT_L.NE2END2->>NE2BEG2 INT_L_X48Y193/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X48Y193/INT_L.BYP_BOUNCE5->>IMUX_L45 INT_L_X48Y193/INT_L.NW2END2->>BYP_ALT5 INT_L_X48Y193/INT_L.NW2END2->>IMUX_L43 INT_R_X45Y180/INT_R.NW6END2->>NE2BEG2 INT_R_X47Y176/INT_R.LOGIC_OUTS16->>NW6BEG2 INT_R_X47Y182/INT_R.NE2END2->>IMUX43 INT_R_X47Y182/INT_R.NE2END2->>NN6BEG2 INT_R_X47Y188/INT_R.NN6END2->>NE6BEG2 INT_R_X49Y192/INT_R.NE6END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][28] - 
wires: CLBLM_R_X47Y175/CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y175/CLBLM_L_DMUX CLBLM_R_X47Y181/CLBLM_NE4BEG1 CLBLM_R_X47Y182/CLBLM_IMUX35 CLBLM_R_X47Y182/CLBLM_M_C6 DSP_L_X48Y180/DSP_NE4BEG1_1 DSP_L_X48Y190/DSP_0_B11 DSP_L_X48Y190/DSP_1_A11 DSP_L_X48Y190/DSP_IMUX16_2 DSP_L_X48Y190/DSP_IMUX9_2 INT_INTERFACE_L_X48Y181/INT_INTERFACE_NE4BEG1 INT_INTERFACE_L_X48Y192/INT_INTERFACE_IMUX16 INT_INTERFACE_L_X48Y192/INT_INTERFACE_IMUX9 INT_L_X48Y181/NE6A1 INT_L_X48Y182/NE6B1 INT_L_X48Y183/NE6C1 INT_L_X48Y184/NE6D1 INT_L_X48Y185/NE6E1 INT_L_X48Y191/FAN_BOUNCE_S3_2 INT_L_X48Y192/FAN_ALT2 INT_L_X48Y192/FAN_BOUNCE2 INT_L_X48Y192/IMUX_L16 INT_L_X48Y192/IMUX_L9 INT_L_X48Y192/NW2END1 INT_R_X47Y175/LOGIC_OUTS19 INT_R_X47Y175/NN6BEG1 INT_R_X47Y176/NN6A1 INT_R_X47Y177/NN6B1 INT_R_X47Y178/NN6C1 INT_R_X47Y179/NN6D1 INT_R_X47Y180/NN6E1 INT_R_X47Y181/NE6BEG1 INT_R_X47Y181/NN6END1 INT_R_X47Y181/NR1BEG1 INT_R_X47Y182/IMUX35 INT_R_X47Y182/NR1END1 INT_R_X49Y185/NE6END1 INT_R_X49Y185/NN6BEG1 INT_R_X49Y186/NN6A1 INT_R_X49Y187/NN6B1 INT_R_X49Y188/NN6C1 INT_R_X49Y189/NN6D1 INT_R_X49Y190/NN6E1 INT_R_X49Y191/NN6END1 INT_R_X49Y191/NW2BEG1 INT_R_X49Y192/NW2A1 VBRK_X118Y189/VBRK_NE4BEG1 
pips: CLBLM_R_X47Y175/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y182/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 DSP_L_X48Y190/DSP_L.DSP_IMUX16_2->DSP_0_B11 DSP_L_X48Y190/DSP_L.DSP_IMUX9_2->DSP_1_A11 INT_L_X48Y192/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X48Y192/INT_L.FAN_BOUNCE2->>IMUX_L16 INT_L_X48Y192/INT_L.NW2END1->>FAN_ALT2 INT_L_X48Y192/INT_L.NW2END1->>IMUX_L9 INT_R_X47Y175/INT_R.LOGIC_OUTS19->>NN6BEG1 INT_R_X47Y181/INT_R.NN6END1->>NE6BEG1 INT_R_X47Y181/INT_R.NN6END1->>NR1BEG1 INT_R_X47Y182/INT_R.NR1END1->>IMUX35 INT_R_X49Y185/INT_R.NE6END1->>NN6BEG1 INT_R_X49Y191/INT_R.NN6END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][27] - 
wires: CLBLM_R_X47Y175/CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y175/CLBLM_L_CMUX CLBLM_R_X47Y182/CLBLM_IMUX24 CLBLM_R_X47Y182/CLBLM_M_B5 CLBLM_R_X47Y192/CLBLM_NE4C0 CLBLM_R_X47Y193/CLBLM_EL1BEG2 CLBLM_R_X47Y193/CLBLM_NW2A3 DSP_L_X48Y190/DSP_0_B10 DSP_L_X48Y190/DSP_1_A10 DSP_L_X48Y190/DSP_EL1BEG2_3 DSP_L_X48Y190/DSP_IMUX13_2 DSP_L_X48Y190/DSP_IMUX36_2 DSP_L_X48Y190/DSP_NE4C0_2 DSP_L_X48Y190/DSP_NW2A3_3 INT_INTERFACE_L_X48Y192/INT_INTERFACE_IMUX13 INT_INTERFACE_L_X48Y192/INT_INTERFACE_IMUX36 INT_INTERFACE_L_X48Y192/INT_INTERFACE_NE4C0 INT_INTERFACE_L_X48Y193/INT_INTERFACE_EL1BEG2 INT_INTERFACE_L_X48Y193/INT_INTERFACE_NW2A3 INT_L_X46Y181/NW2END_S0_0 INT_L_X46Y182/NN6BEG0 INT_L_X46Y182/NW2END0 INT_L_X46Y183/NN6A0 INT_L_X46Y184/NN6B0 INT_L_X46Y185/NN6C0 INT_L_X46Y186/NN6D0 INT_L_X46Y187/NN6E0 INT_L_X46Y187/NN6END_S1_0 INT_L_X46Y188/NE6BEG0 INT_L_X46Y188/NN6END0 INT_L_X48Y192/IMUX_L13 INT_L_X48Y192/IMUX_L36 INT_L_X48Y192/NE6END0 INT_L_X48Y192/NL1BEG_N3 INT_L_X48Y192/NW2BEG3 INT_L_X48Y192/SL1END2 INT_L_X48Y193/EL1END2 INT_L_X48Y193/NW2A3 INT_L_X48Y193/SL1BEG2 INT_R_X47Y175/LOGIC_OUTS18 INT_R_X47Y175/NN6BEG0 INT_R_X47Y176/NN6A0 INT_R_X47Y177/NN6B0 INT_R_X47Y178/NN6C0 INT_R_X47Y179/NN6D0 INT_R_X47Y180/NN6E0 INT_R_X47Y180/NN6END_S1_0 INT_R_X47Y181/NN6END0 INT_R_X47Y181/NR1BEG0 INT_R_X47Y181/NW2BEG0 INT_R_X47Y182/IMUX24 INT_R_X47Y182/NR1END0 INT_R_X47Y182/NW2A0 INT_R_X47Y188/NE6A0 INT_R_X47Y189/NE6B0 INT_R_X47Y190/NE6C0 INT_R_X47Y191/NE6D0 INT_R_X47Y192/NE6E0 INT_R_X47Y193/EL1BEG2 INT_R_X47Y193/NW2END3 VBRK_X118Y200/VBRK_NE4C0 VBRK_X118Y201/VBRK_EL1BEG2 VBRK_X118Y201/VBRK_NW2A3 
pips: CLBLM_R_X47Y175/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y182/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 DSP_L_X48Y190/DSP_L.DSP_IMUX13_2->DSP_1_A10 DSP_L_X48Y190/DSP_L.DSP_IMUX36_2->DSP_0_B10 INT_L_X46Y182/INT_L.NW2END0->>NN6BEG0 INT_L_X46Y188/INT_L.NN6END0->>NE6BEG0 INT_L_X48Y192/INT_L.NE6END0->>NL1BEG_N3 INT_L_X48Y192/INT_L.NL1BEG_N3->>IMUX_L13 INT_L_X48Y192/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X48Y192/INT_L.SL1END2->>IMUX_L36 INT_L_X48Y193/INT_L.EL1END2->>SL1BEG2 INT_R_X47Y175/INT_R.LOGIC_OUTS18->>NN6BEG0 INT_R_X47Y181/INT_R.NN6END0->>NR1BEG0 INT_R_X47Y181/INT_R.NN6END0->>NW2BEG0 INT_R_X47Y182/INT_R.NR1END0->>IMUX24 INT_R_X47Y193/INT_R.NW2END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][26] - 
wires: CLBLM_R_X47Y175/CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y175/CLBLM_L_BMUX CLBLM_R_X47Y182/CLBLM_IMUX4 CLBLM_R_X47Y182/CLBLM_M_A6 CLBLM_R_X47Y187/CLBLM_NE4BEG3 DSP_L_X48Y185/DSP_NE4BEG3_2 DSP_L_X48Y190/DSP_0_B9 DSP_L_X48Y190/DSP_1_A9 DSP_L_X48Y190/DSP_IMUX11_2 DSP_L_X48Y190/DSP_IMUX18_2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_NE4BEG3 INT_INTERFACE_L_X48Y192/INT_INTERFACE_IMUX11 INT_INTERFACE_L_X48Y192/INT_INTERFACE_IMUX18 INT_L_X48Y187/NE6A3 INT_L_X48Y188/NE6B3 INT_L_X48Y189/NE6C3 INT_L_X48Y190/NE6D3 INT_L_X48Y191/NE6E3 INT_L_X48Y192/FAN_ALT5 INT_L_X48Y192/FAN_ALT7 INT_L_X48Y192/FAN_BOUNCE5 INT_L_X48Y192/FAN_BOUNCE7 INT_L_X48Y192/IMUX_L11 INT_L_X48Y192/IMUX_L18 INT_L_X48Y192/NW2END3 INT_R_X47Y175/LOGIC_OUTS17 INT_R_X47Y175/NN6BEG3 INT_R_X47Y176/NN6A3 INT_R_X47Y177/NN6B3 INT_R_X47Y178/NN6C3 INT_R_X47Y179/NN6D3 INT_R_X47Y180/NN6E3 INT_R_X47Y181/NL1BEG2 INT_R_X47Y181/NN6BEG3 INT_R_X47Y181/NN6END3 INT_R_X47Y182/IMUX4 INT_R_X47Y182/NL1END2 INT_R_X47Y182/NN6A3 INT_R_X47Y183/NN6B3 INT_R_X47Y184/NN6C3 INT_R_X47Y185/NN6D3 INT_R_X47Y186/NN6E3 INT_R_X47Y187/NE6BEG3 INT_R_X47Y187/NN6END3 INT_R_X49Y191/NE6END3 INT_R_X49Y191/NW2BEG3 INT_R_X49Y192/NW2A3 VBRK_X118Y195/VBRK_NE4BEG3 
pips: CLBLM_R_X47Y175/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y182/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 DSP_L_X48Y190/DSP_L.DSP_IMUX11_2->DSP_1_A9 DSP_L_X48Y190/DSP_L.DSP_IMUX18_2->DSP_0_B9 INT_L_X48Y192/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X48Y192/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X48Y192/INT_L.FAN_BOUNCE5->>FAN_ALT7 INT_L_X48Y192/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X48Y192/INT_L.FAN_BOUNCE7->>IMUX_L18 INT_L_X48Y192/INT_L.NW2END3->>FAN_ALT5 INT_R_X47Y175/INT_R.LOGIC_OUTS17->>NN6BEG3 INT_R_X47Y181/INT_R.NN6END3->>NL1BEG2 INT_R_X47Y181/INT_R.NN6END3->>NN6BEG3 INT_R_X47Y182/INT_R.NL1END2->>IMUX4 INT_R_X47Y187/INT_R.NN6END3->>NE6BEG3 INT_R_X49Y191/INT_R.NE6END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][25] - 
wires: CLBLL_R_X45Y179/CLBLL_NW4END2 CLBLL_R_X45Y180/CLBLL_NE2A2 CLBLM_L_X46Y179/CLBLM_NW4END2 CLBLM_L_X46Y180/CLBLM_NE2A2 CLBLM_R_X47Y175/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y175/CLBLM_L_AMUX CLBLM_R_X47Y181/CLBLM_IMUX43 CLBLM_R_X47Y181/CLBLM_M_D6 CLBLM_R_X47Y192/CLBLM_EE2A2 DSP_L_X48Y190/DSP_0_B8 DSP_L_X48Y190/DSP_1_A8 DSP_L_X48Y190/DSP_EE2A2_2 DSP_L_X48Y190/DSP_IMUX15_2 DSP_L_X48Y190/DSP_IMUX22_2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_EE2A2 INT_INTERFACE_L_X48Y192/INT_INTERFACE_IMUX15 INT_INTERFACE_L_X48Y192/INT_INTERFACE_IMUX22 INT_L_X46Y175/NW6A2 INT_L_X46Y176/NW6B2 INT_L_X46Y177/NW6C2 INT_L_X46Y178/NW6D2 INT_L_X46Y179/NW6E2 INT_L_X46Y180/NE2BEG2 INT_L_X46Y180/NE2END2 INT_L_X46Y180/NN6BEG2 INT_L_X46Y181/NE2A2 INT_L_X46Y181/NN6A2 INT_L_X46Y182/NN6B2 INT_L_X46Y183/NN6C2 INT_L_X46Y184/NN6D2 INT_L_X46Y185/NN6E2 INT_L_X46Y186/NN6BEG2 INT_L_X46Y186/NN6END2 INT_L_X46Y187/NN6A2 INT_L_X46Y188/NN6B2 INT_L_X46Y189/NN6C2 INT_L_X46Y190/NN6D2 INT_L_X46Y191/NN6E2 INT_L_X46Y192/EE2BEG2 INT_L_X46Y192/NN6END2 INT_L_X48Y192/BYP_ALT2 INT_L_X48Y192/BYP_ALT3 INT_L_X48Y192/BYP_BOUNCE2 INT_L_X48Y192/BYP_BOUNCE3 INT_L_X48Y192/EE2END2 INT_L_X48Y192/IMUX_L15 INT_L_X48Y192/IMUX_L22 INT_L_X48Y193/BYP_BOUNCE_N3_2 INT_L_X48Y193/BYP_BOUNCE_N3_3 INT_R_X45Y179/NE2BEG2 INT_R_X45Y179/NW6END2 INT_R_X45Y180/NE2A2 INT_R_X47Y175/LOGIC_OUTS16 INT_R_X47Y175/NW6BEG2 INT_R_X47Y181/IMUX43 INT_R_X47Y181/NE2END2 INT_R_X47Y192/EE2A2 VBRK_X113Y187/VBRK_NW4END2 VBRK_X113Y188/VBRK_NE2A2 VBRK_X118Y200/VBRK_EE2A2 
pips: CLBLM_R_X47Y175/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y181/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 DSP_L_X48Y190/DSP_L.DSP_IMUX15_2->DSP_1_A8 DSP_L_X48Y190/DSP_L.DSP_IMUX22_2->DSP_0_B8 INT_L_X46Y180/INT_L.NE2END2->>NE2BEG2 INT_L_X46Y180/INT_L.NE2END2->>NN6BEG2 INT_L_X46Y186/INT_L.NN6END2->>NN6BEG2 INT_L_X46Y192/INT_L.NN6END2->>EE2BEG2 INT_L_X48Y192/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X48Y192/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X48Y192/INT_L.BYP_BOUNCE2->>IMUX_L22 INT_L_X48Y192/INT_L.BYP_BOUNCE3->>IMUX_L15 INT_L_X48Y192/INT_L.EE2END2->>BYP_ALT2 INT_L_X48Y192/INT_L.EE2END2->>BYP_ALT3 INT_R_X45Y179/INT_R.NW6END2->>NE2BEG2 INT_R_X47Y175/INT_R.LOGIC_OUTS16->>NW6BEG2 INT_R_X47Y181/INT_R.NE2END2->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][24] - 
wires: CLBLM_R_X47Y174/CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y174/CLBLM_L_DMUX CLBLM_R_X47Y181/CLBLM_IMUX35 CLBLM_R_X47Y181/CLBLM_M_C6 CLBLM_R_X47Y183/CLBLM_NE2A0 DSP_L_X48Y180/DSP_NE2A0_3 DSP_L_X48Y190/DSP_0_B7 DSP_L_X48Y190/DSP_1_A7 DSP_L_X48Y190/DSP_IMUX16_1 DSP_L_X48Y190/DSP_IMUX9_1 HCLK_R_X116Y182/HCLK_NN6BEG1 INT_INTERFACE_L_X48Y183/INT_INTERFACE_NE2A0 INT_INTERFACE_L_X48Y191/INT_INTERFACE_IMUX16 INT_INTERFACE_L_X48Y191/INT_INTERFACE_IMUX9 INT_L_X48Y182/NE2END_S3_0 INT_L_X48Y183/NE2END0 INT_L_X48Y183/NN6BEG0 INT_L_X48Y184/NN6A0 INT_L_X48Y185/NN6B0 INT_L_X48Y186/NN6C0 INT_L_X48Y187/NN6D0 INT_L_X48Y188/NN6E0 INT_L_X48Y188/NN6END_S1_0 INT_L_X48Y189/NN2BEG0 INT_L_X48Y189/NN6END0 INT_L_X48Y190/NN2A0 INT_L_X48Y190/NN2END_S2_0 INT_L_X48Y191/IMUX_L16 INT_L_X48Y191/IMUX_L9 INT_L_X48Y191/NN2END0 INT_R_X47Y174/LOGIC_OUTS19 INT_R_X47Y174/NN6BEG1 INT_R_X47Y175/NN6A1 INT_R_X47Y176/NN6B1 INT_R_X47Y177/NN6C1 INT_R_X47Y178/NN6D1 INT_R_X47Y179/NN6E1 INT_R_X47Y180/NN6END1 INT_R_X47Y180/NR1BEG1 INT_R_X47Y181/IMUX35 INT_R_X47Y181/NL1BEG0 INT_R_X47Y181/NL1END_S3_0 INT_R_X47Y181/NR1END1 INT_R_X47Y182/NE2BEG0 INT_R_X47Y182/NL1END0 INT_R_X47Y183/NE2A0 VBRK_X118Y191/VBRK_NE2A0 
pips: CLBLM_R_X47Y174/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y181/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 DSP_L_X48Y190/DSP_L.DSP_IMUX16_1->DSP_0_B7 DSP_L_X48Y190/DSP_L.DSP_IMUX9_1->DSP_1_A7 INT_L_X48Y183/INT_L.NE2END0->>NN6BEG0 INT_L_X48Y189/INT_L.NN6END0->>NN2BEG0 INT_L_X48Y191/INT_L.NN2END0->>IMUX_L16 INT_L_X48Y191/INT_L.NN2END0->>IMUX_L9 INT_R_X47Y174/INT_R.LOGIC_OUTS19->>NN6BEG1 INT_R_X47Y180/INT_R.NN6END1->>NR1BEG1 INT_R_X47Y181/INT_R.NR1END1->>IMUX35 INT_R_X47Y181/INT_R.NR1END1->>NL1BEG0 INT_R_X47Y182/INT_R.NL1END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][23] - 
wires: CLBLM_R_X47Y174/CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y174/CLBLM_L_CMUX CLBLM_R_X47Y181/CLBLM_IMUX24 CLBLM_R_X47Y181/CLBLM_M_B5 CLBLM_R_X47Y191/CLBLM_NE4C0 DSP_L_X48Y190/DSP_0_B6 DSP_L_X48Y190/DSP_1_A6 DSP_L_X48Y190/DSP_IMUX13_1 DSP_L_X48Y190/DSP_IMUX36_1 DSP_L_X48Y190/DSP_NE4C0_1 HCLK_R_X116Y182/HCLK_NN6BEG0 INT_INTERFACE_L_X48Y191/INT_INTERFACE_IMUX13 INT_INTERFACE_L_X48Y191/INT_INTERFACE_IMUX36 INT_INTERFACE_L_X48Y191/INT_INTERFACE_NE4C0 INT_L_X46Y180/NW2END_S0_0 INT_L_X46Y181/NN6BEG0 INT_L_X46Y181/NW2END0 INT_L_X46Y182/NN6A0 INT_L_X46Y183/NN6B0 INT_L_X46Y184/NN6C0 INT_L_X46Y185/NN6D0 INT_L_X46Y186/NN6E0 INT_L_X46Y186/NN6END_S1_0 INT_L_X46Y187/NE6BEG0 INT_L_X46Y187/NN6END0 INT_L_X48Y191/FAN_ALT1 INT_L_X48Y191/FAN_BOUNCE1 INT_L_X48Y191/IMUX_L13 INT_L_X48Y191/IMUX_L36 INT_L_X48Y191/NE6END0 INT_L_X48Y191/NL1BEG_N3 INT_R_X47Y174/LOGIC_OUTS18 INT_R_X47Y174/NN6BEG0 INT_R_X47Y175/NN6A0 INT_R_X47Y176/NN6B0 INT_R_X47Y177/NN6C0 INT_R_X47Y178/NN6D0 INT_R_X47Y179/NN6E0 INT_R_X47Y179/NN6END_S1_0 INT_R_X47Y180/NN6END0 INT_R_X47Y180/NR1BEG0 INT_R_X47Y180/NW2BEG0 INT_R_X47Y181/IMUX24 INT_R_X47Y181/NR1END0 INT_R_X47Y181/NW2A0 INT_R_X47Y187/NE6A0 INT_R_X47Y188/NE6B0 INT_R_X47Y189/NE6C0 INT_R_X47Y190/NE6D0 INT_R_X47Y191/NE6E0 VBRK_X118Y199/VBRK_NE4C0 
pips: CLBLM_R_X47Y174/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y181/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 DSP_L_X48Y190/DSP_L.DSP_IMUX13_1->DSP_1_A6 DSP_L_X48Y190/DSP_L.DSP_IMUX36_1->DSP_0_B6 INT_L_X46Y181/INT_L.NW2END0->>NN6BEG0 INT_L_X46Y187/INT_L.NN6END0->>NE6BEG0 INT_L_X48Y191/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X48Y191/INT_L.FAN_BOUNCE1->>IMUX_L36 INT_L_X48Y191/INT_L.NE6END0->>NL1BEG_N3 INT_L_X48Y191/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X48Y191/INT_L.NL1BEG_N3->>IMUX_L13 INT_R_X47Y174/INT_R.LOGIC_OUTS18->>NN6BEG0 INT_R_X47Y180/INT_R.NN6END0->>NR1BEG0 INT_R_X47Y180/INT_R.NN6END0->>NW2BEG0 INT_R_X47Y181/INT_R.NR1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][22] - 
wires: CLBLM_R_X47Y174/CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y174/CLBLM_L_BMUX CLBLM_R_X47Y181/CLBLM_IMUX4 CLBLM_R_X47Y181/CLBLM_M_A6 CLBLM_R_X47Y191/CLBLM_NE2A1 DSP_L_X48Y190/DSP_0_B5 DSP_L_X48Y190/DSP_1_A5 DSP_L_X48Y190/DSP_IMUX11_1 DSP_L_X48Y190/DSP_IMUX18_1 DSP_L_X48Y190/DSP_NE2A1_1 HCLK_R_X116Y182/HCLK_NN6BEG3 INT_INTERFACE_L_X48Y191/INT_INTERFACE_IMUX11 INT_INTERFACE_L_X48Y191/INT_INTERFACE_IMUX18 INT_INTERFACE_L_X48Y191/INT_INTERFACE_NE2A1 INT_L_X48Y191/IMUX_L11 INT_L_X48Y191/IMUX_L18 INT_L_X48Y191/NE2END1 INT_R_X47Y174/LOGIC_OUTS17 INT_R_X47Y174/NN6BEG3 INT_R_X47Y175/NN6A3 INT_R_X47Y176/NN6B3 INT_R_X47Y177/NN6C3 INT_R_X47Y178/NN6D3 INT_R_X47Y179/NN6E3 INT_R_X47Y180/NL1BEG2 INT_R_X47Y180/NN6END3 INT_R_X47Y181/IMUX4 INT_R_X47Y181/NL1BEG1 INT_R_X47Y181/NL1END2 INT_R_X47Y182/NL1END1 INT_R_X47Y182/NN2BEG1 INT_R_X47Y183/NN2A1 INT_R_X47Y184/NN2END1 INT_R_X47Y184/NN6BEG1 INT_R_X47Y185/NN6A1 INT_R_X47Y186/NN6B1 INT_R_X47Y187/NN6C1 INT_R_X47Y188/NN6D1 INT_R_X47Y189/NN6E1 INT_R_X47Y190/NE2BEG1 INT_R_X47Y190/NN6END1 INT_R_X47Y191/NE2A1 VBRK_X118Y199/VBRK_NE2A1 
pips: CLBLM_R_X47Y174/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y181/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 DSP_L_X48Y190/DSP_L.DSP_IMUX11_1->DSP_1_A5 DSP_L_X48Y190/DSP_L.DSP_IMUX18_1->DSP_0_B5 INT_L_X48Y191/INT_L.NE2END1->>IMUX_L11 INT_L_X48Y191/INT_L.NE2END1->>IMUX_L18 INT_R_X47Y174/INT_R.LOGIC_OUTS17->>NN6BEG3 INT_R_X47Y180/INT_R.NN6END3->>NL1BEG2 INT_R_X47Y181/INT_R.NL1END2->>IMUX4 INT_R_X47Y181/INT_R.NL1END2->>NL1BEG1 INT_R_X47Y182/INT_R.NL1END1->>NN2BEG1 INT_R_X47Y184/INT_R.NN2END1->>NN6BEG1 INT_R_X47Y190/INT_R.NN6END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][21] - 
wires: CLBLL_R_X45Y178/CLBLL_NW4END2 CLBLL_R_X45Y179/CLBLL_NE2A2 CLBLL_R_X45Y190/CLBLL_EE2BEG2 CLBLM_L_X46Y178/CLBLM_NW4END2 CLBLM_L_X46Y179/CLBLM_NE2A2 CLBLM_L_X46Y190/CLBLM_EE2BEG2 CLBLM_R_X47Y174/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y174/CLBLM_L_AMUX CLBLM_R_X47Y180/CLBLM_IMUX43 CLBLM_R_X47Y180/CLBLM_M_D6 CLBLM_R_X47Y190/CLBLM_ER1BEG3 DSP_L_X48Y190/DSP_0_B4 DSP_L_X48Y190/DSP_1_A4 DSP_L_X48Y190/DSP_ER1BEG3_0 DSP_L_X48Y190/DSP_IMUX15_1 DSP_L_X48Y190/DSP_IMUX38_1 HCLK_L_X115Y182/HCLK_NW6A2 INT_INTERFACE_L_X48Y190/INT_INTERFACE_ER1BEG3 INT_INTERFACE_L_X48Y191/INT_INTERFACE_IMUX15 INT_INTERFACE_L_X48Y191/INT_INTERFACE_IMUX38 INT_L_X46Y174/NW6A2 INT_L_X46Y175/NW6B2 INT_L_X46Y176/NW6C2 INT_L_X46Y177/NW6D2 INT_L_X46Y178/NW6E2 INT_L_X46Y179/NE2BEG2 INT_L_X46Y179/NE2END2 INT_L_X46Y180/NE2A2 INT_L_X46Y190/EE2A2 INT_L_X48Y190/ER1END3 INT_L_X48Y190/NR1BEG3 INT_L_X48Y191/ER1END_N3_3 INT_L_X48Y191/IMUX_L15 INT_L_X48Y191/IMUX_L38 INT_L_X48Y191/NR1END3 INT_R_X45Y178/NE2BEG2 INT_R_X45Y178/NN6BEG2 INT_R_X45Y178/NW6END2 INT_R_X45Y179/NE2A2 INT_R_X45Y179/NN6A2 INT_R_X45Y180/NN6B2 INT_R_X45Y181/NN6C2 INT_R_X45Y182/NN6D2 INT_R_X45Y183/NN6E2 INT_R_X45Y184/NN6BEG2 INT_R_X45Y184/NN6END2 INT_R_X45Y185/NN6A2 INT_R_X45Y186/NN6B2 INT_R_X45Y187/NN6C2 INT_R_X45Y188/NN6D2 INT_R_X45Y189/NN6E2 INT_R_X45Y190/EE2BEG2 INT_R_X45Y190/NN6END2 INT_R_X47Y174/LOGIC_OUTS16 INT_R_X47Y174/NW6BEG2 INT_R_X47Y180/IMUX43 INT_R_X47Y180/NE2END2 INT_R_X47Y190/EE2END2 INT_R_X47Y190/ER1BEG3 VBRK_X113Y186/VBRK_NW4END2 VBRK_X113Y187/VBRK_NE2A2 VBRK_X113Y198/VBRK_EE2BEG2 VBRK_X118Y198/VBRK_ER1BEG3 
pips: CLBLM_R_X47Y174/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y180/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 DSP_L_X48Y190/DSP_L.DSP_IMUX15_1->DSP_1_A4 DSP_L_X48Y190/DSP_L.DSP_IMUX38_1->DSP_0_B4 INT_L_X46Y179/INT_L.NE2END2->>NE2BEG2 INT_L_X48Y190/INT_L.ER1END3->>NR1BEG3 INT_L_X48Y191/INT_L.NR1END3->>IMUX_L15 INT_L_X48Y191/INT_L.NR1END3->>IMUX_L38 INT_R_X45Y178/INT_R.NW6END2->>NE2BEG2 INT_R_X45Y178/INT_R.NW6END2->>NN6BEG2 INT_R_X45Y184/INT_R.NN6END2->>NN6BEG2 INT_R_X45Y190/INT_R.NN6END2->>EE2BEG2 INT_R_X47Y174/INT_R.LOGIC_OUTS16->>NW6BEG2 INT_R_X47Y180/INT_R.NE2END2->>IMUX43 INT_R_X47Y190/INT_R.EE2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][20] - 
wires: CLBLM_R_X47Y173/CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y173/CLBLM_L_DMUX CLBLM_R_X47Y179/CLBLM_NE4BEG1 CLBLM_R_X47Y180/CLBLM_IMUX35 CLBLM_R_X47Y180/CLBLM_M_C6 DSP_L_X48Y175/DSP_NE4BEG1_4 DSP_L_X48Y190/DSP_0_B3 DSP_L_X48Y190/DSP_1_A3 DSP_L_X48Y190/DSP_IMUX40_0 DSP_L_X48Y190/DSP_IMUX9_0 HCLK_R_X116Y182/HCLK_NN6A1 INT_INTERFACE_L_X48Y179/INT_INTERFACE_NE4BEG1 INT_INTERFACE_L_X48Y190/INT_INTERFACE_IMUX40 INT_INTERFACE_L_X48Y190/INT_INTERFACE_IMUX9 INT_L_X48Y179/NE6A1 INT_L_X48Y180/NE6B1 INT_L_X48Y181/NE6C1 INT_L_X48Y182/NE6D1 INT_L_X48Y183/NE6E1 INT_L_X48Y189/FAN_BOUNCE_S3_2 INT_L_X48Y190/FAN_ALT2 INT_L_X48Y190/FAN_BOUNCE2 INT_L_X48Y190/IMUX_L40 INT_L_X48Y190/IMUX_L9 INT_L_X48Y190/NW2END1 INT_R_X47Y173/LOGIC_OUTS19 INT_R_X47Y173/NN6BEG1 INT_R_X47Y174/NN6A1 INT_R_X47Y175/NN6B1 INT_R_X47Y176/NN6C1 INT_R_X47Y177/NN6D1 INT_R_X47Y178/NN6E1 INT_R_X47Y179/NE6BEG1 INT_R_X47Y179/NN6END1 INT_R_X47Y179/NR1BEG1 INT_R_X47Y180/IMUX35 INT_R_X47Y180/NR1END1 INT_R_X49Y183/NE6END1 INT_R_X49Y183/NN6BEG1 INT_R_X49Y184/NN6A1 INT_R_X49Y185/NN6B1 INT_R_X49Y186/NN6C1 INT_R_X49Y187/NN6D1 INT_R_X49Y188/NN6E1 INT_R_X49Y189/NN6END1 INT_R_X49Y189/NW2BEG1 INT_R_X49Y190/NW2A1 VBRK_X118Y187/VBRK_NE4BEG1 
pips: CLBLM_R_X47Y173/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y180/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 DSP_L_X48Y190/DSP_L.DSP_IMUX40_0->DSP_0_B3 DSP_L_X48Y190/DSP_L.DSP_IMUX9_0->DSP_1_A3 INT_L_X48Y190/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X48Y190/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X48Y190/INT_L.NW2END1->>FAN_ALT2 INT_L_X48Y190/INT_L.NW2END1->>IMUX_L9 INT_R_X47Y173/INT_R.LOGIC_OUTS19->>NN6BEG1 INT_R_X47Y179/INT_R.NN6END1->>NE6BEG1 INT_R_X47Y179/INT_R.NN6END1->>NR1BEG1 INT_R_X47Y180/INT_R.NR1END1->>IMUX35 INT_R_X49Y183/INT_R.NE6END1->>NN6BEG1 INT_R_X49Y189/INT_R.NN6END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][19] - 
wires: CLBLM_R_X47Y173/CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y173/CLBLM_L_CMUX CLBLM_R_X47Y179/CLBLM_NE4BEG0 CLBLM_R_X47Y180/CLBLM_IMUX24 CLBLM_R_X47Y180/CLBLM_M_B5 DSP_L_X48Y175/DSP_NE4BEG0_4 DSP_L_X48Y190/DSP_0_B2 DSP_L_X48Y190/DSP_1_A2 DSP_L_X48Y190/DSP_IMUX13_0 DSP_L_X48Y190/DSP_IMUX36_0 HCLK_R_X116Y182/HCLK_NN6A0 INT_INTERFACE_L_X48Y179/INT_INTERFACE_NE4BEG0 INT_INTERFACE_L_X48Y190/INT_INTERFACE_IMUX13 INT_INTERFACE_L_X48Y190/INT_INTERFACE_IMUX36 INT_L_X48Y179/NE6A0 INT_L_X48Y180/NE6B0 INT_L_X48Y181/NE6C0 INT_L_X48Y182/NE6D0 INT_L_X48Y183/NE6E0 INT_L_X48Y183/NW2END_S0_0 INT_L_X48Y184/NN6BEG0 INT_L_X48Y184/NW2END0 INT_L_X48Y185/NN6A0 INT_L_X48Y186/NN6B0 INT_L_X48Y187/NN6C0 INT_L_X48Y188/NN6D0 INT_L_X48Y189/NN6E0 INT_L_X48Y189/NN6END_S1_0 INT_L_X48Y190/FAN_ALT1 INT_L_X48Y190/FAN_BOUNCE1 INT_L_X48Y190/IMUX_L13 INT_L_X48Y190/IMUX_L36 INT_L_X48Y190/NL1BEG_N3 INT_L_X48Y190/NN6END0 INT_R_X47Y173/LOGIC_OUTS18 INT_R_X47Y173/NN6BEG0 INT_R_X47Y174/NN6A0 INT_R_X47Y175/NN6B0 INT_R_X47Y176/NN6C0 INT_R_X47Y177/NN6D0 INT_R_X47Y178/NN6E0 INT_R_X47Y178/NN6END_S1_0 INT_R_X47Y179/NE6BEG0 INT_R_X47Y179/NN6END0 INT_R_X47Y179/NR1BEG0 INT_R_X47Y180/IMUX24 INT_R_X47Y180/NR1END0 INT_R_X49Y183/NE6END0 INT_R_X49Y183/NW2BEG0 INT_R_X49Y184/NW2A0 VBRK_X118Y187/VBRK_NE4BEG0 
pips: CLBLM_R_X47Y173/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y180/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 DSP_L_X48Y190/DSP_L.DSP_IMUX13_0->DSP_1_A2 DSP_L_X48Y190/DSP_L.DSP_IMUX36_0->DSP_0_B2 INT_L_X48Y184/INT_L.NW2END0->>NN6BEG0 INT_L_X48Y190/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X48Y190/INT_L.FAN_BOUNCE1->>IMUX_L36 INT_L_X48Y190/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X48Y190/INT_L.NL1BEG_N3->>IMUX_L13 INT_L_X48Y190/INT_L.NN6END0->>NL1BEG_N3 INT_R_X47Y173/INT_R.LOGIC_OUTS18->>NN6BEG0 INT_R_X47Y179/INT_R.NN6END0->>NE6BEG0 INT_R_X47Y179/INT_R.NN6END0->>NR1BEG0 INT_R_X47Y180/INT_R.NR1END0->>IMUX24 INT_R_X49Y183/INT_R.NE6END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][18] - 
wires: CLBLM_R_X47Y173/CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y173/CLBLM_L_BMUX CLBLM_R_X47Y180/CLBLM_IMUX4 CLBLM_R_X47Y180/CLBLM_M_A6 CLBLM_R_X47Y185/CLBLM_NE4BEG3 DSP_L_X48Y185/DSP_NE4BEG3_0 DSP_L_X48Y190/DSP_0_B1 DSP_L_X48Y190/DSP_1_A1 DSP_L_X48Y190/DSP_IMUX11_0 DSP_L_X48Y190/DSP_IMUX34_0 HCLK_R_X116Y182/HCLK_NN6A3 INT_INTERFACE_L_X48Y185/INT_INTERFACE_NE4BEG3 INT_INTERFACE_L_X48Y190/INT_INTERFACE_IMUX11 INT_INTERFACE_L_X48Y190/INT_INTERFACE_IMUX34 INT_L_X48Y185/NE6A3 INT_L_X48Y186/NE6B3 INT_L_X48Y187/NE6C3 INT_L_X48Y188/NE6D3 INT_L_X48Y189/NE6E3 INT_L_X48Y189/WR1END_S1_0 INT_L_X48Y190/BYP_ALT0 INT_L_X48Y190/BYP_ALT1 INT_L_X48Y190/BYP_BOUNCE0 INT_L_X48Y190/BYP_BOUNCE1 INT_L_X48Y190/IMUX_L11 INT_L_X48Y190/IMUX_L34 INT_L_X48Y190/WR1END0 INT_R_X47Y173/LOGIC_OUTS17 INT_R_X47Y173/NN6BEG3 INT_R_X47Y174/NN6A3 INT_R_X47Y175/NN6B3 INT_R_X47Y176/NN6C3 INT_R_X47Y177/NN6D3 INT_R_X47Y178/NN6E3 INT_R_X47Y179/NL1BEG2 INT_R_X47Y179/NN6BEG3 INT_R_X47Y179/NN6END3 INT_R_X47Y180/IMUX4 INT_R_X47Y180/NL1END2 INT_R_X47Y180/NN6A3 INT_R_X47Y181/NN6B3 INT_R_X47Y182/NN6C3 INT_R_X47Y183/NN6D3 INT_R_X47Y184/NN6E3 INT_R_X47Y185/NE6BEG3 INT_R_X47Y185/NN6END3 INT_R_X49Y189/NE6END3 INT_R_X49Y189/WR1BEG_S0 INT_R_X49Y190/WR1BEG0 VBRK_X118Y193/VBRK_NE4BEG3 
pips: CLBLM_R_X47Y173/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y180/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 DSP_L_X48Y190/DSP_L.DSP_IMUX11_0->DSP_1_A1 DSP_L_X48Y190/DSP_L.DSP_IMUX34_0->DSP_0_B1 INT_L_X48Y190/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X48Y190/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X48Y190/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X48Y190/INT_L.BYP_BOUNCE0->>IMUX_L34 INT_L_X48Y190/INT_L.BYP_BOUNCE1->>IMUX_L11 INT_L_X48Y190/INT_L.WR1END0->>BYP_ALT0 INT_R_X47Y173/INT_R.LOGIC_OUTS17->>NN6BEG3 INT_R_X47Y179/INT_R.NN6END3->>NL1BEG2 INT_R_X47Y179/INT_R.NN6END3->>NN6BEG3 INT_R_X47Y180/INT_R.NL1END2->>IMUX4 INT_R_X47Y185/INT_R.NN6END3->>NE6BEG3 INT_R_X49Y189/INT_R.NE6END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][17] - 
wires: CLBLL_R_X45Y177/CLBLL_NW4END2 CLBLL_R_X45Y178/CLBLL_NE2A2 CLBLM_L_X46Y177/CLBLM_NW4END2 CLBLM_L_X46Y178/CLBLM_NE2A2 CLBLM_R_X47Y173/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y173/CLBLM_L_AMUX CLBLM_R_X47Y179/CLBLM_IMUX43 CLBLM_R_X47Y179/CLBLM_M_D6 CLBLM_R_X47Y190/CLBLM_EE2A2 DSP_L_X48Y190/DSP_0_B0 DSP_L_X48Y190/DSP_1_A0 DSP_L_X48Y190/DSP_EE2A2_0 DSP_L_X48Y190/DSP_IMUX15_0 DSP_L_X48Y190/DSP_IMUX22_0 HCLK_L_X115Y182/HCLK_NW6B2 INT_INTERFACE_L_X48Y190/INT_INTERFACE_EE2A2 INT_INTERFACE_L_X48Y190/INT_INTERFACE_IMUX15 INT_INTERFACE_L_X48Y190/INT_INTERFACE_IMUX22 INT_L_X46Y173/NW6A2 INT_L_X46Y174/NW6B2 INT_L_X46Y175/NW6C2 INT_L_X46Y176/NW6D2 INT_L_X46Y177/NW6E2 INT_L_X46Y178/NE2BEG2 INT_L_X46Y178/NE2END2 INT_L_X46Y178/NN6BEG2 INT_L_X46Y179/NE2A2 INT_L_X46Y179/NN6A2 INT_L_X46Y180/NN6B2 INT_L_X46Y181/NN6C2 INT_L_X46Y182/NN6D2 INT_L_X46Y183/NN6E2 INT_L_X46Y184/NN6BEG2 INT_L_X46Y184/NN6END2 INT_L_X46Y185/NN6A2 INT_L_X46Y186/NN6B2 INT_L_X46Y187/NN6C2 INT_L_X46Y188/NN6D2 INT_L_X46Y189/NN6E2 INT_L_X46Y190/EE2BEG2 INT_L_X46Y190/NN6END2 INT_L_X48Y190/BYP_ALT2 INT_L_X48Y190/BYP_ALT3 INT_L_X48Y190/BYP_BOUNCE2 INT_L_X48Y190/BYP_BOUNCE3 INT_L_X48Y190/EE2END2 INT_L_X48Y190/IMUX_L15 INT_L_X48Y190/IMUX_L22 INT_L_X48Y191/BYP_BOUNCE_N3_2 INT_L_X48Y191/BYP_BOUNCE_N3_3 INT_R_X45Y177/NE2BEG2 INT_R_X45Y177/NW6END2 INT_R_X45Y178/NE2A2 INT_R_X47Y173/LOGIC_OUTS16 INT_R_X47Y173/NW6BEG2 INT_R_X47Y179/IMUX43 INT_R_X47Y179/NE2END2 INT_R_X47Y190/EE2A2 VBRK_X113Y185/VBRK_NW4END2 VBRK_X113Y186/VBRK_NE2A2 VBRK_X118Y198/VBRK_EE2A2 
pips: CLBLM_R_X47Y173/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y179/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 DSP_L_X48Y190/DSP_L.DSP_IMUX15_0->DSP_1_A0 DSP_L_X48Y190/DSP_L.DSP_IMUX22_0->DSP_0_B0 INT_L_X46Y178/INT_L.NE2END2->>NE2BEG2 INT_L_X46Y178/INT_L.NE2END2->>NN6BEG2 INT_L_X46Y184/INT_L.NN6END2->>NN6BEG2 INT_L_X46Y190/INT_L.NN6END2->>EE2BEG2 INT_L_X48Y190/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X48Y190/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X48Y190/INT_L.BYP_BOUNCE2->>IMUX_L22 INT_L_X48Y190/INT_L.BYP_BOUNCE3->>IMUX_L15 INT_L_X48Y190/INT_L.EE2END2->>BYP_ALT2 INT_L_X48Y190/INT_L.EE2END2->>BYP_ALT3 INT_R_X45Y177/INT_R.NW6END2->>NE2BEG2 INT_R_X47Y173/INT_R.LOGIC_OUTS16->>NW6BEG2 INT_R_X47Y179/INT_R.NE2END2->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

r_reg[2]1__1_n_106 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT47 DSP_L_X48Y185/DSP_1_PCIN47 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT47->DSP_1_PCIN47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_107 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT46 DSP_L_X48Y185/DSP_1_PCIN46 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT46->DSP_1_PCIN46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_108 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT45 DSP_L_X48Y185/DSP_1_PCIN45 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT45->DSP_1_PCIN45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_109 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT44 DSP_L_X48Y185/DSP_1_PCIN44 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT44->DSP_1_PCIN44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_110 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT43 DSP_L_X48Y185/DSP_1_PCIN43 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT43->DSP_1_PCIN43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_111 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT42 DSP_L_X48Y185/DSP_1_PCIN42 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT42->DSP_1_PCIN42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_112 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT41 DSP_L_X48Y185/DSP_1_PCIN41 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT41->DSP_1_PCIN41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_113 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT40 DSP_L_X48Y185/DSP_1_PCIN40 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT40->DSP_1_PCIN40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_114 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT39 DSP_L_X48Y185/DSP_1_PCIN39 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT39->DSP_1_PCIN39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_115 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT38 DSP_L_X48Y185/DSP_1_PCIN38 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT38->DSP_1_PCIN38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_116 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT37 DSP_L_X48Y185/DSP_1_PCIN37 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT37->DSP_1_PCIN37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_117 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT36 DSP_L_X48Y185/DSP_1_PCIN36 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT36->DSP_1_PCIN36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_118 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT35 DSP_L_X48Y185/DSP_1_PCIN35 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT35->DSP_1_PCIN35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_119 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT34 DSP_L_X48Y185/DSP_1_PCIN34 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT34->DSP_1_PCIN34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_120 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT33 DSP_L_X48Y185/DSP_1_PCIN33 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT33->DSP_1_PCIN33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_121 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT32 DSP_L_X48Y185/DSP_1_PCIN32 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT32->DSP_1_PCIN32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_122 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT31 DSP_L_X48Y185/DSP_1_PCIN31 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT31->DSP_1_PCIN31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_123 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT30 DSP_L_X48Y185/DSP_1_PCIN30 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT30->DSP_1_PCIN30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_124 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT29 DSP_L_X48Y185/DSP_1_PCIN29 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT29->DSP_1_PCIN29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_125 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT28 DSP_L_X48Y185/DSP_1_PCIN28 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT28->DSP_1_PCIN28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_126 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT27 DSP_L_X48Y185/DSP_1_PCIN27 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT27->DSP_1_PCIN27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_127 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT26 DSP_L_X48Y185/DSP_1_PCIN26 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT26->DSP_1_PCIN26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_128 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT25 DSP_L_X48Y185/DSP_1_PCIN25 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT25->DSP_1_PCIN25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_129 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT24 DSP_L_X48Y185/DSP_1_PCIN24 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT24->DSP_1_PCIN24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_130 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT23 DSP_L_X48Y185/DSP_1_PCIN23 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT23->DSP_1_PCIN23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_131 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT22 DSP_L_X48Y185/DSP_1_PCIN22 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT22->DSP_1_PCIN22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_132 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT21 DSP_L_X48Y185/DSP_1_PCIN21 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT21->DSP_1_PCIN21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_133 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT20 DSP_L_X48Y185/DSP_1_PCIN20 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT20->DSP_1_PCIN20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_134 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT19 DSP_L_X48Y185/DSP_1_PCIN19 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT19->DSP_1_PCIN19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_135 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT18 DSP_L_X48Y185/DSP_1_PCIN18 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT18->DSP_1_PCIN18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_136 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT17 DSP_L_X48Y185/DSP_1_PCIN17 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT17->DSP_1_PCIN17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_137 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT16 DSP_L_X48Y185/DSP_1_PCIN16 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT16->DSP_1_PCIN16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_138 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT15 DSP_L_X48Y185/DSP_1_PCIN15 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT15->DSP_1_PCIN15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_139 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT14 DSP_L_X48Y185/DSP_1_PCIN14 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT14->DSP_1_PCIN14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_140 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT13 DSP_L_X48Y185/DSP_1_PCIN13 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT13->DSP_1_PCIN13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_141 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT12 DSP_L_X48Y185/DSP_1_PCIN12 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT12->DSP_1_PCIN12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_142 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT11 DSP_L_X48Y185/DSP_1_PCIN11 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT11->DSP_1_PCIN11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_143 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT10 DSP_L_X48Y185/DSP_1_PCIN10 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT10->DSP_1_PCIN10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_144 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT9 DSP_L_X48Y185/DSP_1_PCIN9 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT9->DSP_1_PCIN9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_145 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT8 DSP_L_X48Y185/DSP_1_PCIN8 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT8->DSP_1_PCIN8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_146 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT7 DSP_L_X48Y185/DSP_1_PCIN7 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT7->DSP_1_PCIN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_147 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT6 DSP_L_X48Y185/DSP_1_PCIN6 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT6->DSP_1_PCIN6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_148 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT5 DSP_L_X48Y185/DSP_1_PCIN5 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT5->DSP_1_PCIN5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_149 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT4 DSP_L_X48Y185/DSP_1_PCIN4 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT4->DSP_1_PCIN4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_150 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT3 DSP_L_X48Y185/DSP_1_PCIN3 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT3->DSP_1_PCIN3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_151 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT2 DSP_L_X48Y185/DSP_1_PCIN2 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT2->DSP_1_PCIN2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_152 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT1 DSP_L_X48Y185/DSP_1_PCIN1 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT1->DSP_1_PCIN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1__1_n_153 - 
wires: DSP_L_X48Y185/DSP_0_PCOUT0 DSP_L_X48Y185/DSP_1_PCIN0 
pips: DSP_L_X48Y185/DSP_L.DSP_0_PCOUT0->DSP_1_PCIN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

d_next[1][16] - 
wires: CLBLM_R_X47Y172/CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y172/CLBLM_L_DMUX CLBLM_R_X47Y178/CLBLM_NE4BEG1 CLBLM_R_X47Y179/CLBLM_IMUX35 CLBLM_R_X47Y179/CLBLM_M_C6 DSP_L_X48Y175/DSP_NE4BEG1_3 DSP_L_X48Y185/DSP_0_A16 DSP_L_X48Y185/DSP_1_A16 DSP_L_X48Y185/DSP_IMUX45_4 DSP_L_X48Y185/DSP_IMUX47_4 HCLK_R_X116Y182/HCLK_NN6B1 INT_INTERFACE_L_X48Y178/INT_INTERFACE_NE4BEG1 INT_INTERFACE_L_X48Y189/INT_INTERFACE_IMUX45 INT_INTERFACE_L_X48Y189/INT_INTERFACE_IMUX47 INT_L_X48Y178/NE6A1 INT_L_X48Y179/NE6B1 INT_L_X48Y180/NE6C1 INT_L_X48Y181/NE6D1 INT_L_X48Y182/NE6E1 INT_L_X48Y189/BYP_ALT1 INT_L_X48Y189/BYP_BOUNCE1 INT_L_X48Y189/IMUX_L45 INT_L_X48Y189/IMUX_L47 INT_L_X48Y189/NL1BEG0 INT_L_X48Y189/NL1END_S3_0 INT_L_X48Y189/NW2END1 INT_L_X48Y190/NL1END0 INT_R_X47Y172/LOGIC_OUTS19 INT_R_X47Y172/NN6BEG1 INT_R_X47Y173/NN6A1 INT_R_X47Y174/NN6B1 INT_R_X47Y175/NN6C1 INT_R_X47Y176/NN6D1 INT_R_X47Y177/NN6E1 INT_R_X47Y178/NE6BEG1 INT_R_X47Y178/NN6END1 INT_R_X47Y178/NR1BEG1 INT_R_X47Y179/IMUX35 INT_R_X47Y179/NR1END1 INT_R_X49Y182/NE6END1 INT_R_X49Y182/NN6BEG1 INT_R_X49Y183/NN6A1 INT_R_X49Y184/NN6B1 INT_R_X49Y185/NN6C1 INT_R_X49Y186/NN6D1 INT_R_X49Y187/NN6E1 INT_R_X49Y188/NN6END1 INT_R_X49Y188/NW2BEG1 INT_R_X49Y189/NW2A1 VBRK_X118Y186/VBRK_NE4BEG1 
pips: CLBLM_R_X47Y172/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y179/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 DSP_L_X48Y185/DSP_L.DSP_IMUX45_4->DSP_1_A16 DSP_L_X48Y185/DSP_L.DSP_IMUX47_4->DSP_0_A16 INT_L_X48Y189/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X48Y189/INT_L.BYP_BOUNCE1->>IMUX_L45 INT_L_X48Y189/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X48Y189/INT_L.NW2END1->>BYP_ALT1 INT_L_X48Y189/INT_L.NW2END1->>NL1BEG0 INT_R_X47Y172/INT_R.LOGIC_OUTS19->>NN6BEG1 INT_R_X47Y178/INT_R.NN6END1->>NE6BEG1 INT_R_X47Y178/INT_R.NN6END1->>NR1BEG1 INT_R_X47Y179/INT_R.NR1END1->>IMUX35 INT_R_X49Y182/INT_R.NE6END1->>NN6BEG1 INT_R_X49Y188/INT_R.NN6END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][15] - 
wires: CLBLM_R_X47Y172/CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y172/CLBLM_L_CMUX CLBLM_R_X47Y179/CLBLM_IMUX24 CLBLM_R_X47Y179/CLBLM_M_B5 CLBLM_R_X47Y188/CLBLM_NE2A0 DSP_L_X48Y185/DSP_0_A15 DSP_L_X48Y185/DSP_1_A15 DSP_L_X48Y185/DSP_IMUX4_3 DSP_L_X48Y185/DSP_IMUX6_3 DSP_L_X48Y185/DSP_NE2A0_3 HCLK_R_X116Y182/HCLK_NN6B0 INT_INTERFACE_L_X48Y188/INT_INTERFACE_IMUX4 INT_INTERFACE_L_X48Y188/INT_INTERFACE_IMUX6 INT_INTERFACE_L_X48Y188/INT_INTERFACE_NE2A0 INT_L_X48Y187/NE2END_S3_0 INT_L_X48Y188/BYP_ALT0 INT_L_X48Y188/BYP_BOUNCE0 INT_L_X48Y188/IMUX_L4 INT_L_X48Y188/IMUX_L6 INT_L_X48Y188/NE2END0 INT_L_X48Y188/NL1BEG_N3 INT_R_X47Y172/LOGIC_OUTS18 INT_R_X47Y172/NN6BEG0 INT_R_X47Y173/NN6A0 INT_R_X47Y174/NN6B0 INT_R_X47Y175/NN6C0 INT_R_X47Y176/NN6D0 INT_R_X47Y177/NN6E0 INT_R_X47Y177/NN6END_S1_0 INT_R_X47Y178/NN6END0 INT_R_X47Y178/NR1BEG0 INT_R_X47Y179/IMUX24 INT_R_X47Y179/NN2BEG0 INT_R_X47Y179/NR1END0 INT_R_X47Y180/NN2A0 INT_R_X47Y180/NN2END_S2_0 INT_R_X47Y181/NN2END0 INT_R_X47Y181/NN6BEG0 INT_R_X47Y182/NN6A0 INT_R_X47Y183/NN6B0 INT_R_X47Y184/NN6C0 INT_R_X47Y185/NN6D0 INT_R_X47Y186/NN6E0 INT_R_X47Y186/NN6END_S1_0 INT_R_X47Y187/NE2BEG0 INT_R_X47Y187/NN6END0 INT_R_X47Y188/NE2A0 VBRK_X118Y196/VBRK_NE2A0 
pips: CLBLM_R_X47Y172/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y179/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 DSP_L_X48Y185/DSP_L.DSP_IMUX4_3->DSP_1_A15 DSP_L_X48Y185/DSP_L.DSP_IMUX6_3->DSP_0_A15 INT_L_X48Y188/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X48Y188/INT_L.BYP_BOUNCE0->>IMUX_L4 INT_L_X48Y188/INT_L.NE2END0->>BYP_ALT0 INT_L_X48Y188/INT_L.NE2END0->>NL1BEG_N3 INT_L_X48Y188/INT_L.NL1BEG_N3->>IMUX_L6 INT_R_X47Y172/INT_R.LOGIC_OUTS18->>NN6BEG0 INT_R_X47Y178/INT_R.NN6END0->>NR1BEG0 INT_R_X47Y179/INT_R.NR1END0->>IMUX24 INT_R_X47Y179/INT_R.NR1END0->>NN2BEG0 INT_R_X47Y181/INT_R.NN2END0->>NN6BEG0 INT_R_X47Y187/INT_R.NN6END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][14] - 
wires: CLBLM_R_X47Y172/CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y172/CLBLM_L_BMUX CLBLM_R_X47Y179/CLBLM_IMUX4 CLBLM_R_X47Y179/CLBLM_M_A6 CLBLM_R_X47Y180/CLBLM_NE2A2 DSP_L_X48Y180/DSP_NE2A2_0 DSP_L_X48Y185/DSP_0_A14 DSP_L_X48Y185/DSP_1_A14 DSP_L_X48Y185/DSP_IMUX44_3 DSP_L_X48Y185/DSP_IMUX46_3 HCLK_R_X116Y182/HCLK_NN6B3 INT_INTERFACE_L_X48Y180/INT_INTERFACE_NE2A2 INT_INTERFACE_L_X48Y188/INT_INTERFACE_IMUX44 INT_INTERFACE_L_X48Y188/INT_INTERFACE_IMUX46 INT_L_X48Y180/NE2END2 INT_L_X48Y180/NN6BEG2 INT_L_X48Y181/NN6A2 INT_L_X48Y182/NN6B2 INT_L_X48Y183/NN6C2 INT_L_X48Y184/NN6D2 INT_L_X48Y185/NN6E2 INT_L_X48Y186/NN2BEG2 INT_L_X48Y186/NN6END2 INT_L_X48Y187/NN2A2 INT_L_X48Y188/BYP_ALT2 INT_L_X48Y188/BYP_BOUNCE2 INT_L_X48Y188/IMUX_L44 INT_L_X48Y188/IMUX_L46 INT_L_X48Y188/NN2END2 INT_L_X48Y189/BYP_BOUNCE_N3_2 INT_R_X47Y172/LOGIC_OUTS17 INT_R_X47Y172/NN6BEG3 INT_R_X47Y173/NN6A3 INT_R_X47Y174/NN6B3 INT_R_X47Y175/NN6C3 INT_R_X47Y176/NN6D3 INT_R_X47Y177/NN6E3 INT_R_X47Y178/NL1BEG2 INT_R_X47Y178/NN6END3 INT_R_X47Y179/IMUX4 INT_R_X47Y179/NE2BEG2 INT_R_X47Y179/NL1END2 INT_R_X47Y180/NE2A2 VBRK_X118Y188/VBRK_NE2A2 
pips: CLBLM_R_X47Y172/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y179/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 DSP_L_X48Y185/DSP_L.DSP_IMUX44_3->DSP_1_A14 DSP_L_X48Y185/DSP_L.DSP_IMUX46_3->DSP_0_A14 INT_L_X48Y180/INT_L.NE2END2->>NN6BEG2 INT_L_X48Y186/INT_L.NN6END2->>NN2BEG2 INT_L_X48Y188/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X48Y188/INT_L.BYP_BOUNCE2->>IMUX_L46 INT_L_X48Y188/INT_L.NN2END2->>BYP_ALT2 INT_L_X48Y188/INT_L.NN2END2->>IMUX_L44 INT_R_X47Y172/INT_R.LOGIC_OUTS17->>NN6BEG3 INT_R_X47Y178/INT_R.NN6END3->>NL1BEG2 INT_R_X47Y179/INT_R.NL1END2->>IMUX4 INT_R_X47Y179/INT_R.NL1END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][13] - 
wires: CLBLL_R_X45Y176/CLBLL_NW4END2 CLBLL_R_X45Y177/CLBLL_NE2A2 CLBLM_L_X46Y176/CLBLM_NW4END2 CLBLM_L_X46Y177/CLBLM_NE2A2 CLBLM_R_X47Y172/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y172/CLBLM_L_AMUX CLBLM_R_X47Y178/CLBLM_IMUX43 CLBLM_R_X47Y178/CLBLM_M_D6 CLBLM_R_X47Y178/CLBLM_NE4BEG2 DSP_L_X48Y175/DSP_NE4BEG2_3 DSP_L_X48Y185/DSP_0_A13 DSP_L_X48Y185/DSP_1_A13 DSP_L_X48Y185/DSP_IMUX5_3 DSP_L_X48Y185/DSP_IMUX7_3 HCLK_L_X115Y182/HCLK_NW6C2 INT_INTERFACE_L_X48Y178/INT_INTERFACE_NE4BEG2 INT_INTERFACE_L_X48Y188/INT_INTERFACE_IMUX5 INT_INTERFACE_L_X48Y188/INT_INTERFACE_IMUX7 INT_L_X46Y172/NW6A2 INT_L_X46Y173/NW6B2 INT_L_X46Y174/NW6C2 INT_L_X46Y175/NW6D2 INT_L_X46Y176/NW6E2 INT_L_X46Y177/NE2BEG2 INT_L_X46Y177/NE2END2 INT_L_X46Y178/NE2A2 INT_L_X48Y178/NE6A2 INT_L_X48Y179/NE6B2 INT_L_X48Y180/NE6C2 INT_L_X48Y181/NE6D2 INT_L_X48Y182/NE6E2 INT_L_X48Y188/FAN_ALT3 INT_L_X48Y188/FAN_BOUNCE3 INT_L_X48Y188/IMUX_L5 INT_L_X48Y188/IMUX_L7 INT_L_X48Y188/WR1END3 INT_R_X45Y176/NE2BEG2 INT_R_X45Y176/NW6END2 INT_R_X45Y177/NE2A2 INT_R_X47Y172/LOGIC_OUTS16 INT_R_X47Y172/NW6BEG2 INT_R_X47Y178/IMUX43 INT_R_X47Y178/NE2END2 INT_R_X47Y178/NE6BEG2 INT_R_X49Y182/NE6END2 INT_R_X49Y182/NN6BEG2 INT_R_X49Y183/NN6A2 INT_R_X49Y184/NN6B2 INT_R_X49Y185/NN6C2 INT_R_X49Y186/NN6D2 INT_R_X49Y187/NN6E2 INT_R_X49Y188/NN6END2 INT_R_X49Y188/WR1BEG3 VBRK_X113Y184/VBRK_NW4END2 VBRK_X113Y185/VBRK_NE2A2 VBRK_X118Y186/VBRK_NE4BEG2 
pips: CLBLM_R_X47Y172/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y178/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 DSP_L_X48Y185/DSP_L.DSP_IMUX5_3->DSP_1_A13 DSP_L_X48Y185/DSP_L.DSP_IMUX7_3->DSP_0_A13 INT_L_X46Y177/INT_L.NE2END2->>NE2BEG2 INT_L_X48Y188/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X48Y188/INT_L.FAN_BOUNCE3->>IMUX_L5 INT_L_X48Y188/INT_L.WR1END3->>FAN_ALT3 INT_L_X48Y188/INT_L.WR1END3->>IMUX_L7 INT_R_X45Y176/INT_R.NW6END2->>NE2BEG2 INT_R_X47Y172/INT_R.LOGIC_OUTS16->>NW6BEG2 INT_R_X47Y178/INT_R.NE2END2->>IMUX43 INT_R_X47Y178/INT_R.NE2END2->>NE6BEG2 INT_R_X49Y182/INT_R.NE6END2->>NN6BEG2 INT_R_X49Y188/INT_R.NN6END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][12] - 
wires: CLBLM_R_X47Y171/CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y171/CLBLM_L_DMUX CLBLM_R_X47Y177/CLBLM_NE4BEG1 CLBLM_R_X47Y178/CLBLM_IMUX35 CLBLM_R_X47Y178/CLBLM_M_C6 DSP_L_X48Y175/DSP_NE4BEG1_2 DSP_L_X48Y185/DSP_0_A12 DSP_L_X48Y185/DSP_1_A12 DSP_L_X48Y185/DSP_IMUX45_3 DSP_L_X48Y185/DSP_IMUX47_3 HCLK_R_X116Y182/HCLK_NN6C1 INT_INTERFACE_L_X48Y177/INT_INTERFACE_NE4BEG1 INT_INTERFACE_L_X48Y188/INT_INTERFACE_IMUX45 INT_INTERFACE_L_X48Y188/INT_INTERFACE_IMUX47 INT_L_X48Y177/NE6A1 INT_L_X48Y178/NE6B1 INT_L_X48Y179/NE6C1 INT_L_X48Y180/NE6D1 INT_L_X48Y181/NE6E1 INT_L_X48Y188/BYP_ALT1 INT_L_X48Y188/BYP_BOUNCE1 INT_L_X48Y188/IMUX_L45 INT_L_X48Y188/IMUX_L47 INT_L_X48Y188/NL1BEG0 INT_L_X48Y188/NL1END_S3_0 INT_L_X48Y188/NW2END1 INT_L_X48Y189/NL1END0 INT_R_X47Y171/LOGIC_OUTS19 INT_R_X47Y171/NN6BEG1 INT_R_X47Y172/NN6A1 INT_R_X47Y173/NN6B1 INT_R_X47Y174/NN6C1 INT_R_X47Y175/NN6D1 INT_R_X47Y176/NN6E1 INT_R_X47Y177/NE6BEG1 INT_R_X47Y177/NN6END1 INT_R_X47Y177/NR1BEG1 INT_R_X47Y178/IMUX35 INT_R_X47Y178/NR1END1 INT_R_X49Y181/NE6END1 INT_R_X49Y181/NN6BEG1 INT_R_X49Y182/NN6A1 INT_R_X49Y183/NN6B1 INT_R_X49Y184/NN6C1 INT_R_X49Y185/NN6D1 INT_R_X49Y186/NN6E1 INT_R_X49Y187/NN6END1 INT_R_X49Y187/NW2BEG1 INT_R_X49Y188/NW2A1 VBRK_X118Y185/VBRK_NE4BEG1 
pips: CLBLM_R_X47Y171/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y178/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 DSP_L_X48Y185/DSP_L.DSP_IMUX45_3->DSP_1_A12 DSP_L_X48Y185/DSP_L.DSP_IMUX47_3->DSP_0_A12 INT_L_X48Y188/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X48Y188/INT_L.BYP_BOUNCE1->>IMUX_L45 INT_L_X48Y188/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X48Y188/INT_L.NW2END1->>BYP_ALT1 INT_L_X48Y188/INT_L.NW2END1->>NL1BEG0 INT_R_X47Y171/INT_R.LOGIC_OUTS19->>NN6BEG1 INT_R_X47Y177/INT_R.NN6END1->>NE6BEG1 INT_R_X47Y177/INT_R.NN6END1->>NR1BEG1 INT_R_X47Y178/INT_R.NR1END1->>IMUX35 INT_R_X49Y181/INT_R.NE6END1->>NN6BEG1 INT_R_X49Y187/INT_R.NN6END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][11] - 
wires: CLBLM_R_X47Y171/CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y171/CLBLM_L_CMUX CLBLM_R_X47Y177/CLBLM_NE4BEG0 CLBLM_R_X47Y178/CLBLM_IMUX24 CLBLM_R_X47Y178/CLBLM_M_B5 DSP_L_X48Y175/DSP_NE4BEG0_2 DSP_L_X48Y185/DSP_0_A11 DSP_L_X48Y185/DSP_1_A11 DSP_L_X48Y185/DSP_IMUX17_2 DSP_L_X48Y185/DSP_IMUX9_2 HCLK_R_X116Y182/HCLK_NN6C0 INT_INTERFACE_L_X48Y177/INT_INTERFACE_NE4BEG0 INT_INTERFACE_L_X48Y187/INT_INTERFACE_IMUX17 INT_INTERFACE_L_X48Y187/INT_INTERFACE_IMUX9 INT_L_X48Y177/NE6A0 INT_L_X48Y178/NE6B0 INT_L_X48Y179/NE6C0 INT_L_X48Y180/NE6D0 INT_L_X48Y181/NE6E0 INT_L_X48Y181/NW2END_S0_0 INT_L_X48Y182/NN6BEG0 INT_L_X48Y182/NW2END0 INT_L_X48Y183/NN6A0 INT_L_X48Y184/NN6B0 INT_L_X48Y185/NN6C0 INT_L_X48Y186/NN6D0 INT_L_X48Y187/IMUX_L17 INT_L_X48Y187/IMUX_L9 INT_L_X48Y187/NN6E0 INT_L_X48Y187/NN6END_S1_0 INT_L_X48Y187/SR1BEG_S0 INT_L_X48Y188/NN6END0 INT_R_X47Y171/LOGIC_OUTS18 INT_R_X47Y171/NN6BEG0 INT_R_X47Y172/NN6A0 INT_R_X47Y173/NN6B0 INT_R_X47Y174/NN6C0 INT_R_X47Y175/NN6D0 INT_R_X47Y176/NN6E0 INT_R_X47Y176/NN6END_S1_0 INT_R_X47Y177/NE6BEG0 INT_R_X47Y177/NN6END0 INT_R_X47Y177/NR1BEG0 INT_R_X47Y178/IMUX24 INT_R_X47Y178/NR1END0 INT_R_X49Y181/NE6END0 INT_R_X49Y181/NW2BEG0 INT_R_X49Y182/NW2A0 VBRK_X118Y185/VBRK_NE4BEG0 
pips: CLBLM_R_X47Y171/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y178/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 DSP_L_X48Y185/DSP_L.DSP_IMUX17_2->DSP_0_A11 DSP_L_X48Y185/DSP_L.DSP_IMUX9_2->DSP_1_A11 INT_L_X48Y182/INT_L.NW2END0->>NN6BEG0 INT_L_X48Y187/INT_L.NN6END_S1_0->>SR1BEG_S0 INT_L_X48Y187/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X48Y187/INT_L.SR1BEG_S0->>IMUX_L9 INT_R_X47Y171/INT_R.LOGIC_OUTS18->>NN6BEG0 INT_R_X47Y177/INT_R.NN6END0->>NE6BEG0 INT_R_X47Y177/INT_R.NN6END0->>NR1BEG0 INT_R_X47Y178/INT_R.NR1END0->>IMUX24 INT_R_X49Y181/INT_R.NE6END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][10] - 
wires: CLBLM_R_X47Y171/CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y171/CLBLM_L_BMUX CLBLM_R_X47Y178/CLBLM_IMUX4 CLBLM_R_X47Y178/CLBLM_M_A6 CLBLM_R_X47Y179/CLBLM_NE2A2 DSP_L_X48Y175/DSP_NE2A2_4 DSP_L_X48Y185/DSP_0_A10 DSP_L_X48Y185/DSP_1_A10 DSP_L_X48Y185/DSP_IMUX13_2 DSP_L_X48Y185/DSP_IMUX21_2 HCLK_R_X116Y182/HCLK_NN6C3 INT_INTERFACE_L_X48Y179/INT_INTERFACE_NE2A2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_IMUX13 INT_INTERFACE_L_X48Y187/INT_INTERFACE_IMUX21 INT_L_X48Y179/NE2END2 INT_L_X48Y179/NN6BEG2 INT_L_X48Y180/NN6A2 INT_L_X48Y181/NN6B2 INT_L_X48Y182/NN6C2 INT_L_X48Y183/NN6D2 INT_L_X48Y184/NN6E2 INT_L_X48Y185/NN2BEG2 INT_L_X48Y185/NN6END2 INT_L_X48Y186/NN2A2 INT_L_X48Y187/IMUX_L13 INT_L_X48Y187/IMUX_L21 INT_L_X48Y187/NN2END2 INT_R_X47Y171/LOGIC_OUTS17 INT_R_X47Y171/NN6BEG3 INT_R_X47Y172/NN6A3 INT_R_X47Y173/NN6B3 INT_R_X47Y174/NN6C3 INT_R_X47Y175/NN6D3 INT_R_X47Y176/NN6E3 INT_R_X47Y177/NL1BEG2 INT_R_X47Y177/NN6END3 INT_R_X47Y178/IMUX4 INT_R_X47Y178/NE2BEG2 INT_R_X47Y178/NL1END2 INT_R_X47Y179/NE2A2 VBRK_X118Y187/VBRK_NE2A2 
pips: CLBLM_R_X47Y171/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y178/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 DSP_L_X48Y185/DSP_L.DSP_IMUX13_2->DSP_1_A10 DSP_L_X48Y185/DSP_L.DSP_IMUX21_2->DSP_0_A10 INT_L_X48Y179/INT_L.NE2END2->>NN6BEG2 INT_L_X48Y185/INT_L.NN6END2->>NN2BEG2 INT_L_X48Y187/INT_L.NN2END2->>IMUX_L13 INT_L_X48Y187/INT_L.NN2END2->>IMUX_L21 INT_R_X47Y171/INT_R.LOGIC_OUTS17->>NN6BEG3 INT_R_X47Y177/INT_R.NN6END3->>NL1BEG2 INT_R_X47Y178/INT_R.NL1END2->>IMUX4 INT_R_X47Y178/INT_R.NL1END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][9] - 
wires: CLBLL_R_X45Y175/CLBLL_NW4END2 CLBLL_R_X45Y176/CLBLL_NE2A2 CLBLM_L_X46Y175/CLBLM_NW4END2 CLBLM_L_X46Y176/CLBLM_NE2A2 CLBLM_R_X47Y171/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y171/CLBLM_L_AMUX CLBLM_R_X47Y177/CLBLM_IMUX43 CLBLM_R_X47Y177/CLBLM_M_D6 CLBLM_R_X47Y186/CLBLM_NE4C2 CLBLM_R_X47Y187/CLBLM_EL1BEG1 CLBLM_R_X47Y187/CLBLM_NW2A2 DSP_L_X48Y185/DSP_0_A9 DSP_L_X48Y185/DSP_1_A9 DSP_L_X48Y185/DSP_EL1BEG1_2 DSP_L_X48Y185/DSP_IMUX11_2 DSP_L_X48Y185/DSP_IMUX19_2 DSP_L_X48Y185/DSP_NE4C2_1 DSP_L_X48Y185/DSP_NW2A2_2 HCLK_L_X115Y182/HCLK_NW6D2 INT_INTERFACE_L_X48Y186/INT_INTERFACE_NE4C2 INT_INTERFACE_L_X48Y187/INT_INTERFACE_EL1BEG1 INT_INTERFACE_L_X48Y187/INT_INTERFACE_IMUX11 INT_INTERFACE_L_X48Y187/INT_INTERFACE_IMUX19 INT_INTERFACE_L_X48Y187/INT_INTERFACE_NW2A2 INT_L_X46Y171/NW6A2 INT_L_X46Y172/NW6B2 INT_L_X46Y173/NW6C2 INT_L_X46Y174/NW6D2 INT_L_X46Y175/NW6E2 INT_L_X46Y176/NE2BEG2 INT_L_X46Y176/NE2END2 INT_L_X46Y176/NN6BEG2 INT_L_X46Y177/NE2A2 INT_L_X46Y177/NN6A2 INT_L_X46Y178/NN6B2 INT_L_X46Y179/NN6C2 INT_L_X46Y180/NN6D2 INT_L_X46Y181/NN6E2 INT_L_X46Y182/NE6BEG2 INT_L_X46Y182/NN6END2 INT_L_X48Y186/NE6END2 INT_L_X48Y186/NW2BEG2 INT_L_X48Y187/EL1END1 INT_L_X48Y187/IMUX_L11 INT_L_X48Y187/IMUX_L19 INT_L_X48Y187/NW2A2 INT_R_X45Y175/NE2BEG2 INT_R_X45Y175/NW6END2 INT_R_X45Y176/NE2A2 INT_R_X47Y171/LOGIC_OUTS16 INT_R_X47Y171/NW6BEG2 INT_R_X47Y177/IMUX43 INT_R_X47Y177/NE2END2 INT_R_X47Y182/NE6A2 INT_R_X47Y183/NE6B2 INT_R_X47Y184/NE6C2 INT_R_X47Y185/NE6D2 INT_R_X47Y186/NE6E2 INT_R_X47Y187/EL1BEG1 INT_R_X47Y187/NW2END2 VBRK_X113Y183/VBRK_NW4END2 VBRK_X113Y184/VBRK_NE2A2 VBRK_X118Y194/VBRK_NE4C2 VBRK_X118Y195/VBRK_EL1BEG1 VBRK_X118Y195/VBRK_NW2A2 
pips: CLBLM_R_X47Y171/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y177/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 DSP_L_X48Y185/DSP_L.DSP_IMUX11_2->DSP_1_A9 DSP_L_X48Y185/DSP_L.DSP_IMUX19_2->DSP_0_A9 INT_L_X46Y176/INT_L.NE2END2->>NE2BEG2 INT_L_X46Y176/INT_L.NE2END2->>NN6BEG2 INT_L_X46Y182/INT_L.NN6END2->>NE6BEG2 INT_L_X48Y186/INT_L.NE6END2->>NW2BEG2 INT_L_X48Y187/INT_L.EL1END1->>IMUX_L11 INT_L_X48Y187/INT_L.EL1END1->>IMUX_L19 INT_R_X45Y175/INT_R.NW6END2->>NE2BEG2 INT_R_X47Y171/INT_R.LOGIC_OUTS16->>NW6BEG2 INT_R_X47Y177/INT_R.NE2END2->>IMUX43 INT_R_X47Y187/INT_R.NW2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][8] - 
wires: CLBLM_R_X47Y170/CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y170/CLBLM_L_DMUX CLBLM_R_X47Y177/CLBLM_IMUX35 CLBLM_R_X47Y177/CLBLM_M_C6 CLBLM_R_X47Y187/CLBLM_EL1BEG3 DSP_L_X48Y185/DSP_0_A8 DSP_L_X48Y185/DSP_1_A8 DSP_L_X48Y185/DSP_EL1BEG3_2 DSP_L_X48Y185/DSP_IMUX15_2 DSP_L_X48Y185/DSP_IMUX23_2 HCLK_R_X116Y182/HCLK_NN6D1 INT_INTERFACE_L_X48Y187/INT_INTERFACE_EL1BEG3 INT_INTERFACE_L_X48Y187/INT_INTERFACE_IMUX15 INT_INTERFACE_L_X48Y187/INT_INTERFACE_IMUX23 INT_L_X48Y187/EL1END3 INT_L_X48Y187/IMUX_L15 INT_L_X48Y187/IMUX_L23 INT_R_X47Y170/LOGIC_OUTS19 INT_R_X47Y170/NN6BEG1 INT_R_X47Y171/NN6A1 INT_R_X47Y172/NN6B1 INT_R_X47Y173/NN6C1 INT_R_X47Y174/NN6D1 INT_R_X47Y175/NN6E1 INT_R_X47Y176/NN6END1 INT_R_X47Y176/NR1BEG1 INT_R_X47Y177/IMUX35 INT_R_X47Y177/NN2BEG1 INT_R_X47Y177/NR1END1 INT_R_X47Y178/NN2A1 INT_R_X47Y179/NN2BEG1 INT_R_X47Y179/NN2END1 INT_R_X47Y180/NN2A1 INT_R_X47Y181/NN2END1 INT_R_X47Y181/NN6BEG1 INT_R_X47Y182/NN6A1 INT_R_X47Y183/NN6B1 INT_R_X47Y184/NN6C1 INT_R_X47Y185/NN6D1 INT_R_X47Y186/NN6E1 INT_R_X47Y187/EL1BEG3 INT_R_X47Y187/NL1BEG0 INT_R_X47Y187/NL1END_S3_0 INT_R_X47Y187/NN6END1 INT_R_X47Y188/EL1BEG_N3 INT_R_X47Y188/NL1END0 VBRK_X118Y195/VBRK_EL1BEG3 
pips: CLBLM_R_X47Y170/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y177/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 DSP_L_X48Y185/DSP_L.DSP_IMUX15_2->DSP_1_A8 DSP_L_X48Y185/DSP_L.DSP_IMUX23_2->DSP_0_A8 INT_L_X48Y187/INT_L.EL1END3->>IMUX_L15 INT_L_X48Y187/INT_L.EL1END3->>IMUX_L23 INT_R_X47Y170/INT_R.LOGIC_OUTS19->>NN6BEG1 INT_R_X47Y176/INT_R.NN6END1->>NR1BEG1 INT_R_X47Y177/INT_R.NR1END1->>IMUX35 INT_R_X47Y177/INT_R.NR1END1->>NN2BEG1 INT_R_X47Y179/INT_R.NN2END1->>NN2BEG1 INT_R_X47Y181/INT_R.NN2END1->>NN6BEG1 INT_R_X47Y187/INT_R.NN6END1->>NL1BEG0 INT_R_X47Y188/INT_R.NL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][7] - 
wires: CLBLM_R_X47Y170/CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y170/CLBLM_L_CMUX CLBLM_R_X47Y177/CLBLM_IMUX24 CLBLM_R_X47Y177/CLBLM_M_B5 CLBLM_R_X47Y186/CLBLM_EE2A0 DSP_L_X48Y185/DSP_0_A7 DSP_L_X48Y185/DSP_1_A7 DSP_L_X48Y185/DSP_EE2A0_1 DSP_L_X48Y185/DSP_IMUX17_1 DSP_L_X48Y185/DSP_IMUX9_1 HCLK_R_X116Y182/HCLK_NN6D0 INT_INTERFACE_L_X48Y186/INT_INTERFACE_EE2A0 INT_INTERFACE_L_X48Y186/INT_INTERFACE_IMUX17 INT_INTERFACE_L_X48Y186/INT_INTERFACE_IMUX9 INT_L_X46Y177/NW2END_S0_0 INT_L_X46Y178/NN2BEG0 INT_L_X46Y178/NW2END0 INT_L_X46Y179/NN2A0 INT_L_X46Y179/NN2END_S2_0 INT_L_X46Y180/NN2END0 INT_L_X46Y180/NN6BEG0 INT_L_X46Y181/NN6A0 INT_L_X46Y182/NN6B0 INT_L_X46Y183/NN6C0 INT_L_X46Y184/NN6D0 INT_L_X46Y185/NN6E0 INT_L_X46Y185/NN6END_S1_0 INT_L_X46Y186/EE2BEG0 INT_L_X46Y186/NN6END0 INT_L_X48Y186/EE2END0 INT_L_X48Y186/IMUX_L17 INT_L_X48Y186/IMUX_L9 INT_R_X47Y170/LOGIC_OUTS18 INT_R_X47Y170/NN6BEG0 INT_R_X47Y171/NN6A0 INT_R_X47Y172/NN6B0 INT_R_X47Y173/NN6C0 INT_R_X47Y174/NN6D0 INT_R_X47Y175/NN6E0 INT_R_X47Y175/NN6END_S1_0 INT_R_X47Y176/NN6END0 INT_R_X47Y176/NR1BEG0 INT_R_X47Y177/IMUX24 INT_R_X47Y177/NR1END0 INT_R_X47Y177/NW2BEG0 INT_R_X47Y178/NW2A0 INT_R_X47Y186/EE2A0 VBRK_X118Y194/VBRK_EE2A0 
pips: CLBLM_R_X47Y170/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y177/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 DSP_L_X48Y185/DSP_L.DSP_IMUX17_1->DSP_0_A7 DSP_L_X48Y185/DSP_L.DSP_IMUX9_1->DSP_1_A7 INT_L_X46Y178/INT_L.NW2END0->>NN2BEG0 INT_L_X46Y180/INT_L.NN2END0->>NN6BEG0 INT_L_X46Y186/INT_L.NN6END0->>EE2BEG0 INT_L_X48Y186/INT_L.EE2END0->>IMUX_L17 INT_L_X48Y186/INT_L.EE2END0->>IMUX_L9 INT_R_X47Y170/INT_R.LOGIC_OUTS18->>NN6BEG0 INT_R_X47Y176/INT_R.NN6END0->>NR1BEG0 INT_R_X47Y177/INT_R.NR1END0->>IMUX24 INT_R_X47Y177/INT_R.NR1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][6] - 
wires: CLBLM_R_X47Y170/CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y170/CLBLM_L_BMUX CLBLM_R_X47Y177/CLBLM_IMUX4 CLBLM_R_X47Y177/CLBLM_M_A6 CLBLM_R_X47Y186/CLBLM_NE2A2 DSP_L_X48Y185/DSP_0_A6 DSP_L_X48Y185/DSP_1_A6 DSP_L_X48Y185/DSP_IMUX13_1 DSP_L_X48Y185/DSP_IMUX21_1 DSP_L_X48Y185/DSP_NE2A2_1 HCLK_R_X116Y182/HCLK_NN6D3 INT_INTERFACE_L_X48Y186/INT_INTERFACE_IMUX13 INT_INTERFACE_L_X48Y186/INT_INTERFACE_IMUX21 INT_INTERFACE_L_X48Y186/INT_INTERFACE_NE2A2 INT_L_X48Y186/IMUX_L13 INT_L_X48Y186/IMUX_L21 INT_L_X48Y186/NE2END2 INT_R_X47Y170/LOGIC_OUTS17 INT_R_X47Y170/NN6BEG3 INT_R_X47Y171/NN6A3 INT_R_X47Y172/NN6B3 INT_R_X47Y173/NN6C3 INT_R_X47Y174/NN6D3 INT_R_X47Y175/NN6E3 INT_R_X47Y176/NL1BEG2 INT_R_X47Y176/NN2BEG3 INT_R_X47Y176/NN6END3 INT_R_X47Y177/IMUX4 INT_R_X47Y177/NL1END2 INT_R_X47Y177/NN2A3 INT_R_X47Y178/NN2END3 INT_R_X47Y178/NN6BEG3 INT_R_X47Y179/NN6A3 INT_R_X47Y180/NN6B3 INT_R_X47Y181/NN6C3 INT_R_X47Y182/NN6D3 INT_R_X47Y183/NN6E3 INT_R_X47Y184/NL1BEG2 INT_R_X47Y184/NN6END3 INT_R_X47Y185/NE2BEG2 INT_R_X47Y185/NL1END2 INT_R_X47Y186/NE2A2 VBRK_X118Y194/VBRK_NE2A2 
pips: CLBLM_R_X47Y170/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y177/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 DSP_L_X48Y185/DSP_L.DSP_IMUX13_1->DSP_1_A6 DSP_L_X48Y185/DSP_L.DSP_IMUX21_1->DSP_0_A6 INT_L_X48Y186/INT_L.NE2END2->>IMUX_L13 INT_L_X48Y186/INT_L.NE2END2->>IMUX_L21 INT_R_X47Y170/INT_R.LOGIC_OUTS17->>NN6BEG3 INT_R_X47Y176/INT_R.NN6END3->>NL1BEG2 INT_R_X47Y176/INT_R.NN6END3->>NN2BEG3 INT_R_X47Y177/INT_R.NL1END2->>IMUX4 INT_R_X47Y178/INT_R.NN2END3->>NN6BEG3 INT_R_X47Y184/INT_R.NN6END3->>NL1BEG2 INT_R_X47Y185/INT_R.NL1END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][5] - 
wires: CLBLM_R_X47Y170/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y170/CLBLM_L_AMUX CLBLM_R_X47Y176/CLBLM_IMUX43 CLBLM_R_X47Y176/CLBLM_M_D6 CLBLM_R_X47Y186/CLBLM_EL1BEG1 DSP_L_X48Y185/DSP_0_A5 DSP_L_X48Y185/DSP_1_A5 DSP_L_X48Y185/DSP_EL1BEG1_1 DSP_L_X48Y185/DSP_IMUX11_1 DSP_L_X48Y185/DSP_IMUX19_1 HCLK_R_X116Y182/HCLK_NN2BEG2 HCLK_R_X116Y182/HCLK_NN6BEG2 INT_INTERFACE_L_X48Y186/INT_INTERFACE_EL1BEG1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_IMUX11 INT_INTERFACE_L_X48Y186/INT_INTERFACE_IMUX19 INT_L_X48Y186/EL1END1 INT_L_X48Y186/IMUX_L11 INT_L_X48Y186/IMUX_L19 INT_R_X47Y170/LOGIC_OUTS16 INT_R_X47Y170/NN2BEG2 INT_R_X47Y171/NN2A2 INT_R_X47Y172/NN2BEG2 INT_R_X47Y172/NN2END2 INT_R_X47Y173/NN2A2 INT_R_X47Y174/NN2BEG2 INT_R_X47Y174/NN2END2 INT_R_X47Y174/NN6BEG2 INT_R_X47Y175/NN2A2 INT_R_X47Y175/NN6A2 INT_R_X47Y176/IMUX43 INT_R_X47Y176/NN2END2 INT_R_X47Y176/NN6B2 INT_R_X47Y177/NN6C2 INT_R_X47Y178/NN6D2 INT_R_X47Y179/NN6E2 INT_R_X47Y180/NN6BEG2 INT_R_X47Y180/NN6END2 INT_R_X47Y181/NN6A2 INT_R_X47Y182/NN6B2 INT_R_X47Y183/NN6C2 INT_R_X47Y184/NN6D2 INT_R_X47Y185/NN6E2 INT_R_X47Y186/EL1BEG1 INT_R_X47Y186/NN6END2 VBRK_X118Y194/VBRK_EL1BEG1 
pips: CLBLM_R_X47Y170/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 DSP_L_X48Y185/DSP_L.DSP_IMUX11_1->DSP_1_A5 DSP_L_X48Y185/DSP_L.DSP_IMUX19_1->DSP_0_A5 INT_L_X48Y186/INT_L.EL1END1->>IMUX_L11 INT_L_X48Y186/INT_L.EL1END1->>IMUX_L19 INT_R_X47Y170/INT_R.LOGIC_OUTS16->>NN2BEG2 INT_R_X47Y172/INT_R.NN2END2->>NN2BEG2 INT_R_X47Y174/INT_R.NN2END2->>NN2BEG2 INT_R_X47Y174/INT_R.NN2END2->>NN6BEG2 INT_R_X47Y176/INT_R.NN2END2->>IMUX43 INT_R_X47Y180/INT_R.NN6END2->>NN6BEG2 INT_R_X47Y186/INT_R.NN6END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][4] - 
wires: CLBLM_R_X47Y169/CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y169/CLBLM_L_DMUX CLBLM_R_X47Y176/CLBLM_IMUX35 CLBLM_R_X47Y176/CLBLM_M_C6 CLBLM_R_X47Y186/CLBLM_EL1BEG3 DSP_L_X48Y185/DSP_0_A4 DSP_L_X48Y185/DSP_1_A4 DSP_L_X48Y185/DSP_EL1BEG3_1 DSP_L_X48Y185/DSP_IMUX15_1 DSP_L_X48Y185/DSP_IMUX23_1 HCLK_R_X116Y182/HCLK_NN6E1 INT_INTERFACE_L_X48Y186/INT_INTERFACE_EL1BEG3 INT_INTERFACE_L_X48Y186/INT_INTERFACE_IMUX15 INT_INTERFACE_L_X48Y186/INT_INTERFACE_IMUX23 INT_L_X48Y186/EL1END3 INT_L_X48Y186/IMUX_L15 INT_L_X48Y186/IMUX_L23 INT_R_X47Y169/LOGIC_OUTS19 INT_R_X47Y169/NN6BEG1 INT_R_X47Y170/NN6A1 INT_R_X47Y171/NN6B1 INT_R_X47Y172/NN6C1 INT_R_X47Y173/NN6D1 INT_R_X47Y174/NN6E1 INT_R_X47Y175/NN6END1 INT_R_X47Y175/NR1BEG1 INT_R_X47Y176/IMUX35 INT_R_X47Y176/NN2BEG1 INT_R_X47Y176/NR1END1 INT_R_X47Y177/NN2A1 INT_R_X47Y178/NN2BEG1 INT_R_X47Y178/NN2END1 INT_R_X47Y179/NN2A1 INT_R_X47Y180/NN2END1 INT_R_X47Y180/NN6BEG1 INT_R_X47Y181/NN6A1 INT_R_X47Y182/NN6B1 INT_R_X47Y183/NN6C1 INT_R_X47Y184/NN6D1 INT_R_X47Y185/NN6E1 INT_R_X47Y186/EL1BEG3 INT_R_X47Y186/NL1BEG0 INT_R_X47Y186/NL1END_S3_0 INT_R_X47Y186/NN6END1 INT_R_X47Y187/EL1BEG_N3 INT_R_X47Y187/NL1END0 VBRK_X118Y194/VBRK_EL1BEG3 
pips: CLBLM_R_X47Y169/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 DSP_L_X48Y185/DSP_L.DSP_IMUX15_1->DSP_1_A4 DSP_L_X48Y185/DSP_L.DSP_IMUX23_1->DSP_0_A4 INT_L_X48Y186/INT_L.EL1END3->>IMUX_L15 INT_L_X48Y186/INT_L.EL1END3->>IMUX_L23 INT_R_X47Y169/INT_R.LOGIC_OUTS19->>NN6BEG1 INT_R_X47Y175/INT_R.NN6END1->>NR1BEG1 INT_R_X47Y176/INT_R.NR1END1->>IMUX35 INT_R_X47Y176/INT_R.NR1END1->>NN2BEG1 INT_R_X47Y178/INT_R.NN2END1->>NN2BEG1 INT_R_X47Y180/INT_R.NN2END1->>NN6BEG1 INT_R_X47Y186/INT_R.NN6END1->>NL1BEG0 INT_R_X47Y187/INT_R.NL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][3] - 
wires: CLBLM_R_X47Y169/CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y169/CLBLM_L_CMUX CLBLM_R_X47Y176/CLBLM_IMUX24 CLBLM_R_X47Y176/CLBLM_M_B5 CLBLM_R_X47Y185/CLBLM_NE2A0 DSP_L_X48Y185/DSP_0_A3 DSP_L_X48Y185/DSP_1_A3 DSP_L_X48Y185/DSP_IMUX17_0 DSP_L_X48Y185/DSP_IMUX9_0 DSP_L_X48Y185/DSP_NE2A0_0 HCLK_R_X116Y182/HCLK_NN6E0 HCLK_R_X116Y182/HCLK_NN6END_S1_0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_IMUX17 INT_INTERFACE_L_X48Y185/INT_INTERFACE_IMUX9 INT_INTERFACE_L_X48Y185/INT_INTERFACE_NE2A0 INT_L_X48Y184/NE2END_S3_0 INT_L_X48Y185/IMUX_L17 INT_L_X48Y185/IMUX_L9 INT_L_X48Y185/NE2END0 INT_R_X47Y169/LOGIC_OUTS18 INT_R_X47Y169/NN6BEG0 INT_R_X47Y170/NN6A0 INT_R_X47Y171/NN6B0 INT_R_X47Y172/NN6C0 INT_R_X47Y173/NN6D0 INT_R_X47Y174/NN6E0 INT_R_X47Y174/NN6END_S1_0 INT_R_X47Y175/NN6END0 INT_R_X47Y175/NR1BEG0 INT_R_X47Y176/IMUX24 INT_R_X47Y176/NN2BEG0 INT_R_X47Y176/NR1END0 INT_R_X47Y177/NN2A0 INT_R_X47Y177/NN2END_S2_0 INT_R_X47Y178/NN2END0 INT_R_X47Y178/NN6BEG0 INT_R_X47Y179/NN6A0 INT_R_X47Y180/NN6B0 INT_R_X47Y181/NN6C0 INT_R_X47Y182/NN6D0 INT_R_X47Y183/NN6E0 INT_R_X47Y183/NN6END_S1_0 INT_R_X47Y184/NE2BEG0 INT_R_X47Y184/NN6END0 INT_R_X47Y185/NE2A0 VBRK_X118Y193/VBRK_NE2A0 
pips: CLBLM_R_X47Y169/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 DSP_L_X48Y185/DSP_L.DSP_IMUX17_0->DSP_0_A3 DSP_L_X48Y185/DSP_L.DSP_IMUX9_0->DSP_1_A3 INT_L_X48Y185/INT_L.NE2END0->>IMUX_L17 INT_L_X48Y185/INT_L.NE2END0->>IMUX_L9 INT_R_X47Y169/INT_R.LOGIC_OUTS18->>NN6BEG0 INT_R_X47Y175/INT_R.NN6END0->>NR1BEG0 INT_R_X47Y176/INT_R.NR1END0->>IMUX24 INT_R_X47Y176/INT_R.NR1END0->>NN2BEG0 INT_R_X47Y178/INT_R.NN2END0->>NN6BEG0 INT_R_X47Y184/INT_R.NN6END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][2] - 
wires: BRAM_INT_INTERFACE_L_X38Y173/INT_INTERFACE_LH10 BRAM_L_X38Y170/BRAM_LH10_3 CLBLL_L_X40Y173/CLBLL_LH8 CLBLL_R_X45Y173/CLBLL_LH4 CLBLM_L_X36Y173/CLBLM_LH12 CLBLM_L_X46Y173/CLBLM_LH4 CLBLM_R_X37Y173/CLBLM_LH10 CLBLM_R_X39Y173/CLBLM_LH8 CLBLM_R_X47Y169/CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y169/CLBLM_L_BMUX CLBLM_R_X47Y169/CLBLM_NE4BEG3 CLBLM_R_X47Y173/CLBLM_LH2 CLBLM_R_X47Y176/CLBLM_IMUX8 CLBLM_R_X47Y176/CLBLM_M_A5 DSP_L_X48Y165/DSP_NE4BEG3_4 DSP_L_X48Y170/DSP_LH2_3 DSP_L_X48Y185/DSP_0_A2 DSP_L_X48Y185/DSP_1_A2 DSP_L_X48Y185/DSP_IMUX13_0 DSP_L_X48Y185/DSP_IMUX21_0 DSP_R_X35Y170/DSP_LH12_3 HCLK_R_X116Y182/HCLK_NN6E3 HCLK_R_X122Y182/HCLK_LV1 INT_INTERFACE_L_X48Y169/INT_INTERFACE_NE4BEG3 INT_INTERFACE_L_X48Y173/INT_INTERFACE_LH2 INT_INTERFACE_L_X48Y185/INT_INTERFACE_IMUX13 INT_INTERFACE_L_X48Y185/INT_INTERFACE_IMUX21 INT_INTERFACE_R_X35Y173/INT_INTERFACE_LH12 INT_L_X36Y173/LH11 INT_L_X38Y173/LH9 INT_L_X40Y173/LH7 INT_L_X44Y173/LH5 INT_L_X46Y173/LH3 INT_L_X48Y169/NE6A3 INT_L_X48Y170/NE6B3 INT_L_X48Y171/NE6C3 INT_L_X48Y172/NE6D3 INT_L_X48Y173/LH1 INT_L_X48Y173/NE6E3 INT_L_X48Y185/IMUX_L13 INT_L_X48Y185/IMUX_L21 INT_L_X48Y185/WL1END2 INT_R_X35Y173/LH12 INT_R_X37Y173/LH10 INT_R_X39Y173/LH8 INT_R_X41Y173/LH6 INT_R_X45Y173/LH4 INT_R_X47Y169/LOGIC_OUTS17 INT_R_X47Y169/NE6BEG3 INT_R_X47Y169/NN6BEG3 INT_R_X47Y170/NN6A3 INT_R_X47Y171/NN6B3 INT_R_X47Y172/NN6C3 INT_R_X47Y173/LH2 INT_R_X47Y173/NN6D3 INT_R_X47Y174/NN6E3 INT_R_X47Y175/NL1BEG2 INT_R_X47Y175/NN6END3 INT_R_X47Y176/FAN_ALT7 INT_R_X47Y176/FAN_BOUNCE7 INT_R_X47Y176/IMUX8 INT_R_X47Y176/NL1END2 INT_R_X49Y173/LH0 INT_R_X49Y173/LV0 INT_R_X49Y173/NE6END3 INT_R_X49Y174/LV1 INT_R_X49Y175/LV2 INT_R_X49Y176/LV3 INT_R_X49Y177/LV4 INT_R_X49Y178/LV5 INT_R_X49Y179/LV6 INT_R_X49Y180/LV7 INT_R_X49Y181/LV8 INT_R_X49Y182/LV9 INT_R_X49Y183/LV10 INT_R_X49Y184/LV11 INT_R_X49Y185/LV12 INT_R_X49Y185/SS6END3 INT_R_X49Y185/WL1BEG2 INT_R_X49Y186/LV13 INT_R_X49Y186/SS6E3 INT_R_X49Y186/SS6END_N0_3 INT_R_X49Y187/LV14 INT_R_X49Y187/SS6D3 INT_R_X49Y188/LV15 INT_R_X49Y188/SS6C3 INT_R_X49Y189/LV16 INT_R_X49Y189/SS6B3 INT_R_X49Y190/LV17 INT_R_X49Y190/SS6A3 INT_R_X49Y191/LV18 INT_R_X49Y191/SS6BEG3 PCIE_INT_INTERFACE_L_X44Y173/INT_INTERFACE_LH6 PCIE_INT_INTERFACE_R_X41Y173/INT_INTERFACE_LH6 PCIE_TOP_X104Y177/PCIE_LH6_3 VBRK_X113Y180/VBRK_LH4 VBRK_X118Y176/VBRK_NE4BEG3 VBRK_X118Y180/VBRK_LH2 VBRK_X89Y180/VBRK_LH12 VBRK_X99Y180/VBRK_LH8 
pips: CLBLM_R_X47Y169/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 DSP_L_X48Y185/DSP_L.DSP_IMUX13_0->DSP_1_A2 DSP_L_X48Y185/DSP_L.DSP_IMUX21_0->DSP_0_A2 INT_L_X48Y185/INT_L.WL1END2->>IMUX_L13 INT_L_X48Y185/INT_L.WL1END2->>IMUX_L21 INT_R_X47Y169/INT_R.LOGIC_OUTS17->>NE6BEG3 INT_R_X47Y169/INT_R.LOGIC_OUTS17->>NN6BEG3 INT_R_X47Y175/INT_R.NN6END3->>NL1BEG2 INT_R_X47Y176/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X47Y176/INT_R.FAN_BOUNCE7->>IMUX8 INT_R_X47Y176/INT_R.NL1END2->>FAN_ALT7 INT_R_X49Y173/INT_R.LV0<<->>LH0 INT_R_X49Y173/INT_R.NE6END3->>LH0 INT_R_X49Y185/INT_R.SS6END3->>WL1BEG2 INT_R_X49Y191/INT_R.LV18->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

d_next[1][0] - 
wires: CLBLM_R_X47Y168/CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y168/CLBLM_L_DMUX CLBLM_R_X47Y174/CLBLM_NE4BEG1 DSP_L_X48Y170/DSP_NE4BEG1_4 DSP_L_X48Y185/DSP_0_A0 DSP_L_X48Y185/DSP_1_A0 DSP_L_X48Y185/DSP_IMUX15_0 DSP_L_X48Y185/DSP_IMUX23_0 HCLK_L_X121Y182/HCLK_NE6A1 INT_INTERFACE_L_X48Y174/INT_INTERFACE_NE4BEG1 INT_INTERFACE_L_X48Y185/INT_INTERFACE_IMUX15 INT_INTERFACE_L_X48Y185/INT_INTERFACE_IMUX23 INT_L_X48Y174/NE6A1 INT_L_X48Y175/NE6B1 INT_L_X48Y176/NE6C1 INT_L_X48Y177/NE6D1 INT_L_X48Y178/NE6E1 INT_L_X48Y185/IMUX_L15 INT_L_X48Y185/IMUX_L23 INT_L_X48Y185/NW2END_S0_0 INT_L_X48Y186/NW2END0 INT_R_X47Y168/LOGIC_OUTS19 INT_R_X47Y168/NN6BEG1 INT_R_X47Y169/NN6A1 INT_R_X47Y170/NN6B1 INT_R_X47Y171/NN6C1 INT_R_X47Y172/NN6D1 INT_R_X47Y173/NN6E1 INT_R_X47Y174/NE6BEG1 INT_R_X47Y174/NN6END1 INT_R_X49Y178/NE6END1 INT_R_X49Y178/NN6BEG1 INT_R_X49Y179/NN6A1 INT_R_X49Y180/NN6B1 INT_R_X49Y181/NN6C1 INT_R_X49Y182/NN6D1 INT_R_X49Y183/NN6E1 INT_R_X49Y184/NL1BEG0 INT_R_X49Y184/NL1END_S3_0 INT_R_X49Y184/NN6END1 INT_R_X49Y185/NL1END0 INT_R_X49Y185/NW2BEG0 INT_R_X49Y186/NW2A0 VBRK_X118Y181/VBRK_NE4BEG1 
pips: CLBLM_R_X47Y168/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 DSP_L_X48Y185/DSP_L.DSP_IMUX15_0->DSP_1_A0 DSP_L_X48Y185/DSP_L.DSP_IMUX23_0->DSP_0_A0 INT_L_X48Y185/INT_L.NW2END_S0_0->>IMUX_L15 INT_L_X48Y185/INT_L.NW2END_S0_0->>IMUX_L23 INT_R_X47Y168/INT_R.LOGIC_OUTS19->>NN6BEG1 INT_R_X47Y174/INT_R.NN6END1->>NE6BEG1 INT_R_X49Y178/INT_R.NE6END1->>NN6BEG1 INT_R_X49Y184/INT_R.NN6END1->>NL1BEG0 INT_R_X49Y185/INT_R.NL1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1_i_2_n_0 - 
wires: CLBLM_R_X49Y186/CLBLM_M_COUT CLBLM_R_X49Y186/CLBLM_M_COUT_N CLBLM_R_X49Y187/CLBLM_M_CIN 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_61 - 
wires: CLBLM_R_X47Y182/CLBLM_NE4BEG0 CLBLM_R_X47Y182/CLBLM_NW2A0 CLBLM_R_X49Y187/CLBLM_BYP4 CLBLM_R_X49Y187/CLBLM_IMUX24 CLBLM_R_X49Y187/CLBLM_M_B5 CLBLM_R_X49Y187/CLBLM_M_BX DSP_L_X48Y175/DSP_1_P44 DSP_L_X48Y175/DSP_LOGIC_OUTS_B12_4 DSP_L_X48Y180/DSP_NE4BEG0_2 DSP_L_X48Y180/DSP_NW2A0_2 INT_INTERFACE_L_X48Y179/INT_INTERFACE_LOGIC_OUTS_L12 INT_INTERFACE_L_X48Y179/INT_INTERFACE_LOGIC_OUTS_L_B12 INT_INTERFACE_L_X48Y182/INT_INTERFACE_NE4BEG0 INT_INTERFACE_L_X48Y182/INT_INTERFACE_NW2A0 INT_L_X48Y179/LOGIC_OUTS_L12 INT_L_X48Y179/NN2BEG0 INT_L_X48Y180/NN2A0 INT_L_X48Y180/NN2END_S2_0 INT_L_X48Y181/NN2END0 INT_L_X48Y181/NW2BEG0 INT_L_X48Y182/NE6A0 INT_L_X48Y182/NW2A0 INT_L_X48Y183/NE6B0 INT_L_X48Y184/NE6C0 INT_L_X48Y185/NE6D0 INT_L_X48Y186/NE6E0 INT_R_X47Y181/NW2END_S0_0 INT_R_X47Y182/NE6BEG0 INT_R_X47Y182/NW2END0 INT_R_X49Y186/NE6END0 INT_R_X49Y186/NN2BEG0 INT_R_X49Y186/NR1BEG0 INT_R_X49Y187/BYP4 INT_R_X49Y187/BYP_ALT4 INT_R_X49Y187/IMUX24 INT_R_X49Y187/NN2A0 INT_R_X49Y187/NN2END_S2_0 INT_R_X49Y187/NR1END0 INT_R_X49Y187/SR1BEG_S0 INT_R_X49Y188/NN2END0 VBRK_X118Y190/VBRK_NE4BEG0 VBRK_X118Y190/VBRK_NW2A0 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X49Y187/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 DSP_L_X48Y175/DSP_L.DSP_1_P44->DSP_LOGIC_OUTS_B12_4 INT_INTERFACE_L_X48Y179/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B12->>INT_INTERFACE_LOGIC_OUTS_L12 INT_L_X48Y179/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X48Y181/INT_L.NN2END0->>NW2BEG0 INT_R_X47Y182/INT_R.NW2END0->>NE6BEG0 INT_R_X49Y186/INT_R.NE6END0->>NN2BEG0 INT_R_X49Y186/INT_R.NE6END0->>NR1BEG0 INT_R_X49Y187/INT_R.BYP_ALT4->>BYP4 INT_R_X49Y187/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X49Y187/INT_R.NR1END0->>IMUX24 INT_R_X49Y187/INT_R.SR1BEG_S0->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__2_n_62 - 
wires: CLBLM_R_X47Y176/CLBLM_NW2A2 CLBLM_R_X47Y182/CLBLM_NE4BEG2 CLBLM_R_X49Y187/CLBLM_BYP1 CLBLM_R_X49Y187/CLBLM_IMUX4 CLBLM_R_X49Y187/CLBLM_M_A6 CLBLM_R_X49Y187/CLBLM_M_AX DSP_L_X48Y175/DSP_1_P43 DSP_L_X48Y175/DSP_LOGIC_OUTS_B14_0 DSP_L_X48Y175/DSP_NW2A2_1 DSP_L_X48Y180/DSP_NE4BEG2_2 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L14 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L_B14 INT_INTERFACE_L_X48Y176/INT_INTERFACE_NW2A2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_NE4BEG2 INT_L_X48Y175/LOGIC_OUTS_L14 INT_L_X48Y175/NW2BEG2 INT_L_X48Y176/NW2A2 INT_L_X48Y182/NE6A2 INT_L_X48Y183/NE6B2 INT_L_X48Y184/NE6C2 INT_L_X48Y185/NE6D2 INT_L_X48Y186/NE6E2 INT_R_X47Y176/NN6BEG2 INT_R_X47Y176/NW2END2 INT_R_X47Y177/NN6A2 INT_R_X47Y178/NN6B2 INT_R_X47Y179/NN6C2 INT_R_X47Y180/NN6D2 INT_R_X47Y181/NN6E2 INT_R_X47Y182/NE6BEG2 INT_R_X47Y182/NN6END2 INT_R_X49Y186/NE6END2 INT_R_X49Y186/NL1BEG1 INT_R_X49Y186/NR1BEG2 INT_R_X49Y187/BYP1 INT_R_X49Y187/BYP_ALT1 INT_R_X49Y187/IMUX4 INT_R_X49Y187/NL1END1 INT_R_X49Y187/NR1END2 VBRK_X118Y184/VBRK_NW2A2 VBRK_X118Y190/VBRK_NE4BEG2 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X49Y187/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 DSP_L_X48Y175/DSP_L.DSP_1_P43->DSP_LOGIC_OUTS_B14_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B14->>INT_INTERFACE_LOGIC_OUTS_L14 INT_L_X48Y175/INT_L.LOGIC_OUTS_L14->>NW2BEG2 INT_R_X47Y176/INT_R.NW2END2->>NN6BEG2 INT_R_X47Y182/INT_R.NN6END2->>NE6BEG2 INT_R_X49Y186/INT_R.NE6END2->>NL1BEG1 INT_R_X49Y186/INT_R.NE6END2->>NR1BEG2 INT_R_X49Y187/INT_R.BYP_ALT1->>BYP1 INT_R_X49Y187/INT_R.NL1END1->>BYP_ALT1 INT_R_X49Y187/INT_R.NR1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1_i_5__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_6__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_7__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_65 - 
wires: CLBLM_R_X49Y186/CLBLM_BYP4 CLBLM_R_X49Y186/CLBLM_IMUX12 CLBLM_R_X49Y186/CLBLM_M_B6 CLBLM_R_X49Y186/CLBLM_M_BX DSP_L_X48Y175/DSP_1_P40 DSP_L_X48Y175/DSP_LOGIC_OUTS_B15_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L15 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L_B15 INT_L_X48Y175/LOGIC_OUTS_L15 INT_L_X48Y175/NE2BEG3 INT_L_X48Y176/NE2A3 INT_R_X49Y176/NE2END3 INT_R_X49Y176/NN2BEG3 INT_R_X49Y177/NN2A3 INT_R_X49Y178/NN2END3 INT_R_X49Y178/NN6BEG3 INT_R_X49Y179/NN6A3 INT_R_X49Y180/NN6B3 INT_R_X49Y181/NN6C3 INT_R_X49Y182/NN6D3 INT_R_X49Y183/NN6E3 INT_R_X49Y184/NL1BEG2 INT_R_X49Y184/NN6END3 INT_R_X49Y184/NR1BEG3 INT_R_X49Y185/NL1BEG1 INT_R_X49Y185/NL1BEG2 INT_R_X49Y185/NL1END2 INT_R_X49Y185/NR1END3 INT_R_X49Y186/BYP4 INT_R_X49Y186/BYP_ALT4 INT_R_X49Y186/IMUX12 INT_R_X49Y186/NL1END1 INT_R_X49Y186/NL1END2 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X49Y186/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 DSP_L_X48Y175/DSP_L.DSP_1_P40->DSP_LOGIC_OUTS_B15_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B15->>INT_INTERFACE_LOGIC_OUTS_L15 INT_L_X48Y175/INT_L.LOGIC_OUTS_L15->>NE2BEG3 INT_R_X49Y176/INT_R.NE2END3->>NN2BEG3 INT_R_X49Y178/INT_R.NN2END3->>NN6BEG3 INT_R_X49Y184/INT_R.NN6END3->>NL1BEG2 INT_R_X49Y184/INT_R.NN6END3->>NR1BEG3 INT_R_X49Y185/INT_R.NL1END2->>NL1BEG1 INT_R_X49Y185/INT_R.NR1END3->>NL1BEG2 INT_R_X49Y186/INT_R.BYP_ALT4->>BYP4 INT_R_X49Y186/INT_R.NL1END1->>BYP_ALT4 INT_R_X49Y186/INT_R.NL1END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_82 - 
wires: CLBLM_R_X49Y186/CLBLM_IMUX24 CLBLM_R_X49Y186/CLBLM_M_B5 DSP_L_X48Y180/DSP_1_P23 DSP_L_X48Y180/DSP_LOGIC_OUTS_B0_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L_B0 INT_L_X48Y180/LOGIC_OUTS_L0 INT_L_X48Y180/NN6BEG0 INT_L_X48Y181/NN6A0 INT_L_X48Y182/NN6B0 INT_L_X48Y183/NN6C0 INT_L_X48Y184/NN6D0 INT_L_X48Y185/NN6E0 INT_L_X48Y185/NN6END_S1_0 INT_L_X48Y186/NE2BEG0 INT_L_X48Y186/NN6END0 INT_L_X48Y187/NE2A0 INT_R_X49Y186/IMUX24 INT_R_X49Y186/NE2END_S3_0 INT_R_X49Y186/SL1END0 INT_R_X49Y187/NE2END0 INT_R_X49Y187/SL1BEG0 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 DSP_L_X48Y180/DSP_L.DSP_1_P23->DSP_LOGIC_OUTS_B0_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 INT_L_X48Y180/INT_L.LOGIC_OUTS_L0->>NN6BEG0 INT_L_X48Y186/INT_L.NN6END0->>NE2BEG0 INT_R_X49Y186/INT_R.SL1END0->>IMUX24 INT_R_X49Y187/INT_R.NE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_10__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_10__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_66 - 
wires: CLBLM_R_X49Y186/CLBLM_BYP1 CLBLM_R_X49Y186/CLBLM_IMUX8 CLBLM_R_X49Y186/CLBLM_M_A5 CLBLM_R_X49Y186/CLBLM_M_AX DSP_L_X48Y175/DSP_1_P39 DSP_L_X48Y175/DSP_LOGIC_OUTS_B5_4 INT_INTERFACE_L_X48Y179/INT_INTERFACE_LOGIC_OUTS_L5 INT_INTERFACE_L_X48Y179/INT_INTERFACE_LOGIC_OUTS_L_B5 INT_L_X48Y179/LOGIC_OUTS_L5 INT_L_X48Y179/NN6BEG1 INT_L_X48Y180/NN6A1 INT_L_X48Y181/NN6B1 INT_L_X48Y182/NN6C1 INT_L_X48Y183/NN6D1 INT_L_X48Y184/NN6E1 INT_L_X48Y185/EL1BEG0 INT_L_X48Y185/NE2BEG1 INT_L_X48Y185/NN6END1 INT_L_X48Y186/NE2A1 INT_R_X49Y184/EL1END_S3_0 INT_R_X49Y185/EL1END0 INT_R_X49Y185/NR1BEG0 INT_R_X49Y186/BYP1 INT_R_X49Y186/BYP_ALT1 INT_R_X49Y186/IMUX8 INT_R_X49Y186/NE2END1 INT_R_X49Y186/NR1END0 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X49Y186/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 DSP_L_X48Y175/DSP_L.DSP_1_P39->DSP_LOGIC_OUTS_B5_4 INT_INTERFACE_L_X48Y179/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 INT_L_X48Y179/INT_L.LOGIC_OUTS_L5->>NN6BEG1 INT_L_X48Y185/INT_L.NN6END1->>EL1BEG0 INT_L_X48Y185/INT_L.NN6END1->>NE2BEG1 INT_R_X49Y185/INT_R.EL1END0->>NR1BEG0 INT_R_X49Y186/INT_R.BYP_ALT1->>BYP1 INT_R_X49Y186/INT_R.NE2END1->>BYP_ALT1 INT_R_X49Y186/INT_R.NR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_83 - 
wires: CLBLM_R_X47Y181/CLBLM_NE4BEG2 CLBLM_R_X47Y181/CLBLM_NW2A2 CLBLM_R_X49Y186/CLBLM_IMUX4 CLBLM_R_X49Y186/CLBLM_M_A6 DSP_L_X48Y180/DSP_1_P22 DSP_L_X48Y180/DSP_LOGIC_OUTS_B2_0 DSP_L_X48Y180/DSP_NE4BEG2_1 DSP_L_X48Y180/DSP_NW2A2_1 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L2 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L_B2 INT_INTERFACE_L_X48Y181/INT_INTERFACE_NE4BEG2 INT_INTERFACE_L_X48Y181/INT_INTERFACE_NW2A2 INT_L_X48Y180/LOGIC_OUTS_L2 INT_L_X48Y180/NW2BEG2 INT_L_X48Y181/NE6A2 INT_L_X48Y181/NW2A2 INT_L_X48Y182/NE6B2 INT_L_X48Y183/NE6C2 INT_L_X48Y184/NE6D2 INT_L_X48Y185/NE6E2 INT_R_X47Y181/NE6BEG2 INT_R_X47Y181/NW2END2 INT_R_X49Y185/NE6END2 INT_R_X49Y185/NR1BEG2 INT_R_X49Y186/IMUX4 INT_R_X49Y186/NR1END2 VBRK_X118Y189/VBRK_NE4BEG2 VBRK_X118Y189/VBRK_NW2A2 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 DSP_L_X48Y180/DSP_L.DSP_1_P22->DSP_LOGIC_OUTS_B2_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 INT_L_X48Y180/INT_L.LOGIC_OUTS_L2->>NW2BEG2 INT_R_X47Y181/INT_R.NW2END2->>NE6BEG2 INT_R_X49Y185/INT_R.NE6END2->>NR1BEG2 INT_R_X49Y186/INT_R.NR1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_11__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_11__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_67 - 
wires: CLBLM_R_X49Y185/CLBLM_BYP6 CLBLM_R_X49Y185/CLBLM_IMUX43 CLBLM_R_X49Y185/CLBLM_M_D6 CLBLM_R_X49Y185/CLBLM_M_DX DSP_L_X48Y175/DSP_1_P38 DSP_L_X48Y175/DSP_LOGIC_OUTS_B2_4 INT_INTERFACE_L_X48Y179/INT_INTERFACE_LOGIC_OUTS_L2 INT_INTERFACE_L_X48Y179/INT_INTERFACE_LOGIC_OUTS_L_B2 INT_L_X48Y179/LOGIC_OUTS_L2 INT_L_X48Y179/NE2BEG2 INT_L_X48Y180/NE2A2 INT_R_X49Y180/NE2END2 INT_R_X49Y180/NN6BEG2 INT_R_X49Y181/NN6A2 INT_R_X49Y182/NN6B2 INT_R_X49Y183/NN6C2 INT_R_X49Y184/NN6D2 INT_R_X49Y185/BYP6 INT_R_X49Y185/BYP_ALT6 INT_R_X49Y185/FAN_ALT5 INT_R_X49Y185/FAN_BOUNCE5 INT_R_X49Y185/IMUX43 INT_R_X49Y185/NN6E2 INT_R_X49Y185/SR1END2 INT_R_X49Y186/NN6END2 INT_R_X49Y186/SR1BEG2 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X49Y185/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 DSP_L_X48Y175/DSP_L.DSP_1_P38->DSP_LOGIC_OUTS_B2_4 INT_INTERFACE_L_X48Y179/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 INT_L_X48Y179/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_R_X49Y180/INT_R.NE2END2->>NN6BEG2 INT_R_X49Y185/INT_R.BYP_ALT6->>BYP6 INT_R_X49Y185/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X49Y185/INT_R.FAN_BOUNCE5->>IMUX43 INT_R_X49Y185/INT_R.SR1END2->>BYP_ALT6 INT_R_X49Y185/INT_R.SR1END2->>FAN_ALT5 INT_R_X49Y186/INT_R.NN6END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_84 - 
wires: CLBLM_R_X49Y185/CLBLM_IMUX47 CLBLM_R_X49Y185/CLBLM_M_D5 DSP_L_X48Y180/DSP_1_P21 DSP_L_X48Y180/DSP_LOGIC_OUTS_B5_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L5 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L_B5 INT_L_X48Y180/LOGIC_OUTS_L5 INT_L_X48Y180/NN6BEG1 INT_L_X48Y181/NN6A1 INT_L_X48Y182/NN6B1 INT_L_X48Y183/NN6C1 INT_L_X48Y184/NN6D1 INT_L_X48Y185/NN6E1 INT_L_X48Y186/EL1BEG0 INT_L_X48Y186/NN6END1 INT_R_X49Y185/EL1END_S3_0 INT_R_X49Y185/IMUX47 INT_R_X49Y186/EL1END0 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 DSP_L_X48Y180/DSP_L.DSP_1_P21->DSP_LOGIC_OUTS_B5_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 INT_L_X48Y180/INT_L.LOGIC_OUTS_L5->>NN6BEG1 INT_L_X48Y186/INT_L.NN6END1->>EL1BEG0 INT_R_X49Y185/INT_R.EL1END_S3_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_12__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_12__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_68 - 
wires: CLBLM_R_X49Y185/CLBLM_BYP3 CLBLM_R_X49Y185/CLBLM_IMUX31 CLBLM_R_X49Y185/CLBLM_M_C5 CLBLM_R_X49Y185/CLBLM_M_CX DSP_L_X48Y175/DSP_1_P37 DSP_L_X48Y175/DSP_LOGIC_OUTS_B0_4 INT_INTERFACE_L_X48Y179/INT_INTERFACE_LOGIC_OUTS_L0 INT_INTERFACE_L_X48Y179/INT_INTERFACE_LOGIC_OUTS_L_B0 INT_L_X48Y179/LOGIC_OUTS_L0 INT_L_X48Y179/NN6BEG0 INT_L_X48Y180/NN6A0 INT_L_X48Y181/NN6B0 INT_L_X48Y182/NN6C0 INT_L_X48Y183/NN6D0 INT_L_X48Y184/NN6E0 INT_L_X48Y184/NN6END_S1_0 INT_L_X48Y185/EL1BEG3 INT_L_X48Y185/NE2BEG0 INT_L_X48Y185/NN6END0 INT_L_X48Y185/NR1BEG0 INT_L_X48Y186/EL1BEG_N3 INT_L_X48Y186/NE2A0 INT_L_X48Y186/NR1END0 INT_R_X49Y185/BYP3 INT_R_X49Y185/BYP_ALT3 INT_R_X49Y185/EL1END3 INT_R_X49Y185/IMUX31 INT_R_X49Y185/NE2END_S3_0 INT_R_X49Y186/NE2END0 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X49Y185/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 DSP_L_X48Y175/DSP_L.DSP_1_P37->DSP_LOGIC_OUTS_B0_4 INT_INTERFACE_L_X48Y179/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 INT_L_X48Y179/INT_L.LOGIC_OUTS_L0->>NN6BEG0 INT_L_X48Y185/INT_L.NN6END0->>NE2BEG0 INT_L_X48Y185/INT_L.NN6END0->>NR1BEG0 INT_L_X48Y186/INT_L.NR1END0->>EL1BEG_N3 INT_R_X49Y185/INT_R.BYP_ALT3->>BYP3 INT_R_X49Y185/INT_R.EL1END3->>BYP_ALT3 INT_R_X49Y185/INT_R.NE2END_S3_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_85 - 
wires: CLBLM_R_X49Y185/CLBLM_IMUX35 CLBLM_R_X49Y185/CLBLM_M_C6 DSP_L_X48Y180/DSP_1_P20 DSP_L_X48Y180/DSP_LOGIC_OUTS_B7_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_L_X48Y180/LOGIC_OUTS_L7 INT_L_X48Y180/NE2BEG3 INT_L_X48Y181/NE2A3 INT_R_X49Y181/NE2END3 INT_R_X49Y181/NN2BEG3 INT_R_X49Y182/NN2A3 INT_R_X49Y183/NN2BEG3 INT_R_X49Y183/NN2END3 INT_R_X49Y184/NN2A3 INT_R_X49Y185/FAN_ALT3 INT_R_X49Y185/FAN_BOUNCE3 INT_R_X49Y185/IMUX35 INT_R_X49Y185/NN2END3 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 DSP_L_X48Y180/DSP_L.DSP_1_P20->DSP_LOGIC_OUTS_B7_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X48Y180/INT_L.LOGIC_OUTS_L7->>NE2BEG3 INT_R_X49Y181/INT_R.NE2END3->>NN2BEG3 INT_R_X49Y183/INT_R.NN2END3->>NN2BEG3 INT_R_X49Y185/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X49Y185/INT_R.FAN_BOUNCE3->>IMUX35 INT_R_X49Y185/INT_R.NN2END3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_13__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_13__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_69 - 
wires: CLBLM_R_X49Y185/CLBLM_BYP4 CLBLM_R_X49Y185/CLBLM_IMUX12 CLBLM_R_X49Y185/CLBLM_M_B6 CLBLM_R_X49Y185/CLBLM_M_BX DSP_L_X48Y175/DSP_1_P36 DSP_L_X48Y175/DSP_LOGIC_OUTS_B7_4 INT_INTERFACE_L_X48Y179/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y179/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_L_X48Y179/LOGIC_OUTS_L7 INT_L_X48Y179/NN6BEG3 INT_L_X48Y180/NN6A3 INT_L_X48Y181/NN6B3 INT_L_X48Y182/NN6C3 INT_L_X48Y183/NN6D3 INT_L_X48Y184/NN6E3 INT_L_X48Y185/EL1BEG2 INT_L_X48Y185/NN6END3 INT_R_X49Y185/BYP4 INT_R_X49Y185/BYP_ALT4 INT_R_X49Y185/EL1END2 INT_R_X49Y185/FAN_ALT7 INT_R_X49Y185/FAN_BOUNCE7 INT_R_X49Y185/IMUX12 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X49Y185/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 DSP_L_X48Y175/DSP_L.DSP_1_P36->DSP_LOGIC_OUTS_B7_4 INT_INTERFACE_L_X48Y179/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X48Y179/INT_L.LOGIC_OUTS_L7->>NN6BEG3 INT_L_X48Y185/INT_L.NN6END3->>EL1BEG2 INT_R_X49Y185/INT_R.BYP_ALT4->>BYP4 INT_R_X49Y185/INT_R.EL1END2->>FAN_ALT7 INT_R_X49Y185/INT_R.EL1END2->>IMUX12 INT_R_X49Y185/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X49Y185/INT_R.FAN_BOUNCE7->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_86 - 
wires: CLBLM_R_X49Y185/CLBLM_IMUX24 CLBLM_R_X49Y185/CLBLM_M_B5 DSP_L_X48Y180/DSP_1_P19 DSP_L_X48Y180/DSP_LOGIC_OUTS_B4_4 INT_INTERFACE_L_X48Y184/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y184/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_L_X48Y184/LOGIC_OUTS_L4 INT_L_X48Y184/NE2BEG0 INT_L_X48Y185/NE2A0 INT_R_X49Y184/NE2END_S3_0 INT_R_X49Y185/IMUX24 INT_R_X49Y185/NE2END0 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 DSP_L_X48Y180/DSP_L.DSP_1_P19->DSP_LOGIC_OUTS_B4_4 INT_INTERFACE_L_X48Y184/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y184/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_R_X49Y185/INT_R.NE2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_14__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_14__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_70 - 
wires: CLBLM_R_X47Y178/CLBLM_NW4A0 CLBLM_R_X47Y186/CLBLM_NE4C0 CLBLM_R_X49Y185/CLBLM_BYP1 CLBLM_R_X49Y185/CLBLM_IMUX8 CLBLM_R_X49Y185/CLBLM_M_A5 CLBLM_R_X49Y185/CLBLM_M_AX DSP_L_X48Y175/DSP_1_P35 DSP_L_X48Y175/DSP_LOGIC_OUTS_B0_3 DSP_L_X48Y175/DSP_NW4A0_3 DSP_L_X48Y185/DSP_NE4C0_1 INT_INTERFACE_L_X48Y178/INT_INTERFACE_LOGIC_OUTS_L0 INT_INTERFACE_L_X48Y178/INT_INTERFACE_LOGIC_OUTS_L_B0 INT_INTERFACE_L_X48Y178/INT_INTERFACE_NW4A0 INT_INTERFACE_L_X48Y186/INT_INTERFACE_NE4C0 INT_L_X46Y181/NW6END_S0_0 INT_L_X46Y182/NE6BEG0 INT_L_X46Y182/NW6END0 INT_L_X48Y177/SE2A0 INT_L_X48Y178/LOGIC_OUTS_L0 INT_L_X48Y178/NW6BEG0 INT_L_X48Y178/SE2BEG0 INT_L_X48Y185/SE2A0 INT_L_X48Y186/NE6END0 INT_L_X48Y186/SE2BEG0 INT_R_X47Y178/NW6A0 INT_R_X47Y179/NW6B0 INT_R_X47Y180/NW6C0 INT_R_X47Y181/NW6D0 INT_R_X47Y182/NE6A0 INT_R_X47Y182/NW6E0 INT_R_X47Y183/NE6B0 INT_R_X47Y184/NE6C0 INT_R_X47Y185/NE6D0 INT_R_X47Y186/NE6E0 INT_R_X49Y177/NN6BEG0 INT_R_X49Y177/SE2END0 INT_R_X49Y178/NN6A0 INT_R_X49Y179/NN6B0 INT_R_X49Y180/NN6C0 INT_R_X49Y181/NN6D0 INT_R_X49Y182/NN6E0 INT_R_X49Y182/NN6END_S1_0 INT_R_X49Y183/NN2BEG0 INT_R_X49Y183/NN6END0 INT_R_X49Y184/NN2A0 INT_R_X49Y184/NN2END_S2_0 INT_R_X49Y185/BYP1 INT_R_X49Y185/BYP_ALT1 INT_R_X49Y185/IMUX8 INT_R_X49Y185/NN2END0 INT_R_X49Y185/SE2END0 VBRK_X118Y186/VBRK_NW4A0 VBRK_X118Y194/VBRK_NE4C0 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X49Y185/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 DSP_L_X48Y175/DSP_L.DSP_1_P35->DSP_LOGIC_OUTS_B0_3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 INT_L_X46Y182/INT_L.NW6END0->>NE6BEG0 INT_L_X48Y178/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_L_X48Y178/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_L_X48Y186/INT_L.NE6END0->>SE2BEG0 INT_R_X49Y177/INT_R.SE2END0->>NN6BEG0 INT_R_X49Y183/INT_R.NN6END0->>NN2BEG0 INT_R_X49Y185/INT_R.BYP_ALT1->>BYP1 INT_R_X49Y185/INT_R.NN2END0->>IMUX8 INT_R_X49Y185/INT_R.SE2END0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_87 - 
wires: CLBLM_R_X49Y185/CLBLM_IMUX4 CLBLM_R_X49Y185/CLBLM_M_A6 DSP_L_X48Y180/DSP_1_P18 DSP_L_X48Y180/DSP_LOGIC_OUTS_B6_4 INT_INTERFACE_L_X48Y184/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y184/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_L_X48Y184/LOGIC_OUTS_L6 INT_L_X48Y184/NE2BEG2 INT_L_X48Y185/NE2A2 INT_R_X49Y185/IMUX4 INT_R_X49Y185/NE2END2 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 DSP_L_X48Y180/DSP_L.DSP_1_P18->DSP_LOGIC_OUTS_B6_4 INT_INTERFACE_L_X48Y184/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y184/INT_L.LOGIC_OUTS_L6->>NE2BEG2 INT_R_X49Y185/INT_R.NE2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_15__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_15__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_71 - 
wires: CLBLM_R_X47Y178/CLBLM_NW4A2 CLBLM_R_X47Y184/CLBLM_EE2A2 CLBLM_R_X49Y184/CLBLM_BYP6 CLBLM_R_X49Y184/CLBLM_IMUX47 CLBLM_R_X49Y184/CLBLM_M_D5 CLBLM_R_X49Y184/CLBLM_M_DX DSP_L_X48Y175/DSP_1_P34 DSP_L_X48Y175/DSP_LOGIC_OUTS_B2_3 DSP_L_X48Y175/DSP_NW4A2_3 DSP_L_X48Y180/DSP_EE2A2_4 INT_INTERFACE_L_X48Y178/INT_INTERFACE_LOGIC_OUTS_L2 INT_INTERFACE_L_X48Y178/INT_INTERFACE_LOGIC_OUTS_L_B2 INT_INTERFACE_L_X48Y178/INT_INTERFACE_NW4A2 INT_INTERFACE_L_X48Y184/INT_INTERFACE_EE2A2 INT_L_X46Y182/NN2BEG2 INT_L_X46Y182/NW6END2 INT_L_X46Y183/NN2A2 INT_L_X46Y184/EE2BEG2 INT_L_X46Y184/NN2END2 INT_L_X48Y178/LOGIC_OUTS_L2 INT_L_X48Y178/NW6BEG2 INT_L_X48Y184/EE2END2 INT_L_X48Y184/ER1BEG3 INT_R_X47Y178/NW6A2 INT_R_X47Y179/NW6B2 INT_R_X47Y180/NW6C2 INT_R_X47Y181/NW6D2 INT_R_X47Y182/NW6E2 INT_R_X47Y184/EE2A2 INT_R_X49Y184/BYP6 INT_R_X49Y184/BYP_ALT6 INT_R_X49Y184/ER1END3 INT_R_X49Y184/IMUX47 INT_R_X49Y185/ER1END_N3_3 VBRK_X118Y186/VBRK_NW4A2 VBRK_X118Y192/VBRK_EE2A2 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X49Y184/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 DSP_L_X48Y175/DSP_L.DSP_1_P34->DSP_LOGIC_OUTS_B2_3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 INT_L_X46Y182/INT_L.NW6END2->>NN2BEG2 INT_L_X46Y184/INT_L.NN2END2->>EE2BEG2 INT_L_X48Y178/INT_L.LOGIC_OUTS_L2->>NW6BEG2 INT_L_X48Y184/INT_L.EE2END2->>ER1BEG3 INT_R_X49Y184/INT_R.BYP_ALT6->>BYP6 INT_R_X49Y184/INT_R.ER1END3->>BYP_ALT6 INT_R_X49Y184/INT_R.ER1END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_88 - 
wires: CLBLM_R_X49Y184/CLBLM_IMUX43 CLBLM_R_X49Y184/CLBLM_M_D6 DSP_L_X48Y180/DSP_1_P17 DSP_L_X48Y180/DSP_LOGIC_OUTS_B1_4 INT_INTERFACE_L_X48Y184/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y184/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y183/SE2A1 INT_L_X48Y184/LOGIC_OUTS_L1 INT_L_X48Y184/SE2BEG1 INT_R_X49Y183/NR1BEG1 INT_R_X49Y183/SE2END1 INT_R_X49Y184/IMUX43 INT_R_X49Y184/NR1END1 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 DSP_L_X48Y180/DSP_L.DSP_1_P17->DSP_LOGIC_OUTS_B1_4 INT_INTERFACE_L_X48Y184/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y184/INT_L.LOGIC_OUTS_L1->>SE2BEG1 INT_R_X49Y183/INT_R.SE2END1->>NR1BEG1 INT_R_X49Y184/INT_R.NR1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_16__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_16__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_72 - 
wires: CLBLM_R_X49Y184/CLBLM_BYP3 CLBLM_R_X49Y184/CLBLM_IMUX31 CLBLM_R_X49Y184/CLBLM_M_C5 CLBLM_R_X49Y184/CLBLM_M_CX DSP_L_X48Y175/DSP_1_P33 DSP_L_X48Y175/DSP_LOGIC_OUTS_B5_3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_LOGIC_OUTS_L5 INT_INTERFACE_L_X48Y178/INT_INTERFACE_LOGIC_OUTS_L_B5 INT_L_X48Y178/LOGIC_OUTS_L5 INT_L_X48Y178/NN6BEG1 INT_L_X48Y179/NN6A1 INT_L_X48Y180/NN6B1 INT_L_X48Y181/NN6C1 INT_L_X48Y182/NN6D1 INT_L_X48Y183/NN6E1 INT_L_X48Y184/EL1BEG3 INT_L_X48Y184/NL1BEG0 INT_L_X48Y184/NL1END_S3_0 INT_L_X48Y184/NN6END1 INT_L_X48Y185/EL1BEG_N3 INT_L_X48Y185/NL1END0 INT_R_X49Y184/BYP3 INT_R_X49Y184/BYP_ALT3 INT_R_X49Y184/BYP_BOUNCE3 INT_R_X49Y184/EL1END3 INT_R_X49Y184/IMUX31 INT_R_X49Y185/BYP_BOUNCE_N3_3 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X49Y184/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 DSP_L_X48Y175/DSP_L.DSP_1_P33->DSP_LOGIC_OUTS_B5_3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 INT_L_X48Y178/INT_L.LOGIC_OUTS_L5->>NN6BEG1 INT_L_X48Y184/INT_L.NN6END1->>NL1BEG0 INT_L_X48Y185/INT_L.NL1END0->>EL1BEG_N3 INT_R_X49Y184/INT_R.BYP_ALT3->>BYP3 INT_R_X49Y184/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X49Y184/INT_R.BYP_BOUNCE3->>IMUX31 INT_R_X49Y184/INT_R.EL1END3->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_89 - 
wires: CLBLM_R_X49Y184/CLBLM_IMUX35 CLBLM_R_X49Y184/CLBLM_M_C6 DSP_L_X48Y180/DSP_1_P16 DSP_L_X48Y180/DSP_LOGIC_OUTS_B3_4 INT_INTERFACE_L_X48Y184/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y184/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y184/EL1BEG2 INT_L_X48Y184/LOGIC_OUTS_L3 INT_R_X49Y184/EL1END2 INT_R_X49Y184/IMUX35 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 DSP_L_X48Y180/DSP_L.DSP_1_P16->DSP_LOGIC_OUTS_B3_4 INT_INTERFACE_L_X48Y184/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y184/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_R_X49Y184/INT_R.EL1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_17__0_n_0 - 
wires: CLBLM_R_X47Y167/CLBLM_L_COUT CLBLM_R_X47Y167/CLBLM_L_COUT_N CLBLM_R_X47Y168/CLBLM_L_CIN 
pips: CLBLM_R_X47Y167/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_22_n_0 - 
wires: CLBLM_R_X47Y166/CLBLM_L_COUT CLBLM_R_X47Y166/CLBLM_L_COUT_N CLBLM_R_X47Y167/CLBLM_L_CIN 
pips: CLBLM_R_X47Y166/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_25__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_26__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_17__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_73 - 
wires: CLBLM_R_X47Y179/CLBLM_NE4BEG3 CLBLM_R_X47Y179/CLBLM_NW2A3 CLBLM_R_X49Y184/CLBLM_BYP4 CLBLM_R_X49Y184/CLBLM_IMUX12 CLBLM_R_X49Y184/CLBLM_M_B6 CLBLM_R_X49Y184/CLBLM_M_BX DSP_L_X48Y175/DSP_1_P32 DSP_L_X48Y175/DSP_LOGIC_OUTS_B7_3 DSP_L_X48Y175/DSP_NE4BEG3_4 DSP_L_X48Y175/DSP_NW2A3_4 INT_INTERFACE_L_X48Y178/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y178/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_INTERFACE_L_X48Y179/INT_INTERFACE_NE4BEG3 INT_INTERFACE_L_X48Y179/INT_INTERFACE_NW2A3 INT_L_X48Y178/LOGIC_OUTS_L7 INT_L_X48Y178/NN6BEG3 INT_L_X48Y178/NW2BEG3 INT_L_X48Y179/NE6A3 INT_L_X48Y179/NN6A3 INT_L_X48Y179/NW2A3 INT_L_X48Y180/NE6B3 INT_L_X48Y180/NN6B3 INT_L_X48Y181/NE6C3 INT_L_X48Y181/NN6C3 INT_L_X48Y182/NE6D3 INT_L_X48Y182/NN6D3 INT_L_X48Y183/NE6E3 INT_L_X48Y183/NN6E3 INT_L_X48Y184/NL1BEG2 INT_L_X48Y184/NN6END3 INT_L_X48Y185/EL1BEG1 INT_L_X48Y185/NL1END2 INT_R_X47Y179/NE6BEG3 INT_R_X47Y179/NW2END3 INT_R_X49Y183/NE6END3 INT_R_X49Y183/NL1BEG2 INT_R_X49Y184/BYP4 INT_R_X49Y184/BYP_ALT4 INT_R_X49Y184/IMUX12 INT_R_X49Y184/NL1END2 INT_R_X49Y184/SL1END1 INT_R_X49Y185/EL1END1 INT_R_X49Y185/SL1BEG1 VBRK_X118Y187/VBRK_NE4BEG3 VBRK_X118Y187/VBRK_NW2A3 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X49Y184/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 DSP_L_X48Y175/DSP_L.DSP_1_P32->DSP_LOGIC_OUTS_B7_3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X48Y178/INT_L.LOGIC_OUTS_L7->>NN6BEG3 INT_L_X48Y178/INT_L.LOGIC_OUTS_L7->>NW2BEG3 INT_L_X48Y184/INT_L.NN6END3->>NL1BEG2 INT_L_X48Y185/INT_L.NL1END2->>EL1BEG1 INT_R_X47Y179/INT_R.NW2END3->>NE6BEG3 INT_R_X49Y183/INT_R.NE6END3->>NL1BEG2 INT_R_X49Y184/INT_R.BYP_ALT4->>BYP4 INT_R_X49Y184/INT_R.NL1END2->>IMUX12 INT_R_X49Y184/INT_R.SL1END1->>BYP_ALT4 INT_R_X49Y185/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_90 - 
wires: CLBLM_R_X49Y184/CLBLM_IMUX24 CLBLM_R_X49Y184/CLBLM_M_B5 DSP_L_X48Y180/DSP_1_P15 DSP_L_X48Y180/DSP_LOGIC_OUTS_B4_3 INT_INTERFACE_L_X48Y183/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y183/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_L_X48Y183/LOGIC_OUTS_L4 INT_L_X48Y183/NE2BEG0 INT_L_X48Y184/NE2A0 INT_R_X49Y183/NE2END_S3_0 INT_R_X49Y184/IMUX24 INT_R_X49Y184/NE2END0 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 DSP_L_X48Y180/DSP_L.DSP_1_P15->DSP_LOGIC_OUTS_B4_3 INT_INTERFACE_L_X48Y183/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y183/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_R_X49Y184/INT_R.NE2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_18__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_18__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_74 - 
wires: CLBLM_R_X47Y177/CLBLM_NW4A0 CLBLM_R_X47Y185/CLBLM_NE4C0 CLBLM_R_X49Y184/CLBLM_BYP1 CLBLM_R_X49Y184/CLBLM_IMUX8 CLBLM_R_X49Y184/CLBLM_M_A5 CLBLM_R_X49Y184/CLBLM_M_AX DSP_L_X48Y175/DSP_1_P31 DSP_L_X48Y175/DSP_LOGIC_OUTS_B0_2 DSP_L_X48Y175/DSP_NW4A0_2 DSP_L_X48Y185/DSP_NE4C0_0 INT_INTERFACE_L_X48Y177/INT_INTERFACE_LOGIC_OUTS_L0 INT_INTERFACE_L_X48Y177/INT_INTERFACE_LOGIC_OUTS_L_B0 INT_INTERFACE_L_X48Y177/INT_INTERFACE_NW4A0 INT_INTERFACE_L_X48Y185/INT_INTERFACE_NE4C0 INT_L_X46Y180/NW6END_S0_0 INT_L_X46Y181/NE6BEG0 INT_L_X46Y181/NW6END0 INT_L_X48Y176/SE2A0 INT_L_X48Y177/LOGIC_OUTS_L0 INT_L_X48Y177/NW6BEG0 INT_L_X48Y177/SE2BEG0 INT_L_X48Y184/SE2A0 INT_L_X48Y185/NE6END0 INT_L_X48Y185/SE2BEG0 INT_R_X47Y177/NW6A0 INT_R_X47Y178/NW6B0 INT_R_X47Y179/NW6C0 INT_R_X47Y180/NW6D0 INT_R_X47Y181/NE6A0 INT_R_X47Y181/NW6E0 INT_R_X47Y182/NE6B0 INT_R_X47Y183/NE6C0 INT_R_X47Y184/NE6D0 INT_R_X47Y185/NE6E0 INT_R_X49Y176/NN6BEG0 INT_R_X49Y176/SE2END0 INT_R_X49Y177/NN6A0 INT_R_X49Y178/NN6B0 INT_R_X49Y179/NN6C0 INT_R_X49Y180/NN6D0 INT_R_X49Y181/NN6E0 INT_R_X49Y181/NN6END_S1_0 INT_R_X49Y182/NN2BEG0 INT_R_X49Y182/NN6END0 INT_R_X49Y183/NN2A0 INT_R_X49Y183/NN2END_S2_0 INT_R_X49Y184/BYP1 INT_R_X49Y184/BYP_ALT1 INT_R_X49Y184/IMUX8 INT_R_X49Y184/NN2END0 INT_R_X49Y184/SE2END0 VBRK_X118Y185/VBRK_NW4A0 VBRK_X118Y193/VBRK_NE4C0 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X49Y184/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 DSP_L_X48Y175/DSP_L.DSP_1_P31->DSP_LOGIC_OUTS_B0_2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 INT_L_X46Y181/INT_L.NW6END0->>NE6BEG0 INT_L_X48Y177/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_L_X48Y177/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_L_X48Y185/INT_L.NE6END0->>SE2BEG0 INT_R_X49Y176/INT_R.SE2END0->>NN6BEG0 INT_R_X49Y182/INT_R.NN6END0->>NN2BEG0 INT_R_X49Y184/INT_R.BYP_ALT1->>BYP1 INT_R_X49Y184/INT_R.NN2END0->>IMUX8 INT_R_X49Y184/INT_R.SE2END0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_91 - 
wires: CLBLM_R_X49Y184/CLBLM_IMUX4 CLBLM_R_X49Y184/CLBLM_M_A6 DSP_L_X48Y180/DSP_1_P14 DSP_L_X48Y180/DSP_LOGIC_OUTS_B6_3 INT_INTERFACE_L_X48Y183/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y183/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_L_X48Y183/LOGIC_OUTS_L6 INT_L_X48Y183/NE2BEG2 INT_L_X48Y184/NE2A2 INT_R_X49Y184/IMUX4 INT_R_X49Y184/NE2END2 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 DSP_L_X48Y180/DSP_L.DSP_1_P14->DSP_LOGIC_OUTS_B6_3 INT_INTERFACE_L_X48Y183/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y183/INT_L.LOGIC_OUTS_L6->>NE2BEG2 INT_R_X49Y184/INT_R.NE2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_19__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_19__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_1__0_n_0 - 
wires: CLBLM_R_X47Y172/CLBLM_L_COUT CLBLM_R_X47Y172/CLBLM_L_COUT_N CLBLM_R_X47Y173/CLBLM_L_CIN 
pips: CLBLM_R_X47Y172/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_2__0_n_0 - 
wires: CLBLM_R_X47Y171/CLBLM_L_COUT CLBLM_R_X47Y171/CLBLM_L_COUT_N CLBLM_R_X47Y172/CLBLM_L_CIN 
pips: CLBLM_R_X47Y171/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_5__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_6__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_7__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_8__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_2__1_n_0 - 
wires: CLBLM_R_X47Y175/CLBLM_L_COUT CLBLM_R_X47Y175/CLBLM_L_COUT_N CLBLM_R_X47Y176/CLBLM_L_CIN 
pips: CLBLM_R_X47Y175/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_3_n_0 - 
wires: CLBLM_R_X49Y185/CLBLM_M_COUT CLBLM_R_X49Y185/CLBLM_M_COUT_N CLBLM_R_X49Y186/CLBLM_M_CIN 
pips: CLBLM_R_X49Y185/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_63 - 
wires: CLBLM_R_X47Y175/CLBLM_WW2A2 CLBLM_R_X47Y185/CLBLM_NE4C3 CLBLM_R_X49Y186/CLBLM_BYP6 CLBLM_R_X49Y186/CLBLM_IMUX43 CLBLM_R_X49Y186/CLBLM_M_D6 CLBLM_R_X49Y186/CLBLM_M_DX DSP_L_X48Y175/DSP_1_P42 DSP_L_X48Y175/DSP_LOGIC_OUTS_B10_0 DSP_L_X48Y175/DSP_WW2A2_0 DSP_L_X48Y185/DSP_NE4C3_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L10 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L_B10 INT_INTERFACE_L_X48Y175/INT_INTERFACE_WW2A2 INT_INTERFACE_L_X48Y185/INT_INTERFACE_NE4C3 INT_L_X46Y175/NN6BEG3 INT_L_X46Y175/WW2END2 INT_L_X46Y176/NN6A3 INT_L_X46Y177/NN6B3 INT_L_X46Y178/NN6C3 INT_L_X46Y179/NN6D3 INT_L_X46Y180/NN6E3 INT_L_X46Y181/NE6BEG3 INT_L_X46Y181/NN6END3 INT_L_X48Y175/LOGIC_OUTS_L10 INT_L_X48Y175/WW2BEG2 INT_L_X48Y185/NE2BEG3 INT_L_X48Y185/NE6END3 INT_L_X48Y186/NE2A3 INT_R_X47Y175/WW2A2 INT_R_X47Y181/NE6A3 INT_R_X47Y182/NE6B3 INT_R_X47Y183/NE6C3 INT_R_X47Y184/NE6D3 INT_R_X47Y185/NE6E3 INT_R_X49Y186/BYP6 INT_R_X49Y186/BYP_ALT6 INT_R_X49Y186/FAN_ALT3 INT_R_X49Y186/FAN_BOUNCE3 INT_R_X49Y186/IMUX43 INT_R_X49Y186/NE2END3 VBRK_X118Y183/VBRK_WW2A2 VBRK_X118Y193/VBRK_NE4C3 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X49Y186/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 DSP_L_X48Y175/DSP_L.DSP_1_P42->DSP_LOGIC_OUTS_B10_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B10->>INT_INTERFACE_LOGIC_OUTS_L10 INT_L_X46Y175/INT_L.WW2END2->>NN6BEG3 INT_L_X46Y181/INT_L.NN6END3->>NE6BEG3 INT_L_X48Y175/INT_L.LOGIC_OUTS_L10->>WW2BEG2 INT_L_X48Y185/INT_L.NE6END3->>NE2BEG3 INT_R_X49Y186/INT_R.BYP_ALT6->>BYP6 INT_R_X49Y186/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X49Y186/INT_R.FAN_BOUNCE3->>IMUX43 INT_R_X49Y186/INT_R.NE2END3->>BYP_ALT6 INT_R_X49Y186/INT_R.NE2END3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__2_n_64 - 
wires: CLBLM_R_X47Y175/CLBLM_NW4A3 CLBLM_R_X47Y183/CLBLM_NE4C3 CLBLM_R_X49Y186/CLBLM_BYP3 CLBLM_R_X49Y186/CLBLM_IMUX35 CLBLM_R_X49Y186/CLBLM_M_C6 CLBLM_R_X49Y186/CLBLM_M_CX DSP_L_X48Y175/DSP_1_P41 DSP_L_X48Y175/DSP_LOGIC_OUTS_B11_0 DSP_L_X48Y175/DSP_NW4A3_0 DSP_L_X48Y180/DSP_NE4C3_3 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L11 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L_B11 INT_INTERFACE_L_X48Y175/INT_INTERFACE_NW4A3 INT_INTERFACE_L_X48Y183/INT_INTERFACE_NE4C3 INT_L_X46Y179/NE6BEG3 INT_L_X46Y179/NW6END3 INT_L_X48Y175/LOGIC_OUTS_L11 INT_L_X48Y175/NW6BEG3 INT_L_X48Y183/NE2BEG3 INT_L_X48Y183/NE6END3 INT_L_X48Y183/NL1BEG2 INT_L_X48Y184/NE2A3 INT_L_X48Y184/NL1END2 INT_L_X48Y184/NR1BEG2 INT_L_X48Y185/NE2BEG2 INT_L_X48Y185/NR1END2 INT_L_X48Y186/NE2A2 INT_R_X47Y175/NW6A3 INT_R_X47Y176/NW6B3 INT_R_X47Y177/NW6C3 INT_R_X47Y178/NW6D3 INT_R_X47Y179/NE6A3 INT_R_X47Y179/NW6E3 INT_R_X47Y180/NE6B3 INT_R_X47Y181/NE6C3 INT_R_X47Y182/NE6D3 INT_R_X47Y183/NE6E3 INT_R_X49Y184/NE2END3 INT_R_X49Y184/NN2BEG3 INT_R_X49Y185/NN2A3 INT_R_X49Y186/BYP3 INT_R_X49Y186/BYP_ALT3 INT_R_X49Y186/IMUX35 INT_R_X49Y186/NE2END2 INT_R_X49Y186/NN2END3 VBRK_X118Y183/VBRK_NW4A3 VBRK_X118Y191/VBRK_NE4C3 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X49Y186/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 DSP_L_X48Y175/DSP_L.DSP_1_P41->DSP_LOGIC_OUTS_B11_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B11->>INT_INTERFACE_LOGIC_OUTS_L11 INT_L_X46Y179/INT_L.NW6END3->>NE6BEG3 INT_L_X48Y175/INT_L.LOGIC_OUTS_L11->>NW6BEG3 INT_L_X48Y183/INT_L.NE6END3->>NE2BEG3 INT_L_X48Y183/INT_L.NE6END3->>NL1BEG2 INT_L_X48Y184/INT_L.NL1END2->>NR1BEG2 INT_L_X48Y185/INT_L.NR1END2->>NE2BEG2 INT_R_X49Y184/INT_R.NE2END3->>NN2BEG3 INT_R_X49Y186/INT_R.BYP_ALT3->>BYP3 INT_R_X49Y186/INT_R.NE2END2->>IMUX35 INT_R_X49Y186/INT_R.NN2END3->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1_i_8__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_9__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_20__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_21__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_27__0_n_0 - 
wires: CLBLM_R_X47Y165/CLBLM_L_COUT CLBLM_R_X47Y165/CLBLM_L_COUT_N CLBLM_R_X47Y166/CLBLM_L_CIN 
pips: CLBLM_R_X47Y165/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_28__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_29__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_30__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_31__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_22__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_23__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_24__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_75 - 
wires: CLBLM_R_X49Y183/CLBLM_BYP6 CLBLM_R_X49Y183/CLBLM_IMUX47 CLBLM_R_X49Y183/CLBLM_M_D5 CLBLM_R_X49Y183/CLBLM_M_DX DSP_L_X48Y175/DSP_1_P30 DSP_L_X48Y175/DSP_LOGIC_OUTS_B2_2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_LOGIC_OUTS_L2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_LOGIC_OUTS_L_B2 INT_L_X48Y177/LOGIC_OUTS_L2 INT_L_X48Y177/NN6BEG2 INT_L_X48Y178/NN6A2 INT_L_X48Y179/NN6B2 INT_L_X48Y180/NN6C2 INT_L_X48Y181/NN6D2 INT_L_X48Y182/ER1BEG3 INT_L_X48Y182/NN6E2 INT_L_X48Y182/SR1END2 INT_L_X48Y183/NN6END2 INT_L_X48Y183/SR1BEG2 INT_R_X49Y182/ER1END3 INT_R_X49Y182/NR1BEG3 INT_R_X49Y183/BYP6 INT_R_X49Y183/BYP_ALT6 INT_R_X49Y183/ER1END_N3_3 INT_R_X49Y183/IMUX47 INT_R_X49Y183/NR1END3 
pips: CLBLM_R_X49Y183/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X49Y183/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 DSP_L_X48Y175/DSP_L.DSP_1_P30->DSP_LOGIC_OUTS_B2_2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 INT_L_X48Y177/INT_L.LOGIC_OUTS_L2->>NN6BEG2 INT_L_X48Y182/INT_L.SR1END2->>ER1BEG3 INT_L_X48Y183/INT_L.NN6END2->>SR1BEG2 INT_R_X49Y182/INT_R.ER1END3->>NR1BEG3 INT_R_X49Y183/INT_R.BYP_ALT6->>BYP6 INT_R_X49Y183/INT_R.NR1END3->>BYP_ALT6 INT_R_X49Y183/INT_R.NR1END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_92 - 
wires: CLBLM_R_X49Y183/CLBLM_IMUX43 CLBLM_R_X49Y183/CLBLM_M_D6 DSP_L_X48Y180/DSP_1_P13 DSP_L_X48Y180/DSP_LOGIC_OUTS_B1_3 INT_INTERFACE_L_X48Y183/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y183/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y182/SE2A1 INT_L_X48Y183/LOGIC_OUTS_L1 INT_L_X48Y183/SE2BEG1 INT_R_X49Y182/NR1BEG1 INT_R_X49Y182/SE2END1 INT_R_X49Y183/IMUX43 INT_R_X49Y183/NR1END1 
pips: CLBLM_R_X49Y183/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 DSP_L_X48Y180/DSP_L.DSP_1_P13->DSP_LOGIC_OUTS_B1_3 INT_INTERFACE_L_X48Y183/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y183/INT_L.LOGIC_OUTS_L1->>SE2BEG1 INT_R_X49Y182/INT_R.SE2END1->>NR1BEG1 INT_R_X49Y183/INT_R.NR1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_76 - 
wires: CLBLM_R_X49Y183/CLBLM_BYP3 CLBLM_R_X49Y183/CLBLM_IMUX31 CLBLM_R_X49Y183/CLBLM_M_C5 CLBLM_R_X49Y183/CLBLM_M_CX DSP_L_X48Y175/DSP_1_P29 DSP_L_X48Y175/DSP_LOGIC_OUTS_B5_2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_LOGIC_OUTS_L5 INT_INTERFACE_L_X48Y177/INT_INTERFACE_LOGIC_OUTS_L_B5 INT_L_X48Y177/LOGIC_OUTS_L5 INT_L_X48Y177/NN6BEG1 INT_L_X48Y178/NN6A1 INT_L_X48Y179/NN6B1 INT_L_X48Y180/NN6C1 INT_L_X48Y181/NN6D1 INT_L_X48Y182/NN6E1 INT_L_X48Y183/EL1BEG3 INT_L_X48Y183/NL1BEG0 INT_L_X48Y183/NL1END_S3_0 INT_L_X48Y183/NN6END1 INT_L_X48Y183/NR1BEG1 INT_L_X48Y184/EL1BEG0 INT_L_X48Y184/EL1BEG_N3 INT_L_X48Y184/NL1END0 INT_L_X48Y184/NR1END1 INT_R_X49Y183/BYP3 INT_R_X49Y183/BYP_ALT3 INT_R_X49Y183/EL1END3 INT_R_X49Y183/EL1END_S3_0 INT_R_X49Y183/IMUX31 INT_R_X49Y184/EL1END0 
pips: CLBLM_R_X49Y183/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X49Y183/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 DSP_L_X48Y175/DSP_L.DSP_1_P29->DSP_LOGIC_OUTS_B5_2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 INT_L_X48Y177/INT_L.LOGIC_OUTS_L5->>NN6BEG1 INT_L_X48Y183/INT_L.NN6END1->>NL1BEG0 INT_L_X48Y183/INT_L.NN6END1->>NR1BEG1 INT_L_X48Y184/INT_L.NL1END0->>EL1BEG_N3 INT_L_X48Y184/INT_L.NR1END1->>EL1BEG0 INT_R_X49Y183/INT_R.BYP_ALT3->>BYP3 INT_R_X49Y183/INT_R.EL1END3->>BYP_ALT3 INT_R_X49Y183/INT_R.EL1END_S3_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_93 - 
wires: CLBLM_R_X49Y183/CLBLM_IMUX35 CLBLM_R_X49Y183/CLBLM_M_C6 DSP_L_X48Y180/DSP_1_P12 DSP_L_X48Y180/DSP_LOGIC_OUTS_B3_3 INT_INTERFACE_L_X48Y183/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y183/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y183/EL1BEG2 INT_L_X48Y183/LOGIC_OUTS_L3 INT_R_X49Y183/EL1END2 INT_R_X49Y183/IMUX35 
pips: CLBLM_R_X49Y183/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 DSP_L_X48Y180/DSP_L.DSP_1_P12->DSP_LOGIC_OUTS_B3_3 INT_INTERFACE_L_X48Y183/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y183/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_R_X49Y183/INT_R.EL1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_77 - 
wires: CLBLM_R_X47Y178/CLBLM_NE4BEG3 CLBLM_R_X47Y178/CLBLM_NW2A3 CLBLM_R_X49Y183/CLBLM_BYP4 CLBLM_R_X49Y183/CLBLM_IMUX12 CLBLM_R_X49Y183/CLBLM_M_B6 CLBLM_R_X49Y183/CLBLM_M_BX DSP_L_X48Y175/DSP_1_P28 DSP_L_X48Y175/DSP_LOGIC_OUTS_B7_2 DSP_L_X48Y175/DSP_NE4BEG3_3 DSP_L_X48Y175/DSP_NW2A3_3 INT_INTERFACE_L_X48Y177/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y177/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_INTERFACE_L_X48Y178/INT_INTERFACE_NE4BEG3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_NW2A3 INT_L_X48Y177/LOGIC_OUTS_L7 INT_L_X48Y177/NW2BEG3 INT_L_X48Y178/NE6A3 INT_L_X48Y178/NW2A3 INT_L_X48Y179/NE6B3 INT_L_X48Y180/NE6C3 INT_L_X48Y181/NE6D3 INT_L_X48Y182/NE6E3 INT_R_X47Y178/NE6BEG3 INT_R_X47Y178/NW2END3 INT_R_X49Y182/NE6END3 INT_R_X49Y182/NL1BEG2 INT_R_X49Y183/BYP4 INT_R_X49Y183/BYP_ALT4 INT_R_X49Y183/FAN_ALT7 INT_R_X49Y183/FAN_BOUNCE7 INT_R_X49Y183/IMUX12 INT_R_X49Y183/NL1END2 VBRK_X118Y186/VBRK_NE4BEG3 VBRK_X118Y186/VBRK_NW2A3 
pips: CLBLM_R_X49Y183/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X49Y183/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 DSP_L_X48Y175/DSP_L.DSP_1_P28->DSP_LOGIC_OUTS_B7_2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X48Y177/INT_L.LOGIC_OUTS_L7->>NW2BEG3 INT_R_X47Y178/INT_R.NW2END3->>NE6BEG3 INT_R_X49Y182/INT_R.NE6END3->>NL1BEG2 INT_R_X49Y183/INT_R.BYP_ALT4->>BYP4 INT_R_X49Y183/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X49Y183/INT_R.FAN_BOUNCE7->>BYP_ALT4 INT_R_X49Y183/INT_R.NL1END2->>FAN_ALT7 INT_R_X49Y183/INT_R.NL1END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_94 - 
wires: CLBLM_R_X49Y183/CLBLM_IMUX24 CLBLM_R_X49Y183/CLBLM_M_B5 DSP_L_X48Y180/DSP_1_P11 DSP_L_X48Y180/DSP_LOGIC_OUTS_B4_2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y182/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_L_X48Y182/LOGIC_OUTS_L4 INT_L_X48Y182/NE2BEG0 INT_L_X48Y183/NE2A0 INT_R_X49Y182/NE2END_S3_0 INT_R_X49Y183/IMUX24 INT_R_X49Y183/NE2END0 
pips: CLBLM_R_X49Y183/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 DSP_L_X48Y180/DSP_L.DSP_1_P11->DSP_LOGIC_OUTS_B4_2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y182/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_R_X49Y183/INT_R.NE2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_32__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_33__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_34__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_78 - 
wires: CLBLM_R_X47Y177/CLBLM_NW2A0 CLBLM_R_X47Y183/CLBLM_EE2BEG0 CLBLM_R_X49Y183/CLBLM_BYP1 CLBLM_R_X49Y183/CLBLM_IMUX8 CLBLM_R_X49Y183/CLBLM_M_A5 CLBLM_R_X49Y183/CLBLM_M_AX DSP_L_X48Y175/DSP_1_P27 DSP_L_X48Y175/DSP_LOGIC_OUTS_B0_1 DSP_L_X48Y175/DSP_NW2A0_2 DSP_L_X48Y180/DSP_EE2BEG0_3 INT_INTERFACE_L_X48Y176/INT_INTERFACE_LOGIC_OUTS_L0 INT_INTERFACE_L_X48Y176/INT_INTERFACE_LOGIC_OUTS_L_B0 INT_INTERFACE_L_X48Y177/INT_INTERFACE_NW2A0 INT_INTERFACE_L_X48Y183/INT_INTERFACE_EE2BEG0 INT_L_X48Y175/SE2A0 INT_L_X48Y176/LOGIC_OUTS_L0 INT_L_X48Y176/NW2BEG0 INT_L_X48Y176/SE2BEG0 INT_L_X48Y177/NW2A0 INT_L_X48Y183/EE2A0 INT_R_X47Y176/NW2END_S0_0 INT_R_X47Y177/NN6BEG0 INT_R_X47Y177/NW2END0 INT_R_X47Y178/NN6A0 INT_R_X47Y179/NN6B0 INT_R_X47Y180/NN6C0 INT_R_X47Y181/NN6D0 INT_R_X47Y182/NN6E0 INT_R_X47Y182/NN6END_S1_0 INT_R_X47Y183/EE2BEG0 INT_R_X47Y183/NN6END0 INT_R_X49Y175/NN6BEG0 INT_R_X49Y175/SE2END0 INT_R_X49Y176/NN6A0 INT_R_X49Y177/NN6B0 INT_R_X49Y178/NN6C0 INT_R_X49Y179/NN6D0 INT_R_X49Y180/NN6E0 INT_R_X49Y180/NN6END_S1_0 INT_R_X49Y181/NN2BEG0 INT_R_X49Y181/NN6END0 INT_R_X49Y182/NN2A0 INT_R_X49Y182/NN2END_S2_0 INT_R_X49Y183/BYP1 INT_R_X49Y183/BYP_ALT1 INT_R_X49Y183/EE2END0 INT_R_X49Y183/IMUX8 INT_R_X49Y183/NN2END0 VBRK_X118Y185/VBRK_NW2A0 VBRK_X118Y191/VBRK_EE2BEG0 
pips: CLBLM_R_X49Y183/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X49Y183/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 DSP_L_X48Y175/DSP_L.DSP_1_P27->DSP_LOGIC_OUTS_B0_1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 INT_L_X48Y176/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X48Y176/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_R_X47Y177/INT_R.NW2END0->>NN6BEG0 INT_R_X47Y183/INT_R.NN6END0->>EE2BEG0 INT_R_X49Y175/INT_R.SE2END0->>NN6BEG0 INT_R_X49Y181/INT_R.NN6END0->>NN2BEG0 INT_R_X49Y183/INT_R.BYP_ALT1->>BYP1 INT_R_X49Y183/INT_R.EE2END0->>BYP_ALT1 INT_R_X49Y183/INT_R.NN2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_95 - 
wires: CLBLM_R_X49Y183/CLBLM_IMUX4 CLBLM_R_X49Y183/CLBLM_M_A6 DSP_L_X48Y180/DSP_1_P10 DSP_L_X48Y180/DSP_LOGIC_OUTS_B6_2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y182/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_L_X48Y182/LOGIC_OUTS_L6 INT_L_X48Y182/NE2BEG2 INT_L_X48Y183/NE2A2 INT_R_X49Y183/IMUX4 INT_R_X49Y183/NE2END2 
pips: CLBLM_R_X49Y183/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 DSP_L_X48Y180/DSP_L.DSP_1_P10->DSP_LOGIC_OUTS_B6_2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y182/INT_L.LOGIC_OUTS_L6->>NE2BEG2 INT_R_X49Y183/INT_R.NE2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_79 - 
wires: CLBLM_R_X47Y177/CLBLM_NE4BEG2 CLBLM_R_X47Y177/CLBLM_NW2A2 CLBLM_R_X49Y182/CLBLM_BYP6 CLBLM_R_X49Y182/CLBLM_IMUX47 CLBLM_R_X49Y182/CLBLM_M_D5 CLBLM_R_X49Y182/CLBLM_M_DX DSP_L_X48Y175/DSP_1_P26 DSP_L_X48Y175/DSP_LOGIC_OUTS_B2_1 DSP_L_X48Y175/DSP_NE4BEG2_2 DSP_L_X48Y175/DSP_NW2A2_2 INT_INTERFACE_L_X48Y176/INT_INTERFACE_LOGIC_OUTS_L2 INT_INTERFACE_L_X48Y176/INT_INTERFACE_LOGIC_OUTS_L_B2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_NE4BEG2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_NW2A2 INT_L_X48Y176/LOGIC_OUTS_L2 INT_L_X48Y176/NN6BEG2 INT_L_X48Y176/NW2BEG2 INT_L_X48Y177/NE6A2 INT_L_X48Y177/NN6A2 INT_L_X48Y177/NW2A2 INT_L_X48Y178/NE6B2 INT_L_X48Y178/NN6B2 INT_L_X48Y179/NE6C2 INT_L_X48Y179/NN6C2 INT_L_X48Y180/NE6D2 INT_L_X48Y180/NN6D2 INT_L_X48Y181/NE6E2 INT_L_X48Y181/NN6E2 INT_L_X48Y182/NL1BEG1 INT_L_X48Y182/NN6END2 INT_L_X48Y183/EL1BEG0 INT_L_X48Y183/NL1END1 INT_R_X47Y177/NE6BEG2 INT_R_X47Y177/NW2END2 INT_R_X49Y181/NE6END2 INT_R_X49Y181/NN2BEG2 INT_R_X49Y182/BYP6 INT_R_X49Y182/BYP_ALT6 INT_R_X49Y182/EL1END_S3_0 INT_R_X49Y182/IMUX47 INT_R_X49Y182/NN2A2 INT_R_X49Y182/SR1END2 INT_R_X49Y183/EL1END0 INT_R_X49Y183/NN2END2 INT_R_X49Y183/SR1BEG2 VBRK_X118Y185/VBRK_NE4BEG2 VBRK_X118Y185/VBRK_NW2A2 
pips: CLBLM_R_X49Y182/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X49Y182/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 DSP_L_X48Y175/DSP_L.DSP_1_P26->DSP_LOGIC_OUTS_B2_1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 INT_L_X48Y176/INT_L.LOGIC_OUTS_L2->>NN6BEG2 INT_L_X48Y176/INT_L.LOGIC_OUTS_L2->>NW2BEG2 INT_L_X48Y182/INT_L.NN6END2->>NL1BEG1 INT_L_X48Y183/INT_L.NL1END1->>EL1BEG0 INT_R_X47Y177/INT_R.NW2END2->>NE6BEG2 INT_R_X49Y181/INT_R.NE6END2->>NN2BEG2 INT_R_X49Y182/INT_R.BYP_ALT6->>BYP6 INT_R_X49Y182/INT_R.EL1END_S3_0->>IMUX47 INT_R_X49Y182/INT_R.SR1END2->>BYP_ALT6 INT_R_X49Y183/INT_R.NN2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_96 - 
wires: CLBLM_R_X49Y182/CLBLM_IMUX43 CLBLM_R_X49Y182/CLBLM_M_D6 DSP_L_X48Y180/DSP_1_P9 DSP_L_X48Y180/DSP_LOGIC_OUTS_B1_2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y182/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y182/ER1BEG2 INT_L_X48Y182/LOGIC_OUTS_L1 INT_R_X49Y182/ER1END2 INT_R_X49Y182/FAN_ALT5 INT_R_X49Y182/FAN_BOUNCE5 INT_R_X49Y182/IMUX43 
pips: CLBLM_R_X49Y182/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 DSP_L_X48Y180/DSP_L.DSP_1_P9->DSP_LOGIC_OUTS_B1_2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y182/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_R_X49Y182/INT_R.ER1END2->>FAN_ALT5 INT_R_X49Y182/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X49Y182/INT_R.FAN_BOUNCE5->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_3__0_n_0 - 
wires: CLBLM_R_X47Y170/CLBLM_L_COUT CLBLM_R_X47Y170/CLBLM_L_COUT_N CLBLM_R_X47Y171/CLBLM_L_CIN 
pips: CLBLM_R_X47Y170/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_9__1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_3__1_n_0 - 
wires: CLBLM_R_X47Y174/CLBLM_L_COUT CLBLM_R_X47Y174/CLBLM_L_COUT_N CLBLM_R_X47Y175/CLBLM_L_CIN HCLK_CLB_X117Y182/HCLK_CLB_COUT0_R 
pips: CLBLM_R_X47Y174/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_4_n_0 - 
wires: CLBLM_R_X49Y184/CLBLM_M_COUT CLBLM_R_X49Y184/CLBLM_M_COUT_N CLBLM_R_X49Y185/CLBLM_M_CIN 
pips: CLBLM_R_X49Y184/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_80 - 
wires: CLBLM_R_X49Y182/CLBLM_BYP3 CLBLM_R_X49Y182/CLBLM_IMUX31 CLBLM_R_X49Y182/CLBLM_M_C5 CLBLM_R_X49Y182/CLBLM_M_CX DSP_L_X48Y175/DSP_1_P25 DSP_L_X48Y175/DSP_LOGIC_OUTS_B5_1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_LOGIC_OUTS_L5 INT_INTERFACE_L_X48Y176/INT_INTERFACE_LOGIC_OUTS_L_B5 INT_L_X48Y176/LOGIC_OUTS_L5 INT_L_X48Y176/NN6BEG1 INT_L_X48Y177/NN6A1 INT_L_X48Y178/NN6B1 INT_L_X48Y179/NN6C1 INT_L_X48Y180/NN6D1 INT_L_X48Y181/NN6E1 INT_L_X48Y182/EL1BEG3 INT_L_X48Y182/NE2BEG1 INT_L_X48Y182/NL1BEG0 INT_L_X48Y182/NL1END_S3_0 INT_L_X48Y182/NN6END1 INT_L_X48Y183/EL1BEG_N3 INT_L_X48Y183/NE2A1 INT_L_X48Y183/NL1END0 INT_R_X49Y182/BYP3 INT_R_X49Y182/BYP_ALT3 INT_R_X49Y182/EL1END3 INT_R_X49Y182/FAN_BOUNCE_S3_6 INT_R_X49Y182/IMUX31 INT_R_X49Y183/FAN_ALT6 INT_R_X49Y183/FAN_BOUNCE6 INT_R_X49Y183/NE2END1 
pips: CLBLM_R_X49Y182/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X49Y182/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 DSP_L_X48Y175/DSP_L.DSP_1_P25->DSP_LOGIC_OUTS_B5_1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 INT_L_X48Y176/INT_L.LOGIC_OUTS_L5->>NN6BEG1 INT_L_X48Y182/INT_L.NN6END1->>NE2BEG1 INT_L_X48Y182/INT_L.NN6END1->>NL1BEG0 INT_L_X48Y183/INT_L.NL1END0->>EL1BEG_N3 INT_R_X49Y182/INT_R.BYP_ALT3->>BYP3 INT_R_X49Y182/INT_R.EL1END3->>BYP_ALT3 INT_R_X49Y182/INT_R.FAN_BOUNCE_S3_6->>IMUX31 INT_R_X49Y183/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X49Y183/INT_R.NE2END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_97 - 
wires: CLBLM_R_X49Y182/CLBLM_IMUX35 CLBLM_R_X49Y182/CLBLM_M_C6 DSP_L_X48Y180/DSP_1_P8 DSP_L_X48Y180/DSP_LOGIC_OUTS_B3_2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y182/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y182/EL1BEG2 INT_L_X48Y182/LOGIC_OUTS_L3 INT_R_X49Y182/EL1END2 INT_R_X49Y182/IMUX35 
pips: CLBLM_R_X49Y182/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 DSP_L_X48Y180/DSP_L.DSP_1_P8->DSP_LOGIC_OUTS_B3_2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y182/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_R_X49Y182/INT_R.EL1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_81 - 
wires: CLBLM_R_X49Y182/CLBLM_BYP4 CLBLM_R_X49Y182/CLBLM_IMUX12 CLBLM_R_X49Y182/CLBLM_M_B6 CLBLM_R_X49Y182/CLBLM_M_BX DSP_L_X48Y175/DSP_1_P24 DSP_L_X48Y175/DSP_LOGIC_OUTS_B7_1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y176/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_L_X48Y175/SE2A3 INT_L_X48Y176/LOGIC_OUTS_L7 INT_L_X48Y176/SE2BEG3 INT_R_X49Y175/NN6BEG3 INT_R_X49Y175/SE2END3 INT_R_X49Y176/NN6A3 INT_R_X49Y177/NN6B3 INT_R_X49Y178/NN6C3 INT_R_X49Y179/NN6D3 INT_R_X49Y180/NN6E3 INT_R_X49Y181/NL1BEG2 INT_R_X49Y181/NN6END3 INT_R_X49Y182/BYP4 INT_R_X49Y182/BYP_ALT4 INT_R_X49Y182/FAN_ALT7 INT_R_X49Y182/FAN_BOUNCE7 INT_R_X49Y182/IMUX12 INT_R_X49Y182/NL1END2 
pips: CLBLM_R_X49Y182/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X49Y182/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 DSP_L_X48Y175/DSP_L.DSP_1_P24->DSP_LOGIC_OUTS_B7_1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X48Y176/INT_L.LOGIC_OUTS_L7->>SE2BEG3 INT_R_X49Y175/INT_R.SE2END3->>NN6BEG3 INT_R_X49Y181/INT_R.NN6END3->>NL1BEG2 INT_R_X49Y182/INT_R.BYP_ALT4->>BYP4 INT_R_X49Y182/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X49Y182/INT_R.FAN_BOUNCE7->>BYP_ALT4 INT_R_X49Y182/INT_R.NL1END2->>FAN_ALT7 INT_R_X49Y182/INT_R.NL1END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_98 - 
wires: CLBLM_R_X49Y182/CLBLM_IMUX24 CLBLM_R_X49Y182/CLBLM_M_B5 DSP_L_X48Y180/DSP_1_P7 DSP_L_X48Y180/DSP_LOGIC_OUTS_B4_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_L_X48Y181/LOGIC_OUTS_L4 INT_L_X48Y181/NE2BEG0 INT_L_X48Y182/NE2A0 INT_R_X49Y181/NE2END_S3_0 INT_R_X49Y182/IMUX24 INT_R_X49Y182/NE2END0 
pips: CLBLM_R_X49Y182/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 DSP_L_X48Y180/DSP_L.DSP_1_P7->DSP_LOGIC_OUTS_B4_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y181/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_R_X49Y182/INT_R.NE2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_82 - 
wires: CLBLM_R_X47Y175/CLBLM_NW4A0 CLBLM_R_X47Y176/CLBLM_NE4BEG0 CLBLM_R_X47Y176/CLBLM_NW2A0 CLBLM_R_X47Y183/CLBLM_NE4C0 CLBLM_R_X49Y182/CLBLM_BYP1 CLBLM_R_X49Y182/CLBLM_IMUX8 CLBLM_R_X49Y182/CLBLM_M_A5 CLBLM_R_X49Y182/CLBLM_M_AX DSP_L_X48Y175/DSP_1_P23 DSP_L_X48Y175/DSP_LOGIC_OUTS_B0_0 DSP_L_X48Y175/DSP_NE4BEG0_1 DSP_L_X48Y175/DSP_NW2A0_1 DSP_L_X48Y175/DSP_NW4A0_0 DSP_L_X48Y180/DSP_NE4C0_3 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L_B0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_NW4A0 INT_INTERFACE_L_X48Y176/INT_INTERFACE_NE4BEG0 INT_INTERFACE_L_X48Y176/INT_INTERFACE_NW2A0 INT_INTERFACE_L_X48Y183/INT_INTERFACE_NE4C0 INT_L_X46Y178/NW6END_S0_0 INT_L_X46Y179/NE6BEG0 INT_L_X46Y179/NW6END0 INT_L_X48Y175/LOGIC_OUTS_L0 INT_L_X48Y175/NW2BEG0 INT_L_X48Y175/NW6BEG0 INT_L_X48Y176/NE6A0 INT_L_X48Y176/NW2A0 INT_L_X48Y177/NE6B0 INT_L_X48Y178/NE6C0 INT_L_X48Y179/NE6D0 INT_L_X48Y180/NE6E0 INT_L_X48Y182/SE2A0 INT_L_X48Y183/NE6END0 INT_L_X48Y183/SE2BEG0 INT_R_X47Y175/NW2END_S0_0 INT_R_X47Y175/NW6A0 INT_R_X47Y176/NE6BEG0 INT_R_X47Y176/NW2END0 INT_R_X47Y176/NW6B0 INT_R_X47Y177/NW6C0 INT_R_X47Y178/NW6D0 INT_R_X47Y179/NE6A0 INT_R_X47Y179/NW6E0 INT_R_X47Y180/NE6B0 INT_R_X47Y181/NE6C0 INT_R_X47Y182/NE6D0 INT_R_X47Y183/NE6E0 INT_R_X49Y180/NE6END0 INT_R_X49Y180/NN2BEG0 INT_R_X49Y181/NN2A0 INT_R_X49Y181/NN2END_S2_0 INT_R_X49Y182/BYP1 INT_R_X49Y182/BYP_ALT1 INT_R_X49Y182/IMUX8 INT_R_X49Y182/NN2END0 INT_R_X49Y182/SE2END0 VBRK_X118Y183/VBRK_NW4A0 VBRK_X118Y184/VBRK_NE4BEG0 VBRK_X118Y184/VBRK_NW2A0 VBRK_X118Y191/VBRK_NE4C0 
pips: CLBLM_R_X49Y182/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X49Y182/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 DSP_L_X48Y175/DSP_L.DSP_1_P23->DSP_LOGIC_OUTS_B0_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 INT_L_X46Y179/INT_L.NW6END0->>NE6BEG0 INT_L_X48Y175/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X48Y175/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_L_X48Y183/INT_L.NE6END0->>SE2BEG0 INT_R_X47Y176/INT_R.NW2END0->>NE6BEG0 INT_R_X49Y180/INT_R.NE6END0->>NN2BEG0 INT_R_X49Y182/INT_R.BYP_ALT1->>BYP1 INT_R_X49Y182/INT_R.NN2END0->>IMUX8 INT_R_X49Y182/INT_R.SE2END0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_99 - 
wires: CLBLM_R_X49Y182/CLBLM_IMUX4 CLBLM_R_X49Y182/CLBLM_M_A6 DSP_L_X48Y180/DSP_1_P6 DSP_L_X48Y180/DSP_LOGIC_OUTS_B6_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_L_X48Y181/LOGIC_OUTS_L6 INT_L_X48Y181/NE2BEG2 INT_L_X48Y182/NE2A2 INT_R_X49Y182/IMUX4 INT_R_X49Y182/NE2END2 
pips: CLBLM_R_X49Y182/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 DSP_L_X48Y180/DSP_L.DSP_1_P6->DSP_LOGIC_OUTS_B6_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y181/INT_L.LOGIC_OUTS_L6->>NE2BEG2 INT_R_X49Y182/INT_R.NE2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_83 - 
wires: CLBLM_R_X47Y175/CLBLM_NW4A2 CLBLM_R_X47Y181/CLBLM_EE2A2 CLBLM_R_X49Y181/CLBLM_BYP6 CLBLM_R_X49Y181/CLBLM_IMUX47 CLBLM_R_X49Y181/CLBLM_M_D5 CLBLM_R_X49Y181/CLBLM_M_DX DSP_L_X48Y175/DSP_1_P22 DSP_L_X48Y175/DSP_LOGIC_OUTS_B2_0 DSP_L_X48Y175/DSP_NW4A2_0 DSP_L_X48Y180/DSP_EE2A2_1 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L2 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L_B2 INT_INTERFACE_L_X48Y175/INT_INTERFACE_NW4A2 INT_INTERFACE_L_X48Y181/INT_INTERFACE_EE2A2 INT_L_X46Y179/NN2BEG2 INT_L_X46Y179/NW6END2 INT_L_X46Y180/NN2A2 INT_L_X46Y181/EE2BEG2 INT_L_X46Y181/NN2END2 INT_L_X48Y175/LOGIC_OUTS_L2 INT_L_X48Y175/NN6BEG2 INT_L_X48Y175/NW6BEG2 INT_L_X48Y176/NN6A2 INT_L_X48Y177/NN6B2 INT_L_X48Y178/NN6C2 INT_L_X48Y179/NN6D2 INT_L_X48Y180/NN6E2 INT_L_X48Y181/EE2END2 INT_L_X48Y181/ER1BEG3 INT_L_X48Y181/NL1BEG1 INT_L_X48Y181/NN6END2 INT_L_X48Y182/EL1BEG0 INT_L_X48Y182/NL1END1 INT_R_X47Y175/NW6A2 INT_R_X47Y176/NW6B2 INT_R_X47Y177/NW6C2 INT_R_X47Y178/NW6D2 INT_R_X47Y179/NW6E2 INT_R_X47Y181/EE2A2 INT_R_X49Y181/BYP6 INT_R_X49Y181/BYP_ALT6 INT_R_X49Y181/EL1END_S3_0 INT_R_X49Y181/ER1END3 INT_R_X49Y181/IMUX47 INT_R_X49Y182/EL1END0 INT_R_X49Y182/ER1END_N3_3 VBRK_X118Y183/VBRK_NW4A2 VBRK_X118Y189/VBRK_EE2A2 
pips: CLBLM_R_X49Y181/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X49Y181/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 DSP_L_X48Y175/DSP_L.DSP_1_P22->DSP_LOGIC_OUTS_B2_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 INT_L_X46Y179/INT_L.NW6END2->>NN2BEG2 INT_L_X46Y181/INT_L.NN2END2->>EE2BEG2 INT_L_X48Y175/INT_L.LOGIC_OUTS_L2->>NN6BEG2 INT_L_X48Y175/INT_L.LOGIC_OUTS_L2->>NW6BEG2 INT_L_X48Y181/INT_L.EE2END2->>ER1BEG3 INT_L_X48Y181/INT_L.NN6END2->>NL1BEG1 INT_L_X48Y182/INT_L.NL1END1->>EL1BEG0 INT_R_X49Y181/INT_R.BYP_ALT6->>BYP6 INT_R_X49Y181/INT_R.EL1END_S3_0->>IMUX47 INT_R_X49Y181/INT_R.ER1END3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_100 - 
wires: CLBLM_R_X49Y181/CLBLM_IMUX43 CLBLM_R_X49Y181/CLBLM_M_D6 DSP_L_X48Y180/DSP_1_P5 DSP_L_X48Y180/DSP_LOGIC_OUTS_B1_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y180/SE2A1 INT_L_X48Y181/LOGIC_OUTS_L1 INT_L_X48Y181/SE2BEG1 INT_R_X49Y180/NR1BEG1 INT_R_X49Y180/SE2END1 INT_R_X49Y181/IMUX43 INT_R_X49Y181/NR1END1 
pips: CLBLM_R_X49Y181/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 DSP_L_X48Y180/DSP_L.DSP_1_P5->DSP_LOGIC_OUTS_B1_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y181/INT_L.LOGIC_OUTS_L1->>SE2BEG1 INT_R_X49Y180/INT_R.SE2END1->>NR1BEG1 INT_R_X49Y181/INT_R.NR1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_84 - 
wires: CLBLM_R_X49Y181/CLBLM_BYP3 CLBLM_R_X49Y181/CLBLM_IMUX31 CLBLM_R_X49Y181/CLBLM_M_C5 CLBLM_R_X49Y181/CLBLM_M_CX DSP_L_X48Y175/DSP_1_P21 DSP_L_X48Y175/DSP_LOGIC_OUTS_B5_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L5 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L_B5 INT_L_X48Y175/LOGIC_OUTS_L5 INT_L_X48Y175/NN6BEG1 INT_L_X48Y176/NN6A1 INT_L_X48Y177/NN6B1 INT_L_X48Y178/NN6C1 INT_L_X48Y179/NN6D1 INT_L_X48Y180/NN6E1 INT_L_X48Y181/EL1BEG3 INT_L_X48Y181/NE2BEG1 INT_L_X48Y181/NL1BEG0 INT_L_X48Y181/NL1END_S3_0 INT_L_X48Y181/NN6END1 INT_L_X48Y182/EL1BEG_N3 INT_L_X48Y182/NE2A1 INT_L_X48Y182/NL1END0 INT_R_X49Y181/BYP3 INT_R_X49Y181/BYP_ALT3 INT_R_X49Y181/EL1END3 INT_R_X49Y181/FAN_BOUNCE_S3_6 INT_R_X49Y181/IMUX31 INT_R_X49Y182/FAN_ALT6 INT_R_X49Y182/FAN_BOUNCE6 INT_R_X49Y182/NE2END1 
pips: CLBLM_R_X49Y181/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X49Y181/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 DSP_L_X48Y175/DSP_L.DSP_1_P21->DSP_LOGIC_OUTS_B5_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 INT_L_X48Y175/INT_L.LOGIC_OUTS_L5->>NN6BEG1 INT_L_X48Y181/INT_L.NN6END1->>NE2BEG1 INT_L_X48Y181/INT_L.NN6END1->>NL1BEG0 INT_L_X48Y182/INT_L.NL1END0->>EL1BEG_N3 INT_R_X49Y181/INT_R.BYP_ALT3->>BYP3 INT_R_X49Y181/INT_R.EL1END3->>BYP_ALT3 INT_R_X49Y181/INT_R.FAN_BOUNCE_S3_6->>IMUX31 INT_R_X49Y182/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X49Y182/INT_R.NE2END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_101 - 
wires: CLBLM_R_X49Y181/CLBLM_IMUX35 CLBLM_R_X49Y181/CLBLM_M_C6 DSP_L_X48Y180/DSP_1_P4 DSP_L_X48Y180/DSP_LOGIC_OUTS_B3_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y181/EL1BEG2 INT_L_X48Y181/LOGIC_OUTS_L3 INT_R_X49Y181/EL1END2 INT_R_X49Y181/IMUX35 
pips: CLBLM_R_X49Y181/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 DSP_L_X48Y180/DSP_L.DSP_1_P4->DSP_LOGIC_OUTS_B3_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y181/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_R_X49Y181/INT_R.EL1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_35_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_85 - 
wires: CLBLM_R_X49Y181/CLBLM_BYP4 CLBLM_R_X49Y181/CLBLM_IMUX12 CLBLM_R_X49Y181/CLBLM_M_B6 CLBLM_R_X49Y181/CLBLM_M_BX DSP_L_X48Y175/DSP_1_P20 DSP_L_X48Y175/DSP_LOGIC_OUTS_B7_0 HCLK_L_X121Y182/HCLK_SE2A3 HCLK_R_X122Y182/HCLK_NN6BEG3 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_L_X48Y174/SE2A3 INT_L_X48Y175/LOGIC_OUTS_L7 INT_L_X48Y175/NN6BEG3 INT_L_X48Y175/SE2BEG3 INT_L_X48Y176/NN6A3 INT_L_X48Y177/NN6B3 INT_L_X48Y178/NN6C3 INT_L_X48Y179/NN6D3 INT_L_X48Y180/NN6E3 INT_L_X48Y181/NE2BEG3 INT_L_X48Y181/NN6END3 INT_L_X48Y182/NE2A3 INT_R_X49Y174/NN6BEG3 INT_R_X49Y174/SE2END3 INT_R_X49Y175/NN6A3 INT_R_X49Y176/NN6B3 INT_R_X49Y177/NN6C3 INT_R_X49Y178/NN6D3 INT_R_X49Y179/NN6E3 INT_R_X49Y180/NL1BEG2 INT_R_X49Y180/NN6END3 INT_R_X49Y181/BYP4 INT_R_X49Y181/BYP_ALT4 INT_R_X49Y181/IMUX12 INT_R_X49Y181/NL1END2 INT_R_X49Y181/SL1END3 INT_R_X49Y181/SR1BEG_S0 INT_R_X49Y182/NE2END3 INT_R_X49Y182/SL1BEG3 
pips: CLBLM_R_X49Y181/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X49Y181/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 DSP_L_X48Y175/DSP_L.DSP_1_P20->DSP_LOGIC_OUTS_B7_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X48Y175/INT_L.LOGIC_OUTS_L7->>NN6BEG3 INT_L_X48Y175/INT_L.LOGIC_OUTS_L7->>SE2BEG3 INT_L_X48Y181/INT_L.NN6END3->>NE2BEG3 INT_R_X49Y174/INT_R.SE2END3->>NN6BEG3 INT_R_X49Y180/INT_R.NN6END3->>NL1BEG2 INT_R_X49Y181/INT_R.BYP_ALT4->>BYP4 INT_R_X49Y181/INT_R.NL1END2->>IMUX12 INT_R_X49Y181/INT_R.SL1END3->>SR1BEG_S0 INT_R_X49Y181/INT_R.SR1BEG_S0->>BYP_ALT4 INT_R_X49Y182/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_102 - 
wires: CLBLM_R_X49Y181/CLBLM_IMUX24 CLBLM_R_X49Y181/CLBLM_M_B5 DSP_L_X48Y180/DSP_1_P3 DSP_L_X48Y180/DSP_LOGIC_OUTS_B4_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_L_X48Y180/LOGIC_OUTS_L4 INT_L_X48Y180/NE2BEG0 INT_L_X48Y181/NE2A0 INT_R_X49Y180/NE2END_S3_0 INT_R_X49Y181/IMUX24 INT_R_X49Y181/NE2END0 
pips: CLBLM_R_X49Y181/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 DSP_L_X48Y180/DSP_L.DSP_1_P3->DSP_LOGIC_OUTS_B4_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y180/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_R_X49Y181/INT_R.NE2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_36_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_86 - 
wires: CLBLM_R_X49Y181/CLBLM_BYP1 CLBLM_R_X49Y181/CLBLM_IMUX8 CLBLM_R_X49Y181/CLBLM_M_A5 CLBLM_R_X49Y181/CLBLM_M_AX DSP_L_X48Y175/DSP_1_P19 DSP_L_X48Y175/DSP_LOGIC_OUTS_B4_4 INT_INTERFACE_L_X48Y179/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y179/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_L_X48Y179/LOGIC_OUTS_L4 INT_L_X48Y179/NE2BEG0 INT_L_X48Y180/NE2A0 INT_R_X49Y179/NE2END_S3_0 INT_R_X49Y180/NE2END0 INT_R_X49Y180/NR1BEG0 INT_R_X49Y181/BYP1 INT_R_X49Y181/BYP_ALT1 INT_R_X49Y181/IMUX8 INT_R_X49Y181/NR1END0 
pips: CLBLM_R_X49Y181/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X49Y181/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 DSP_L_X48Y175/DSP_L.DSP_1_P19->DSP_LOGIC_OUTS_B4_4 INT_INTERFACE_L_X48Y179/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y179/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_R_X49Y180/INT_R.NE2END0->>NR1BEG0 INT_R_X49Y181/INT_R.BYP_ALT1->>BYP1 INT_R_X49Y181/INT_R.NR1END0->>BYP_ALT1 INT_R_X49Y181/INT_R.NR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_103 - 
wires: CLBLM_R_X49Y181/CLBLM_IMUX4 CLBLM_R_X49Y181/CLBLM_M_A6 DSP_L_X48Y180/DSP_1_P2 DSP_L_X48Y180/DSP_LOGIC_OUTS_B6_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_L_X48Y180/LOGIC_OUTS_L6 INT_L_X48Y180/NE2BEG2 INT_L_X48Y181/NE2A2 INT_R_X49Y181/IMUX4 INT_R_X49Y181/NE2END2 
pips: CLBLM_R_X49Y181/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 DSP_L_X48Y180/DSP_L.DSP_1_P2->DSP_LOGIC_OUTS_B6_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y180/INT_L.LOGIC_OUTS_L6->>NE2BEG2 INT_R_X49Y181/INT_R.NE2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_37_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_87 - 
wires: CLBLM_R_X49Y180/CLBLM_BYP6 CLBLM_R_X49Y180/CLBLM_IMUX47 CLBLM_R_X49Y180/CLBLM_M_D5 CLBLM_R_X49Y180/CLBLM_M_DX DSP_L_X48Y175/DSP_1_P18 DSP_L_X48Y175/DSP_LOGIC_OUTS_B6_4 INT_INTERFACE_L_X48Y179/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y179/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_L_X48Y179/ER1BEG3 INT_L_X48Y179/LOGIC_OUTS_L6 INT_R_X49Y179/ER1END3 INT_R_X49Y179/NR1BEG3 INT_R_X49Y180/BYP6 INT_R_X49Y180/BYP_ALT6 INT_R_X49Y180/ER1END_N3_3 INT_R_X49Y180/IMUX47 INT_R_X49Y180/NR1END3 
pips: CLBLM_R_X49Y180/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X49Y180/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 DSP_L_X48Y175/DSP_L.DSP_1_P18->DSP_LOGIC_OUTS_B6_4 INT_INTERFACE_L_X48Y179/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y179/INT_L.LOGIC_OUTS_L6->>ER1BEG3 INT_R_X49Y179/INT_R.ER1END3->>NR1BEG3 INT_R_X49Y180/INT_R.BYP_ALT6->>BYP6 INT_R_X49Y180/INT_R.NR1END3->>BYP_ALT6 INT_R_X49Y180/INT_R.NR1END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_104 - 
wires: CLBLM_R_X49Y180/CLBLM_IMUX43 CLBLM_R_X49Y180/CLBLM_M_D6 DSP_L_X48Y180/DSP_1_P1 DSP_L_X48Y180/DSP_LOGIC_OUTS_B1_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y180/LOGIC_OUTS_L1 INT_L_X48Y180/NE2BEG1 INT_L_X48Y181/NE2A1 INT_R_X49Y180/IMUX43 INT_R_X49Y180/SL1END1 INT_R_X49Y181/NE2END1 INT_R_X49Y181/SL1BEG1 
pips: CLBLM_R_X49Y180/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 DSP_L_X48Y180/DSP_L.DSP_1_P1->DSP_LOGIC_OUTS_B1_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y180/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_R_X49Y180/INT_R.SL1END1->>IMUX43 INT_R_X49Y181/INT_R.NE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_38_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_88 - 
wires: CLBLM_R_X49Y180/CLBLM_BYP3 CLBLM_R_X49Y180/CLBLM_IMUX31 CLBLM_R_X49Y180/CLBLM_M_C5 CLBLM_R_X49Y180/CLBLM_M_CX DSP_L_X48Y175/DSP_1_P17 DSP_L_X48Y175/DSP_LOGIC_OUTS_B1_4 INT_INTERFACE_L_X48Y179/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y179/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y179/LOGIC_OUTS_L1 INT_L_X48Y179/NE2BEG1 INT_L_X48Y180/NE2A1 INT_R_X49Y180/BYP3 INT_R_X49Y180/BYP_ALT3 INT_R_X49Y180/FAN_ALT3 INT_R_X49Y180/FAN_BOUNCE3 INT_R_X49Y180/IMUX31 INT_R_X49Y180/NE2END1 INT_R_X49Y180/NL1BEG0 INT_R_X49Y180/NL1END_S3_0 INT_R_X49Y181/NL1END0 
pips: CLBLM_R_X49Y180/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X49Y180/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 DSP_L_X48Y175/DSP_L.DSP_1_P17->DSP_LOGIC_OUTS_B1_4 INT_INTERFACE_L_X48Y179/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y179/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_R_X49Y180/INT_R.BYP_ALT3->>BYP3 INT_R_X49Y180/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X49Y180/INT_R.FAN_BOUNCE3->>BYP_ALT3 INT_R_X49Y180/INT_R.NE2END1->>NL1BEG0 INT_R_X49Y180/INT_R.NL1END_S3_0->>FAN_ALT3 INT_R_X49Y180/INT_R.NL1END_S3_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__0_n_105 - 
wires: CLBLM_R_X49Y180/CLBLM_IMUX35 CLBLM_R_X49Y180/CLBLM_M_C6 DSP_L_X48Y180/DSP_1_P0 DSP_L_X48Y180/DSP_LOGIC_OUTS_B3_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y180/EL1BEG2 INT_L_X48Y180/LOGIC_OUTS_L3 INT_R_X49Y180/EL1END2 INT_R_X49Y180/IMUX35 
pips: CLBLM_R_X49Y180/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 DSP_L_X48Y180/DSP_L.DSP_1_P0->DSP_LOGIC_OUTS_B3_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y180/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_R_X49Y180/INT_R.EL1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_39_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_89 - 
wires: CLBLM_R_X49Y180/CLBLM_BYP4 CLBLM_R_X49Y180/CLBLM_IMUX24 CLBLM_R_X49Y180/CLBLM_M_B5 CLBLM_R_X49Y180/CLBLM_M_BX DSP_L_X48Y175/DSP_1_P16 DSP_L_X48Y175/DSP_LOGIC_OUTS_B3_4 INT_INTERFACE_L_X48Y179/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y179/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y179/ER1BEG_S0 INT_L_X48Y179/LOGIC_OUTS_L3 INT_L_X48Y179/NL1BEG2 INT_L_X48Y180/EL1BEG1 INT_L_X48Y180/ER1BEG0 INT_L_X48Y180/NL1END2 INT_R_X49Y180/BYP4 INT_R_X49Y180/BYP_ALT4 INT_R_X49Y180/EL1END1 INT_R_X49Y180/ER1END0 INT_R_X49Y180/IMUX24 
pips: CLBLM_R_X49Y180/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X49Y180/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 DSP_L_X48Y175/DSP_L.DSP_1_P16->DSP_LOGIC_OUTS_B3_4 INT_INTERFACE_L_X48Y179/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y179/INT_L.LOGIC_OUTS_L3->>ER1BEG_S0 INT_L_X48Y179/INT_L.LOGIC_OUTS_L3->>NL1BEG2 INT_L_X48Y180/INT_L.NL1END2->>EL1BEG1 INT_R_X49Y180/INT_R.BYP_ALT4->>BYP4 INT_R_X49Y180/INT_R.EL1END1->>BYP_ALT4 INT_R_X49Y180/INT_R.ER1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0_n_89 - 
wires: CLBLM_R_X49Y180/CLBLM_IMUX12 CLBLM_R_X49Y180/CLBLM_M_B6 DSP_L_X48Y180/DSP_0_P16 DSP_L_X48Y180/DSP_LOGIC_OUTS_B21_4 INT_INTERFACE_L_X48Y184/INT_INTERFACE_LOGIC_OUTS_L21 INT_INTERFACE_L_X48Y184/INT_INTERFACE_LOGIC_OUTS_L_B21 INT_L_X48Y180/ER1BEG1 INT_L_X48Y180/SR1BEG_S0 INT_L_X48Y180/SS2END3 INT_L_X48Y181/SS2A3 INT_L_X48Y181/SS2END_N0_3 INT_L_X48Y182/SS2BEG3 INT_L_X48Y182/SS2END3 INT_L_X48Y183/SS2A3 INT_L_X48Y183/SS2END_N0_3 INT_L_X48Y184/LOGIC_OUTS_L21 INT_L_X48Y184/SS2BEG3 INT_R_X49Y180/ER1END1 INT_R_X49Y180/IMUX12 
pips: CLBLM_R_X49Y180/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 DSP_L_X48Y180/DSP_L.DSP_0_P16->DSP_LOGIC_OUTS_B21_4 INT_INTERFACE_L_X48Y184/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B21->>INT_INTERFACE_LOGIC_OUTS_L21 INT_L_X48Y180/INT_L.SR1BEG_S0->>ER1BEG1 INT_L_X48Y180/INT_L.SS2END3->>SR1BEG_S0 INT_L_X48Y182/INT_L.SS2END3->>SS2BEG3 INT_L_X48Y184/INT_L.LOGIC_OUTS_L21->>SS2BEG3 INT_R_X49Y180/INT_R.ER1END1->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_i_9_n_0 - 
wires: CLBLM_R_X47Y169/CLBLM_L_COUT CLBLM_R_X47Y169/CLBLM_L_COUT_N CLBLM_R_X47Y170/CLBLM_L_CIN 
pips: CLBLM_R_X47Y169/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_4__1_n_0 - 
wires: CLBLM_R_X47Y173/CLBLM_L_COUT CLBLM_R_X47Y173/CLBLM_L_COUT_N CLBLM_R_X47Y174/CLBLM_L_CIN 
pips: CLBLM_R_X47Y173/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_5_n_0 - 
wires: CLBLM_R_X49Y183/CLBLM_M_COUT CLBLM_R_X49Y183/CLBLM_M_COUT_N CLBLM_R_X49Y184/CLBLM_M_CIN 
pips: CLBLM_R_X49Y183/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_40_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_90 - 
wires: CLBLM_R_X49Y180/CLBLM_BYP1 CLBLM_R_X49Y180/CLBLM_IMUX8 CLBLM_R_X49Y180/CLBLM_M_A5 CLBLM_R_X49Y180/CLBLM_M_AX DSP_L_X48Y175/DSP_1_P15 DSP_L_X48Y175/DSP_LOGIC_OUTS_B4_3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y178/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_L_X48Y178/LOGIC_OUTS_L4 INT_L_X48Y178/NE2BEG0 INT_L_X48Y179/NE2A0 INT_R_X49Y178/NE2END_S3_0 INT_R_X49Y179/NE2END0 INT_R_X49Y179/NR1BEG0 INT_R_X49Y180/BYP1 INT_R_X49Y180/BYP_ALT1 INT_R_X49Y180/IMUX8 INT_R_X49Y180/NR1END0 
pips: CLBLM_R_X49Y180/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X49Y180/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 DSP_L_X48Y175/DSP_L.DSP_1_P15->DSP_LOGIC_OUTS_B4_3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y178/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_R_X49Y179/INT_R.NE2END0->>NR1BEG0 INT_R_X49Y180/INT_R.BYP_ALT1->>BYP1 INT_R_X49Y180/INT_R.NR1END0->>BYP_ALT1 INT_R_X49Y180/INT_R.NR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0_n_90 - 
wires: CLBLM_R_X49Y180/CLBLM_IMUX1 CLBLM_R_X49Y180/CLBLM_M_A3 DSP_L_X48Y180/DSP_0_P15 DSP_L_X48Y180/DSP_LOGIC_OUTS_B18_3 INT_INTERFACE_L_X48Y183/INT_INTERFACE_LOGIC_OUTS_L18 INT_INTERFACE_L_X48Y183/INT_INTERFACE_LOGIC_OUTS_L_B18 INT_L_X48Y180/SE2A0 INT_L_X48Y181/SE2BEG0 INT_L_X48Y181/SS2END0 INT_L_X48Y182/SS2A0 INT_L_X48Y183/LOGIC_OUTS_L18 INT_L_X48Y183/SS2BEG0 INT_R_X49Y180/IMUX1 INT_R_X49Y180/SE2END0 
pips: CLBLM_R_X49Y180/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 DSP_L_X48Y180/DSP_L.DSP_0_P15->DSP_LOGIC_OUTS_B18_3 INT_INTERFACE_L_X48Y183/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X48Y181/INT_L.SS2END0->>SE2BEG0 INT_L_X48Y183/INT_L.LOGIC_OUTS_L18->>SS2BEG0 INT_R_X49Y180/INT_R.SE2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_41_n_0 - 
wires: CLBLM_R_X49Y178/CLBLM_M_COUT CLBLM_R_X49Y178/CLBLM_M_COUT_N CLBLM_R_X49Y179/CLBLM_M_CIN 
pips: CLBLM_R_X49Y178/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_46_n_0 - 
wires: CLBLM_R_X49Y177/CLBLM_M_COUT CLBLM_R_X49Y177/CLBLM_M_COUT_N CLBLM_R_X49Y178/CLBLM_M_CIN 
pips: CLBLM_R_X49Y177/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_95 - 
wires: CLBLM_R_X49Y178/CLBLM_BYP6 CLBLM_R_X49Y178/CLBLM_IMUX43 CLBLM_R_X49Y178/CLBLM_M_D6 CLBLM_R_X49Y178/CLBLM_M_DX DSP_L_X48Y175/DSP_1_P10 DSP_L_X48Y175/DSP_LOGIC_OUTS_B6_2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y177/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_L_X48Y177/ER1BEG3 INT_L_X48Y177/LOGIC_OUTS_L6 INT_L_X48Y177/NE2BEG2 INT_L_X48Y178/NE2A2 INT_R_X49Y177/ER1END3 INT_R_X49Y177/NR1BEG3 INT_R_X49Y178/BYP6 INT_R_X49Y178/BYP_ALT6 INT_R_X49Y178/ER1END_N3_3 INT_R_X49Y178/IMUX43 INT_R_X49Y178/NE2END2 INT_R_X49Y178/NR1END3 
pips: CLBLM_R_X49Y178/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X49Y178/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 DSP_L_X48Y175/DSP_L.DSP_1_P10->DSP_LOGIC_OUTS_B6_2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y177/INT_L.LOGIC_OUTS_L6->>ER1BEG3 INT_L_X48Y177/INT_L.LOGIC_OUTS_L6->>NE2BEG2 INT_R_X49Y177/INT_R.ER1END3->>NR1BEG3 INT_R_X49Y178/INT_R.BYP_ALT6->>BYP6 INT_R_X49Y178/INT_R.NE2END2->>IMUX43 INT_R_X49Y178/INT_R.NR1END3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__2_n_96 - 
wires: CLBLM_R_X49Y178/CLBLM_BYP3 CLBLM_R_X49Y178/CLBLM_IMUX31 CLBLM_R_X49Y178/CLBLM_M_C5 CLBLM_R_X49Y178/CLBLM_M_CX DSP_L_X48Y175/DSP_1_P9 DSP_L_X48Y175/DSP_LOGIC_OUTS_B1_2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y177/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y177/ER1BEG2 INT_L_X48Y177/LOGIC_OUTS_L1 INT_L_X48Y177/NE2BEG1 INT_L_X48Y178/NE2A1 INT_R_X49Y177/ER1END2 INT_R_X49Y177/NR1BEG2 INT_R_X49Y178/BYP3 INT_R_X49Y178/BYP_ALT3 INT_R_X49Y178/IMUX31 INT_R_X49Y178/NE2END1 INT_R_X49Y178/NL1BEG0 INT_R_X49Y178/NL1END_S3_0 INT_R_X49Y178/NR1END2 INT_R_X49Y179/NL1END0 
pips: CLBLM_R_X49Y178/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X49Y178/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 DSP_L_X48Y175/DSP_L.DSP_1_P9->DSP_LOGIC_OUTS_B1_2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y177/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_L_X48Y177/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_R_X49Y177/INT_R.ER1END2->>NR1BEG2 INT_R_X49Y178/INT_R.BYP_ALT3->>BYP3 INT_R_X49Y178/INT_R.NE2END1->>NL1BEG0 INT_R_X49Y178/INT_R.NL1END_S3_0->>IMUX31 INT_R_X49Y178/INT_R.NR1END2->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__2_n_97 - 
wires: CLBLM_R_X49Y178/CLBLM_BYP4 CLBLM_R_X49Y178/CLBLM_IMUX24 CLBLM_R_X49Y178/CLBLM_M_B5 CLBLM_R_X49Y178/CLBLM_M_BX DSP_L_X48Y175/DSP_1_P8 DSP_L_X48Y175/DSP_LOGIC_OUTS_B3_2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y177/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y177/ER1BEG_S0 INT_L_X48Y177/LOGIC_OUTS_L3 INT_L_X48Y177/NE2BEG3 INT_L_X48Y178/ER1BEG0 INT_L_X48Y178/NE2A3 INT_R_X49Y178/BYP4 INT_R_X49Y178/BYP_ALT4 INT_R_X49Y178/ER1END0 INT_R_X49Y178/FAN_ALT1 INT_R_X49Y178/FAN_BOUNCE1 INT_R_X49Y178/IMUX24 INT_R_X49Y178/NE2END3 
pips: CLBLM_R_X49Y178/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X49Y178/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 DSP_L_X48Y175/DSP_L.DSP_1_P8->DSP_LOGIC_OUTS_B3_2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y177/INT_L.LOGIC_OUTS_L3->>ER1BEG_S0 INT_L_X48Y177/INT_L.LOGIC_OUTS_L3->>NE2BEG3 INT_R_X49Y178/INT_R.BYP_ALT4->>BYP4 INT_R_X49Y178/INT_R.ER1END0->>IMUX24 INT_R_X49Y178/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X49Y178/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X49Y178/INT_R.NE2END3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__2_n_98 - 
wires: CLBLM_R_X49Y178/CLBLM_BYP1 CLBLM_R_X49Y178/CLBLM_IMUX8 CLBLM_R_X49Y178/CLBLM_M_A5 CLBLM_R_X49Y178/CLBLM_M_AX DSP_L_X48Y175/DSP_1_P7 DSP_L_X48Y175/DSP_LOGIC_OUTS_B4_1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y176/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_L_X48Y176/LOGIC_OUTS_L4 INT_L_X48Y176/NE2BEG0 INT_L_X48Y177/NE2A0 INT_R_X49Y176/NE2END_S3_0 INT_R_X49Y177/NE2END0 INT_R_X49Y177/NR1BEG0 INT_R_X49Y178/BYP1 INT_R_X49Y178/BYP_ALT1 INT_R_X49Y178/IMUX8 INT_R_X49Y178/NR1END0 
pips: CLBLM_R_X49Y178/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X49Y178/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 DSP_L_X48Y175/DSP_L.DSP_1_P7->DSP_LOGIC_OUTS_B4_1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y176/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_R_X49Y177/INT_R.NE2END0->>NR1BEG0 INT_R_X49Y178/INT_R.BYP_ALT1->>BYP1 INT_R_X49Y178/INT_R.NR1END0->>BYP_ALT1 INT_R_X49Y178/INT_R.NR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1_i_47_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_48_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_49_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_50_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_42_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_91 - 
wires: CLBLM_R_X49Y179/CLBLM_BYP6 CLBLM_R_X49Y179/CLBLM_IMUX43 CLBLM_R_X49Y179/CLBLM_M_D6 CLBLM_R_X49Y179/CLBLM_M_DX DSP_L_X48Y175/DSP_1_P14 DSP_L_X48Y175/DSP_LOGIC_OUTS_B6_3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y178/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_L_X48Y178/ER1BEG3 INT_L_X48Y178/LOGIC_OUTS_L6 INT_L_X48Y178/NE2BEG2 INT_L_X48Y179/NE2A2 INT_R_X49Y178/ER1END3 INT_R_X49Y178/NR1BEG3 INT_R_X49Y179/BYP6 INT_R_X49Y179/BYP_ALT6 INT_R_X49Y179/ER1END_N3_3 INT_R_X49Y179/IMUX43 INT_R_X49Y179/NE2END2 INT_R_X49Y179/NR1END3 
pips: CLBLM_R_X49Y179/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 DSP_L_X48Y175/DSP_L.DSP_1_P14->DSP_LOGIC_OUTS_B6_3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y178/INT_L.LOGIC_OUTS_L6->>ER1BEG3 INT_L_X48Y178/INT_L.LOGIC_OUTS_L6->>NE2BEG2 INT_R_X49Y178/INT_R.ER1END3->>NR1BEG3 INT_R_X49Y179/INT_R.BYP_ALT6->>BYP6 INT_R_X49Y179/INT_R.NE2END2->>IMUX43 INT_R_X49Y179/INT_R.NR1END3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0_n_91 - 
wires: CLBLM_R_X49Y179/CLBLM_IMUX44 CLBLM_R_X49Y179/CLBLM_M_D4 DSP_L_X48Y180/DSP_0_P14 DSP_L_X48Y180/DSP_LOGIC_OUTS_B16_3 INT_INTERFACE_L_X48Y183/INT_INTERFACE_LOGIC_OUTS_L16 INT_INTERFACE_L_X48Y183/INT_INTERFACE_LOGIC_OUTS_L_B16 INT_L_X48Y182/SE2A2 INT_L_X48Y183/LOGIC_OUTS_L16 INT_L_X48Y183/SE2BEG2 INT_R_X49Y179/IMUX44 INT_R_X49Y179/SS2END2 INT_R_X49Y180/SS2A2 INT_R_X49Y181/SL1END2 INT_R_X49Y181/SS2BEG2 INT_R_X49Y182/SE2END2 INT_R_X49Y182/SL1BEG2 
pips: CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 DSP_L_X48Y180/DSP_L.DSP_0_P14->DSP_LOGIC_OUTS_B16_3 INT_INTERFACE_L_X48Y183/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B16->>INT_INTERFACE_LOGIC_OUTS_L16 INT_L_X48Y183/INT_L.LOGIC_OUTS_L16->>SE2BEG2 INT_R_X49Y179/INT_R.SS2END2->>IMUX44 INT_R_X49Y181/INT_R.SL1END2->>SS2BEG2 INT_R_X49Y182/INT_R.SE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_92 - 
wires: CLBLM_R_X49Y179/CLBLM_BYP3 CLBLM_R_X49Y179/CLBLM_IMUX31 CLBLM_R_X49Y179/CLBLM_M_C5 CLBLM_R_X49Y179/CLBLM_M_CX DSP_L_X48Y175/DSP_1_P13 DSP_L_X48Y175/DSP_LOGIC_OUTS_B1_3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y178/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y178/ER1BEG2 INT_L_X48Y178/LOGIC_OUTS_L1 INT_L_X48Y178/NE2BEG1 INT_L_X48Y179/NE2A1 INT_R_X49Y178/ER1END2 INT_R_X49Y178/NR1BEG2 INT_R_X49Y179/BYP3 INT_R_X49Y179/BYP_ALT3 INT_R_X49Y179/IMUX31 INT_R_X49Y179/NE2END1 INT_R_X49Y179/NL1BEG0 INT_R_X49Y179/NL1END_S3_0 INT_R_X49Y179/NR1END2 INT_R_X49Y180/NL1END0 
pips: CLBLM_R_X49Y179/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 DSP_L_X48Y175/DSP_L.DSP_1_P13->DSP_LOGIC_OUTS_B1_3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y178/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_L_X48Y178/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_R_X49Y178/INT_R.ER1END2->>NR1BEG2 INT_R_X49Y179/INT_R.BYP_ALT3->>BYP3 INT_R_X49Y179/INT_R.NE2END1->>NL1BEG0 INT_R_X49Y179/INT_R.NL1END_S3_0->>IMUX31 INT_R_X49Y179/INT_R.NR1END2->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0_n_92 - 
wires: CLBLM_R_X49Y179/CLBLM_IMUX28 CLBLM_R_X49Y179/CLBLM_M_C4 DSP_L_X48Y180/DSP_0_P13 DSP_L_X48Y180/DSP_LOGIC_OUTS_B23_3 INT_INTERFACE_L_X48Y183/INT_INTERFACE_LOGIC_OUTS_L23 INT_INTERFACE_L_X48Y183/INT_INTERFACE_LOGIC_OUTS_L_B23 INT_L_X48Y179/SE2A2 INT_L_X48Y180/SE2BEG2 INT_L_X48Y180/SR1END2 INT_L_X48Y181/SR1BEG2 INT_L_X48Y181/SS2END1 INT_L_X48Y182/SS2A1 INT_L_X48Y183/LOGIC_OUTS_L23 INT_L_X48Y183/SS2BEG1 INT_R_X49Y179/IMUX28 INT_R_X49Y179/SE2END2 
pips: CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 DSP_L_X48Y180/DSP_L.DSP_0_P13->DSP_LOGIC_OUTS_B23_3 INT_INTERFACE_L_X48Y183/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B23->>INT_INTERFACE_LOGIC_OUTS_L23 INT_L_X48Y180/INT_L.SR1END2->>SE2BEG2 INT_L_X48Y181/INT_L.SS2END1->>SR1BEG2 INT_L_X48Y183/INT_L.LOGIC_OUTS_L23->>SS2BEG1 INT_R_X49Y179/INT_R.SE2END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_44_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_93 - 
wires: CLBLM_R_X49Y179/CLBLM_BYP4 CLBLM_R_X49Y179/CLBLM_IMUX24 CLBLM_R_X49Y179/CLBLM_M_B5 CLBLM_R_X49Y179/CLBLM_M_BX DSP_L_X48Y175/DSP_1_P12 DSP_L_X48Y175/DSP_LOGIC_OUTS_B3_3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y178/ER1BEG_S0 INT_L_X48Y178/LOGIC_OUTS_L3 INT_L_X48Y178/NE2BEG3 INT_L_X48Y179/ER1BEG0 INT_L_X48Y179/NE2A3 INT_R_X49Y179/BYP4 INT_R_X49Y179/BYP_ALT4 INT_R_X49Y179/ER1END0 INT_R_X49Y179/FAN_ALT1 INT_R_X49Y179/FAN_BOUNCE1 INT_R_X49Y179/IMUX24 INT_R_X49Y179/NE2END3 
pips: CLBLM_R_X49Y179/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 DSP_L_X48Y175/DSP_L.DSP_1_P12->DSP_LOGIC_OUTS_B3_3 INT_INTERFACE_L_X48Y178/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y178/INT_L.LOGIC_OUTS_L3->>ER1BEG_S0 INT_L_X48Y178/INT_L.LOGIC_OUTS_L3->>NE2BEG3 INT_R_X49Y179/INT_R.BYP_ALT4->>BYP4 INT_R_X49Y179/INT_R.ER1END0->>IMUX24 INT_R_X49Y179/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X49Y179/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X49Y179/INT_R.NE2END3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0_n_93 - 
wires: CLBLM_R_X49Y179/CLBLM_IMUX12 CLBLM_R_X49Y179/CLBLM_M_B6 DSP_L_X48Y180/DSP_0_P12 DSP_L_X48Y180/DSP_LOGIC_OUTS_B21_3 INT_INTERFACE_L_X48Y183/INT_INTERFACE_LOGIC_OUTS_L21 INT_INTERFACE_L_X48Y183/INT_INTERFACE_LOGIC_OUTS_L_B21 INT_L_X48Y179/ER1BEG1 INT_L_X48Y179/SR1BEG_S0 INT_L_X48Y179/SS2END3 INT_L_X48Y180/SS2A3 INT_L_X48Y180/SS2END_N0_3 INT_L_X48Y181/SS2BEG3 INT_L_X48Y181/SS2END3 INT_L_X48Y182/SS2A3 INT_L_X48Y182/SS2END_N0_3 INT_L_X48Y183/LOGIC_OUTS_L21 INT_L_X48Y183/SS2BEG3 INT_R_X49Y179/ER1END1 INT_R_X49Y179/IMUX12 
pips: CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 DSP_L_X48Y180/DSP_L.DSP_0_P12->DSP_LOGIC_OUTS_B21_3 INT_INTERFACE_L_X48Y183/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B21->>INT_INTERFACE_LOGIC_OUTS_L21 INT_L_X48Y179/INT_L.SR1BEG_S0->>ER1BEG1 INT_L_X48Y179/INT_L.SS2END3->>SR1BEG_S0 INT_L_X48Y181/INT_L.SS2END3->>SS2BEG3 INT_L_X48Y183/INT_L.LOGIC_OUTS_L21->>SS2BEG3 INT_R_X49Y179/INT_R.ER1END1->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_45_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_94 - 
wires: CLBLM_R_X49Y179/CLBLM_IMUX8 CLBLM_R_X49Y179/CLBLM_M_A5 DSP_L_X48Y175/DSP_1_P11 DSP_L_X48Y175/DSP_LOGIC_OUTS_B4_2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y177/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_L_X48Y177/LOGIC_OUTS_L4 INT_L_X48Y177/NE2BEG0 INT_L_X48Y178/NE2A0 INT_R_X49Y177/NE2END_S3_0 INT_R_X49Y178/NE2END0 INT_R_X49Y178/NR1BEG0 INT_R_X49Y179/IMUX8 INT_R_X49Y179/NR1END0 
pips: CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 DSP_L_X48Y175/DSP_L.DSP_1_P11->DSP_LOGIC_OUTS_B4_2 INT_INTERFACE_L_X48Y177/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y177/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_R_X49Y178/INT_R.NE2END0->>NR1BEG0 INT_R_X49Y179/INT_R.NR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0_n_94 - 
wires: CLBLM_R_X49Y179/CLBLM_IMUX1 CLBLM_R_X49Y179/CLBLM_M_A3 DSP_L_X48Y180/DSP_0_P11 DSP_L_X48Y180/DSP_LOGIC_OUTS_B18_2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_LOGIC_OUTS_L18 INT_INTERFACE_L_X48Y182/INT_INTERFACE_LOGIC_OUTS_L_B18 INT_L_X48Y181/SE2A0 INT_L_X48Y182/LOGIC_OUTS_L18 INT_L_X48Y182/SE2BEG0 INT_R_X49Y179/IMUX1 INT_R_X49Y179/SS2END0 INT_R_X49Y180/SS2A0 INT_R_X49Y181/SE2END0 INT_R_X49Y181/SS2BEG0 
pips: CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 DSP_L_X48Y180/DSP_L.DSP_0_P11->DSP_LOGIC_OUTS_B18_2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X48Y182/INT_L.LOGIC_OUTS_L18->>SE2BEG0 INT_R_X49Y179/INT_R.SS2END0->>IMUX1 INT_R_X49Y181/INT_R.SE2END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_51_n_0 - 
wires: CLBLM_R_X49Y176/CLBLM_M_COUT CLBLM_R_X49Y176/CLBLM_M_COUT_N CLBLM_R_X49Y177/CLBLM_M_CIN 
pips: CLBLM_R_X49Y176/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_99 - 
wires: CLBLM_R_X49Y177/CLBLM_BYP6 CLBLM_R_X49Y177/CLBLM_IMUX43 CLBLM_R_X49Y177/CLBLM_M_D6 CLBLM_R_X49Y177/CLBLM_M_DX DSP_L_X48Y175/DSP_1_P6 DSP_L_X48Y175/DSP_LOGIC_OUTS_B6_1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y176/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_L_X48Y176/ER1BEG3 INT_L_X48Y176/LOGIC_OUTS_L6 INT_L_X48Y176/NE2BEG2 INT_L_X48Y177/NE2A2 INT_R_X49Y176/ER1END3 INT_R_X49Y176/NR1BEG3 INT_R_X49Y177/BYP6 INT_R_X49Y177/BYP_ALT6 INT_R_X49Y177/ER1END_N3_3 INT_R_X49Y177/IMUX43 INT_R_X49Y177/NE2END2 INT_R_X49Y177/NR1END3 
pips: CLBLM_R_X49Y177/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 DSP_L_X48Y175/DSP_L.DSP_1_P6->DSP_LOGIC_OUTS_B6_1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y176/INT_L.LOGIC_OUTS_L6->>ER1BEG3 INT_L_X48Y176/INT_L.LOGIC_OUTS_L6->>NE2BEG2 INT_R_X49Y176/INT_R.ER1END3->>NR1BEG3 INT_R_X49Y177/INT_R.BYP_ALT6->>BYP6 INT_R_X49Y177/INT_R.NE2END2->>IMUX43 INT_R_X49Y177/INT_R.NR1END3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__2_n_100 - 
wires: CLBLM_R_X49Y177/CLBLM_BYP3 CLBLM_R_X49Y177/CLBLM_IMUX31 CLBLM_R_X49Y177/CLBLM_M_C5 CLBLM_R_X49Y177/CLBLM_M_CX DSP_L_X48Y175/DSP_1_P5 DSP_L_X48Y175/DSP_LOGIC_OUTS_B1_1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y176/ER1BEG2 INT_L_X48Y176/LOGIC_OUTS_L1 INT_L_X48Y176/NE2BEG1 INT_L_X48Y177/NE2A1 INT_R_X49Y176/ER1END2 INT_R_X49Y176/NR1BEG2 INT_R_X49Y177/BYP3 INT_R_X49Y177/BYP_ALT3 INT_R_X49Y177/IMUX31 INT_R_X49Y177/NE2END1 INT_R_X49Y177/NL1BEG0 INT_R_X49Y177/NL1END_S3_0 INT_R_X49Y177/NR1END2 INT_R_X49Y178/NL1END0 
pips: CLBLM_R_X49Y177/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 DSP_L_X48Y175/DSP_L.DSP_1_P5->DSP_LOGIC_OUTS_B1_1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y176/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_L_X48Y176/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_R_X49Y176/INT_R.ER1END2->>NR1BEG2 INT_R_X49Y177/INT_R.BYP_ALT3->>BYP3 INT_R_X49Y177/INT_R.NE2END1->>NL1BEG0 INT_R_X49Y177/INT_R.NL1END_S3_0->>IMUX31 INT_R_X49Y177/INT_R.NR1END2->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__2_n_101 - 
wires: CLBLM_R_X49Y177/CLBLM_BYP4 CLBLM_R_X49Y177/CLBLM_IMUX24 CLBLM_R_X49Y177/CLBLM_M_B5 CLBLM_R_X49Y177/CLBLM_M_BX DSP_L_X48Y175/DSP_1_P4 DSP_L_X48Y175/DSP_LOGIC_OUTS_B3_1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y176/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y176/ER1BEG_S0 INT_L_X48Y176/LOGIC_OUTS_L3 INT_L_X48Y176/NL1BEG2 INT_L_X48Y177/EL1BEG1 INT_L_X48Y177/ER1BEG0 INT_L_X48Y177/NL1END2 INT_R_X49Y177/BYP4 INT_R_X49Y177/BYP_ALT4 INT_R_X49Y177/EL1END1 INT_R_X49Y177/ER1END0 INT_R_X49Y177/IMUX24 
pips: CLBLM_R_X49Y177/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 DSP_L_X48Y175/DSP_L.DSP_1_P4->DSP_LOGIC_OUTS_B3_1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y176/INT_L.LOGIC_OUTS_L3->>ER1BEG_S0 INT_L_X48Y176/INT_L.LOGIC_OUTS_L3->>NL1BEG2 INT_L_X48Y177/INT_L.NL1END2->>EL1BEG1 INT_R_X49Y177/INT_R.BYP_ALT4->>BYP4 INT_R_X49Y177/INT_R.EL1END1->>BYP_ALT4 INT_R_X49Y177/INT_R.ER1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__2_n_102 - 
wires: CLBLM_R_X49Y177/CLBLM_BYP1 CLBLM_R_X49Y177/CLBLM_IMUX8 CLBLM_R_X49Y177/CLBLM_M_A5 CLBLM_R_X49Y177/CLBLM_M_AX DSP_L_X48Y175/DSP_1_P3 DSP_L_X48Y175/DSP_LOGIC_OUTS_B4_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L4 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L_B4 INT_L_X48Y175/LOGIC_OUTS_L4 INT_L_X48Y175/NE2BEG0 INT_L_X48Y176/NE2A0 INT_R_X49Y175/NE2END_S3_0 INT_R_X49Y176/NE2END0 INT_R_X49Y176/NR1BEG0 INT_R_X49Y177/BYP1 INT_R_X49Y177/BYP_ALT1 INT_R_X49Y177/IMUX8 INT_R_X49Y177/NR1END0 
pips: CLBLM_R_X49Y177/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 DSP_L_X48Y175/DSP_L.DSP_1_P3->DSP_LOGIC_OUTS_B4_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B4->>INT_INTERFACE_LOGIC_OUTS_L4 INT_L_X48Y175/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_R_X49Y176/INT_R.NE2END0->>NR1BEG0 INT_R_X49Y177/INT_R.BYP_ALT1->>BYP1 INT_R_X49Y177/INT_R.NR1END0->>BYP_ALT1 INT_R_X49Y177/INT_R.NR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1_i_52_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_53_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_54_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_55_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_95 - 
wires: CLBLM_R_X49Y178/CLBLM_IMUX44 CLBLM_R_X49Y178/CLBLM_M_D4 DSP_L_X48Y180/DSP_0_P10 DSP_L_X48Y180/DSP_LOGIC_OUTS_B16_2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_LOGIC_OUTS_L16 INT_INTERFACE_L_X48Y182/INT_INTERFACE_LOGIC_OUTS_L_B16 INT_L_X48Y181/SE2A2 INT_L_X48Y182/LOGIC_OUTS_L16 INT_L_X48Y182/SE2BEG2 INT_R_X49Y178/IMUX44 INT_R_X49Y178/SS2END2 INT_R_X49Y179/SS2A2 INT_R_X49Y180/SL1END2 INT_R_X49Y180/SS2BEG2 INT_R_X49Y181/SE2END2 INT_R_X49Y181/SL1BEG2 
pips: CLBLM_R_X49Y178/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 DSP_L_X48Y180/DSP_L.DSP_0_P10->DSP_LOGIC_OUTS_B16_2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B16->>INT_INTERFACE_LOGIC_OUTS_L16 INT_L_X48Y182/INT_L.LOGIC_OUTS_L16->>SE2BEG2 INT_R_X49Y178/INT_R.SS2END2->>IMUX44 INT_R_X49Y180/INT_R.SL1END2->>SS2BEG2 INT_R_X49Y181/INT_R.SE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_96 - 
wires: CLBLM_R_X49Y178/CLBLM_IMUX28 CLBLM_R_X49Y178/CLBLM_M_C4 DSP_L_X48Y180/DSP_0_P9 DSP_L_X48Y180/DSP_LOGIC_OUTS_B23_2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_LOGIC_OUTS_L23 INT_INTERFACE_L_X48Y182/INT_INTERFACE_LOGIC_OUTS_L_B23 INT_L_X48Y178/SE2A2 INT_L_X48Y179/SE2BEG2 INT_L_X48Y179/SR1END2 INT_L_X48Y180/SR1BEG2 INT_L_X48Y180/SS2END1 INT_L_X48Y181/SS2A1 INT_L_X48Y182/LOGIC_OUTS_L23 INT_L_X48Y182/SS2BEG1 INT_R_X49Y178/IMUX28 INT_R_X49Y178/SE2END2 
pips: CLBLM_R_X49Y178/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 DSP_L_X48Y180/DSP_L.DSP_0_P9->DSP_LOGIC_OUTS_B23_2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B23->>INT_INTERFACE_LOGIC_OUTS_L23 INT_L_X48Y179/INT_L.SR1END2->>SE2BEG2 INT_L_X48Y180/INT_L.SS2END1->>SR1BEG2 INT_L_X48Y182/INT_L.LOGIC_OUTS_L23->>SS2BEG1 INT_R_X49Y178/INT_R.SE2END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_97 - 
wires: CLBLM_R_X49Y178/CLBLM_IMUX12 CLBLM_R_X49Y178/CLBLM_M_B6 DSP_L_X48Y180/DSP_0_P8 DSP_L_X48Y180/DSP_LOGIC_OUTS_B21_2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_LOGIC_OUTS_L21 INT_INTERFACE_L_X48Y182/INT_INTERFACE_LOGIC_OUTS_L_B21 INT_L_X48Y176/NR1BEG3 INT_L_X48Y176/SS6END3 INT_L_X48Y177/NR1BEG3 INT_L_X48Y177/NR1END3 INT_L_X48Y177/SS6E3 INT_L_X48Y177/SS6END_N0_3 INT_L_X48Y178/EL1BEG2 INT_L_X48Y178/NR1END3 INT_L_X48Y178/SS6D3 INT_L_X48Y179/SS6C3 INT_L_X48Y180/SS6B3 INT_L_X48Y181/SS6A3 INT_L_X48Y182/LOGIC_OUTS_L21 INT_L_X48Y182/SS6BEG3 INT_R_X49Y178/EL1END2 INT_R_X49Y178/IMUX12 
pips: CLBLM_R_X49Y178/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 DSP_L_X48Y180/DSP_L.DSP_0_P8->DSP_LOGIC_OUTS_B21_2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B21->>INT_INTERFACE_LOGIC_OUTS_L21 INT_L_X48Y176/INT_L.SS6END3->>NR1BEG3 INT_L_X48Y177/INT_L.NR1END3->>NR1BEG3 INT_L_X48Y178/INT_L.NR1END3->>EL1BEG2 INT_L_X48Y182/INT_L.LOGIC_OUTS_L21->>SS6BEG3 INT_R_X49Y178/INT_R.EL1END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_4__0_n_0 - 
wires: CLBLM_R_X47Y168/CLBLM_L_COUT CLBLM_R_X47Y168/CLBLM_L_COUT_N CLBLM_R_X47Y169/CLBLM_L_CIN 
pips: CLBLM_R_X47Y168/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_6_n_0 - 
wires: CLBLM_R_X49Y182/CLBLM_M_COUT CLBLM_R_X49Y182/CLBLM_M_COUT_N CLBLM_R_X49Y183/CLBLM_M_CIN 
pips: CLBLM_R_X49Y182/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_98 - 
wires: CLBLM_R_X49Y178/CLBLM_IMUX1 CLBLM_R_X49Y178/CLBLM_M_A3 DSP_L_X48Y180/DSP_0_P7 DSP_L_X48Y180/DSP_LOGIC_OUTS_B18_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L18 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L_B18 INT_L_X48Y178/SE2A0 INT_L_X48Y179/SE2BEG0 INT_L_X48Y179/SS2END0 INT_L_X48Y180/SS2A0 INT_L_X48Y181/LOGIC_OUTS_L18 INT_L_X48Y181/SS2BEG0 INT_R_X49Y178/IMUX1 INT_R_X49Y178/SE2END0 
pips: CLBLM_R_X49Y178/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 DSP_L_X48Y180/DSP_L.DSP_0_P7->DSP_LOGIC_OUTS_B18_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X48Y179/INT_L.SS2END0->>SE2BEG0 INT_L_X48Y181/INT_L.LOGIC_OUTS_L18->>SS2BEG0 INT_R_X49Y178/INT_R.SE2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_103 - 
wires: CLBLM_R_X49Y176/CLBLM_BYP6 CLBLM_R_X49Y176/CLBLM_IMUX43 CLBLM_R_X49Y176/CLBLM_M_D6 CLBLM_R_X49Y176/CLBLM_M_DX DSP_L_X48Y175/DSP_1_P2 DSP_L_X48Y175/DSP_LOGIC_OUTS_B6_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L6 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L_B6 INT_L_X48Y175/ER1BEG3 INT_L_X48Y175/LOGIC_OUTS_L6 INT_L_X48Y175/NE2BEG2 INT_L_X48Y176/NE2A2 INT_R_X49Y175/ER1END3 INT_R_X49Y175/NR1BEG3 INT_R_X49Y176/BYP6 INT_R_X49Y176/BYP_ALT6 INT_R_X49Y176/ER1END_N3_3 INT_R_X49Y176/IMUX43 INT_R_X49Y176/NE2END2 INT_R_X49Y176/NR1END3 
pips: CLBLM_R_X49Y176/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X49Y176/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 DSP_L_X48Y175/DSP_L.DSP_1_P2->DSP_LOGIC_OUTS_B6_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B6->>INT_INTERFACE_LOGIC_OUTS_L6 INT_L_X48Y175/INT_L.LOGIC_OUTS_L6->>ER1BEG3 INT_L_X48Y175/INT_L.LOGIC_OUTS_L6->>NE2BEG2 INT_R_X49Y175/INT_R.ER1END3->>NR1BEG3 INT_R_X49Y176/INT_R.BYP_ALT6->>BYP6 INT_R_X49Y176/INT_R.NE2END2->>IMUX43 INT_R_X49Y176/INT_R.NR1END3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__2_n_104 - 
wires: CLBLM_R_X49Y176/CLBLM_BYP3 CLBLM_R_X49Y176/CLBLM_IMUX31 CLBLM_R_X49Y176/CLBLM_M_C5 CLBLM_R_X49Y176/CLBLM_M_CX DSP_L_X48Y175/DSP_1_P1 DSP_L_X48Y175/DSP_LOGIC_OUTS_B1_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L1 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L_B1 INT_L_X48Y175/ER1BEG2 INT_L_X48Y175/LOGIC_OUTS_L1 INT_L_X48Y175/NE2BEG1 INT_L_X48Y176/NE2A1 INT_R_X49Y175/ER1END2 INT_R_X49Y175/NR1BEG2 INT_R_X49Y176/BYP3 INT_R_X49Y176/BYP_ALT3 INT_R_X49Y176/IMUX31 INT_R_X49Y176/NE2END1 INT_R_X49Y176/NL1BEG0 INT_R_X49Y176/NL1END_S3_0 INT_R_X49Y176/NR1END2 INT_R_X49Y177/NL1END0 
pips: CLBLM_R_X49Y176/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X49Y176/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 DSP_L_X48Y175/DSP_L.DSP_1_P1->DSP_LOGIC_OUTS_B1_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B1->>INT_INTERFACE_LOGIC_OUTS_L1 INT_L_X48Y175/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_L_X48Y175/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_R_X49Y175/INT_R.ER1END2->>NR1BEG2 INT_R_X49Y176/INT_R.BYP_ALT3->>BYP3 INT_R_X49Y176/INT_R.NE2END1->>NL1BEG0 INT_R_X49Y176/INT_R.NL1END_S3_0->>IMUX31 INT_R_X49Y176/INT_R.NR1END2->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

rsqr_reg[1]0__2_n_105 - 
wires: CLBLM_R_X49Y176/CLBLM_BYP4 CLBLM_R_X49Y176/CLBLM_IMUX24 CLBLM_R_X49Y176/CLBLM_M_B5 CLBLM_R_X49Y176/CLBLM_M_BX DSP_L_X48Y175/DSP_1_P0 DSP_L_X48Y175/DSP_LOGIC_OUTS_B3_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L3 INT_INTERFACE_L_X48Y175/INT_INTERFACE_LOGIC_OUTS_L_B3 INT_L_X48Y175/ER1BEG_S0 INT_L_X48Y175/LOGIC_OUTS_L3 INT_L_X48Y175/NL1BEG2 INT_L_X48Y176/EL1BEG1 INT_L_X48Y176/ER1BEG0 INT_L_X48Y176/NL1END2 INT_R_X49Y176/BYP4 INT_R_X49Y176/BYP_ALT4 INT_R_X49Y176/EL1END1 INT_R_X49Y176/ER1END0 INT_R_X49Y176/IMUX24 
pips: CLBLM_R_X49Y176/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X49Y176/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 DSP_L_X48Y175/DSP_L.DSP_1_P0->DSP_LOGIC_OUTS_B3_0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B3->>INT_INTERFACE_LOGIC_OUTS_L3 INT_L_X48Y175/INT_L.LOGIC_OUTS_L3->>ER1BEG_S0 INT_L_X48Y175/INT_L.LOGIC_OUTS_L3->>NL1BEG2 INT_L_X48Y176/INT_L.NL1END2->>EL1BEG1 INT_R_X49Y176/INT_R.BYP_ALT4->>BYP4 INT_R_X49Y176/INT_R.EL1END1->>BYP_ALT4 INT_R_X49Y176/INT_R.ER1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

r_reg[2]1_i_56_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_57_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_58_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_89 - 
wires: CLBLM_R_X49Y176/CLBLM_IMUX4 CLBLM_R_X49Y176/CLBLM_M_A6 DSP_L_X48Y175/DSP_0_P16 DSP_L_X48Y175/DSP_LOGIC_OUTS_B21_4 INT_INTERFACE_L_X48Y179/INT_INTERFACE_LOGIC_OUTS_L21 INT_INTERFACE_L_X48Y179/INT_INTERFACE_LOGIC_OUTS_L_B21 INT_L_X48Y179/EL1BEG2 INT_L_X48Y179/LOGIC_OUTS_L21 INT_R_X49Y176/IMUX4 INT_R_X49Y176/SL1END2 INT_R_X49Y177/SL1BEG2 INT_R_X49Y177/SS2END2 INT_R_X49Y178/SS2A2 INT_R_X49Y179/EL1END2 INT_R_X49Y179/SS2BEG2 
pips: CLBLM_R_X49Y176/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 DSP_L_X48Y175/DSP_L.DSP_0_P16->DSP_LOGIC_OUTS_B21_4 INT_INTERFACE_L_X48Y179/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B21->>INT_INTERFACE_LOGIC_OUTS_L21 INT_L_X48Y179/INT_L.LOGIC_OUTS_L21->>EL1BEG2 INT_R_X49Y176/INT_R.SL1END2->>IMUX4 INT_R_X49Y177/INT_R.SS2END2->>SL1BEG2 INT_R_X49Y179/INT_R.EL1END2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_99 - 
wires: CLBLM_R_X49Y177/CLBLM_IMUX47 CLBLM_R_X49Y177/CLBLM_M_D5 DSP_L_X48Y180/DSP_0_P6 DSP_L_X48Y180/DSP_LOGIC_OUTS_B16_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L16 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L_B16 INT_L_X48Y177/SE2A3 INT_L_X48Y178/SE2BEG3 INT_L_X48Y178/SR1END3 INT_L_X48Y179/SR1BEG3 INT_L_X48Y179/SR1END_N3_3 INT_L_X48Y179/SS2END2 INT_L_X48Y180/SS2A2 INT_L_X48Y181/LOGIC_OUTS_L16 INT_L_X48Y181/SS2BEG2 INT_R_X49Y177/IMUX47 INT_R_X49Y177/SE2END3 
pips: CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 DSP_L_X48Y180/DSP_L.DSP_0_P6->DSP_LOGIC_OUTS_B16_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B16->>INT_INTERFACE_LOGIC_OUTS_L16 INT_L_X48Y178/INT_L.SR1END3->>SE2BEG3 INT_L_X48Y179/INT_L.SS2END2->>SR1BEG3 INT_L_X48Y181/INT_L.LOGIC_OUTS_L16->>SS2BEG2 INT_R_X49Y177/INT_R.SE2END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_100 - 
wires: CLBLM_R_X49Y177/CLBLM_IMUX35 CLBLM_R_X49Y177/CLBLM_M_C6 DSP_L_X48Y180/DSP_0_P5 DSP_L_X48Y180/DSP_LOGIC_OUTS_B23_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L23 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L_B23 INT_L_X48Y178/SE2A1 INT_L_X48Y179/SE2BEG1 INT_L_X48Y179/SS2END1 INT_L_X48Y180/SS2A1 INT_L_X48Y181/LOGIC_OUTS_L23 INT_L_X48Y181/SS2BEG1 INT_R_X49Y177/IMUX35 INT_R_X49Y177/SL1END1 INT_R_X49Y178/SE2END1 INT_R_X49Y178/SL1BEG1 
pips: CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 DSP_L_X48Y180/DSP_L.DSP_0_P5->DSP_LOGIC_OUTS_B23_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B23->>INT_INTERFACE_LOGIC_OUTS_L23 INT_L_X48Y179/INT_L.SS2END1->>SE2BEG1 INT_L_X48Y181/INT_L.LOGIC_OUTS_L23->>SS2BEG1 INT_R_X49Y177/INT_R.SL1END1->>IMUX35 INT_R_X49Y178/INT_R.SE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_101 - 
wires: CLBLM_R_X49Y177/CLBLM_IMUX12 CLBLM_R_X49Y177/CLBLM_M_B6 DSP_L_X48Y180/DSP_0_P4 DSP_L_X48Y180/DSP_LOGIC_OUTS_B21_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L21 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L_B21 INT_L_X48Y181/ER1BEG1 INT_L_X48Y181/LOGIC_OUTS_L21 INT_L_X48Y181/SR1BEG_S0 INT_R_X49Y177/IMUX12 INT_R_X49Y177/SS2END1 INT_R_X49Y178/SS2A1 INT_R_X49Y179/SS2BEG1 INT_R_X49Y179/SS2END1 INT_R_X49Y180/SS2A1 INT_R_X49Y181/ER1END1 INT_R_X49Y181/SS2BEG1 
pips: CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 DSP_L_X48Y180/DSP_L.DSP_0_P4->DSP_LOGIC_OUTS_B21_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B21->>INT_INTERFACE_LOGIC_OUTS_L21 INT_L_X48Y181/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X48Y181/INT_L.SR1BEG_S0->>ER1BEG1 INT_R_X49Y177/INT_R.SS2END1->>IMUX12 INT_R_X49Y179/INT_R.SS2END1->>SS2BEG1 INT_R_X49Y181/INT_R.ER1END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_102 - 
wires: CLBLM_R_X49Y177/CLBLM_IMUX4 CLBLM_R_X49Y177/CLBLM_M_A6 DSP_L_X48Y180/DSP_0_P3 DSP_L_X48Y180/DSP_LOGIC_OUTS_B18_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L18 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L_B18 INT_L_X48Y179/SE2A0 INT_L_X48Y180/LOGIC_OUTS_L18 INT_L_X48Y180/SE2BEG0 INT_R_X49Y177/IMUX4 INT_R_X49Y177/SR1END1 INT_R_X49Y178/SL1END0 INT_R_X49Y178/SR1BEG1 INT_R_X49Y179/SE2END0 INT_R_X49Y179/SL1BEG0 
pips: CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 DSP_L_X48Y180/DSP_L.DSP_0_P3->DSP_LOGIC_OUTS_B18_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B18->>INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X48Y180/INT_L.LOGIC_OUTS_L18->>SE2BEG0 INT_R_X49Y177/INT_R.SR1END1->>IMUX4 INT_R_X49Y178/INT_R.SL1END0->>SR1BEG1 INT_R_X49Y179/INT_R.SE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_103 - 
wires: CLBLM_R_X49Y176/CLBLM_IMUX47 CLBLM_R_X49Y176/CLBLM_M_D5 DSP_L_X48Y180/DSP_0_P2 DSP_L_X48Y180/DSP_LOGIC_OUTS_B16_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L16 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L_B16 INT_L_X48Y176/SE2A3 INT_L_X48Y177/SE2BEG3 INT_L_X48Y177/SR1END3 INT_L_X48Y178/SR1BEG3 INT_L_X48Y178/SR1END_N3_3 INT_L_X48Y178/SS2END2 INT_L_X48Y179/SS2A2 INT_L_X48Y180/LOGIC_OUTS_L16 INT_L_X48Y180/SS2BEG2 INT_R_X49Y176/IMUX47 INT_R_X49Y176/SE2END3 
pips: CLBLM_R_X49Y176/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 DSP_L_X48Y180/DSP_L.DSP_0_P2->DSP_LOGIC_OUTS_B16_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B16->>INT_INTERFACE_LOGIC_OUTS_L16 INT_L_X48Y177/INT_L.SR1END3->>SE2BEG3 INT_L_X48Y178/INT_L.SS2END2->>SR1BEG3 INT_L_X48Y180/INT_L.LOGIC_OUTS_L16->>SS2BEG2 INT_R_X49Y176/INT_R.SE2END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_104 - 
wires: CLBLM_R_X49Y176/CLBLM_IMUX35 CLBLM_R_X49Y176/CLBLM_M_C6 DSP_L_X48Y180/DSP_0_P1 DSP_L_X48Y180/DSP_LOGIC_OUTS_B23_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L23 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L_B23 INT_L_X48Y179/SE2A1 INT_L_X48Y180/LOGIC_OUTS_L23 INT_L_X48Y180/SE2BEG1 INT_R_X49Y176/IMUX35 INT_R_X49Y176/SS2END1 INT_R_X49Y177/SS2A1 INT_R_X49Y178/SL1END1 INT_R_X49Y178/SS2BEG1 INT_R_X49Y179/SE2END1 INT_R_X49Y179/SL1BEG1 
pips: CLBLM_R_X49Y176/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 DSP_L_X48Y180/DSP_L.DSP_0_P1->DSP_LOGIC_OUTS_B23_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B23->>INT_INTERFACE_LOGIC_OUTS_L23 INT_L_X48Y180/INT_L.LOGIC_OUTS_L23->>SE2BEG1 INT_R_X49Y176/INT_R.SS2END1->>IMUX35 INT_R_X49Y178/INT_R.SL1END1->>SS2BEG1 INT_R_X49Y179/INT_R.SE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_105 - 
wires: CLBLM_R_X49Y176/CLBLM_IMUX12 CLBLM_R_X49Y176/CLBLM_M_B6 DSP_L_X48Y180/DSP_0_P0 DSP_L_X48Y180/DSP_LOGIC_OUTS_B21_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L21 INT_INTERFACE_L_X48Y180/INT_INTERFACE_LOGIC_OUTS_L_B21 INT_L_X48Y176/ER1BEG1 INT_L_X48Y176/SR1BEG_S0 INT_L_X48Y176/SS2END3 INT_L_X48Y177/SS2A3 INT_L_X48Y177/SS2END_N0_3 INT_L_X48Y178/SS2BEG3 INT_L_X48Y178/SS2END3 INT_L_X48Y179/SS2A3 INT_L_X48Y179/SS2END_N0_3 INT_L_X48Y180/LOGIC_OUTS_L21 INT_L_X48Y180/SS2BEG3 INT_R_X49Y176/ER1END1 INT_R_X49Y176/IMUX12 
pips: CLBLM_R_X49Y176/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 DSP_L_X48Y180/DSP_L.DSP_0_P0->DSP_LOGIC_OUTS_B21_0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B21->>INT_INTERFACE_LOGIC_OUTS_L21 INT_L_X48Y176/INT_L.SR1BEG_S0->>ER1BEG1 INT_L_X48Y176/INT_L.SS2END3->>SR1BEG_S0 INT_L_X48Y178/INT_L.SS2END3->>SS2BEG3 INT_L_X48Y180/INT_L.LOGIC_OUTS_L21->>SS2BEG3 INT_R_X49Y176/INT_R.ER1END1->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__2_n_60 - 
wires: CLBLM_R_X49Y187/CLBLM_IMUX28 CLBLM_R_X49Y187/CLBLM_M_C4 DSP_L_X48Y175/DSP_1_P45 DSP_L_X48Y175/DSP_LOGIC_OUTS_B11_4 INT_INTERFACE_L_X48Y179/INT_INTERFACE_LOGIC_OUTS_L11 INT_INTERFACE_L_X48Y179/INT_INTERFACE_LOGIC_OUTS_L_B11 INT_L_X48Y179/LOGIC_OUTS_L11 INT_L_X48Y179/NE2BEG3 INT_L_X48Y180/NE2A3 INT_R_X49Y180/NE2END3 INT_R_X49Y180/NN6BEG3 INT_R_X49Y181/NN6A3 INT_R_X49Y182/NN6B3 INT_R_X49Y183/NN6C3 INT_R_X49Y184/NN6D3 INT_R_X49Y185/NN6E3 INT_R_X49Y186/NL1BEG2 INT_R_X49Y186/NN6END3 INT_R_X49Y187/IMUX28 INT_R_X49Y187/NL1END2 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 DSP_L_X48Y175/DSP_L.DSP_1_P45->DSP_LOGIC_OUTS_B11_4 INT_INTERFACE_L_X48Y179/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B11->>INT_INTERFACE_LOGIC_OUTS_L11 INT_L_X48Y179/INT_L.LOGIC_OUTS_L11->>NE2BEG3 INT_R_X49Y180/INT_R.NE2END3->>NN6BEG3 INT_R_X49Y186/INT_R.NN6END3->>NL1BEG2 INT_R_X49Y187/INT_R.NL1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__0_n_77 - 
wires: CLBLM_R_X47Y182/CLBLM_NW4A3 CLBLM_R_X47Y187/CLBLM_EE2BEG3 CLBLM_R_X49Y187/CLBLM_IMUX31 CLBLM_R_X49Y187/CLBLM_M_C5 DSP_L_X48Y180/DSP_1_P28 DSP_L_X48Y180/DSP_LOGIC_OUTS_B7_2 DSP_L_X48Y180/DSP_NW4A3_2 DSP_L_X48Y185/DSP_EE2BEG3_2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y182/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_INTERFACE_L_X48Y182/INT_INTERFACE_NW4A3 INT_INTERFACE_L_X48Y187/INT_INTERFACE_EE2BEG3 INT_L_X46Y186/NE2BEG3 INT_L_X46Y186/NW6END3 INT_L_X46Y187/NE2A3 INT_L_X48Y182/LOGIC_OUTS_L7 INT_L_X48Y182/NW6BEG3 INT_L_X48Y187/EE2A3 INT_R_X47Y182/NW6A3 INT_R_X47Y183/NW6B3 INT_R_X47Y184/NW6C3 INT_R_X47Y185/NW6D3 INT_R_X47Y186/NW6E3 INT_R_X47Y187/EE2BEG3 INT_R_X47Y187/NE2END3 INT_R_X49Y187/EE2END3 INT_R_X49Y187/IMUX31 VBRK_X118Y190/VBRK_NW4A3 VBRK_X118Y195/VBRK_EE2BEG3 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 DSP_L_X48Y180/DSP_L.DSP_1_P28->DSP_LOGIC_OUTS_B7_2 INT_INTERFACE_L_X48Y182/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X46Y186/INT_L.NW6END3->>NE2BEG3 INT_L_X48Y182/INT_L.LOGIC_OUTS_L7->>NW6BEG3 INT_R_X47Y187/INT_R.NE2END3->>EE2BEG3 INT_R_X49Y187/INT_R.EE2END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_7_n_0 - 
wires: CLBLM_R_X49Y181/CLBLM_M_COUT CLBLM_R_X49Y181/CLBLM_M_COUT_N CLBLM_R_X49Y182/CLBLM_M_CIN 
pips: CLBLM_R_X49Y181/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__0_n_78 - 
wires: CLBLM_R_X49Y187/CLBLM_IMUX12 CLBLM_R_X49Y187/CLBLM_M_B6 DSP_L_X48Y180/DSP_1_P27 DSP_L_X48Y180/DSP_LOGIC_OUTS_B0_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L0 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L_B0 INT_L_X48Y181/LOGIC_OUTS_L0 INT_L_X48Y181/NN6BEG0 INT_L_X48Y182/NN6A0 INT_L_X48Y183/NN6B0 INT_L_X48Y184/NN6C0 INT_L_X48Y185/NN6D0 INT_L_X48Y186/NN6E0 INT_L_X48Y186/NN6END_S1_0 INT_L_X48Y187/EL1BEG2 INT_L_X48Y187/NL1BEG_N3 INT_L_X48Y187/NN6END0 INT_R_X49Y187/EL1END2 INT_R_X49Y187/IMUX12 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 DSP_L_X48Y180/DSP_L.DSP_1_P27->DSP_LOGIC_OUTS_B0_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B0->>INT_INTERFACE_LOGIC_OUTS_L0 INT_L_X48Y181/INT_L.LOGIC_OUTS_L0->>NN6BEG0 INT_L_X48Y187/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X48Y187/INT_L.NN6END0->>NL1BEG_N3 INT_R_X49Y187/INT_R.EL1END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_8_n_0 - 
wires: CLBLM_R_X49Y180/CLBLM_M_COUT CLBLM_R_X49Y180/CLBLM_M_COUT_N CLBLM_R_X49Y181/CLBLM_M_CIN 
pips: CLBLM_R_X49Y180/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__0_n_79 - 
wires: CLBLM_R_X49Y187/CLBLM_IMUX11 CLBLM_R_X49Y187/CLBLM_M_A4 DSP_L_X48Y180/DSP_1_P26 DSP_L_X48Y180/DSP_LOGIC_OUTS_B2_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L2 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L_B2 INT_L_X48Y181/LOGIC_OUTS_L2 INT_L_X48Y181/NN6BEG2 INT_L_X48Y182/NN6A2 INT_L_X48Y183/NN6B2 INT_L_X48Y184/NN6C2 INT_L_X48Y185/NN6D2 INT_L_X48Y186/NN6E2 INT_L_X48Y187/EL1BEG1 INT_L_X48Y187/NN6END2 INT_R_X49Y187/EL1END1 INT_R_X49Y187/IMUX11 
pips: CLBLM_R_X49Y187/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 DSP_L_X48Y180/DSP_L.DSP_1_P26->DSP_LOGIC_OUTS_B2_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B2->>INT_INTERFACE_LOGIC_OUTS_L2 INT_L_X48Y181/INT_L.LOGIC_OUTS_L2->>NN6BEG2 INT_L_X48Y187/INT_L.NN6END2->>EL1BEG1 INT_R_X49Y187/INT_R.EL1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

r_reg[2]1_i_9_n_0 - 
wires: CLBLM_R_X49Y179/CLBLM_M_COUT CLBLM_R_X49Y179/CLBLM_M_COUT_N CLBLM_R_X49Y180/CLBLM_M_CIN 
pips: CLBLM_R_X49Y179/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__0_n_80 - 
wires: CLBLM_R_X49Y186/CLBLM_IMUX47 CLBLM_R_X49Y186/CLBLM_M_D5 DSP_L_X48Y180/DSP_1_P25 DSP_L_X48Y180/DSP_LOGIC_OUTS_B5_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L5 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L_B5 INT_L_X48Y181/LOGIC_OUTS_L5 INT_L_X48Y181/NN6BEG1 INT_L_X48Y182/NN6A1 INT_L_X48Y183/NN6B1 INT_L_X48Y184/NN6C1 INT_L_X48Y185/NN6D1 INT_L_X48Y186/NN6E1 INT_L_X48Y187/EL1BEG0 INT_L_X48Y187/NN6END1 INT_R_X49Y186/EL1END_S3_0 INT_R_X49Y186/IMUX47 INT_R_X49Y187/EL1END0 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 DSP_L_X48Y180/DSP_L.DSP_1_P25->DSP_LOGIC_OUTS_B5_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B5->>INT_INTERFACE_LOGIC_OUTS_L5 INT_L_X48Y181/INT_L.LOGIC_OUTS_L5->>NN6BEG1 INT_L_X48Y187/INT_L.NN6END1->>EL1BEG0 INT_R_X49Y186/INT_R.EL1END_S3_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__0_n_81 - 
wires: CLBLM_R_X47Y181/CLBLM_NW4A3 CLBLM_R_X47Y186/CLBLM_EE2BEG3 CLBLM_R_X49Y186/CLBLM_IMUX31 CLBLM_R_X49Y186/CLBLM_M_C5 DSP_L_X48Y180/DSP_1_P24 DSP_L_X48Y180/DSP_LOGIC_OUTS_B7_1 DSP_L_X48Y180/DSP_NW4A3_1 DSP_L_X48Y185/DSP_EE2BEG3_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L7 INT_INTERFACE_L_X48Y181/INT_INTERFACE_LOGIC_OUTS_L_B7 INT_INTERFACE_L_X48Y181/INT_INTERFACE_NW4A3 INT_INTERFACE_L_X48Y186/INT_INTERFACE_EE2BEG3 INT_L_X46Y185/NE2BEG3 INT_L_X46Y185/NW6END3 INT_L_X46Y186/NE2A3 INT_L_X48Y181/LOGIC_OUTS_L7 INT_L_X48Y181/NW6BEG3 INT_L_X48Y186/EE2A3 INT_R_X47Y181/NW6A3 INT_R_X47Y182/NW6B3 INT_R_X47Y183/NW6C3 INT_R_X47Y184/NW6D3 INT_R_X47Y185/NW6E3 INT_R_X47Y186/EE2BEG3 INT_R_X47Y186/NE2END3 INT_R_X49Y186/EE2END3 INT_R_X49Y186/IMUX31 VBRK_X118Y189/VBRK_NW4A3 VBRK_X118Y194/VBRK_EE2BEG3 
pips: CLBLM_R_X49Y186/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 DSP_L_X48Y180/DSP_L.DSP_1_P24->DSP_LOGIC_OUTS_B7_1 INT_INTERFACE_L_X48Y181/INT_INTERFACE_L.INT_INTERFACE_LOGIC_OUTS_L_B7->>INT_INTERFACE_LOGIC_OUTS_L7 INT_L_X46Y185/INT_L.NW6END3->>NE2BEG3 INT_L_X48Y181/INT_L.LOGIC_OUTS_L7->>NW6BEG3 INT_R_X47Y186/INT_R.NE2END3->>EE2BEG3 INT_R_X49Y186/INT_R.EE2END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_106 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT47 DSP_L_X48Y180/DSP_1_PCIN47 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT47->DSP_1_PCIN47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_107 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT46 DSP_L_X48Y180/DSP_1_PCIN46 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT46->DSP_1_PCIN46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_108 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT45 DSP_L_X48Y180/DSP_1_PCIN45 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT45->DSP_1_PCIN45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_109 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT44 DSP_L_X48Y180/DSP_1_PCIN44 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT44->DSP_1_PCIN44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_110 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT43 DSP_L_X48Y180/DSP_1_PCIN43 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT43->DSP_1_PCIN43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_111 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT42 DSP_L_X48Y180/DSP_1_PCIN42 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT42->DSP_1_PCIN42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_112 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT41 DSP_L_X48Y180/DSP_1_PCIN41 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT41->DSP_1_PCIN41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_113 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT40 DSP_L_X48Y180/DSP_1_PCIN40 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT40->DSP_1_PCIN40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_114 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT39 DSP_L_X48Y180/DSP_1_PCIN39 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT39->DSP_1_PCIN39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_115 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT38 DSP_L_X48Y180/DSP_1_PCIN38 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT38->DSP_1_PCIN38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_116 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT37 DSP_L_X48Y180/DSP_1_PCIN37 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT37->DSP_1_PCIN37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_117 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT36 DSP_L_X48Y180/DSP_1_PCIN36 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT36->DSP_1_PCIN36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_118 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT35 DSP_L_X48Y180/DSP_1_PCIN35 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT35->DSP_1_PCIN35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_119 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT34 DSP_L_X48Y180/DSP_1_PCIN34 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT34->DSP_1_PCIN34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_120 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT33 DSP_L_X48Y180/DSP_1_PCIN33 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT33->DSP_1_PCIN33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_121 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT32 DSP_L_X48Y180/DSP_1_PCIN32 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT32->DSP_1_PCIN32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_122 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT31 DSP_L_X48Y180/DSP_1_PCIN31 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT31->DSP_1_PCIN31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_123 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT30 DSP_L_X48Y180/DSP_1_PCIN30 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT30->DSP_1_PCIN30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_124 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT29 DSP_L_X48Y180/DSP_1_PCIN29 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT29->DSP_1_PCIN29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_125 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT28 DSP_L_X48Y180/DSP_1_PCIN28 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT28->DSP_1_PCIN28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_126 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT27 DSP_L_X48Y180/DSP_1_PCIN27 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT27->DSP_1_PCIN27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_127 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT26 DSP_L_X48Y180/DSP_1_PCIN26 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT26->DSP_1_PCIN26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_128 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT25 DSP_L_X48Y180/DSP_1_PCIN25 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT25->DSP_1_PCIN25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_129 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT24 DSP_L_X48Y180/DSP_1_PCIN24 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT24->DSP_1_PCIN24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_130 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT23 DSP_L_X48Y180/DSP_1_PCIN23 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT23->DSP_1_PCIN23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_131 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT22 DSP_L_X48Y180/DSP_1_PCIN22 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT22->DSP_1_PCIN22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_132 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT21 DSP_L_X48Y180/DSP_1_PCIN21 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT21->DSP_1_PCIN21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_133 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT20 DSP_L_X48Y180/DSP_1_PCIN20 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT20->DSP_1_PCIN20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_134 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT19 DSP_L_X48Y180/DSP_1_PCIN19 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT19->DSP_1_PCIN19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_135 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT18 DSP_L_X48Y180/DSP_1_PCIN18 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT18->DSP_1_PCIN18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_136 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT17 DSP_L_X48Y180/DSP_1_PCIN17 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT17->DSP_1_PCIN17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_137 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT16 DSP_L_X48Y180/DSP_1_PCIN16 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT16->DSP_1_PCIN16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_138 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT15 DSP_L_X48Y180/DSP_1_PCIN15 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT15->DSP_1_PCIN15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_139 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT14 DSP_L_X48Y180/DSP_1_PCIN14 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT14->DSP_1_PCIN14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_140 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT13 DSP_L_X48Y180/DSP_1_PCIN13 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT13->DSP_1_PCIN13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_141 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT12 DSP_L_X48Y180/DSP_1_PCIN12 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT12->DSP_1_PCIN12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_142 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT11 DSP_L_X48Y180/DSP_1_PCIN11 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT11->DSP_1_PCIN11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_143 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT10 DSP_L_X48Y180/DSP_1_PCIN10 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT10->DSP_1_PCIN10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_144 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT9 DSP_L_X48Y180/DSP_1_PCIN9 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT9->DSP_1_PCIN9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_145 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT8 DSP_L_X48Y180/DSP_1_PCIN8 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT8->DSP_1_PCIN8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_146 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT7 DSP_L_X48Y180/DSP_1_PCIN7 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT7->DSP_1_PCIN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_147 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT6 DSP_L_X48Y180/DSP_1_PCIN6 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT6->DSP_1_PCIN6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_148 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT5 DSP_L_X48Y180/DSP_1_PCIN5 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT5->DSP_1_PCIN5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_149 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT4 DSP_L_X48Y180/DSP_1_PCIN4 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT4->DSP_1_PCIN4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_150 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT3 DSP_L_X48Y180/DSP_1_PCIN3 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT3->DSP_1_PCIN3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_151 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT2 DSP_L_X48Y180/DSP_1_PCIN2 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT2->DSP_1_PCIN2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_152 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT1 DSP_L_X48Y180/DSP_1_PCIN1 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT1->DSP_1_PCIN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_n_153 - 
wires: DSP_L_X48Y180/DSP_0_PCOUT0 DSP_L_X48Y180/DSP_1_PCIN0 
pips: DSP_L_X48Y180/DSP_L.DSP_0_PCOUT0->DSP_1_PCIN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_106 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT47 DSP_L_X48Y175/DSP_1_PCIN47 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT47->DSP_1_PCIN47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_107 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT46 DSP_L_X48Y175/DSP_1_PCIN46 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT46->DSP_1_PCIN46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_108 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT45 DSP_L_X48Y175/DSP_1_PCIN45 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT45->DSP_1_PCIN45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_109 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT44 DSP_L_X48Y175/DSP_1_PCIN44 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT44->DSP_1_PCIN44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_110 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT43 DSP_L_X48Y175/DSP_1_PCIN43 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT43->DSP_1_PCIN43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_111 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT42 DSP_L_X48Y175/DSP_1_PCIN42 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT42->DSP_1_PCIN42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_112 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT41 DSP_L_X48Y175/DSP_1_PCIN41 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT41->DSP_1_PCIN41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_113 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT40 DSP_L_X48Y175/DSP_1_PCIN40 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT40->DSP_1_PCIN40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_114 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT39 DSP_L_X48Y175/DSP_1_PCIN39 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT39->DSP_1_PCIN39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_115 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT38 DSP_L_X48Y175/DSP_1_PCIN38 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT38->DSP_1_PCIN38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_116 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT37 DSP_L_X48Y175/DSP_1_PCIN37 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT37->DSP_1_PCIN37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_117 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT36 DSP_L_X48Y175/DSP_1_PCIN36 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT36->DSP_1_PCIN36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_118 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT35 DSP_L_X48Y175/DSP_1_PCIN35 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT35->DSP_1_PCIN35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_119 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT34 DSP_L_X48Y175/DSP_1_PCIN34 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT34->DSP_1_PCIN34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_120 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT33 DSP_L_X48Y175/DSP_1_PCIN33 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT33->DSP_1_PCIN33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_121 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT32 DSP_L_X48Y175/DSP_1_PCIN32 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT32->DSP_1_PCIN32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_122 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT31 DSP_L_X48Y175/DSP_1_PCIN31 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT31->DSP_1_PCIN31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_123 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT30 DSP_L_X48Y175/DSP_1_PCIN30 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT30->DSP_1_PCIN30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_124 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT29 DSP_L_X48Y175/DSP_1_PCIN29 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT29->DSP_1_PCIN29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_125 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT28 DSP_L_X48Y175/DSP_1_PCIN28 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT28->DSP_1_PCIN28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_126 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT27 DSP_L_X48Y175/DSP_1_PCIN27 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT27->DSP_1_PCIN27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_127 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT26 DSP_L_X48Y175/DSP_1_PCIN26 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT26->DSP_1_PCIN26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_128 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT25 DSP_L_X48Y175/DSP_1_PCIN25 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT25->DSP_1_PCIN25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_129 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT24 DSP_L_X48Y175/DSP_1_PCIN24 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT24->DSP_1_PCIN24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_130 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT23 DSP_L_X48Y175/DSP_1_PCIN23 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT23->DSP_1_PCIN23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_131 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT22 DSP_L_X48Y175/DSP_1_PCIN22 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT22->DSP_1_PCIN22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_132 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT21 DSP_L_X48Y175/DSP_1_PCIN21 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT21->DSP_1_PCIN21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_133 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT20 DSP_L_X48Y175/DSP_1_PCIN20 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT20->DSP_1_PCIN20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_134 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT19 DSP_L_X48Y175/DSP_1_PCIN19 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT19->DSP_1_PCIN19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_135 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT18 DSP_L_X48Y175/DSP_1_PCIN18 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT18->DSP_1_PCIN18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_136 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT17 DSP_L_X48Y175/DSP_1_PCIN17 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT17->DSP_1_PCIN17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_137 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT16 DSP_L_X48Y175/DSP_1_PCIN16 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT16->DSP_1_PCIN16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_138 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT15 DSP_L_X48Y175/DSP_1_PCIN15 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT15->DSP_1_PCIN15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_139 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT14 DSP_L_X48Y175/DSP_1_PCIN14 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT14->DSP_1_PCIN14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_140 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT13 DSP_L_X48Y175/DSP_1_PCIN13 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT13->DSP_1_PCIN13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_141 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT12 DSP_L_X48Y175/DSP_1_PCIN12 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT12->DSP_1_PCIN12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_142 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT11 DSP_L_X48Y175/DSP_1_PCIN11 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT11->DSP_1_PCIN11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_143 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT10 DSP_L_X48Y175/DSP_1_PCIN10 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT10->DSP_1_PCIN10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_144 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT9 DSP_L_X48Y175/DSP_1_PCIN9 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT9->DSP_1_PCIN9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_145 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT8 DSP_L_X48Y175/DSP_1_PCIN8 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT8->DSP_1_PCIN8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_146 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT7 DSP_L_X48Y175/DSP_1_PCIN7 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT7->DSP_1_PCIN7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_147 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT6 DSP_L_X48Y175/DSP_1_PCIN6 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT6->DSP_1_PCIN6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_148 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT5 DSP_L_X48Y175/DSP_1_PCIN5 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT5->DSP_1_PCIN5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_149 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT4 DSP_L_X48Y175/DSP_1_PCIN4 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT4->DSP_1_PCIN4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_150 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT3 DSP_L_X48Y175/DSP_1_PCIN3 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT3->DSP_1_PCIN3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_151 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT2 DSP_L_X48Y175/DSP_1_PCIN2 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT2->DSP_1_PCIN2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_152 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT1 DSP_L_X48Y175/DSP_1_PCIN1 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT1->DSP_1_PCIN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0__1_n_153 - 
wires: DSP_L_X48Y175/DSP_0_PCOUT0 DSP_L_X48Y175/DSP_1_PCIN0 
pips: DSP_L_X48Y175/DSP_L.DSP_0_PCOUT0->DSP_1_PCIN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_i_2_n_0 - 
wires: CLBLM_R_X47Y182/CLBLM_M_COUT CLBLM_R_X47Y182/CLBLM_M_COUT_N CLBLM_R_X47Y183/CLBLM_M_CIN 
pips: CLBLM_R_X47Y182/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[30] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[29] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[28] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[27] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[26] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[25] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[24] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[23] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[22] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_i_3_n_0 - 
wires: CLBLM_R_X47Y181/CLBLM_M_COUT CLBLM_R_X47Y181/CLBLM_M_COUT_N CLBLM_R_X47Y182/CLBLM_M_CIN 
pips: CLBLM_R_X47Y181/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[21] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[20] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[19] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[18] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[17] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[16] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[15] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[14] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[13] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[12] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_i_4_n_0 - 
wires: CLBLM_R_X47Y180/CLBLM_M_COUT CLBLM_R_X47Y180/CLBLM_M_COUT_N CLBLM_R_X47Y181/CLBLM_M_CIN 
pips: CLBLM_R_X47Y180/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[11] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[10] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[9] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[8] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[0] - 
wires: CLBLM_R_X47Y176/CLBLM_BYP1 CLBLM_R_X47Y176/CLBLM_M_AX CLBLM_R_X47Y177/CLBLM_LOGIC_OUTS8 CLBLM_R_X47Y177/CLBLM_L_A INT_R_X47Y176/BYP1 INT_R_X47Y176/BYP_ALT1 INT_R_X47Y176/SL1END0 INT_R_X47Y177/LOGIC_OUTS8 INT_R_X47Y177/SL1BEG0 
pips: CLBLM_R_X47Y176/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X47Y177/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X47Y176/INT_R.BYP_ALT1->>BYP1 INT_R_X47Y176/INT_R.SL1END0->>BYP_ALT1 INT_R_X47Y177/INT_R.LOGIC_OUTS8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_i_5_n_0 - 
wires: CLBLM_R_X47Y179/CLBLM_M_COUT CLBLM_R_X47Y179/CLBLM_M_COUT_N CLBLM_R_X47Y180/CLBLM_M_CIN 
pips: CLBLM_R_X47Y179/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_i_42_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_i_43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_i_44_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_i_45_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_i_6_n_0 - 
wires: CLBLM_R_X47Y178/CLBLM_M_COUT CLBLM_R_X47Y178/CLBLM_M_COUT_N CLBLM_R_X47Y179/CLBLM_M_CIN 
pips: CLBLM_R_X47Y178/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_i_7_n_0 - 
wires: CLBLM_R_X47Y177/CLBLM_M_COUT CLBLM_R_X47Y177/CLBLM_M_COUT_N CLBLM_R_X47Y178/CLBLM_M_CIN 
pips: CLBLM_R_X47Y177/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rsqr_reg[1]0_i_8_n_0 - 
wires: CLBLM_R_X47Y176/CLBLM_M_COUT CLBLM_R_X47Y176/CLBLM_M_COUT_N CLBLM_R_X47Y177/CLBLM_M_CIN 
pips: CLBLM_R_X47Y176/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 


####################################################
# Bels
DSP48_X2Y68/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X2Y68/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

DSP48_X2Y69/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X2Y69/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

DSP48_X2Y66/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X2Y66/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

DSP48_X2Y67/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X2Y67/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

SLICE_X79Y171/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X79Y171/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y168/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X78Y168/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y169/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X79Y169/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y169/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X79Y169/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y169/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X78Y169/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y167/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X79Y167/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y167/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X76Y167/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y167/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X79Y167/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y167/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X78Y167/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y167/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X76Y167/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y167/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X78Y167/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y168/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X76Y168/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y168/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X78Y168/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y168/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X79Y168/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y172/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A1)) , 
NAME: SLICE_X76Y172/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y171/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X79Y171/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y172/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X79Y172/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y172/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X78Y172/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y170/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X78Y170/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y171/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X76Y171/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y171/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X78Y171/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y172/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X78Y172/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y170/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X79Y170/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y171/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X78Y171/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y171/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X76Y171/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y172/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X79Y172/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y168/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X76Y168/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y168/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X79Y168/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y170/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X78Y170/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y172/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X76Y172/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y169/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X78Y169/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y168/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2*A6*A4)+(A1*A3*A2*(~A6)*A4*A5)+(A1*A3*A2*(~A6)*(~A4)*(~A5))+(A1*A3*(~A2)*A6*A4)+(A1*A3*(~A2)*A6*(~A4)*A5)+(A1*A3*(~A2)*(~A6)*A5)+(A1*(~A3)*A2*(~A6)*A4)+(A1*(~A3)*A2*(~A6)*(~A4)*(~A5))+(A1*(~A3)*(~A2)*A6*A4)+(A1*(~A3)*(~A2)*A6*(~A4)*(~A5))+(A1*(~A3)*(~A2)*(~A6)*(~A4)*A5)+((~A1)*A3*A2*A6*A4*A5)+((~A1)*A3*A2*(~A6)*A4*(~A5))+((~A1)*A3*A2*(~A6)*(~A4))+((~A1)*A3*(~A2)*A6*A4*A5)+((~A1)*A3*(~A2)*(~A6)*(~A4)*A5)+((~A1)*(~A3)*A2*A4*A5)+((~A1)*(~A3)*(~A2)*A6*(~A5))+((~A1)*(~A3)*(~A2)*(~A6)*A4)+((~A1)*(~A3)*(~A2)*(~A6)*(~A4)*(~A5)) , 
NAME: SLICE_X79Y168/B6LUT, 
TYPE: LUT6, 

SLICE_X58Y167/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5*A3*A2*A4)+(A1*A6*A5*A3*(~A2))+(A1*A6*A5*(~A3)*A2*A4)+(A1*A6*(~A5)*(~A2)*A4)+(A1*(~A6)*A5*A3*A2*A4)+(A1*(~A6)*A5*A3*(~A2)*(~A4))+(A1*(~A6)*A5*(~A3)*A2*A4)+(A1*(~A6)*A5*(~A3)*(~A2))+(A1*(~A6)*(~A5)*A3*A2*A4)+(A1*(~A6)*(~A5)*(~A3)*A2)+(A1*(~A6)*(~A5)*(~A3)*(~A2)*(~A4))+((~A1)*A6*A5*A2*A4)+((~A1)*A6*(~A5)*A2)+((~A1)*A6*(~A5)*(~A2)*A4)+((~A1)*(~A6)*A5*A3*A2)+((~A1)*(~A6)*A5*A3*(~A2)*A4)+((~A1)*(~A6)*A5*(~A3)*A2)+((~A1)*(~A6)*A5*(~A3)*(~A2)*(~A4))+((~A1)*(~A6)*(~A5)*A3*A2*(~A4))+((~A1)*(~A6)*(~A5)*A3*(~A2)*A4)+((~A1)*(~A6)*(~A5)*(~A3)*(~A2)*A4) , 
NAME: SLICE_X58Y167/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y168/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*A6*A2*(~A5))+(A3*A1*A4*(~A6)*A5)+(A3*A1*(~A4)*A6*(~A2))+(A3*A1*(~A4)*(~A6)*A2*A5)+(A3*A1*(~A4)*(~A6)*(~A2))+(A3*(~A1)*A4*A6*A2*A5)+(A3*(~A1)*(~A4)*A6*A2*A5)+(A3*(~A1)*(~A4)*A6*(~A2))+(A3*(~A1)*(~A4)*(~A6)*A2*(~A5))+(A3*(~A1)*(~A4)*(~A6)*(~A2)*A5)+((~A3)*A1*A6*(~A2))+((~A3)*A1*(~A6)*A2)+((~A3)*(~A1)*A4*A6*A2*A5)+((~A3)*(~A1)*A4*(~A6)*A5)+((~A3)*(~A1)*(~A4)*A6*A2*(~A5))+((~A3)*(~A1)*(~A4)*A6*(~A2))+((~A3)*(~A1)*(~A4)*(~A6)) , 
NAME: SLICE_X78Y168/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y172/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A6*A3*A2*A1)+(A5*A4*A6*A3*(~A2))+(A5*A4*A6*(~A3)*A2*(~A1))+(A5*A4*A6*(~A3)*(~A2)*A1)+(A5*A4*(~A6)*A3*A2*(~A1))+(A5*A4*(~A6)*A3*(~A2))+(A5*A4*(~A6)*(~A3)*A2)+(A5*A4*(~A6)*(~A3)*(~A2)*A1)+(A5*(~A4)*A6*A3*A2*(~A1))+(A5*(~A4)*A6*A3*(~A2)*A1)+(A5*(~A4)*(~A6)*A3*A2)+(A5*(~A4)*(~A6)*A3*(~A2)*(~A1))+(A5*(~A4)*(~A6)*(~A3)*A2)+((~A5)*A4*A6*A3*(~A2)*A1)+((~A5)*A4*A6*(~A3)*(~A2))+((~A5)*A4*(~A6)*A3*A2*A1)+((~A5)*A4*(~A6)*(~A3)*A2*(~A1))+((~A5)*(~A4)*A6*A3*A2*(~A1))+((~A5)*(~A4)*A6*A3*(~A2))+((~A5)*(~A4)*A6*(~A3)*(~A2)*(~A1))+((~A5)*(~A4)*(~A6)*A3*A2)+((~A5)*(~A4)*(~A6)*(~A3)*A2*(~A1))+((~A5)*(~A4)*(~A6)*(~A3)*(~A2)) , 
NAME: SLICE_X79Y172/B6LUT, 
TYPE: LUT6, 

SLICE_X58Y169/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3*A5*A1*(~A2))+(A6*A4*A3*(~A5)*A2)+(A6*A4*(~A3)*A5*(~A1)*(~A2))+(A6*A4*(~A3)*(~A5)*A1)+(A6*(~A4)*A3*A5*A1*(~A2))+(A6*(~A4)*A3*A5*(~A1))+(A6*(~A4)*A3*(~A5)*A1*A2)+(A6*(~A4)*A3*(~A5)*(~A1))+(A6*(~A4)*(~A3)*A5*A1)+(A6*(~A4)*(~A3)*A5*(~A1)*(~A2))+(A6*(~A4)*(~A3)*(~A5)*A1*A2)+((~A6)*A4*A3*A5*A1*A2)+((~A6)*A4*A3*A5*(~A1))+((~A6)*A4*A3*(~A5)*A1)+((~A6)*A4*A3*(~A5)*(~A1)*A2)+((~A6)*A4*(~A3)*A5*A1)+((~A6)*A4*(~A3)*A5*(~A1)*A2)+((~A6)*A4*(~A3)*(~A5)*A1*(~A2))+((~A6)*A4*(~A3)*(~A5)*(~A1)*A2)+((~A6)*(~A4)*A3*A5*A1*A2)+((~A6)*(~A4)*A3*(~A5)*A1*(~A2))+((~A6)*(~A4)*A3*(~A5)*(~A1)*A2)+((~A6)*(~A4)*(~A3)*A5*A1*(~A2))+((~A6)*(~A4)*(~A3)*A5*(~A1)*A2)+((~A6)*(~A4)*(~A3)*(~A5)*A1*A2) , 
NAME: SLICE_X58Y169/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y171/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A1*A3*A2*(~A6))+(A5*A4*A1*A3*(~A2))+(A5*A4*A1*(~A3)*A2*A6)+(A5*A4*A1*(~A3)*(~A2))+(A5*A4*(~A1)*A3*A2*(~A6))+(A5*A4*(~A1)*A3*(~A2))+(A5*A4*(~A1)*(~A3)*(~A2)*A6)+(A5*(~A4)*A1*A3*A2*A6)+(A5*(~A4)*A1*(~A3)*A2)+(A5*(~A4)*(~A1)*A3*A2*(~A6))+(A5*(~A4)*(~A1)*A3*(~A2))+(A5*(~A4)*(~A1)*(~A3)*A2)+((~A5)*A4*A1*A3*A6)+((~A5)*A4*A1*(~A3)*A2*(~A6))+((~A5)*A4*A1*(~A3)*(~A2))+((~A5)*A4*(~A1)*A3*(~A6))+((~A5)*A4*(~A1)*(~A3)*A2*(~A6))+((~A5)*A4*(~A1)*(~A3)*(~A2)*A6)+((~A5)*(~A4)*A1*A2)+((~A5)*(~A4)*A1*(~A2)*A6)+((~A5)*(~A4)*(~A1)*A3*A2*(~A6))+((~A5)*(~A4)*(~A1)*(~A3)) , 
NAME: SLICE_X78Y171/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y168/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*A1*A5)+(A4*A2*A3*A1*(~A5)*A6)+(A4*A2*A3*(~A1)*(~A5)*A6)+(A4*A2*(~A3)*A1*A5*(~A6))+(A4*A2*(~A3)*A1*(~A5))+(A4*A2*(~A3)*(~A1)*A5)+(A4*A2*(~A3)*(~A1)*(~A5)*A6)+(A4*(~A2)*A3*A1*A5*A6)+(A4*(~A2)*A3*A1*(~A5))+(A4*(~A2)*A3*(~A1)*A5)+(A4*(~A2)*A3*(~A1)*(~A5)*(~A6))+(A4*(~A2)*(~A3)*A1*A5)+(A4*(~A2)*(~A3)*A1*(~A5)*(~A6))+(A4*(~A2)*(~A3)*(~A1)*A5*(~A6))+((~A4)*A2*A3*A1*A5*(~A6))+((~A4)*A2*A3*A1*(~A5)*A6)+((~A4)*A2*A3*(~A1)*A5)+((~A4)*A2*A3*(~A1)*(~A5)*(~A6))+((~A4)*A2*(~A3)*A1*A6)+((~A4)*A2*(~A3)*(~A1)*A5*A6)+((~A4)*(~A2)*A3*A1*A5*A6)+((~A4)*(~A2)*A3*A1*(~A5)*(~A6))+((~A4)*(~A2)*A3*(~A1)*A5*(~A6))+((~A4)*(~A2)*A3*(~A1)*(~A5))+((~A4)*(~A2)*(~A3)*A1*A5*A6)+((~A4)*(~A2)*(~A3)*A1*(~A5)*(~A6)) , 
NAME: SLICE_X58Y168/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y172/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5*A3*(~A4)*A1)+(A6*A2*A5*(~A3)*(~A4))+(A6*A2*(~A5)*A3*A4*A1)+(A6*A2*(~A5)*A3*(~A4))+(A6*A2*(~A5)*(~A3)*A4)+(A6*A2*(~A5)*(~A3)*(~A4)*A1)+(A6*(~A2)*A5*A3*(~A4)*A1)+(A6*(~A2)*A5*(~A3)*A4*(~A1))+(A6*(~A2)*A5*(~A3)*(~A4))+(A6*(~A2)*(~A5)*A3*A1)+(A6*(~A2)*(~A5)*(~A3)*A4*(~A1))+(A6*(~A2)*(~A5)*(~A3)*(~A4)*A1)+((~A6)*A2*A5*A3*A4*(~A1))+((~A6)*A2*A5*A3*(~A4)*A1)+((~A6)*A2*A5*(~A3)*A4*A1)+((~A6)*A2*A5*(~A3)*(~A4))+((~A6)*A2*(~A5)*A3*A4*A1)+((~A6)*A2*(~A5)*A3*(~A4))+((~A6)*A2*(~A5)*(~A3)*A4*(~A1))+((~A6)*A2*(~A5)*(~A3)*(~A4))+((~A6)*(~A2)*A5*A3*(~A1))+((~A6)*(~A2)*A5*(~A3)*A4*A1)+((~A6)*(~A2)*(~A5)*(~A3)*(~A4)) , 
NAME: SLICE_X78Y172/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y168/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*A5)+(A6*A3*A1*(~A5)*A2*A4)+(A6*A3*A1*(~A5)*(~A2))+(A6*A3*(~A1)*A5*A2)+(A6*A3*(~A1)*(~A5)*A4)+(A6*(~A3)*A1*A5)+(A6*(~A3)*(~A1)*A5*A2*A4)+(A6*(~A3)*(~A1)*A5*(~A2)*(~A4))+(A6*(~A3)*(~A1)*(~A5)*(~A2)*(~A4))+((~A6)*A3*A1*A5)+((~A6)*A3*A1*(~A5)*A2)+((~A6)*A3*A1*(~A5)*(~A2)*(~A4))+((~A6)*A3*(~A1)*A5*(~A2)*A4)+((~A6)*A3*(~A1)*(~A5)*A2*(~A4))+((~A6)*A3*(~A1)*(~A5)*(~A2))+((~A6)*(~A3)*A1*(~A2)*(~A4))+((~A6)*(~A3)*(~A1)*A5*A2*(~A4))+((~A6)*(~A3)*(~A1)*A5*(~A2)*A4)+((~A6)*(~A3)*(~A1)*(~A5)*A2)+((~A6)*(~A3)*(~A1)*(~A5)*(~A2)*(~A4)) , 
NAME: SLICE_X58Y168/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y171/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1)+(A5*A3*(~A1)*A6*A4)+(A5*A3*(~A1)*A6*(~A4)*A2)+(A5*A3*(~A1)*(~A6)*(~A4))+(A5*(~A3)*A1*A6*A2)+(A5*(~A3)*A1*(~A6)*A4*(~A2))+(A5*(~A3)*A1*(~A6)*(~A4)*A2)+(A5*(~A3)*(~A1)*(~A6)*A2)+((~A5)*A3*A1*A6)+((~A5)*A3*A1*(~A6)*(~A4)*(~A2))+((~A5)*A3*(~A1)*A6*A4*(~A2))+((~A5)*A3*(~A1)*A6*(~A4)*A2)+((~A5)*A3*(~A1)*(~A6)*(~A2))+((~A5)*(~A3)*A1*A6)+((~A5)*(~A3)*A1*(~A6)*(~A4)*(~A2))+((~A5)*(~A3)*(~A1)*A6*(~A2))+((~A5)*(~A3)*(~A1)*(~A6)*A4*A2)+((~A5)*(~A3)*(~A1)*(~A6)*(~A4)*(~A2)) , 
NAME: SLICE_X76Y171/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y170/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5*A3*A4*A1)+(A6*A2*A5*(~A3)*A4)+(A6*A2*(~A5)*A3)+(A6*A2*(~A5)*(~A3)*A4*A1)+(A6*A2*(~A5)*(~A3)*(~A4))+(A6*(~A2)*A5*A3*A4*A1)+(A6*(~A2)*A5*A3*(~A4)*(~A1))+(A6*(~A2)*A5*(~A3)*A4*A1)+(A6*(~A2)*(~A5)*A3*A4)+(A6*(~A2)*(~A5)*A3*(~A4)*A1)+(A6*(~A2)*(~A5)*(~A3)*A4*(~A1))+(A6*(~A2)*(~A5)*(~A3)*(~A4)*A1)+((~A6)*A2*A5*A3*(~A1))+((~A6)*A2*A5*(~A3)*A4)+((~A6)*A2*(~A5)*A3*(~A4))+((~A6)*A2*(~A5)*(~A3)*A1)+((~A6)*(~A2)*A5*A3*A4*A1)+((~A6)*(~A2)*A5*A3*(~A4))+((~A6)*(~A2)*A5*(~A3)*(~A4))+((~A6)*(~A2)*(~A5)*A3*(~A1))+((~A6)*(~A2)*(~A5)*(~A3)*(~A4)*(~A1)) , 
NAME: SLICE_X56Y170/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y172/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1*(~A4)*(~A6))+(A2*A5*(~A1)*A4*A6*(~A3))+(A2*A5*(~A1)*(~A4)*A6)+(A2*A5*(~A1)*(~A4)*(~A6)*A3)+(A2*(~A5)*A1*A4*(~A6)*A3)+(A2*(~A5)*A1*(~A4)*A6)+(A2*(~A5)*A1*(~A4)*(~A6)*A3)+((~A2)*A5*A1*A4*A6*A3)+((~A2)*A5*A1*A4*(~A6)*(~A3))+((~A2)*A5*A1*(~A4)*A6*A3)+((~A2)*A5*A1*(~A4)*(~A6))+((~A2)*A5*(~A1)*A4*(~A6))+((~A2)*A5*(~A1)*(~A4)*(~A3))+((~A2)*(~A5)*A1*A4*A3)+((~A2)*(~A5)*A1*(~A4)*(~A6))+((~A2)*(~A5)*(~A1)*A4*A6*A3)+((~A2)*(~A5)*(~A1)*A4*(~A6))+((~A2)*(~A5)*(~A1)*(~A4)) , 
NAME: SLICE_X78Y172/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y170/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A4*A3*A5)+(A1*A6*A4*(~A3)*A5*(~A2))+(A1*A6*A4*(~A3)*(~A5))+(A1*A6*(~A4)*A3*A5*(~A2))+(A1*(~A6)*A4*A3*A5)+(A1*(~A6)*A4*A3*(~A5)*(~A2))+(A1*(~A6)*A4*(~A3)*(~A5))+(A1*(~A6)*(~A4)*A3*A5*(~A2))+(A1*(~A6)*(~A4)*A3*(~A5))+(A1*(~A6)*(~A4)*(~A3)*(~A5)*A2)+((~A1)*A6*A4*A3*A5*(~A2))+((~A1)*A6*A4*A3*(~A5)*A2)+((~A1)*A6*A4*(~A3)*A5*A2)+((~A1)*A6*(~A4)*A3*A5*(~A2))+((~A1)*A6*(~A4)*A3*(~A5)*A2)+((~A1)*A6*(~A4)*(~A3)*A5*(~A2))+((~A1)*A6*(~A4)*(~A3)*(~A5))+((~A1)*(~A6)*A4*A3*(~A5))+((~A1)*(~A6)*A4*(~A3)*A5)+((~A1)*(~A6)*A4*(~A3)*(~A5)*(~A2))+((~A1)*(~A6)*(~A4)*A3)+((~A1)*(~A6)*(~A4)*(~A3)*A5*A2)+((~A1)*(~A6)*(~A4)*(~A3)*(~A5)*(~A2)) , 
NAME: SLICE_X55Y170/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y171/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2*A3*A5)+(A6*A4*A2*A3*(~A5)*A1)+(A6*A4*A2*(~A3)*(~A5)*A1)+(A6*A4*(~A2)*A3*A5)+(A6*A4*(~A2)*(~A3)*A5*A1)+(A6*A4*(~A2)*(~A3)*(~A5))+(A6*(~A4)*A2*A3*A5*A1)+(A6*(~A4)*A2*A3*(~A5))+(A6*(~A4)*A2*(~A3)*(~A1))+((~A6)*A4*A2*A3*(~A5)*(~A1))+((~A6)*A4*A2*(~A3)*A5)+((~A6)*A4*A2*(~A3)*(~A5)*A1)+((~A6)*A4*(~A2)*A3*A1)+((~A6)*A4*(~A2)*(~A3)*(~A5)*(~A1))+((~A6)*(~A4)*A2*A3*(~A5)*A1)+((~A6)*(~A4)*A2*(~A3))+((~A6)*(~A4)*(~A2)*A3*A5*(~A1))+((~A6)*(~A4)*(~A2)*A3*(~A5)*A1)+((~A6)*(~A4)*(~A2)*(~A3)*(~A5)*(~A1)) , 
NAME: SLICE_X79Y171/B6LUT, 
TYPE: LUT6, 

SLICE_X58Y171/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3*A1*A6)+(A2*A5*A3*A1*(~A6)*A4)+(A2*A5*A3*(~A1)*A6*A4)+(A2*A5*(~A3)*A1*A6*(~A4))+(A2*A5*(~A3)*A1*(~A6))+(A2*A5*(~A3)*(~A1)*A6*(~A4))+(A2*A5*(~A3)*(~A1)*(~A6)*A4)+(A2*(~A5)*A3*A1*A6*A4)+(A2*(~A5)*A3*A1*(~A6)*(~A4))+(A2*(~A5)*A3*(~A1)*A6*(~A4))+(A2*(~A5)*A3*(~A1)*(~A6))+(A2*(~A5)*(~A3)*A1*A6)+(A2*(~A5)*(~A3)*(~A1)*(~A4))+((~A2)*A5*A3*A1*A6*(~A4))+((~A2)*A5*A3*A1*(~A6)*A4)+((~A2)*A5*A3*(~A1)*(~A6)*(~A4))+((~A2)*A5*(~A3)*A1*A6*A4)+((~A2)*A5*(~A3)*A1*(~A6))+((~A2)*A5*(~A3)*(~A1)*A4)+((~A2)*(~A5)*A3*A1*A6*A4)+((~A2)*(~A5)*A3*(~A1)*A6*A4)+((~A2)*(~A5)*A3*(~A1)*(~A6))+((~A2)*(~A5)*(~A3)*A1)+((~A2)*(~A5)*(~A3)*(~A1)*(~A4)) , 
NAME: SLICE_X58Y171/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y171/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3*A4)+(A2*A6*A3*(~A4)*A1)+(A2*A6*(~A3)*A4*A1)+(A2*A6*(~A3)*A4*(~A1)*A5)+(A2*A6*(~A3)*(~A4)*(~A5))+(A2*(~A6)*A3*A4*A1)+(A2*(~A6)*A3*A4*(~A1)*A5)+(A2*(~A6)*A3*(~A4)*A1*A5)+(A2*(~A6)*A3*(~A4)*(~A1)*(~A5))+(A2*(~A6)*(~A3)*A4*(~A5))+(A2*(~A6)*(~A3)*(~A4)*A1*(~A5))+(A2*(~A6)*(~A3)*(~A4)*(~A1)*A5)+((~A2)*A6*A3*A4*A1)+((~A2)*A6*A3*(~A4)*A1)+((~A2)*A6*A3*(~A4)*(~A1)*(~A5))+((~A2)*A6*(~A3)*A4*A1)+((~A2)*A6*(~A3)*(~A4)*A1*A5)+((~A2)*A6*(~A3)*(~A4)*(~A1)*(~A5))+((~A2)*(~A6)*A3*A4*A1*(~A5))+((~A2)*(~A6)*A3*(~A4)*A1)+((~A2)*(~A6)*A3*(~A4)*(~A1)*A5)+((~A2)*(~A6)*(~A3)*A4*A1)+((~A2)*(~A6)*(~A3)*(~A4)*(~A5)) , 
NAME: SLICE_X79Y171/D6LUT, 
TYPE: LUT6, 

SLICE_X56Y172/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A5*A1*(~A3)*(~A6))+(A4*A2*A5*(~A1)*(~A3)*A6)+(A4*A2*(~A5)*A1*(~A3))+(A4*A2*(~A5)*(~A1)*A3*A6)+(A4*A2*(~A5)*(~A1)*(~A3)*(~A6))+(A4*(~A2)*A5*A1*A3*A6)+(A4*(~A2)*A5*(~A1)*A3)+(A4*(~A2)*A5*(~A1)*(~A3)*A6)+(A4*(~A2)*(~A5)*A1*A3*A6)+(A4*(~A2)*(~A5)*A1*(~A3))+(A4*(~A2)*(~A5)*(~A1)*A3)+(A4*(~A2)*(~A5)*(~A1)*(~A3)*(~A6))+((~A4)*A2*A5*A1*A3*A6)+((~A4)*A2*A5*(~A1)*A3)+((~A4)*A2*A5*(~A1)*(~A3)*(~A6))+((~A4)*A2*(~A5)*A1*A3*A6)+((~A4)*A2*(~A5)*A1*(~A3))+((~A4)*A2*(~A5)*(~A1)*A3)+((~A4)*A2*(~A5)*(~A1)*(~A3)*A6)+((~A4)*(~A2)*A5*A3)+((~A4)*(~A2)*A5*(~A3)*(~A6))+((~A4)*(~A2)*(~A5)*A1*(~A3)*A6)+((~A4)*(~A2)*(~A5)*(~A1)*A3) , 
NAME: SLICE_X56Y172/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y167/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*(~A4)*A5)+(A3*A1*A2*(~A4)*(~A5)*A6)+(A3*A1*(~A2)*A4*A6)+(A3*A1*(~A2)*(~A4)*A5)+(A3*A1*(~A2)*(~A4)*(~A5)*(~A6))+(A3*(~A1)*A2*A4*A5*A6)+(A3*(~A1)*A2*A4*(~A5)*(~A6))+(A3*(~A1)*A2*(~A4)*A6)+(A3*(~A1)*(~A2)*A4*A5*A6)+(A3*(~A1)*(~A2)*A4*(~A5))+(A3*(~A1)*(~A2)*(~A4)*A5)+(A3*(~A1)*(~A2)*(~A4)*(~A5)*A6)+((~A3)*A1*A2*A4*(~A5)*A6)+((~A3)*A1*A2*(~A4))+((~A3)*A1*(~A2)*A4*A5*(~A6))+((~A3)*A1*(~A2)*(~A4)*A5*A6)+((~A3)*A1*(~A2)*(~A4)*(~A5)*(~A6))+((~A3)*(~A1)*A2*A4*(~A5)*(~A6))+((~A3)*(~A1)*A2*(~A4)*(~A6))+((~A3)*(~A1)*(~A2)*A4*A5*(~A6))+((~A3)*(~A1)*(~A2)*A4*(~A5)*A6)+((~A3)*(~A1)*(~A2)*(~A4)*A5*(~A6))+((~A3)*(~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X78Y167/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y168/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5)+(A1*A2*A6*A4*(~A5)*A3)+(A1*A2*A6*(~A4)*A5*A3)+(A1*A2*A6*(~A4)*(~A5)*(~A3))+(A1*A2*(~A6)*A4*(~A3))+(A1*A2*(~A6)*(~A4)*A5*A3)+(A1*A2*(~A6)*(~A4)*(~A5))+(A1*(~A2)*A6*A4*A5*A3)+(A1*(~A2)*A6*(~A4)*A5*(~A3))+(A1*(~A2)*A6*(~A4)*(~A5))+(A1*(~A2)*(~A6)*A4*A5)+(A1*(~A2)*(~A6)*A4*(~A5)*A3)+(A1*(~A2)*(~A6)*(~A4)*A5*(~A3))+(A1*(~A2)*(~A6)*(~A4)*(~A5))+((~A1)*A2*A6*A4*A5)+((~A1)*A2*A6*(~A4)*(~A3))+((~A1)*A2*(~A6)*A4*A3)+((~A1)*(~A2)*A6*A4*(~A3))+((~A1)*(~A2)*A6*(~A4)*(~A5)*(~A3))+((~A1)*(~A2)*(~A6)*A4*A5*(~A3))+((~A1)*(~A2)*(~A6)*A4*(~A5))+((~A1)*(~A2)*(~A6)*(~A4)*A5*(~A3)) , 
NAME: SLICE_X55Y168/B6LUT, 
TYPE: LUT6, 

SLICE_X78Y167/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A2*A4*A3)+(A1*A5*A2*A4*(~A3)*(~A6))+(A1*A5*A2*(~A4)*A3*(~A6))+(A1*A5*(~A2)*A4*A3*(~A6))+(A1*A5*(~A2)*A4*(~A3)*A6)+(A1*A5*(~A2)*(~A4)*A3)+(A1*A5*(~A2)*(~A4)*(~A3)*(~A6))+(A1*(~A5)*A2*A4*A6)+(A1*(~A5)*A2*(~A4))+(A1*(~A5)*(~A2)*A4*A3*(~A6))+(A1*(~A5)*(~A2)*A4*(~A3))+(A1*(~A5)*(~A2)*(~A4)*A3*(~A6))+((~A1)*A5*A2*A4)+((~A1)*A5*A2*(~A4)*A3*A6)+((~A1)*A5*(~A2)*A4*A3)+((~A1)*A5*(~A2)*(~A4)*A3*A6)+((~A1)*A5*(~A2)*(~A4)*(~A3)*(~A6))+((~A1)*(~A5)*A2*A4*A3*A6)+((~A1)*(~A5)*A2*A4*(~A3)*(~A6))+((~A1)*(~A5)*A2*(~A4)*(~A3))+((~A1)*(~A5)*(~A2)*A4*A3*(~A6))+((~A1)*(~A5)*(~A2)*A4*(~A3))+((~A1)*(~A5)*(~A2)*(~A4)*(~A3)*(~A6)) , 
NAME: SLICE_X78Y167/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y168/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5*A2)+(A6*A1*(~A5)*A4*A3*A2)+(A6*A1*(~A5)*A4*(~A3))+(A6*A1*(~A5)*(~A4)*A3)+(A6*A1*(~A5)*(~A4)*(~A3)*A2)+(A6*(~A1)*A5*A4*A3)+(A6*(~A1)*A5*A4*(~A3)*A2)+(A6*(~A1)*A5*(~A4)*A3)+(A6*(~A1)*A5*(~A4)*(~A3)*(~A2))+(A6*(~A1)*(~A5)*A4*(~A2))+(A6*(~A1)*(~A5)*(~A4))+((~A6)*A1*A5*A4*(~A2))+((~A6)*A1*A5*(~A4)*A3*(~A2))+((~A6)*A1*(~A5)*A4*A3*(~A2))+((~A6)*A1*(~A5)*(~A4)*A3*A2)+((~A6)*A1*(~A5)*(~A4)*(~A3))+((~A6)*(~A1)*A5*A4*A3*A2)+((~A6)*(~A1)*A5*A4*(~A3)*(~A2))+((~A6)*(~A1)*(~A5)*A4*A3*A2)+((~A6)*(~A1)*(~A5)*(~A4)*A3)+((~A6)*(~A1)*(~A5)*(~A4)*(~A3)*(~A2)) , 
NAME: SLICE_X59Y168/B6LUT, 
TYPE: LUT6, 

SLICE_X76Y167/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A2*A1*A4)+(A5*A6*A2*(~A1)*A3*(~A4))+(A5*A6*A2*(~A1)*(~A3)*A4)+(A5*A6*(~A2)*A1)+(A5*A6*(~A2)*(~A1)*A3*(~A4))+(A5*(~A6)*A2*A1*A3)+(A5*(~A6)*A2*A1*(~A3)*(~A4))+(A5*(~A6)*A2*(~A1))+(A5*(~A6)*(~A2)*A1*(~A3)*(~A4))+(A5*(~A6)*(~A2)*(~A1)*A3*A4)+((~A5)*A6*A2*A1*(~A3)*A4)+((~A5)*A6*A2*(~A1)*A4)+((~A5)*A6*(~A2)*A3)+((~A5)*(~A6)*A2*A1*A3*A4)+((~A5)*(~A6)*A2*(~A1)*(~A4))+((~A5)*(~A6)*(~A2)*A1*A3)+((~A5)*(~A6)*(~A2)*A1*(~A3)*A4)+((~A5)*(~A6)*(~A2)*(~A1)) , 
NAME: SLICE_X76Y167/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y167/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A1*A2*A3)+(A5*A4*A1*(~A2)*(~A3)*(~A6))+(A5*A4*(~A1)*(~A2)*(~A3)*(~A6))+(A5*(~A4)*A1*A2*(~A3))+(A5*(~A4)*A1*(~A2))+(A5*(~A4)*(~A1)*A2*(~A3)*(~A6))+(A5*(~A4)*(~A1)*(~A2)*(~A6))+((~A5)*A4*A1*A2*A3*(~A6))+((~A5)*A4*A1*A2*(~A3))+((~A5)*A4*A1*(~A2)*A3*(~A6))+((~A5)*A4*(~A1)*A2)+((~A5)*A4*(~A1)*(~A2)*(~A6))+((~A5)*(~A4)*A1*A2*A3)+((~A5)*(~A4)*A1*(~A2)*A3*A6)+((~A5)*(~A4)*A1*(~A2)*(~A3))+((~A5)*(~A4)*(~A1)*A2*A6)+((~A5)*(~A4)*(~A1)*(~A2)*(~A3)*A6) , 
NAME: SLICE_X58Y167/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y170/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1*(~A5)*A6)+(A4*A3*A1*(~A5)*(~A6)*A2)+(A4*A3*(~A1)*A5*A6)+(A4*A3*(~A1)*A5*(~A6)*(~A2))+(A4*A3*(~A1)*(~A5)*A6*(~A2))+(A4*A3*(~A1)*(~A5)*(~A6)*A2)+(A4*(~A3)*A1*A5*A6*(~A2))+(A4*(~A3)*A1*(~A5)*A6)+(A4*(~A3)*(~A1)*A5*A6*A2)+(A4*(~A3)*(~A1)*(~A5)*(~A6))+((~A4)*A3*A1*A5*A6)+((~A4)*A3*(~A1)*A5*A6*(~A2))+((~A4)*A3*(~A1)*(~A5)*A6*A2)+((~A4)*(~A3)*A1*A5*A6*A2)+((~A4)*(~A3)*A1*A5*(~A6)*(~A2))+((~A4)*(~A3)*A1*(~A5)*A6*(~A2))+((~A4)*(~A3)*(~A1)*(~A5)*A6*(~A2))+((~A4)*(~A3)*(~A1)*(~A5)*(~A6)*A2) , 
NAME: SLICE_X56Y170/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y168/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4*A1*A5*(~A3))+(A2*A6*A4*A1*(~A5)*A3)+(A2*A6*A4*(~A1)*(~A3))+(A2*A6*(~A4)*A1)+(A2*A6*(~A4)*(~A1)*A5*(~A3))+(A2*A6*(~A4)*(~A1)*(~A5)*A3)+(A2*(~A6)*A4*(~A1))+(A2*(~A6)*(~A4)*A1*(~A5)*(~A3))+(A2*(~A6)*(~A4)*(~A1)*A5*A3)+((~A2)*A6*A4*A1*A5*(~A3))+((~A2)*A6*A4*A1*(~A5)*A3)+((~A2)*A6*A4*(~A1)*A5*A3)+((~A2)*A6*A4*(~A1)*(~A5)*(~A3))+((~A2)*A6*(~A4)*A1*A5*(~A3))+((~A2)*A6*(~A4)*A1*(~A5)*A3)+((~A2)*A6*(~A4)*(~A1)*A5*(~A3))+((~A2)*(~A6)*A4*A5*(~A3))+((~A2)*(~A6)*(~A4)*A1*A5)+((~A2)*(~A6)*(~A4)*A1*(~A5)*A3)+((~A2)*(~A6)*(~A4)*(~A1)*(~A5)*(~A3)) , 
NAME: SLICE_X76Y168/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y169/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4*A2*A5*A3)+(A6*A1*A4*A2*(~A5))+(A6*A1*A4*(~A2)*A5*(~A3))+(A6*A1*A4*(~A2)*(~A5)*A3)+(A6*A1*(~A4)*A2*A5*(~A3))+(A6*A1*(~A4)*A2*(~A5))+(A6*A1*(~A4)*(~A2)*(~A5))+(A6*(~A1)*A4*A2*(~A5)*(~A3))+(A6*(~A1)*A4*(~A2)*A3)+(A6*(~A1)*(~A4)*A2*A5*A3)+(A6*(~A1)*(~A4)*(~A2)*A3)+((~A6)*A1*A4*A2*(~A3))+((~A6)*A1*A4*(~A2)*A5)+((~A6)*A1*A4*(~A2)*(~A5)*(~A3))+((~A6)*A1*(~A4)*A2*A5)+((~A6)*A1*(~A4)*A2*(~A5)*(~A3))+((~A6)*A1*(~A4)*(~A2)*A5*(~A3))+((~A6)*A1*(~A4)*(~A2)*(~A5)*A3)+((~A6)*(~A1)*A4*A2*A5*A3)+((~A6)*(~A1)*A4*(~A2)*(~A5)*A3)+((~A6)*(~A1)*(~A4)*A2*(~A5)*(~A3))+((~A6)*(~A1)*(~A4)*(~A2)*A5*(~A3))+((~A6)*(~A1)*(~A4)*(~A2)*(~A5)) , 
NAME: SLICE_X78Y169/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y167/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4*A3*A2*A5)+(A6*A1*A4*A3*(~A2)*(~A5))+(A6*A1*A4*(~A3))+(A6*A1*(~A4)*A3*A5)+(A6*A1*(~A4)*(~A3)*A2*(~A5))+(A6*(~A1)*A4*A3*A2*(~A5))+(A6*(~A1)*(~A4)*A2*(~A5))+((~A6)*A1*A4*A3*(~A2)*A5)+((~A6)*A1*A4*(~A3)*A2*(~A5))+((~A6)*A1*A4*(~A3)*(~A2)*A5)+((~A6)*A1*(~A4)*A3*A2*A5)+((~A6)*A1*(~A4)*(~A3)*A2*A5)+((~A6)*A1*(~A4)*(~A3)*(~A2)*(~A5))+((~A6)*(~A1)*A4*A3*A2*(~A5))+((~A6)*(~A1)*A4*(~A3)*A2*A5)+((~A6)*(~A1)*A4*(~A3)*(~A2)*(~A5))+((~A6)*(~A1)*(~A4)*A3*(~A2))+((~A6)*(~A1)*(~A4)*(~A3)*A2) , 
NAME: SLICE_X55Y167/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y169/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*A2*(~A6)*(~A5))+(A3*A1*A4*(~A2)*A6)+(A3*A1*A4*(~A2)*(~A6)*(~A5))+(A3*A1*(~A4)*A2*(~A6)*A5)+(A3*A1*(~A4)*(~A2)*A6)+(A3*A1*(~A4)*(~A2)*(~A6)*A5)+(A3*(~A1)*A4*A2*A6)+(A3*(~A1)*A4*A2*(~A6)*(~A5))+(A3*(~A1)*A4*(~A2)*A6*(~A5))+(A3*(~A1)*A4*(~A2)*(~A6)*A5)+(A3*(~A1)*(~A4)*A2*A6)+(A3*(~A1)*(~A4)*(~A2)*A5)+((~A3)*A1*A4*A2*(~A6)*A5)+((~A3)*A1*A4*(~A2)*(~A5))+((~A3)*A1*(~A4)*A6)+((~A3)*A1*(~A4)*(~A6)*A5)+((~A3)*(~A1)*A4*A2*(~A6))+((~A3)*(~A1)*A4*(~A2))+((~A3)*(~A1)*(~A4)*A2*A5)+((~A3)*(~A1)*(~A4)*(~A2)*(~A6)) , 
NAME: SLICE_X79Y169/B6LUT, 
TYPE: LUT6, 

SLICE_X55Y167/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*A2*A6*A1)+(A4*A5*A3*A2*(~A6))+(A4*A5*A3*(~A2)*A6*A1)+(A4*A5*A3*(~A2)*(~A6)*(~A1))+(A4*A5*(~A3)*A2*A6*(~A1))+(A4*A5*(~A3)*A2*(~A6))+(A4*A5*(~A3)*(~A2)*A6*A1)+(A4*A5*(~A3)*(~A2)*(~A6)*(~A1))+(A4*(~A5)*A3*A2*(~A6)*(~A1))+(A4*(~A5)*A3*(~A2)*A6*(~A1))+(A4*(~A5)*(~A3)*A2)+(A4*(~A5)*(~A3)*(~A2)*A6*(~A1))+((~A4)*A5*A3*A2*A6*A1)+((~A4)*A5*A3*(~A2)*A6*A1)+((~A4)*A5*A3*(~A2)*(~A6)*(~A1))+((~A4)*A5*(~A3)*A2*A6)+((~A4)*A5*(~A3)*A2*(~A6)*A1)+((~A4)*A5*(~A3)*(~A2)*A6*(~A1))+((~A4)*(~A5)*A3*A2*A6*A1)+((~A4)*(~A5)*A3*(~A2)*A6*A1)+((~A4)*(~A5)*A3*(~A2)*(~A6)*(~A1))+((~A4)*(~A5)*(~A3)*(~A2)*A6*A1) , 
NAME: SLICE_X55Y167/D6LUT, 
TYPE: LUT6, 

SLICE_X78Y169/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6*A4*A1*(~A3))+(A2*A5*A6*A4*(~A1))+(A2*A5*A6*(~A4)*(~A1)*A3)+(A2*A5*(~A6)*A4*A1*A3)+(A2*(~A5)*A6*A4*A1)+(A2*(~A5)*A6*(~A4)*(~A1)*(~A3))+(A2*(~A5)*(~A6)*A1*(~A3))+((~A2)*A5*A6*A4*(~A1)*A3)+((~A2)*A5*A6*(~A4)*(~A1)*(~A3))+((~A2)*A5*(~A6)*A4*A1*(~A3))+((~A2)*A5*(~A6)*A4*(~A1))+((~A2)*A5*(~A6)*(~A4)*(~A1)*A3)+((~A2)*(~A5)*A6*A4*A1)+((~A2)*(~A5)*A6*A4*(~A1)*(~A3))+((~A2)*(~A5)*A6*(~A4)*(~A1)*A3)+((~A2)*(~A5)*(~A6)*A4*(~A3))+((~A2)*(~A5)*(~A6)*(~A4)) , 
NAME: SLICE_X78Y169/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y167/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A4*A3*A6)+(A1*A5*A4*(~A3)*(~A6)*A2)+(A1*A5*(~A4)*A3*A6*(~A2))+(A1*A5*(~A4)*A3*(~A6)*A2)+(A1*A5*(~A4)*(~A3))+(A1*(~A5)*A4*A3*A6)+(A1*(~A5)*A4*A3*(~A6)*(~A2))+(A1*(~A5)*A4*(~A3)*(~A6)*A2)+(A1*(~A5)*(~A4))+((~A1)*A5*A4*A3*A6)+((~A1)*A5*A4*A3*(~A6)*(~A2))+((~A1)*A5*A4*(~A3)*(~A6))+((~A1)*A5*(~A4)*A3)+((~A1)*A5*(~A4)*(~A3)*A6)+((~A1)*A5*(~A4)*(~A3)*(~A6)*A2)+((~A1)*(~A5)*A4*A3*A6*(~A2))+((~A1)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A5)*A4*(~A3)*(~A6)*A2)+((~A1)*(~A5)*(~A4)*A3*A2)+((~A1)*(~A5)*(~A4)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X56Y167/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y170/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A6*A5*A2*(~A4))+(A3*A1*A6*A5*(~A2))+(A3*A1*A6*(~A5))+(A3*A1*(~A6)*A5*A2*A4)+(A3*A1*(~A6)*A5*(~A2)*(~A4))+(A3*A1*(~A6)*(~A5)*A2)+(A3*A1*(~A6)*(~A5)*(~A2)*A4)+(A3*(~A1)*A6*A5*A2*A4)+(A3*(~A1)*A6*(~A5)*A2)+(A3*(~A1)*(~A6)*A5*A2)+(A3*(~A1)*(~A6)*A5*(~A2)*A4)+(A3*(~A1)*(~A6)*(~A5)*A2)+((~A3)*A1*A6*A5*(~A2))+((~A3)*A1*A6*(~A5)*A2*A4)+((~A3)*A1*(~A6)*A5*A2*A4)+((~A3)*A1*(~A6)*(~A5)*A4)+((~A3)*(~A1)*A6*A5*A2)+((~A3)*(~A1)*A6*A5*(~A2)*(~A4))+((~A3)*(~A1)*A6*(~A5)*A2*A4)+((~A3)*(~A1)*(~A6)*A5*A2*A4)+((~A3)*(~A1)*(~A6)*A5*(~A2))+((~A3)*(~A1)*(~A6)*(~A5)*A2*A4)+((~A3)*(~A1)*(~A6)*(~A5)*(~A2)*(~A4)) , 
NAME: SLICE_X78Y170/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y171/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5*A3*A1)+(A2*A4*A5*(~A3)*A6*(~A1))+(A2*A4*(~A5)*A3*A6*A1)+(A2*A4*(~A5)*A3*(~A6)*(~A1))+(A2*A4*(~A5)*(~A3)*A6)+(A2*A4*(~A5)*(~A3)*(~A6)*(~A1))+(A2*(~A4)*A5*A3*A1)+(A2*(~A4)*A5*(~A3)*(~A1))+(A2*(~A4)*(~A5)*A3*(~A6)*(~A1))+(A2*(~A4)*(~A5)*(~A3)*A6)+((~A2)*A4*A5*A3*(~A1))+((~A2)*A4*A5*(~A3)*A6*A1)+((~A2)*A4*A5*(~A3)*(~A6))+((~A2)*A4*(~A5)*A3*A6)+((~A2)*A4*(~A5)*A3*(~A6)*A1)+((~A2)*A4*(~A5)*(~A3)*(~A6))+((~A2)*(~A4)*A5*A3*A6*(~A1))+((~A2)*(~A4)*A5*(~A3)*(~A6)*A1)+((~A2)*(~A4)*(~A5)*A3*A6*A1)+((~A2)*(~A4)*(~A5)*A3*(~A6))+((~A2)*(~A4)*(~A5)*(~A3)*A6*(~A1))+((~A2)*(~A4)*(~A5)*(~A3)*(~A6)*A1) , 
NAME: SLICE_X56Y171/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y168/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A6*A3*A5)+(A2*A4*A6*(~A3)*(~A5)*A1)+(A2*A4*(~A6)*A3*A5*(~A1))+(A2*A4*(~A6)*A3*(~A5))+(A2*(~A4)*A6*A3*(~A5)*A1)+(A2*(~A4)*A6*(~A3)*A5*(~A1))+(A2*(~A4)*(~A6)*A3*A5*(~A1))+(A2*(~A4)*(~A6)*A3*(~A5))+(A2*(~A4)*(~A6)*(~A3)*A5*(~A1))+(A2*(~A4)*(~A6)*(~A3)*(~A5)*A1)+((~A2)*A4*A6*A3*A5*(~A1))+((~A2)*A4*A6*A3*(~A5)*A1)+((~A2)*A4*A6*(~A3)*A1)+((~A2)*A4*(~A6)*A3*A5*A1)+((~A2)*A4*(~A6)*A3*(~A5)*(~A1))+((~A2)*A4*(~A6)*(~A3)*A1)+((~A2)*(~A4)*A6*A3*A5)+((~A2)*(~A4)*A6*A3*(~A5)*(~A1))+((~A2)*(~A4)*A6*(~A3)*A5)+((~A2)*(~A4)*A6*(~A3)*(~A5)*A1)+((~A2)*(~A4)*(~A6)*A3*A5)+((~A2)*(~A4)*(~A6)*(~A3)*A5)+((~A2)*(~A4)*(~A6)*(~A3)*(~A5)*(~A1)) , 
NAME: SLICE_X76Y168/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y169/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2*A1*A4*A5)+(A3*A6*A2*A1*(~A4)*(~A5))+(A3*A6*A2*(~A1)*A4*A5)+(A3*A6*(~A2)*A1*A4*A5)+(A3*A6*(~A2)*A1*(~A4)*(~A5))+(A3*(~A6)*A2*A1*A4*(~A5))+(A3*(~A6)*A2*A1*(~A4)*A5)+(A3*(~A6)*A2*(~A1)*A4*(~A5))+(A3*(~A6)*A2*(~A1)*(~A4))+(A3*(~A6)*(~A2)*A1*A4*(~A5))+(A3*(~A6)*(~A2)*A1*(~A4)*A5)+(A3*(~A6)*(~A2)*(~A1)*A4)+(A3*(~A6)*(~A2)*(~A1)*(~A4)*A5)+((~A3)*A6*A2*A1*(~A4))+((~A3)*A6*A2*(~A1)*A4)+((~A3)*A6*(~A2)*A1*A4*A5)+((~A3)*A6*(~A2)*(~A1)*A4)+((~A3)*A6*(~A2)*(~A1)*(~A4)*(~A5))+((~A3)*(~A6)*A2*A1*A4)+((~A3)*(~A6)*A2*A1*(~A4)*(~A5))+((~A3)*(~A6)*A2*(~A1)*(~A4)*A5)+((~A3)*(~A6)*(~A2)*(~A4)) , 
NAME: SLICE_X58Y169/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y171/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5*A4*A3)+(A1*A2*A5*(~A4)*A6*A3)+(A1*A2*A5*(~A4)*(~A6))+(A1*A2*(~A5)*A4)+(A1*A2*(~A5)*(~A4)*A6)+(A1*A2*(~A5)*(~A4)*(~A6)*(~A3))+(A1*(~A2)*A5*(~A4)*A6*(~A3))+(A1*(~A2)*A5*(~A4)*(~A6))+(A1*(~A2)*(~A5)*A4*(~A6)*(~A3))+(A1*(~A2)*(~A5)*(~A4)*(~A6))+((~A1)*A2*A5*A4*A6*(~A3))+((~A1)*A2*A5*A4*(~A6))+((~A1)*A2*A5*(~A4)*A6)+((~A1)*A2*(~A5)*A6*A3)+((~A1)*(~A2)*A5*(~A6)*A3)+((~A1)*(~A2)*(~A5)*A4*A6*(~A3))+((~A1)*(~A2)*(~A5)*A4*(~A6)*A3)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)) , 
NAME: SLICE_X76Y171/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y169/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3*A2)+(A5*A1*A3*(~A2)*A4)+(A5*A1*A3*(~A2)*(~A4)*A6)+(A5*A1*(~A3)*(~A2)*(~A4)*(~A6))+(A5*(~A1)*A3*A4*(~A6))+(A5*(~A1)*A3*(~A4)*A6)+(A5*(~A1)*(~A3)*A2*A4*A6)+(A5*(~A1)*(~A3)*A2*(~A4)*(~A6))+((~A5)*A1*A3*A2*A4*(~A6))+((~A5)*A1*A3*A2*(~A4))+((~A5)*A1*A3*(~A2)*A4)+((~A5)*A1*A3*(~A2)*(~A4)*A6)+((~A5)*A1*(~A3)*(~A4)*(~A6))+((~A5)*(~A1)*A3*A2*A4*(~A6))+((~A5)*(~A1)*A3*(~A2)*(~A4))+((~A5)*(~A1)*(~A3)*A2*A4)+((~A5)*(~A1)*(~A3)*A2*(~A4)*(~A6))+((~A5)*(~A1)*(~A3)*(~A2)*A4) , 
NAME: SLICE_X56Y169/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y170/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A4*A6*(~A3))+(A5*A1*(~A4)*A6*A3)+(A5*A1*(~A4)*(~A6)*A2)+(A5*(~A1)*A4*A6*A3)+(A5*(~A1)*A4*(~A6)*A2*A3)+(A5*(~A1)*A4*(~A6)*(~A2))+(A5*(~A1)*(~A4)*A6*(~A3))+(A5*(~A1)*(~A4)*(~A6)*(~A2)*(~A3))+((~A5)*A1*A4*A6*A2)+((~A5)*A1*A4*A6*(~A2)*(~A3))+((~A5)*A1*A4*(~A6)*(~A2))+((~A5)*A1*(~A4)*A6*A2)+((~A5)*A1*(~A4)*A6*(~A2)*(~A3))+((~A5)*A1*(~A4)*(~A6)*A2*A3)+((~A5)*A1*(~A4)*(~A6)*(~A2)*(~A3))+((~A5)*(~A1)*A4*A6*A3)+((~A5)*(~A1)*A4*(~A6)*A2)+((~A5)*(~A1)*A4*(~A6)*(~A2)*A3)+((~A5)*(~A1)*(~A4)*A6*A2*(~A3))+((~A5)*(~A1)*(~A4)*(~A6)*(~A2)) , 
NAME: SLICE_X79Y170/B6LUT, 
TYPE: LUT6, 

SLICE_X58Y171/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A2*(~A3)*A4)+(A6*A1*A2*(~A3)*(~A4)*A5)+(A6*A1*(~A2)*A3)+(A6*(~A1)*A2*A3*A4*A5)+(A6*(~A1)*A2*A3*(~A4)*(~A5))+(A6*(~A1)*A2*(~A3)*A4*(~A5))+(A6*(~A1)*A2*(~A3)*(~A4)*A5)+(A6*(~A1)*(~A2)*A3)+(A6*(~A1)*(~A2)*(~A3)*(~A4)*(~A5))+((~A6)*A1*A2*A3*A4*A5)+((~A6)*A1*A2*(~A3)*A4)+((~A6)*A1*A2*(~A3)*(~A4)*A5)+((~A6)*A1*(~A2)*A3)+((~A6)*(~A1)*A2*A3*A4*A5)+((~A6)*(~A1)*A2*A3*(~A4))+((~A6)*(~A1)*A2*(~A3)*(~A4)*A5)+((~A6)*(~A1)*(~A2)*A3)+((~A6)*(~A1)*(~A2)*(~A3)*(~A4)*(~A5)) , 
NAME: SLICE_X58Y171/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y171/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5*A2*A1)+(A4*A6*A5*A2*(~A1)*A3)+(A4*A6*A5*(~A2)*A1*(~A3))+(A4*A6*(~A5)*A2*A1*A3)+(A4*A6*(~A5)*A2*(~A1))+(A4*A6*(~A5)*(~A2)*A1*(~A3))+(A4*A6*(~A5)*(~A2)*(~A1))+(A4*(~A6)*A5*A2*A1*A3)+(A4*(~A6)*A5*A2*(~A1))+(A4*(~A6)*A5*(~A2)*A1*(~A3))+(A4*(~A6)*(~A5)*A2*(~A1)*(~A3))+(A4*(~A6)*(~A5)*(~A2)*A1*A3)+(A4*(~A6)*(~A5)*(~A2)*(~A1))+((~A4)*A6*A5*A2*A1)+((~A4)*A6*A5*A2*(~A1)*A3)+((~A4)*A6*A5*(~A2)*A1*(~A3))+((~A4)*A6*(~A5)*A2*A1*A3)+((~A4)*A6*(~A5)*A2*(~A1)*(~A3))+((~A4)*A6*(~A5)*(~A2)*(~A1))+((~A4)*(~A6)*A5*A2*A1*A3)+((~A4)*(~A6)*A5*A2*(~A1))+((~A4)*(~A6)*A5*(~A2)*(~A3))+((~A4)*(~A6)*(~A5)*(~A2)*A1*A3)+((~A4)*(~A6)*(~A5)*(~A2)*(~A1)) , 
NAME: SLICE_X78Y171/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y172/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1*A3*(~A2))+(A4*A5*A1*(~A3)*(~A2)*A6)+(A4*A5*(~A1)*A3*(~A2))+(A4*A5*(~A1)*(~A3)*A2)+(A4*(~A5)*A1*A3*(~A2))+(A4*(~A5)*A1*(~A3)*A6)+(A4*(~A5)*(~A1)*A3*(~A2))+(A4*(~A5)*(~A1)*(~A3)*A2)+((~A4)*A5*A1*A3*(~A2))+((~A4)*A5*A1*(~A3)*(~A2)*A6)+((~A4)*A5*(~A1)*A3*(~A2))+((~A4)*A5*(~A1)*(~A3)*A2)+((~A4)*(~A5)*A1*A3*(~A2))+((~A4)*(~A5)*A1*(~A3)*A2)+((~A4)*(~A5)*A1*(~A3)*(~A2)*A6)+((~A4)*(~A5)*(~A1)*A3*(~A2))+((~A4)*(~A5)*(~A1)*(~A3)*A2) , 
NAME: SLICE_X56Y172/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y170/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*A1*(~A5)*A6)+(A4*A3*A2*(~A1)*A5)+(A4*A3*A2*(~A1)*(~A5)*(~A6))+(A4*A3*(~A2)*A1*A5*(~A6))+(A4*A3*(~A2)*A1*(~A5)*A6)+(A4*A3*(~A2)*(~A1)*A5)+(A4*A3*(~A2)*(~A1)*(~A5)*(~A6))+(A4*(~A3)*A2*A1*A5*(~A6))+(A4*(~A3)*A2*A1*(~A5)*A6)+(A4*(~A3)*A2*(~A1)*A5)+(A4*(~A3)*A2*(~A1)*(~A5)*(~A6))+(A4*(~A3)*(~A2)*A1*A5)+(A4*(~A3)*(~A2)*(~A1)*A5*A6)+(A4*(~A3)*(~A2)*(~A1)*(~A5)*(~A6))+((~A4)*A3*A2*A1*(~A5)*A6)+((~A4)*A3*A2*(~A1)*A5)+((~A4)*A3*A2*(~A1)*(~A5)*(~A6))+((~A4)*A3*(~A2)*A1*A5*(~A6))+((~A4)*A3*(~A2)*(~A1)*A5*A6)+((~A4)*A3*(~A2)*(~A1)*(~A5)*(~A6))+((~A4)*(~A3)*A2*A1*A5*(~A6))+((~A4)*(~A3)*A2*A1*(~A5)*A6)+((~A4)*(~A3)*A2*(~A1)*A5)+((~A4)*(~A3)*A2*(~A1)*(~A5)*(~A6))+((~A4)*(~A3)*(~A2)*A1*A5)+((~A4)*(~A3)*(~A2)*A1*(~A5)*(~A6))+((~A4)*(~A3)*(~A2)*(~A1)*A5*A6)+((~A4)*(~A3)*(~A2)*(~A1)*(~A5)*(~A6)) , 
NAME: SLICE_X78Y170/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y167/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6)+(A3*(~A2)*A1*A6)+(A3*(~A2)*(~A1))+((~A3)*A2*A6)+((~A3)*(~A2)*A1*A6)+((~A3)*(~A2)*(~A1)*(~A6)) , 
NAME: SLICE_X62Y167/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y172/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4*A6*A3)+(A1*A2*A4*(~A6))+(A1*A2*(~A4)*A6*A3)+(A1*A2*(~A4)*(~A6)*(~A3))+(A1*(~A2)*A5*A4*A6*A3)+(A1*(~A2)*A5*A4*(~A6))+(A1*(~A2)*A5*(~A4)*A6*A3)+(A1*(~A2)*A5*(~A4)*(~A6)*(~A3))+(A1*(~A2)*(~A5)*A4*A6*A3)+(A1*(~A2)*(~A5)*A4*(~A6)*(~A3))+(A1*(~A2)*(~A5)*(~A4)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A6)*(~A3))+((~A1)*A5*A4*A6*A3)+((~A1)*A5*A4*(~A6))+((~A1)*A5*(~A4)*A6*A3)+((~A1)*A5*(~A4)*(~A6)*(~A3))+((~A1)*(~A5)*A4*A6*A3)+((~A1)*(~A5)*A4*(~A6)*(~A3))+((~A1)*(~A5)*(~A4)*A6)+((~A1)*(~A5)*(~A4)*(~A6)*(~A3)) , 
NAME: SLICE_X79Y172/D6LUT, 
TYPE: LUT6, 

SLICE_X58Y170/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A1)*(~A6))+((~A4)*A5*(~A1)*(~A6))+((~A4)*(~A5)*A3*(~A1)*(~A6))+((~A4)*(~A5)*(~A3)*(~A6)) , 
NAME: SLICE_X58Y170/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y170/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4*A3*(~A1)*(~A5))+(A6*A2*A4*(~A3)*A5)+(A6*A2*(~A4)*A3*(~A1)*A5)+(A6*A2*(~A4)*(~A3)*A1*(~A5))+(A6*A2*(~A4)*(~A3)*(~A1))+(A6*(~A2)*A4*A3*A1)+(A6*(~A2)*A4*A3*(~A1)*(~A5))+(A6*(~A2)*A4*(~A3)*(~A1)*A5)+(A6*(~A2)*(~A4)*A3*A5)+(A6*(~A2)*(~A4)*(~A3)*A1*(~A5))+((~A6)*A2*A4*A3*A1)+((~A6)*A2*A4*A3*(~A1)*A5)+((~A6)*A2*A4*(~A3)*(~A5))+((~A6)*A2*(~A4)*A3*A1)+((~A6)*A2*(~A4)*(~A3)*(~A1)*A5)+((~A6)*(~A2)*A4*A3*(~A1)*A5)+((~A6)*(~A2)*A4*(~A3)*(~A1)*(~A5))+((~A6)*(~A2)*(~A4)*(~A3)*(~A1)) , 
NAME: SLICE_X58Y170/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y167/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2*A3*A5*(~A6))+(A1*A4*A2*(~A3)*A5*(~A6))+(A1*A4*A2*(~A3)*(~A5)*A6)+(A1*A4*(~A2)*A3)+(A1*A4*(~A2)*(~A3)*A5)+(A1*A4*(~A2)*(~A3)*(~A5)*(~A6))+(A1*(~A4)*A2*A3*A5*A6)+(A1*(~A4)*A2*A3*(~A5))+(A1*(~A4)*(~A2)*A3*(~A6))+(A1*(~A4)*(~A2)*(~A3)*A5*A6)+((~A1)*A4*A2*A3*A5*(~A6))+((~A1)*A4*A2*(~A3)*A5)+((~A1)*A4*A2*(~A3)*(~A5)*(~A6))+((~A1)*A4*(~A2)*A3*(~A5)*A6)+((~A1)*A4*(~A2)*(~A3)*A5*(~A6))+((~A1)*(~A4)*A2*A3*A5)+((~A1)*(~A4)*A2*A3*(~A5)*A6)+((~A1)*(~A4)*A2*(~A3)*(~A5))+((~A1)*(~A4)*(~A2)*A3*A5)+((~A1)*(~A4)*(~A2)*A3*(~A5)*(~A6))+((~A1)*(~A4)*(~A2)*(~A3)*(~A6)) , 
NAME: SLICE_X76Y167/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y172/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4*(~A5))+(A6*A1*(~A4)*A2*(~A5))+(A6*A1*(~A4)*(~A2))+(A6*(~A1)*A3*A4*(~A5))+(A6*(~A1)*A3*(~A4)*A2*(~A5))+(A6*(~A1)*A3*(~A4)*(~A2))+(A6*(~A1)*(~A3)*A2*(~A5))+(A6*(~A1)*(~A3)*(~A2))+((~A6)*A3*A4*(~A5))+((~A6)*A3*(~A4)*A2*(~A5))+((~A6)*A3*(~A4)*(~A2))+((~A6)*(~A3)*A2*(~A5))+((~A6)*(~A3)*(~A2)) , 
NAME: SLICE_X76Y172/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y168/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*A6)+(A4*A2*A3*(~A6)*(~A1))+(A4*A2*(~A3)*A6*(~A5)*A1)+(A4*A2*(~A3)*(~A6)*A5*(~A1))+(A4*(~A2)*A3*A6*A5*(~A1))+(A4*(~A2)*A3*A6*(~A5)*A1)+(A4*(~A2)*A3*(~A6)*A5*A1)+(A4*(~A2)*A3*(~A6)*(~A5)*(~A1))+(A4*(~A2)*(~A3)*A6*A5)+(A4*(~A2)*(~A3)*(~A6)*A5*A1)+((~A4)*A2*A3*A6*A5*(~A1))+((~A4)*A2*A3*A6*(~A5))+((~A4)*A2*A3*(~A6)*A1)+((~A4)*A2*(~A3)*A6*A5*A1)+((~A4)*A2*(~A3)*A6*(~A5)*(~A1))+((~A4)*A2*(~A3)*(~A6)*A5*A1)+((~A4)*A2*(~A3)*(~A6)*(~A5))+((~A4)*(~A2)*A3*A6*A5*A1)+((~A4)*(~A2)*A3*(~A6)*A5)+((~A4)*(~A2)*(~A3)*A6*A5*A1)+((~A4)*(~A2)*(~A3)*A6*(~A5)*(~A1))+((~A4)*(~A2)*(~A3)*(~A6)*A1) , 
NAME: SLICE_X55Y168/D6LUT, 
TYPE: LUT6, 

SLICE_X79Y167/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A6*A1*A3*(~A2))+(A5*A4*A6*(~A1)*A3*A2)+(A5*A4*(~A6)*A1*(~A3)*A2)+(A5*A4*(~A6)*(~A1)*A3*A2)+(A5*A4*(~A6)*(~A1)*(~A3))+(A5*(~A4)*A6*A1*A3)+(A5*(~A4)*A6*A1*(~A3)*A2)+(A5*(~A4)*A6*(~A1)*A3)+(A5*(~A4)*(~A6)*A1*A3*(~A2))+(A5*(~A4)*(~A6)*(~A1)*A3*(~A2))+(A5*(~A4)*(~A6)*(~A1)*(~A3)*A2)+((~A5)*A4*A6*(~A1)*A3*A2)+((~A5)*A4*A6*(~A1)*(~A3))+((~A5)*A4*(~A6)*A1)+((~A5)*A4*(~A6)*(~A1)*A3)+((~A5)*A4*(~A6)*(~A1)*(~A3)*A2)+((~A5)*(~A4)*A6*A1*A3*(~A2))+((~A5)*(~A4)*A6*(~A1)*A3*(~A2))+((~A5)*(~A4)*A6*(~A1)*(~A3))+((~A5)*(~A4)*(~A6)*A1*(~A2))+((~A5)*(~A4)*(~A6)*(~A1)*A3)+((~A5)*(~A4)*(~A6)*(~A1)*(~A3)*(~A2)) , 
NAME: SLICE_X79Y167/B6LUT, 
TYPE: LUT6, 

SLICE_X56Y167/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3*A6)+(A5*A1*A3*(~A6)*A2*(~A4))+(A5*A1*A3*(~A6)*(~A2))+(A5*A1*(~A3)*A6*A2*(~A4))+(A5*A1*(~A3)*(~A6)*A2)+(A5*A1*(~A3)*(~A6)*(~A2)*(~A4))+(A5*(~A1)*A3*A6*(~A2))+(A5*(~A1)*A3*(~A6)*A2*(~A4))+(A5*(~A1)*A3*(~A6)*(~A2))+(A5*(~A1)*(~A3)*A6*A2*A4)+(A5*(~A1)*(~A3)*(~A6)*A2)+(A5*(~A1)*(~A3)*(~A6)*(~A2)*A4)+((~A5)*A1*A3*A6*(~A2)*A4)+((~A5)*A1*A3*(~A6)*A2*A4)+((~A5)*A1*A3*(~A6)*(~A2)*(~A4))+((~A5)*A1*(~A3)*A6*A2*A4)+((~A5)*A1*(~A3)*A6*(~A2))+((~A5)*A1*(~A3)*(~A6)*(~A2)*A4)+((~A5)*(~A1)*A3*A6*A2*(~A4))+((~A5)*(~A1)*(~A3)*A6*A2)+((~A5)*(~A1)*(~A3)*A6*(~A2)*A4)+((~A5)*(~A1)*(~A3)*(~A6)*(~A2)*(~A4)) , 
NAME: SLICE_X56Y167/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y167/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4*A2*A5)+(A3*A6*A4*A2*(~A5)*(~A1))+(A3*A6*A4*(~A2)*A1)+(A3*A6*(~A4)*A2*A5*A1)+(A3*A6*(~A4)*A2*(~A5))+(A3*A6*(~A4)*(~A2)*(~A1))+(A3*(~A6)*A4*A2*(~A5)*(~A1))+(A3*(~A6)*A4*(~A2)*A5*A1)+(A3*(~A6)*A4*(~A2)*(~A5))+(A3*(~A6)*(~A4)*A5*(~A1))+(A3*(~A6)*(~A4)*(~A5)*A1)+((~A3)*A6*A4*A2*(~A5))+((~A3)*A6*A4*(~A2)*A5)+((~A3)*A6*(~A4)*A2*(~A5)*(~A1))+((~A3)*A6*(~A4)*(~A2)*A5*A1)+((~A3)*A6*(~A4)*(~A2)*(~A5))+((~A3)*(~A6)*A4*(~A2)*A5*A1)+((~A3)*(~A6)*(~A4)*A2*(~A5)*A1)+((~A3)*(~A6)*(~A4)*(~A2)*A5*(~A1))+((~A3)*(~A6)*(~A4)*(~A2)*(~A5)) , 
NAME: SLICE_X79Y167/D6LUT, 
TYPE: LUT6, 

SLICE_X56Y171/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3*A1*A4)+(A2*A6*A3*A1*(~A4)*(~A5))+(A2*A6*A3*(~A1)*A4)+(A2*A6*(~A3)*A1*(~A4))+(A2*A6*(~A3)*(~A1))+(A2*(~A6)*A3*(~A1)*(~A4)*A5)+(A2*(~A6)*(~A3)*(~A1)*A4*A5)+(A2*(~A6)*(~A3)*(~A1)*(~A4))+((~A2)*A6*A3*A1*(~A4)*(~A5))+((~A2)*A6*A3*(~A1)*A4)+((~A2)*A6*A3*(~A1)*(~A4)*A5)+((~A2)*A6*(~A3)*A1*A4*(~A5))+((~A2)*A6*(~A3)*A1*(~A4)*A5)+((~A2)*(~A6)*A3*A1*A4)+((~A2)*(~A6)*A3*A1*(~A4)*(~A5))+((~A2)*(~A6)*A3*(~A1)*(~A4)*A5)+((~A2)*(~A6)*(~A3)*A1*A4)+((~A2)*(~A6)*(~A3)*A1*(~A4)*A5)+((~A2)*(~A6)*(~A3)*(~A1)) , 
NAME: SLICE_X56Y171/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y169/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6*A4*A5*A1)+(A2*A3*A6*A4*(~A5))+(A2*A3*A6*(~A4)*(~A5))+(A2*A3*(~A6)*A4*A5*A1)+(A2*A3*(~A6)*(~A4)*A5*A1)+(A2*A3*(~A6)*(~A4)*(~A5))+(A2*(~A3)*A6*A4*A5*A1)+(A2*(~A3)*A6*(~A4)*A5*A1)+(A2*(~A3)*A6*(~A4)*(~A5))+(A2*(~A3)*(~A6)*A4*A5)+(A2*(~A3)*(~A6)*A4*(~A5)*A1)+(A2*(~A3)*(~A6)*(~A4)*A5*(~A1))+((~A2)*A3*A6*(~A4)*(~A5)*A1)+((~A2)*A3*(~A6)*A4*A5*(~A1))+((~A2)*A3*(~A6)*A4*(~A5)*A1)+((~A2)*A3*(~A6)*(~A4)*A1)+((~A2)*(~A3)*A6*A4*(~A5)*(~A1))+((~A2)*(~A3)*A6*(~A4)*A5*A1)+((~A2)*(~A3)*(~A6)*(~A4)) , 
NAME: SLICE_X79Y169/D6LUT, 
TYPE: LUT6, 

SLICE_X56Y168/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A4*A2*A6)+(A1*A3*A4*(~A2)*(~A6))+(A1*A3*(~A4)*A5*A2*A6)+(A1*A3*(~A4)*A5*(~A2))+(A1*A3*(~A4)*(~A5)*A6)+(A1*(~A3)*A4*A5*A6)+(A1*(~A3)*A4*(~A5)*(~A2))+(A1*(~A3)*(~A4)*A5*A2*A6)+(A1*(~A3)*(~A4)*A5*(~A2)*(~A6))+(A1*(~A3)*(~A4)*(~A5)*(~A6))+((~A1)*A3*A4*A5*(~A2)*A6)+((~A1)*A3*A4*(~A5)*(~A2)*(~A6))+((~A1)*A3*(~A4)*A5*A2*(~A6))+((~A1)*(~A3)*A4*A5)+((~A1)*(~A3)*A4*(~A5)*A2*(~A6))+((~A1)*(~A3)*A4*(~A5)*(~A2))+((~A1)*(~A3)*(~A4)*A5*A2*A6)+((~A1)*(~A3)*(~A4)*A5*(~A2))+((~A1)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y168/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y168/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6*A4*(~A1))+(A2*A3*A6*(~A4)*A5*(~A1))+(A2*A3*A6*(~A4)*(~A5)*A1)+(A2*A3*(~A6)*A4*A5*A1)+(A2*A3*(~A6)*A4*(~A5)*(~A1))+(A2*A3*(~A6)*(~A4)*A5)+(A2*A3*(~A6)*(~A4)*(~A5)*A1)+(A2*(~A3)*A6*A4*A5)+(A2*(~A3)*A6*A4*(~A5)*(~A1))+(A2*(~A3)*A6*(~A4)*A5*A1)+(A2*(~A3)*(~A6)*(~A4)*A5*A1)+((~A2)*A3*A6*A4*A5*(~A1))+((~A2)*A3*A6*(~A4)*A5*A1)+((~A2)*A3*(~A6)*A4*(~A1))+((~A2)*(~A3)*A6*A4*(~A5)*A1)+((~A2)*(~A3)*A6*(~A4))+((~A2)*(~A3)*(~A6)*A4*A5)+((~A2)*(~A3)*(~A6)*A4*(~A5)*(~A1))+((~A2)*(~A3)*(~A6)*(~A4)*(~A1)) , 
NAME: SLICE_X78Y168/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y168/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A6*A3*A2*A4)+(A5*A1*A6*A3*(~A2))+(A5*A1*A6*(~A3)*A2)+(A5*A1*A6*(~A3)*(~A2)*A4)+(A5*A1*(~A6)*A3*A2*(~A4))+(A5*A1*(~A6)*A3*(~A2))+(A5*A1*(~A6)*(~A3)*A2)+(A5*A1*(~A6)*(~A3)*(~A2)*A4)+(A5*(~A1)*A6*A3*A2*(~A4))+(A5*(~A1)*A6*A3*(~A2)*A4)+(A5*(~A1)*A6*(~A3)*(~A4))+(A5*(~A1)*(~A6)*A3*A2*(~A4))+(A5*(~A1)*(~A6)*A3*(~A2))+(A5*(~A1)*(~A6)*(~A3)*A2*A4)+((~A5)*A1*A6*A3*(~A2)*A4)+((~A5)*A1*A6*(~A3)*A2*A4)+((~A5)*A1*(~A6)*A3)+((~A5)*A1*(~A6)*(~A3)*(~A4))+((~A5)*(~A1)*A6*A3*A2*(~A4))+((~A5)*(~A1)*A6*(~A3)*(~A2)*A4)+((~A5)*(~A1)*(~A6)*A3*(~A2)*(~A4))+((~A5)*(~A1)*(~A6)*(~A3)*(~A2)*A4) , 
NAME: SLICE_X56Y168/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y172/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*A6*A5*(~A1))+(A4*A3*A2*A6*(~A5)*A1)+(A4*A3*A2*(~A6)*A5*(~A1))+(A4*A3*(~A2)*A6*(~A5))+(A4*A3*(~A2)*(~A6)*(~A1))+(A4*(~A3)*A2*A6*(~A5)*(~A1))+(A4*(~A3)*A2*(~A6)*A5)+(A4*(~A3)*A2*(~A6)*(~A5)*(~A1))+(A4*(~A3)*(~A2)*A6*(~A1))+(A4*(~A3)*(~A2)*(~A6)*(~A5)*A1)+((~A4)*A3*A2*A6*A5*A1)+((~A4)*A3*A2*A6*(~A5)*(~A1))+((~A4)*A3*A2*(~A6)*(~A1))+((~A4)*A3*(~A2)*A6*(~A1))+((~A4)*A3*(~A2)*(~A6)*A5)+((~A4)*A3*(~A2)*(~A6)*(~A5)*A1)+((~A4)*(~A3)*A2*A6*A5*(~A1))+((~A4)*(~A3)*A2*A6*(~A5))+((~A4)*(~A3)*A2*(~A6)*A5)+((~A4)*(~A3)*(~A2)*A6*(~A5)*A1)+((~A4)*(~A3)*(~A2)*(~A6)*A5*A1)+((~A4)*(~A3)*(~A2)*(~A6)*(~A5)) , 
NAME: SLICE_X76Y172/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y168/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A1*A5*(~A2))+(A4*A6*A1*(~A5))+(A4*A6*(~A1)*A3)+(A4*A6*(~A1)*(~A3)*A2)+(A4*(~A6)*A1*A3*A5)+(A4*(~A6)*A1*A3*(~A5)*(~A2))+(A4*(~A6)*A1*(~A3)*(~A5)*A2)+(A4*(~A6)*(~A1)*A3*A5*A2)+(A4*(~A6)*(~A1)*A3*(~A5))+(A4*(~A6)*(~A1)*(~A3)*(~A5))+((~A4)*A6*A1*A3*(~A5)*A2)+((~A4)*A6*A1*(~A3)*A5*(~A2))+((~A4)*A6*(~A1)*A3*A5*A2)+((~A4)*A6*(~A1)*A3*(~A5))+((~A4)*A6*(~A1)*(~A3)*A5*A2)+((~A4)*(~A6)*A1*A3*A5*A2)+((~A4)*(~A6)*A1*(~A3)*(~A5)*A2)+((~A4)*(~A6)*(~A1)*A3*A2)+((~A4)*(~A6)*(~A1)*(~A3)*A5*(~A2))+((~A4)*(~A6)*(~A1)*(~A3)*(~A5)) , 
NAME: SLICE_X59Y168/D6LUT, 
TYPE: LUT6, 

SLICE_X79Y168/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6*A4*A3*(~A1))+(A2*A5*A6*A4*(~A3))+(A2*A5*A6*(~A4)*A3*A1)+(A2*A5*A6*(~A4)*(~A3)*(~A1))+(A2*A5*(~A6)*A4*A1)+(A2*A5*(~A6)*(~A4)*A3*(~A1))+(A2*(~A5)*A6*A4*(~A1))+(A2*(~A5)*A6*(~A4)*(~A3)*(~A1))+(A2*(~A5)*(~A6)*A4*A3*A1)+(A2*(~A5)*(~A6)*A4*(~A3)*(~A1))+(A2*(~A5)*(~A6)*(~A4)*A1)+((~A2)*A5*A6*A4*A3)+((~A2)*A5*A6*A4*(~A3)*A1)+((~A2)*A5*A6*(~A4)*A3)+((~A2)*A5*(~A6)*A4*(~A3)*A1)+((~A2)*A5*(~A6)*(~A4)*A3*(~A1))+((~A2)*(~A5)*A6*A4*(~A3))+((~A2)*(~A5)*A6*(~A4)*A3*A1)+((~A2)*(~A5)*A6*(~A4)*(~A3))+((~A2)*(~A5)*(~A6)*A4*(~A1))+((~A2)*(~A5)*(~A6)*(~A4)*(~A3)*(~A1)) , 
NAME: SLICE_X79Y168/D6LUT, 
TYPE: LUT6, 

SLICE_X56Y169/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1*A6)+(A4*A2*(~A1)*A5*(~A6))+(A4*A2*(~A1)*(~A5)*A6)+(A4*(~A2)*A3*A1*A5*(~A6))+(A4*(~A2)*A3*A1*(~A5))+(A4*(~A2)*A3*(~A1)*(~A5))+(A4*(~A2)*(~A3)*A1*A5)+(A4*(~A2)*(~A3)*(~A1)*(~A6))+((~A4)*A2*A3*(~A1)*A5*A6)+((~A4)*A2*A3*(~A1)*(~A5)*(~A6))+((~A4)*A2*(~A3)*A5*(~A6))+((~A4)*A2*(~A3)*(~A5)*A6)+((~A4)*(~A2)*A3*A1*(~A5))+((~A4)*(~A2)*(~A3)*A1*A5)+((~A4)*(~A2)*(~A3)*A1*(~A5)*(~A6))+((~A4)*(~A2)*(~A3)*(~A1)*(~A5)*(~A6)) , 
NAME: SLICE_X56Y169/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y168/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2*A6*A4*(~A5))+(A1*A3*A2*A6*(~A4))+(A1*A3*A2*(~A6)*A4)+(A1*A3*A2*(~A6)*(~A4)*(~A5))+(A1*A3*(~A2)*A6*A4*(~A5))+(A1*A3*(~A2)*A6*(~A4))+(A1*A3*(~A2)*(~A6)*A4*(~A5))+(A1*A3*(~A2)*(~A6)*(~A4)*A5)+(A1*(~A3)*A2*A6*A4)+(A1*(~A3)*A2*A6*(~A4)*(~A5))+(A1*(~A3)*A2*(~A6)*A4*A5)+(A1*(~A3)*A2*(~A6)*(~A4)*(~A5))+(A1*(~A3)*(~A2)*A6*A4*(~A5))+(A1*(~A3)*(~A2)*A6*(~A4))+(A1*(~A3)*(~A2)*(~A6)*A4*A5)+(A1*(~A3)*(~A2)*(~A6)*(~A4))+((~A1)*A3*A2*A6*A4*(~A5))+((~A1)*A3*A2*A6*(~A4)*A5)+((~A1)*A3*A2*(~A6)*(~A5))+((~A1)*A3*(~A2)*A6*(~A4)*(~A5))+((~A1)*A3*(~A2)*(~A6)*A4*A5)+((~A1)*A3*(~A2)*(~A6)*(~A4))+((~A1)*(~A3)*A2*A6*A4)+((~A1)*(~A3)*A2*A6*(~A4)*A5)+((~A1)*(~A3)*A2*(~A6)*(~A4)*(~A5))+((~A1)*(~A3)*(~A2)*A6*(~A5))+((~A1)*(~A3)*(~A2)*(~A6)*(~A4)) , 
NAME: SLICE_X79Y168/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y167/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3*A2*(~A4))+(A1*A6*A3*(~A2)*A4)+(A1*A6*(~A3)*A5*(~A2)*A4)+(A1*A6*(~A3)*(~A5)*A2*A4)+(A1*A6*(~A3)*(~A5)*(~A2)*(~A4))+(A1*(~A6)*A3*A5*A4)+(A1*(~A6)*A3*(~A5)*A2*(~A4))+(A1*(~A6)*A3*(~A5)*(~A2)*A4)+(A1*(~A6)*(~A3)*A5*A2*(~A4))+(A1*(~A6)*(~A3)*(~A5)*(~A4))+((~A1)*A6*A3*A5*A2)+((~A1)*A6*A3*A5*(~A2)*A4)+((~A1)*A6*A3*(~A5)*A2)+((~A1)*A6*(~A3)*A5*(~A2)*(~A4))+((~A1)*A6*(~A3)*(~A5)*A4)+((~A1)*(~A6)*A3*(~A2)*A4)+((~A1)*(~A6)*(~A3)*A5*(~A2)*(~A4))+((~A1)*(~A6)*(~A3)*(~A5)*A2*A4) , 
NAME: SLICE_X58Y167/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y168/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A6*A2*(~A1)*(~A3))+(A4*A5*A6*(~A2)*A3)+(A4*A5*(~A6)*A2*A1)+(A4*A5*(~A6)*A2*(~A1)*A3)+(A4*A5*(~A6)*(~A2)*A1*(~A3))+(A4*(~A5)*A6*A2*(~A1))+(A4*(~A5)*A6*(~A2)*A1*(~A3))+(A4*(~A5)*A6*(~A2)*(~A1))+(A4*(~A5)*(~A6)*A2*A3)+(A4*(~A5)*(~A6)*(~A2)*A1*A3)+((~A4)*A5*A6*A2)+((~A4)*A5*A6*(~A2)*A3)+((~A4)*A5*(~A6)*A1)+((~A4)*A5*(~A6)*(~A1)*(~A3))+((~A4)*(~A5)*A6*A2*A1*A3)+((~A4)*(~A5)*A6*(~A2)*A1*A3)+((~A4)*(~A5)*A6*(~A2)*(~A1))+((~A4)*(~A5)*(~A6)*A2*(~A1))+((~A4)*(~A5)*(~A6)*(~A2)*(~A3)) , 
NAME: SLICE_X78Y168/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y172/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3*A6*(~A2)*A1)+(A5*A4*A3*(~A6)*A2*(~A1))+(A5*A4*A3*(~A6)*(~A2))+(A5*A4*(~A3)*A6*(~A2)*A1)+(A5*A4*(~A3)*(~A6)*A2)+(A5*A4*(~A3)*(~A6)*(~A2)*(~A1))+(A5*(~A4)*A3*(~A1))+(A5*(~A4)*(~A3)*A6)+(A5*(~A4)*(~A3)*(~A6)*A2)+(A5*(~A4)*(~A3)*(~A6)*(~A2)*(~A1))+((~A5)*A4*A3*A6*A2)+((~A5)*A4*A3*(~A6)*A2*(~A1))+((~A5)*A4*(~A3)*A6*A1)+((~A5)*A4*(~A3)*(~A6)*A2*(~A1))+((~A5)*A4*(~A3)*(~A6)*(~A2)*A1)+((~A5)*(~A4)*A3*A6*A2)+((~A5)*(~A4)*A3*(~A6)*A2*(~A1))+((~A5)*(~A4)*(~A3)*A6*A2)+((~A5)*(~A4)*(~A3)*A6*(~A2)*A1) , 
NAME: SLICE_X79Y172/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y169/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3*A5*A1*(~A2))+(A6*A4*A3*A5*(~A1))+(A6*A4*A3*(~A5)*A1*A2)+(A6*A4*(~A3)*A5*(~A1)*(~A2))+(A6*A4*(~A3)*(~A5)*A1*(~A2))+(A6*A4*(~A3)*(~A5)*(~A1)*A2)+(A6*(~A4)*A3*A5*A1)+(A6*(~A4)*A3*A5*(~A1)*(~A2))+(A6*(~A4)*A3*(~A5)*(~A1)*A2)+(A6*(~A4)*(~A3)*A5*A1*A2)+(A6*(~A4)*(~A3)*(~A5)*A1*(~A2))+(A6*(~A4)*(~A3)*(~A5)*(~A1)*A2)+((~A6)*A4*A3*A5*A1*(~A2))+((~A6)*A4*A3*A5*(~A1)*A2)+((~A6)*A4*A3*(~A5)*A1)+((~A6)*A4*A3*(~A5)*(~A1)*(~A2))+((~A6)*A4*(~A3)*A1*A2)+((~A6)*A4*(~A3)*(~A1)*(~A2))+((~A6)*(~A4)*A3*A5*A1*A2)+((~A6)*(~A4)*A3*A5*(~A1)*(~A2))+((~A6)*(~A4)*A3*(~A5)*A1)+((~A6)*(~A4)*A3*(~A5)*(~A1)*A2)+((~A6)*(~A4)*(~A3)*A5*A1*A2) , 
NAME: SLICE_X58Y169/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y171/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2*(~A5)*A3*(~A1))+(A6*A4*(~A2)*A5*A3)+(A6*A4*(~A2)*A5*(~A3)*A1)+(A6*A4*(~A2)*(~A5)*A3)+(A6*A4*(~A2)*(~A5)*(~A3)*(~A1))+(A6*(~A4)*A2*A5*(~A3)*(~A1))+(A6*(~A4)*(~A2)*A5*A3*(~A1))+(A6*(~A4)*(~A2)*A5*(~A3))+((~A6)*A4*A2*A5*(~A3)*(~A1))+((~A6)*A4*A2*(~A5)*A3*A1)+((~A6)*A4*A2*(~A5)*(~A3))+((~A6)*A4*(~A2)*A5*A3)+((~A6)*A4*(~A2)*(~A5)*A3*(~A1))+((~A6)*A4*(~A2)*(~A5)*(~A3))+((~A6)*(~A4)*A2*(~A3)*(~A1))+((~A6)*(~A4)*(~A2)*A5*(~A3))+((~A6)*(~A4)*(~A2)*(~A5)*(~A3)*(~A1)) , 
NAME: SLICE_X78Y171/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y168/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*A1*A5*(~A6))+(A4*A2*A3*(~A1)*A6)+(A4*A2*(~A3)*A1*A5)+(A4*A2*(~A3)*(~A1)*A5*A6)+(A4*A2*(~A3)*(~A1)*(~A5))+(A4*(~A2)*A3*A1*(~A5)*A6)+(A4*(~A2)*A3*(~A1)*A6)+(A4*(~A2)*(~A3)*A1*A5*(~A6))+(A4*(~A2)*(~A3)*A1*(~A5))+(A4*(~A2)*(~A3)*(~A1)*A5*(~A6))+(A4*(~A2)*(~A3)*(~A1)*(~A5)*A6)+((~A4)*A2*A3*A1*(~A5))+((~A4)*A2*A3*(~A1)*A5*A6)+((~A4)*A2*(~A3)*A1*A5*A6)+((~A4)*A2*(~A3)*A1*(~A5)*(~A6))+((~A4)*A2*(~A3)*(~A1)*A5*A6)+((~A4)*A2*(~A3)*(~A1)*(~A5))+((~A4)*(~A2)*A3*A1*A6)+((~A4)*(~A2)*A3*(~A1)*(~A5)*(~A6))+((~A4)*(~A2)*(~A3)*A1*(~A5)*A6)+((~A4)*(~A2)*(~A3)*(~A1)*(~A6)) , 
NAME: SLICE_X58Y168/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y172/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5*A3*A4*(~A1))+(A6*A2*A5*(~A3)*(~A1))+(A6*A2*(~A5)*A3*(~A1))+(A6*A2*(~A5)*(~A3)*A4*A1)+(A6*(~A2)*A5*A3*A4*A1)+(A6*(~A2)*A5*A3*(~A4)*(~A1))+(A6*(~A2)*A5*(~A3)*A1)+(A6*(~A2)*(~A5)*A3*(~A1))+(A6*(~A2)*(~A5)*(~A3)*A4*A1)+(A6*(~A2)*(~A5)*(~A3)*(~A4))+((~A6)*A2*A5*A3*A4*(~A1))+((~A6)*A2*A5*A3*(~A4))+((~A6)*A2*A5*(~A3)*A4)+((~A6)*A2*A5*(~A3)*(~A4)*(~A1))+((~A6)*A2*(~A5)*A3*A4*A1)+((~A6)*A2*(~A5)*A3*(~A4))+((~A6)*A2*(~A5)*(~A3)*A4*A1)+((~A6)*A2*(~A5)*(~A3)*(~A4)*(~A1))+((~A6)*(~A2)*A5*A3*(~A4))+((~A6)*(~A2)*A5*(~A3)*A4)+((~A6)*(~A2)*(~A5)*A3*A4*(~A1))+((~A6)*(~A2)*(~A5)*A3*(~A4))+((~A6)*(~A2)*(~A5)*(~A3)*A4)+((~A6)*(~A2)*(~A5)*(~A3)*(~A4)*A1) , 
NAME: SLICE_X78Y172/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y168/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*(~A5)*A2*(~A4))+(A6*A3*A1*(~A5)*(~A2))+(A6*A3*(~A1)*A5*A2*A4)+(A6*A3*(~A1)*(~A5))+(A6*(~A3)*A1*A5*(~A2)*(~A4))+(A6*(~A3)*A1*(~A5)*A2)+(A6*(~A3)*A1*(~A5)*(~A2)*(~A4))+(A6*(~A3)*(~A1)*A5*(~A2)*A4)+(A6*(~A3)*(~A1)*(~A5)*A4)+((~A6)*A3*A1*A5*A4)+((~A6)*A3*A1*(~A5)*(~A2)*A4)+((~A6)*A3*(~A1)*A5*A2)+((~A6)*A3*(~A1)*A5*(~A2)*A4)+((~A6)*A3*(~A1)*(~A5)*A2*(~A4))+((~A6)*A3*(~A1)*(~A5)*(~A2))+((~A6)*(~A3)*A1*A5*A2)+((~A6)*(~A3)*A1*(~A5)*A2)+((~A6)*(~A3)*A1*(~A5)*(~A2)*(~A4))+((~A6)*(~A3)*(~A1)*A5) , 
NAME: SLICE_X58Y168/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y171/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1*A6*(~A4)*A2)+(A5*A3*A1*(~A6)*A4*A2)+(A5*A3*A1*(~A6)*(~A4)*(~A2))+(A5*A3*(~A1)*A6*A4*(~A2))+(A5*A3*(~A1)*A6*(~A4)*A2)+(A5*A3*(~A1)*(~A6)*(~A2))+(A5*(~A3)*A1*A6*A4*(~A2))+(A5*(~A3)*A1*(~A6)*A4*A2)+(A5*(~A3)*A1*(~A6)*(~A4))+(A5*(~A3)*(~A1)*A6*A4*(~A2))+(A5*(~A3)*(~A1)*(~A6)*A4*A2)+((~A5)*A3*A1*A6*A4*(~A2))+((~A5)*A3*A1*A6*(~A4)*A2)+((~A5)*A3*A1*(~A6)*A4)+((~A5)*A3*(~A1)*A6*A4)+((~A5)*A3*(~A1)*(~A6)*(~A4))+((~A5)*(~A3)*A1*A6*A4)+((~A5)*(~A3)*A1*(~A6)*(~A4)*(~A2))+((~A5)*(~A3)*(~A1)*A6*A4)+((~A5)*(~A3)*(~A1)*A6*(~A4)*(~A2))+((~A5)*(~A3)*(~A1)*(~A6)*(~A4)*A2) , 
NAME: SLICE_X76Y171/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y170/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5*A3*(~A1))+(A6*A2*A5*(~A3)*(~A4))+(A6*A2*(~A5)*A3*(~A4))+(A6*A2*(~A5)*(~A3)*A4*(~A1))+(A6*(~A2)*A5*A3*A4*(~A1))+(A6*(~A2)*A5*A3*(~A4)*A1)+(A6*(~A2)*A5*(~A3)*A1)+(A6*(~A2)*(~A5)*A3*A4*(~A1))+(A6*(~A2)*(~A5)*A3*(~A4))+(A6*(~A2)*(~A5)*(~A3)*A4*A1)+(A6*(~A2)*(~A5)*(~A3)*(~A4)*(~A1))+((~A6)*A2*A5*A3*A4)+((~A6)*A2*A5*(~A3)*A4*A1)+((~A6)*A2*(~A5)*A3*(~A1))+((~A6)*A2*(~A5)*(~A3)*A1)+((~A6)*(~A2)*A5*A3*A4)+((~A6)*(~A2)*A5*A3*(~A4)*A1)+((~A6)*(~A2)*A5*(~A3)*A4)+((~A6)*(~A2)*(~A5)*A3*A4*(~A1))+((~A6)*(~A2)*(~A5)*(~A3)*A4)+((~A6)*(~A2)*(~A5)*(~A3)*(~A4)*(~A1)) , 
NAME: SLICE_X56Y170/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y172/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1*A4*A6*(~A3))+(A2*A5*A1*A4*(~A6))+(A2*A5*A1*(~A4)*A6*(~A3))+(A2*A5*A1*(~A4)*(~A6)*A3)+(A2*A5*(~A1)*A4*A6*A3)+(A2*A5*(~A1)*A4*(~A6)*(~A3))+(A2*A5*(~A1)*(~A4)*A6*A3)+(A2*A5*(~A1)*(~A4)*(~A6))+(A2*(~A5)*A1*A4*(~A6))+(A2*(~A5)*A1*(~A4)*A6)+(A2*(~A5)*(~A1)*A4*A6*A3)+(A2*(~A5)*(~A1)*A4*(~A6))+(A2*(~A5)*(~A1)*(~A4)*A6)+(A2*(~A5)*(~A1)*(~A4)*(~A6)*(~A3))+((~A2)*A5*A1*A4*A6*(~A3))+((~A2)*A5*A1*A4*(~A6))+((~A2)*A5*A1*(~A4)*A6*(~A3))+((~A2)*A5*A1*(~A4)*(~A6)*A3)+((~A2)*A5*(~A1)*A4*A6*A3)+((~A2)*A5*(~A1)*A4*(~A6))+((~A2)*A5*(~A1)*(~A4)*A6*(~A3))+((~A2)*A5*(~A1)*(~A4)*(~A6)*A3)+((~A2)*(~A5)*A1*A4*A6*(~A3))+((~A2)*(~A5)*A1*A4*(~A6))+((~A2)*(~A5)*A1*(~A4)*A6)+((~A2)*(~A5)*A1*(~A4)*(~A6)*(~A3))+((~A2)*(~A5)*(~A1)*A4*(~A3))+((~A2)*(~A5)*(~A1)*(~A4)*(~A6)*(~A3)) , 
NAME: SLICE_X78Y172/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y170/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A4*A3*(~A5)*(~A2))+(A1*A6*A4*(~A3)*A5*(~A2))+(A1*A6*(~A4)*A3*(~A2))+(A1*A6*(~A4)*(~A3)*(~A5)*(~A2))+(A1*(~A6)*A4*A3*A5*A2)+(A1*(~A6)*A4*A3*(~A5)*(~A2))+(A1*(~A6)*A4*(~A3)*A5*(~A2))+(A1*(~A6)*A4*(~A3)*(~A5)*A2)+(A1*(~A6)*(~A4)*(~A5)*A2)+((~A1)*A6*A4*A3*A5*(~A2))+((~A1)*A6*A4*A3*(~A5)*A2)+((~A1)*A6*A4*(~A3)*A5*A2)+((~A1)*A6*A4*(~A3)*(~A5))+((~A1)*A6*(~A4)*A3*A2)+((~A1)*A6*(~A4)*(~A3)*(~A2))+((~A1)*(~A6)*A4*A3*A5*(~A2))+((~A1)*(~A6)*A4*A3*(~A5))+((~A1)*(~A6)*A4*(~A3)*A5*A2)+((~A1)*(~A6)*(~A4)*A3*(~A5)*(~A2))+((~A1)*(~A6)*(~A4)*(~A3)*A5*(~A2)) , 
NAME: SLICE_X55Y170/A6LUT, 
TYPE: LUT6, 

SLICE_X79Y171/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4*A3*(~A5)*A1)+(A6*A2*A4*(~A3)*A5)+(A6*A2*A4*(~A3)*(~A5)*(~A1))+(A6*A2*(~A4)*A3*(~A5)*A1)+(A6*A2*(~A4)*(~A3)*A5)+(A6*A2*(~A4)*(~A3)*(~A5)*A1)+(A6*(~A2)*A4*(~A3))+(A6*(~A2)*(~A4)*A3*A5)+(A6*(~A2)*(~A4)*(~A3)*A5*(~A1))+(A6*(~A2)*(~A4)*(~A3)*(~A5)*A1)+((~A6)*A2*A4*A3*A5)+((~A6)*A2*A4*(~A3)*A5*A1)+((~A6)*A2*(~A4)*A3*A5*A1)+((~A6)*A2*(~A4)*(~A3)*A5*A1)+((~A6)*A2*(~A4)*(~A3)*(~A5)*(~A1))+((~A6)*(~A2)*A4*A3*A5)+((~A6)*(~A2)*A4*(~A3)*A5*(~A1))+((~A6)*(~A2)*A4*(~A3)*(~A5)*A1)+((~A6)*(~A2)*(~A4)*A3*A5)+((~A6)*(~A2)*(~A4)*A3*(~A5)*A1)+((~A6)*(~A2)*(~A4)*(~A3)*A5*A1) , 
NAME: SLICE_X79Y171/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y171/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*A1*(~A6))+(A4*A5*A3*(~A1)*A6*A2)+(A4*A5*A3*(~A1)*(~A6)*(~A2))+(A4*A5*(~A3)*A1*(~A6)*A2)+(A4*A5*(~A3)*(~A1)*A6)+(A4*A5*(~A3)*(~A1)*(~A6)*A2)+(A4*(~A5)*A3*A6*A2)+(A4*(~A5)*A3*(~A6))+(A4*(~A5)*(~A3)*A1*(~A2))+(A4*(~A5)*(~A3)*(~A1)*A6*(~A2))+((~A4)*A5*A3*A1*A6*A2)+((~A4)*A5*A3*A1*(~A6))+((~A4)*A5*A3*(~A1)*(~A6)*(~A2))+((~A4)*A5*(~A3)*A1*A6*(~A2))+((~A4)*A5*(~A3)*A1*(~A6))+((~A4)*A5*(~A3)*(~A1)*A6*(~A2))+((~A4)*A5*(~A3)*(~A1)*(~A6)*A2)+((~A4)*(~A5)*A3*A1*(~A6))+((~A4)*(~A5)*(~A3)*A1*(~A6)*A2)+((~A4)*(~A5)*(~A3)*(~A1)) , 
NAME: SLICE_X58Y171/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y171/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*A1*(~A5))+(A4*A2*A3*(~A1)*A6*A5)+(A4*A2*A3*(~A1)*(~A6))+(A4*A2*(~A3)*A1*(~A5))+(A4*A2*(~A3)*(~A1)*A6*(~A5))+(A4*A2*(~A3)*(~A1)*(~A6)*A5)+(A4*(~A2)*A3*A1*(~A6))+(A4*(~A2)*A3*(~A1)*A6*(~A5))+(A4*(~A2)*(~A3)*A1*(~A6))+(A4*(~A2)*(~A3)*(~A1)*A6*A5)+(A4*(~A2)*(~A3)*(~A1)*(~A6)*(~A5))+((~A4)*A2*A3*A1*A6*A5)+((~A4)*A2*A3*(~A1))+((~A4)*A2*(~A3)*A6)+((~A4)*A2*(~A3)*(~A6)*A5)+((~A4)*(~A2)*A3*A1*A5)+((~A4)*(~A2)*A3*(~A1)*A6)+((~A4)*(~A2)*A3*(~A1)*(~A6)*A5)+((~A4)*(~A2)*(~A3)*A1*A6*(~A5))+((~A4)*(~A2)*(~A3)*(~A1)*(~A6)*A5) , 
NAME: SLICE_X79Y171/C6LUT, 
TYPE: LUT6, 

SLICE_X56Y172/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3*A1*(~A4))+(A6*A2*A3*(~A1)*A4*(~A5))+(A6*A2*A3*(~A1)*(~A4))+(A6*A2*(~A3)*A1*A5)+(A6*A2*(~A3)*(~A1)*A4*(~A5))+(A6*(~A2)*A3*A1*A4)+(A6*(~A2)*A3*A1*(~A4)*(~A5))+(A6*(~A2)*A3*(~A1)*A4*(~A5))+(A6*(~A2)*A3*(~A1)*(~A4)*A5)+(A6*(~A2)*(~A3)*A1*(~A5))+(A6*(~A2)*(~A3)*(~A1)*(~A4))+((~A6)*A2*A3*A1*A4*(~A5))+((~A6)*A2*A3*(~A1)*(~A5))+((~A6)*A2*(~A3)*A1*A4)+((~A6)*A2*(~A3)*A1*(~A4)*(~A5))+((~A6)*A2*(~A3)*(~A1)*A4*(~A5))+((~A6)*A2*(~A3)*(~A1)*(~A4))+((~A6)*(~A2)*A3*A1*A4)+((~A6)*(~A2)*A3*A1*(~A4)*(~A5))+((~A6)*(~A2)*A3*(~A1)*A4*A5)+((~A6)*(~A2)*(~A3)*A1*A4*A5)+((~A6)*(~A2)*(~A3)*(~A1)*A4*(~A5))+((~A6)*(~A2)*(~A3)*(~A1)*(~A4)) , 
NAME: SLICE_X56Y172/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y167/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A4*A5*(~A6))+(A3*A1*A2*A4*(~A5))+(A3*A1*A2*(~A4)*(~A5))+(A3*A1*(~A2)*A4*(~A6))+(A3*A1*(~A2)*(~A4)*(~A5))+(A3*(~A1)*A4*(~A5))+(A3*(~A1)*(~A4)*A5)+((~A3)*A1*A2*A4*(~A5)*A6)+((~A3)*A1*A2*(~A4)*A5)+((~A3)*A1*(~A2)*A4*A5*(~A6))+((~A3)*A1*(~A2)*(~A4)*A5)+((~A3)*A1*(~A2)*(~A4)*(~A5)*A6)+((~A3)*(~A1)*A2*A4*A5*A6)+((~A3)*(~A1)*A2*(~A4)*A5*A6)+((~A3)*(~A1)*A2*(~A4)*(~A5)*(~A6))+((~A3)*(~A1)*(~A2)*A4*A5*(~A6))+((~A3)*(~A1)*(~A2)*A4*(~A5)*A6)+((~A3)*(~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X78Y167/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y168/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A5*(~A3))+(A1*A2*A6*(~A5)*A3)+(A1*A2*(~A6)*A4*A5*(~A3))+(A1*A2*(~A6)*A4*(~A5)*A3)+(A1*A2*(~A6)*(~A4)*A5*A3)+(A1*A2*(~A6)*(~A4)*(~A5))+(A1*(~A2)*A6*A4*(~A5))+(A1*(~A2)*A6*(~A4)*(~A3))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5))+(A1*(~A2)*(~A6)*(~A4)*A5)+((~A1)*A2*A6*A4*(~A5))+((~A1)*A2*A6*(~A4)*A5*(~A3))+((~A1)*A2*A6*(~A4)*(~A5))+((~A1)*A2*(~A6)*A4*A5)+((~A1)*A2*(~A6)*A4*(~A5)*(~A3))+((~A1)*A2*(~A6)*(~A4)*A5*(~A3))+((~A1)*A2*(~A6)*(~A4)*(~A5))+((~A1)*(~A2)*A6*A4*A3)+((~A1)*(~A2)*A6*(~A4)*(~A5))+((~A1)*(~A2)*(~A6)*(~A4)*(~A5)) , 
NAME: SLICE_X55Y168/A6LUT, 
TYPE: LUT6, 

SLICE_X78Y167/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*(~A2)*A1*(~A6))+(A4*A5*(~A3)*A2*A1*A6)+(A4*A5*(~A3)*(~A2)*(~A1)*(~A6))+(A4*(~A5)*A3*A2*A1*A6)+(A4*(~A5)*A3*A2*(~A1)*(~A6))+(A4*(~A5)*A3*(~A2)*A1*A6)+(A4*(~A5)*(~A3)*A2*(~A6))+(A4*(~A5)*(~A3)*(~A2))+((~A4)*A5*A3*A2*A1*(~A6))+((~A4)*A5*A3*A2*(~A1)*A6)+((~A4)*A5*(~A3)*(~A2))+((~A4)*(~A5)*A3*A2*A1)+((~A4)*(~A5)*A3*(~A2)*A1*(~A6))+((~A4)*(~A5)*(~A3)*A2*A1*(~A6))+((~A4)*(~A5)*(~A3)*A2*(~A1)*A6) , 
NAME: SLICE_X78Y167/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y168/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*(~A5)*A3*A1*A2)+(A6*A4*(~A5)*(~A3)*(~A2))+(A6*(~A4)*A5*(~A3)*(~A1)*(~A2))+(A6*(~A4)*(~A5)*A3*A1*(~A2))+(A6*(~A4)*(~A5)*A3*(~A1))+(A6*(~A4)*(~A5)*(~A3)*A2)+((~A6)*A4*A5*(~A3))+((~A6)*A4*(~A5)*A3*A2)+((~A6)*A4*(~A5)*(~A3)*(~A1))+((~A6)*(~A4)*A5*A3*(~A1)*(~A2))+((~A6)*(~A4)*A5*(~A3)*A1*A2)+((~A6)*(~A4)*A5*(~A3)*(~A1))+((~A6)*(~A4)*(~A5)*A3*A1*A2)+((~A6)*(~A4)*(~A5)*A3*(~A1)*(~A2))+((~A6)*(~A4)*(~A5)*(~A3)*A1*A2) , 
NAME: SLICE_X59Y168/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y167/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A2*A1*(~A3)*A4)+(A5*A6*A2*(~A1)*A3)+(A5*A6*A2*(~A1)*(~A3)*A4)+(A5*A6*(~A2)*A1*A3*A4)+(A5*A6*(~A2)*(~A1)*A4)+(A5*(~A6)*A2*A1*(~A4))+(A5*(~A6)*A2*(~A1)*A3)+(A5*(~A6)*A2*(~A1)*(~A3)*A4)+(A5*(~A6)*(~A2)*A1*A3*A4)+(A5*(~A6)*(~A2)*A1*(~A3)*(~A4))+(A5*(~A6)*(~A2)*(~A1)*A3*(~A4))+((~A5)*A6*A2*A1*A3*(~A4))+((~A5)*A6*A2*A1*(~A3))+((~A5)*A6*A2*(~A1)*(~A3))+((~A5)*A6*(~A2)*A1*(~A3)*A4)+((~A5)*A6*(~A2)*(~A1)*A3*(~A4))+((~A5)*A6*(~A2)*(~A1)*(~A3)*A4)+((~A5)*(~A6)*A2*A1*(~A3))+((~A5)*(~A6)*A2*(~A1)*A3*A4)+((~A5)*(~A6)*A2*(~A1)*(~A3))+((~A5)*(~A6)*(~A2)*A1*(~A3)*A4)+((~A5)*(~A6)*(~A2)*(~A1)*A3*A4)+((~A5)*(~A6)*(~A2)*(~A1)*(~A3)) , 
NAME: SLICE_X76Y167/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y167/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A1*A2*A3*(~A6))+(A5*A4*A1*A2*(~A3)*A6)+(A5*A4*A1*(~A2)*(~A3)*(~A6))+(A5*A4*(~A1)*A2*A3*(~A6))+(A5*A4*(~A1)*A2*(~A3))+(A5*(~A4)*A1*A2*A3*(~A6))+(A5*(~A4)*A1*A2*(~A3)*A6)+(A5*(~A4)*A1*(~A2)*A3)+(A5*(~A4)*A1*(~A2)*(~A3)*A6)+(A5*(~A4)*(~A1)*A2)+(A5*(~A4)*(~A1)*(~A2)*A3*A6)+(A5*(~A4)*(~A1)*(~A2)*(~A3))+((~A5)*A4*A1*A2*(~A6))+((~A5)*A4*A1*(~A2)*(~A3)*A6)+((~A5)*A4*(~A1)*A2*A3*(~A6))+((~A5)*A4*(~A1)*(~A2)*A3)+((~A5)*A4*(~A1)*(~A2)*(~A3)*A6)+((~A5)*(~A4)*A1*A2*(~A6))+((~A5)*(~A4)*A1*(~A2)*A3*A6)+((~A5)*(~A4)*(~A1)*A2*A3*A6)+((~A5)*(~A4)*(~A1)*A2*(~A3))+((~A5)*(~A4)*(~A1)*(~A2)*A3*(~A6))+((~A5)*(~A4)*(~A1)*(~A2)*(~A3)) , 
NAME: SLICE_X58Y167/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y170/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1*A2*A3*(~A6))+(A4*A5*A1*(~A2)*A3*(~A6))+(A4*A5*A1*(~A2)*(~A3)*A6)+(A4*A5*(~A1)*A2*A3)+(A4*A5*(~A1)*(~A2)*(~A3))+(A4*(~A5)*A1*A6)+(A4*(~A5)*(~A1)*A3*A6)+((~A4)*A5*A1*A2*(~A3)*(~A6))+((~A4)*A5*A1*(~A2)*(~A3))+((~A4)*A5*(~A1)*A2*A3*(~A6))+((~A4)*A5*(~A1)*A2*(~A3))+((~A4)*A5*(~A1)*(~A2)*A3)+((~A4)*A5*(~A1)*(~A2)*(~A3)*A6)+((~A4)*(~A5)*A1*(~A2)*A3*A6)+((~A4)*(~A5)*A1*(~A2)*(~A3))+((~A4)*(~A5)*(~A1)*A2*(~A6))+((~A4)*(~A5)*(~A1)*(~A2)*A6) , 
NAME: SLICE_X56Y170/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y168/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4*(~A1)*A5*(~A3))+(A2*A6*(~A4)*A1*(~A3))+(A2*(~A6)*A4*A1*A5*(~A3))+(A2*(~A6)*A4*A1*(~A5))+(A2*(~A6)*A4*(~A1)*(~A5))+(A2*(~A6)*(~A4)*(~A1)*A5)+(A2*(~A6)*(~A4)*(~A1)*(~A5)*(~A3))+((~A2)*A6*A4*A1*A3)+((~A2)*A6*A4*(~A1)*A5*(~A3))+((~A2)*A6*A4*(~A1)*(~A5)*A3)+((~A2)*A6*(~A4)*A1*A5*(~A3))+((~A2)*A6*(~A4)*A1*(~A5)*A3)+((~A2)*A6*(~A4)*(~A1)*A5)+((~A2)*A6*(~A4)*(~A1)*(~A5)*A3)+((~A2)*(~A6)*A4*A1*A5)+((~A2)*(~A6)*A4*A1*(~A5)*(~A3))+((~A2)*(~A6)*A4*(~A1)*(~A5)*(~A3))+((~A2)*(~A6)*(~A4)*A5*A3)+((~A2)*(~A6)*(~A4)*(~A5)) , 
NAME: SLICE_X76Y168/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y169/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4*A3*A5*(~A2))+(A6*A1*A4*A3*(~A5))+(A6*A1*A4*(~A3)*(~A5))+(A6*A1*(~A4)*A3*(~A5))+(A6*A1*(~A4)*(~A3))+(A6*(~A1)*A4*A3*(~A5)*(~A2))+(A6*(~A1)*A4*(~A3)*A5)+(A6*(~A1)*A4*(~A3)*(~A5)*A2)+(A6*(~A1)*(~A4)*A3*A5*A2)+(A6*(~A1)*(~A4)*(~A3)*A5*A2)+(A6*(~A1)*(~A4)*(~A3)*(~A5)*(~A2))+((~A6)*A1*A4*A3*(~A2))+((~A6)*A1*A4*(~A3)*A2)+((~A6)*A1*(~A4)*A3*A5)+((~A6)*A1*(~A4)*(~A3)*(~A5))+((~A6)*(~A1)*A4*A3*A5*(~A2))+((~A6)*(~A1)*A4*A3*(~A5)*A2)+((~A6)*(~A1)*A4*(~A3)*A5*(~A2))+((~A6)*(~A1)*A4*(~A3)*(~A5))+((~A6)*(~A1)*(~A4)*A3*A5*(~A2))+((~A6)*(~A1)*(~A4)*A3*(~A5)*A2)+((~A6)*(~A1)*(~A4)*(~A3)*(~A2)) , 
NAME: SLICE_X78Y169/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y167/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A2*A4*(~A1)*A5)+(A6*A3*A2*(~A4)*A1)+(A6*A3*A2*(~A4)*(~A1)*(~A5))+(A6*A3*(~A2)*A4*(~A1)*A5)+(A6*A3*(~A2)*(~A4)*(~A1))+(A6*(~A3)*A2*A4*(~A1)*(~A5))+(A6*(~A3)*A2*(~A4))+(A6*(~A3)*(~A2)*A4*(~A1)*(~A5))+(A6*(~A3)*(~A2)*(~A4)*(~A5))+((~A6)*A3*A2*A4*(~A5))+((~A6)*A3*A2*(~A4)*A1*A5)+((~A6)*A3*A2*(~A4)*(~A1)*(~A5))+((~A6)*A3*(~A2)*A4*A1*(~A5))+((~A6)*A3*(~A2)*(~A4)*A1*(~A5))+((~A6)*A3*(~A2)*(~A4)*(~A1))+((~A6)*(~A3)*A2*A4*A1*(~A5))+((~A6)*(~A3)*A2*A4*(~A1)*A5)+((~A6)*(~A3)*A2*(~A4)*A1)+((~A6)*(~A3)*A2*(~A4)*(~A1)*(~A5))+((~A6)*(~A3)*(~A2)*A4*(~A1))+((~A6)*(~A3)*(~A2)*(~A4)*A1*A5)+((~A6)*(~A3)*(~A2)*(~A4)*(~A1)) , 
NAME: SLICE_X55Y167/A6LUT, 
TYPE: LUT6, 

SLICE_X79Y169/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*A2*A6*(~A5))+(A3*A1*A4*(~A2)*A6)+(A3*A1*A4*(~A2)*(~A6)*(~A5))+(A3*A1*(~A4)*A2*A6*(~A5))+(A3*A1*(~A4)*A2*(~A6))+(A3*(~A1)*A4*(~A2)*A6*A5)+(A3*(~A1)*A4*(~A2)*(~A6)*(~A5))+(A3*(~A1)*(~A4)*A2*(~A6)*A5)+(A3*(~A1)*(~A4)*(~A2)*A5)+((~A3)*A1*A4*A2*(~A6)*A5)+((~A3)*A1*A4*(~A2)*A6)+((~A3)*A1*A4*(~A2)*(~A6)*A5)+((~A3)*A1*(~A4)*(~A2)*A6*A5)+((~A3)*A1*(~A4)*(~A2)*(~A6))+((~A3)*(~A1)*A4*A2*(~A5))+((~A3)*(~A1)*A4*(~A2)*(~A6))+((~A3)*(~A1)*(~A4)*A2)+((~A3)*(~A1)*(~A4)*(~A2)*(~A6)*(~A5)) , 
NAME: SLICE_X79Y169/A6LUT, 
TYPE: LUT6, 

SLICE_X55Y167/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*A2*A6*(~A1))+(A4*A5*A3*A2*(~A6))+(A4*A5*A3*(~A2)*(~A1))+(A4*A5*(~A3)*A2*A6*(~A1))+(A4*A5*(~A3)*(~A2)*A6*A1)+(A4*A5*(~A3)*(~A2)*(~A6))+(A4*(~A5)*A3*(~A2)*(~A6)*(~A1))+(A4*(~A5)*(~A3)*A2*(~A6))+(A4*(~A5)*(~A3)*(~A2)*A6)+(A4*(~A5)*(~A3)*(~A2)*(~A6)*(~A1))+((~A4)*A5*A3*A2*(~A1))+((~A4)*A5*(~A3)*A2*A6*(~A1))+((~A4)*A5*(~A3)*A2*(~A6))+((~A4)*A5*(~A3)*(~A2)*A1)+((~A4)*(~A5)*A3*A2*(~A6)*(~A1))+((~A4)*(~A5)*A3*(~A2)*A6*(~A1))+((~A4)*(~A5)*A3*(~A2)*(~A6)*A1)+((~A4)*(~A5)*(~A3)*A2*A6*(~A1))+((~A4)*(~A5)*(~A3)*A2*(~A6)*A1)+((~A4)*(~A5)*(~A3)*(~A2)*A6*A1) , 
NAME: SLICE_X55Y167/C6LUT, 
TYPE: LUT6, 

SLICE_X78Y169/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6*A1*(~A5))+(A4*A3*A6*(~A1)*A2*(~A5))+(A4*A3*A6*(~A1)*(~A2)*A5)+(A4*A3*(~A6)*A1*(~A2))+(A4*A3*(~A6)*(~A1)*A2)+(A4*A3*(~A6)*(~A1)*(~A2)*A5)+(A4*(~A3)*A6*A1*A2*(~A5))+(A4*(~A3)*A6*A1*(~A2))+(A4*(~A3)*A6*(~A1)*(~A5))+(A4*(~A3)*(~A6)*(~A1)*A2)+(A4*(~A3)*(~A6)*(~A1)*(~A2)*(~A5))+((~A4)*A3*A6*(~A1)*(~A2)*A5)+((~A4)*A3*(~A6)*A1*(~A5))+((~A4)*A3*(~A6)*(~A1)*A2*A5)+((~A4)*A3*(~A6)*(~A1)*(~A2))+((~A4)*(~A3)*A6*A1*A2*(~A5))+((~A4)*(~A3)*A6*A1*(~A2)*A5)+((~A4)*(~A3)*A6*(~A1)*A2*A5)+((~A4)*(~A3)*(~A6)*A1*(~A2)*(~A5))+((~A4)*(~A3)*(~A6)*(~A1)*(~A2)*A5) , 
NAME: SLICE_X78Y169/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y167/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A4*A3*A6*(~A2))+(A1*A5*A4*(~A3)*(~A2))+(A1*A5*(~A4)*A3*(~A6)*A2)+(A1*A5*(~A4)*(~A3)*(~A2))+(A1*(~A5)*A4*A3*(~A6))+(A1*(~A5)*(~A4)*A6*(~A2))+(A1*(~A5)*(~A4)*(~A6)*A2)+((~A1)*A5*A4*A3*A6*A2)+((~A1)*A5*A4*A3*(~A6)*(~A2))+((~A1)*A5*A4*(~A3))+((~A1)*A5*(~A4)*A3*A6)+((~A1)*A5*(~A4)*A3*(~A6)*(~A2))+((~A1)*A5*(~A4)*(~A3)*A6*A2)+((~A1)*A5*(~A4)*(~A3)*(~A6))+((~A1)*(~A5)*A4*A3*A6)+((~A1)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A5)*A4*(~A3)*(~A6)*A2)+((~A1)*(~A5)*(~A4)*A3*A6*A2)+((~A1)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X56Y167/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y170/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6*A3*(~A4))+(A2*A1*A6*(~A3)*A4*(~A5))+(A2*A1*(~A6)*A3*(~A4))+(A2*A1*(~A6)*(~A3)*A4*(~A5))+(A2*A1*(~A6)*(~A3)*(~A4))+(A2*(~A1)*A6*A3*A4*(~A5))+(A2*(~A1)*A6*A3*(~A4)*A5)+(A2*(~A1)*A6*(~A3)*(~A4))+(A2*(~A1)*(~A6)*A3*(~A5))+((~A2)*A1*A6*A3*A4*A5)+((~A2)*A1*A6*A3*(~A4)*(~A5))+((~A2)*A1*A6*(~A3)*A4)+((~A2)*A1*A6*(~A3)*(~A4)*A5)+((~A2)*A1*(~A6)*A3)+((~A2)*A1*(~A6)*(~A3)*A4)+((~A2)*(~A1)*A6*A3*A4*A5)+((~A2)*(~A1)*A6*(~A3)*A4*A5)+((~A2)*(~A1)*A6*(~A3)*(~A4)*(~A5))+((~A2)*(~A1)*(~A6)*A3*A5)+((~A2)*(~A1)*(~A6)*(~A3)*(~A4)*A5) , 
NAME: SLICE_X78Y170/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y171/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3*A5*A4*(~A1))+(A2*A6*A3*(~A5)*(~A4))+(A2*A6*(~A3)*A5*(~A4)*(~A1))+(A2*A6*(~A3)*(~A5)*A4*(~A1))+(A2*A6*(~A3)*(~A5)*(~A4)*A1)+(A2*(~A6)*A3*A5)+(A2*(~A6)*A3*(~A5)*A4*A1)+(A2*(~A6)*A3*(~A5)*(~A4)*(~A1))+(A2*(~A6)*(~A3)*A5*A4)+(A2*(~A6)*(~A3)*A5*(~A4)*A1)+(A2*(~A6)*(~A3)*(~A5)*A4*A1)+((~A2)*A6*A3*A5*(~A4)*A1)+((~A2)*A6*A3*(~A5)*A4*(~A1))+((~A2)*A6*A3*(~A5)*(~A4)*A1)+((~A2)*A6*(~A3)*(~A4))+((~A2)*(~A6)*A3*A5*A4)+((~A2)*(~A6)*A3*(~A5)*A4*A1)+((~A2)*(~A6)*(~A3)*A5*A4*A1)+((~A2)*(~A6)*(~A3)*A5*(~A4)*(~A1))+((~A2)*(~A6)*(~A3)*(~A5)) , 
NAME: SLICE_X56Y171/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y168/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A6*A3*(~A5)*(~A1))+(A2*A4*A6*(~A3)*A5*(~A1))+(A2*A4*A6*(~A3)*(~A5)*A1)+(A2*A4*(~A6)*A3*A5*(~A1))+(A2*A4*(~A6)*(~A3)*(~A5))+(A2*(~A4)*A6*A3)+(A2*(~A4)*A6*(~A3)*A5)+(A2*(~A4)*A6*(~A3)*(~A5)*(~A1))+(A2*(~A4)*(~A6)*A3*A5*A1)+(A2*(~A4)*(~A6)*(~A3)*A5*A1)+(A2*(~A4)*(~A6)*(~A3)*(~A5))+((~A2)*A4*A6*A3*A5*(~A1))+((~A2)*A4*A6*A3*(~A5)*A1)+((~A2)*A4*A6*(~A3)*(~A5))+((~A2)*A4*(~A6)*A3*A5*(~A1))+((~A2)*A4*(~A6)*A3*(~A5))+((~A2)*A4*(~A6)*(~A3)*A5*(~A1))+((~A2)*(~A4)*A6*A3*A5*A1)+((~A2)*(~A4)*A6*(~A3)*A1)+((~A2)*(~A4)*(~A6)*A3*A5)+((~A2)*(~A4)*(~A6)*A3*(~A5)*(~A1))+((~A2)*(~A4)*(~A6)*(~A3)*A5*(~A1))+((~A2)*(~A4)*(~A6)*(~A3)*(~A5)*A1) , 
NAME: SLICE_X76Y168/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y169/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2*(~A1)*A4*(~A5))+(A3*A6*(~A2)*A1*A4*A5)+(A3*A6*(~A2)*A1*(~A4))+(A3*A6*(~A2)*(~A1)*A5)+(A3*(~A6)*A2*A1*A4*(~A5))+(A3*(~A6)*A2*(~A1)*(~A4))+(A3*(~A6)*(~A2)*A1*A5)+(A3*(~A6)*(~A2)*(~A1)*A4)+(A3*(~A6)*(~A2)*(~A1)*(~A4)*(~A5))+((~A3)*A6*A2*A1*A4*(~A5))+((~A3)*A6*A2*(~A1)*(~A5))+((~A3)*A6*(~A2)*A1*A4*A5)+((~A3)*A6*(~A2)*A1*(~A4))+((~A3)*A6*(~A2)*(~A1)*A4)+((~A3)*A6*(~A2)*(~A1)*(~A4)*A5)+((~A3)*(~A6)*A2*A1*A4*(~A5))+((~A3)*(~A6)*A2*A1*(~A4))+((~A3)*(~A6)*A2*(~A1)*(~A4)*A5)+((~A3)*(~A6)*(~A2)*A1*A4)+((~A3)*(~A6)*(~A2)*(~A1)*A4)+((~A3)*(~A6)*(~A2)*(~A1)*(~A4)*(~A5)) , 
NAME: SLICE_X58Y169/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y171/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5*A6*(~A3))+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*(~A4))+(A1*(~A2)*A5*A4*(~A3))+(A1*(~A2)*A5*(~A4)*(~A6)*A3)+(A1*(~A2)*(~A5)*A4*A6)+(A1*(~A2)*(~A5)*A4*(~A6)*(~A3))+(A1*(~A2)*(~A5)*(~A4)*A6*A3)+((~A1)*A2*A5*A4*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*(~A4)*A6)+((~A1)*(~A2)*A5*A4*(~A6)*A3)+((~A1)*(~A2)*A5*(~A4)*A6*(~A3))+((~A1)*(~A2)*A5*(~A4)*(~A6))+((~A1)*(~A2)*(~A5)*A4*A6)+((~A1)*(~A2)*(~A5)*A4*(~A6)*(~A3))+((~A1)*(~A2)*(~A5)*(~A4)*(~A6)*(~A3)) , 
NAME: SLICE_X76Y171/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y169/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2*A3*(~A4)*(~A6))+(A5*A1*A2*(~A3)*A4)+(A5*A1*A2*(~A3)*(~A4)*A6)+(A5*A1*(~A2)*A3*(~A6))+(A5*A1*(~A2)*(~A3)*A4*A6)+(A5*A1*(~A2)*(~A3)*(~A4))+(A5*(~A1)*A2*A3*(~A4)*(~A6))+(A5*(~A1)*A2*(~A3)*A6)+(A5*(~A1)*(~A2)*A3*A4*(~A6))+(A5*(~A1)*(~A2)*(~A3)*A4*A6)+(A5*(~A1)*(~A2)*(~A3)*(~A4)*(~A6))+((~A5)*A1*A2*A3*(~A4)*(~A6))+((~A5)*A1*A2*(~A3)*A4)+((~A5)*A1*A2*(~A3)*(~A4)*A6)+((~A5)*A1*(~A2)*A3*(~A6))+((~A5)*A1*(~A2)*(~A3)*A4*A6)+((~A5)*A1*(~A2)*(~A3)*(~A4))+((~A5)*(~A1)*A2*A3*(~A4)*(~A6))+((~A5)*(~A1)*A2*(~A3)*A4*A6)+((~A5)*(~A1)*A2*(~A3)*(~A4))+((~A5)*(~A1)*(~A2)*A3*A4*(~A6))+((~A5)*(~A1)*(~A2)*A3*(~A4)*A6)+((~A5)*(~A1)*(~A2)*(~A3)*A4*A6)+((~A5)*(~A1)*(~A2)*(~A3)*(~A4)*(~A6)) , 
NAME: SLICE_X56Y169/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y170/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2*A5*(~A6)*(~A3))+(A4*A1*A2*(~A5))+(A4*A1*(~A2)*A5*A6*(~A3))+(A4*A1*(~A2)*(~A5)*A6*A3)+(A4*A1*(~A2)*(~A5)*(~A6))+(A4*(~A1)*A2*A5*(~A6)*(~A3))+(A4*(~A1)*A2*(~A5)*A6*A3)+(A4*(~A1)*A2*(~A5)*(~A6))+(A4*(~A1)*(~A2)*A5*A6*(~A3))+(A4*(~A1)*(~A2)*A5*(~A6)*A3)+(A4*(~A1)*(~A2)*(~A5)*A6)+((~A4)*A1*A2*A5*(~A6)*(~A3))+((~A4)*A1*A2*(~A5)*A6*A3)+((~A4)*A1*A2*(~A5)*(~A6))+((~A4)*A1*(~A2)*A5*A6*(~A3))+((~A4)*A1*(~A2)*(~A5)*A6*A3)+((~A4)*(~A1)*A2*A5*A6*(~A3))+((~A4)*(~A1)*A2*(~A5)*A6*A3)+((~A4)*(~A1)*A2*(~A5)*(~A6))+((~A4)*(~A1)*(~A2)*A5*A6*(~A3))+((~A4)*(~A1)*(~A2)*A5*(~A6)*A3)+((~A4)*(~A1)*(~A2)*(~A5)*A6*(~A3)) , 
NAME: SLICE_X79Y170/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y171/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*(~A4))+(A1*A2*(~A3)*(~A4)*A5)+(A1*(~A2)*A3*(~A4))+(A1*(~A2)*(~A3)*A4*(~A5))+(A1*(~A2)*(~A3)*(~A4)*A5)+((~A1)*A2*A3*(~A4))+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5)+((~A1)*(~A2)*A3*(~A4)*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)) , 
NAME: SLICE_X58Y171/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y171/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5*A2*(~A1))+(A4*A6*A5*(~A2)*(~A1)*A3)+(A4*A6*(~A5)*A2*(~A1)*A3)+(A4*A6*(~A5)*(~A2)*A1*(~A3))+(A4*A6*(~A5)*(~A2)*(~A1)*A3)+(A4*(~A6)*A5*A2*(~A1))+(A4*(~A6)*A5*(~A2)*A1*(~A3))+(A4*(~A6)*A5*(~A2)*(~A1)*A3)+(A4*(~A6)*(~A5)*A2*(~A1)*A3)+(A4*(~A6)*(~A5)*(~A2)*(~A3))+((~A4)*A6*A5*A2*(~A1))+((~A4)*A6*A5*(~A2)*A1*(~A3))+((~A4)*A6*A5*(~A2)*(~A1)*A3)+((~A4)*A6*(~A5)*A2*(~A1)*A3)+((~A4)*A6*(~A5)*(~A2)*(~A3))+((~A4)*(~A6)*A5*A2*(~A1)*A3)+((~A4)*(~A6)*A5*(~A2)*A1*(~A3))+((~A4)*(~A6)*A5*(~A2)*(~A1)*A3)+((~A4)*(~A6)*(~A5)*A2*(~A1)*A3)+((~A4)*(~A6)*(~A5)*(~A2)*A1)+((~A4)*(~A6)*(~A5)*(~A2)*(~A1)*(~A3)) , 
NAME: SLICE_X78Y171/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y172/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*(~A6))+(A5*(~A3)*A2*(~A6))+((~A5)*A1*A3*(~A6))+((~A5)*A1*(~A3)*A2*(~A6))+((~A5)*(~A1)*A3*A2*(~A6))+((~A5)*(~A1)*(~A3)*A2*(~A6))+((~A5)*(~A1)*(~A3)*(~A2)*A6) , 
NAME: SLICE_X56Y172/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y170/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*A1*(~A6))+(A4*A3*A2*(~A1)*A5*(~A6))+(A4*A3*(~A2)*A5*(~A6))+(A4*(~A3)*A2*A1*(~A6))+(A4*(~A3)*A2*(~A1)*A5*(~A6))+(A4*(~A3)*(~A2)*A1*A5*(~A6))+(A4*(~A3)*(~A2)*(~A1)*A5*(~A6))+(A4*(~A3)*(~A2)*(~A1)*(~A5)*A6)+((~A4)*A3*A2*A1*(~A6))+((~A4)*A3*A2*(~A1)*A5*(~A6))+((~A4)*A3*(~A2)*A1*A5*(~A6))+((~A4)*A3*(~A2)*(~A1)*A5*(~A6))+((~A4)*A3*(~A2)*(~A1)*(~A5)*A6)+((~A4)*(~A3)*A2*A5*(~A6))+((~A4)*(~A3)*(~A2)*A1*A5*(~A6))+((~A4)*(~A3)*(~A2)*(~A1)*A5*(~A6))+((~A4)*(~A3)*(~A2)*(~A1)*(~A5)*A6) , 
NAME: SLICE_X78Y170/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y168/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A1)*(~A3)*(~A6))+((~A4)*A2*(~A1)*(~A3)*(~A6))+((~A4)*(~A2)*(~A3)*(~A6)) , 
NAME: SLICE_X62Y168/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y172/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*(~A4)*(~A2)*(~A3))+(A1*(~A5)*(~A2)*(~A3))+((~A1)*A6*A5*(~A4)*(~A2)*(~A3))+((~A1)*A6*(~A5)*(~A2)*(~A3))+((~A1)*(~A6)*(~A2)*(~A3)) , 
NAME: SLICE_X79Y172/C6LUT, 
TYPE: LUT6, 

SLICE_X58Y170/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*A1*A6*(~A5))+(A4*A2*A3*A1*(~A6)*A5)+(A4*A2*A3*(~A1)*A5)+(A4*A2*(~A3)*A1*A6*A5)+(A4*A2*(~A3)*(~A1)*A5)+(A4*(~A2)*A3*A1*A6)+(A4*(~A2)*A3*(~A1)*A6)+(A4*(~A2)*A3*(~A1)*(~A6)*A5)+(A4*(~A2)*(~A3)*A1*A6*A5)+(A4*(~A2)*(~A3)*A1*(~A6))+(A4*(~A2)*(~A3)*(~A1)*A6)+(A4*(~A2)*(~A3)*(~A1)*(~A6)*A5)+((~A4)*A2*A3*A1)+((~A4)*A2*A3*(~A1)*A6*A5)+((~A4)*A2*A3*(~A1)*(~A6)*(~A5))+((~A4)*A2*(~A3)*A1*A5)+((~A4)*A2*(~A3)*(~A1)*A6*A5)+((~A4)*A2*(~A3)*(~A1)*(~A6))+((~A4)*(~A2)*A3*A1*(~A6)*(~A5))+((~A4)*(~A2)*A3*(~A1)*A6*(~A5))+((~A4)*(~A2)*(~A3)*A1*(~A6)*(~A5))+((~A4)*(~A2)*(~A3)*(~A1)*A6*(~A5))+((~A4)*(~A2)*(~A3)*(~A1)*(~A6)) , 
NAME: SLICE_X58Y170/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y167/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2*A3*A5*(~A6))+(A1*A4*A2*A3*(~A5))+(A1*A4*A2*(~A3)*(~A6))+(A1*A4*(~A2)*A3*A6)+(A1*A4*(~A2)*(~A3)*A5)+(A1*A4*(~A2)*(~A3)*(~A5)*(~A6))+(A1*(~A4)*A2*A3*(~A6))+(A1*(~A4)*A2*(~A3)*A5)+(A1*(~A4)*A2*(~A3)*(~A5)*(~A6))+(A1*(~A4)*(~A2)*A3*(~A5)*(~A6))+(A1*(~A4)*(~A2)*(~A3)*A5*(~A6))+(A1*(~A4)*(~A2)*(~A3)*(~A5)*A6)+((~A1)*A4*A2*A3*A5*A6)+((~A1)*A4*A2*A3*(~A5))+((~A1)*A4*(~A2)*A3*(~A5)*A6)+((~A1)*A4*(~A2)*(~A3)*A5*(~A6))+((~A1)*A4*(~A2)*(~A3)*(~A5)*A6)+((~A1)*(~A4)*A2*A3*A5)+((~A1)*(~A4)*A2*A3*(~A5)*(~A6))+((~A1)*(~A4)*A2*(~A3)*A5*A6)+((~A1)*(~A4)*(~A2)*A3*A5*(~A6))+((~A1)*(~A4)*(~A2)*A3*(~A5))+((~A1)*(~A4)*(~A2)*(~A3)) , 
NAME: SLICE_X76Y167/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y168/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*A6*A5*(~A1))+(A4*A2*A3*A6*(~A5))+(A4*A2*A3*(~A6)*A5*A1)+(A4*A2*(~A3)*A6*A5*A1)+(A4*A2*(~A3)*A6*(~A5)*(~A1))+(A4*A2*(~A3)*(~A6)*A5)+(A4*A2*(~A3)*(~A6)*(~A5)*(~A1))+(A4*(~A2)*A3*A6*(~A5)*(~A1))+(A4*(~A2)*A3*(~A6)*A5*(~A1))+(A4*(~A2)*(~A3)*A6*(~A5))+((~A4)*A2*A3*A6*A1)+((~A4)*A2*(~A3)*A6)+((~A4)*A2*(~A3)*(~A6)*A5*A1)+((~A4)*(~A2)*A3*A5*A1)+((~A4)*(~A2)*A3*(~A5))+((~A4)*(~A2)*(~A3)*A6*A5*A1)+((~A4)*(~A2)*(~A3)*A6*(~A5))+((~A4)*(~A2)*(~A3)*(~A6)*A5)+((~A4)*(~A2)*(~A3)*(~A6)*(~A5)*(~A1)) , 
NAME: SLICE_X55Y168/C6LUT, 
TYPE: LUT6, 

SLICE_X79Y167/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A6*(~A2))+(A4*A5*(~A6)*A1*A3)+(A4*A5*(~A6)*(~A1)*A3*(~A2))+(A4*A5*(~A6)*(~A1)*(~A3))+(A4*(~A5)*A6*A1*A3*(~A2))+(A4*(~A5)*A6*A1*(~A3))+(A4*(~A5)*(~A6)*A1*A2)+(A4*(~A5)*(~A6)*(~A1)*A3*A2)+(A4*(~A5)*(~A6)*(~A1)*(~A3)*(~A2))+((~A4)*A5*A6*A1*A3*(~A2))+((~A4)*A5*A6*A1*(~A3)*A2)+((~A4)*A5*A6*(~A1)*A3)+((~A4)*A5*A6*(~A1)*(~A3)*(~A2))+((~A4)*A5*(~A6)*A1*A3*A2)+((~A4)*A5*(~A6)*(~A1)*A3*(~A2))+((~A4)*A5*(~A6)*(~A1)*(~A3))+((~A4)*(~A5)*A6*A1*A3)+((~A4)*(~A5)*A6*(~A1)*A2)+((~A4)*(~A5)*(~A6)*A1)+((~A4)*(~A5)*(~A6)*(~A1)*(~A3)*A2) , 
NAME: SLICE_X79Y167/A6LUT, 
TYPE: LUT6, 

SLICE_X56Y167/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3*A6*(~A2)*(~A4))+(A5*A1*A3*(~A6)*A4)+(A5*A1*(~A3)*A6*A2*(~A4))+(A5*A1*(~A3)*(~A6)*A4)+(A5*(~A1)*A3*A6*A2)+(A5*(~A1)*A3*A6*(~A2)*(~A4))+(A5*(~A1)*(~A3)*A6*A2*(~A4))+(A5*(~A1)*(~A3)*A6*(~A2))+(A5*(~A1)*(~A3)*(~A6)*A2*A4)+((~A5)*A1*A3*A6*A2*(~A4))+((~A5)*A1*A3*A6*(~A2))+((~A5)*A1*A3*(~A6)*(~A2)*(~A4))+((~A5)*A1*(~A3)*A6*A4)+((~A5)*A1*(~A3)*(~A6)*(~A2)*A4)+((~A5)*(~A1)*A3*A6*A4)+((~A5)*(~A1)*A3*(~A6)*A2)+((~A5)*(~A1)*A3*(~A6)*(~A2)*(~A4))+((~A5)*(~A1)*(~A3)*A6*A2)+((~A5)*(~A1)*(~A3)*(~A6)*A2)+((~A5)*(~A1)*(~A3)*(~A6)*(~A2)*A4) , 
NAME: SLICE_X56Y167/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y167/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4*A2*A5*(~A1))+(A3*A6*(~A4)*A2*A5)+(A3*A6*(~A4)*A2*(~A5)*(~A1))+(A3*(~A6)*A4*A2*A5*(~A1))+(A3*(~A6)*A4*(~A2)*A5*A1)+(A3*(~A6)*A4*(~A2)*(~A5))+(A3*(~A6)*(~A4)*A2)+(A3*(~A6)*(~A4)*(~A2)*A5)+((~A3)*A6*A4*A2*(~A5))+((~A3)*A6*A4*(~A2)*A5*A1)+((~A3)*A6*A4*(~A2)*(~A5))+((~A3)*A6*(~A4)*A2*A5)+((~A3)*A6*(~A4)*(~A2)*(~A5)*(~A1))+((~A3)*(~A6)*A4*A2*A1)+((~A3)*(~A6)*A4*(~A2)*A5*A1)+((~A3)*(~A6)*A4*(~A2)*(~A5))+((~A3)*(~A6)*(~A4)*A2*(~A1))+((~A3)*(~A6)*(~A4)*(~A2)*A5*A1) , 
NAME: SLICE_X79Y167/C6LUT, 
TYPE: LUT6, 

SLICE_X56Y171/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3*A1*A4*(~A5))+(A2*A6*A3*A1*(~A4))+(A2*A6*A3*(~A1)*A4*(~A5))+(A2*A6*(~A3)*A1*A4*(~A5))+(A2*A6*(~A3)*A1*(~A4)*A5)+(A2*A6*(~A3)*(~A1)*A4)+(A2*A6*(~A3)*(~A1)*(~A4)*A5)+(A2*(~A6)*A3*(~A1)*A4*A5)+(A2*(~A6)*(~A3)*A1*A4)+(A2*(~A6)*(~A3)*(~A1)*A4*(~A5))+((~A2)*A6*A3*A1*A4*A5)+((~A2)*A6*A3*(~A1)*A4)+((~A2)*A6*A3*(~A1)*(~A4)*(~A5))+((~A2)*A6*(~A3)*A1*(~A4)*(~A5))+((~A2)*A6*(~A3)*(~A1)*(~A4))+((~A2)*(~A6)*A3*A1*A4*A5)+((~A2)*(~A6)*A3*(~A1)*A4)+((~A2)*(~A6)*A3*(~A1)*(~A4)*(~A5))+((~A2)*(~A6)*(~A3)*A1*A5)+((~A2)*(~A6)*(~A3)*(~A1)*A4)+((~A2)*(~A6)*(~A3)*(~A1)*(~A4)*(~A5)) , 
NAME: SLICE_X56Y171/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y169/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6*(~A4)*A5*A1)+(A2*A3*(~A6)*(~A4)*(~A5)*(~A1))+(A2*(~A3)*A6*A4*A5*A1)+(A2*(~A3)*A6*A4*(~A5)*(~A1))+(A2*(~A3)*A6*(~A4)*A5*A1)+(A2*(~A3)*(~A6)*A4*(~A5)*A1)+(A2*(~A3)*(~A6)*(~A4))+((~A2)*A3*A6*A4*(~A5))+((~A2)*A3*A6*(~A4)*A1)+((~A2)*A3*(~A6)*A4*A1)+((~A2)*A3*(~A6)*(~A4)*(~A5)*A1)+((~A2)*(~A3)*A6*A4*(~A5))+((~A2)*(~A3)*A6*(~A4)*A5*(~A1))+((~A2)*(~A3)*A6*(~A4)*(~A5)*A1)+((~A2)*(~A3)*(~A6)*A4)+((~A2)*(~A3)*(~A6)*(~A4)*A5*(~A1))+((~A2)*(~A3)*(~A6)*(~A4)*(~A5)*A1) , 
NAME: SLICE_X79Y169/C6LUT, 
TYPE: LUT6, 

SLICE_X56Y168/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A4*A5*(~A2)*A6)+(A1*A3*A4*(~A5)*A2*A6)+(A1*A3*(~A4)*A5*(~A2))+(A1*A3*(~A4)*(~A5)*A2*(~A6))+(A1*A3*(~A4)*(~A5)*(~A2))+(A1*(~A3)*A4*A5*A6)+(A1*(~A3)*A4*(~A5)*(~A2)*A6)+(A1*(~A3)*(~A4)*A5*A2*(~A6))+(A1*(~A3)*(~A4)*A5*(~A2)*A6)+(A1*(~A3)*(~A4)*(~A5)*(~A6))+((~A1)*A3*A4*A5*A2)+((~A1)*A3*A4*A5*(~A2)*A6)+((~A1)*A3*A4*(~A5)*A2*A6)+((~A1)*A3*A4*(~A5)*(~A2))+((~A1)*A3*(~A4)*A5*A2)+((~A1)*A3*(~A4)*(~A5)*A2*A6)+((~A1)*A3*(~A4)*(~A5)*(~A2))+((~A1)*(~A3)*A4*A5*(~A2))+((~A1)*(~A3)*A4*(~A5)*(~A2)*(~A6))+((~A1)*(~A3)*(~A4)*A5)+((~A1)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X56Y168/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y168/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6*A4*A5*(~A1))+(A2*A3*A6*(~A4)*(~A5)*(~A1))+(A2*A3*(~A6)*A4*A5)+(A2*A3*(~A6)*A4*(~A5)*(~A1))+(A2*A3*(~A6)*(~A4)*(~A5))+(A2*(~A3)*A6*(~A4)*(~A5)*A1)+(A2*(~A3)*(~A6)*A5*(~A1))+((~A2)*A3*A6*A4*A5)+((~A2)*A3*A6*A4*(~A5)*(~A1))+((~A2)*A3*A6*(~A4))+((~A2)*A3*(~A6)*A4)+((~A2)*A3*(~A6)*(~A4)*A5)+((~A2)*A3*(~A6)*(~A4)*(~A5)*(~A1))+((~A2)*(~A3)*A6*A4*(~A5))+((~A2)*(~A3)*A6*(~A4)*A5*(~A1))+((~A2)*(~A3)*A6*(~A4)*(~A5))+((~A2)*(~A3)*(~A6)*A4*A5*A1)+((~A2)*(~A3)*(~A6)*(~A4)*A5) , 
NAME: SLICE_X78Y168/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y168/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A4*A3*(~A2))+(A5*A1*A4*(~A3)*A6)+(A5*A1*(~A4)*A3*A2)+(A5*A1*(~A4)*(~A3))+(A5*(~A1)*A4*A3*A2*(~A6))+(A5*(~A1)*A4*A3*(~A2)*A6)+(A5*(~A1)*A4*(~A3)*A2)+(A5*(~A1)*(~A4)*A3*A6)+(A5*(~A1)*(~A4)*(~A3)*(~A6))+((~A5)*A1*A4*A3*A2)+((~A5)*A1*A4*(~A3)*A2*A6)+((~A5)*A1*A4*(~A3)*(~A2)*(~A6))+((~A5)*A1*(~A4)*A3*(~A2)*(~A6))+((~A5)*A1*(~A4)*(~A3)*A2*(~A6))+((~A5)*(~A1)*A4*A3*(~A2)*(~A6))+((~A5)*(~A1)*(~A4)*A3*A2*(~A6))+((~A5)*(~A1)*(~A4)*A3*(~A2))+((~A5)*(~A1)*(~A4)*(~A3)*A2*(~A6)) , 
NAME: SLICE_X56Y168/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y172/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4*A6*(~A5)*(~A1))+(A3*A2*A4*(~A6)*(~A5))+(A3*A2*(~A4)*A6*A5*A1)+(A3*A2*(~A4)*A6*(~A5))+(A3*A2*(~A4)*(~A6)*A5*(~A1))+(A3*(~A2)*A4*A6*A5*(~A1))+(A3*(~A2)*A4*A6*(~A5))+(A3*(~A2)*A4*(~A6)*A5*A1)+(A3*(~A2)*A4*(~A6)*(~A5))+(A3*(~A2)*(~A4)*A6*A5*(~A1))+(A3*(~A2)*(~A4)*A6*(~A5)*A1)+(A3*(~A2)*(~A4)*(~A6)*A5*A1)+(A3*(~A2)*(~A4)*(~A6)*(~A5)*(~A1))+((~A3)*A2*A4*A6*(~A1))+((~A3)*A2*(~A4)*A5)+((~A3)*A2*(~A4)*(~A5)*(~A1))+((~A3)*(~A2)*A4*A6*A5*(~A1))+((~A3)*(~A2)*A4*A6*(~A5)*A1)+((~A3)*(~A2)*A4*(~A6)*A5*A1)+((~A3)*(~A2)*A4*(~A6)*(~A5))+((~A3)*(~A2)*(~A4)*A6*A5*A1)+((~A3)*(~A2)*(~A4)*A6*(~A5))+((~A3)*(~A2)*(~A4)*(~A6)) , 
NAME: SLICE_X76Y172/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y168/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A1*A3*A5*(~A2))+(A4*A6*A1*A3*(~A5))+(A4*A6*A1*(~A3)*A5*(~A2))+(A4*A6*(~A1)*A3*(~A5)*(~A2))+(A4*A6*(~A1)*(~A3)*A5*A2)+(A4*A6*(~A1)*(~A3)*(~A5)*(~A2))+(A4*(~A6)*A1*A3*(~A5)*(~A2))+(A4*(~A6)*A1*(~A3)*A5*A2)+(A4*(~A6)*(~A1)*A3*(~A5)*(~A2))+((~A4)*A6*A1*A3*A5*A2)+((~A4)*A6*A1*A3*(~A5))+((~A4)*A6*A1*(~A3)*A5*(~A2))+((~A4)*A6*A1*(~A3)*(~A5))+((~A4)*A6*(~A1)*A3*(~A5))+((~A4)*A6*(~A1)*(~A3)*A5)+((~A4)*A6*(~A1)*(~A3)*(~A5)*A2)+((~A4)*(~A6)*A1*A3*(~A5))+((~A4)*(~A6)*A1*(~A3)*A5*(~A2))+((~A4)*(~A6)*A1*(~A3)*(~A5)*A2)+((~A4)*(~A6)*(~A1)*A3*(~A5)*(~A2))+((~A4)*(~A6)*(~A1)*(~A3)*A5*A2)+((~A4)*(~A6)*(~A1)*(~A3)*(~A5)*(~A2)) , 
NAME: SLICE_X59Y168/C6LUT, 
TYPE: LUT6, 

SLICE_X79Y168/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A6*(~A3)*(~A1))+(A4*A5*(~A6)*A2*A3*(~A1))+(A4*A5*(~A6)*A2*(~A3))+(A4*A5*(~A6)*(~A2)*(~A3)*(~A1))+(A4*(~A5)*A6*A2*(~A3)*(~A1))+(A4*(~A5)*A6*(~A2))+(A4*(~A5)*(~A6)*A1)+((~A4)*A5*A6*(~A3)*A1)+((~A4)*A5*(~A6)*A3*(~A1))+((~A4)*A5*(~A6)*(~A3)*A1)+((~A4)*(~A5)*A6*A2*A3*A1)+((~A4)*(~A5)*A6*A2*(~A3))+((~A4)*(~A5)*A6*(~A2))+((~A4)*(~A5)*(~A6)*(~A1)) , 
NAME: SLICE_X79Y168/C6LUT, 
TYPE: LUT6, 

SLICE_X56Y169/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3*A1*A6*(~A4))+(A2*A5*A3*A1*(~A6))+(A2*A5*A3*(~A1)*(~A6)*(~A4))+(A2*A5*(~A3)*A1*A4)+(A2*A5*(~A3)*(~A1)*(~A6))+(A2*(~A5)*A3*A1*A4)+(A2*(~A5)*A3*(~A1)*A6*A4)+(A2*(~A5)*A3*(~A1)*(~A6)*(~A4))+(A2*(~A5)*(~A3)*(~A1)*(~A6)*(~A4))+((~A2)*A5*A3*A1*(~A6))+((~A2)*A5*A3*(~A1)*A4)+((~A2)*A5*(~A3)*A1*(~A6)*(~A4))+((~A2)*A5*(~A3)*(~A1)*(~A6))+((~A2)*(~A5)*A3*A1*A6*A4)+((~A2)*(~A5)*A3*A1*(~A6))+((~A2)*(~A5)*(~A3)*A1*A6*(~A4))+((~A2)*(~A5)*(~A3)*A1*(~A6))+((~A2)*(~A5)*(~A3)*(~A1)*A6*A4)+((~A2)*(~A5)*(~A3)*(~A1)*(~A6)) , 
NAME: SLICE_X56Y169/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y187/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A1))+((~A5)*A1) , 
NAME: SLICE_X59Y187/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y187/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5))+((~A3)*A5) , 
NAME: SLICE_X59Y187/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y186/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1))+((~A2)*A1) , 
NAME: SLICE_X59Y186/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y186/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4))+((~A2)*A4) , 
NAME: SLICE_X59Y186/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y186/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X59Y186/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y186/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5))+((~A3)*A5) , 
NAME: SLICE_X59Y186/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y185/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1))+((~A2)*A1) , 
NAME: SLICE_X59Y185/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y185/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4))+((~A2)*A4) , 
NAME: SLICE_X59Y185/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y185/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X59Y185/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y188/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1))+((~A2)*A1) , 
NAME: SLICE_X59Y188/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y188/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4))+((~A2)*A4) , 
NAME: SLICE_X59Y188/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y188/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A1))+((~A5)*A1) , 
NAME: SLICE_X59Y188/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y188/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5))+((~A3)*A5) , 
NAME: SLICE_X59Y188/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y187/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3))+((~A2)*A3) , 
NAME: SLICE_X59Y187/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y187/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4))+((~A2)*A4) , 
NAME: SLICE_X59Y187/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y191/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A2))+((~A1)*A2) , 
NAME: SLICE_X59Y191/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y191/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6))+((~A4)*A6) , 
NAME: SLICE_X59Y191/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y191/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1))+((~A3)*A1) , 
NAME: SLICE_X59Y191/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y191/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2))+((~A3)*A2) , 
NAME: SLICE_X59Y191/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y192/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A2))+((~A1)*A2) , 
NAME: SLICE_X59Y192/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y192/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6))+((~A4)*A6) , 
NAME: SLICE_X59Y192/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y192/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A3))+((~A6)*A3) , 
NAME: SLICE_X59Y192/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y192/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2))+((~A3)*A2) , 
NAME: SLICE_X59Y192/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y193/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A2))+((~A1)*A2) , 
NAME: SLICE_X59Y193/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y193/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6))+((~A4)*A6) , 
NAME: SLICE_X59Y193/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y193/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A3))+((~A6)*A3) , 
NAME: SLICE_X59Y193/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y193/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2))+((~A3)*A2) , 
NAME: SLICE_X59Y193/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y194/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6))+((~A3)*A6) , 
NAME: SLICE_X59Y194/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y194/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3))+((~A2)*A3) , 
NAME: SLICE_X59Y194/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y194/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3))+((~A1)*A3) , 
NAME: SLICE_X59Y194/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y194/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2))+((~A3)*A2) , 
NAME: SLICE_X59Y194/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y195/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1))+((~A2)*A1) , 
NAME: SLICE_X59Y195/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y195/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3))+((~A5)*A3) , 
NAME: SLICE_X59Y195/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y195/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2))+((~A3)*A2) , 
NAME: SLICE_X59Y195/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y195/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A1))+((~A4)*A1) , 
NAME: SLICE_X59Y195/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y179/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X69Y179/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y196/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3))+((~A1)*A3) , 
NAME: SLICE_X59Y196/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y196/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A5))+((~A2)*A5) , 
NAME: SLICE_X59Y196/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y196/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A1))+((~A6)*A1) , 
NAME: SLICE_X59Y196/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y189/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2))+((~A3)*A2) , 
NAME: SLICE_X59Y189/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y189/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A6))+((~A2)*A6) , 
NAME: SLICE_X59Y189/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y189/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X59Y189/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y189/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5))+((~A3)*A5) , 
NAME: SLICE_X59Y189/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y190/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A2))+((~A1)*A2) , 
NAME: SLICE_X59Y190/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y190/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6))+((~A4)*A6) , 
NAME: SLICE_X59Y190/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y190/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A1))+((~A6)*A1) , 
NAME: SLICE_X59Y190/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y190/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2))+((~A3)*A2) , 
NAME: SLICE_X59Y190/A6LUT, 
TYPE: LUT6, 

DSP48_X1Y68/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X1Y68/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

DSP48_X1Y69/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X1Y69/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

DSP48_X1Y66/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X1Y66/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

DSP48_X1Y67/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X1Y67/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

SLICE_X56Y172/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X56Y172/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y168/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X56Y168/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y167/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X58Y167/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y168/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X56Y168/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y168/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X59Y168/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y171/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X56Y171/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X55Y168/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X55Y168/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y167/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X56Y167/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X55Y168/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X55Y168/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y170/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X58Y170/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y170/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X56Y170/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y167/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X58Y167/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y167/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*(~A4))+((~A5)*A6*A4) , 
NAME: SLICE_X62Y167/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y171/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X58Y171/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y172/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X56Y172/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X55Y170/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X55Y170/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y171/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X58Y171/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y170/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X56Y170/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y169/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X56Y169/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y168/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X58Y168/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y169/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X58Y169/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y168/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X58Y168/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y171/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X56Y171/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y169/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X58Y169/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y167/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X56Y167/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y169/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X56Y169/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X55Y167/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X55Y167/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y168/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X59Y168/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X55Y167/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X55Y167/F7AMUX, 
TYPE: SELMUX2_1, 

DSP48_X1Y72/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X1Y72/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

DSP48_X1Y73/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X1Y73/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

DSP48_X1Y70/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X1Y70/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

DSP48_X1Y71/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X1Y71/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

SLICE_X57Y172/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X57Y172/CARRY4, 
TYPE: CARRY4, 

SLICE_X57Y171/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A6))+((~A2)*A6) , 
NAME: SLICE_X57Y171/D6LUT, 
TYPE: LUT6, 

SLICE_X57Y175/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3))+((~A2)*A3) , 
NAME: SLICE_X57Y175/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y171/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3))+((~A1)*A3) , 
NAME: SLICE_X57Y171/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y175/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6))+((~A3)*A6) , 
NAME: SLICE_X57Y175/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y171/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A2))+((~A1)*A2) , 
NAME: SLICE_X57Y171/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y174/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4))+((~A2)*A4) , 
NAME: SLICE_X57Y174/D6LUT, 
TYPE: LUT6, 

SLICE_X57Y171/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2))+((~A4)*A2) , 
NAME: SLICE_X57Y171/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y174/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A2))+((~A5)*A2) , 
NAME: SLICE_X57Y174/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y170/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A6))+((~A2)*A6) , 
NAME: SLICE_X57Y170/D6LUT, 
TYPE: LUT6, 

SLICE_X57Y174/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A2))+((~A1)*A2) , 
NAME: SLICE_X57Y174/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y170/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3))+((~A1)*A3) , 
NAME: SLICE_X57Y170/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y174/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2))+((~A4)*A2) , 
NAME: SLICE_X57Y174/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y170/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A2))+((~A1)*A2) , 
NAME: SLICE_X57Y170/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y173/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A6))+((~A2)*A6) , 
NAME: SLICE_X57Y173/D6LUT, 
TYPE: LUT6, 

SLICE_X57Y170/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2))+((~A3)*A2) , 
NAME: SLICE_X57Y170/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y173/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3))+((~A1)*A3) , 
NAME: SLICE_X57Y173/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y169/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6))+((~A4)*A6) , 
NAME: SLICE_X57Y169/D6LUT, 
TYPE: LUT6, 

SLICE_X57Y173/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A2))+((~A1)*A2) , 
NAME: SLICE_X57Y173/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y169/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3))+((~A1)*A3) , 
NAME: SLICE_X57Y169/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y173/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2))+((~A4)*A2) , 
NAME: SLICE_X57Y173/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y176/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X57Y176/CARRY4, 
TYPE: CARRY4, 

SLICE_X57Y171/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X57Y171/CARRY4, 
TYPE: CARRY4, 

SLICE_X57Y169/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1))+((~A2)*A1) , 
NAME: SLICE_X57Y169/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y169/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2))+((~A3)*A2) , 
NAME: SLICE_X57Y169/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y167/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X57Y167/CARRY4, 
TYPE: CARRY4, 

SLICE_X57Y168/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2))+((~A4)*A2) , 
NAME: SLICE_X57Y168/D6LUT, 
TYPE: LUT6, 

SLICE_X57Y168/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)*A6) , 
NAME: SLICE_X57Y168/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y168/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A1))+((~A6)*A1) , 
NAME: SLICE_X57Y168/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y168/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2))+((~A3)*A2) , 
NAME: SLICE_X57Y168/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y166/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X57Y166/CARRY4, 
TYPE: CARRY4, 

SLICE_X57Y167/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2))+((~A4)*A2) , 
NAME: SLICE_X57Y167/D6LUT, 
TYPE: LUT6, 

SLICE_X57Y167/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)*A6) , 
NAME: SLICE_X57Y167/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y175/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X57Y175/CARRY4, 
TYPE: CARRY4, 

SLICE_X57Y170/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X57Y170/CARRY4, 
TYPE: CARRY4, 

SLICE_X57Y167/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1))+((~A2)*A1) , 
NAME: SLICE_X57Y167/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y167/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2))+((~A3)*A2) , 
NAME: SLICE_X57Y167/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y165/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X57Y165/CARRY4, 
TYPE: CARRY4, 

SLICE_X57Y166/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A1))+((~A4)*A1) , 
NAME: SLICE_X57Y166/D6LUT, 
TYPE: LUT6, 

SLICE_X57Y166/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)*A6) , 
NAME: SLICE_X57Y166/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y166/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1))+((~A2)*A1) , 
NAME: SLICE_X57Y166/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y166/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2))+((~A3)*A2) , 
NAME: SLICE_X57Y166/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y165/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2))+((~A4)*A2) , 
NAME: SLICE_X57Y165/D6LUT, 
TYPE: LUT6, 

SLICE_X57Y165/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)*A6) , 
NAME: SLICE_X57Y165/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y165/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1))+((~A3)*A1) , 
NAME: SLICE_X57Y165/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y174/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X57Y174/CARRY4, 
TYPE: CARRY4, 

SLICE_X57Y169/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X57Y169/CARRY4, 
TYPE: CARRY4, 

SLICE_X57Y173/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X57Y173/CARRY4, 
TYPE: CARRY4, 

SLICE_X57Y168/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X57Y168/CARRY4, 
TYPE: CARRY4, 

SLICE_X57Y176/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2))+((~A4)*A2) , 
NAME: SLICE_X57Y176/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y172/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A6))+((~A2)*A6) , 
NAME: SLICE_X57Y172/D6LUT, 
TYPE: LUT6, 

SLICE_X57Y176/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3))+((~A2)*A3) , 
NAME: SLICE_X57Y176/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y172/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3))+((~A1)*A3) , 
NAME: SLICE_X57Y172/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y176/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A2))+((~A6)*A2) , 
NAME: SLICE_X57Y176/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y172/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A2))+((~A1)*A2) , 
NAME: SLICE_X57Y172/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y175/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A4))+((~A1)*A4) , 
NAME: SLICE_X57Y175/D6LUT, 
TYPE: LUT6, 

SLICE_X57Y172/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2))+((~A4)*A2) , 
NAME: SLICE_X57Y172/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y175/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2))+((~A4)*A2) , 
NAME: SLICE_X57Y175/C6LUT, 
TYPE: LUT6, 

DSP48_X1Y74/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X1Y74/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

DSP48_X1Y75/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X1Y75/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

DSP48_X1Y76/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X1Y76/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

DSP48_X1Y77/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X1Y77/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

SLICE_X58Y182/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X58Y182/CARRY4, 
TYPE: CARRY4, 

SLICE_X58Y181/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6))+((~A4)*A6) , 
NAME: SLICE_X58Y181/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y186/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5))+((~A3)*A5) , 
NAME: SLICE_X58Y186/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y194/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X62Y194/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y181/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3))+((~A5)*A3) , 
NAME: SLICE_X58Y181/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y186/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1))+((~A2)*A1) , 
NAME: SLICE_X58Y186/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y194/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X62Y194/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y181/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6))+((~A3)*A6) , 
NAME: SLICE_X58Y181/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y186/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2))+((~A4)*A2) , 
NAME: SLICE_X58Y186/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y193/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X62Y193/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y181/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A4))+((~A1)*A4) , 
NAME: SLICE_X58Y181/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y185/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6))+((~A4)*A6) , 
NAME: SLICE_X58Y185/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y193/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X62Y193/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y180/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6))+((~A4)*A6) , 
NAME: SLICE_X58Y180/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y185/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A1))+((~A4)*A1) , 
NAME: SLICE_X58Y185/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y193/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X62Y193/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y180/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3))+((~A5)*A3) , 
NAME: SLICE_X58Y180/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y185/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1))+((~A2)*A1) , 
NAME: SLICE_X58Y185/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y193/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X62Y193/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y180/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4))+((~A3)*A4) , 
NAME: SLICE_X58Y180/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y185/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4))+((~A3)*A4) , 
NAME: SLICE_X58Y185/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y192/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X62Y192/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y180/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4))+((~A3)*A4) , 
NAME: SLICE_X58Y180/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y184/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6))+((~A4)*A6) , 
NAME: SLICE_X58Y184/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y192/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X62Y192/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y179/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6))+((~A3)*A6) , 
NAME: SLICE_X58Y179/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y184/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A5))+((~A1)*A5) , 
NAME: SLICE_X58Y184/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y192/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X62Y192/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y179/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3))+((~A1)*A3) , 
NAME: SLICE_X58Y179/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y184/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6))+((~A3)*A6) , 
NAME: SLICE_X58Y184/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y192/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X62Y192/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y186/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X58Y186/CARRY4, 
TYPE: CARRY4, 

SLICE_X62Y195/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X62Y195/CARRY4, 
TYPE: CARRY4, 

SLICE_X58Y181/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X58Y181/CARRY4, 
TYPE: CARRY4, 

SLICE_X58Y179/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A3))+((~A4)*A3) , 
NAME: SLICE_X58Y179/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y184/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A4))+((~A1)*A4) , 
NAME: SLICE_X58Y184/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y195/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X79Y195/CARRY4, 
TYPE: CARRY4, 

SLICE_X58Y179/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5))+((~A3)*A5) , 
NAME: SLICE_X58Y179/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y183/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6))+((~A4)*A6) , 
NAME: SLICE_X58Y183/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y194/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X79Y194/CARRY4, 
TYPE: CARRY4, 

SLICE_X58Y177/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X58Y177/CARRY4, 
TYPE: CARRY4, 

SLICE_X58Y183/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3))+((~A5)*A3) , 
NAME: SLICE_X58Y183/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y193/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X79Y193/CARRY4, 
TYPE: CARRY4, 

SLICE_X58Y178/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4))+((~A3)*A4) , 
NAME: SLICE_X58Y178/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y183/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6))+((~A3)*A6) , 
NAME: SLICE_X58Y183/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y195/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3))+((~A2)*A3) , 
NAME: SLICE_X79Y195/C6LUT, 
TYPE: LUT6, 

SLICE_X58Y178/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)*A6) , 
NAME: SLICE_X58Y178/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y183/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A4))+((~A1)*A4) , 
NAME: SLICE_X58Y183/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y195/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3))+((~A2)*A3) , 
NAME: SLICE_X79Y195/B6LUT, 
TYPE: LUT6, 

SLICE_X58Y178/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A3))+((~A4)*A3) , 
NAME: SLICE_X58Y178/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y191/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X62Y191/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y195/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2))+((~A4)*A2) , 
NAME: SLICE_X79Y195/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y178/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5))+((~A3)*A5) , 
NAME: SLICE_X58Y178/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y191/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X62Y191/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y194/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1))+((~A2)*A1) , 
NAME: SLICE_X79Y194/D6LUT, 
TYPE: LUT6, 

SLICE_X58Y176/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X58Y176/CARRY4, 
TYPE: CARRY4, 

SLICE_X62Y191/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X62Y191/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y194/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A5))+((~A2)*A5) , 
NAME: SLICE_X79Y194/C6LUT, 
TYPE: LUT6, 

SLICE_X58Y177/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4))+((~A3)*A4) , 
NAME: SLICE_X58Y177/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y191/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X62Y191/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y194/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3))+((~A1)*A3) , 
NAME: SLICE_X79Y194/B6LUT, 
TYPE: LUT6, 

SLICE_X58Y177/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)*A6) , 
NAME: SLICE_X58Y177/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y190/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X62Y190/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y194/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A5))+((~A4)*A5) , 
NAME: SLICE_X79Y194/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y185/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X58Y185/CARRY4, 
TYPE: CARRY4, 

SLICE_X62Y194/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X62Y194/CARRY4, 
TYPE: CARRY4, 

SLICE_X58Y180/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X58Y180/CARRY4, 
TYPE: CARRY4, 

SLICE_X58Y177/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A3))+((~A4)*A3) , 
NAME: SLICE_X58Y177/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y190/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X62Y190/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y193/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)*A6) , 
NAME: SLICE_X79Y193/D6LUT, 
TYPE: LUT6, 

SLICE_X58Y177/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5))+((~A3)*A5) , 
NAME: SLICE_X58Y177/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y190/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X62Y190/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y193/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3))+((~A1)*A3) , 
NAME: SLICE_X79Y193/C6LUT, 
TYPE: LUT6, 

SLICE_X58Y175/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X58Y175/CARRY4, 
TYPE: CARRY4, 

SLICE_X62Y190/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X62Y190/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y193/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5))+((~A3)*A5) , 
NAME: SLICE_X79Y193/B6LUT, 
TYPE: LUT6, 

SLICE_X58Y176/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4))+((~A3)*A4) , 
NAME: SLICE_X58Y176/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y189/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X62Y189/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y193/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)*A6) , 
NAME: SLICE_X79Y193/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y176/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)*A6) , 
NAME: SLICE_X58Y176/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y189/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X62Y189/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y176/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A3))+((~A4)*A3) , 
NAME: SLICE_X58Y176/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y189/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X62Y189/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y176/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5))+((~A3)*A5) , 
NAME: SLICE_X58Y176/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y189/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X62Y189/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y175/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4))+((~A3)*A4) , 
NAME: SLICE_X58Y175/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y188/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X63Y188/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y175/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)*A6) , 
NAME: SLICE_X58Y175/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y188/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X62Y188/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y175/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A3))+((~A4)*A3) , 
NAME: SLICE_X58Y175/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y188/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X62Y188/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y184/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X58Y184/CARRY4, 
TYPE: CARRY4, 

SLICE_X62Y193/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X62Y193/CARRY4, 
TYPE: CARRY4, 

SLICE_X58Y179/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X58Y179/CARRY4, 
TYPE: CARRY4, 

SLICE_X62Y188/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X62Y188/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y188/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5))) , 
NAME: SLICE_X62Y188/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y187/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X79Y187/CARRY4, 
TYPE: CARRY4, 

SLICE_X79Y188/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1))+((~A2)*A1) , 
NAME: SLICE_X79Y188/D6LUT, 
TYPE: LUT6, 

SLICE_X79Y188/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4))+((~A6)*A4) , 
NAME: SLICE_X79Y188/C6LUT, 
TYPE: LUT6, 

SLICE_X79Y188/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A1))+((~A6)*A1) , 
NAME: SLICE_X79Y188/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y188/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3))+((~A2)*A3) , 
NAME: SLICE_X79Y188/A6LUT, 
TYPE: LUT6, 

SLICE_X79Y192/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X79Y192/CARRY4, 
TYPE: CARRY4, 

SLICE_X79Y191/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X79Y191/CARRY4, 
TYPE: CARRY4, 

SLICE_X79Y190/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X79Y190/CARRY4, 
TYPE: CARRY4, 

SLICE_X58Y183/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X58Y183/CARRY4, 
TYPE: CARRY4, 

SLICE_X62Y192/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X62Y192/CARRY4, 
TYPE: CARRY4, 

SLICE_X58Y178/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X58Y178/CARRY4, 
TYPE: CARRY4, 

SLICE_X79Y189/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X79Y189/CARRY4, 
TYPE: CARRY4, 

SLICE_X79Y186/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X79Y186/CARRY4, 
TYPE: CARRY4, 

SLICE_X79Y187/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A3))+((~A2)*A3)) , 
NAME: SLICE_X79Y187/D6LUT, 
TYPE: LUT6, 

SLICE_X79Y187/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A4))+((~A1)*A4)) , 
NAME: SLICE_X79Y187/C6LUT, 
TYPE: LUT6, 

SLICE_X79Y187/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A1))+((~A6)*A1) , 
NAME: SLICE_X79Y187/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y187/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A4))+((~A2)*A4)) , 
NAME: SLICE_X79Y187/A6LUT, 
TYPE: LUT6, 

SLICE_X79Y192/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A1))+((~A6)*A1) , 
NAME: SLICE_X79Y192/D6LUT, 
TYPE: LUT6, 

SLICE_X79Y192/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4))+((~A6)*A4) , 
NAME: SLICE_X79Y192/C6LUT, 
TYPE: LUT6, 

SLICE_X79Y192/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5))+((~A3)*A5) , 
NAME: SLICE_X79Y192/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y192/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)*A6) , 
NAME: SLICE_X79Y192/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y195/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)) , 
NAME: SLICE_X62Y195/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X62Y191/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X62Y191/CARRY4, 
TYPE: CARRY4, 

SLICE_X58Y182/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6))+((~A4)*A6) , 
NAME: SLICE_X58Y182/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y191/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A1))+((~A6)*A1) , 
NAME: SLICE_X79Y191/D6LUT, 
TYPE: LUT6, 

SLICE_X79Y191/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4))+((~A6)*A4) , 
NAME: SLICE_X79Y191/C6LUT, 
TYPE: LUT6, 

SLICE_X79Y191/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5))+((~A3)*A5) , 
NAME: SLICE_X79Y191/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y191/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)*A6) , 
NAME: SLICE_X79Y191/A6LUT, 
TYPE: LUT6, 

SLICE_X79Y190/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A1))+((~A6)*A1) , 
NAME: SLICE_X79Y190/D6LUT, 
TYPE: LUT6, 

SLICE_X79Y190/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4))+((~A6)*A4) , 
NAME: SLICE_X79Y190/C6LUT, 
TYPE: LUT6, 

SLICE_X79Y190/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A5))+((~A2)*A5) , 
NAME: SLICE_X79Y190/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y190/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)*A6) , 
NAME: SLICE_X79Y190/A6LUT, 
TYPE: LUT6, 

SLICE_X79Y189/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A1))+((~A6)*A1) , 
NAME: SLICE_X79Y189/D6LUT, 
TYPE: LUT6, 

SLICE_X79Y189/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4))+((~A6)*A4) , 
NAME: SLICE_X79Y189/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y190/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X62Y190/CARRY4, 
TYPE: CARRY4, 

SLICE_X58Y182/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3))+((~A5)*A3) , 
NAME: SLICE_X58Y182/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y189/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A1))+((~A6)*A1) , 
NAME: SLICE_X79Y189/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y189/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A6))+((~A2)*A6) , 
NAME: SLICE_X79Y189/A6LUT, 
TYPE: LUT6, 

SLICE_X79Y185/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X79Y185/CARRY4, 
TYPE: CARRY4, 

SLICE_X79Y186/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3))+((~A2)*A3) , 
NAME: SLICE_X79Y186/D6LUT, 
TYPE: LUT6, 

SLICE_X79Y186/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A4))+((~A1)*A4)) , 
NAME: SLICE_X79Y186/C6LUT, 
TYPE: LUT6, 

SLICE_X79Y186/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A4))+((~A1)*A4)) , 
NAME: SLICE_X79Y186/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y186/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A3))+((~A2)*A3)) , 
NAME: SLICE_X79Y186/A6LUT, 
TYPE: LUT6, 

SLICE_X79Y184/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X79Y184/CARRY4, 
TYPE: CARRY4, 

SLICE_X79Y185/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A3))+((~A2)*A3)) , 
NAME: SLICE_X79Y185/D6LUT, 
TYPE: LUT6, 

SLICE_X79Y185/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A4))+((~A1)*A4)) , 
NAME: SLICE_X79Y185/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y195/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X62Y195/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y189/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X62Y189/CARRY4, 
TYPE: CARRY4, 

SLICE_X58Y182/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6))+((~A3)*A6) , 
NAME: SLICE_X58Y182/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y185/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A3))+((~A1)*A3)) , 
NAME: SLICE_X79Y185/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y185/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A4))+((~A2)*A4)) , 
NAME: SLICE_X79Y185/A6LUT, 
TYPE: LUT6, 

SLICE_X79Y184/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A4))+((~A2)*A4)) , 
NAME: SLICE_X79Y184/D6LUT, 
TYPE: LUT6, 

SLICE_X79Y184/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A4))+((~A5)*A4)) , 
NAME: SLICE_X79Y184/C6LUT, 
TYPE: LUT6, 

SLICE_X79Y184/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A3))+((~A1)*A3)) , 
NAME: SLICE_X79Y184/B6LUT, 
TYPE: LUT6, 

SLICE_X62Y194/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X62Y194/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y188/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X62Y188/CARRY4, 
TYPE: CARRY4, 

SLICE_X58Y182/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A4))+((~A1)*A4) , 
NAME: SLICE_X58Y182/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y194/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X62Y194/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y188/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X79Y188/CARRY4, 
TYPE: CARRY4, 

SLICE_X59Y188/DFF - 
CLASS: bel, 
NAME: SLICE_X59Y188/DFF, 
TYPE: REG_INIT, 

SLICE_X59Y188/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X59Y188/CARRY4, 
TYPE: CARRY4, 

SLICE_X59Y185/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X59Y185/CARRY4, 
TYPE: CARRY4, 

SLICE_X59Y187/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X59Y187/CARRY4, 
TYPE: CARRY4, 

SLICE_X59Y186/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X59Y186/CARRY4, 
TYPE: CARRY4, 

SLICE_X59Y191/BFF - 
CLASS: bel, 
NAME: SLICE_X59Y191/BFF, 
TYPE: REG_INIT, 

SLICE_X59Y191/CFF - 
CLASS: bel, 
NAME: SLICE_X59Y191/CFF, 
TYPE: REG_INIT, 

SLICE_X59Y191/DFF - 
CLASS: bel, 
NAME: SLICE_X59Y191/DFF, 
TYPE: REG_INIT, 

SLICE_X59Y191/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X59Y191/CARRY4, 
TYPE: CARRY4, 

SLICE_X59Y192/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y192/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y192/BFF - 
CLASS: bel, 
NAME: SLICE_X59Y192/BFF, 
TYPE: REG_INIT, 

SLICE_X59Y192/CFF - 
CLASS: bel, 
NAME: SLICE_X59Y192/CFF, 
TYPE: REG_INIT, 

SLICE_X59Y192/DFF - 
CLASS: bel, 
NAME: SLICE_X59Y192/DFF, 
TYPE: REG_INIT, 

SLICE_X59Y192/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X59Y192/CARRY4, 
TYPE: CARRY4, 

SLICE_X59Y193/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y193/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y193/BFF - 
CLASS: bel, 
NAME: SLICE_X59Y193/BFF, 
TYPE: REG_INIT, 

SLICE_X59Y193/CFF - 
CLASS: bel, 
NAME: SLICE_X59Y193/CFF, 
TYPE: REG_INIT, 

SLICE_X59Y189/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y189/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y193/DFF - 
CLASS: bel, 
NAME: SLICE_X59Y193/DFF, 
TYPE: REG_INIT, 

SLICE_X59Y193/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X59Y193/CARRY4, 
TYPE: CARRY4, 

SLICE_X59Y194/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y194/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y194/BFF - 
CLASS: bel, 
NAME: SLICE_X59Y194/BFF, 
TYPE: REG_INIT, 

SLICE_X59Y194/CFF - 
CLASS: bel, 
NAME: SLICE_X59Y194/CFF, 
TYPE: REG_INIT, 

SLICE_X59Y194/DFF - 
CLASS: bel, 
NAME: SLICE_X59Y194/DFF, 
TYPE: REG_INIT, 

SLICE_X59Y194/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X59Y194/CARRY4, 
TYPE: CARRY4, 

SLICE_X59Y195/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y195/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y195/BFF - 
CLASS: bel, 
NAME: SLICE_X59Y195/BFF, 
TYPE: REG_INIT, 

SLICE_X59Y195/CFF - 
CLASS: bel, 
NAME: SLICE_X59Y195/CFF, 
TYPE: REG_INIT, 

SLICE_X59Y195/DFF - 
CLASS: bel, 
NAME: SLICE_X59Y195/DFF, 
TYPE: REG_INIT, 

SLICE_X59Y195/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X59Y195/CARRY4, 
TYPE: CARRY4, 

SLICE_X59Y196/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y196/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y189/BFF - 
CLASS: bel, 
NAME: SLICE_X59Y189/BFF, 
TYPE: REG_INIT, 

SLICE_X59Y196/BFF - 
CLASS: bel, 
NAME: SLICE_X59Y196/BFF, 
TYPE: REG_INIT, 

SLICE_X59Y196/CFF - 
CLASS: bel, 
NAME: SLICE_X59Y196/CFF, 
TYPE: REG_INIT, 

SLICE_X59Y196/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X59Y196/CARRY4, 
TYPE: CARRY4, 

SLICE_X59Y189/CFF - 
CLASS: bel, 
NAME: SLICE_X59Y189/CFF, 
TYPE: REG_INIT, 

SLICE_X59Y189/DFF - 
CLASS: bel, 
NAME: SLICE_X59Y189/DFF, 
TYPE: REG_INIT, 

SLICE_X59Y189/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X59Y189/CARRY4, 
TYPE: CARRY4, 

SLICE_X59Y190/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y190/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y190/BFF - 
CLASS: bel, 
NAME: SLICE_X59Y190/BFF, 
TYPE: REG_INIT, 

SLICE_X59Y190/CFF - 
CLASS: bel, 
NAME: SLICE_X59Y190/CFF, 
TYPE: REG_INIT, 

SLICE_X59Y190/DFF - 
CLASS: bel, 
NAME: SLICE_X59Y190/DFF, 
TYPE: REG_INIT, 

SLICE_X59Y190/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X59Y190/CARRY4, 
TYPE: CARRY4, 

SLICE_X59Y191/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y191/AFF, 
TYPE: REG_INIT, 

SLICE_X78Y187/CFF - 
CLASS: bel, 
NAME: SLICE_X78Y187/CFF, 
TYPE: REG_INIT, 

SLICE_X78Y187/BFF - 
CLASS: bel, 
NAME: SLICE_X78Y187/BFF, 
TYPE: REG_INIT, 

SLICE_X78Y185/AFF - 
CLASS: bel, 
NAME: SLICE_X78Y185/AFF, 
TYPE: REG_INIT, 

SLICE_X78Y184/DFF - 
CLASS: bel, 
NAME: SLICE_X78Y184/DFF, 
TYPE: REG_INIT, 

SLICE_X79Y184/A5FF - 
CLASS: bel, 
NAME: SLICE_X79Y184/A5FF, 
TYPE: FF_INIT, 

SLICE_X78Y184/BFF - 
CLASS: bel, 
NAME: SLICE_X78Y184/BFF, 
TYPE: REG_INIT, 

SLICE_X78Y184/AFF - 
CLASS: bel, 
NAME: SLICE_X78Y184/AFF, 
TYPE: REG_INIT, 

SLICE_X79Y187/A5FF - 
CLASS: bel, 
NAME: SLICE_X79Y187/A5FF, 
TYPE: FF_INIT, 

SLICE_X77Y188/A5FF - 
CLASS: bel, 
NAME: SLICE_X77Y188/A5FF, 
TYPE: FF_INIT, 

SLICE_X79Y187/C5FF - 
CLASS: bel, 
NAME: SLICE_X79Y187/C5FF, 
TYPE: FF_INIT, 

SLICE_X79Y186/B5FF - 
CLASS: bel, 
NAME: SLICE_X79Y186/B5FF, 
TYPE: FF_INIT, 

SLICE_X78Y186/CFF - 
CLASS: bel, 
NAME: SLICE_X78Y186/CFF, 
TYPE: REG_INIT, 

SLICE_X78Y187/AFF - 
CLASS: bel, 
NAME: SLICE_X78Y187/AFF, 
TYPE: REG_INIT, 

SLICE_X79Y187/D5FF - 
CLASS: bel, 
NAME: SLICE_X79Y187/D5FF, 
TYPE: FF_INIT, 

SLICE_X79Y186/C5FF - 
CLASS: bel, 
NAME: SLICE_X79Y186/C5FF, 
TYPE: FF_INIT, 

SLICE_X79Y185/B5FF - 
CLASS: bel, 
NAME: SLICE_X79Y185/B5FF, 
TYPE: FF_INIT, 

SLICE_X78Y185/CFF - 
CLASS: bel, 
NAME: SLICE_X78Y185/CFF, 
TYPE: REG_INIT, 

SLICE_X79Y185/D5FF - 
CLASS: bel, 
NAME: SLICE_X79Y185/D5FF, 
TYPE: FF_INIT, 

SLICE_X79Y185/C5FF - 
CLASS: bel, 
NAME: SLICE_X79Y185/C5FF, 
TYPE: FF_INIT, 

SLICE_X79Y184/B5FF - 
CLASS: bel, 
NAME: SLICE_X79Y184/B5FF, 
TYPE: FF_INIT, 

SLICE_X78Y184/CFF - 
CLASS: bel, 
NAME: SLICE_X78Y184/CFF, 
TYPE: REG_INIT, 

SLICE_X77Y185/A5FF - 
CLASS: bel, 
NAME: SLICE_X77Y185/A5FF, 
TYPE: FF_INIT, 

SLICE_X79Y184/C5FF - 
CLASS: bel, 
NAME: SLICE_X79Y184/C5FF, 
TYPE: FF_INIT, 

SLICE_X78Y186/DFF - 
CLASS: bel, 
NAME: SLICE_X78Y186/DFF, 
TYPE: REG_INIT, 

SLICE_X78Y183/DFF - 
CLASS: bel, 
NAME: SLICE_X78Y183/DFF, 
TYPE: REG_INIT, 

SLICE_X79Y183/A5FF - 
CLASS: bel, 
NAME: SLICE_X79Y183/A5FF, 
TYPE: FF_INIT, 

SLICE_X78Y183/BFF - 
CLASS: bel, 
NAME: SLICE_X78Y183/BFF, 
TYPE: REG_INIT, 

SLICE_X78Y183/AFF - 
CLASS: bel, 
NAME: SLICE_X78Y183/AFF, 
TYPE: REG_INIT, 

SLICE_X78Y182/DFF - 
CLASS: bel, 
NAME: SLICE_X78Y182/DFF, 
TYPE: REG_INIT, 

SLICE_X79Y182/A5FF - 
CLASS: bel, 
NAME: SLICE_X79Y182/A5FF, 
TYPE: FF_INIT, 

SLICE_X78Y182/BFF - 
CLASS: bel, 
NAME: SLICE_X78Y182/BFF, 
TYPE: REG_INIT, 

SLICE_X78Y182/AFF - 
CLASS: bel, 
NAME: SLICE_X78Y182/AFF, 
TYPE: REG_INIT, 

SLICE_X78Y181/DFF - 
CLASS: bel, 
NAME: SLICE_X78Y181/DFF, 
TYPE: REG_INIT, 

SLICE_X78Y181/CFF - 
CLASS: bel, 
NAME: SLICE_X78Y181/CFF, 
TYPE: REG_INIT, 

SLICE_X79Y186/A5FF - 
CLASS: bel, 
NAME: SLICE_X79Y186/A5FF, 
TYPE: FF_INIT, 

SLICE_X78Y181/BFF - 
CLASS: bel, 
NAME: SLICE_X78Y181/BFF, 
TYPE: REG_INIT, 

SLICE_X78Y181/AFF - 
CLASS: bel, 
NAME: SLICE_X78Y181/AFF, 
TYPE: REG_INIT, 

SLICE_X78Y180/DFF - 
CLASS: bel, 
NAME: SLICE_X78Y180/DFF, 
TYPE: REG_INIT, 

SLICE_X79Y180/A5FF - 
CLASS: bel, 
NAME: SLICE_X79Y180/A5FF, 
TYPE: FF_INIT, 

SLICE_X78Y180/BFF - 
CLASS: bel, 
NAME: SLICE_X78Y180/BFF, 
TYPE: REG_INIT, 

SLICE_X78Y180/AFF - 
CLASS: bel, 
NAME: SLICE_X78Y180/AFF, 
TYPE: REG_INIT, 

SLICE_X78Y179/DFF - 
CLASS: bel, 
NAME: SLICE_X78Y179/DFF, 
TYPE: REG_INIT, 

SLICE_X79Y183/B5FF - 
CLASS: bel, 
NAME: SLICE_X79Y183/B5FF, 
TYPE: FF_INIT, 

SLICE_X78Y183/CFF - 
CLASS: bel, 
NAME: SLICE_X78Y183/CFF, 
TYPE: REG_INIT, 

SLICE_X79Y184/D5FF - 
CLASS: bel, 
NAME: SLICE_X79Y184/D5FF, 
TYPE: FF_INIT, 

SLICE_X78Y186/BFF - 
CLASS: bel, 
NAME: SLICE_X78Y186/BFF, 
TYPE: REG_INIT, 

SLICE_X79Y183/C5FF - 
CLASS: bel, 
NAME: SLICE_X79Y183/C5FF, 
TYPE: FF_INIT, 

SLICE_X79Y182/B5FF - 
CLASS: bel, 
NAME: SLICE_X79Y182/B5FF, 
TYPE: FF_INIT, 

SLICE_X78Y182/CFF - 
CLASS: bel, 
NAME: SLICE_X78Y182/CFF, 
TYPE: REG_INIT, 

SLICE_X79Y182/D5FF - 
CLASS: bel, 
NAME: SLICE_X79Y182/D5FF, 
TYPE: FF_INIT, 

SLICE_X79Y182/C5FF - 
CLASS: bel, 
NAME: SLICE_X79Y182/C5FF, 
TYPE: FF_INIT, 

SLICE_X79Y182/CFF - 
CLASS: bel, 
NAME: SLICE_X79Y182/CFF, 
TYPE: REG_INIT, 

SLICE_X79Y181/A5FF - 
CLASS: bel, 
NAME: SLICE_X79Y181/A5FF, 
TYPE: FF_INIT, 

SLICE_X77Y182/A5FF - 
CLASS: bel, 
NAME: SLICE_X77Y182/A5FF, 
TYPE: FF_INIT, 

SLICE_X79Y181/C5FF - 
CLASS: bel, 
NAME: SLICE_X79Y181/C5FF, 
TYPE: FF_INIT, 

SLICE_X79Y180/B5FF - 
CLASS: bel, 
NAME: SLICE_X79Y180/B5FF, 
TYPE: FF_INIT, 

SLICE_X78Y186/AFF - 
CLASS: bel, 
NAME: SLICE_X78Y186/AFF, 
TYPE: REG_INIT, 

SLICE_X78Y180/CFF - 
CLASS: bel, 
NAME: SLICE_X78Y180/CFF, 
TYPE: REG_INIT, 

SLICE_X79Y181/D5FF - 
CLASS: bel, 
NAME: SLICE_X79Y181/D5FF, 
TYPE: FF_INIT, 

SLICE_X79Y180/C5FF - 
CLASS: bel, 
NAME: SLICE_X79Y180/C5FF, 
TYPE: FF_INIT, 

SLICE_X78Y179/A5FF - 
CLASS: bel, 
NAME: SLICE_X78Y179/A5FF, 
TYPE: FF_INIT, 

SLICE_X78Y185/DFF - 
CLASS: bel, 
NAME: SLICE_X78Y185/DFF, 
TYPE: REG_INIT, 

SLICE_X79Y185/A5FF - 
CLASS: bel, 
NAME: SLICE_X79Y185/A5FF, 
TYPE: FF_INIT, 

SLICE_X78Y185/BFF - 
CLASS: bel, 
NAME: SLICE_X78Y185/BFF, 
TYPE: REG_INIT, 

DSP48_X2Y76/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X2Y76/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

DSP48_X2Y77/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X2Y77/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

DSP48_X2Y74/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X2Y74/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

DSP48_X2Y75/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X2Y75/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

SLICE_X78Y187/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X78Y187/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y186/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X78Y186/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y171/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y171/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y176/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A4))+((~A5)*A4) , 
NAME: SLICE_X77Y176/C6LUT, 
TYPE: LUT6, 

SLICE_X78Y186/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y186/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y171/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y171/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y176/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A3))+((~A6)*A3) , 
NAME: SLICE_X77Y176/B6LUT, 
TYPE: LUT6, 

SLICE_X78Y185/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X78Y185/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y171/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X77Y171/A6LUT, 
TYPE: LUT6, 

SLICE_X77Y176/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X77Y176/A6LUT, 
TYPE: LUT6, 

SLICE_X78Y185/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y185/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y170/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X77Y170/D6LUT, 
TYPE: LUT6, 

SLICE_X77Y175/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y175/D6LUT, 
TYPE: LUT6, 

SLICE_X78Y185/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X78Y185/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y170/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y170/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y175/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A5))+((~A4)*A5) , 
NAME: SLICE_X77Y175/C6LUT, 
TYPE: LUT6, 

SLICE_X78Y185/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y185/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y170/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y170/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y175/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y175/B6LUT, 
TYPE: LUT6, 

SLICE_X78Y184/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y184/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y170/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X77Y170/A6LUT, 
TYPE: LUT6, 

SLICE_X77Y175/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X77Y175/A6LUT, 
TYPE: LUT6, 

SLICE_X78Y184/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y184/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y167/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X77Y167/CARRY4, 
TYPE: CARRY4, 

SLICE_X77Y174/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X77Y174/D6LUT, 
TYPE: LUT6, 

SLICE_X78Y184/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X78Y184/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y168/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4))+((~A6)*A4) , 
NAME: SLICE_X77Y168/D6LUT, 
TYPE: LUT6, 

SLICE_X77Y174/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y174/C6LUT, 
TYPE: LUT6, 

SLICE_X78Y184/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y184/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y168/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4))+((~A6)*A4) , 
NAME: SLICE_X77Y168/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y174/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y174/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y172/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X77Y172/CARRY4, 
TYPE: CARRY4, 

SLICE_X77Y176/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X77Y176/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y186/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X78Y186/CARRY4, 
TYPE: CARRY4, 

SLICE_X77Y168/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y168/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y174/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X77Y174/A6LUT, 
TYPE: LUT6, 

SLICE_X77Y168/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y168/A6LUT, 
TYPE: LUT6, 

SLICE_X77Y173/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6))+((~A3)*A6) , 
NAME: SLICE_X77Y173/D6LUT, 
TYPE: LUT6, 

SLICE_X77Y166/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X77Y166/CARRY4, 
TYPE: CARRY4, 

SLICE_X77Y173/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y173/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y167/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4))+((~A6)*A4) , 
NAME: SLICE_X77Y167/D6LUT, 
TYPE: LUT6, 

SLICE_X77Y173/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y173/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y167/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4))+((~A6)*A4) , 
NAME: SLICE_X77Y167/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y173/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X77Y173/A6LUT, 
TYPE: LUT6, 

SLICE_X78Y183/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y183/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y167/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y167/B6LUT, 
TYPE: LUT6, 

SLICE_X78Y183/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y183/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y167/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y167/A6LUT, 
TYPE: LUT6, 

SLICE_X78Y183/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X78Y183/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y165/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X77Y165/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y183/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y183/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y166/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4))+((~A6)*A4) , 
NAME: SLICE_X77Y166/D6LUT, 
TYPE: LUT6, 

SLICE_X78Y182/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y182/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y166/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4))+((~A6)*A4) , 
NAME: SLICE_X77Y166/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y171/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X77Y171/CARRY4, 
TYPE: CARRY4, 

SLICE_X77Y175/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X77Y175/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y185/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X78Y185/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y182/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y182/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y166/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y166/B6LUT, 
TYPE: LUT6, 

SLICE_X78Y182/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X78Y182/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y166/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y166/A6LUT, 
TYPE: LUT6, 

SLICE_X78Y182/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y182/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y165/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4))+((~A6)*A4) , 
NAME: SLICE_X77Y165/D6LUT, 
TYPE: LUT6, 

SLICE_X78Y181/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y181/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y165/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y165/C6LUT, 
TYPE: LUT6, 

SLICE_X78Y181/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y181/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y165/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y165/B6LUT, 
TYPE: LUT6, 

SLICE_X78Y181/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X78Y181/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y181/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y181/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y180/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y180/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y180/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y180/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y180/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y180/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y170/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X77Y170/CARRY4, 
TYPE: CARRY4, 

SLICE_X77Y174/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X77Y174/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y184/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X78Y184/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y180/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3))+((~A5)*A3) , 
NAME: SLICE_X78Y180/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y178/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X78Y178/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y179/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4))+((~A6)*A4) , 
NAME: SLICE_X78Y179/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y179/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A4))+((~A5)*A4) , 
NAME: SLICE_X78Y179/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y179/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y179/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y179/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A3))+((~A5)*A3)) , 
NAME: SLICE_X78Y179/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y177/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X78Y177/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y178/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4))+((~A6)*A4) , 
NAME: SLICE_X78Y178/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y178/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A4))+((~A5)*A4) , 
NAME: SLICE_X78Y178/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y178/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y178/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y168/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X77Y168/CARRY4, 
TYPE: CARRY4, 

SLICE_X77Y173/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X77Y173/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y183/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X78Y183/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y178/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3))+((~A5)*A3) , 
NAME: SLICE_X78Y178/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y176/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X78Y176/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y177/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X78Y177/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y177/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y177/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y177/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y177/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y177/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y177/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y176/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X78Y176/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y176/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y176/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y176/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y176/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y187/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A5))+((~A4)*A5) , 
NAME: SLICE_X78Y187/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y172/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X77Y172/D6LUT, 
TYPE: LUT6, 

SLICE_X78Y182/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X78Y182/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y187/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X78Y187/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y172/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y172/C6LUT, 
TYPE: LUT6, 

SLICE_X78Y181/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X78Y181/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y187/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4))+((~A6)*A4) , 
NAME: SLICE_X78Y187/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y172/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y172/B6LUT, 
TYPE: LUT6, 

SLICE_X78Y180/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X78Y180/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y186/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X78Y186/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y172/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X77Y172/A6LUT, 
TYPE: LUT6, 

SLICE_X78Y179/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X78Y179/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y186/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X78Y186/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y171/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X77Y171/D6LUT, 
TYPE: LUT6, 

DSP48_X2Y72/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X2Y72/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

DSP48_X2Y73/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X2Y73/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

DSP48_X2Y70/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X2Y70/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

DSP48_X2Y71/DSP48E1 - 
CLASS: bel, 
NAME: DSP48_X2Y71/DSP48E1, 
TYPE: DSP48E1_DSP48E1, 

SLICE_X76Y183/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X76Y183/CARRY4, 
TYPE: CARRY4, 

SLICE_X76Y183/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)) , 
NAME: SLICE_X76Y183/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X76Y183/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X76Y183/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y182/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X76Y182/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y182/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X76Y182/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y182/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X76Y182/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y182/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X76Y182/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y181/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X76Y181/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y181/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X76Y181/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y181/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X76Y181/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y182/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X76Y182/CARRY4, 
TYPE: CARRY4, 

SLICE_X76Y181/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X76Y181/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y180/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X76Y180/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y180/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X76Y180/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y180/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X76Y180/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y180/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X76Y180/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y179/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X76Y179/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y179/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X76Y179/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y179/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X76Y179/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y179/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X76Y179/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y178/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X76Y178/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y181/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X76Y181/CARRY4, 
TYPE: CARRY4, 

SLICE_X76Y178/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X76Y178/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y178/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X76Y178/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y178/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X76Y178/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y177/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X76Y177/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y177/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X76Y177/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y177/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X76Y177/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y177/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X76Y177/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y177/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X77Y177/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y176/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X76Y176/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y176/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X76Y176/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y180/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X76Y180/CARRY4, 
TYPE: CARRY4, 

SLICE_X76Y176/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X76Y176/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y176/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5))) , 
NAME: SLICE_X76Y176/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y169/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)*A6) , 
NAME: SLICE_X77Y169/D6LUT, 
TYPE: LUT6, 

SLICE_X77Y169/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y169/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y169/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y169/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y169/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5))+((~A6)*A5) , 
NAME: SLICE_X77Y169/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y179/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X76Y179/CARRY4, 
TYPE: CARRY4, 

SLICE_X76Y178/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X76Y178/CARRY4, 
TYPE: CARRY4, 

SLICE_X76Y177/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X76Y177/CARRY4, 
TYPE: CARRY4, 

SLICE_X76Y176/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X76Y176/CARRY4, 
TYPE: CARRY4, 

SLICE_X77Y169/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X77Y169/CARRY4, 
TYPE: CARRY4, 

