// Seed: 3925953581
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1;
  wire id_8;
  integer id_9;
  wire id_10;
endmodule
module module_1 (
    output supply1 id_0,
    output wire id_1,
    output supply0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output wor id_5,
    output wire id_6,
    input uwire id_7
    , id_9
);
  uwire id_10;
  tri   id_11 = id_7;
  module_0(
      id_9, id_9, id_10, id_9, id_9, id_9, id_10
  );
  assign id_2 = 1;
  tri id_12;
  generate
    if (id_11 == 1) begin
      assign id_5 = (1'd0 || id_10);
      assign id_1 = 1;
    end else begin
      assign id_12 = id_7;
    end
  endgenerate
endmodule
