<?xml version="1.0" encoding="utf-8" ?> 

<Synthesis_deps>

  <Version XPSPNVER="1.0" EDKVER="14.7" />
  <FPGA family="zynq" device="xc7z010" package="clg400" speedgrade="-3" />
  <File Type="MHS" URL="../../processor.mhs" />
  <File Type="UCF" URL="../../data/processor.ucf" />
  <File Type="PlatgenOpt" URL="../platgen.opt" />


</Synthesis_deps>
