# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -voptargs="+acc" AES_ENC_Wrapper_tb 
# Start time: 21:41:36 on May 11,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.AES_ENC_Wrapper_tb(fast)
# Loading work.AES_AXI_wrapper(fast)
# Loading work.AES_top(fast)
# Loading work.Key_Expansion(fast)
# Loading work.AddRoundKey(fast)
# Loading work.subByte(fast)
# Loading work.sbox(fast)
# Loading work.ShiftRows(fast)
# Loading work.MixColumns(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (6) for port 'S_AXI_WSTRB'. The port definition is at: ../AES_AXI_wrapper.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /AES_ENC_Wrapper_tb/DUT File: AES_ENC_Wrapper_tb.sv Line: 33
add wave -position insertpoint sim:/AES_ENC_Wrapper_tb/DUT/*
run -all
# ** Note: $stop    : AES_ENC_Wrapper_tb.sv(239)
#    Time: 1950 ns  Iteration: 0  Instance: /AES_ENC_Wrapper_tb
# Break in Module AES_ENC_Wrapper_tb at AES_ENC_Wrapper_tb.sv line 239
# Causality operation skipped due to absence of debug database file
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.AES_ENC_Wrapper_tb(fast)
# Loading work.AES_AXI_wrapper(fast)
# Loading work.AES_top(fast)
# Loading work.Key_Expansion(fast)
# Loading work.AddRoundKey(fast)
# Loading work.subByte(fast)
# Loading work.sbox(fast)
# Loading work.ShiftRows(fast)
# Loading work.MixColumns(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (6) for port 'S_AXI_WSTRB'. The port definition is at: ../AES_AXI_wrapper.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /AES_ENC_Wrapper_tb/DUT File: AES_ENC_Wrapper_tb.sv Line: 33
run -all
# ** Note: $stop    : AES_ENC_Wrapper_tb.sv(239)
#    Time: 1950 ns  Iteration: 0  Instance: /AES_ENC_Wrapper_tb
# Break in Module AES_ENC_Wrapper_tb at AES_ENC_Wrapper_tb.sv line 239
# End time: 21:51:23 on May 11,2025, Elapsed time: 0:09:47
# Errors: 0, Warnings: 1
