Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date              : Fri Nov 16 16:10:53 2018
| Host              : westeros running 64-bit Ubuntu 18.04.1 LTS
| Command           : report_timing_summary -file ./reports/synth_timing_report_aes.txt -delay_type min_max -max_path 50
| Design            : aes
| Device            : xcku035-fbva900
| Speed File        : -3  PRODUCTION 1.23 12-12-2016
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 256 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 128 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.940        0.000                      0                  384       -0.048      -11.291                    248                  384        0.975        0.000                       0                   646  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 1.250}        2.500           400.000         
  w_clkfbout_clk_wiz_gen  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         0.940        0.000                      0                  384       -0.048      -11.291                    248                  384        0.975        0.000                       0                   642  
  w_clkfbout_clk_wiz_gen                                                                                                                                                    8.824        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            0.938         10.000      9.062                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.940ns,  Total Violation        0.000ns
Hold  :          248  Failing Endpoints,  Worst Slack       -0.048ns,  Total Violation      -11.291ns
PW    :            0  Failing Endpoints,  Worst Slack        0.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 A_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.372ns (26.105%)  route 1.053ns (73.895%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[10]/Q
                         net (fo=114, unplaced)       0.346     0.497    A[10]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.664 r  E[9]_i_7/O
                         net (fo=4, unplaced)         0.237     0.901    E[9]_i_7_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     0.935 r  E[17]_i_2/O
                         net (fo=2, unplaced)         0.224     1.159    E[17]_i_2_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.193 r  E[21]_i_3/O
                         net (fo=1, unplaced)         0.224     1.417    E[21]_i_3_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.034     1.451 r  E[21]_i_1/O
                         net (fo=1, unplaced)         0.022     1.473    D[21]
                         FDRE                                         r  E_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[21]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[21]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.473    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 A_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.305ns (22.881%)  route 1.028ns (77.119%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[13]/Q
                         net (fo=102, unplaced)       0.303     0.454    A[13]
                         LUT3 (Prop_LUT3_I0_O)        0.100     0.554 r  E[102]_i_3/O
                         net (fo=5, unplaced)         0.242     0.796    m2/p_0_in294_in[124]
                         LUT6 (Prop_LUT6_I4_O)        0.034     0.830 r  E[106]_i_2/O
                         net (fo=4, unplaced)         0.237     1.067    E[106]_i_2_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.101 r  E[114]_i_2/O
                         net (fo=1, unplaced)         0.224     1.325    E[114]_i_2_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.359 r  E[114]_i_1/O
                         net (fo=1, unplaced)         0.022     1.381    D[114]
                         FDRE                                         r  E_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[114]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[114]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.381    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 A_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.471ns (36.427%)  route 0.822ns (63.573%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[10]/Q
                         net (fo=114, unplaced)       0.346     0.497    A[10]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.664 r  E[9]_i_7/O
                         net (fo=4, unplaced)         0.230     0.894    E[9]_i_7_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.167     1.061 r  E[13]_i_4/O
                         net (fo=1, unplaced)         0.224     1.285    E[13]_i_4_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.319 r  E[13]_i_1/O
                         net (fo=1, unplaced)         0.022     1.341    D[13]
                         FDRE                                         r  E_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[13]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[13]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.341    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 A_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.456ns (35.376%)  route 0.833ns (64.624%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[15]/Q
                         net (fo=126, unplaced)       0.348     0.499    A[15]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  E[3]_i_11/O
                         net (fo=1, unplaced)         0.000     0.666    E[3]_i_11_n_0
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     0.728 r  E_reg[3]_i_8/O
                         net (fo=1, unplaced)         0.025     0.753    E_reg[3]_i_8_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.056     0.809 r  E_reg[3]_i_7/O
                         net (fo=5, unplaced)         0.214     1.023    m2/Z298_in[124]
                         LUT5 (Prop_LUT5_I0_O)        0.034     1.057 r  E[11]_i_3/O
                         net (fo=1, unplaced)         0.224     1.281    E[11]_i_3_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.315 r  E[11]_i_1/O
                         net (fo=1, unplaced)         0.022     1.337    D[11]
                         FDRE                                         r  E_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[11]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[11]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 A_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.398ns (33.194%)  route 0.801ns (66.806%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[15]/Q
                         net (fo=126, unplaced)       0.312     0.463    A[15]
                         LUT5 (Prop_LUT5_I1_O)        0.176     0.639 r  E[13]_i_5/O
                         net (fo=1, unplaced)         0.225     0.864    E[13]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.898 r  E[13]_i_2/O
                         net (fo=5, unplaced)         0.242     1.140    m2/Z298_in[114]
                         LUT5 (Prop_LUT5_I4_O)        0.085     1.225 r  E[69]_i_1/O
                         net (fo=1, unplaced)         0.022     1.247    D[69]
                         FDRE                                         r  E_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[69]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[69]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.247    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 A_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.494ns (41.374%)  route 0.700ns (58.626%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[10]/Q
                         net (fo=114, unplaced)       0.310     0.461    A[10]
                         LUT4 (Prop_LUT4_I0_O)        0.176     0.637 r  E[7]_i_7/O
                         net (fo=2, unplaced)         0.225     0.862    E[7]_i_7_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.115     0.977 r  E[7]_i_3/O
                         net (fo=1, unplaced)         0.143     1.120    E[7]_i_3_n_0
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.220 r  E[7]_i_1/O
                         net (fo=1, unplaced)         0.022     1.242    D[7]
                         FDRE                                         r  E_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[7]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[7]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 A_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.428ns (36.210%)  route 0.754ns (63.790%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[9]/Q
                         net (fo=103, unplaced)       0.307     0.458    A[9]
                         LUT4 (Prop_LUT4_I0_O)        0.176     0.634 r  E[9]_i_12/O
                         net (fo=1, unplaced)         0.225     0.859    E[9]_i_12_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.115     0.974 r  E[9]_i_4/O
                         net (fo=1, unplaced)         0.200     1.174    E[9]_i_4_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.208 r  E[9]_i_1/O
                         net (fo=1, unplaced)         0.022     1.230    D[9]
                         FDRE                                         r  E_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[9]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[9]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.230    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 A_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.338ns (28.963%)  route 0.829ns (71.037%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[10]/Q
                         net (fo=114, unplaced)       0.346     0.497    A[10]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.664 r  E[110]_i_2/O
                         net (fo=4, unplaced)         0.237     0.901    m2/Z298_in[17]
                         LUT4 (Prop_LUT4_I0_O)        0.034     0.935 r  E[126]_i_5/O
                         net (fo=1, unplaced)         0.224     1.159    E[126]_i_5_n_0
                         LUT5 (Prop_LUT5_I3_O)        0.034     1.193 r  E[126]_i_1/O
                         net (fo=1, unplaced)         0.022     1.215    D[126]
                         FDRE                                         r  E_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[126]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[126]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 A_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.338ns (28.988%)  route 0.828ns (71.012%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[10]/Q
                         net (fo=114, unplaced)       0.346     0.497    A[10]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.664 r  E[38]_i_3/O
                         net (fo=3, unplaced)         0.230     0.894    E[38]_i_3_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.034     0.928 r  E[14]_i_3/O
                         net (fo=3, unplaced)         0.230     1.158    m2/Z298_in[113]
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.192 r  E[14]_i_1/O
                         net (fo=1, unplaced)         0.022     1.214    D[14]
                         FDRE                                         r  E_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[14]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[14]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 A_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.338ns (28.988%)  route 0.828ns (71.012%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[10]/Q
                         net (fo=114, unplaced)       0.346     0.497    A[10]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.664 r  E[38]_i_3/O
                         net (fo=3, unplaced)         0.230     0.894    E[38]_i_3_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.034     0.928 r  E[14]_i_3/O
                         net (fo=3, unplaced)         0.230     1.158    m2/Z298_in[113]
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.192 r  E[22]_i_1/O
                         net (fo=1, unplaced)         0.022     1.214    D[22]
                         FDRE                                         r  E_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[22]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[22]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 A_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.338ns (28.988%)  route 0.828ns (71.012%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[10]/Q
                         net (fo=114, unplaced)       0.346     0.497    A[10]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.664 r  E[38]_i_3/O
                         net (fo=3, unplaced)         0.230     0.894    E[38]_i_3_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.034     0.928 r  E[14]_i_3/O
                         net (fo=3, unplaced)         0.230     1.158    m2/Z298_in[113]
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.192 r  E[30]_i_1/O
                         net (fo=1, unplaced)         0.022     1.214    D[30]
                         FDRE                                         r  E_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[30]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[30]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 A_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.338ns (29.038%)  route 0.826ns (70.962%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[9]/Q
                         net (fo=103, unplaced)       0.343     0.494    A[9]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.661 r  E[8]_i_9/O
                         net (fo=1, unplaced)         0.224     0.885    E[8]_i_9_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     0.919 r  E[8]_i_2/O
                         net (fo=4, unplaced)         0.237     1.156    E[8]_i_2_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     1.190 r  E[20]_i_1/O
                         net (fo=2, unplaced)         0.022     1.212    E[20]_i_1_n_0
                         FDRE                                         r  E_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[20]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[20]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.212    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 A_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.338ns (29.038%)  route 0.826ns (70.962%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[9]/Q
                         net (fo=103, unplaced)       0.343     0.494    A[9]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.661 r  E[8]_i_9/O
                         net (fo=1, unplaced)         0.224     0.885    E[8]_i_9_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     0.919 r  E[8]_i_2/O
                         net (fo=4, unplaced)         0.237     1.156    E[8]_i_2_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     1.190 r  E[20]_i_1/O
                         net (fo=2, unplaced)         0.022     1.212    E[20]_i_1_n_0
                         FDRE                                         r  E_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[28]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[28]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.212    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 A_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.338ns (29.063%)  route 0.825ns (70.937%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[15]/Q
                         net (fo=126, unplaced)       0.348     0.499    A[15]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  E[12]_i_5/O
                         net (fo=1, unplaced)         0.225     0.891    E[12]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.925 r  E[12]_i_4/O
                         net (fo=3, unplaced)         0.230     1.155    m2/Z298_in[115]
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.189 r  E[36]_i_1/O
                         net (fo=9, unplaced)         0.022     1.211    D[36]
                         FDRE                                         r  E_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[100]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[100]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 A_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.338ns (29.063%)  route 0.825ns (70.937%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[15]/Q
                         net (fo=126, unplaced)       0.348     0.499    A[15]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  E[12]_i_5/O
                         net (fo=1, unplaced)         0.225     0.891    E[12]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.925 r  E[12]_i_4/O
                         net (fo=3, unplaced)         0.230     1.155    m2/Z298_in[115]
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.189 r  E[12]_i_1/O
                         net (fo=1, unplaced)         0.022     1.211    D[12]
                         FDRE                                         r  E_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[12]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[12]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 A_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.338ns (29.063%)  route 0.825ns (70.937%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[15]/Q
                         net (fo=126, unplaced)       0.348     0.499    A[15]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  E[12]_i_5/O
                         net (fo=1, unplaced)         0.225     0.891    E[12]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.925 r  E[12]_i_4/O
                         net (fo=3, unplaced)         0.230     1.155    m2/Z298_in[115]
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.189 r  E[36]_i_1/O
                         net (fo=9, unplaced)         0.022     1.211    D[36]
                         FDRE                                         r  E_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[36]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[36]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 A_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.338ns (29.063%)  route 0.825ns (70.937%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[15]/Q
                         net (fo=126, unplaced)       0.348     0.499    A[15]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  E[12]_i_5/O
                         net (fo=1, unplaced)         0.225     0.891    E[12]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.925 r  E[12]_i_4/O
                         net (fo=3, unplaced)         0.230     1.155    m2/Z298_in[115]
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.189 r  E[36]_i_1/O
                         net (fo=9, unplaced)         0.022     1.211    D[36]
                         FDRE                                         r  E_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[44]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[44]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 A_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.338ns (29.063%)  route 0.825ns (70.937%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[15]/Q
                         net (fo=126, unplaced)       0.348     0.499    A[15]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  E[12]_i_5/O
                         net (fo=1, unplaced)         0.225     0.891    E[12]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.925 r  E[12]_i_4/O
                         net (fo=3, unplaced)         0.230     1.155    m2/Z298_in[115]
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.189 r  E[36]_i_1/O
                         net (fo=9, unplaced)         0.022     1.211    D[36]
                         FDRE                                         r  E_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[52]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[52]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 A_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.338ns (29.063%)  route 0.825ns (70.937%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[15]/Q
                         net (fo=126, unplaced)       0.348     0.499    A[15]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  E[12]_i_5/O
                         net (fo=1, unplaced)         0.225     0.891    E[12]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.925 r  E[12]_i_4/O
                         net (fo=3, unplaced)         0.230     1.155    m2/Z298_in[115]
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.189 r  E[36]_i_1/O
                         net (fo=9, unplaced)         0.022     1.211    D[36]
                         FDRE                                         r  E_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[60]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[60]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 A_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.338ns (29.063%)  route 0.825ns (70.937%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[15]/Q
                         net (fo=126, unplaced)       0.348     0.499    A[15]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  E[12]_i_5/O
                         net (fo=1, unplaced)         0.225     0.891    E[12]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.925 r  E[12]_i_4/O
                         net (fo=3, unplaced)         0.230     1.155    m2/Z298_in[115]
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.189 r  E[36]_i_1/O
                         net (fo=9, unplaced)         0.022     1.211    D[36]
                         FDRE                                         r  E_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[68]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[68]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 A_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.338ns (29.063%)  route 0.825ns (70.937%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[15]/Q
                         net (fo=126, unplaced)       0.348     0.499    A[15]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  E[12]_i_5/O
                         net (fo=1, unplaced)         0.225     0.891    E[12]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.925 r  E[12]_i_4/O
                         net (fo=3, unplaced)         0.230     1.155    m2/Z298_in[115]
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.189 r  E[36]_i_1/O
                         net (fo=9, unplaced)         0.022     1.211    D[36]
                         FDRE                                         r  E_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[76]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[76]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 A_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.338ns (29.063%)  route 0.825ns (70.937%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[15]/Q
                         net (fo=126, unplaced)       0.348     0.499    A[15]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  E[12]_i_5/O
                         net (fo=1, unplaced)         0.225     0.891    E[12]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.925 r  E[12]_i_4/O
                         net (fo=3, unplaced)         0.230     1.155    m2/Z298_in[115]
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.189 r  E[36]_i_1/O
                         net (fo=9, unplaced)         0.022     1.211    D[36]
                         FDRE                                         r  E_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[84]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[84]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 A_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.338ns (29.063%)  route 0.825ns (70.937%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[15]/Q
                         net (fo=126, unplaced)       0.348     0.499    A[15]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  E[12]_i_5/O
                         net (fo=1, unplaced)         0.225     0.891    E[12]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.925 r  E[12]_i_4/O
                         net (fo=3, unplaced)         0.230     1.155    m2/Z298_in[115]
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.189 r  E[36]_i_1/O
                         net (fo=9, unplaced)         0.022     1.211    D[36]
                         FDRE                                         r  E_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[92]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[92]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 A_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.338ns (29.188%)  route 0.820ns (70.812%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[11]/Q
                         net (fo=107, unplaced)       0.344     0.495    A[11]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.662 r  E[39]_i_4/O
                         net (fo=2, unplaced)         0.224     0.886    E[39]_i_4_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     0.920 r  E[7]_i_4/O
                         net (fo=3, unplaced)         0.230     1.150    m2/Z298_in[120]
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.184 r  E[15]_i_1/O
                         net (fo=2, unplaced)         0.022     1.206    D[15]
                         FDRE                                         r  E_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[15]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[15]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 A_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.338ns (29.188%)  route 0.820ns (70.812%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[11]/Q
                         net (fo=107, unplaced)       0.344     0.495    A[11]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.662 r  E[39]_i_4/O
                         net (fo=2, unplaced)         0.224     0.886    E[39]_i_4_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     0.920 r  E[7]_i_4/O
                         net (fo=3, unplaced)         0.230     1.150    m2/Z298_in[120]
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.184 r  E[15]_i_1/O
                         net (fo=2, unplaced)         0.022     1.206    D[15]
                         FDRE                                         r  E_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[23]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[23]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 A_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.338ns (29.188%)  route 0.820ns (70.812%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[11]/Q
                         net (fo=107, unplaced)       0.344     0.495    A[11]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.662 r  E[39]_i_4/O
                         net (fo=2, unplaced)         0.224     0.886    E[39]_i_4_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     0.920 r  E[7]_i_4/O
                         net (fo=3, unplaced)         0.230     1.150    m2/Z298_in[120]
                         LUT4 (Prop_LUT4_I0_O)        0.034     1.184 r  E[31]_i_1/O
                         net (fo=1, unplaced)         0.022     1.206    D[31]
                         FDRE                                         r  E_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[31]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[31]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 A_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.347ns (30.017%)  route 0.809ns (69.983%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[12]/Q
                         net (fo=98, unplaced)        0.306     0.457    A[12]
                         LUT5 (Prop_LUT5_I1_O)        0.176     0.633 r  E[20]_i_2/O
                         net (fo=10, unplaced)        0.257     0.890    E[20]_i_2_n_0
                         LUT4 (Prop_LUT4_I1_O)        0.034     0.924 r  E[107]_i_2/O
                         net (fo=1, unplaced)         0.224     1.148    E[107]_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.182 r  E[107]_i_1/O
                         net (fo=3, unplaced)         0.022     1.204    D[107]
                         FDRE                                         r  E_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[107]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[107]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.204    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 A_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.347ns (30.017%)  route 0.809ns (69.983%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[12]/Q
                         net (fo=98, unplaced)        0.306     0.457    A[12]
                         LUT5 (Prop_LUT5_I1_O)        0.176     0.633 r  E[20]_i_2/O
                         net (fo=10, unplaced)        0.257     0.890    E[20]_i_2_n_0
                         LUT4 (Prop_LUT4_I1_O)        0.034     0.924 r  E[107]_i_2/O
                         net (fo=1, unplaced)         0.224     1.148    E[107]_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.182 r  E[107]_i_1/O
                         net (fo=3, unplaced)         0.022     1.204    D[107]
                         FDRE                                         r  E_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[115]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[115]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.204    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 A_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.347ns (30.017%)  route 0.809ns (69.983%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[12]/Q
                         net (fo=98, unplaced)        0.306     0.457    A[12]
                         LUT5 (Prop_LUT5_I1_O)        0.176     0.633 r  E[20]_i_2/O
                         net (fo=10, unplaced)        0.257     0.890    E[20]_i_2_n_0
                         LUT4 (Prop_LUT4_I1_O)        0.034     0.924 r  E[107]_i_2/O
                         net (fo=1, unplaced)         0.224     1.148    E[107]_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.182 r  E[107]_i_1/O
                         net (fo=3, unplaced)         0.022     1.204    D[107]
                         FDRE                                         r  E_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[123]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[123]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.204    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 A_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.338ns (29.340%)  route 0.814ns (70.660%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[13]/Q
                         net (fo=102, unplaced)       0.343     0.494    A[13]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.661 r  E[1]_i_7/O
                         net (fo=1, unplaced)         0.225     0.886    E[1]_i_7_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.920 r  E[1]_i_3/O
                         net (fo=1, unplaced)         0.224     1.144    E[1]_i_3_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.178 r  E[1]_i_1/O
                         net (fo=1, unplaced)         0.022     1.200    D[1]
                         FDRE                                         r  E_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[1]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[1]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 A_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.338ns (29.340%)  route 0.814ns (70.660%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[11]/Q
                         net (fo=107, unplaced)       0.344     0.495    A[11]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.662 r  E[104]_i_2/O
                         net (fo=2, unplaced)         0.224     0.886    E[104]_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.920 r  E[0]_i_2/O
                         net (fo=1, unplaced)         0.224     1.144    E[0]_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.178 r  E[0]_i_1/O
                         net (fo=3, unplaced)         0.022     1.200    D[0]
                         FDRE                                         r  E_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[0]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[0]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 A_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.338ns (29.340%)  route 0.814ns (70.660%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[11]/Q
                         net (fo=107, unplaced)       0.344     0.495    A[11]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.662 r  E[104]_i_2/O
                         net (fo=2, unplaced)         0.224     0.886    E[104]_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.920 r  E[0]_i_2/O
                         net (fo=1, unplaced)         0.224     1.144    E[0]_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.178 r  E[0]_i_1/O
                         net (fo=3, unplaced)         0.022     1.200    D[0]
                         FDRE                                         r  E_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[112]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[112]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 A_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.338ns (29.340%)  route 0.814ns (70.660%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[11]/Q
                         net (fo=107, unplaced)       0.344     0.495    A[11]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.662 r  E[104]_i_2/O
                         net (fo=2, unplaced)         0.224     0.886    E[104]_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.920 r  E[0]_i_2/O
                         net (fo=1, unplaced)         0.224     1.144    E[0]_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.178 r  E[0]_i_1/O
                         net (fo=3, unplaced)         0.022     1.200    D[0]
                         FDRE                                         r  E_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[120]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[120]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 A_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.347ns (30.226%)  route 0.801ns (69.774%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[15]/Q
                         net (fo=126, unplaced)       0.312     0.463    A[15]
                         LUT5 (Prop_LUT5_I1_O)        0.176     0.639 r  E[13]_i_5/O
                         net (fo=1, unplaced)         0.225     0.864    E[13]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.898 r  E[13]_i_2/O
                         net (fo=5, unplaced)         0.242     1.140    m2/Z298_in[114]
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.174 r  E[37]_i_1/O
                         net (fo=8, unplaced)         0.022     1.196    D[37]
                         FDRE                                         r  E_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[101]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[101]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 A_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.286ns (24.913%)  route 0.862ns (75.087%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[13]/Q
                         net (fo=102, unplaced)       0.307     0.458    A[13]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.573 r  E[11]_i_2/O
                         net (fo=25, unplaced)        0.278     0.851    m2/p_0_in294_in[120]
                         LUT4 (Prop_LUT4_I2_O)        0.034     0.885 r  E[19]_i_2/O
                         net (fo=9, unplaced)         0.255     1.140    E[19]_i_2_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     1.174 r  E[109]_i_1/O
                         net (fo=3, unplaced)         0.022     1.196    D[109]
                         FDRE                                         r  E_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[109]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[109]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 A_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.286ns (24.913%)  route 0.862ns (75.087%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[13]/Q
                         net (fo=102, unplaced)       0.307     0.458    A[13]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.573 r  E[11]_i_2/O
                         net (fo=25, unplaced)        0.278     0.851    m2/p_0_in294_in[120]
                         LUT4 (Prop_LUT4_I2_O)        0.034     0.885 r  E[19]_i_2/O
                         net (fo=9, unplaced)         0.255     1.140    E[19]_i_2_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     1.174 r  E[109]_i_1/O
                         net (fo=3, unplaced)         0.022     1.196    D[109]
                         FDRE                                         r  E_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[117]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[117]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 A_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.286ns (24.913%)  route 0.862ns (75.087%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[13]/Q
                         net (fo=102, unplaced)       0.307     0.458    A[13]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.573 r  E[11]_i_2/O
                         net (fo=25, unplaced)        0.278     0.851    m2/p_0_in294_in[120]
                         LUT4 (Prop_LUT4_I2_O)        0.034     0.885 r  E[19]_i_2/O
                         net (fo=9, unplaced)         0.255     1.140    E[19]_i_2_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     1.174 r  E[109]_i_1/O
                         net (fo=3, unplaced)         0.022     1.196    D[109]
                         FDRE                                         r  E_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[125]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[125]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 A_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.347ns (30.226%)  route 0.801ns (69.774%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[15]/Q
                         net (fo=126, unplaced)       0.312     0.463    A[15]
                         LUT5 (Prop_LUT5_I1_O)        0.176     0.639 r  E[13]_i_5/O
                         net (fo=1, unplaced)         0.225     0.864    E[13]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.898 r  E[13]_i_2/O
                         net (fo=5, unplaced)         0.242     1.140    m2/Z298_in[114]
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.174 r  E[29]_i_1/O
                         net (fo=1, unplaced)         0.022     1.196    D[29]
                         FDRE                                         r  E_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[29]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[29]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 A_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.347ns (30.226%)  route 0.801ns (69.774%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[15]/Q
                         net (fo=126, unplaced)       0.312     0.463    A[15]
                         LUT5 (Prop_LUT5_I1_O)        0.176     0.639 r  E[13]_i_5/O
                         net (fo=1, unplaced)         0.225     0.864    E[13]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.898 r  E[13]_i_2/O
                         net (fo=5, unplaced)         0.242     1.140    m2/Z298_in[114]
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.174 r  E[37]_i_1/O
                         net (fo=8, unplaced)         0.022     1.196    D[37]
                         FDRE                                         r  E_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[37]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[37]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 A_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.286ns (24.913%)  route 0.862ns (75.087%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[13]/Q
                         net (fo=102, unplaced)       0.307     0.458    A[13]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.573 r  E[11]_i_2/O
                         net (fo=25, unplaced)        0.278     0.851    m2/p_0_in294_in[120]
                         LUT4 (Prop_LUT4_I2_O)        0.034     0.885 r  E[19]_i_2/O
                         net (fo=9, unplaced)         0.255     1.140    E[19]_i_2_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     1.174 r  E[38]_i_1/O
                         net (fo=8, unplaced)         0.022     1.196    D[38]
                         FDRE                                         r  E_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[38]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[38]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 A_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.286ns (24.913%)  route 0.862ns (75.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[13]/Q
                         net (fo=102, unplaced)       0.307     0.458    A[13]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.573 r  E[11]_i_2/O
                         net (fo=25, unplaced)        0.278     0.851    m2/p_0_in294_in[120]
                         LUT4 (Prop_LUT4_I2_O)        0.034     0.885 r  E[19]_i_2/O
                         net (fo=9, unplaced)         0.255     1.140    E[19]_i_2_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.174 r  E[39]_i_1/O
                         net (fo=8, unplaced)         0.022     1.196    D[39]
                         FDRE                                         r  E_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[39]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[39]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 A_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.347ns (30.226%)  route 0.801ns (69.774%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[15]/Q
                         net (fo=126, unplaced)       0.312     0.463    A[15]
                         LUT5 (Prop_LUT5_I1_O)        0.176     0.639 r  E[13]_i_5/O
                         net (fo=1, unplaced)         0.225     0.864    E[13]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.898 r  E[13]_i_2/O
                         net (fo=5, unplaced)         0.242     1.140    m2/Z298_in[114]
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.174 r  E[37]_i_1/O
                         net (fo=8, unplaced)         0.022     1.196    D[37]
                         FDRE                                         r  E_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[45]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[45]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 A_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.286ns (24.913%)  route 0.862ns (75.087%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[13]/Q
                         net (fo=102, unplaced)       0.307     0.458    A[13]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.573 r  E[11]_i_2/O
                         net (fo=25, unplaced)        0.278     0.851    m2/p_0_in294_in[120]
                         LUT4 (Prop_LUT4_I2_O)        0.034     0.885 r  E[19]_i_2/O
                         net (fo=9, unplaced)         0.255     1.140    E[19]_i_2_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     1.174 r  E[38]_i_1/O
                         net (fo=8, unplaced)         0.022     1.196    D[38]
                         FDRE                                         r  E_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[46]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[46]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 A_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.286ns (24.913%)  route 0.862ns (75.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[13]/Q
                         net (fo=102, unplaced)       0.307     0.458    A[13]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.573 r  E[11]_i_2/O
                         net (fo=25, unplaced)        0.278     0.851    m2/p_0_in294_in[120]
                         LUT4 (Prop_LUT4_I2_O)        0.034     0.885 r  E[19]_i_2/O
                         net (fo=9, unplaced)         0.255     1.140    E[19]_i_2_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.174 r  E[39]_i_1/O
                         net (fo=8, unplaced)         0.022     1.196    D[39]
                         FDRE                                         r  E_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[47]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[47]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 A_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.347ns (30.226%)  route 0.801ns (69.774%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[15]/Q
                         net (fo=126, unplaced)       0.312     0.463    A[15]
                         LUT5 (Prop_LUT5_I1_O)        0.176     0.639 r  E[13]_i_5/O
                         net (fo=1, unplaced)         0.225     0.864    E[13]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.898 r  E[13]_i_2/O
                         net (fo=5, unplaced)         0.242     1.140    m2/Z298_in[114]
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.174 r  E[37]_i_1/O
                         net (fo=8, unplaced)         0.022     1.196    D[37]
                         FDRE                                         r  E_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[53]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[53]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 A_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.286ns (24.913%)  route 0.862ns (75.087%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[13]/Q
                         net (fo=102, unplaced)       0.307     0.458    A[13]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.573 r  E[11]_i_2/O
                         net (fo=25, unplaced)        0.278     0.851    m2/p_0_in294_in[120]
                         LUT4 (Prop_LUT4_I2_O)        0.034     0.885 r  E[19]_i_2/O
                         net (fo=9, unplaced)         0.255     1.140    E[19]_i_2_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     1.174 r  E[38]_i_1/O
                         net (fo=8, unplaced)         0.022     1.196    D[38]
                         FDRE                                         r  E_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[54]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[54]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 A_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.286ns (24.913%)  route 0.862ns (75.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[13]/Q
                         net (fo=102, unplaced)       0.307     0.458    A[13]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.573 r  E[11]_i_2/O
                         net (fo=25, unplaced)        0.278     0.851    m2/p_0_in294_in[120]
                         LUT4 (Prop_LUT4_I2_O)        0.034     0.885 r  E[19]_i_2/O
                         net (fo=9, unplaced)         0.255     1.140    E[19]_i_2_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.174 r  E[39]_i_1/O
                         net (fo=8, unplaced)         0.022     1.196    D[39]
                         FDRE                                         r  E_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[55]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[55]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 A_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.347ns (30.226%)  route 0.801ns (69.774%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[15]/Q
                         net (fo=126, unplaced)       0.312     0.463    A[15]
                         LUT5 (Prop_LUT5_I1_O)        0.176     0.639 r  E[13]_i_5/O
                         net (fo=1, unplaced)         0.225     0.864    E[13]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.898 r  E[13]_i_2/O
                         net (fo=5, unplaced)         0.242     1.140    m2/Z298_in[114]
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.174 r  E[37]_i_1/O
                         net (fo=8, unplaced)         0.022     1.196    D[37]
                         FDRE                                         r  E_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[61]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[61]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 A_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.286ns (24.913%)  route 0.862ns (75.087%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[13]/Q
                         net (fo=102, unplaced)       0.307     0.458    A[13]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.573 r  E[11]_i_2/O
                         net (fo=25, unplaced)        0.278     0.851    m2/p_0_in294_in[120]
                         LUT4 (Prop_LUT4_I2_O)        0.034     0.885 r  E[19]_i_2/O
                         net (fo=9, unplaced)         0.255     1.140    E[19]_i_2_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     1.174 r  E[38]_i_1/O
                         net (fo=8, unplaced)         0.022     1.196    D[38]
                         FDRE                                         r  E_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[62]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[62]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 A_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            E_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (w_clk_out_clk_wiz_gen rise@2.500ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.286ns (24.913%)  route 0.862ns (75.087%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 2.215 - 2.500 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.022ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.584     0.048    clk_out
                         FDRE                                         r  A_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  A_reg[13]/Q
                         net (fo=102, unplaced)       0.307     0.458    A[13]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.573 r  E[11]_i_2/O
                         net (fo=25, unplaced)        0.278     0.851    m2/p_0_in294_in[120]
                         LUT4 (Prop_LUT4_I2_O)        0.034     0.885 r  E[19]_i_2/O
                         net (fo=9, unplaced)         0.255     1.140    E[19]_i_2_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.174 r  E[39]_i_1/O
                         net (fo=8, unplaced)         0.022     1.196    D[39]
                         FDRE                                         r  E_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     3.502 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     3.547    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.547 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     4.204    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751    -0.547 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263    -0.284    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060    -0.224 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       2.439     2.215    clk_out
                         FDRE                                         r  E_reg[63]/C
                         clock pessimism              0.188     2.403    
                         clock uncertainty           -0.037     2.366    
                         FDRE (Setup_FDRE_C_D)        0.047     2.413    E_reg[63]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  1.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[0]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[127]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[0]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[127]
                         FDRE                                         r  m3/r_i1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[0]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[100]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[100]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[27]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[100]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[27]
                         FDRE                                         r  m3/r_i1_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[100]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[100]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[101]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[101]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[26]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[101]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[26]
                         FDRE                                         r  m3/r_i1_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[101]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[101]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[102]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[102]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[25]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[102]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[25]
                         FDRE                                         r  m3/r_i1_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[102]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[102]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[103]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[24]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[103]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[24]
                         FDRE                                         r  m3/r_i1_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[103]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[103]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[104]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[104]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[23]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[104]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[23]
                         FDRE                                         r  m3/r_i1_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[104]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[104]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[105]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[105]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[22]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[105]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[22]
                         FDRE                                         r  m3/r_i1_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[105]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[105]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[106]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[106]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[21]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[106]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[21]
                         FDRE                                         r  m3/r_i1_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[106]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[106]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[107]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[107]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[20]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[107]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[20]
                         FDRE                                         r  m3/r_i1_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[107]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[107]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[108]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[108]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[19]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[108]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[19]
                         FDRE                                         r  m3/r_i1_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[108]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[108]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[109]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[109]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[18]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[109]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[18]
                         FDRE                                         r  m3/r_i1_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[109]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[109]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[10]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[117]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[10]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[117]
                         FDRE                                         r  m3/r_i1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[10]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[110]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[110]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[17]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[110]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[17]
                         FDRE                                         r  m3/r_i1_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[110]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[110]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[111]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[16]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[111]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[16]
                         FDRE                                         r  m3/r_i1_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[111]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[111]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[112]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[112]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[15]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[112]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[15]
                         FDRE                                         r  m3/r_i1_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[112]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[112]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[113]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[113]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[14]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[113]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[14]
                         FDRE                                         r  m3/r_i1_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[113]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[113]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[114]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[114]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[13]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[114]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[13]
                         FDRE                                         r  m3/r_i1_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[114]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[114]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[115]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[115]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[12]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[115]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[12]
                         FDRE                                         r  m3/r_i1_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[115]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[115]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[116]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[116]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[11]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[116]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[11]
                         FDRE                                         r  m3/r_i1_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[116]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[116]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[117]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[117]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[10]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[117]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[10]
                         FDRE                                         r  m3/r_i1_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[117]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[117]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[118]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[9]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[118]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[9]
                         FDRE                                         r  m3/r_i1_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[118]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[118]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[119]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[119]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[8]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[119]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[8]
                         FDRE                                         r  m3/r_i1_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[119]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[119]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[11]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[116]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[11]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[116]
                         FDRE                                         r  m3/r_i1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[11]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[120]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[120]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[7]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[120]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[7]
                         FDRE                                         r  m3/r_i1_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[120]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[120]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[121]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[121]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[6]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[121]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[6]
                         FDRE                                         r  m3/r_i1_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[121]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[121]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[122]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[122]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[5]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[122]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[5]
                         FDRE                                         r  m3/r_i1_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[122]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[122]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[123]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[123]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[4]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[123]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[4]
                         FDRE                                         r  m3/r_i1_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[123]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[123]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[124]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[124]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[3]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[124]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[3]
                         FDRE                                         r  m3/r_i1_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[124]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[124]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[125]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[2]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[125]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[2]
                         FDRE                                         r  m3/r_i1_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[125]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[125]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[126]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[126]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[1]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[126]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[1]
                         FDRE                                         r  m3/r_i1_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[126]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[126]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[127]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[0]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[127]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[0]
                         FDRE                                         r  m3/r_i1_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[127]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[127]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[12]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[115]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[12]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[115]
                         FDRE                                         r  m3/r_i1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[12]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[13]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[114]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[13]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[114]
                         FDRE                                         r  m3/r_i1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[13]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[14]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[113]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[14]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[113]
                         FDRE                                         r  m3/r_i1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[14]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[15]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[112]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[15]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[112]
                         FDRE                                         r  m3/r_i1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[15]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[16]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[111]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[16]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[111]
                         FDRE                                         r  m3/r_i1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[16]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[17]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[110]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[17]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[110]
                         FDRE                                         r  m3/r_i1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[17]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[18]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[109]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[18]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[109]
                         FDRE                                         r  m3/r_i1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[18]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[19]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[108]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[19]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[108]
                         FDRE                                         r  m3/r_i1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[19]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[1]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[126]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[1]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[126]
                         FDRE                                         r  m3/r_i1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[1]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[20]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[107]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[20]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[107]
                         FDRE                                         r  m3/r_i1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[20]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[21]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[106]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[21]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[106]
                         FDRE                                         r  m3/r_i1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[21]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[22]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[105]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[22]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[105]
                         FDRE                                         r  m3/r_i1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[22]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[23]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[104]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[23]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[104]
                         FDRE                                         r  m3/r_i1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[23]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[24]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[103]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[24]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[103]
                         FDRE                                         r  m3/r_i1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[24]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[25]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[102]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[25]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[102]
                         FDRE                                         r  m3/r_i1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[25]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[26]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[101]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[26]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[101]
                         FDRE                                         r  m3/r_i1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[26]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[27]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[100]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[27]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[100]
                         FDRE                                         r  m3/r_i1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[27]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[28]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[99]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[28]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[99]
                         FDRE                                         r  m3/r_i1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[28]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 B_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            m3/r_i1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.114     0.165    clk_out
                         FDRE                                         r  B_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[29]/Q
                         net (fo=1, unplaced)         0.077     0.291    m3/Q[98]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.306 r  m3/r_i1[29]_i_1/O
                         net (fo=1, unplaced)         0.012     0.318    m3/r_i10[98]
                         FDRE                                         r  m3/r_i1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=640, unplaced)       1.259     0.232    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[29]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m3/r_i1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I            n/a            1.176         2.500       1.324                clk_gen_instance/clkout1_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            0.938         2.500       1.562                clk_gen_instance/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[100]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[101]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[102]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[103]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[104]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[105]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[106]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[107]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[108]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[109]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[110]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[111]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[112]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[113]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[114]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[115]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[116]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[117]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                E_reg[24]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                E_reg[25]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                E_reg[26]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                E_reg[27]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                E_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                E_reg[29]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                E_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                E_reg[30]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                E_reg[31]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                E_reg[32]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                E_reg[33]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                E_reg[34]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                E_reg[35]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                E_reg[36]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                E_reg[37]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                E_reg[38]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                E_reg[39]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                E_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[118]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[119]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[120]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[121]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[122]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[123]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[124]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[125]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950                A_reg[126]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[100]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[100]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[101]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[101]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[102]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[102]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[103]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[103]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[104]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[104]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[105]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[105]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[106]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[106]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[107]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[107]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[111]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[112]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[112]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[113]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[113]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[114]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[114]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[115]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[115]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[116]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[116]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[117]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[117]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                E_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                E_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                E_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                E_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                E_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                E_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                E_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                E_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975                E_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975                E_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[100]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[100]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[101]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[101]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[102]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[102]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[103]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[103]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[104]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[104]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[105]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[105]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[106]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[106]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[107]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[107]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[112]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[112]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[113]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[113]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[114]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[114]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[115]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[115]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[116]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[116]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                A_reg[117]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                A_reg[117]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                E_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                E_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                E_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                E_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                E_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                E_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                E_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                E_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975                E_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975                E_reg[28]/C



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.824ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I             n/a            1.176         10.000      8.824                clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            0.938         10.000      9.062                clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            0.938         10.000      9.062                clk_gen_instance/mmcm_adv_inst/CLKFBIN



