/**
 * IPC Shared Memory Driver - IPC types implementation
 *
 * Copyright 2023 NXP
 * All Rights Reserved.
 *
 * NXP Confidential. This software is owned or controlled by NXP and may only be
 * used strictly in accordance with the applicable license terms. By expressly
 * accepting such terms or by downloading, installing, activating and/or otherwise
 * using the software, you are agreeing that you have read, and that you agree to
 * comply with and are bound by, such license terms. If you do not agree to be
 * bound by the applicable license terms, then you may not retain, install,
 * activate or otherwise use the software.
 *
 */
#ifndef IPC_TYPES_H
#define IPC_TYPES_H

#if defined(__cplusplus)
extern "C"{
#endif

#if (NO_STDINT_H == 0)
	#include <stdint.h>
	#include <stddef.h>
	#include <errno.h>
#else
#if defined(CPU_CORTEX_A53)
	typedef unsigned long long uintptr_t;
#elif defined(CPU_CORTEX_M7) || defined(CPU_CORTEX_R52) \
		|| defined(CPU_CORTEX_M33) || defined(CPU_BBE32)
	typedef unsigned int uintptr_t;
#else
	#error "CPU architecture has not been defined"
#endif
	#define NULL ((void *)0)
#endif

#include "Mcal.h"
#include "ipcf_Ip_Cfg_Defines.h"

/*
 * SOURCE FILE VERSION INFORMATION
 */
#define IPC_TYPES_VENDOR_ID                           43
#define IPC_TYPES_MODULE_ID                           255
#define IPC_TYPES_AR_RELEASE_MAJOR_VERSION            4
#define IPC_TYPES_AR_RELEASE_MINOR_VERSION            7
#define IPC_TYPES_AR_RELEASE_REVISION_VERSION         0
#define IPC_TYPES_SW_MAJOR_VERSION                    4
#define IPC_TYPES_SW_MINOR_VERSION                    0
#define IPC_TYPES_SW_PATCH_VERSION                    1

/*
 * FILE VERSION CHECKS
 */
#ifndef DISABLE_MCAL_INTERMODULE_ASR_CHECK
#if ((IPC_TYPES_AR_RELEASE_MAJOR_VERSION != MCAL_AR_RELEASE_MAJOR_VERSION) || \
		(IPC_TYPES_AR_RELEASE_MINOR_VERSION != MCAL_AR_RELEASE_MINOR_VERSION) \
	)
	#error "AutoSar Version Numbers of ipc-types.h and Mcal.h are different"
#endif
#endif

/*
 * Check if ipc-types.h file and ipcf_Ip_Cfg_Defines.h configuration header file
 * are of the same vendor
 */
#if (IPC_TYPES_VENDOR_ID != IPCF_IP_CFG_DEFINES_VENDOR_ID)
	#error "ipc-types.h and ipcf_Ip_Cfg_Defines.h have different vendor IDs"
#endif
/*
 * Check if ipc-types.h file and ipcf_Ip_Cfg_Defines.h configuration header file
 * are of the same Autosar version
 */
#if ((IPC_TYPES_AR_RELEASE_MAJOR_VERSION != IPCF_IP_CFG_DEFINES_AR_RELEASE_MAJOR_VERSION) || \
	(IPC_TYPES_AR_RELEASE_MINOR_VERSION != IPCF_IP_CFG_DEFINES_AR_RELEASE_MINOR_VERSION) || \
	(IPC_TYPES_AR_RELEASE_REVISION_VERSION != IPCF_IP_CFG_DEFINES_AR_RELEASE_REVISION_VERSION))
	#error "AutoSar Version Numbers of ipc-types.h and ipcf_Ip_Cfg_Defines.h are different"
#endif
/*
 * Check if ipc-types.h file and ipcf_Ip_Cfg_Defines.h configuration header file
 * are of the same software version
 */
#if ((IPC_TYPES_SW_MAJOR_VERSION != IPCF_IP_CFG_DEFINES_SW_MAJOR_VERSION) || \
	(IPC_TYPES_SW_MINOR_VERSION != IPCF_IP_CFG_DEFINES_SW_MINOR_VERSION) || \
	(IPC_TYPES_SW_PATCH_VERSION != IPCF_IP_CFG_DEFINES_SW_PATCH_VERSION))
	#error "Software Version Numbers of ipc-types.h and ipcf_Ip_Cfg_Defines.h are different"
#endif

/* Maximum value of standard type */
#define IPC_UINT16_MAX                  (0xFFFFu)

/* Maximum number of total buffers per channel */
#define IPC_SHM_MAX_BUFS_PER_CHANNEL    (IPC_UINT16_MAX - 1u)

/* Maximum unmanaged channel size */
#define IPC_SHM_MAX_UMNG_SIZE           (IPC_UINT16_MAX)

/*
 * Various error codes that this IPC driver uses for generating errors.
 */
/* No error, successful operation. */
#define	IPC_SHM_E_OK            0

/* The value specified the operation is not ready. */
#define	IPC_SHM_E_NOT_READY     1

/* There is not enough memory space to allocate. */
#define	IPC_SHM_E_NOMEM         2

/* The value specified for the argument is not correct. */
#define	IPC_SHM_E_INVAL         3

/* There is not enough buffer space for the requested operation. */
#define IPC_SHM_E_NO_QUEUE      4

/* The operation, though supported in general, is not supported. */
#define IPC_SHM_E_NOTSUP        5

/* A buffer descriptor was corrupt, channel integrity was compromised */
#define IPC_SHM_E_INTEGRITY     6

/*
 * Used when using MRU driver
 */
#define IPC_IRQ_MRU -2

/*
 * Used when polling is desired on either transmit or receive path
 */
#define IPC_IRQ_NONE -1

/*
 * Maximum number of shared memory channels that can be configured
 */
#ifndef IPC_SHM_MAX_CHANNELS
#define IPC_SHM_MAX_CHANNELS 8U
#endif

/*
 * Maximum number of buffer pools that can be configured for a managed channel
 */
#ifndef IPC_SHM_MAX_POOLS
#define IPC_SHM_MAX_POOLS 4U
#endif

/*
 * Maximum number of buffers per pool
 */
#ifndef IPC_SHM_MAX_BUFS_PER_POOL
#define IPC_SHM_MAX_BUFS_PER_POOL 4096U
#endif

/*
 * Maximum number of instances
 */
#ifndef IPC_SHM_MAX_INSTANCES
#define IPC_SHM_MAX_INSTANCES	4u
#endif

/**
 * enum IPCS_SHM_CHANNEL_TYPE_E - channel type
 * @IPC_SHM_MANAGED:     channel with buffer management enabled
 * @IPC_SHM_UNMANAGED:   buf mgmt disabled, app owns entire channel memory
 *
 * For unmanaged channels the application has full control over channel memory
 * and no buffer management is done by ipc-shm device.
 */
enum IPCS_SHM_CHANNEL_TYPE_E {
	IPC_SHM_MANAGED,
	IPC_SHM_UNMANAGED
};

/**
 * enum IPCS_SHM_CORE_TYPE_E - core type
 * @IPC_CORE_A53:       ARM Cortex-A53 core
 * @IPC_CORE_M7:        ARM Cortex-M7 core
 * @IPC_CORE_M4:        ARM Cortex-M4 core
 * @IPC_CORE_Z7:        PowerPC e200z7 core
 * @IPC_CORE_Z4:        PowerPC e200z4 core
 * @IPC_CORE_Z2:        PowerPC e200z2 core
 * @IPC_CORE_R52:       ARM Cortex-R52 core
 * @IPC_CORE_M33:       ARM Cortex-M33 core
 * @IPC_CORE_BBE32:     Tensilica ConnX BBE32EP core
 * @IPC_CORE_DEFAULT:   used for letting driver auto-select remote core type
 */
enum IPCS_SHM_CORE_TYPE_E {
	IPC_CORE_DEFAULT,
	IPC_CORE_A53,
	IPC_CORE_M7,
	IPC_CORE_M4,
	IPC_CORE_Z7,
	IPC_CORE_Z4,
	IPC_CORE_Z2,
	IPC_CORE_R52,
	IPC_CORE_M33,
	IPC_CORE_BBE32,
};

/**
 * enum IPCS_SHM_CORE_INDEX_E - core index
 * @IPC_CORE_INDEX_0:   Processor index 0
 * @IPC_CORE_INDEX_1:   Processor index 1
 * @IPC_CORE_INDEX_2:   Processor index 2
 * @IPC_CORE_INDEX_3:   Processor index 3
 * @IPC_CORE_INDEX_4:   Processor index 4
 * @IPC_CORE_INDEX_5:   Processor index 5
 * @IPC_CORE_INDEX_6:   Processor index 6
 * @IPC_CORE_INDEX_7:   Processor index 7
 */
enum IPCS_SHM_CORE_INDEX_E {
	IPC_CORE_INDEX_0 = 0x01u,
	IPC_CORE_INDEX_1 = 0x02u,
	IPC_CORE_INDEX_2 = 0x04u,
	IPC_CORE_INDEX_3 = 0x08u,
	IPC_CORE_INDEX_4 = 0x10u,
	IPC_CORE_INDEX_5 = 0x20u,
	IPC_CORE_INDEX_6 = 0x40u,
	IPC_CORE_INDEX_7 = 0x80u,
};

/**
 * struct IPCS_SHM_POOL_CFG_TYPE - memory buffer pool parameters
 * @num_bufs:   number of buffers
 * @buf_size:   buffer size
 */
struct IPCS_SHM_POOL_CFG_TYPE {
	uint16 num_bufs;
	uint32 buf_size;
};

/**
 * struct IPCS_SHM_MANAGED_CFG_TYPE - managed channel parameters
 * @num_pools:   number of buffer pools
 * @pools:       memory buffer pools parameters
 * @rx_cb:       receive callback
 * @cb_arg:      optional receive callback argument
 */
struct IPCS_SHM_MANAGED_CFG_TYPE {
	uint8 num_pools;
	struct IPCS_SHM_POOL_CFG_TYPE *pools;
	void (*rx_cb)(void *cb_arg, const uint8 instance, sint32 chan_id,
			void *buf, uint32 size);
	void *cb_arg;
};

/**
 * struct IPCS_SHM_UNMANAGED_CFG_TYPE - unmanaged channel parameters
 * @size:     unmanaged channel memory size
 * @rx_cb:    receive callback
 * @cb_arg:   optional receive callback argument
 */
struct IPCS_SHM_UNMANAGED_CFG_TYPE {
	uint32 size;
	void (*rx_cb)(void *cb_arg, const uint8 instance, sint32 chan_id,
			void *mem);
	void *cb_arg;
};

/**
 * struct IPCS_SHM_CHANNEL_CFG_TYPE - channel parameters
 * @type:	channel type from &enum IPCS_SHM_CHANNEL_TYPE_E
 * @ch.managed:     managed channel parameters
 * @ch.unmanaged:   unmanaged channel parameters
 */
struct IPCS_SHM_CHANNEL_CFG_TYPE {
	enum IPCS_SHM_CHANNEL_TYPE_E type;
	union {
		struct IPCS_SHM_MANAGED_CFG_TYPE managed;
		struct IPCS_SHM_UNMANAGED_CFG_TYPE unmanaged;
	} ch;
};

/**
 * struct IPCS_SHM_REMOTE_CORE_TYPE - remote core type and index
 * @type:    core type from &enum IPCS_SHM_CORE_TYPE_E
 * @index:   core number
 *
 * Core type can be IPC_CORE_DEFAULT, in which case core index doesn't matter
 * because it's chosen automatically by the driver.
 */
struct IPCS_SHM_REMOTE_CORE_TYPE {
	enum IPCS_SHM_CORE_TYPE_E type;
	enum IPCS_SHM_CORE_INDEX_E index;
};

/**
 * struct IPCS_SHM_LOCAL_CORE_TYPE - local core type, index and trusted cores
 * @type:      core type from &enum IPCS_SHM_CORE_TYPE_E
 * @index:     core number targeted by remote core interrupt
 * @trusted:   trusted cores mask
 *
 * Core type can be IPC_CORE_DEFAULT, in which case core index doesn't matter
 * because it's chosen automatically by the driver.
 *
 * Trusted cores mask specifies which cores (of the same core type) have access
 * to the inter-core interrupt status register of the targeted core. The mask
 * can be formed from &enum IPCS_SHM_CORE_INDEX_E.
 */
struct IPCS_SHM_LOCAL_CORE_TYPE {
	enum IPCS_SHM_CORE_TYPE_E type;
	enum IPCS_SHM_CORE_INDEX_E index;
	uint32 trusted;
};

/**
 * struct IPCS_SHM_CFG_TYPE - IPC shm parameters
 * @local_shm_addr:      local shared memory physical address
 * @remote_shm_addr:     remote shared memory physical address
 * @shm_size:            local/remote shared memory size
 * @mru_tx_channel_id:   mru channel index for shm driver Tx
 * @mru_rx_channel_id:   mru channel index for shm driver Rx
 * @inter_core_tx_irq:   inter-core interrupt reserved for shm driver Tx
 * @inter_core_rx_irq:   inter-core interrupt reserved for shm driver Rx
 * @local_core:          local core targeted by remote core interrupt
 * @remote_core:         remote core to trigger the interrupt on
 * @num_channels:        number of shared memory channels
 * @channels:            IPC channels parameters array
 * @isr_id_handler:      the name of OsIsr defined to handle the interrupt
 *                       (only if using AutosarOS)
 *
 * The TX and RX interrupts used must be different. For ARM platforms, a default
 * value can be assigned to the local and remote core using IPC_CORE_DEFAULT.
 * Local core is only used for platforms on which Linux may be running on
 * multiple cores, and is ignored for RTOS and baremetal implementations.
 *
 * Local and remote channel and buffer pool configurations must be symmetric.
 */
struct IPCS_SHM_CFG_TYPE {
	uintptr_t local_shm_addr;
	uintptr_t remote_shm_addr;
	uint32 shm_size;
	sint32 inter_core_tx_irq;
	sint32 inter_core_rx_irq;
	uint8 mru_tx_channel_id;
	uint8 mru_rx_channel_id;
	struct IPCS_SHM_LOCAL_CORE_TYPE local_core;
	struct IPCS_SHM_REMOTE_CORE_TYPE remote_core;
	uint8 num_channels;
	struct IPCS_SHM_CHANNEL_CFG_TYPE *channels;
#ifdef USING_OS_AUTOSAROS
	ISRType isr_id_handler;
#endif
};

/**
 * struct IPCS_SHM_INSTANCES_CFG_TYPE - IPC shm parameters
 * @num_instances:   number of shared memory instances
 * @shm_cfg:         IPC shm parameters array
 *
 */
struct IPCS_SHM_INSTANCES_CFG_TYPE {
	uint8 num_instances;
	struct IPCS_SHM_CFG_TYPE *shm_cfg;
};

#if defined(__cplusplus)
}
#endif

#endif /* IPC_TYPES_H */
