intTypesRAND

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000162                       # Number of seconds simulated
sim_ticks                                   161601000                       # Number of ticks simulated
final_tick                                  161601000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 463660                       # Simulator instruction rate (inst/s)
host_op_rate                                   463204                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5885174260                       # Simulator tick rate (ticks/s)
host_mem_usage                                8485376                       # Number of bytes of host memory used
host_seconds                                     0.03                       # Real time elapsed on the host
sim_insts                                       12708                       # Number of instructions simulated
sim_ops                                         12708                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED    161601000                       # Cumulative time (in ticks) in various power states
system.cache.hits                               14528                       # Number of hits
system.cache.misses                              2706                       # Number of misses
system.cache.missLatency::samples                2706                       # Ticks for misses to the cache
system.cache.missLatency::mean           53350.702143                       # Ticks for misses to the cache
system.cache.missLatency::gmean          45391.143363                       # Ticks for misses to the cache
system.cache.missLatency::stdev          35789.331136                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                 856     31.63%     31.63% # Ticks for misses to the cache
system.cache.missLatency::32768-65535            1367     50.52%     82.15% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             344     12.71%     94.86% # Ticks for misses to the cache
system.cache.missLatency::98304-131071             36      1.33%     96.19% # Ticks for misses to the cache
system.cache.missLatency::131072-163839            70      2.59%     98.78% # Ticks for misses to the cache
system.cache.missLatency::163840-196607            13      0.48%     99.26% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             0      0.00%     99.26% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             2      0.07%     99.33% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             4      0.15%     99.48% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             5      0.18%     99.67% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             8      0.30%     99.96% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             0      0.00%     99.96% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             1      0.04%    100.00% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                  2706                       # Ticks for misses to the cache
system.cache.hitRatio                        0.842985                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port         8102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port       345344                       # Cumulative packet size per connected master and slave (bytes)
