# VLSI-Pipeline-CPU
5-stage pipelined RV32I CPU implementation with a floating-point ALU, Booth algorithm-based multiplier, and branch predictor; verified with a custom testbench, Superlint synthesis checks, ICC coverage validation, and full layout.
