<!DOCTYPE html><html lang="en" class="theme-light"><head><meta charSet="utf-8"/><meta name="viewport" content="width=device-width, initial-scale=1"/><link rel="preload" href="/_next/static/media/4c9affa5bc8f420e-s.p.woff2" as="font" crossorigin="" type="font/woff2"/><link rel="preload" href="/_next/static/media/eaead17c7dbfcd5d-s.p.woff2" as="font" crossorigin="" type="font/woff2"/><link rel="preload" as="image" imageSrcSet="/_next/image?url=%2Fimages%2Fprojects%2FRISC-V-Single-Cycle.png&amp;w=1920&amp;q=75 1x, /_next/image?url=%2Fimages%2Fprojects%2FRISC-V-Single-Cycle.png&amp;w=3840&amp;q=75 2x" fetchPriority="high"/><link rel="stylesheet" href="/_next/static/css/5c03ae9456561074.css" data-precedence="next"/><link rel="preload" as="script" fetchPriority="low" href="/_next/static/chunks/webpack-3e3aa360228dae0a.js"/><script src="/_next/static/chunks/4bd1b696-7c53c00013505fb2.js" async=""></script><script src="/_next/static/chunks/182-6c19f1c2d7feb471.js" async=""></script><script src="/_next/static/chunks/main-app-b5595a9231845194.js" async=""></script><script src="/_next/static/chunks/520-f0eb6dfe72872789.js" async=""></script><script src="/_next/static/chunks/406-077f514b96428a49.js" async=""></script><script src="/_next/static/chunks/app/(site)/projects/%5Bslug%5D/page-e5184b703d95ba81.js" async=""></script><script src="/_next/static/chunks/c15bf2b0-e6866c239a1eeeb8.js" async=""></script><script src="/_next/static/chunks/658-8953f14e24ce3e35.js" async=""></script><script src="/_next/static/chunks/859-fa495afb14f01e2b.js" async=""></script><script src="/_next/static/chunks/app/layout-4775582cf1dc913d.js" async=""></script><title>RISC-V Processor · Ayush Sharma Portfolio</title><meta name="description" content="A 5-stage pipelines RISC V processor with forwarding and hazard detection from scratch."/><link rel="canonical" href="https://ayush.dev/projects/riscv-processor-design"/><meta property="og:title" content="RISC-V Processor"/><meta property="og:description" content="A 5-stage pipelines RISC V processor with forwarding and hazard detection from scratch."/><meta property="og:url" content="https://ayush.dev/projects/riscv-processor-design"/><meta property="og:image" content="https://ayush.dev/images/projects/RISC-V-Single-Cycle.png"/><meta property="og:image:width" content="1200"/><meta property="og:image:height" content="900"/><meta property="og:image:alt" content="RISC-V Processor"/><meta name="twitter:card" content="summary_large_image"/><meta name="twitter:site" content="@ayush_codes"/><meta name="twitter:creator" content="@ayush_codes"/><meta name="twitter:title" content="Ayush Sharma — Portfolio"/><meta name="twitter:description" content="Interactive portfolio with WebGL hero, GSAP motion, and detailed case studies."/><meta name="twitter:image" content="https://ayush.dev/fallback-hero.svg"/><meta name="next-size-adjust"/><script src="/_next/static/chunks/polyfills-78c92fac7aa8fdd8.js" noModule=""></script></head><body class="__variable_73ee6c __variable_0a80b4 font-sans antialiased"><a href="#main" class="sr-only focus-visible:not-sr-only focus-visible:fixed focus-visible:left-4 focus-visible:top-4 focus-visible:z-[100] focus-visible:rounded focus-visible:bg-background focus-visible:px-4 focus-visible:py-2 focus-visible:text-sm focus-visible:shadow-lg">Skip to main content</a><header class="fixed inset-x-0 top-0 z-40 backdrop-blur-md"><div class="mx-auto flex w-full max-w-6xl items-center justify-between gap-6 px-6 py-4 sm:px-10 lg:px-16"><a class="text-sm font-semibold uppercase tracking-[0.3em] text-muted" href="/">Ayush Sharma</a><nav class="hidden items-center gap-6 md:flex" aria-label="Primary"><a class="text-sm uppercase tracking-[0.25em] transition-colors text-muted hover:text-foreground" href="/">Home</a><a class="text-sm uppercase tracking-[0.25em] transition-colors text-foreground" href="/projects">Projects</a><a class="text-sm uppercase tracking-[0.25em] transition-colors text-muted hover:text-foreground" href="/about">About</a><a class="text-sm uppercase tracking-[0.25em] transition-colors text-muted hover:text-foreground" href="/contact">Contact</a></nav><div class="flex items-center gap-3"><div class="flex items-center gap-2" role="group" aria-label="Theme mode"><span class="text-xs uppercase tracking-[0.18em] text-muted">Theme</span><div class="relative flex rounded-full border border-border-subtle bg-surface-muted px-1 py-1"><button type="button" class="min-w-[72px] rounded-full px-3 py-1 text-sm transition-colors focus-visible:outline-none focus-visible:ring-2 focus-visible:ring-accent focus-visible:ring-offset-2 bg-foreground text-background shadow-sm">Light</button><button type="button" class="min-w-[72px] rounded-full px-3 py-1 text-sm transition-colors focus-visible:outline-none focus-visible:ring-2 focus-visible:ring-accent focus-visible:ring-offset-2 text-muted hover:text-foreground focus-visible:bg-surface-hover">Dark</button></div></div></div></div></header><main id="main" class="pt-24"><div class="mx-auto flex w-full max-w-6xl flex-col gap-16 px-6 sm:px-10 lg:px-16 gap-16 pb-24 pt-20 lg:grid lg:grid-cols-[260px_1fr]"><aside class="top-28 hidden lg:sticky lg:block"><nav aria-label="Case study sections" class="flex flex-col gap-3 text-sm text-muted"><a href="#problem" class="hover:text-foreground">Problem</a><a href="#approach-0" class="hover:text-foreground">Modules</a><a href="#approach-1" class="hover:text-foreground">Toward Pipeline</a><a href="#current-progress" class="hover:text-foreground">Current progress</a></nav></aside><article class="flex flex-col gap-16"><header class="space-y-6"><p class="text-sm uppercase tracking-[0.3em] text-muted">Case Study</p><h1 class="text-5xl font-display tracking-tight sm:text-6xl">RISC-V Processor</h1><p class="max-w-2xl text-lg text-muted">A 5-stage pipelines RISC V processor with forwarding and hazard detection from scratch.</p><div class="flex flex-wrap gap-4 text-sm text-muted"><span class="rounded-full border border-border-subtle px-3 py-1 uppercase tracking-[0.2em]">2025</span><span class="rounded-full border border-border-subtle px-3 py-1 uppercase tracking-[0.2em]">Verilog</span><span class="rounded-full border border-border-subtle px-3 py-1 uppercase tracking-[0.2em]">RISC-V</span><span class="rounded-full border border-border-subtle px-3 py-1 uppercase tracking-[0.2em]">RTL Simulation</span><span class="rounded-full border border-border-subtle px-3 py-1 uppercase tracking-[0.2em]">QuestaSim</span></div><div class="flex flex-wrap gap-6 text-sm text-muted"></div></header><figure class="overflow-hidden rounded-3xl border border-border-subtle"><img alt="RISC-V Processor" fetchPriority="high" width="1600" height="900" decoding="async" data-nimg="1" class="h-auto w-full" style="color:transparent" srcSet="/_next/image?url=%2Fimages%2Fprojects%2FRISC-V-Single-Cycle.png&amp;w=1920&amp;q=75 1x, /_next/image?url=%2Fimages%2Fprojects%2FRISC-V-Single-Cycle.png&amp;w=3840&amp;q=75 2x" src="/_next/image?url=%2Fimages%2Fprojects%2FRISC-V-Single-Cycle.png&amp;w=3840&amp;q=75"/><figcaption class="px-6 py-4 text-sm text-muted">Single Cycle Architecture.</figcaption></figure><section id="problem" aria-labelledby="problem-heading" class="space-y-4"><h2 id="problem-heading" class="text-3xl font-display">Problem</h2><p class="text-lg text-muted">Implement a RISC-V processor supporting the RV32I instruction set.</p></section><section aria-labelledby="approach-heading" class="space-y-10"><h2 id="approach-heading" class="text-3xl font-display">Approach</h2><div class="space-y-8"><div id="approach-0" class="space-y-4"><h3 class="text-2xl font-display">Modules</h3><p class="text-lg text-muted">ALU, register file, control, immediate decode; clean EX/MEM/WB interfaces.</p><p class="text-lg text-muted">Directed tests for arithmetic, branching, and loads/stores.</p></div><div id="approach-1" class="space-y-4"><h3 class="text-2xl font-display">Toward Pipeline</h3><p class="text-lg text-muted">Plan for a 5-stage pipeline with data/ctrl hazard handling and basic forwarding.</p><p class="text-lg text-muted">Add memory timing assumptions and simple caches later.</p></div></div></section><section id="current-progress" aria-labelledby="current-heading" class="space-y-4"><h2 id="current-heading" class="text-3xl font-display">Current progress</h2><p class="text-lg text-muted">Single-cycle datapath RTL verified against directed instruction suites with waveform reviews to validate timing.</p><p class="text-lg text-muted">Pipeline design doc outlines hazard detection and forwarding paths.</p></section><section aria-labelledby="metrics-heading" class="space-y-4"><h2 id="metrics-heading" class="sr-only">Metrics</h2><div class="grid gap-4 sm:grid-cols-2 lg:grid-cols-3"><div class="rounded-2xl border border-border-subtle p-4"><p class="text-xs uppercase tracking-[0.3em] text-muted">ISA</p><p class="mt-2 text-2xl font-display">RV32I (target)</p></div><div class="rounded-2xl border border-border-subtle p-4"><p class="text-xs uppercase tracking-[0.3em] text-muted">Design Phase</p><p class="mt-2 text-2xl font-display">Single-cycle → Pipeline</p></div></div></section><div class="rounded-3xl border border-border-subtle p-8" data-inview="false"><h2 class="text-2xl font-display">Ready to collaborate?</h2><p class="mt-2 text-muted">I love partnering with teams pushing responsible ML and expressive interfaces. Let&#x27;s build something new.</p><a class="mt-4 inline-flex items-center gap-2 text-sm font-semibold text-foreground" href="/contact">Contact me →</a></div></article></div></main><footer class="border-t border-border-subtle bg-surface-muted text-sm text-muted"><div class="mx-auto flex w-full max-w-6xl flex-col gap-16 px-6 sm:px-10 lg:px-16 gap-6 py-12"><div class="flex flex-wrap items-center justify-between gap-4"><div class="space-y-2"><p class="uppercase tracking-[0.25em]">Credits</p><p>Designed and built by Ayush Sharma. Shader, GSAP, and three.js authored from scratch.</p></div><div class="flex flex-col items-end gap-2 text-right"><span>© <!-- -->2025</span></div></div></div></footer><script src="/_next/static/chunks/webpack-3e3aa360228dae0a.js" async=""></script><script>(self.__next_f=self.__next_f||[]).push([0]);self.__next_f.push([2,null])</script><script>self.__next_f.push([1,"1:HL[\"/_next/static/media/4c9affa5bc8f420e-s.p.woff2\",\"font\",{\"crossOrigin\":\"\",\"type\":\"font/woff2\"}]\n2:HL[\"/_next/static/media/eaead17c7dbfcd5d-s.p.woff2\",\"font\",{\"crossOrigin\":\"\",\"type\":\"font/woff2\"}]\n3:HL[\"/_next/static/css/5c03ae9456561074.css\",\"style\"]\n"])</script><script>self.__next_f.push([1,"4:I[6048,[],\"\"]\n6:I[1681,[\"520\",\"static/chunks/520-f0eb6dfe72872789.js\",\"406\",\"static/chunks/406-077f514b96428a49.js\",\"90\",\"static/chunks/app/(site)/projects/%5Bslug%5D/page-e5184b703d95ba81.js\"],\"default\"]\n7:I[5406,[\"520\",\"static/chunks/520-f0eb6dfe72872789.js\",\"406\",\"static/chunks/406-077f514b96428a49.js\",\"90\",\"static/chunks/app/(site)/projects/%5Bslug%5D/page-e5184b703d95ba81.js\"],\"Image\"]\n8:I[13,[\"520\",\"static/chunks/520-f0eb6dfe72872789.js\",\"406\",\"static/chunks/406-077f514b96428a49.js\",\"90\",\"static/chunks/app/(site)/projects/%5Bslug%5D/page-e5184b703d95ba81.js\"],\"default\"]\n9:I[8630,[\"520\",\"static/chunks/520-f0eb6dfe72872789.js\",\"406\",\"static/chunks/406-077f514b96428a49.js\",\"90\",\"static/chunks/app/(site)/projects/%5Bslug%5D/page-e5184b703d95ba81.js\"],\"\"]\na:I[5759,[],\"\"]\nb:I[8201,[],\"\"]\nc:I[43,[\"922\",\"static/chunks/c15bf2b0-e6866c239a1eeeb8.js\",\"520\",\"static/chunks/520-f0eb6dfe72872789.js\",\"658\",\"static/chunks/658-8953f14e24ce3e35.js\",\"859\",\"static/chunks/859-fa495afb14f01e2b.js\",\"185\",\"static/chunks/app/layout-4775582cf1dc913d.js\"],\"ThemeProvider\"]\nd:I[475,[\"922\",\"static/chunks/c15bf2b0-e6866c239a1eeeb8.js\",\"520\",\"static/chunks/520-f0eb6dfe72872789.js\",\"658\",\"static/chunks/658-8953f14e24ce3e35.js\",\"859\",\"static/chunks/859-fa495afb14f01e2b.js\",\"185\",\"static/chunks/app/layout-4775582cf1dc913d.js\"],\"MotionProvider\"]\ne:I[9200,[\"922\",\"static/chunks/c15bf2b0-e6866c239a1eeeb8.js\",\"520\",\"static/chunks/520-f0eb6dfe72872789.js\",\"658\",\"static/chunks/658-8953f14e24ce3e35.js\",\"859\",\"static/chunks/859-fa495afb14f01e2b.js\",\"185\",\"static/chunks/app/layout-4775582cf1dc913d.js\"],\"default\"]\nf:I[2871,[\"922\",\"static/chunks/c15bf2b0-e6866c239a1eeeb8.js\",\"520\",\"static/chunks/520-f0eb6dfe72872789.js\",\"658\",\"static/chunks/658-8953f14e24ce3e35.js\",\"859\",\"static/chunks/859-fa495afb14f01e2b.js\",\"185\",\"static/chunks/app/layout-4775582cf1dc913d.js\"],\"default\"]\n10:I[9852,[\"922\",\"static/chunks/c15bf2b0-e6866c239a1eeeb8.js\",\"520\",\"static/chunks/520-f0eb6dfe72872789.js\",\"658\",\"static/chunks/658-8953f14e24ce3e35.js\",\"859\",\"static/chunks/859-fa"])</script><script>self.__next_f.push([1,"495afb14f01e2b.js\",\"185\",\"static/chunks/app/layout-4775582cf1dc913d.js\"],\"default\"]\n11:I[7791,[\"922\",\"static/chunks/c15bf2b0-e6866c239a1eeeb8.js\",\"520\",\"static/chunks/520-f0eb6dfe72872789.js\",\"658\",\"static/chunks/658-8953f14e24ce3e35.js\",\"859\",\"static/chunks/859-fa495afb14f01e2b.js\",\"185\",\"static/chunks/app/layout-4775582cf1dc913d.js\"],\"default\"]\n13:I[4395,[],\"\"]\n14:[]\n"])</script><script>self.__next_f.push([1,"0:[\"$\",\"$L4\",null,{\"buildId\":\"kh9Z8gZO6TNPegEe7C0Wt\",\"assetPrefix\":\"\",\"initialCanonicalUrl\":\"/projects/riscv-processor-design\",\"initialTree\":[\"\",{\"children\":[\"(site)\",{\"children\":[\"projects\",{\"children\":[[\"slug\",\"riscv-processor-design\",\"d\"],{\"children\":[\"__PAGE__?{\\\"slug\\\":\\\"riscv-processor-design\\\"}\",{}]}]}]}]},\"$undefined\",\"$undefined\",true],\"initialSeedData\":[\"\",{\"children\":[\"(site)\",{\"children\":[\"projects\",{\"children\":[[\"slug\",\"riscv-processor-design\",\"d\"],{\"children\":[\"__PAGE__\",{},[[\"$L5\",[\"$\",\"$L6\",null,{\"className\":\"gap-16 pb-24 pt-20 lg:grid lg:grid-cols-[260px_1fr]\",\"children\":[[\"$\",\"aside\",null,{\"className\":\"top-28 hidden lg:sticky lg:block\",\"children\":[\"$\",\"nav\",null,{\"aria-label\":\"Case study sections\",\"className\":\"flex flex-col gap-3 text-sm text-muted\",\"children\":[[\"$\",\"a\",\"#problem\",{\"href\":\"#problem\",\"className\":\"hover:text-foreground\",\"children\":\"Problem\"}],[\"$\",\"a\",\"#approach-0\",{\"href\":\"#approach-0\",\"className\":\"hover:text-foreground\",\"children\":\"Modules\"}],[\"$\",\"a\",\"#approach-1\",{\"href\":\"#approach-1\",\"className\":\"hover:text-foreground\",\"children\":\"Toward Pipeline\"}],[\"$\",\"a\",\"#current-progress\",{\"href\":\"#current-progress\",\"className\":\"hover:text-foreground\",\"children\":\"Current progress\"}]]}]}],[\"$\",\"article\",null,{\"className\":\"flex flex-col gap-16\",\"children\":[[\"$\",\"header\",null,{\"className\":\"space-y-6\",\"children\":[[\"$\",\"p\",null,{\"className\":\"text-sm uppercase tracking-[0.3em] text-muted\",\"children\":\"Case Study\"}],[\"$\",\"h1\",null,{\"className\":\"text-5xl font-display tracking-tight sm:text-6xl\",\"children\":\"RISC-V Processor\"}],[\"$\",\"p\",null,{\"className\":\"max-w-2xl text-lg text-muted\",\"children\":\"A 5-stage pipelines RISC V processor with forwarding and hazard detection from scratch.\"}],[\"$\",\"div\",null,{\"className\":\"flex flex-wrap gap-4 text-sm text-muted\",\"children\":[[\"$\",\"span\",null,{\"className\":\"rounded-full border border-border-subtle px-3 py-1 uppercase tracking-[0.2em]\",\"children\":\"2025\"}],[[\"$\",\"span\",\"Verilog\",{\"className\":\"rounded-full border border-border-subtle px-3 py-1 uppercase tracking-[0.2em]\",\"children\":\"Verilog\"}],[\"$\",\"span\",\"RISC-V\",{\"className\":\"rounded-full border border-border-subtle px-3 py-1 uppercase tracking-[0.2em]\",\"children\":\"RISC-V\"}],[\"$\",\"span\",\"RTL Simulation\",{\"className\":\"rounded-full border border-border-subtle px-3 py-1 uppercase tracking-[0.2em]\",\"children\":\"RTL Simulation\"}],[\"$\",\"span\",\"QuestaSim\",{\"className\":\"rounded-full border border-border-subtle px-3 py-1 uppercase tracking-[0.2em]\",\"children\":\"QuestaSim\"}]]]}],[\"$\",\"div\",null,{\"className\":\"flex flex-wrap gap-6 text-sm text-muted\",\"children\":[\"$undefined\",\"\",\"$undefined\"]}]]}],[\"$\",\"figure\",null,{\"className\":\"overflow-hidden rounded-3xl border border-border-subtle\",\"children\":[[\"$\",\"$L7\",null,{\"src\":\"/images/projects/RISC-V-Single-Cycle.png\",\"alt\":\"RISC-V Processor\",\"width\":1600,\"height\":900,\"className\":\"h-auto w-full\",\"priority\":true}],[\"$\",\"figcaption\",null,{\"className\":\"px-6 py-4 text-sm text-muted\",\"children\":\"Single Cycle Architecture.\"}]]}],[\"$\",\"section\",null,{\"id\":\"problem\",\"aria-labelledby\":\"problem-heading\",\"className\":\"space-y-4\",\"children\":[[\"$\",\"h2\",null,{\"id\":\"problem-heading\",\"className\":\"text-3xl font-display\",\"children\":\"Problem\"}],[[\"$\",\"p\",\"0\",{\"className\":\"text-lg text-muted\",\"children\":\"Implement a RISC-V processor supporting the RV32I instruction set.\"}]]]}],[\"$\",\"section\",null,{\"aria-labelledby\":\"approach-heading\",\"className\":\"space-y-10\",\"children\":[[\"$\",\"h2\",null,{\"id\":\"approach-heading\",\"className\":\"text-3xl font-display\",\"children\":\"Approach\"}],[\"$\",\"div\",null,{\"className\":\"space-y-8\",\"children\":[[\"$\",\"div\",\"Modules\",{\"id\":\"approach-0\",\"className\":\"space-y-4\",\"children\":[[\"$\",\"h3\",null,{\"className\":\"text-2xl font-display\",\"children\":\"Modules\"}],[[\"$\",\"p\",\"0\",{\"className\":\"text-lg text-muted\",\"children\":\"ALU, register file, control, immediate decode; clean EX/MEM/WB interfaces.\"}],[\"$\",\"p\",\"1\",{\"className\":\"text-lg text-muted\",\"children\":\"Directed tests for arithmetic, branching, and loads/stores.\"}]]]}],[\"$\",\"div\",\"Toward Pipeline\",{\"id\":\"approach-1\",\"className\":\"space-y-4\",\"children\":[[\"$\",\"h3\",null,{\"className\":\"text-2xl font-display\",\"children\":\"Toward Pipeline\"}],[[\"$\",\"p\",\"0\",{\"className\":\"text-lg text-muted\",\"children\":\"Plan for a 5-stage pipeline with data/ctrl hazard handling and basic forwarding.\"}],[\"$\",\"p\",\"1\",{\"className\":\"text-lg text-muted\",\"children\":\"Add memory timing assumptions and simple caches later.\"}]]]}]]}]]}],[\"$\",\"section\",null,{\"id\":\"current-progress\",\"aria-labelledby\":\"current-heading\",\"className\":\"space-y-4\",\"children\":[[\"$\",\"h2\",null,{\"id\":\"current-heading\",\"className\":\"text-3xl font-display\",\"children\":\"Current progress\"}],[[\"$\",\"p\",\"0\",{\"className\":\"text-lg text-muted\",\"children\":\"Single-cycle datapath RTL verified against directed instruction suites with waveform reviews to validate timing.\"}],[\"$\",\"p\",\"1\",{\"className\":\"text-lg text-muted\",\"children\":\"Pipeline design doc outlines hazard detection and forwarding paths.\"}]]]}],\"$undefined\",[\"$\",\"section\",null,{\"aria-labelledby\":\"metrics-heading\",\"className\":\"space-y-4\",\"children\":[[\"$\",\"h2\",null,{\"id\":\"metrics-heading\",\"className\":\"sr-only\",\"children\":\"Metrics\"}],[\"$\",\"div\",null,{\"className\":\"grid gap-4 sm:grid-cols-2 lg:grid-cols-3\",\"children\":[[\"$\",\"div\",\"ISA\",{\"className\":\"rounded-2xl border border-border-subtle p-4\",\"children\":[[\"$\",\"p\",null,{\"className\":\"text-xs uppercase tracking-[0.3em] text-muted\",\"children\":\"ISA\"}],[\"$\",\"p\",null,{\"className\":\"mt-2 text-2xl font-display\",\"children\":\"RV32I (target)\"}]]}],[\"$\",\"div\",\"Design Phase\",{\"className\":\"rounded-2xl border border-border-subtle p-4\",\"children\":[[\"$\",\"p\",null,{\"className\":\"text-xs uppercase tracking-[0.3em] text-muted\",\"children\":\"Design Phase\"}],[\"$\",\"p\",null,{\"className\":\"mt-2 text-2xl font-display\",\"children\":\"Single-cycle → Pipeline\"}]]}]]}]]}],\"$undefined\",[\"$\",\"$L8\",null,{\"className\":\"rounded-3xl border border-border-subtle p-8\",\"children\":[[\"$\",\"h2\",null,{\"className\":\"text-2xl font-display\",\"children\":\"Ready to collaborate?\"}],[\"$\",\"p\",null,{\"className\":\"mt-2 text-muted\",\"children\":\"I love partnering with teams pushing responsible ML and expressive interfaces. Let's build something new.\"}],[\"$\",\"$L9\",null,{\"href\":\"/contact\",\"className\":\"mt-4 inline-flex items-center gap-2 text-sm font-semibold text-foreground\",\"children\":\"Contact me →\"}]]}]]}]]}]],null],null]},[\"$\",\"$La\",null,{\"parallelRouterKey\":\"children\",\"segmentPath\":[\"children\",\"(site)\",\"children\",\"projects\",\"children\",\"$0:props:initialSeedData:1:children:1:children:1:children:0\",\"children\"],\"error\":\"$undefined\",\"errorStyles\":\"$undefined\",\"errorScripts\":\"$undefined\",\"template\":[\"$\",\"$Lb\",null,{}],\"templateStyles\":\"$undefined\",\"templateScripts\":\"$undefined\",\"notFound\":\"$undefined\",\"notFoundStyles\":\"$undefined\",\"styles\":null}],null]},[\"$\",\"$La\",null,{\"parallelRouterKey\":\"children\",\"segmentPath\":[\"children\",\"(site)\",\"children\",\"projects\",\"children\"],\"error\":\"$undefined\",\"errorStyles\":\"$undefined\",\"errorScripts\":\"$undefined\",\"template\":[\"$\",\"$Lb\",null,{}],\"templateStyles\":\"$undefined\",\"templateScripts\":\"$undefined\",\"notFound\":\"$undefined\",\"notFoundStyles\":\"$undefined\",\"styles\":null}],null]},[\"$\",\"$La\",null,{\"parallelRouterKey\":\"children\",\"segmentPath\":[\"children\",\"(site)\",\"children\"],\"error\":\"$undefined\",\"errorStyles\":\"$undefined\",\"errorScripts\":\"$undefined\",\"template\":[\"$\",\"$Lb\",null,{}],\"templateStyles\":\"$undefined\",\"templateScripts\":\"$undefined\",\"notFound\":\"$undefined\",\"notFoundStyles\":\"$undefined\",\"styles\":null}],null]},[[\"$\",\"html\",null,{\"lang\":\"en\",\"className\":\"theme-light\",\"suppressHydrationWarning\":true,\"children\":[\"$\",\"body\",null,{\"className\":\"__variable_73ee6c __variable_0a80b4 font-sans antialiased\",\"children\":[\"$\",\"$Lc\",null,{\"children\":[\"$\",\"$Ld\",null,{\"children\":[[\"$\",\"$Le\",null,{}],[\"$\",\"$Lf\",null,{}],[\"$\",\"$L10\",null,{}],[\"$\",\"main\",null,{\"id\":\"main\",\"className\":\"pt-24\",\"children\":[\"$\",\"$La\",null,{\"parallelRouterKey\":\"children\",\"segmentPath\":[\"children\"],\"error\":\"$undefined\",\"errorStyles\":\"$undefined\",\"errorScripts\":\"$undefined\",\"template\":[\"$\",\"$Lb\",null,{}],\"templateStyles\":\"$undefined\",\"templateScripts\":\"$undefined\",\"notFound\":[\"$\",\"$L6\",null,{\"className\":\"items-center justify-center gap-8 pb-24 pt-24 text-center\",\"children\":[[\"$\",\"p\",null,{\"className\":\"text-sm uppercase tracking-[0.3em] text-muted\",\"children\":\"404\"}],[\"$\",\"h1\",null,{\"className\":\"text-5xl font-display tracking-tight sm:text-6xl\",\"children\":\"This page drifted into the void\"}],[\"$\",\"p\",null,{\"className\":\"text-lg text-muted\",\"children\":\"The link you followed may be outdated. Explore the projects or return home to keep browsing.\"}],[\"$\",\"div\",null,{\"className\":\"flex flex-wrap items-center justify-center gap-4\",\"children\":[[\"$\",\"$L9\",null,{\"className\":\"rounded-full bg-foreground px-6 py-3 text-base font-semibold text-background\",\"href\":\"/\",\"children\":\"Back home\"}],[\"$\",\"$L9\",null,{\"className\":\"rounded-full border border-border-subtle px-6 py-3 text-base font-semibold\",\"href\":\"/projects\",\"children\":\"View projects\"}]]}]]}],\"notFoundStyles\":[],\"styles\":null}]}],[\"$\",\"$L11\",null,{}]]}]}]}]}],null],null],\"couldBeIntercepted\":false,\"initialHead\":[false,\"$L12\"],\"initialLayerAssets\":[[\"$\",\"link\",\"0\",{\"rel\":\"stylesheet\",\"href\":\"/_next/static/css/5c03ae9456561074.css\",\"precedence\":\"next\",\"crossOrigin\":\"$undefined\",\"nonce\":\"$undefined\"}]],\"globalErrorComponent\":\"$13\",\"missingSlots\":\"$W14\"}]\n"])</script><script>self.__next_f.push([1,"15:\"$Sreact.fragment\"\n12:[\"$\",\"$15\",\"TY7MpmNcYNOP2GmQ5BJvU\",{\"children\":[[\"$\",\"meta\",\"0\",{\"name\":\"viewport\",\"content\":\"width=device-width, initial-scale=1\"}],[\"$\",\"meta\",\"1\",{\"charSet\":\"utf-8\"}],[\"$\",\"title\",\"2\",{\"children\":\"RISC-V Processor · Ayush Sharma Portfolio\"}],[\"$\",\"meta\",\"3\",{\"name\":\"description\",\"content\":\"A 5-stage pipelines RISC V processor with forwarding and hazard detection from scratch.\"}],[\"$\",\"link\",\"4\",{\"rel\":\"canonical\",\"href\":\"https://ayush.dev/projects/riscv-processor-design\"}],[\"$\",\"meta\",\"5\",{\"property\":\"og:title\",\"content\":\"RISC-V Processor\"}],[\"$\",\"meta\",\"6\",{\"property\":\"og:description\",\"content\":\"A 5-stage pipelines RISC V processor with forwarding and hazard detection from scratch.\"}],[\"$\",\"meta\",\"7\",{\"property\":\"og:url\",\"content\":\"https://ayush.dev/projects/riscv-processor-design\"}],[\"$\",\"meta\",\"8\",{\"property\":\"og:image\",\"content\":\"https://ayush.dev/images/projects/RISC-V-Single-Cycle.png\"}],[\"$\",\"meta\",\"9\",{\"property\":\"og:image:width\",\"content\":\"1200\"}],[\"$\",\"meta\",\"10\",{\"property\":\"og:image:height\",\"content\":\"900\"}],[\"$\",\"meta\",\"11\",{\"property\":\"og:image:alt\",\"content\":\"RISC-V Processor\"}],[\"$\",\"meta\",\"12\",{\"name\":\"twitter:card\",\"content\":\"summary_large_image\"}],[\"$\",\"meta\",\"13\",{\"name\":\"twitter:site\",\"content\":\"@ayush_codes\"}],[\"$\",\"meta\",\"14\",{\"name\":\"twitter:creator\",\"content\":\"@ayush_codes\"}],[\"$\",\"meta\",\"15\",{\"name\":\"twitter:title\",\"content\":\"Ayush Sharma — Portfolio\"}],[\"$\",\"meta\",\"16\",{\"name\":\"twitter:description\",\"content\":\"Interactive portfolio with WebGL hero, GSAP motion, and detailed case studies.\"}],[\"$\",\"meta\",\"17\",{\"name\":\"twitter:image\",\"content\":\"https://ayush.dev/fallback-hero.svg\"}],[\"$\",\"meta\",\"18\",{\"name\":\"next-size-adjust\"}]]}]\n5:null\n"])</script></body></html>