###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Thu Mar 23 06:19:02 2023
#  Design:            miniMIPS_chip
#  Command:           time_design -pre_place
###############################################################
Path 1: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                   -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                             -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                               -      -       -     (net)         151      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------
Path 2: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  clock                                                         -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                         -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                     -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                       -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#-----------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                   -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-------------------------------------------------------------------------------------------------------------------------
Path 3: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  clock                                                         -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                         -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                     -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                       -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#-----------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                   -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-------------------------------------------------------------------------------------------------------------------------
Path 4: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                  -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------------------------------
Path 5: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                  -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                    -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST9/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#--------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 6: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST39/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST39/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 7: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST38/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 8: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST37/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST37/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST37/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 9: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST36/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 10: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST35/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 11: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST34/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST34/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 12: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST33/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST33/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 13: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST32/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST32/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST32/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 14: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST31/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST31/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 15: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST30/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST30/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 16: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST29/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST29/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 17: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST28/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST28/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 18: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST27/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST27/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 19: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST26/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST26/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 20: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST25/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST25/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST25/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 21: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST24/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST24/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 22: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST23/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 23: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST22/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 24: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST21/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST21/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST21/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 25: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST20/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 26: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST19/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST19/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 27: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST18/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST18/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 28: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST17/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST17/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 29: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST16/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST16/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 30: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST15/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST15/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 31: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST14/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 32: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST13/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 33: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST12/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST12/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 34: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST11/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST11/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 35: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST10/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST10/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                 -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#-----------------------------------------------------------------------------------------------------------------------
Path 36: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                         -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 37: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                         -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 38: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                       -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                         -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#-------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 39: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                  -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------------------------------
Path 40: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                  -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------------------------------
Path 41: MET (4.739 ns) Clock Gating Setup Check with Pin minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.000
     Launch Clock:-          5.000
        Data Path:-          0.261
            Slack:=          4.739
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  F     ICP           151  0.000   0.000    5.000  
  clock_I                                                  -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.000   0.261    5.261  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/B      -      B       F     AND2X1          1  0.072   0.000    5.261  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                            -      PAD->Y  R     ICP           151  0.000   0.000   10.000  
  clock_I                                              -      -       -     (net)         151      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/A  -      A       R     AND2X1        151  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------------------------------

