$date
	Tue Aug 24 19:54:03 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module flip_flop $end
$var wire 1 ! clk $end
$var wire 4 " d [3:0] $end
$var reg 4 # q [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 #
b1 "
1!
$end
#5000
0!
#5001
1!
#10001
b0 "
0!
#15001
b0 #
1!
#20001
0!
#25001
1!
#30001
0!
#35001
1!
#40001
0!
#45001
1!
#50001
b1 "
0!
#55001
b1 #
1!
#60001
b0 "
0!
#65001
b0 #
1!
#70001
0!
#75001
1!
#80001
b1 "
0!
#85001
b1 #
1!
#90001
0!
#95001
1!
#100001
b0 "
0!
#105001
b0 #
1!
#110001
0!
#115001
1!
#120001
b1 "
0!
#125001
b1 #
1!
#130001
0!
#135001
1!
#140001
0!
#145001
1!
#150001
0!
#155001
1!
#160001
b0 "
0!
#165001
b0 #
1!
#170001
b1 "
0!
#175001
b1 #
1!
#180001
b0 "
0!
#185001
b0 #
1!
#190001
b1 "
0!
#195001
b1 #
1!
#200001
0!
#205001
1!
#210001
0!
#215001
1!
#220001
b0 "
0!
#225001
b0 #
1!
#230001
b1 "
0!
#235001
b1 #
1!
#240001
b0 "
0!
#245001
b0 #
1!
#250001
0!
#255001
1!
#260001
b1 "
0!
#265001
b1 #
1!
#270001
b0 "
0!
#275001
b0 #
1!
#280001
b1 "
0!
#285001
b1 #
1!
#290001
b0 "
0!
#295001
b0 #
1!
#300001
0!
#305001
1!
#310001
0!
#315001
1!
#320001
0!
#325001
1!
#330001
0!
#335001
1!
#340001
0!
#345001
1!
#350001
0!
#355001
1!
#360001
0!
#365001
1!
#370001
b1 "
0!
#375001
b1 #
1!
#380001
0!
#385001
1!
#390001
0!
#395001
1!
#400001
b0 "
0!
#405001
b0 #
1!
#410001
b1 "
0!
#415001
b1 #
1!
#420001
0!
#425001
1!
#430001
b0 "
0!
#435001
b0 #
1!
#440001
b1 "
0!
#445001
b1 #
1!
#450001
b0 "
0!
#455001
b0 #
1!
#460001
0!
#465001
1!
#470001
b1 "
0!
#475001
b1 #
1!
#480001
0!
#485001
1!
#490001
0!
#495001
1!
#500001
0!
#500002
