static void\r\ngm204_grctx_generate_tpcid(struct gf100_gr_priv *priv)\r\n{\r\nint gpc, tpc, id;\r\nfor (tpc = 0, id = 0; tpc < 4; tpc++) {\r\nfor (gpc = 0; gpc < priv->gpc_nr; gpc++) {\r\nif (tpc < priv->tpc_nr[gpc]) {\r\nnv_wr32(priv, TPC_UNIT(gpc, tpc, 0x698), id);\r\nnv_wr32(priv, GPC_UNIT(gpc, 0x0c10 + tpc * 4), id);\r\nnv_wr32(priv, TPC_UNIT(gpc, tpc, 0x088), id);\r\nid++;\r\n}\r\n}\r\n}\r\n}\r\nstatic void\r\ngm204_grctx_generate_rop_active_fbps(struct gf100_gr_priv *priv)\r\n{\r\nconst u32 fbp_count = nv_rd32(priv, 0x12006c);\r\nnv_mask(priv, 0x408850, 0x0000000f, fbp_count);\r\nnv_mask(priv, 0x408958, 0x0000000f, fbp_count);\r\n}\r\nstatic void\r\ngm204_grctx_generate_405b60(struct gf100_gr_priv *priv)\r\n{\r\nconst u32 dist_nr = DIV_ROUND_UP(priv->tpc_total, 4);\r\nu32 dist[TPC_MAX] = {};\r\nu32 gpcs[GPC_MAX] = {};\r\nu8 tpcnr[GPC_MAX];\r\nint tpc, gpc, i;\r\nmemcpy(tpcnr, priv->tpc_nr, sizeof(priv->tpc_nr));\r\nfor (gpc = -1, i = 0; i < priv->tpc_total; i++) {\r\ndo {\r\ngpc = (gpc + 1) % priv->gpc_nr;\r\n} while(!tpcnr[gpc]);\r\ntpc = priv->tpc_nr[gpc] - tpcnr[gpc]--;\r\ndist[i / 4] |= ((gpc << 4) | tpc) << ((i % 4) * 8);\r\ngpcs[gpc] |= i << (tpc * 8);\r\n}\r\nfor (i = 0; i < dist_nr; i++)\r\nnv_wr32(priv, 0x405b60 + (i * 4), dist[i]);\r\nfor (i = 0; i < priv->gpc_nr; i++)\r\nnv_wr32(priv, 0x405ba0 + (i * 4), gpcs[i]);\r\n}\r\nvoid\r\ngm204_grctx_generate_main(struct gf100_gr_priv *priv, struct gf100_grctx *info)\r\n{\r\nstruct gf100_grctx_oclass *oclass = (void *)nv_engine(priv)->cclass;\r\nu32 tmp;\r\nint i;\r\ngf100_gr_mmio(priv, oclass->hub);\r\ngf100_gr_mmio(priv, oclass->gpc);\r\ngf100_gr_mmio(priv, oclass->zcull);\r\ngf100_gr_mmio(priv, oclass->tpc);\r\ngf100_gr_mmio(priv, oclass->ppc);\r\nnv_wr32(priv, 0x404154, 0x00000000);\r\noclass->bundle(info);\r\noclass->pagepool(info);\r\noclass->attrib(info);\r\noclass->unkn(priv);\r\ngm204_grctx_generate_tpcid(priv);\r\ngf100_grctx_generate_r406028(priv);\r\ngk104_grctx_generate_r418bb8(priv);\r\nfor (i = 0; i < 8; i++)\r\nnv_wr32(priv, 0x4064d0 + (i * 0x04), 0x00000000);\r\nnv_wr32(priv, 0x406500, 0x00000000);\r\nnv_wr32(priv, 0x405b00, (priv->tpc_total << 8) | priv->gpc_nr);\r\ngm204_grctx_generate_rop_active_fbps(priv);\r\nfor (tmp = 0, i = 0; i < priv->gpc_nr; i++)\r\ntmp |= ((1 << priv->tpc_nr[i]) - 1) << (i * 4);\r\nnv_wr32(priv, 0x4041c4, tmp);\r\ngm204_grctx_generate_405b60(priv);\r\ngf100_gr_icmd(priv, oclass->icmd);\r\nnv_wr32(priv, 0x404154, 0x00000800);\r\ngf100_gr_mthd(priv, oclass->mthd);\r\nnv_mask(priv, 0x418e94, 0xffffffff, 0xc4230000);\r\nnv_mask(priv, 0x418e4c, 0xffffffff, 0x70000000);\r\n}
