<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>How to Use Dedicated DDR Memory Support</title><link rel="Prev" href="how_to_design_with_fpga_memories.htm" title="Previous" /><link rel="Next" href="how_to_design_with_latticesc_pcs_serdes.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/how_to.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pV6SRl6wuYV9Z18j8NFksow" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Hardware%20How-To/how_to_use_dedicated_ddr_memory_support.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="hardware_how_to.htm#1189549">	Hardware How-To</a> &gt; How to Use Dedicated DDR Memory Support</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h2 id="ww1189549" class="Heading1"><span></span>How to Use Dedicated DDR Memory Support</h2><p id="ww1180943" class="BodyAfterHead"><span></span>This How-to topic applies to all Lattice FPGA device families. More detailed information is available in technical notes on the Lattice web site and in the online Help. These <span class="Hyperlink"><a href="../../Reference%20Guides/Hardware%20How-To/how_to_use_dedicated_ddr_memory_support.htm#ww1180959" title="How to Use Dedicated DDR Memory Support">references</a></span> are listed at the end of this topic.</p><p id="ww1191232" class="Body"><span></span>LatticeECP/EC, LatticeECP2/M, LatticeECP3, LatticeSC/M, and LatticeXP/2 devices all support various Double Data Rate (DDR) interfaces using the logic built into the Programmable I/O (PIO). The DDR interfaces capture data on both the rising and falling edges of the clock, thus doubling the performance.</p><h5 id="ww1180945" class="StepIntro"><span></span>The following steps briefly describe the typical flow for using the DDR I/O to interface to a DDR memory device. </h5><div id="ww1205087" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>1.	</span></span>Open Diamond and choose <span style="font-weight: bold">File &gt; New &gt; Project</span> to create a project that targets a supported device family. </div><div id="ww1180947" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>2.	</span></span>In the File List view, double click on your input HDL source file and instantiate the input and output DDR software primitives into your HDL design using Diamond’s internal Source Editor tool. </div><div id="ww1204615" class="Indented">These primitives provide the 90-degree phase delay of the data strobe (DQS) with respect to the DDR data across process voltage temperature (PVT). They also implement the DDR I/O registers and adjust the system clock polarity to assure correct clock domain transfer in the I/O registers. </div><div id="ww1180952" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>3.	</span></span>If you make pin assignments, make sure that the DQ-DQS group assignments are correct. You can use the Spreadsheet view or the HDL file to assign pins. </div><div class="ww_skin_page_overflow"><table class="NoteIndented" cellspacing="0" summary=""><caption class="NoteTitleIndented" style="caption-side: top"><div id="ww1203787" class="NoteTitleIndented">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1203789" class="CellBody"><span></span>When implementing an input DDR in the ECP/EC20 device family, a potential data corruption might occur in the last read cycle. Please refer to the DQS Postamble section of <span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=8520" target="_blank">TN1050</a></span>, LatticeECP/EC DDR Usage Guide, for a solution to this problem.</div></td></tr></table></div><div id="ww1180955" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>4.	</span></span>In the Process view, run the <span style="font-weight: bold">Map Design</span> process. This process runs DRC checks to make sure that all the primitives are correctly instantiated.</div><div id="ww1180956" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>5.	</span></span>In the Process view, run the <span style="font-weight: bold">Place &amp; Route Design</span> process. This process places all the DDR components and checks to see that all the connections made in the HDL are correct.</div><p id="ww1180957" class="Body"><span></span>At any time during the flow you can run pre-route functions or post-route functions to verify the functionality of the DDR interface. You can also run Timing Simulation after the Place and Route process to verify the interface timing and functionality.</p><h5 id="ww1180959" class="HeadingRunIn"><span></span>References</h5><p id="ww1180960" class="BodyAfterHead"><span></span>For more information, refer to the following topics, examples and applications notes from the Lattice Semiconductor web site.</p><div id="ww1211471" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/view_document?document_id=50467" target="_blank">TN1265</a></span>, <span style="font-style: italic">ECP5 High-Speed I/O Interface</span></div><div id="ww1180965" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=8520" target="_blank">TN1050</a></span>, <span style="font-style: italic">LatticeECP/EC and LatticeXP DDR Usage Guide</span></div><div id="ww1180967" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=8524" target="_blank">TN1056</a></span>, <span style="font-style: italic">LatticeECP/EC and LatticeXP sysIO Usage Guide</span></div><div id="ww1191734" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=19020" target="_blank">TN1099</a></span>, <em class="Emphasis">LatticeSC DDR/DDR2 SDRAM Memory Interface User’s Guide</em></div><div id="ww1180971" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=21646" target="_blank">TN1105</a></span>, <em class="Emphasis">LatticeECP2/M High-Speed I/O Interface</em></div><div id="ww1201173" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=32320" target="_blank">TN1180</a></span>, <em class="Emphasis">LatticeECP3 High-Speed I/O Interface</em></div><div id="ww1218795" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=23977" target="_blank">TN1138</a></span>, <em class="Emphasis">LatticeXP2 High-Speed I/O Interface</em></div><div id="ww1218797" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=39084" target="_blank">TN1203</a></span>, <em class="Emphasis">Implementing High-Speed Interfaces with MachXO2 Devices</em></div><div id="ww1218906" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/view_document?document_id=51653" target="_blank">TN1301</a></span>, <span style="font-style: italic">CrossLink High-Speed I/O Interface</span></div><div id="ww1220373" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>FPGA TN-02065, <span style="font-style: italic">Implementing High-Speed Interfaces with MachXO3D Device</span></div><h5 id="ww1216632" class="HeadingRunIn"><span></span>See Also</h5><div id="ww1216637" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span style="color: #196bff; font-size: 10.0pt; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline"><a href="../../Reference%20Guides/Hardware%20How-To/hardware_how_to.htm#ww1217682" title="Hardware How-To">Hardware How-To</a></span></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>