// Seed: 3405562968
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    id_3 <= 1;
  end
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri0 id_1
);
  id_3(
      .id_0(1), .id_1(id_0), .id_2({id_0, id_1}), .id_3(id_1 - id_1)
  );
  wire id_4 = 1'b0;
  reg  id_5;
  always @(posedge 1 or posedge 1) id_5 <= id_5;
  tri0 id_6 = 1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_5
  );
endmodule
